Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
| Date              : Mon Apr 19 17:35:34 2021
| Host              : edev running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design            : system_top
| Device            : xczu6eg-ffvc900
| Speed File        : -1  PRODUCTION 1.28 07-24-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3887)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10634)
5. checking no_input_delay (44)
6. checking no_output_delay (11)
7. checking multiple_clock (4822)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3887)
---------------------------
 There are 1535 register/latch pins with no clock driven by root clock pin: ADC_DATA0_DCLK_p (HIGH)

 There are 815 register/latch pins with no clock driven by root clock pin: ADC_DATA2_DCLK_p (HIGH)

 There are 1535 register/latch pins with no clock driven by root clock pin: ADC_DATA3_DCLK_p (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC_SCLK (HIGH)

 There is 1 register/latch pin with no clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10634)
----------------------------------------------------
 There are 10634 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (44)
-------------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (4822)
---------------------------------
 There are 4822 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.045        0.000                      0                55178        0.010        0.000                      0                55162        0.400        0.000                       0                 24429  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
ADC_DATA1_DCLK_p                                                                                     {0.000 1.333}        2.667           374.953         
  clk_out1_62p5_adc_sample_clk_gen                                                                   {0.000 8.001}        16.002          62.492          
  clk_out2_62p5_adc_sample_clk_gen                                                                   {0.000 8.001}        16.002          62.492          
  clk_out3_62p5_adc_sample_clk_gen                                                                   {0.000 8.001}        16.002          62.492          
  clkfbout_adc_sample_clk_gen                                                                        {0.000 4.000}        8.001           124.984         
clk_pl_0                                                                                             {0.000 5.000}        10.000          100.000         
clk_pl_1                                                                                             {0.000 10.000}       20.000          50.000          
clkin1                                                                                               {0.000 1.333}        2.667           374.953         
  clk_out1_62p5_adc_sample_clk_gen_1                                                                 {0.000 8.001}        16.002          62.492          
  clk_out2_62p5_adc_sample_clk_gen_1                                                                 {0.000 8.001}        16.002          62.492          
  clk_out3_62p5_adc_sample_clk_gen_1                                                                 {0.000 8.001}        16.002          62.492          
  clkfbout_adc_sample_clk_gen_1                                                                      {0.000 4.000}        8.001           124.984         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_DATA1_DCLK_p                                                                                                                                                                                                                                       0.400        0.000                       0                     1  
  clk_out1_62p5_adc_sample_clk_gen                                                                        12.491        0.000                      0                 3381        0.084        0.000                      0                 3381        7.428        0.000                       0                  1954  
  clk_out2_62p5_adc_sample_clk_gen                                                                        12.089        0.000                      0                 1866        0.081        0.000                      0                 1866        7.726        0.000                       0                   953  
  clk_out3_62p5_adc_sample_clk_gen                                                                        12.900        0.000                      0                 2782        0.082        0.000                      0                 2782        7.428        0.000                       0                  1917  
  clkfbout_adc_sample_clk_gen                                                                                                                                                                                                                          6.502        0.000                       0                     3  
clk_pl_0                                                                                                   4.045        0.000                      0                45421        0.012        0.000                      0                45421        3.400        0.000                       0                 19061  
clk_pl_1                                                                                                  17.962        0.000                      0                   81        0.059        0.000                      0                   81        9.725        0.000                       0                    41  
clkin1                                                                                                                                                                                                                                                 0.400        0.000                       0                     1  
  clk_out1_62p5_adc_sample_clk_gen_1                                                                      12.491        0.000                      0                 3381        0.084        0.000                      0                 3381        7.428        0.000                       0                  1954  
  clk_out2_62p5_adc_sample_clk_gen_1                                                                      12.089        0.000                      0                 1866        0.081        0.000                      0                 1866        7.726        0.000                       0                   953  
  clk_out3_62p5_adc_sample_clk_gen_1                                                                      12.900        0.000                      0                 2782        0.082        0.000                      0                 2782        7.428        0.000                       0                  1917  
  clkfbout_adc_sample_clk_gen_1                                                                                                                                                                                                                        6.502        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       15.522        0.000                      0                 1060        0.020        0.000                      0                 1060       24.427        0.000                       0                   499  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_62p5_adc_sample_clk_gen_1                                                                   clk_out1_62p5_adc_sample_clk_gen                                                                          12.491        0.000                      0                 3381        0.013        0.000                      0                 3381  
clk_out2_62p5_adc_sample_clk_gen_1                                                                   clk_out2_62p5_adc_sample_clk_gen                                                                          12.089        0.000                      0                 1866        0.010        0.000                      0                 1866  
clk_out2_62p5_adc_sample_clk_gen                                                                     clk_out3_62p5_adc_sample_clk_gen                                                                          12.433        0.000                      0                  384        0.091        0.000                      0                  384  
clk_out2_62p5_adc_sample_clk_gen_1                                                                   clk_out3_62p5_adc_sample_clk_gen                                                                          12.433        0.000                      0                  384        0.091        0.000                      0                  384  
clk_out3_62p5_adc_sample_clk_gen_1                                                                   clk_out3_62p5_adc_sample_clk_gen                                                                          12.900        0.000                      0                 2782        0.011        0.000                      0                 2782  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_pl_0                                                                                                  49.506        0.000                      0                    8                                                                        
clk_out1_62p5_adc_sample_clk_gen                                                                     clk_out1_62p5_adc_sample_clk_gen_1                                                                        12.491        0.000                      0                 3381        0.013        0.000                      0                 3381  
clk_out2_62p5_adc_sample_clk_gen                                                                     clk_out2_62p5_adc_sample_clk_gen_1                                                                        12.089        0.000                      0                 1866        0.010        0.000                      0                 1866  
clk_out2_62p5_adc_sample_clk_gen                                                                     clk_out3_62p5_adc_sample_clk_gen_1                                                                        12.433        0.000                      0                  384        0.091        0.000                      0                  384  
clk_out3_62p5_adc_sample_clk_gen                                                                     clk_out3_62p5_adc_sample_clk_gen_1                                                                        12.900        0.000                      0                 2782        0.011        0.000                      0                 2782  
clk_out2_62p5_adc_sample_clk_gen_1                                                                   clk_out3_62p5_adc_sample_clk_gen_1                                                                        12.433        0.000                      0                  384        0.091        0.000                      0                  384  
clk_pl_0                                                                                             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.496        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_pl_0                                                                                             clk_pl_0                                                                                                   8.672        0.000                      0                  103        0.107        0.000                      0                  103  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.649        0.000                      0                  100        0.126        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_DATA1_DCLK_p
  To Clock:  ADC_DATA1_DCLK_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_DATA1_DCLK_p
Waveform(ns):       { 0.000 1.334 }
Period(ns):         2.667
Sources:            { ADC_DATA1_DCLK_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         2.667       1.417      MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       2.667       97.333     MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.933         1.334       0.400      MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.933         1.334       0.400      MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.933         1.333       0.400      MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.933         1.334       0.400      MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_62p5_adc_sample_clk_gen
  To Clock:  clk_out1_62p5_adc_sample_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       12.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.491ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.342ns (10.507%)  route 2.913ns (89.493%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.204ns = ( 15.798 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.567ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.170     3.085    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X88Y141        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.520    15.798    Ad9229Core_b64/sampleClk
    SLICE_X88Y141        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][0]/C
                         clock pessimism             -0.079    15.719    
                         clock uncertainty           -0.071    15.648    
    SLICE_X88Y141        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    15.576    Ad9229Core_b64/r_reg[parData][14][0]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                 12.491    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][11]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][11]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][1]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][1]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][2]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][2]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][3]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][3]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][4]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][4]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][5]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][5]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][7]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][7]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][8]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][8]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.725ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.342ns (11.317%)  route 2.680ns (88.683%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.203ns = ( 15.799 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.567ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         1.937     2.852    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X86Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.521    15.799    Ad9229Core_b64/sampleClk
    SLICE_X86Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][10]/C
                         clock pessimism             -0.079    15.720    
                         clock uncertainty           -0.071    15.649    
    SLICE_X86Y139        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    15.577    Ad9229Core_b64/r_reg[parData][14][10]
  -------------------------------------------------------------------
                         required time                         15.577    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                 12.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.075ns (49.669%)  route 0.076ns (50.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Net Delay (Source):      0.896ns (routing 0.318ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.355ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.896    -0.207    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/sampleClk
    SLICE_X93Y115        FDRE                                         r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040    -0.167 r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/Q
                         net (fo=18, routed)          0.055    -0.112    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/out[0]
    SLICE_X93Y114        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035    -0.077 r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__10/O
                         net (fo=1, routed)           0.021    -0.056    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X93Y114        FDRE                                         r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.017    -0.200    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X93Y114        FDRE                                         r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.014    -0.185    
    SLICE_X93Y114        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046    -0.139    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.072ns (45.570%)  route 0.086ns (54.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.213ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.890ns (routing 0.318ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.355ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.890    -0.213    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X79Y128        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    -0.176 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/Q
                         net (fo=16, routed)          0.060    -0.116    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[0]
    SLICE_X79Y127        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.035    -0.081 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__15/O
                         net (fo=1, routed)           0.026    -0.055    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X79Y127        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.007    -0.210    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X79Y127        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.018    -0.191    
    SLICE_X79Y127        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046    -0.145    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.081ns (50.943%)  route 0.078ns (49.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.213ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Net Delay (Source):      0.890ns (routing 0.318ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.355ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.890    -0.213    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X88Y110        FDRE                                         r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040    -0.173 r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/Q
                         net (fo=4, routed)           0.057    -0.116    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[0]_4[2]
    SLICE_X88Y109        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041    -0.075 r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__22/O
                         net (fo=1, routed)           0.021    -0.054    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X88Y109        FDRE                                         r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.010    -0.207    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X88Y109        FDRE                                         r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.015    -0.191    
    SLICE_X88Y109        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046    -0.145    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.074ns (47.742%)  route 0.081ns (52.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.225ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.878ns (routing 0.318ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.355ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.878    -0.225    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X90Y128        FDRE                                         r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y128        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039    -0.186 r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.057    -0.129    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X90Y129        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035    -0.094 r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__2/O
                         net (fo=1, routed)           0.024    -0.070    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X90Y129        FDRE                                         r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.991    -0.226    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X90Y129        FDRE                                         r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.018    -0.207    
    SLICE_X90Y129        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046    -0.161    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.054ns (35.065%)  route 0.100ns (64.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.222ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Net Delay (Source):      0.881ns (routing 0.318ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.355ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.881    -0.222    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X93Y138        FDRE                                         r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y138        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.183 f  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/Q
                         net (fo=1, routed)           0.079    -0.104    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count_n_0_][2]
    SLICE_X93Y139        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015    -0.089 r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[empty]_i_1__1/O
                         net (fo=1, routed)           0.021    -0.068    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/eqOp
    SLICE_X93Y139        FDSE                                         r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.993    -0.224    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X93Y139        FDSE                                         r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/C
                         clock pessimism              0.017    -0.206    
    SLICE_X93Y139        FDSE (Hold_HFF_SLICEM_C_D)
                                                      0.046    -0.160    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.080ns (54.795%)  route 0.066ns (45.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.233ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Net Delay (Source):      0.870ns (routing 0.318ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.355ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.870    -0.233    u_ila_1/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X94Y157        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y157        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.194 r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.050    -0.144    u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X94Y157        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041    -0.103 r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_i_1/O
                         net (fo=1, routed)           0.016    -0.087    u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_i_1_n_0
    SLICE_X94Y157        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.984    -0.233    u_ila_1/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X94Y157        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                         clock pessimism              0.006    -0.227    
    SLICE_X94Y157        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.181    u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.074ns (45.963%)  route 0.087ns (54.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Net Delay (Source):      0.887ns (routing 0.318ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.355ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.887    -0.216    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X87Y107        FDRE                                         r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.177 r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/Q
                         net (fo=12, routed)          0.063    -0.114    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[1]
    SLICE_X87Y108        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.035    -0.079 r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__6/O
                         net (fo=1, routed)           0.024    -0.055    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X87Y108        FDRE                                         r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.006    -0.211    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X87Y108        FDRE                                         r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.015    -0.195    
    SLICE_X87Y108        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046    -0.149    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/r_reg[count][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[count][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.073ns (38.830%)  route 0.115ns (61.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Net Delay (Source):      0.884ns (routing 0.318ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.355ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.884    -0.219    Ad9229Core_b64/sampleClk
    SLICE_X82Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    -0.181 r  Ad9229Core_b64/r_reg[count][3]/Q
                         net (fo=6, routed)           0.099    -0.082    Ad9229Core_b64/r_reg[count][3]
    SLICE_X81Y125        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    -0.047 r  Ad9229Core_b64/r[count][5]_i_1/O
                         net (fo=1, routed)           0.016    -0.031    Ad9229Core_b64/plusOp[5]
    SLICE_X81Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.998    -0.219    Ad9229Core_b64/sampleClk
    SLICE_X81Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][5]/C
                         clock pessimism              0.047    -0.172    
    SLICE_X81Y125        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046    -0.126    Ad9229Core_b64/r_reg[count][5]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.054ns (36.735%)  route 0.093ns (63.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.217ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Net Delay (Source):      0.886ns (routing 0.318ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.355ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.886    -0.217    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X94Y127        FDRE                                         r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y127        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039    -0.178 r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.076    -0.102    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X94Y127        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015    -0.087 r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__9/O
                         net (fo=1, routed)           0.017    -0.070    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X94Y127        FDRE                                         r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.002    -0.215    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X94Y127        FDRE                                         r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.004    -0.211    
    SLICE_X94Y127        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046    -0.165    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/r_reg[count][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[count][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.061ns (40.940%)  route 0.088ns (59.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Net Delay (Source):      0.884ns (routing 0.318ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.355ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.884    -0.219    Ad9229Core_b64/sampleClk
    SLICE_X82Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    -0.181 r  Ad9229Core_b64/r_reg[count][3]/Q
                         net (fo=6, routed)           0.080    -0.101    Ad9229Core_b64/r_reg[count][3]
    SLICE_X82Y125        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.023    -0.078 r  Ad9229Core_b64/r[count][4]_i_1/O
                         net (fo=1, routed)           0.008    -0.070    Ad9229Core_b64/plusOp[4]
    SLICE_X82Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.999    -0.218    Ad9229Core_b64/sampleClk
    SLICE_X82Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][4]/C
                         clock pessimism              0.005    -0.213    
    SLICE_X82Y125        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047    -0.166    Ad9229Core_b64/r_reg[count][4]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_62p5_adc_sample_clk_gen
Waveform(ns):       { 0.000 8.001 }
Period(ns):         16.002
Sources:            { serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X12Y23  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X12Y22  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X12Y24  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X12Y25  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB18_X12Y54  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X12Y26  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         16.002      14.503     BUFGCE_X0Y38   serdes_clock_b65/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         16.002      14.752     MMCM_X0Y1      serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.146         16.002      14.856     SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         16.002      14.856     SLICE_X96Y110  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][114]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][115]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][116]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][118]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][119]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][120]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][121]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_62p5_adc_sample_clk_gen
  To Clock:  clk_out2_62p5_adc_sample_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       12.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.726ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][10]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][10]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][11]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][11]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][6]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][6]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][7]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][7]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][8]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][8]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][9]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][9]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][14][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.611%)  route 2.665ns (85.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 16.440 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.059ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.227     3.675    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.156    16.440    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][1]/C
                         clock pessimism             -0.079    16.361    
                         clock uncertainty           -0.071    16.290    
    SLICE_X86Y233        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    16.218    Ad9229Core_b65/r_reg[parData][14][1]
  -------------------------------------------------------------------
                         required time                         16.218    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 12.543    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][14][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.611%)  route 2.665ns (85.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 16.440 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.059ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.227     3.675    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.156    16.440    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][3]/C
                         clock pessimism             -0.079    16.361    
                         clock uncertainty           -0.071    16.290    
    SLICE_X86Y233        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    16.218    Ad9229Core_b65/r_reg[parData][14][3]
  -------------------------------------------------------------------
                         required time                         16.218    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 12.543    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][14][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.611%)  route 2.665ns (85.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 16.440 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.059ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.227     3.675    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.156    16.440    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][5]/C
                         clock pessimism             -0.079    16.361    
                         clock uncertainty           -0.071    16.290    
    SLICE_X86Y233        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072    16.218    Ad9229Core_b65/r_reg[parData][14][5]
  -------------------------------------------------------------------
                         required time                         16.218    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 12.543    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][14][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.611%)  route 2.665ns (85.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 16.440 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.059ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.227     3.675    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.156    16.440    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][8]/C
                         clock pessimism             -0.079    16.361    
                         clock uncertainty           -0.071    16.290    
    SLICE_X86Y233        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072    16.218    Ad9229Core_b65/r_reg[parData][14][8]
  -------------------------------------------------------------------
                         required time                         16.218    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 12.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.075ns (51.724%)  route 0.070ns (48.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.190ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      1.245ns (routing 0.598ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.667ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.245     0.146    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X86Y244        FDRE                                         r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y244        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.186 r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/Q
                         net (fo=4, routed)           0.053     0.239    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[0]_4[2]
    SLICE_X86Y242        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     0.274 r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__17/O
                         net (fo=1, routed)           0.017     0.291    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X86Y242        FDRE                                         r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.402     0.190    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X86Y242        FDRE                                         r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.026     0.164    
    SLICE_X86Y242        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.210    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.100ns (54.945%)  route 0.082ns (45.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Net Delay (Source):      1.156ns (routing 0.598ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.667ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.156     0.057    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X73Y232        FDRE                                         r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y232        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.097 r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][2]/Q
                         net (fo=7, routed)           0.065     0.162    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[2]_6[2]
    SLICE_X72Y232        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.060     0.222 r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__24/O
                         net (fo=1, routed)           0.017     0.239    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X72Y232        FDRE                                         r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.305     0.093    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X72Y232        FDRE                                         r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.013     0.106    
    SLICE_X72Y232        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.152    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.090ns (48.649%)  route 0.095ns (51.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.091ns
    Source Clock Delay      (SCD):    0.054ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Net Delay (Source):      1.153ns (routing 0.598ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.667ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.153     0.054    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X72Y221        FDRE                                         r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y221        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.094 r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/Q
                         net (fo=7, routed)           0.078     0.172    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[1]_5[2]
    SLICE_X71Y220        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     0.222 r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__18/O
                         net (fo=1, routed)           0.017     0.239    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X71Y220        FDRE                                         r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.303     0.091    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X71Y220        FDRE                                         r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.013     0.104    
    SLICE_X71Y220        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.150    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.081ns (51.592%)  route 0.076ns (48.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.142ns
    Source Clock Delay      (SCD):    0.099ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      1.198ns (routing 0.598ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.667ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.198     0.099    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X81Y236        FDRE                                         r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y236        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.139 r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/Q
                         net (fo=12, routed)          0.059     0.198    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[1]
    SLICE_X81Y235        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.041     0.239 r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__5/O
                         net (fo=1, routed)           0.017     0.256    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X81Y235        FDRE                                         r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.354     0.142    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X81Y235        FDRE                                         r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.022     0.120    
    SLICE_X81Y235        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.166    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.053ns (35.099%)  route 0.098ns (64.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.104ns
    Source Clock Delay      (SCD):    0.066ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      1.165ns (routing 0.598ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.667ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.165     0.066    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X74Y237        FDRE                                         r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y237        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.105 r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.080     0.185    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X74Y237        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.014     0.199 r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__8/O
                         net (fo=1, routed)           0.018     0.217    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X74Y237        FDRE                                         r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.316     0.104    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X74Y237        FDRE                                         r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.023     0.081    
    SLICE_X74Y237        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.127    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.099ns (54.696%)  route 0.082ns (45.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.084ns
    Source Clock Delay      (SCD):    0.053ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Net Delay (Source):      1.152ns (routing 0.598ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.667ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.152     0.053    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X69Y205        FDRE                                         r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y205        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.093 r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.066     0.159    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X71Y205        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.059     0.218 r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__11/O
                         net (fo=1, routed)           0.016     0.234    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X71Y205        FDRE                                         r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.296     0.084    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X71Y205        FDRE                                         r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.013     0.097    
    SLICE_X71Y205        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.143    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.062ns (40.523%)  route 0.091ns (59.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.061ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Net Delay (Source):      1.160ns (routing 0.598ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.667ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.160     0.061    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X70Y224        FDRE                                         r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y224        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.101 r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/Q
                         net (fo=7, routed)           0.074     0.175    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[1]_5[2]
    SLICE_X71Y225        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     0.197 r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__20/O
                         net (fo=1, routed)           0.017     0.214    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X71Y225        FDRE                                         r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.305     0.093    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X71Y225        FDRE                                         r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.017     0.077    
    SLICE_X71Y225        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.123    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.054ns (28.571%)  route 0.135ns (71.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.085ns
    Source Clock Delay      (SCD):    0.049ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Net Delay (Source):      1.148ns (routing 0.598ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.667ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.148     0.049    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X71Y216        FDRE                                         r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y216        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.089 r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/Q
                         net (fo=4, routed)           0.118     0.207    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[0]_4[2]
    SLICE_X72Y215        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.221 r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__21/O
                         net (fo=1, routed)           0.017     0.238    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X72Y215        FDRE                                         r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.297     0.085    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X72Y215        FDRE                                         r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.013     0.098    
    SLICE_X72Y215        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.144    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.075ns (39.062%)  route 0.117ns (60.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.204ns
    Source Clock Delay      (SCD):    0.157ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Net Delay (Source):      1.256ns (routing 0.598ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.667ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.256     0.157    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X91Y167        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y167        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.197 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/Q
                         net (fo=8, routed)           0.091     0.288    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[3]_7[2]
    SLICE_X90Y165        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     0.323 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__32/O
                         net (fo=1, routed)           0.026     0.349    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X90Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.416     0.204    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X90Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.003     0.208    
    SLICE_X90Y165        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.254    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.254    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.080ns (51.282%)  route 0.076ns (48.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    0.099ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      1.198ns (routing 0.598ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.667ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.198     0.099    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X81Y201        FDRE                                         r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y201        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.139 r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/Q
                         net (fo=4, routed)           0.059     0.198    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[0]_4[2]
    SLICE_X81Y203        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.040     0.238 r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__31/O
                         net (fo=1, routed)           0.017     0.255    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X81Y203        FDRE                                         r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.346     0.134    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X81Y203        FDRE                                         r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.022     0.112    
    SLICE_X81Y203        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.158    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_62p5_adc_sample_clk_gen
Waveform(ns):       { 0.000 8.001 }
Period(ns):         16.002
Sources:            { serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         16.002      14.503     BUFGCE_X0Y25   serdes_clock_b65/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         16.002      14.752     MMCM_X0Y1      serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X78Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X78Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][1]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X79Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X79Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][3]/C
Min Period        n/a     FDSE/C              n/a            0.550         16.002      15.452     SLICE_X79Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X78Y197  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X79Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X79Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X78Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X80Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y204  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y204  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y204  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y204  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y204  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y204  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y204  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y204  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X78Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.275         8.001       7.726      SLICE_X79Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X79Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X79Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X80Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdRdy]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X79Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X79Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X79Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X81Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X81Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_62p5_adc_sample_clk_gen
  To Clock:  clk_out3_62p5_adc_sample_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       12.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.900ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.521ns (17.607%)  route 2.438ns (82.393%))
  Logic Levels:           3  (CARRY8=2 SRLC32E=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.226ns = ( 16.228 - 16.002 ) 
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.042ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.193ns (routing 1.165ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.062ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.193     0.283    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X84Y229        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.379 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/Q
                         net (fo=3, routed)           1.311     1.690    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/I0
    SLICE_X85Y229        SRLC32E (Prop_A6LUT_SLICEM_A[0]_Q)
                                                      0.150     1.840 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.723     2.563    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X85Y230        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     2.761 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     2.789    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X85Y231        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.077     2.866 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.376     3.242    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X85Y225        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.947    16.228    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X85Y225        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism             -0.042    16.186    
                         clock uncertainty           -0.071    16.115    
    SLICE_X85Y225        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    16.142    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         16.142    
                         arrival time                          -3.242    
  -------------------------------------------------------------------
                         slack                                 12.900    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.278ns (11.780%)  route 2.082ns (88.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 16.267 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.062ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.443     2.689    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.986    16.267    Ad9229Core_b66/sampleClk
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][0]/C
                         clock pessimism             -0.086    16.181    
                         clock uncertainty           -0.071    16.110    
    SLICE_X92Y220        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072    16.038    Ad9229Core_b66/r_reg[parData][0][0]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.278ns (11.780%)  route 2.082ns (88.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 16.267 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.062ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.443     2.689    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.986    16.267    Ad9229Core_b66/sampleClk
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][3]/C
                         clock pessimism             -0.086    16.181    
                         clock uncertainty           -0.071    16.110    
    SLICE_X92Y220        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.072    16.038    Ad9229Core_b66/r_reg[parData][0][3]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][0][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.278ns (11.780%)  route 2.082ns (88.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 16.267 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.062ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.443     2.689    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.986    16.267    Ad9229Core_b66/sampleClk
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][4]/C
                         clock pessimism             -0.086    16.181    
                         clock uncertainty           -0.071    16.110    
    SLICE_X92Y220        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072    16.038    Ad9229Core_b66/r_reg[parData][0][4]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][0][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.278ns (11.780%)  route 2.082ns (88.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 16.267 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.062ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.443     2.689    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.986    16.267    Ad9229Core_b66/sampleClk
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][5]/C
                         clock pessimism             -0.086    16.181    
                         clock uncertainty           -0.071    16.110    
    SLICE_X92Y220        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.072    16.038    Ad9229Core_b66/r_reg[parData][0][5]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][4][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][1]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.121    
    SLICE_X93Y231        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    16.049    Ad9229Core_b66/r_reg[parData][4][1]
  -------------------------------------------------------------------
                         required time                         16.049    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][4][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][2]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.121    
    SLICE_X93Y231        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072    16.049    Ad9229Core_b66/r_reg[parData][4][2]
  -------------------------------------------------------------------
                         required time                         16.049    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][4][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][5]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.121    
    SLICE_X93Y231        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072    16.049    Ad9229Core_b66/r_reg[parData][4][5]
  -------------------------------------------------------------------
                         required time                         16.049    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][5][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][5][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][5][3]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.121    
    SLICE_X93Y231        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.072    16.049    Ad9229Core_b66/r_reg[parData][5][3]
  -------------------------------------------------------------------
                         required time                         16.049    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][5][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][5][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][5][4]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.121    
    SLICE_X93Y231        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072    16.049    Ad9229Core_b66/r_reg[parData][5][4]
  -------------------------------------------------------------------
                         required time                         16.049    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.857%)  route 0.080ns (57.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.070ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Net Delay (Source):      1.143ns (routing 0.599ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.669ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.143     0.042    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X82Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y245        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.079 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/Q
                         net (fo=4, routed)           0.059     0.138    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]
    SLICE_X82Y246        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     0.161 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__0/O
                         net (fo=1, routed)           0.021     0.182    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X82Y246        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.285     0.070    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X82Y246        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.016     0.055    
    SLICE_X82Y246        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.101    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.096ns (68.571%)  route 0.044ns (31.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.074ns
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      1.142ns (routing 0.599ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.669ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.142     0.041    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.080 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/Q
                         net (fo=8, routed)           0.038     0.118    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[6]
    SLICE_X95Y208        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.057     0.175 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[9]_i_2/O
                         net (fo=1, routed)           0.006     0.181    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in[9]
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.289     0.074    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C
                         clock pessimism             -0.027     0.047    
    SLICE_X95Y208        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.094    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.061ns (41.497%)  route 0.086ns (58.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.094ns
    Source Clock Delay      (SCD):    0.063ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Net Delay (Source):      1.164ns (routing 0.599ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.669ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.164     0.063    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X88Y248        FDRE                                         r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y248        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.102 r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/Q
                         net (fo=12, routed)          0.060     0.162    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[1]
    SLICE_X88Y250        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.184 r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1/O
                         net (fo=1, routed)           0.026     0.210    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X88Y250        FDRE                                         r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.309     0.094    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X88Y250        FDRE                                         r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.018     0.077    
    SLICE_X88Y250        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.123    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.080ns (50.314%)  route 0.079ns (49.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.083ns
    Source Clock Delay      (SCD):    0.049ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      1.150ns (routing 0.599ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.669ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.150     0.049    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X91Y233        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y233        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.088 r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/Q
                         net (fo=4, routed)           0.058     0.146    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]
    SLICE_X91Y232        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     0.187 r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__2/O
                         net (fo=1, routed)           0.021     0.208    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X91Y232        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.298     0.083    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X91Y232        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.015     0.069    
    SLICE_X91Y232        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.115    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.081ns (50.000%)  route 0.081ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.097ns
    Source Clock Delay      (SCD):    0.058ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Net Delay (Source):      1.159ns (routing 0.599ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.669ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.159     0.058    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X96Y247        FDRE                                         r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y247        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.098 r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/Q
                         net (fo=8, routed)           0.060     0.158    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[3]_7[2]
    SLICE_X96Y245        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     0.199 r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__12/O
                         net (fo=1, routed)           0.021     0.220    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X96Y245        FDRE                                         r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.312     0.097    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X96Y245        FDRE                                         r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.018     0.080    
    SLICE_X96Y245        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.126    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.041ns (20.500%)  route 0.159ns (79.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.083ns
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Net Delay (Source):      1.145ns (routing 0.599ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.669ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.145     0.044    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/DESIGN_CLK_I
    SLICE_X95Y205        FDSE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y205        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.085 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/Q
                         net (fo=89, routed)          0.159     0.244    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]
    SLICE_X94Y209        FDSE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.298     0.083    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/DESIGN_CLK_I
    SLICE_X94Y209        FDSE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]/C
                         clock pessimism              0.017     0.101    
    SLICE_X94Y209        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.147    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.054ns (36.000%)  route 0.096ns (64.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.074ns
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      1.142ns (routing 0.599ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.669ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.142     0.041    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.080 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/Q
                         net (fo=6, routed)           0.081     0.161    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[5]
    SLICE_X95Y208        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.176 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[5]_i_1/O
                         net (fo=1, routed)           0.015     0.191    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in[5]
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.289     0.074    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                         clock pessimism             -0.027     0.047    
    SLICE_X95Y208        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.093    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.091ns (42.130%)  route 0.125ns (57.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.087ns
    Source Clock Delay      (SCD):    0.059ns
    Clock Pessimism Removal (CPR):    -0.044ns
  Clock Net Delay (Source):      1.160ns (routing 0.599ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.669ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.160     0.059    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X94Y241        FDRE                                         r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y241        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.099 r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/Q
                         net (fo=8, routed)           0.104     0.203    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[3]_7[2]
    SLICE_X93Y238        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.051     0.254 r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__11/O
                         net (fo=1, routed)           0.021     0.275    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X93Y238        FDRE                                         r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.302     0.087    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X93Y238        FDRE                                         r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.044     0.131    
    SLICE_X93Y238        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.177    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.098ns (64.052%)  route 0.055ns (35.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.074ns
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      1.142ns (routing 0.599ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.669ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.142     0.041    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.080 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/Q
                         net (fo=8, routed)           0.038     0.118    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[6]
    SLICE_X95Y208        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     0.177 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[8]_i_1/O
                         net (fo=1, routed)           0.017     0.194    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in[8]
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.289     0.074    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/C
                         clock pessimism             -0.027     0.047    
    SLICE_X95Y208        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.093    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.091ns (51.705%)  route 0.085ns (48.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.078ns
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Net Delay (Source):      1.136ns (routing 0.599ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.669ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.136     0.035    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X82Y247        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y247        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.075 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/Q
                         net (fo=7, routed)           0.064     0.139    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[1]_5[2]
    SLICE_X82Y245        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.051     0.190 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__16/O
                         net (fo=1, routed)           0.021     0.211    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X82Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.293     0.078    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X82Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.016     0.063    
    SLICE_X82Y245        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.109    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_62p5_adc_sample_clk_gen
Waveform(ns):       { 0.000 8.001 }
Period(ns):         16.002
Sources:            { serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB18_X11Y88  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X10Y43  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X10Y44  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X10Y45  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X10Y42  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X11Y43  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X12Y45  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X12Y44  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X12Y43  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         16.002      14.503     BUFGCE_X0Y24   serdes_clock_b65/inst/clkout3_buf/I
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X85Y221  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X85Y221  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y228  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y228  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][81]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y228  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][82]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y228  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][83]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y228  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][84]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y228  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][85]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y228  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y228  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][87]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_adc_sample_clk_gen
  To Clock:  clkfbout_adc_sample_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_adc_sample_clk_gen
Waveform(ns):       { 0.000 4.001 }
Period(ns):         8.001
Sources:            { serdes_clock_b65/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.499         8.001       6.502      BUFGCE_X0Y44  serdes_clock_b65/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.250         8.001       6.751      MMCM_X0Y1     serdes_clock_b65/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.250         8.001       6.751      MMCM_X0Y1     serdes_clock_b65/inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       8.001       91.999     MMCM_X0Y1     serdes_clock_b65/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DWE
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 2.090ns (44.840%)  route 2.571ns (55.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.767ns = ( 11.767 - 10.000 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 0.418ns, distribution 1.481ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.378ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.899     2.059    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      2.006     4.065 f  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.312     5.377    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/jtaglocked_i
    SLICE_X46Y126        LUT3 (Prop_G5LUT_SLICEM_I2_O)
                                                      0.084     5.461 r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/inst_sysmon_i_2/O
                         net (fo=1, routed)           1.259     6.720    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/DWE
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DWE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.637    11.767    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.268    12.035    
                         clock uncertainty           -0.160    11.875    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DWE)
                                                     -1.110    10.765    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -6.720    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.196ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[7]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 0.910ns (20.593%)  route 3.509ns (79.407%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.767ns = ( 11.767 - 10.000 ) 
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.418ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.378ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.743     1.903    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[7])
                                                      0.733     2.636 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[7]
                         net (fo=1, routed)           0.937     3.573    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[71]
    SLICE_X36Y77         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.750 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[7]_INST_0/O
                         net (fo=5, routed)           2.572     6.322    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_wdata[7]
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.637    11.767    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.145    11.912    
                         clock uncertainty           -0.160    11.752    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[7])
                                                     -1.234    10.518    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.518    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  4.196    

Slack (MET) :             4.292ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[15]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.722ns (16.865%)  route 3.559ns (83.135%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.767ns = ( 11.767 - 10.000 ) 
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.418ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.378ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.743     1.903    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[15])
                                                      0.682     2.585 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[15]
                         net (fo=1, routed)           1.021     3.606    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[79]
    SLICE_X36Y77         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.040     3.646 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[15]_INST_0/O
                         net (fo=6, routed)           2.538     6.184    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_wdata[15]
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.637    11.767    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.145    11.912    
                         clock uncertainty           -0.160    11.752    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[15])
                                                     -1.276    10.476    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.476    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  4.292    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DEN
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.109ns  (logic 2.126ns (51.740%)  route 1.983ns (48.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.767ns = ( 11.767 - 10.000 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 0.418ns, distribution 1.481ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.378ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.899     2.059    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      2.006     4.065 f  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.101     5.166    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/D[7]
    SLICE_X58Y140        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.120     5.286 r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon_i_1/O
                         net (fo=1, routed)           0.882     6.168    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/DEN
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.637    11.767    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.268    12.035    
                         clock uncertainty           -0.160    11.875    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DEN)
                                                     -1.230    10.645    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.645    
                         arrival time                          -6.168    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.491ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[11]
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.866ns (20.862%)  route 3.285ns (79.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.767ns = ( 11.767 - 10.000 ) 
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.418ns, distribution 1.325ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.378ns, distribution 1.259ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.743     1.903    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/maxihpm0_lpd_aclk
    PS8_X0Y0             PS8                                          r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP2ACLK_MAXIGP2WDATA[11])
                                                      0.750     2.653 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2WDATA[11]
                         net (fo=1, routed)           0.768     3.421    MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[75]
    SLICE_X36Y77         LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.537 r  MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[11]_INST_0/O
                         net (fo=5, routed)           2.517     6.054    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_wdata[11]
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.637    11.767    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                         clock pessimism              0.145    11.912    
                         clock uncertainty           -0.160    11.752    
    SYSMONE4_X0Y0        SYSMONE4 (Setup_SYSMONE4_DCLK_DI[11])
                                                     -1.207    10.545    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon
  -------------------------------------------------------------------
                         required time                         10.545    
                         arrival time                          -6.054    
  -------------------------------------------------------------------
                         slack                                  4.491    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.050ns  (logic 2.142ns (42.416%)  route 2.908ns (57.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.713ns = ( 11.713 - 10.000 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 0.418ns, distribution 1.481ns)
  Clock Net Delay (Destination): 1.583ns (routing 0.378ns, distribution 1.205ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.899     2.059    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      2.006     4.065 r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.534     5.599    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X47Y126        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     5.735 r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          1.374     7.109    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X84Y153        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.583    11.713    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X84Y153        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[3]/C
                         clock pessimism              0.145    11.858    
                         clock uncertainty           -0.160    11.698    
    SLICE_X84Y153        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    11.626    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         11.626    
                         arrival time                          -7.109    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 2.142ns (42.849%)  route 2.857ns (57.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 0.418ns, distribution 1.481ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.378ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.899     2.059    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      2.006     4.065 r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.534     5.599    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X47Y126        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     5.735 r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          1.323     7.058    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X84Y152        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.582    11.712    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X84Y152        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[0]/C
                         clock pessimism              0.145    11.857    
                         clock uncertainty           -0.160    11.697    
    SLICE_X84Y152        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    11.625    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 2.142ns (42.849%)  route 2.857ns (57.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 0.418ns, distribution 1.481ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.378ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.899     2.059    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      2.006     4.065 r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.534     5.599    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X47Y126        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     5.735 r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          1.323     7.058    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X84Y152        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.582    11.712    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X84Y152        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[10]/C
                         clock pessimism              0.145    11.857    
                         clock uncertainty           -0.160    11.697    
    SLICE_X84Y152        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    11.625    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 2.142ns (42.849%)  route 2.857ns (57.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 0.418ns, distribution 1.481ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.378ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.899     2.059    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      2.006     4.065 r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.534     5.599    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X47Y126        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     5.735 r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          1.323     7.058    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X84Y152        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.582    11.712    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X84Y152        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[1]/C
                         clock pessimism              0.145    11.857    
                         clock uncertainty           -0.160    11.697    
    SLICE_X84Y152        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072    11.625    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.999ns  (logic 2.142ns (42.849%)  route 2.857ns (57.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.712ns = ( 11.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.899ns (routing 0.418ns, distribution 1.481ns)
  Clock Net Delay (Destination): 1.582ns (routing 0.378ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.899     2.059    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SYSMONE4_X0Y0        SYSMONE4                                     r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_JTAGLOCKED)
                                                      2.006     4.065 r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/JTAGLOCKED
                         net (fo=13, routed)          1.534     5.599    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/jtaglocked_i
    SLICE_X47Y126        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.136     5.735 r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg[15]_i_1/O
                         net (fo=16, routed)          1.323     7.058    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/SR[0]
    SLICE_X84Y152        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.582    11.712    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/s_axi_aclk
    SLICE_X84Y152        FDRE                                         r  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[2]/C
                         clock pessimism              0.145    11.857    
                         clock uncertainty           -0.160    11.697    
    SLICE_X84Y152        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072    11.625    MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/do_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.625    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  4.567    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1071]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.070ns (27.559%)  route 0.184ns (72.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.604ns (routing 0.378ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.418ns, distribution 1.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.604     1.734    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X38Y9          FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1071]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y9          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.804 r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1071]/Q
                         net (fo=1, routed)           0.184     1.988    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DID0
    SLICE_X40Y8          RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.891     2.051    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X40Y8          RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMD/CLK
                         clock pessimism             -0.155     1.896    
    SLICE_X40Y8          RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.080     1.976    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMD
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.098ns (49.495%)  route 0.100ns (50.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Net Delay (Source):      1.660ns (routing 0.378ns, distribution 1.282ns)
  Clock Net Delay (Destination): 1.908ns (routing 0.418ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.660     1.790    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/S_DCLK_O
    SLICE_X92Y137        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y137        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.070     1.860 r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state_reg[2]/Q
                         net (fo=22, routed)          0.072     1.932    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[2]
    SLICE_X93Y137        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.028     1.960 r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[14]_i_1__8/O
                         net (fo=1, routed)           0.028     1.988    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow[14]
    SLICE_X93Y137        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.908     2.068    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/S_DCLK_O
    SLICE_X93Y137        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[14]/C
                         clock pessimism             -0.145     1.923    
    SLICE_X93Y137        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.053     1.976    u_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shadow_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][150]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.072ns (25.175%)  route 0.214ns (74.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.587ns (routing 0.378ns, distribution 1.209ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.418ns, distribution 1.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.587     1.717    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X48Y10         FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][150]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.072     1.789 r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][150]/Q
                         net (fo=1, routed)           0.214     2.003    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/DIF0
    SLICE_X46Y10         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.904     2.064    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X46Y10         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMF/CLK
                         clock pessimism             -0.155     1.909    
    SLICE_X46Y10         RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.081     1.990    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMF
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.070ns (27.237%)  route 0.187ns (72.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.595ns (routing 0.378ns, distribution 1.217ns)
  Clock Net Delay (Destination): 1.883ns (routing 0.418ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.595     1.725    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X45Y18         FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.795 r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][78]/Q
                         net (fo=1, routed)           0.187     1.982    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DIE0
    SLICE_X43Y16         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.883     2.043    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X43Y16         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAME/CLK
                         clock pessimism             -0.155     1.888    
    SLICE_X43Y16         RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.081     1.969    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAME
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.070ns (33.019%)  route 0.142ns (66.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.707ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.577ns (routing 0.378ns, distribution 1.199ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.418ns, distribution 1.419ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.577     1.707    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/s_sc_aclk
    SLICE_X52Y19         FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y19         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.070     1.777 r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][3]/Q
                         net (fo=1, routed)           0.142     1.919    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/DIB1
    SLICE_X55Y19         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.837     1.997    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/WCLK
    SLICE_X55Y19         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
                         clock pessimism             -0.155     1.842    
    SLICE_X55Y19         RAMD32 (Hold_B6LUT_SLICEM_CLK_I)
                                                      0.064     1.906    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1171]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.069ns (27.711%)  route 0.180ns (72.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.740ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.610ns (routing 0.378ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.418ns, distribution 1.471ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.610     1.740    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X37Y14         FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     1.809 r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i_reg[1171]/Q
                         net (fo=1, routed)           0.180     1.989    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIE0
    SLICE_X40Y12         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.889     2.049    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X40Y12         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME/CLK
                         clock pessimism             -0.155     1.894    
    SLICE_X40Y12         RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.081     1.975    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.072ns (27.273%)  route 0.192ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.594ns (routing 0.378ns, distribution 1.216ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.418ns, distribution 1.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.594     1.724    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X38Y25         FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     1.796 r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.192     1.988    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/ADDRH4
    SLICE_X40Y26         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.873     2.033    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X40Y26         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA/CLK
                         clock pessimism             -0.155     1.878    
    SLICE_X40Y26         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR4)
                                                      0.096     1.974    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.072ns (27.273%)  route 0.192ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.594ns (routing 0.378ns, distribution 1.216ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.418ns, distribution 1.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.594     1.724    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X38Y25         FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     1.796 r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.192     1.988    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/ADDRH4
    SLICE_X40Y26         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.873     2.033    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X40Y26         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA_D1/CLK
                         clock pessimism             -0.155     1.878    
    SLICE_X40Y26         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR4)
                                                      0.096     1.974    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.072ns (27.273%)  route 0.192ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.594ns (routing 0.378ns, distribution 1.216ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.418ns, distribution 1.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.594     1.724    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X38Y25         FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     1.796 r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.192     1.988    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/ADDRH4
    SLICE_X40Y26         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.873     2.033    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X40Y26         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB/CLK
                         clock pessimism             -0.155     1.878    
    SLICE_X40Y26         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR4)
                                                      0.096     1.974    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.072ns (27.273%)  route 0.192ns (72.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.594ns (routing 0.378ns, distribution 1.216ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.418ns, distribution 1.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.594     1.724    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X38Y25         FDRE                                         r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y25         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     1.796 r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[4]/Q
                         net (fo=179, routed)         0.192     1.988    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/ADDRH4
    SLICE_X40Y26         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.873     2.033    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X40Y26         RAMD32                                       r  MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB_D1/CLK
                         clock pessimism             -0.155     1.878    
    SLICE_X40Y26         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR4)
                                                      0.096     1.974    MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK       n/a            4.000         10.000      6.000      SYSMONE4_X0Y0  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/MAXIGP2ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X12Y23  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X12Y22  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X12Y24  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.739         10.000      8.261      RAMB36_X12Y25  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/inst/AXI_SYSMON_CORE_I/inst_sysmon/DCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0       MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack       17.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.962ns  (required time - arrival time)
  Source:                 RstCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.315ns (19.811%)  route 1.275ns (80.189%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 21.645 - 20.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.805ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.729ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.785     1.945    Clk
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.040 f  RstCnt_reg[11]/Q
                         net (fo=2, routed)           0.230     2.270    RstCnt_reg[11]
    SLICE_X72Y120        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.449 r  RstCnt[15]_i_3/O
                         net (fo=1, routed)           0.168     2.617    RstCnt[15]_i_3_n_0
    SLICE_X73Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.658 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.877     3.535    RstCnt[15]_i_1_n_0
    SLICE_X73Y119        FDRE                                         r  RstCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.514    21.645    Clk
    SLICE_X73Y119        FDRE                                         r  RstCnt_reg[5]/C
                         clock pessimism              0.105    21.750    
                         clock uncertainty           -0.209    21.541    
    SLICE_X73Y119        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044    21.497    RstCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         21.497    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 17.962    

Slack (MET) :             17.962ns  (required time - arrival time)
  Source:                 RstCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.315ns (19.811%)  route 1.275ns (80.189%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 21.645 - 20.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.805ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.729ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.785     1.945    Clk
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.040 f  RstCnt_reg[11]/Q
                         net (fo=2, routed)           0.230     2.270    RstCnt_reg[11]
    SLICE_X72Y120        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.449 r  RstCnt[15]_i_3/O
                         net (fo=1, routed)           0.168     2.617    RstCnt[15]_i_3_n_0
    SLICE_X73Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.658 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.877     3.535    RstCnt[15]_i_1_n_0
    SLICE_X73Y119        FDRE                                         r  RstCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.514    21.645    Clk
    SLICE_X73Y119        FDRE                                         r  RstCnt_reg[6]/C
                         clock pessimism              0.105    21.750    
                         clock uncertainty           -0.209    21.541    
    SLICE_X73Y119        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044    21.497    RstCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.497    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 17.962    

Slack (MET) :             17.962ns  (required time - arrival time)
  Source:                 RstCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.315ns (19.811%)  route 1.275ns (80.189%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 21.645 - 20.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.805ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.729ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.785     1.945    Clk
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.040 f  RstCnt_reg[11]/Q
                         net (fo=2, routed)           0.230     2.270    RstCnt_reg[11]
    SLICE_X72Y120        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.449 r  RstCnt[15]_i_3/O
                         net (fo=1, routed)           0.168     2.617    RstCnt[15]_i_3_n_0
    SLICE_X73Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.658 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.877     3.535    RstCnt[15]_i_1_n_0
    SLICE_X73Y119        FDRE                                         r  RstCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.514    21.645    Clk
    SLICE_X73Y119        FDRE                                         r  RstCnt_reg[7]/C
                         clock pessimism              0.105    21.750    
                         clock uncertainty           -0.209    21.541    
    SLICE_X73Y119        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044    21.497    RstCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.497    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 17.962    

Slack (MET) :             17.962ns  (required time - arrival time)
  Source:                 RstCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.315ns (19.811%)  route 1.275ns (80.189%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 21.645 - 20.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.805ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.729ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.785     1.945    Clk
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.040 f  RstCnt_reg[11]/Q
                         net (fo=2, routed)           0.230     2.270    RstCnt_reg[11]
    SLICE_X72Y120        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.449 r  RstCnt[15]_i_3/O
                         net (fo=1, routed)           0.168     2.617    RstCnt[15]_i_3_n_0
    SLICE_X73Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.658 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.877     3.535    RstCnt[15]_i_1_n_0
    SLICE_X73Y119        FDRE                                         r  RstCnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.514    21.645    Clk
    SLICE_X73Y119        FDRE                                         r  RstCnt_reg[8]/C
                         clock pessimism              0.105    21.750    
                         clock uncertainty           -0.209    21.541    
    SLICE_X73Y119        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.044    21.497    RstCnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.497    
                         arrival time                          -3.535    
  -------------------------------------------------------------------
                         slack                                 17.962    

Slack (MET) :             18.178ns  (required time - arrival time)
  Source:                 RstCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.315ns (20.468%)  route 1.224ns (79.532%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 21.694 - 20.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.805ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.729ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.785     1.945    Clk
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.040 f  RstCnt_reg[11]/Q
                         net (fo=2, routed)           0.230     2.270    RstCnt_reg[11]
    SLICE_X72Y120        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.449 r  RstCnt[15]_i_3/O
                         net (fo=1, routed)           0.168     2.617    RstCnt[15]_i_3_n_0
    SLICE_X73Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.658 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.826     3.484    RstCnt[15]_i_1_n_0
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.563    21.694    Clk
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[13]/C
                         clock pessimism              0.221    21.915    
                         clock uncertainty           -0.209    21.706    
    SLICE_X73Y120        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044    21.662    RstCnt_reg[13]
  -------------------------------------------------------------------
                         required time                         21.662    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                 18.178    

Slack (MET) :             18.178ns  (required time - arrival time)
  Source:                 RstCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.315ns (20.468%)  route 1.224ns (79.532%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 21.694 - 20.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.805ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.729ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.785     1.945    Clk
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.040 f  RstCnt_reg[11]/Q
                         net (fo=2, routed)           0.230     2.270    RstCnt_reg[11]
    SLICE_X72Y120        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.449 r  RstCnt[15]_i_3/O
                         net (fo=1, routed)           0.168     2.617    RstCnt[15]_i_3_n_0
    SLICE_X73Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.658 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.826     3.484    RstCnt[15]_i_1_n_0
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.563    21.694    Clk
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[14]/C
                         clock pessimism              0.221    21.915    
                         clock uncertainty           -0.209    21.706    
    SLICE_X73Y120        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044    21.662    RstCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         21.662    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                 18.178    

Slack (MET) :             18.178ns  (required time - arrival time)
  Source:                 RstCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.315ns (20.468%)  route 1.224ns (79.532%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.694ns = ( 21.694 - 20.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.805ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.729ns, distribution 0.834ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.785     1.945    Clk
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.040 f  RstCnt_reg[11]/Q
                         net (fo=2, routed)           0.230     2.270    RstCnt_reg[11]
    SLICE_X72Y120        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.449 r  RstCnt[15]_i_3/O
                         net (fo=1, routed)           0.168     2.617    RstCnt[15]_i_3_n_0
    SLICE_X73Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.658 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.826     3.484    RstCnt[15]_i_1_n_0
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.563    21.694    Clk
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[15]/C
                         clock pessimism              0.221    21.915    
                         clock uncertainty           -0.209    21.706    
    SLICE_X73Y120        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.044    21.662    RstCnt_reg[15]
  -------------------------------------------------------------------
                         required time                         21.662    
                         arrival time                          -3.484    
  -------------------------------------------------------------------
                         slack                                 18.178    

Slack (MET) :             18.287ns  (required time - arrival time)
  Source:                 RstCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.315ns (24.882%)  route 0.951ns (75.118%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 21.645 - 20.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.805ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.729ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.785     1.945    Clk
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.040 f  RstCnt_reg[11]/Q
                         net (fo=2, routed)           0.230     2.270    RstCnt_reg[11]
    SLICE_X72Y120        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.449 r  RstCnt[15]_i_3/O
                         net (fo=1, routed)           0.168     2.617    RstCnt[15]_i_3_n_0
    SLICE_X73Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.658 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.553     3.211    RstCnt[15]_i_1_n_0
    SLICE_X73Y119        FDRE                                         r  RstCnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.514    21.645    Clk
    SLICE_X73Y119        FDRE                                         r  RstCnt_reg[1]/C
                         clock pessimism              0.105    21.750    
                         clock uncertainty           -0.209    21.541    
    SLICE_X73Y119        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.043    21.498    RstCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.498    
                         arrival time                          -3.211    
  -------------------------------------------------------------------
                         slack                                 18.287    

Slack (MET) :             18.287ns  (required time - arrival time)
  Source:                 RstCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.315ns (24.882%)  route 0.951ns (75.118%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 21.645 - 20.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.805ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.729ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.785     1.945    Clk
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.040 f  RstCnt_reg[11]/Q
                         net (fo=2, routed)           0.230     2.270    RstCnt_reg[11]
    SLICE_X72Y120        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.449 r  RstCnt[15]_i_3/O
                         net (fo=1, routed)           0.168     2.617    RstCnt[15]_i_3_n_0
    SLICE_X73Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.658 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.553     3.211    RstCnt[15]_i_1_n_0
    SLICE_X73Y119        FDRE                                         r  RstCnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.514    21.645    Clk
    SLICE_X73Y119        FDRE                                         r  RstCnt_reg[2]/C
                         clock pessimism              0.105    21.750    
                         clock uncertainty           -0.209    21.541    
    SLICE_X73Y119        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043    21.498    RstCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         21.498    
                         arrival time                          -3.211    
  -------------------------------------------------------------------
                         slack                                 18.287    

Slack (MET) :             18.287ns  (required time - arrival time)
  Source:                 RstCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pl_1 rise@20.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.315ns (24.882%)  route 0.951ns (75.118%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 21.645 - 20.000 ) 
    Source Clock Delay      (SCD):    1.945ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.412ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.805ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.514ns (routing 0.729ns, distribution 0.785ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.785     1.945    Clk
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y120        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     2.040 f  RstCnt_reg[11]/Q
                         net (fo=2, routed)           0.230     2.270    RstCnt_reg[11]
    SLICE_X72Y120        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     2.449 r  RstCnt[15]_i_3/O
                         net (fo=1, routed)           0.168     2.617    RstCnt[15]_i_3_n_0
    SLICE_X73Y118        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.041     2.658 r  RstCnt[15]_i_1/O
                         net (fo=17, routed)          0.553     3.211    RstCnt[15]_i_1_n_0
    SLICE_X73Y119        FDRE                                         r  RstCnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                     20.000    20.000 r  
    PS8_X0Y0             PS8                          0.000    20.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.104    20.104    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    20.131 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.514    21.645    Clk
    SLICE_X73Y119        FDRE                                         r  RstCnt_reg[3]/C
                         clock pessimism              0.105    21.750    
                         clock uncertainty           -0.209    21.541    
    SLICE_X73Y119        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.043    21.498    RstCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         21.498    
                         arrival time                          -3.211    
  -------------------------------------------------------------------
                         slack                                 18.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 RstCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.087ns (41.429%)  route 0.123ns (58.571%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.879ns (routing 0.412ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.462ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.879     0.972    Clk
    SLICE_X73Y119        FDRE                                         r  RstCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.011 r  RstCnt_reg[8]/Q
                         net (fo=2, routed)           0.113     1.124    RstCnt_reg[8]
    SLICE_X73Y119        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.029     1.153 r  RstCnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.003     1.156    RstCnt_reg[8]_i_1_n_0
    SLICE_X73Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.019     1.175 r  RstCnt_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.007     1.182    p_0_in__0[9]
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.034     1.150    Clk
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[9]/C
                         clock pessimism             -0.073     1.077    
    SLICE_X73Y120        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.123    RstCnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 LedCount_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.056ns (49.123%)  route 0.058ns (50.877%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.909ns (routing 0.412ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.462ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.909     1.002    Clk
    SLICE_X73Y124        FDRE                                         r  LedCount_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.040 r  LedCount_reg[17]/Q
                         net (fo=1, routed)           0.051     1.091    LedCount_reg_n_0_[17]
    SLICE_X73Y124        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.109 r  LedCount_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.116    LedCount_reg[16]_i_1_n_14
    SLICE_X73Y124        FDRE                                         r  LedCount_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.034     1.150    Clk
    SLICE_X73Y124        FDRE                                         r  LedCount_reg[17]/C
                         clock pessimism             -0.142     1.008    
    SLICE_X73Y124        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.054    LedCount_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 LedCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.056ns (49.123%)  route 0.058ns (50.877%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.909ns (routing 0.412ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.462ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.909     1.002    Clk
    SLICE_X73Y122        FDRE                                         r  LedCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.040 r  LedCount_reg[1]/Q
                         net (fo=1, routed)           0.051     1.091    LedCount_reg_n_0_[1]
    SLICE_X73Y122        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.109 r  LedCount_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.116    LedCount_reg[0]_i_1_n_14
    SLICE_X73Y122        FDRE                                         r  LedCount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.034     1.150    Clk
    SLICE_X73Y122        FDRE                                         r  LedCount_reg[1]/C
                         clock pessimism             -0.142     1.008    
    SLICE_X73Y122        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.054    LedCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 LedCount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.056ns (49.123%)  route 0.058ns (50.877%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.909ns (routing 0.412ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.462ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.909     1.002    Clk
    SLICE_X73Y123        FDRE                                         r  LedCount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y123        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.040 r  LedCount_reg[9]/Q
                         net (fo=1, routed)           0.051     1.091    LedCount_reg_n_0_[9]
    SLICE_X73Y123        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.109 r  LedCount_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     1.116    LedCount_reg[8]_i_1_n_14
    SLICE_X73Y123        FDRE                                         r  LedCount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.034     1.150    Clk
    SLICE_X73Y123        FDRE                                         r  LedCount_reg[9]/C
                         clock pessimism             -0.142     1.008    
    SLICE_X73Y123        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.054    LedCount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.116    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 RstCnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RstCnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.092ns (42.791%)  route 0.123ns (57.209%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Net Delay (Source):      0.879ns (routing 0.412ns, distribution 0.467ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.462ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.879     0.972    Clk
    SLICE_X73Y119        FDRE                                         r  RstCnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y119        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.011 r  RstCnt_reg[8]/Q
                         net (fo=2, routed)           0.113     1.124    RstCnt_reg[8]
    SLICE_X73Y119        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.029     1.153 r  RstCnt_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.003     1.156    RstCnt_reg[8]_i_1_n_0
    SLICE_X73Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.024     1.180 r  RstCnt_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.007     1.187    p_0_in__0[11]
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.034     1.150    Clk
    SLICE_X73Y120        FDRE                                         r  RstCnt_reg[11]/C
                         clock pessimism             -0.073     1.077    
    SLICE_X73Y120        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.123    RstCnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 LedCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.057ns (48.305%)  route 0.061ns (51.695%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.909ns (routing 0.412ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.462ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.909     1.002    Clk
    SLICE_X73Y123        FDRE                                         r  LedCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y123        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.040 r  LedCount_reg[10]/Q
                         net (fo=1, routed)           0.054     1.094    LedCount_reg_n_0_[10]
    SLICE_X73Y123        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.113 r  LedCount_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.120    LedCount_reg[8]_i_1_n_13
    SLICE_X73Y123        FDRE                                         r  LedCount_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.034     1.150    Clk
    SLICE_X73Y123        FDRE                                         r  LedCount_reg[10]/C
                         clock pessimism             -0.142     1.008    
    SLICE_X73Y123        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.054    LedCount_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 LedCount_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.057ns (48.305%)  route 0.061ns (51.695%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.909ns (routing 0.412ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.462ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.909     1.002    Clk
    SLICE_X73Y124        FDRE                                         r  LedCount_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y124        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.040 r  LedCount_reg[18]/Q
                         net (fo=1, routed)           0.054     1.094    LedCount_reg_n_0_[18]
    SLICE_X73Y124        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.113 r  LedCount_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.120    LedCount_reg[16]_i_1_n_13
    SLICE_X73Y124        FDRE                                         r  LedCount_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.034     1.150    Clk
    SLICE_X73Y124        FDRE                                         r  LedCount_reg[18]/C
                         clock pessimism             -0.142     1.008    
    SLICE_X73Y124        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.054    LedCount_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 LedCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.057ns (48.305%)  route 0.061ns (51.695%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.150ns
    Source Clock Delay      (SCD):    1.002ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.909ns (routing 0.412ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.462ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.909     1.002    Clk
    SLICE_X73Y122        FDRE                                         r  LedCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.040 r  LedCount_reg[2]/Q
                         net (fo=1, routed)           0.054     1.094    LedCount_reg_n_0_[2]
    SLICE_X73Y122        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.113 r  LedCount_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.007     1.120    LedCount_reg[0]_i_1_n_13
    SLICE_X73Y122        FDRE                                         r  LedCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.034     1.150    Clk
    SLICE_X73Y122        FDRE                                         r  LedCount_reg[2]/C
                         clock pessimism             -0.142     1.008    
    SLICE_X73Y122        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.054    LedCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 LedCount_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.057ns (47.899%)  route 0.062ns (52.101%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.908ns (routing 0.412ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.462ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.908     1.001    Clk
    SLICE_X73Y123        FDRE                                         r  LedCount_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y123        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.040 r  LedCount_reg[15]/Q
                         net (fo=1, routed)           0.055     1.095    LedCount_reg_n_0_[15]
    SLICE_X73Y123        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.113 r  LedCount_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.120    LedCount_reg[8]_i_1_n_8
    SLICE_X73Y123        FDRE                                         r  LedCount_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.033     1.149    Clk
    SLICE_X73Y123        FDRE                                         r  LedCount_reg[15]/C
                         clock pessimism             -0.142     1.007    
    SLICE_X73Y123        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.053    LedCount_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 LedCount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LedCount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.057ns (47.899%)  route 0.062ns (52.101%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.149ns
    Source Clock Delay      (SCD):    1.001ns
    Clock Pessimism Removal (CPR):    0.142ns
  Clock Net Delay (Source):      0.908ns (routing 0.412ns, distribution 0.496ns)
  Clock Net Delay (Destination): 1.033ns (routing 0.462ns, distribution 0.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          0.908     1.001    Clk
    SLICE_X73Y122        FDRE                                         r  LedCount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y122        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.040 r  LedCount_reg[7]/Q
                         net (fo=1, routed)           0.055     1.095    LedCount_reg_n_0_[7]
    SLICE_X73Y122        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.113 r  LedCount_reg[0]_i_1/O[7]
                         net (fo=1, routed)           0.007     1.120    LedCount_reg[0]_i_1_n_8
    SLICE_X73Y122        FDRE                                         r  LedCount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y52        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X2Y1 (CLOCK_ROOT)    net (fo=41, routed)          1.033     1.149    Clk
    SLICE_X73Y122        FDRE                                         r  LedCount_reg[7]/C
                         clock pessimism             -0.142     1.007    
    SLICE_X73Y122        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.053    LedCount_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X73Y118  RstCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X73Y120  RstCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X73Y120  RstCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X73Y120  RstCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X73Y120  RstCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X73Y120  RstCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X73Y120  RstCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X73Y119  RstCnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X73Y119  RstCnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.550         20.000      19.450     SLICE_X73Y119  RstCnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y118  RstCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y120  RstCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y120  RstCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y120  RstCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y120  RstCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y120  RstCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y120  RstCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y120  RstCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y120  RstCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y120  RstCnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y118  RstCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X72Y120  Rst_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y123  LedCount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y123  LedCount_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y123  LedCount_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y123  LedCount_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y124  LedCount_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y124  LedCount_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y124  LedCount_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         10.000      9.725      SLICE_X73Y124  LedCount_reg[23]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkin1
  To Clock:  clkin1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkin1
Waveform(ns):       { 0.000 1.334 }
Period(ns):         2.667
Sources:            { ADC_DATA1_DCLK_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         2.667       1.417      MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       2.667       97.333     MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.933         1.334       0.400      MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.933         1.334       0.400      MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.933         1.333       0.400      MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.933         1.334       0.400      MMCM_X0Y1  serdes_clock_b65/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_62p5_adc_sample_clk_gen_1
  To Clock:  clk_out1_62p5_adc_sample_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       12.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.491ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.342ns (10.507%)  route 2.913ns (89.493%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.204ns = ( 15.798 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.567ns, distribution 0.953ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.170     3.085    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X88Y141        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.520    15.798    Ad9229Core_b64/sampleClk
    SLICE_X88Y141        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][0]/C
                         clock pessimism             -0.079    15.719    
                         clock uncertainty           -0.071    15.648    
    SLICE_X88Y141        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    15.576    Ad9229Core_b64/r_reg[parData][14][0]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                 12.491    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][11]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][11]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][1]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][1]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][2]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][2]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][3]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][3]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][4]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][4]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][5]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][5]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][7]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][7]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][8]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][8]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.725ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.342ns (11.317%)  route 2.680ns (88.683%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.203ns = ( 15.799 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.567ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         1.937     2.852    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X86Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.521    15.799    Ad9229Core_b64/sampleClk
    SLICE_X86Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][10]/C
                         clock pessimism             -0.079    15.720    
                         clock uncertainty           -0.071    15.649    
    SLICE_X86Y139        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    15.577    Ad9229Core_b64/r_reg[parData][14][10]
  -------------------------------------------------------------------
                         required time                         15.577    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                 12.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.075ns (49.669%)  route 0.076ns (50.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Net Delay (Source):      0.896ns (routing 0.318ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.355ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.896    -0.207    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/sampleClk
    SLICE_X93Y115        FDRE                                         r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040    -0.167 r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/Q
                         net (fo=18, routed)          0.055    -0.112    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/out[0]
    SLICE_X93Y114        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035    -0.077 r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__10/O
                         net (fo=1, routed)           0.021    -0.056    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X93Y114        FDRE                                         r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.017    -0.200    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X93Y114        FDRE                                         r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.014    -0.185    
    SLICE_X93Y114        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046    -0.139    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.072ns (45.570%)  route 0.086ns (54.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.213ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.890ns (routing 0.318ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.355ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.890    -0.213    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X79Y128        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    -0.176 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/Q
                         net (fo=16, routed)          0.060    -0.116    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[0]
    SLICE_X79Y127        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.035    -0.081 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__15/O
                         net (fo=1, routed)           0.026    -0.055    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X79Y127        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.007    -0.210    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X79Y127        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.018    -0.191    
    SLICE_X79Y127        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046    -0.145    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.081ns (50.943%)  route 0.078ns (49.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.213ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Net Delay (Source):      0.890ns (routing 0.318ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.355ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.890    -0.213    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X88Y110        FDRE                                         r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040    -0.173 r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/Q
                         net (fo=4, routed)           0.057    -0.116    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[0]_4[2]
    SLICE_X88Y109        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041    -0.075 r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__22/O
                         net (fo=1, routed)           0.021    -0.054    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X88Y109        FDRE                                         r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.010    -0.207    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X88Y109        FDRE                                         r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.015    -0.191    
    SLICE_X88Y109        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046    -0.145    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                          0.145    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.074ns (47.742%)  route 0.081ns (52.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.225ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Net Delay (Source):      0.878ns (routing 0.318ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.355ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.878    -0.225    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X90Y128        FDRE                                         r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y128        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039    -0.186 r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.057    -0.129    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X90Y129        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035    -0.094 r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__2/O
                         net (fo=1, routed)           0.024    -0.070    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X90Y129        FDRE                                         r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.991    -0.226    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X90Y129        FDRE                                         r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.018    -0.207    
    SLICE_X90Y129        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046    -0.161    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.054ns (35.065%)  route 0.100ns (64.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.222ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Net Delay (Source):      0.881ns (routing 0.318ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.355ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.881    -0.222    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X93Y138        FDRE                                         r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y138        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.183 f  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/Q
                         net (fo=1, routed)           0.079    -0.104    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count_n_0_][2]
    SLICE_X93Y139        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015    -0.089 r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[empty]_i_1__1/O
                         net (fo=1, routed)           0.021    -0.068    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/eqOp
    SLICE_X93Y139        FDSE                                         r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.993    -0.224    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X93Y139        FDSE                                         r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/C
                         clock pessimism              0.017    -0.206    
    SLICE_X93Y139        FDSE (Hold_HFF_SLICEM_C_D)
                                                      0.046    -0.160    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]
  -------------------------------------------------------------------
                         required time                          0.160    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.080ns (54.795%)  route 0.066ns (45.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.233ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Net Delay (Source):      0.870ns (routing 0.318ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.355ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.870    -0.233    u_ila_1/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X94Y157        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y157        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.194 r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.050    -0.144    u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X94Y157        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041    -0.103 r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_i_1/O
                         net (fo=1, routed)           0.016    -0.087    u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_i_1_n_0
    SLICE_X94Y157        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.984    -0.233    u_ila_1/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X94Y157        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                         clock pessimism              0.006    -0.227    
    SLICE_X94Y157        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.181    u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg
  -------------------------------------------------------------------
                         required time                          0.181    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.074ns (45.963%)  route 0.087ns (54.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Net Delay (Source):      0.887ns (routing 0.318ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.355ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.887    -0.216    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X87Y107        FDRE                                         r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.177 r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/Q
                         net (fo=12, routed)          0.063    -0.114    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[1]
    SLICE_X87Y108        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.035    -0.079 r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__6/O
                         net (fo=1, routed)           0.024    -0.055    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X87Y108        FDRE                                         r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.006    -0.211    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X87Y108        FDRE                                         r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.015    -0.195    
    SLICE_X87Y108        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046    -0.149    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/r_reg[count][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[count][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.073ns (38.830%)  route 0.115ns (61.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Net Delay (Source):      0.884ns (routing 0.318ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.355ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.884    -0.219    Ad9229Core_b64/sampleClk
    SLICE_X82Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    -0.181 r  Ad9229Core_b64/r_reg[count][3]/Q
                         net (fo=6, routed)           0.099    -0.082    Ad9229Core_b64/r_reg[count][3]
    SLICE_X81Y125        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    -0.047 r  Ad9229Core_b64/r[count][5]_i_1/O
                         net (fo=1, routed)           0.016    -0.031    Ad9229Core_b64/plusOp[5]
    SLICE_X81Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.998    -0.219    Ad9229Core_b64/sampleClk
    SLICE_X81Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][5]/C
                         clock pessimism              0.047    -0.172    
    SLICE_X81Y125        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046    -0.126    Ad9229Core_b64/r_reg[count][5]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.054ns (36.735%)  route 0.093ns (63.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.217ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Net Delay (Source):      0.886ns (routing 0.318ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.355ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.886    -0.217    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X94Y127        FDRE                                         r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y127        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039    -0.178 r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.076    -0.102    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X94Y127        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015    -0.087 r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__9/O
                         net (fo=1, routed)           0.017    -0.070    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X94Y127        FDRE                                         r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.002    -0.215    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X94Y127        FDRE                                         r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.004    -0.211    
    SLICE_X94Y127        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046    -0.165    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/r_reg[count][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[count][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.061ns (40.940%)  route 0.088ns (59.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Net Delay (Source):      0.884ns (routing 0.318ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.355ns, distribution 0.644ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.884    -0.219    Ad9229Core_b64/sampleClk
    SLICE_X82Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    -0.181 r  Ad9229Core_b64/r_reg[count][3]/Q
                         net (fo=6, routed)           0.080    -0.101    Ad9229Core_b64/r_reg[count][3]
    SLICE_X82Y125        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.023    -0.078 r  Ad9229Core_b64/r[count][4]_i_1/O
                         net (fo=1, routed)           0.008    -0.070    Ad9229Core_b64/plusOp[4]
    SLICE_X82Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.999    -0.218    Ad9229Core_b64/sampleClk
    SLICE_X82Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][4]/C
                         clock pessimism              0.005    -0.213    
    SLICE_X82Y125        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047    -0.166    Ad9229Core_b64/r_reg[count][4]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_62p5_adc_sample_clk_gen_1
Waveform(ns):       { 0.000 8.001 }
Period(ns):         16.002
Sources:            { serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X12Y23  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X12Y22  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X12Y24  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X12Y25  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB18_X12Y54  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X12Y26  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         16.002      14.503     BUFGCE_X0Y38   serdes_clock_b65/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         16.002      14.752     MMCM_X0Y1      serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.146         16.002      14.856     SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.146         16.002      14.856     SLICE_X96Y110  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X90Y136  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][114]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][115]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][116]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][117]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][118]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][119]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][120]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X96Y113  u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][121]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_62p5_adc_sample_clk_gen_1
  To Clock:  clk_out2_62p5_adc_sample_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       12.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.726ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][10]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.234    
    SLICE_X81Y233        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    16.162    Ad9229Core_b65/r_reg[parData][8][10]
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][11]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.234    
    SLICE_X81Y233        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    16.162    Ad9229Core_b65/r_reg[parData][8][11]
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][6]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.234    
    SLICE_X81Y233        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072    16.162    Ad9229Core_b65/r_reg[parData][8][6]
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][7]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.234    
    SLICE_X81Y233        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072    16.162    Ad9229Core_b65/r_reg[parData][8][7]
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][8]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.234    
    SLICE_X81Y233        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.072    16.162    Ad9229Core_b65/r_reg[parData][8][8]
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][9]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.234    
    SLICE_X81Y233        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.072    16.162    Ad9229Core_b65/r_reg[parData][8][9]
  -------------------------------------------------------------------
                         required time                         16.162    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][14][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.611%)  route 2.665ns (85.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 16.440 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.059ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.227     3.675    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.156    16.440    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][1]/C
                         clock pessimism             -0.079    16.361    
                         clock uncertainty           -0.071    16.291    
    SLICE_X86Y233        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    16.219    Ad9229Core_b65/r_reg[parData][14][1]
  -------------------------------------------------------------------
                         required time                         16.219    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 12.543    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][14][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.611%)  route 2.665ns (85.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 16.440 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.059ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.227     3.675    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.156    16.440    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][3]/C
                         clock pessimism             -0.079    16.361    
                         clock uncertainty           -0.071    16.291    
    SLICE_X86Y233        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    16.219    Ad9229Core_b65/r_reg[parData][14][3]
  -------------------------------------------------------------------
                         required time                         16.219    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 12.543    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][14][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.611%)  route 2.665ns (85.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 16.440 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.059ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.227     3.675    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.156    16.440    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][5]/C
                         clock pessimism             -0.079    16.361    
                         clock uncertainty           -0.071    16.291    
    SLICE_X86Y233        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072    16.219    Ad9229Core_b65/r_reg[parData][14][5]
  -------------------------------------------------------------------
                         required time                         16.219    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 12.543    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][14][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.611%)  route 2.665ns (85.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 16.440 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.059ns, distribution 1.097ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.227     3.675    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.156    16.440    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][8]/C
                         clock pessimism             -0.079    16.361    
                         clock uncertainty           -0.071    16.291    
    SLICE_X86Y233        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072    16.219    Ad9229Core_b65/r_reg[parData][14][8]
  -------------------------------------------------------------------
                         required time                         16.219    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 12.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.075ns (51.724%)  route 0.070ns (48.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.190ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Net Delay (Source):      1.245ns (routing 0.598ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.667ns, distribution 0.735ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.245     0.146    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X86Y244        FDRE                                         r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y244        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.186 r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/Q
                         net (fo=4, routed)           0.053     0.239    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[0]_4[2]
    SLICE_X86Y242        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     0.274 r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__17/O
                         net (fo=1, routed)           0.017     0.291    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X86Y242        FDRE                                         r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.402     0.190    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X86Y242        FDRE                                         r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.026     0.164    
    SLICE_X86Y242        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.210    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.210    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.100ns (54.945%)  route 0.082ns (45.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Net Delay (Source):      1.156ns (routing 0.598ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.667ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.156     0.057    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X73Y232        FDRE                                         r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y232        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.097 r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][2]/Q
                         net (fo=7, routed)           0.065     0.162    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[2]_6[2]
    SLICE_X72Y232        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.060     0.222 r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__24/O
                         net (fo=1, routed)           0.017     0.239    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X72Y232        FDRE                                         r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.305     0.093    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X72Y232        FDRE                                         r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.013     0.106    
    SLICE_X72Y232        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.152    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.090ns (48.649%)  route 0.095ns (51.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.091ns
    Source Clock Delay      (SCD):    0.054ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Net Delay (Source):      1.153ns (routing 0.598ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.667ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.153     0.054    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X72Y221        FDRE                                         r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y221        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.094 r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/Q
                         net (fo=7, routed)           0.078     0.172    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[1]_5[2]
    SLICE_X71Y220        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     0.222 r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__18/O
                         net (fo=1, routed)           0.017     0.239    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X71Y220        FDRE                                         r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.303     0.091    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X71Y220        FDRE                                         r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.013     0.104    
    SLICE_X71Y220        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.150    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.081ns (51.592%)  route 0.076ns (48.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.142ns
    Source Clock Delay      (SCD):    0.099ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      1.198ns (routing 0.598ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.667ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.198     0.099    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X81Y236        FDRE                                         r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y236        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.139 r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/Q
                         net (fo=12, routed)          0.059     0.198    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[1]
    SLICE_X81Y235        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.041     0.239 r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__5/O
                         net (fo=1, routed)           0.017     0.256    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X81Y235        FDRE                                         r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.354     0.142    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X81Y235        FDRE                                         r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.022     0.120    
    SLICE_X81Y235        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.166    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.053ns (35.099%)  route 0.098ns (64.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.104ns
    Source Clock Delay      (SCD):    0.066ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Net Delay (Source):      1.165ns (routing 0.598ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.667ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.165     0.066    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X74Y237        FDRE                                         r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y237        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.105 r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.080     0.185    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X74Y237        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.014     0.199 r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__8/O
                         net (fo=1, routed)           0.018     0.217    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X74Y237        FDRE                                         r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.316     0.104    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X74Y237        FDRE                                         r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.023     0.081    
    SLICE_X74Y237        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.127    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.099ns (54.696%)  route 0.082ns (45.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.084ns
    Source Clock Delay      (SCD):    0.053ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Net Delay (Source):      1.152ns (routing 0.598ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.667ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.152     0.053    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X69Y205        FDRE                                         r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y205        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.093 r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.066     0.159    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X71Y205        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.059     0.218 r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__11/O
                         net (fo=1, routed)           0.016     0.234    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X71Y205        FDRE                                         r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.296     0.084    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X71Y205        FDRE                                         r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.013     0.097    
    SLICE_X71Y205        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.143    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.143    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.062ns (40.523%)  route 0.091ns (59.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.061ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Net Delay (Source):      1.160ns (routing 0.598ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.667ns, distribution 0.638ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.160     0.061    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X70Y224        FDRE                                         r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y224        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.101 r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/Q
                         net (fo=7, routed)           0.074     0.175    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[1]_5[2]
    SLICE_X71Y225        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     0.197 r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__20/O
                         net (fo=1, routed)           0.017     0.214    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X71Y225        FDRE                                         r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.305     0.093    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X71Y225        FDRE                                         r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.017     0.077    
    SLICE_X71Y225        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.123    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.054ns (28.571%)  route 0.135ns (71.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.085ns
    Source Clock Delay      (SCD):    0.049ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Net Delay (Source):      1.148ns (routing 0.598ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.667ns, distribution 0.630ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.148     0.049    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X71Y216        FDRE                                         r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y216        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.089 r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/Q
                         net (fo=4, routed)           0.118     0.207    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[0]_4[2]
    SLICE_X72Y215        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.221 r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__21/O
                         net (fo=1, routed)           0.017     0.238    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X72Y215        FDRE                                         r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.297     0.085    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X72Y215        FDRE                                         r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.013     0.098    
    SLICE_X72Y215        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.144    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.075ns (39.062%)  route 0.117ns (60.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.204ns
    Source Clock Delay      (SCD):    0.157ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Net Delay (Source):      1.256ns (routing 0.598ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.667ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.256     0.157    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X91Y167        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y167        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.197 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/Q
                         net (fo=8, routed)           0.091     0.288    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[3]_7[2]
    SLICE_X90Y165        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     0.323 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__32/O
                         net (fo=1, routed)           0.026     0.349    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X90Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.416     0.204    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X90Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.003     0.208    
    SLICE_X90Y165        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.254    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.254    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.080ns (51.282%)  route 0.076ns (48.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    0.099ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      1.198ns (routing 0.598ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.667ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.198     0.099    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X81Y201        FDRE                                         r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y201        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.139 r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/Q
                         net (fo=4, routed)           0.059     0.198    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[0]_4[2]
    SLICE_X81Y203        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.040     0.238 r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__31/O
                         net (fo=1, routed)           0.017     0.255    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X81Y203        FDRE                                         r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.346     0.134    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X81Y203        FDRE                                         r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.022     0.112    
    SLICE_X81Y203        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.158    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_62p5_adc_sample_clk_gen_1
Waveform(ns):       { 0.000 8.001 }
Period(ns):         16.002
Sources:            { serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         16.002      14.503     BUFGCE_X0Y25   serdes_clock_b65/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         16.002      14.752     MMCM_X0Y1      serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X78Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X78Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][1]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X79Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X79Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][3]/C
Min Period        n/a     FDSE/C              n/a            0.550         16.002      15.452     SLICE_X79Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X78Y197  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X79Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
Min Period        n/a     FDRE/C              n/a            0.550         16.002      15.452     SLICE_X79Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X78Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X80Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y204  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y204  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y204  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y204  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y204  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y204  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y204  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X74Y204  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X78Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.275         8.001       7.726      SLICE_X79Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X79Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X79Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X80Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdRdy]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X79Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X79Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X79Y195  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X81Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         8.001       7.726      SLICE_X81Y196  Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_62p5_adc_sample_clk_gen_1
  To Clock:  clk_out3_62p5_adc_sample_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       12.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.900ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.521ns (17.607%)  route 2.438ns (82.393%))
  Logic Levels:           3  (CARRY8=2 SRLC32E=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.226ns = ( 16.228 - 16.002 ) 
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.042ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.193ns (routing 1.165ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.062ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.193     0.283    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X84Y229        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.379 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/Q
                         net (fo=3, routed)           1.311     1.690    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/I0
    SLICE_X85Y229        SRLC32E (Prop_A6LUT_SLICEM_A[0]_Q)
                                                      0.150     1.840 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.723     2.563    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X85Y230        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     2.761 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     2.789    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X85Y231        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.077     2.866 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.376     3.242    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X85Y225        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.947    16.228    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X85Y225        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism             -0.042    16.186    
                         clock uncertainty           -0.071    16.115    
    SLICE_X85Y225        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    16.142    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         16.142    
                         arrival time                          -3.242    
  -------------------------------------------------------------------
                         slack                                 12.900    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.278ns (11.780%)  route 2.082ns (88.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 16.267 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.062ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.443     2.689    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.986    16.267    Ad9229Core_b66/sampleClk
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][0]/C
                         clock pessimism             -0.086    16.181    
                         clock uncertainty           -0.071    16.111    
    SLICE_X92Y220        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072    16.039    Ad9229Core_b66/r_reg[parData][0][0]
  -------------------------------------------------------------------
                         required time                         16.039    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.278ns (11.780%)  route 2.082ns (88.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 16.267 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.062ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.443     2.689    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.986    16.267    Ad9229Core_b66/sampleClk
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][3]/C
                         clock pessimism             -0.086    16.181    
                         clock uncertainty           -0.071    16.111    
    SLICE_X92Y220        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.072    16.039    Ad9229Core_b66/r_reg[parData][0][3]
  -------------------------------------------------------------------
                         required time                         16.039    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][0][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.278ns (11.780%)  route 2.082ns (88.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 16.267 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.062ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.443     2.689    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.986    16.267    Ad9229Core_b66/sampleClk
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][4]/C
                         clock pessimism             -0.086    16.181    
                         clock uncertainty           -0.071    16.111    
    SLICE_X92Y220        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072    16.039    Ad9229Core_b66/r_reg[parData][0][4]
  -------------------------------------------------------------------
                         required time                         16.039    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][0][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.278ns (11.780%)  route 2.082ns (88.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 16.267 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.062ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.443     2.689    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.986    16.267    Ad9229Core_b66/sampleClk
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][5]/C
                         clock pessimism             -0.086    16.181    
                         clock uncertainty           -0.071    16.111    
    SLICE_X92Y220        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.072    16.039    Ad9229Core_b66/r_reg[parData][0][5]
  -------------------------------------------------------------------
                         required time                         16.039    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][4][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][1]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.122    
    SLICE_X93Y231        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    16.050    Ad9229Core_b66/r_reg[parData][4][1]
  -------------------------------------------------------------------
                         required time                         16.050    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][4][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][2]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.122    
    SLICE_X93Y231        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072    16.050    Ad9229Core_b66/r_reg[parData][4][2]
  -------------------------------------------------------------------
                         required time                         16.050    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][4][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][5]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.122    
    SLICE_X93Y231        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072    16.050    Ad9229Core_b66/r_reg[parData][4][5]
  -------------------------------------------------------------------
                         required time                         16.050    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][5][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][5][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][5][3]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.122    
    SLICE_X93Y231        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.072    16.050    Ad9229Core_b66/r_reg[parData][5][3]
  -------------------------------------------------------------------
                         required time                         16.050    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][5][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][5][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][5][4]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.122    
    SLICE_X93Y231        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072    16.050    Ad9229Core_b66/r_reg[parData][5][4]
  -------------------------------------------------------------------
                         required time                         16.050    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.857%)  route 0.080ns (57.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.070ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Net Delay (Source):      1.143ns (routing 0.599ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.669ns, distribution 0.616ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.143     0.042    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X82Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y245        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.079 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/Q
                         net (fo=4, routed)           0.059     0.138    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]
    SLICE_X82Y246        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     0.161 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__0/O
                         net (fo=1, routed)           0.021     0.182    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X82Y246        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.285     0.070    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X82Y246        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.016     0.055    
    SLICE_X82Y246        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.101    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.101    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.096ns (68.571%)  route 0.044ns (31.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.074ns
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      1.142ns (routing 0.599ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.669ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.142     0.041    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.080 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/Q
                         net (fo=8, routed)           0.038     0.118    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[6]
    SLICE_X95Y208        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.057     0.175 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[9]_i_2/O
                         net (fo=1, routed)           0.006     0.181    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in[9]
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.289     0.074    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C
                         clock pessimism             -0.027     0.047    
    SLICE_X95Y208        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.094    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.061ns (41.497%)  route 0.086ns (58.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.094ns
    Source Clock Delay      (SCD):    0.063ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Net Delay (Source):      1.164ns (routing 0.599ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.669ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.164     0.063    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X88Y248        FDRE                                         r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y248        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.102 r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/Q
                         net (fo=12, routed)          0.060     0.162    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[1]
    SLICE_X88Y250        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.184 r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1/O
                         net (fo=1, routed)           0.026     0.210    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X88Y250        FDRE                                         r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.309     0.094    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X88Y250        FDRE                                         r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.018     0.077    
    SLICE_X88Y250        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.123    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.080ns (50.314%)  route 0.079ns (49.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.083ns
    Source Clock Delay      (SCD):    0.049ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Net Delay (Source):      1.150ns (routing 0.599ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.669ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.150     0.049    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X91Y233        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y233        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.088 r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/Q
                         net (fo=4, routed)           0.058     0.146    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]
    SLICE_X91Y232        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     0.187 r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__2/O
                         net (fo=1, routed)           0.021     0.208    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X91Y232        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.298     0.083    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X91Y232        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.015     0.069    
    SLICE_X91Y232        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.115    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.081ns (50.000%)  route 0.081ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.097ns
    Source Clock Delay      (SCD):    0.058ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Net Delay (Source):      1.159ns (routing 0.599ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.669ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.159     0.058    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X96Y247        FDRE                                         r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y247        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.098 r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/Q
                         net (fo=8, routed)           0.060     0.158    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[3]_7[2]
    SLICE_X96Y245        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     0.199 r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__12/O
                         net (fo=1, routed)           0.021     0.220    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X96Y245        FDRE                                         r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.312     0.097    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X96Y245        FDRE                                         r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.018     0.080    
    SLICE_X96Y245        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.126    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.041ns (20.500%)  route 0.159ns (79.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.083ns
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Net Delay (Source):      1.145ns (routing 0.599ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.669ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.145     0.044    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/DESIGN_CLK_I
    SLICE_X95Y205        FDSE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y205        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.085 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/Q
                         net (fo=89, routed)          0.159     0.244    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]
    SLICE_X94Y209        FDSE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.298     0.083    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/DESIGN_CLK_I
    SLICE_X94Y209        FDSE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]/C
                         clock pessimism              0.017     0.101    
    SLICE_X94Y209        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.147    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.147    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.054ns (36.000%)  route 0.096ns (64.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.074ns
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      1.142ns (routing 0.599ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.669ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.142     0.041    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.080 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/Q
                         net (fo=6, routed)           0.081     0.161    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[5]
    SLICE_X95Y208        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.176 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[5]_i_1/O
                         net (fo=1, routed)           0.015     0.191    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in[5]
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.289     0.074    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                         clock pessimism             -0.027     0.047    
    SLICE_X95Y208        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.093    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.091ns (42.130%)  route 0.125ns (57.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.087ns
    Source Clock Delay      (SCD):    0.059ns
    Clock Pessimism Removal (CPR):    -0.044ns
  Clock Net Delay (Source):      1.160ns (routing 0.599ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.669ns, distribution 0.633ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.160     0.059    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X94Y241        FDRE                                         r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y241        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.099 r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/Q
                         net (fo=8, routed)           0.104     0.203    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[3]_7[2]
    SLICE_X93Y238        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.051     0.254 r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__11/O
                         net (fo=1, routed)           0.021     0.275    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X93Y238        FDRE                                         r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.302     0.087    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X93Y238        FDRE                                         r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.044     0.131    
    SLICE_X93Y238        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.177    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.098ns (64.052%)  route 0.055ns (35.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.074ns
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      1.142ns (routing 0.599ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.669ns, distribution 0.620ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.142     0.041    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.080 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/Q
                         net (fo=8, routed)           0.038     0.118    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[6]
    SLICE_X95Y208        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     0.177 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[8]_i_1/O
                         net (fo=1, routed)           0.017     0.194    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in[8]
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.289     0.074    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/C
                         clock pessimism             -0.027     0.047    
    SLICE_X95Y208        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.093    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.091ns (51.705%)  route 0.085ns (48.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.078ns
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Net Delay (Source):      1.136ns (routing 0.599ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.669ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.136     0.035    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X82Y247        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y247        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.075 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/Q
                         net (fo=7, routed)           0.064     0.139    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[1]_5[2]
    SLICE_X82Y245        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.051     0.190 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__16/O
                         net (fo=1, routed)           0.021     0.211    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X82Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.293     0.078    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X82Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.016     0.063    
    SLICE_X82Y245        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.109    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_62p5_adc_sample_clk_gen_1
Waveform(ns):       { 0.000 8.001 }
Period(ns):         16.002
Sources:            { serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB18_X11Y88  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X10Y43  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X10Y44  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X10Y45  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X10Y42  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X11Y43  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X12Y45  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X12Y44  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         16.002      14.452     RAMB36_X12Y43  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         16.002      14.503     BUFGCE_X0Y24   serdes_clock_b65/inst/clkout3_buf/I
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X85Y221  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X85Y221  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y228  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][80]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y228  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][81]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y228  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][82]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y228  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][83]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y228  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][84]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y228  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][85]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y228  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y228  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][87]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.573         8.001       7.428      SLICE_X82Y218  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][25]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_adc_sample_clk_gen_1
  To Clock:  clkfbout_adc_sample_clk_gen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.502ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_adc_sample_clk_gen_1
Waveform(ns):       { 0.000 4.001 }
Period(ns):         8.001
Sources:            { serdes_clock_b65/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.499         8.001       6.502      BUFGCE_X0Y44  serdes_clock_b65/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.250         8.001       6.751      MMCM_X0Y1     serdes_clock_b65/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.250         8.001       6.751      MMCM_X0Y1     serdes_clock_b65/inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       8.001       91.999     MMCM_X0Y1     serdes_clock_b65/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.522ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.310ns (13.614%)  route 1.967ns (86.386%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -6.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.966ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.331ns (routing 0.185ns, distribution 1.146ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.307     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.331     6.966    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X92Y198        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y198        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     7.062 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/Q
                         net (fo=1, routed)           1.209     8.271    dbg_hub/inst/BSCANID.u_xsdbm_id/TDO
    SLICE_X89Y103        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.114     8.385 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.294     8.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X87Y102        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.100     8.779 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.464     9.243    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -9.243    
  -------------------------------------------------------------------
                         slack                                 15.522    

Slack (MET) :             19.386ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.768ns  (logic 5.376ns (69.207%)  route 2.392ns (30.793%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 52.461 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.146ns (routing 0.170ns, distribution 0.976ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.614    30.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X88Y103        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116    30.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997    31.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y196        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062    31.889 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.163    32.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X90Y196        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098    32.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.618    32.768    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X91Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.146    52.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X91Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.461    
                         clock uncertainty           -0.235    52.226    
    SLICE_X91Y199        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.072    52.154    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.154    
                         arrival time                         -32.768    
  -------------------------------------------------------------------
                         slack                                 19.386    

Slack (MET) :             19.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.718ns  (logic 5.376ns (69.655%)  route 2.342ns (30.345%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 52.472 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.170ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.614    30.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X88Y103        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116    30.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997    31.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y196        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062    31.889 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.163    32.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X90Y196        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098    32.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.568    32.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X91Y198        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.157    52.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X91Y198        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.472    
                         clock uncertainty           -0.235    52.237    
    SLICE_X91Y198        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072    52.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.165    
                         arrival time                         -32.718    
  -------------------------------------------------------------------
                         slack                                 19.447    

Slack (MET) :             19.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.718ns  (logic 5.376ns (69.655%)  route 2.342ns (30.345%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 52.472 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.170ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.614    30.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X88Y103        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116    30.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997    31.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y196        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062    31.889 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.163    32.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X90Y196        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098    32.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.568    32.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X91Y198        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.157    52.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X91Y198        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.472    
                         clock uncertainty           -0.235    52.237    
    SLICE_X91Y198        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.072    52.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.165    
                         arrival time                         -32.718    
  -------------------------------------------------------------------
                         slack                                 19.447    

Slack (MET) :             19.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.718ns  (logic 5.376ns (69.655%)  route 2.342ns (30.345%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 52.472 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.170ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.614    30.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X88Y103        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116    30.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997    31.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y196        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062    31.889 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.163    32.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X90Y196        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098    32.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.568    32.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X91Y198        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.157    52.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X91Y198        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.472    
                         clock uncertainty           -0.235    52.237    
    SLICE_X91Y198        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072    52.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.165    
                         arrival time                         -32.718    
  -------------------------------------------------------------------
                         slack                                 19.447    

Slack (MET) :             19.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.718ns  (logic 5.376ns (69.655%)  route 2.342ns (30.345%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 52.472 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.170ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.614    30.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X88Y103        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116    30.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997    31.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y196        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062    31.889 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.163    32.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X90Y196        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098    32.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.568    32.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X91Y198        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.157    52.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X91Y198        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.472    
                         clock uncertainty           -0.235    52.237    
    SLICE_X91Y198        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.072    52.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.165    
                         arrival time                         -32.718    
  -------------------------------------------------------------------
                         slack                                 19.447    

Slack (MET) :             19.447ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.718ns  (logic 5.376ns (69.655%)  route 2.342ns (30.345%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 52.472 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.157ns (routing 0.170ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.614    30.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X88Y103        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116    30.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997    31.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y196        LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.062    31.889 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.163    32.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X90Y196        LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098    32.150 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.568    32.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X91Y198        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.157    52.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X91Y198        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.472    
                         clock uncertainty           -0.235    52.237    
    SLICE_X91Y198        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072    52.165    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.165    
                         arrival time                         -32.718    
  -------------------------------------------------------------------
                         slack                                 19.447    

Slack (MET) :             19.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.329ns  (logic 5.300ns (72.315%)  route 2.029ns (27.685%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.468ns = ( 52.468 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.153ns (routing 0.170ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.614    30.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X88Y103        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116    30.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997    31.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y196        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.084    31.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.418    32.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X91Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.153    52.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X91Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    52.468    
                         clock uncertainty           -0.235    52.233    
    SLICE_X91Y197        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    52.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         52.161    
                         arrival time                         -32.329    
  -------------------------------------------------------------------
                         slack                                 19.832    

Slack (MET) :             19.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.329ns  (logic 5.300ns (72.315%)  route 2.029ns (27.685%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.468ns = ( 52.468 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.153ns (routing 0.170ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.614    30.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X88Y103        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116    30.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997    31.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y196        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.084    31.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.418    32.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X91Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.153    52.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X91Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    52.468    
                         clock uncertainty           -0.235    52.233    
    SLICE_X91Y197        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072    52.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         52.161    
                         arrival time                         -32.329    
  -------------------------------------------------------------------
                         slack                                 19.832    

Slack (MET) :             19.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.329ns  (logic 5.300ns (72.315%)  route 2.029ns (27.685%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.468ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.468ns = ( 52.468 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 1.153ns (routing 0.170ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.614    30.714    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X88Y103        LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116    30.830 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.997    31.827    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X90Y196        LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.084    31.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.418    32.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X91Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.153    52.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X91Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    52.468    
                         clock uncertainty           -0.235    52.233    
    SLICE_X91Y197        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072    52.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         52.161    
                         arrival time                         -32.329    
  -------------------------------------------------------------------
                         slack                                 19.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.069ns (44.805%)  route 0.085ns (55.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.009ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    4.457ns
  Clock Net Delay (Source):      1.166ns (routing 0.170ns, distribution 0.996ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.185ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.166     2.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y198        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.069     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.085     2.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIE1
    SLICE_X87Y199        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.307     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.374     7.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X87Y199        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                         clock pessimism             -4.457     2.552    
    SLICE_X87Y199        RAMD32 (Hold_E6LUT_SLICEM_CLK_I)
                                                      0.063     2.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1
  -------------------------------------------------------------------
                         required time                         -2.615    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.069ns (44.231%)  route 0.087ns (55.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.009ns
    Source Clock Delay      (SCD):    2.481ns
    Clock Pessimism Removal (CPR):    4.457ns
  Clock Net Delay (Source):      1.166ns (routing 0.170ns, distribution 0.996ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.185ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.166     2.481    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X87Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y198        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     2.550 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.087     2.637    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIA1
    SLICE_X87Y199        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.307     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.374     7.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X87Y199        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -4.457     2.552    
    SLICE_X87Y199        RAMD32 (Hold_A6LUT_SLICEM_CLK_I)
                                                      0.061     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.613    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.072ns (29.876%)  route 0.169ns (70.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.009ns
    Source Clock Delay      (SCD):    2.468ns
    Clock Pessimism Removal (CPR):    4.394ns
  Clock Net Delay (Source):      1.153ns (routing 0.170ns, distribution 0.983ns)
  Clock Net Delay (Destination): 1.374ns (routing 0.185ns, distribution 1.189ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.153     2.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X89Y199        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y199        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.072     2.540 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.169     2.709    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG1
    SLICE_X87Y199        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.307     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.374     7.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X87Y199        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism             -4.394     2.615    
    SLICE_X87Y199        RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.063     2.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -2.678    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.052ns (40.000%)  route 0.078ns (60.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.954ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    4.101ns
  Clock Net Delay (Source):      0.685ns (routing 0.097ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.108ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.634     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.685     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X93Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y187        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[4]/Q
                         net (fo=5, routed)           0.062     1.901    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[4]
    SLICE_X92Y187        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.014     1.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[5]_i_1/O
                         net (fo=1, routed)           0.016     1.931    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/p_0_in[5]
    SLICE_X92Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.852     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.783     5.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X92Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/C
                         clock pessimism             -4.101     1.853    
    SLICE_X92Y187        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.053ns (40.458%)  route 0.078ns (59.542%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.940ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    4.100ns
  Clock Net Delay (Source):      0.674ns (routing 0.097ns, distribution 0.577ns)
  Clock Net Delay (Destination): 0.769ns (routing 0.108ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.634     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.674     1.790    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X88Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y103        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[28]/Q
                         net (fo=2, routed)           0.059     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[28]
    SLICE_X87Y103        LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.014     1.902 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[27]_i_1/O
                         net (fo=1, routed)           0.019     1.921    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[27]
    SLICE_X87Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.852     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.769     5.940    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X87Y103        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C
                         clock pessimism             -4.100     1.840    
    SLICE_X87Y103        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.886    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.069ns (30.667%)  route 0.156ns (69.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.995ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    4.393ns
  Clock Net Delay (Source):      1.154ns (routing 0.170ns, distribution 0.984ns)
  Clock Net Delay (Destination): 1.360ns (routing 0.185ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826     1.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.154     2.469    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X90Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y194        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.069     2.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=4, routed)           0.156     2.694    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q[2]_6[3]
    SLICE_X89Y193        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.307     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.360     6.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X89Y193        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -4.393     2.602    
    SLICE_X89Y193        FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     2.657    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.657    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.061ns (43.571%)  route 0.079ns (56.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.967ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    4.101ns
  Clock Net Delay (Source):      0.695ns (routing 0.097ns, distribution 0.598ns)
  Clock Net Delay (Destination): 0.796ns (routing 0.108ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.634     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.695     1.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X88Y195        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y195        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.850 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[5]/Q
                         net (fo=1, routed)           0.058     1.908    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[14][5]
    SLICE_X87Y195        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.022     1.930 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in[4]_i_1/O
                         net (fo=1, routed)           0.021     1.951    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO_n_11
    SLICE_X87Y195        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.852     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.796     5.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X87Y195        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                         clock pessimism             -4.101     1.866    
    SLICE_X87Y195        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.912    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.061ns (44.853%)  route 0.075ns (55.147%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.952ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    4.101ns
  Clock Net Delay (Source):      0.684ns (routing 0.097ns, distribution 0.587ns)
  Clock Net Delay (Destination): 0.781ns (routing 0.108ns, distribution 0.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.634     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.684     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X92Y200        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y200        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.839 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/Q
                         net (fo=1, routed)           0.049     1.888    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[2]
    SLICE_X93Y200        LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.910 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__0/O
                         net (fo=1, routed)           0.026     1.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in[1]_i_1__0_n_0
    SLICE_X93Y200        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.852     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.781     5.952    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X93Y200        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]/C
                         clock pessimism             -4.101     1.851    
    SLICE_X93Y200        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.071ns (51.079%)  route 0.068ns (48.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.954ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    4.101ns
  Clock Net Delay (Source):      0.685ns (routing 0.097ns, distribution 0.588ns)
  Clock Net Delay (Destination): 0.783ns (routing 0.108ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.634     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.685     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X93Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y187        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]/Q
                         net (fo=7, routed)           0.062     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[1]
    SLICE_X92Y187        LUT4 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.032     1.934 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.006     1.940    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/p_0_in[3]
    SLICE_X92Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.852     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.783     5.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/m_bscan_tck[0]
    SLICE_X92Y187        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]/C
                         clock pessimism             -4.101     1.853    
    SLICE_X92Y187        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.955ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    4.132ns
  Clock Net Delay (Source):      0.692ns (routing 0.097ns, distribution 0.595ns)
  Clock Net Delay (Destination): 0.784ns (routing 0.108ns, distribution 0.676ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.634     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.692     1.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X90Y198        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y198        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.846 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[2]/Q
                         net (fo=2, routed)           0.067     1.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[2]
    SLICE_X90Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.852     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.784     5.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X90Y199        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]/C
                         clock pessimism             -4.132     1.823    
    SLICE_X90Y199        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         50.000      48.501     BUFGCE_X0Y51   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.146         50.000      48.854     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.573         25.000      24.427     SLICE_X87Y199  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_62p5_adc_sample_clk_gen_1
  To Clock:  clk_out1_62p5_adc_sample_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       12.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.491ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.342ns (10.507%)  route 2.913ns (89.493%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.204ns = ( 15.798 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.567ns, distribution 0.953ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.170     3.085    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X88Y141        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.520    15.798    Ad9229Core_b64/sampleClk
    SLICE_X88Y141        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][0]/C
                         clock pessimism             -0.079    15.719    
                         clock uncertainty           -0.071    15.648    
    SLICE_X88Y141        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    15.576    Ad9229Core_b64/r_reg[parData][14][0]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                 12.491    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][11]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][11]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][1]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][1]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][2]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][2]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][3]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][3]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][4]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][4]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][5]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][5]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][7]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][7]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][8]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][8]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.725ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.342ns (11.317%)  route 2.680ns (88.683%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.203ns = ( 15.799 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.567ns, distribution 0.954ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         1.937     2.852    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X86Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.521    15.799    Ad9229Core_b64/sampleClk
    SLICE_X86Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][10]/C
                         clock pessimism             -0.079    15.720    
                         clock uncertainty           -0.071    15.649    
    SLICE_X86Y139        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    15.577    Ad9229Core_b64/r_reg[parData][14][10]
  -------------------------------------------------------------------
                         required time                         15.577    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                 12.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.075ns (49.669%)  route 0.076ns (50.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.896ns (routing 0.318ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.355ns, distribution 0.662ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.896    -0.207    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/sampleClk
    SLICE_X93Y115        FDRE                                         r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040    -0.167 r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/Q
                         net (fo=18, routed)          0.055    -0.112    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/out[0]
    SLICE_X93Y114        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035    -0.077 r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__10/O
                         net (fo=1, routed)           0.021    -0.056    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X93Y114        FDRE                                         r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.017    -0.200    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X93Y114        FDRE                                         r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.014    -0.185    
                         clock uncertainty            0.071    -0.114    
    SLICE_X93Y114        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046    -0.068    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.072ns (45.570%)  route 0.086ns (54.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.213ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.890ns (routing 0.318ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.355ns, distribution 0.652ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.890    -0.213    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X79Y128        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    -0.176 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/Q
                         net (fo=16, routed)          0.060    -0.116    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[0]
    SLICE_X79Y127        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.035    -0.081 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__15/O
                         net (fo=1, routed)           0.026    -0.055    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X79Y127        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.007    -0.210    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X79Y127        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.018    -0.191    
                         clock uncertainty            0.071    -0.120    
    SLICE_X79Y127        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046    -0.074    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.081ns (50.943%)  route 0.078ns (49.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.213ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.890ns (routing 0.318ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.355ns, distribution 0.655ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.890    -0.213    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X88Y110        FDRE                                         r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040    -0.173 r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/Q
                         net (fo=4, routed)           0.057    -0.116    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[0]_4[2]
    SLICE_X88Y109        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041    -0.075 r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__22/O
                         net (fo=1, routed)           0.021    -0.054    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X88Y109        FDRE                                         r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.010    -0.207    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X88Y109        FDRE                                         r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.015    -0.191    
                         clock uncertainty            0.071    -0.120    
    SLICE_X88Y109        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046    -0.074    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.074ns (47.742%)  route 0.081ns (52.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.225ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.878ns (routing 0.318ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.355ns, distribution 0.636ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.878    -0.225    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X90Y128        FDRE                                         r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y128        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039    -0.186 r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.057    -0.129    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X90Y129        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035    -0.094 r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__2/O
                         net (fo=1, routed)           0.024    -0.070    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X90Y129        FDRE                                         r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.991    -0.226    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X90Y129        FDRE                                         r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.018    -0.207    
                         clock uncertainty            0.071    -0.137    
    SLICE_X90Y129        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046    -0.091    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.054ns (35.065%)  route 0.100ns (64.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.222ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.881ns (routing 0.318ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.355ns, distribution 0.638ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.881    -0.222    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X93Y138        FDRE                                         r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y138        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.183 f  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/Q
                         net (fo=1, routed)           0.079    -0.104    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count_n_0_][2]
    SLICE_X93Y139        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015    -0.089 r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[empty]_i_1__1/O
                         net (fo=1, routed)           0.021    -0.068    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/eqOp
    SLICE_X93Y139        FDSE                                         r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.993    -0.224    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X93Y139        FDSE                                         r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/C
                         clock pessimism              0.017    -0.206    
                         clock uncertainty            0.071    -0.136    
    SLICE_X93Y139        FDSE (Hold_HFF_SLICEM_C_D)
                                                      0.046    -0.090    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.080ns (54.795%)  route 0.066ns (45.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.233ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.870ns (routing 0.318ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.355ns, distribution 0.629ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.870    -0.233    u_ila_1/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X94Y157        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y157        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.194 r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.050    -0.144    u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X94Y157        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041    -0.103 r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_i_1/O
                         net (fo=1, routed)           0.016    -0.087    u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_i_1_n_0
    SLICE_X94Y157        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.984    -0.233    u_ila_1/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X94Y157        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                         clock pessimism              0.006    -0.227    
                         clock uncertainty            0.071    -0.156    
    SLICE_X94Y157        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.110    u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.074ns (45.963%)  route 0.087ns (54.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.887ns (routing 0.318ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.355ns, distribution 0.651ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.887    -0.216    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X87Y107        FDRE                                         r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.177 r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/Q
                         net (fo=12, routed)          0.063    -0.114    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[1]
    SLICE_X87Y108        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.035    -0.079 r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__6/O
                         net (fo=1, routed)           0.024    -0.055    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X87Y108        FDRE                                         r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.006    -0.211    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X87Y108        FDRE                                         r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.015    -0.195    
                         clock uncertainty            0.071    -0.125    
    SLICE_X87Y108        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046    -0.079    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/r_reg[count][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[count][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.073ns (38.830%)  route 0.115ns (61.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.884ns (routing 0.318ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.355ns, distribution 0.643ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.884    -0.219    Ad9229Core_b64/sampleClk
    SLICE_X82Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    -0.181 r  Ad9229Core_b64/r_reg[count][3]/Q
                         net (fo=6, routed)           0.099    -0.082    Ad9229Core_b64/r_reg[count][3]
    SLICE_X81Y125        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    -0.047 r  Ad9229Core_b64/r[count][5]_i_1/O
                         net (fo=1, routed)           0.016    -0.031    Ad9229Core_b64/plusOp[5]
    SLICE_X81Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.998    -0.219    Ad9229Core_b64/sampleClk
    SLICE_X81Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][5]/C
                         clock pessimism              0.047    -0.172    
                         clock uncertainty            0.071    -0.101    
    SLICE_X81Y125        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046    -0.055    Ad9229Core_b64/r_reg[count][5]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.054ns (36.735%)  route 0.093ns (63.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.217ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.886ns (routing 0.318ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.355ns, distribution 0.647ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.886    -0.217    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X94Y127        FDRE                                         r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y127        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039    -0.178 r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.076    -0.102    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X94Y127        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015    -0.087 r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__9/O
                         net (fo=1, routed)           0.017    -0.070    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X94Y127        FDRE                                         r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.002    -0.215    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X94Y127        FDRE                                         r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.004    -0.211    
                         clock uncertainty            0.071    -0.140    
    SLICE_X94Y127        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046    -0.094    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/r_reg[count][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[count][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.061ns (40.940%)  route 0.088ns (59.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.884ns (routing 0.318ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.355ns, distribution 0.644ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.884    -0.219    Ad9229Core_b64/sampleClk
    SLICE_X82Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    -0.181 r  Ad9229Core_b64/r_reg[count][3]/Q
                         net (fo=6, routed)           0.080    -0.101    Ad9229Core_b64/r_reg[count][3]
    SLICE_X82Y125        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.023    -0.078 r  Ad9229Core_b64/r[count][4]_i_1/O
                         net (fo=1, routed)           0.008    -0.070    Ad9229Core_b64/plusOp[4]
    SLICE_X82Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.999    -0.218    Ad9229Core_b64/sampleClk
    SLICE_X82Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][4]/C
                         clock pessimism              0.005    -0.213    
                         clock uncertainty            0.071    -0.142    
    SLICE_X82Y125        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047    -0.095    Ad9229Core_b64/r_reg[count][4]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.025    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_62p5_adc_sample_clk_gen_1
  To Clock:  clk_out2_62p5_adc_sample_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       12.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][10]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][10]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][11]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][11]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][6]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][6]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][7]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][7]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][8]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][8]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][9]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][9]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][14][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.611%)  route 2.665ns (85.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 16.440 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.059ns, distribution 1.097ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.227     3.675    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.156    16.440    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][1]/C
                         clock pessimism             -0.079    16.361    
                         clock uncertainty           -0.071    16.290    
    SLICE_X86Y233        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    16.218    Ad9229Core_b65/r_reg[parData][14][1]
  -------------------------------------------------------------------
                         required time                         16.218    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 12.543    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][14][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.611%)  route 2.665ns (85.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 16.440 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.059ns, distribution 1.097ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.227     3.675    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.156    16.440    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][3]/C
                         clock pessimism             -0.079    16.361    
                         clock uncertainty           -0.071    16.290    
    SLICE_X86Y233        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    16.218    Ad9229Core_b65/r_reg[parData][14][3]
  -------------------------------------------------------------------
                         required time                         16.218    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 12.543    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][14][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.611%)  route 2.665ns (85.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 16.440 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.059ns, distribution 1.097ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.227     3.675    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.156    16.440    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][5]/C
                         clock pessimism             -0.079    16.361    
                         clock uncertainty           -0.071    16.290    
    SLICE_X86Y233        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072    16.218    Ad9229Core_b65/r_reg[parData][14][5]
  -------------------------------------------------------------------
                         required time                         16.218    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 12.543    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][14][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.611%)  route 2.665ns (85.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 16.440 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.059ns, distribution 1.097ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.227     3.675    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.156    16.440    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][8]/C
                         clock pessimism             -0.079    16.361    
                         clock uncertainty           -0.071    16.290    
    SLICE_X86Y233        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072    16.218    Ad9229Core_b65/r_reg[parData][14][8]
  -------------------------------------------------------------------
                         required time                         16.218    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 12.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.075ns (51.724%)  route 0.070ns (48.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.190ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.245ns (routing 0.598ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.667ns, distribution 0.735ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.245     0.146    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X86Y244        FDRE                                         r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y244        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.186 r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/Q
                         net (fo=4, routed)           0.053     0.239    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[0]_4[2]
    SLICE_X86Y242        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     0.274 r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__17/O
                         net (fo=1, routed)           0.017     0.291    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X86Y242        FDRE                                         r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.402     0.190    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X86Y242        FDRE                                         r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.026     0.164    
                         clock uncertainty            0.071     0.235    
    SLICE_X86Y242        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.281    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.281    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.100ns (54.945%)  route 0.082ns (45.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.156ns (routing 0.598ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.667ns, distribution 0.638ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.156     0.057    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X73Y232        FDRE                                         r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y232        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.097 r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][2]/Q
                         net (fo=7, routed)           0.065     0.162    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[2]_6[2]
    SLICE_X72Y232        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.060     0.222 r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__24/O
                         net (fo=1, routed)           0.017     0.239    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X72Y232        FDRE                                         r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.305     0.093    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X72Y232        FDRE                                         r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.013     0.106    
                         clock uncertainty            0.071     0.177    
    SLICE_X72Y232        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.223    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.090ns (48.649%)  route 0.095ns (51.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.091ns
    Source Clock Delay      (SCD):    0.054ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.153ns (routing 0.598ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.667ns, distribution 0.636ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.153     0.054    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X72Y221        FDRE                                         r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y221        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.094 r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/Q
                         net (fo=7, routed)           0.078     0.172    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[1]_5[2]
    SLICE_X71Y220        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     0.222 r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__18/O
                         net (fo=1, routed)           0.017     0.239    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X71Y220        FDRE                                         r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.303     0.091    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X71Y220        FDRE                                         r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.013     0.104    
                         clock uncertainty            0.071     0.175    
    SLICE_X71Y220        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.221    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.221    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.081ns (51.592%)  route 0.076ns (48.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.142ns
    Source Clock Delay      (SCD):    0.099ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.598ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.667ns, distribution 0.687ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.198     0.099    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X81Y236        FDRE                                         r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y236        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.139 r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/Q
                         net (fo=12, routed)          0.059     0.198    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[1]
    SLICE_X81Y235        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.041     0.239 r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__5/O
                         net (fo=1, routed)           0.017     0.256    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X81Y235        FDRE                                         r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.354     0.142    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X81Y235        FDRE                                         r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.022     0.120    
                         clock uncertainty            0.071     0.191    
    SLICE_X81Y235        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.237    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.053ns (35.099%)  route 0.098ns (64.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.104ns
    Source Clock Delay      (SCD):    0.066ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.165ns (routing 0.598ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.667ns, distribution 0.649ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.165     0.066    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X74Y237        FDRE                                         r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y237        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.105 r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.080     0.185    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X74Y237        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.014     0.199 r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__8/O
                         net (fo=1, routed)           0.018     0.217    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X74Y237        FDRE                                         r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.316     0.104    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X74Y237        FDRE                                         r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.023     0.081    
                         clock uncertainty            0.071     0.152    
    SLICE_X74Y237        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.198    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.099ns (54.696%)  route 0.082ns (45.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.084ns
    Source Clock Delay      (SCD):    0.053ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.152ns (routing 0.598ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.667ns, distribution 0.629ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.152     0.053    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X69Y205        FDRE                                         r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y205        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.093 r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.066     0.159    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X71Y205        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.059     0.218 r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__11/O
                         net (fo=1, routed)           0.016     0.234    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X71Y205        FDRE                                         r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.296     0.084    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X71Y205        FDRE                                         r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.013     0.097    
                         clock uncertainty            0.071     0.168    
    SLICE_X71Y205        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.214    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.062ns (40.523%)  route 0.091ns (59.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.061ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.160ns (routing 0.598ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.667ns, distribution 0.638ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.160     0.061    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X70Y224        FDRE                                         r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y224        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.101 r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/Q
                         net (fo=7, routed)           0.074     0.175    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[1]_5[2]
    SLICE_X71Y225        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     0.197 r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__20/O
                         net (fo=1, routed)           0.017     0.214    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X71Y225        FDRE                                         r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.305     0.093    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X71Y225        FDRE                                         r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.017     0.077    
                         clock uncertainty            0.071     0.147    
    SLICE_X71Y225        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.193    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.054ns (28.571%)  route 0.135ns (71.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.085ns
    Source Clock Delay      (SCD):    0.049ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.148ns (routing 0.598ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.667ns, distribution 0.630ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.148     0.049    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X71Y216        FDRE                                         r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y216        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.089 r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/Q
                         net (fo=4, routed)           0.118     0.207    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[0]_4[2]
    SLICE_X72Y215        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.221 r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__21/O
                         net (fo=1, routed)           0.017     0.238    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X72Y215        FDRE                                         r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.297     0.085    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X72Y215        FDRE                                         r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.013     0.098    
                         clock uncertainty            0.071     0.169    
    SLICE_X72Y215        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.215    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.075ns (39.062%)  route 0.117ns (60.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.204ns
    Source Clock Delay      (SCD):    0.157ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.598ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.667ns, distribution 0.749ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.256     0.157    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X91Y167        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y167        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.197 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/Q
                         net (fo=8, routed)           0.091     0.288    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[3]_7[2]
    SLICE_X90Y165        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     0.323 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__32/O
                         net (fo=1, routed)           0.026     0.349    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X90Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.416     0.204    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X90Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.003     0.208    
                         clock uncertainty            0.071     0.279    
    SLICE_X90Y165        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.325    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.325    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.080ns (51.282%)  route 0.076ns (48.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    0.099ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.598ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.667ns, distribution 0.679ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.198     0.099    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X81Y201        FDRE                                         r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y201        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.139 r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/Q
                         net (fo=4, routed)           0.059     0.198    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[0]_4[2]
    SLICE_X81Y203        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.040     0.238 r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__31/O
                         net (fo=1, routed)           0.017     0.255    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X81Y203        FDRE                                         r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.346     0.134    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X81Y203        FDRE                                         r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.022     0.112    
                         clock uncertainty            0.071     0.183    
    SLICE_X81Y203        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.229    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_62p5_adc_sample_clk_gen
  To Clock:  clk_out3_62p5_adc_sample_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       12.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.433ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.194ns (6.760%)  route 2.676ns (93.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.250ns = ( 16.252 - 16.002 ) 
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.397ns (routing 1.163ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.971ns (routing 1.062ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.397     0.491    Ad9229Core_b65/sampleClk
    SLICE_X85Y227        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y227        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.585 r  Ad9229Core_b65/r_reg[parData][15][1]/Q
                         net (fo=1, routed)           0.776     1.361    adc_b65_par_data[15][1]
    SLICE_X85Y222        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.461 r  adc_b65_par_data[15]_inst__9/O
                         net (fo=2, routed)           1.900     3.361    u_ila_0/inst/ila_core_inst/TRIGGER_I[7]
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.971    16.252    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism             -0.222    16.030    
                         clock uncertainty           -0.191    15.839    
    SLICE_X85Y221        SRL16E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.045    15.794    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         15.794    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                 12.433    

Slack (MET) :             12.752ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.233ns (9.217%)  route 2.295ns (90.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.250ns = ( 16.252 - 16.002 ) 
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.397ns (routing 1.163ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.971ns (routing 1.062ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.397     0.491    Ad9229Core_b65/sampleClk
    SLICE_X85Y227        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.586 r  Ad9229Core_b65/r_reg[parData][15][3]/Q
                         net (fo=1, routed)           0.663     1.249    adc_b65_par_data[15][3]
    SLICE_X85Y227        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.138     1.387 r  adc_b65_par_data[15]_inst__7/O
                         net (fo=2, routed)           1.632     3.019    u_ila_0/inst/ila_core_inst/TRIGGER_I[9]
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.971    16.252    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism             -0.222    16.030    
                         clock uncertainty           -0.191    15.839    
    SLICE_X85Y221        SRL16E (Setup_B5LUT_SLICEM_CLK_D)
                                                     -0.068    15.771    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         15.771    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 12.752    

Slack (MET) :             12.756ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.382ns (14.586%)  route 2.237ns (85.414%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.249ns = ( 16.251 - 16.002 ) 
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.396ns (routing 1.163ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.062ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.396     0.490    Ad9229Core_b65/sampleClk
    SLICE_X85Y226        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y226        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.588 r  Ad9229Core_b65/r_reg[parData][15][5]/Q
                         net (fo=1, routed)           0.591     1.179    adc_b65_par_data[15][5]
    SLICE_X85Y226        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.327 r  adc_b65_par_data[15]_inst__5/O
                         net (fo=2, routed)           1.624     2.951    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[11]
    SLICE_X86Y221        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     3.087 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[11]_i_1/O
                         net (fo=1, routed)           0.022     3.109    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[11]
    SLICE_X86Y221        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.970    16.251    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y221        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism             -0.222    16.029    
                         clock uncertainty           -0.191    15.838    
    SLICE_X86Y221        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    15.865    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         15.865    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                 12.756    

Slack (MET) :             12.782ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.315ns (12.157%)  route 2.276ns (87.843%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.248ns = ( 16.250 - 16.002 ) 
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.397ns (routing 1.163ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.969ns (routing 1.062ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.397     0.491    Ad9229Core_b65/sampleClk
    SLICE_X85Y227        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y227        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.585 r  Ad9229Core_b65/r_reg[parData][15][1]/Q
                         net (fo=1, routed)           0.776     1.361    adc_b65_par_data[15][1]
    SLICE_X85Y222        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.461 r  adc_b65_par_data[15]_inst__9/O
                         net (fo=2, routed)           1.477     2.938    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X86Y220        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     3.059 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[7]_i_1/O
                         net (fo=1, routed)           0.023     3.082    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[7]
    SLICE_X86Y220        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.969    16.250    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y220        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism             -0.222    16.028    
                         clock uncertainty           -0.191    15.837    
    SLICE_X86Y220        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    15.864    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         15.864    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 12.782    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][14][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.373ns (14.743%)  route 2.157ns (85.257%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.258ns = ( 16.260 - 16.002 ) 
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.427ns (routing 1.163ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.979ns (routing 1.062ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.427     0.521    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y233        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.617 r  Ad9229Core_b65/r_reg[parData][14][1]/Q
                         net (fo=1, routed)           0.543     1.160    adc_b65_par_data[14][1]
    SLICE_X86Y233        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.082     1.242 r  adc_b65_par_data[14]_inst__9/O
                         net (fo=2, routed)           1.576     2.818    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[1]
    SLICE_X87Y222        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     3.013 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[1]_i_1/O
                         net (fo=1, routed)           0.038     3.051    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X87Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.979    16.260    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X87Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism             -0.222    16.038    
                         clock uncertainty           -0.191    15.847    
    SLICE_X87Y222        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    15.874    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.874    
                         arrival time                          -3.051    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             12.896ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][14][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.328ns (13.410%)  route 2.118ns (86.590%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 16.249 - 16.002 ) 
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.427ns (routing 1.163ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.968ns (routing 1.062ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.427     0.521    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y233        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.617 r  Ad9229Core_b65/r_reg[parData][14][5]/Q
                         net (fo=1, routed)           0.590     1.207    adc_b65_par_data[14][5]
    SLICE_X86Y233        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     1.246 r  adc_b65_par_data[14]_inst__5/O
                         net (fo=2, routed)           1.506     2.752    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[5]
    SLICE_X86Y219        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.945 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.022     2.967    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]
    SLICE_X86Y219        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.968    16.249    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y219        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism             -0.222    16.027    
                         clock uncertainty           -0.191    15.836    
    SLICE_X86Y219        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    15.863    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         15.863    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                 12.896    

Slack (MET) :             12.942ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][14][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.411ns (17.118%)  route 1.990ns (82.882%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.248ns = ( 16.250 - 16.002 ) 
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.427ns (routing 1.163ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.969ns (routing 1.062ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.427     0.521    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y233        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.620 r  Ad9229Core_b65/r_reg[parData][14][3]/Q
                         net (fo=1, routed)           0.358     0.978    adc_b65_par_data[14][3]
    SLICE_X86Y233        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     1.126 r  adc_b65_par_data[14]_inst__7/O
                         net (fo=2, routed)           1.610     2.736    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[3]
    SLICE_X86Y220        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     2.900 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[3]_i_1/O
                         net (fo=1, routed)           0.022     2.922    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[3]
    SLICE_X86Y220        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.969    16.250    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y220        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism             -0.222    16.028    
                         clock uncertainty           -0.191    15.837    
    SLICE_X86Y220        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    15.864    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.864    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 12.942    

Slack (MET) :             12.947ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.428ns (17.635%)  route 1.999ns (82.365%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.249ns = ( 16.251 - 16.002 ) 
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.397ns (routing 1.163ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.062ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.397     0.491    Ad9229Core_b65/sampleClk
    SLICE_X85Y227        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.586 r  Ad9229Core_b65/r_reg[parData][15][3]/Q
                         net (fo=1, routed)           0.663     1.249    adc_b65_par_data[15][3]
    SLICE_X85Y227        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.138     1.387 r  adc_b65_par_data[15]_inst__7/O
                         net (fo=2, routed)           1.313     2.700    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[9]
    SLICE_X86Y221        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.895 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[9]_i_1/O
                         net (fo=1, routed)           0.023     2.918    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[9]
    SLICE_X86Y221        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.970    16.251    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y221        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism             -0.222    16.029    
                         clock uncertainty           -0.191    15.838    
    SLICE_X86Y221        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    15.865    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         15.865    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                 12.947    

Slack (MET) :             12.962ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.199ns (8.537%)  route 2.132ns (91.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 16.226 - 16.002 ) 
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.359ns (routing 1.163ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.945ns (routing 1.062ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.359     0.453    Ad9229Core_b65/sampleClk
    SLICE_X81Y202        FDRE                                         r  Ad9229Core_b65/r_reg[parData][0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y202        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.552 r  Ad9229Core_b65/r_reg[parData][0][10]/Q
                         net (fo=1, routed)           1.158     1.710    adc_b65_par_data[0][10]
    SLICE_X81Y202        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.810 r  adc_b65_par_data[0]_inst__0/O
                         net (fo=2, routed)           0.974     2.784    u_ila_0/inst/ila_core_inst/TRIGGER_I[184]
    SLICE_X82Y215        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.945    16.226    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X82Y215        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8/CLK
                         clock pessimism             -0.222    16.004    
                         clock uncertainty           -0.191    15.813    
    SLICE_X82Y215        SRL16E (Setup_A5LUT_SLICEM_CLK_D)
                                                     -0.067    15.746    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8
  -------------------------------------------------------------------
                         required time                         15.746    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 12.962    

Slack (MET) :             13.041ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.246ns (10.982%)  route 1.994ns (89.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.250ns = ( 16.252 - 16.002 ) 
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.396ns (routing 1.163ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.971ns (routing 1.062ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.396     0.490    Ad9229Core_b65/sampleClk
    SLICE_X85Y226        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y226        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.588 r  Ad9229Core_b65/r_reg[parData][15][5]/Q
                         net (fo=1, routed)           0.591     1.179    adc_b65_par_data[15][5]
    SLICE_X85Y226        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.327 r  adc_b65_par_data[15]_inst__5/O
                         net (fo=2, routed)           1.403     2.730    u_ila_0/inst/ila_core_inst/TRIGGER_I[11]
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.971    16.252    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
                         clock pessimism             -0.222    16.030    
                         clock uncertainty           -0.191    15.839    
    SLICE_X85Y221        SRL16E (Setup_D5LUT_SLICEM_CLK_D)
                                                     -0.068    15.771    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8
  -------------------------------------------------------------------
                         required time                         15.771    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                 13.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][7][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.062ns (14.220%)  route 0.374ns (85.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.035ns
    Source Clock Delay      (SCD):    0.063ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.162ns (routing 0.598ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.669ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.162     0.063    Ad9229Core_b65/sampleClk
    SLICE_X75Y232        FDRE                                         r  Ad9229Core_b65/r_reg[parData][7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y232        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.103 r  Ad9229Core_b65/r_reg[parData][7][6]/Q
                         net (fo=1, routed)           0.358     0.461    adc_b65_par_data[7][6]
    SLICE_X78Y228        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.483 r  adc_b65_par_data[7]_inst__4/O
                         net (fo=2, routed)           0.016     0.499    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X78Y228        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.250     0.035    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X78Y228        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.136     0.171    
                         clock uncertainty            0.191     0.362    
    SLICE_X78Y228        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.408    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.060ns (13.636%)  route 0.380ns (86.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.056ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.155ns (routing 0.598ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.669ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.155     0.056    Ad9229Core_b65/sampleClk
    SLICE_X76Y214        FDRE                                         r  Ad9229Core_b65/r_reg[parData][5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y214        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.094 r  Ad9229Core_b65/r_reg[parData][5][0]/Q
                         net (fo=1, routed)           0.359     0.453    adc_b65_par_data[5][0]
    SLICE_X77Y214        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     0.475 r  adc_b65_par_data[5]_inst__10/O
                         net (fo=2, routed)           0.021     0.496    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X77Y214        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.233     0.018    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y214        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.136     0.154    
                         clock uncertainty            0.191     0.345    
    SLICE_X77Y214        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.391    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.061ns (14.770%)  route 0.352ns (85.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.092ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.191ns (routing 0.598ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.669ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.191     0.092    Ad9229Core_b65/sampleClk
    SLICE_X78Y219        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y219        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.131 r  Ad9229Core_b65/r_reg[parData][12][2]/Q
                         net (fo=1, routed)           0.335     0.466    adc_b65_par_data[12][2]
    SLICE_X78Y218        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     0.488 r  adc_b65_par_data[12]_inst__8/O
                         net (fo=2, routed)           0.017     0.505    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[2]
    SLICE_X78Y218        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.241     0.026    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X78Y218        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.136     0.162    
                         clock uncertainty            0.191     0.353    
    SLICE_X78Y218        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.400    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.061ns (13.407%)  route 0.394ns (86.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.159ns (routing 0.598ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.669ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.159     0.060    Ad9229Core_b65/sampleClk
    SLICE_X75Y223        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y223        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.099 r  Ad9229Core_b65/r_reg[parData][12][11]/Q
                         net (fo=1, routed)           0.374     0.473    adc_b65_par_data[12][11]
    SLICE_X77Y222        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     0.495 r  adc_b65_par_data[12]_inst/O
                         net (fo=2, routed)           0.020     0.515    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[5]
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.239     0.024    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.136     0.160    
                         clock uncertainty            0.191     0.351    
    SLICE_X77Y222        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.398    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.074ns (16.555%)  route 0.373ns (83.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.090ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.189ns (routing 0.598ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.669ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.189     0.090    Ad9229Core_b65/sampleClk
    SLICE_X78Y222        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y222        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.129 r  Ad9229Core_b65/r_reg[parData][12][3]/Q
                         net (fo=1, routed)           0.357     0.486    adc_b65_par_data[12][3]
    SLICE_X78Y218        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     0.521 r  adc_b65_par_data[12]_inst__7/O
                         net (fo=2, routed)           0.016     0.537    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[3]
    SLICE_X78Y218        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.241     0.026    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X78Y218        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.136     0.162    
                         clock uncertainty            0.191     0.353    
    SLICE_X78Y218        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.399    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.089ns (18.275%)  route 0.398ns (81.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.159ns (routing 0.598ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.669ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.159     0.060    Ad9229Core_b65/sampleClk
    SLICE_X75Y223        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y223        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.099 r  Ad9229Core_b65/r_reg[parData][12][9]/Q
                         net (fo=1, routed)           0.374     0.473    adc_b65_par_data[12][9]
    SLICE_X77Y222        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.050     0.523 r  adc_b65_par_data[12]_inst__1/O
                         net (fo=2, routed)           0.024     0.547    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[3]
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.239     0.024    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.136     0.160    
                         clock uncertainty            0.191     0.351    
    SLICE_X77Y222        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.398    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][13][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.062ns (12.863%)  route 0.420ns (87.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.050ns
    Source Clock Delay      (SCD):    0.094ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.193ns (routing 0.598ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.669ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.193     0.094    Ad9229Core_b65/sampleClk
    SLICE_X77Y219        FDRE                                         r  Ad9229Core_b65/r_reg[parData][13][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y219        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.133 r  Ad9229Core_b65/r_reg[parData][13][1]/Q
                         net (fo=1, routed)           0.163     0.296    adc_b65_par_data[13][1]
    SLICE_X77Y219        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.023     0.319 r  adc_b65_par_data[13]_inst__9/O
                         net (fo=2, routed)           0.257     0.576    u_ila_0/inst/ila_core_inst/TRIGGER_I[43]
    SLICE_X79Y218        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.265     0.050    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X79Y218        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/CLK
                         clock pessimism              0.136     0.186    
                         clock uncertainty            0.191     0.377    
    SLICE_X79Y218        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.046     0.423    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.051ns (11.039%)  route 0.411ns (88.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.087ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.186ns (routing 0.598ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.669ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.186     0.087    Ad9229Core_b65/sampleClk
    SLICE_X79Y212        FDRE                                         r  Ad9229Core_b65/r_reg[parData][4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y212        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.124 r  Ad9229Core_b65/r_reg[parData][4][7]/Q
                         net (fo=1, routed)           0.175     0.299    adc_b65_par_data[4][7]
    SLICE_X79Y212        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     0.313 r  adc_b65_par_data[4]_inst__3/O
                         net (fo=2, routed)           0.236     0.549    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[1]
    SLICE_X79Y212        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.236     0.021    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X79Y212        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.136     0.157    
                         clock uncertainty            0.191     0.348    
    SLICE_X79Y212        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.395    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.073ns (14.747%)  route 0.422ns (85.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.159ns (routing 0.598ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.669ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.159     0.060    Ad9229Core_b65/sampleClk
    SLICE_X74Y224        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y224        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.098 r  Ad9229Core_b65/r_reg[parData][12][10]/Q
                         net (fo=1, routed)           0.133     0.231    adc_b65_par_data[12][10]
    SLICE_X74Y224        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     0.266 r  adc_b65_par_data[12]_inst__0/O
                         net (fo=2, routed)           0.289     0.555    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[4]
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.239     0.024    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.136     0.160    
                         clock uncertainty            0.191     0.351    
    SLICE_X77Y222        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.397    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.059ns (11.730%)  route 0.444ns (88.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.034ns
    Source Clock Delay      (SCD):    0.063ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.162ns (routing 0.598ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.669ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.162     0.063    Ad9229Core_b65/sampleClk
    SLICE_X75Y232        FDRE                                         r  Ad9229Core_b65/r_reg[parData][7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y232        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.102 r  Ad9229Core_b65/r_reg[parData][7][1]/Q
                         net (fo=1, routed)           0.086     0.188    adc_b65_par_data[7][1]
    SLICE_X75Y232        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     0.208 r  adc_b65_par_data[7]_inst__9/O
                         net (fo=2, routed)           0.358     0.566    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X77Y228        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.249     0.034    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y228        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.136     0.170    
                         clock uncertainty            0.191     0.361    
    SLICE_X77Y228        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.407    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_62p5_adc_sample_clk_gen_1
  To Clock:  clk_out3_62p5_adc_sample_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       12.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.433ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.194ns (6.760%)  route 2.676ns (93.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.250ns = ( 16.252 - 16.002 ) 
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.397ns (routing 1.163ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.971ns (routing 1.062ns, distribution 0.909ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.397     0.491    Ad9229Core_b65/sampleClk
    SLICE_X85Y227        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y227        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.585 r  Ad9229Core_b65/r_reg[parData][15][1]/Q
                         net (fo=1, routed)           0.776     1.361    adc_b65_par_data[15][1]
    SLICE_X85Y222        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.461 r  adc_b65_par_data[15]_inst__9/O
                         net (fo=2, routed)           1.900     3.361    u_ila_0/inst/ila_core_inst/TRIGGER_I[7]
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.971    16.252    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism             -0.222    16.030    
                         clock uncertainty           -0.191    15.839    
    SLICE_X85Y221        SRL16E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.045    15.794    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         15.794    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                 12.433    

Slack (MET) :             12.752ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.233ns (9.217%)  route 2.295ns (90.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.250ns = ( 16.252 - 16.002 ) 
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.397ns (routing 1.163ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.971ns (routing 1.062ns, distribution 0.909ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.397     0.491    Ad9229Core_b65/sampleClk
    SLICE_X85Y227        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.586 r  Ad9229Core_b65/r_reg[parData][15][3]/Q
                         net (fo=1, routed)           0.663     1.249    adc_b65_par_data[15][3]
    SLICE_X85Y227        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.138     1.387 r  adc_b65_par_data[15]_inst__7/O
                         net (fo=2, routed)           1.632     3.019    u_ila_0/inst/ila_core_inst/TRIGGER_I[9]
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.971    16.252    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism             -0.222    16.030    
                         clock uncertainty           -0.191    15.839    
    SLICE_X85Y221        SRL16E (Setup_B5LUT_SLICEM_CLK_D)
                                                     -0.068    15.771    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         15.771    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 12.752    

Slack (MET) :             12.756ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.382ns (14.586%)  route 2.237ns (85.414%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.249ns = ( 16.251 - 16.002 ) 
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.396ns (routing 1.163ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.062ns, distribution 0.908ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.396     0.490    Ad9229Core_b65/sampleClk
    SLICE_X85Y226        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y226        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.588 r  Ad9229Core_b65/r_reg[parData][15][5]/Q
                         net (fo=1, routed)           0.591     1.179    adc_b65_par_data[15][5]
    SLICE_X85Y226        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.327 r  adc_b65_par_data[15]_inst__5/O
                         net (fo=2, routed)           1.624     2.951    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[11]
    SLICE_X86Y221        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     3.087 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[11]_i_1/O
                         net (fo=1, routed)           0.022     3.109    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[11]
    SLICE_X86Y221        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.970    16.251    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y221        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism             -0.222    16.029    
                         clock uncertainty           -0.191    15.838    
    SLICE_X86Y221        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    15.865    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         15.865    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                 12.756    

Slack (MET) :             12.782ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.315ns (12.157%)  route 2.276ns (87.843%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.248ns = ( 16.250 - 16.002 ) 
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.397ns (routing 1.163ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.969ns (routing 1.062ns, distribution 0.907ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.397     0.491    Ad9229Core_b65/sampleClk
    SLICE_X85Y227        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y227        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.585 r  Ad9229Core_b65/r_reg[parData][15][1]/Q
                         net (fo=1, routed)           0.776     1.361    adc_b65_par_data[15][1]
    SLICE_X85Y222        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.461 r  adc_b65_par_data[15]_inst__9/O
                         net (fo=2, routed)           1.477     2.938    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X86Y220        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     3.059 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[7]_i_1/O
                         net (fo=1, routed)           0.023     3.082    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[7]
    SLICE_X86Y220        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.969    16.250    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y220        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism             -0.222    16.028    
                         clock uncertainty           -0.191    15.837    
    SLICE_X86Y220        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    15.864    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         15.864    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 12.782    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][14][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.373ns (14.743%)  route 2.157ns (85.257%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.258ns = ( 16.260 - 16.002 ) 
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.427ns (routing 1.163ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.979ns (routing 1.062ns, distribution 0.917ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.427     0.521    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y233        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.617 r  Ad9229Core_b65/r_reg[parData][14][1]/Q
                         net (fo=1, routed)           0.543     1.160    adc_b65_par_data[14][1]
    SLICE_X86Y233        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.082     1.242 r  adc_b65_par_data[14]_inst__9/O
                         net (fo=2, routed)           1.576     2.818    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[1]
    SLICE_X87Y222        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     3.013 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[1]_i_1/O
                         net (fo=1, routed)           0.038     3.051    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X87Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.979    16.260    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X87Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism             -0.222    16.038    
                         clock uncertainty           -0.191    15.847    
    SLICE_X87Y222        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    15.874    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.874    
                         arrival time                          -3.051    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             12.896ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][14][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.328ns (13.410%)  route 2.118ns (86.590%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 16.249 - 16.002 ) 
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.427ns (routing 1.163ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.968ns (routing 1.062ns, distribution 0.906ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.427     0.521    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y233        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.617 r  Ad9229Core_b65/r_reg[parData][14][5]/Q
                         net (fo=1, routed)           0.590     1.207    adc_b65_par_data[14][5]
    SLICE_X86Y233        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     1.246 r  adc_b65_par_data[14]_inst__5/O
                         net (fo=2, routed)           1.506     2.752    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[5]
    SLICE_X86Y219        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.945 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.022     2.967    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]
    SLICE_X86Y219        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.968    16.249    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y219        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism             -0.222    16.027    
                         clock uncertainty           -0.191    15.836    
    SLICE_X86Y219        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    15.863    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         15.863    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                 12.896    

Slack (MET) :             12.942ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][14][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.411ns (17.118%)  route 1.990ns (82.882%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.248ns = ( 16.250 - 16.002 ) 
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.427ns (routing 1.163ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.969ns (routing 1.062ns, distribution 0.907ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.427     0.521    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y233        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.620 r  Ad9229Core_b65/r_reg[parData][14][3]/Q
                         net (fo=1, routed)           0.358     0.978    adc_b65_par_data[14][3]
    SLICE_X86Y233        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     1.126 r  adc_b65_par_data[14]_inst__7/O
                         net (fo=2, routed)           1.610     2.736    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[3]
    SLICE_X86Y220        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     2.900 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[3]_i_1/O
                         net (fo=1, routed)           0.022     2.922    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[3]
    SLICE_X86Y220        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.969    16.250    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y220        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism             -0.222    16.028    
                         clock uncertainty           -0.191    15.837    
    SLICE_X86Y220        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    15.864    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.864    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 12.942    

Slack (MET) :             12.947ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.428ns (17.635%)  route 1.999ns (82.365%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.249ns = ( 16.251 - 16.002 ) 
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.397ns (routing 1.163ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.062ns, distribution 0.908ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.397     0.491    Ad9229Core_b65/sampleClk
    SLICE_X85Y227        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.586 r  Ad9229Core_b65/r_reg[parData][15][3]/Q
                         net (fo=1, routed)           0.663     1.249    adc_b65_par_data[15][3]
    SLICE_X85Y227        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.138     1.387 r  adc_b65_par_data[15]_inst__7/O
                         net (fo=2, routed)           1.313     2.700    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[9]
    SLICE_X86Y221        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.895 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[9]_i_1/O
                         net (fo=1, routed)           0.023     2.918    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[9]
    SLICE_X86Y221        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.970    16.251    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y221        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism             -0.222    16.029    
                         clock uncertainty           -0.191    15.838    
    SLICE_X86Y221        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    15.865    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         15.865    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                 12.947    

Slack (MET) :             12.962ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.199ns (8.537%)  route 2.132ns (91.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 16.226 - 16.002 ) 
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.359ns (routing 1.163ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.945ns (routing 1.062ns, distribution 0.883ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.359     0.453    Ad9229Core_b65/sampleClk
    SLICE_X81Y202        FDRE                                         r  Ad9229Core_b65/r_reg[parData][0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y202        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.552 r  Ad9229Core_b65/r_reg[parData][0][10]/Q
                         net (fo=1, routed)           1.158     1.710    adc_b65_par_data[0][10]
    SLICE_X81Y202        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.810 r  adc_b65_par_data[0]_inst__0/O
                         net (fo=2, routed)           0.974     2.784    u_ila_0/inst/ila_core_inst/TRIGGER_I[184]
    SLICE_X82Y215        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.945    16.226    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X82Y215        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8/CLK
                         clock pessimism             -0.222    16.004    
                         clock uncertainty           -0.191    15.813    
    SLICE_X82Y215        SRL16E (Setup_A5LUT_SLICEM_CLK_D)
                                                     -0.067    15.746    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8
  -------------------------------------------------------------------
                         required time                         15.746    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 12.962    

Slack (MET) :             13.041ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.246ns (10.982%)  route 1.994ns (89.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.250ns = ( 16.252 - 16.002 ) 
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.396ns (routing 1.163ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.971ns (routing 1.062ns, distribution 0.909ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.396     0.490    Ad9229Core_b65/sampleClk
    SLICE_X85Y226        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y226        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.588 r  Ad9229Core_b65/r_reg[parData][15][5]/Q
                         net (fo=1, routed)           0.591     1.179    adc_b65_par_data[15][5]
    SLICE_X85Y226        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.327 r  adc_b65_par_data[15]_inst__5/O
                         net (fo=2, routed)           1.403     2.730    u_ila_0/inst/ila_core_inst/TRIGGER_I[11]
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.971    16.252    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
                         clock pessimism             -0.222    16.030    
                         clock uncertainty           -0.191    15.839    
    SLICE_X85Y221        SRL16E (Setup_D5LUT_SLICEM_CLK_D)
                                                     -0.068    15.771    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8
  -------------------------------------------------------------------
                         required time                         15.771    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                 13.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][7][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.062ns (14.220%)  route 0.374ns (85.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.035ns
    Source Clock Delay      (SCD):    0.063ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.162ns (routing 0.598ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.669ns, distribution 0.581ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.162     0.063    Ad9229Core_b65/sampleClk
    SLICE_X75Y232        FDRE                                         r  Ad9229Core_b65/r_reg[parData][7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y232        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.103 r  Ad9229Core_b65/r_reg[parData][7][6]/Q
                         net (fo=1, routed)           0.358     0.461    adc_b65_par_data[7][6]
    SLICE_X78Y228        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.483 r  adc_b65_par_data[7]_inst__4/O
                         net (fo=2, routed)           0.016     0.499    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X78Y228        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.250     0.035    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X78Y228        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.136     0.171    
                         clock uncertainty            0.191     0.362    
    SLICE_X78Y228        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.408    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.060ns (13.636%)  route 0.380ns (86.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.056ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.155ns (routing 0.598ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.669ns, distribution 0.564ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.155     0.056    Ad9229Core_b65/sampleClk
    SLICE_X76Y214        FDRE                                         r  Ad9229Core_b65/r_reg[parData][5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y214        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.094 r  Ad9229Core_b65/r_reg[parData][5][0]/Q
                         net (fo=1, routed)           0.359     0.453    adc_b65_par_data[5][0]
    SLICE_X77Y214        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     0.475 r  adc_b65_par_data[5]_inst__10/O
                         net (fo=2, routed)           0.021     0.496    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X77Y214        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.233     0.018    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y214        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.136     0.154    
                         clock uncertainty            0.191     0.345    
    SLICE_X77Y214        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.391    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.061ns (14.770%)  route 0.352ns (85.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.092ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.191ns (routing 0.598ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.669ns, distribution 0.572ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.191     0.092    Ad9229Core_b65/sampleClk
    SLICE_X78Y219        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y219        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.131 r  Ad9229Core_b65/r_reg[parData][12][2]/Q
                         net (fo=1, routed)           0.335     0.466    adc_b65_par_data[12][2]
    SLICE_X78Y218        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     0.488 r  adc_b65_par_data[12]_inst__8/O
                         net (fo=2, routed)           0.017     0.505    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[2]
    SLICE_X78Y218        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.241     0.026    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X78Y218        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.136     0.162    
                         clock uncertainty            0.191     0.353    
    SLICE_X78Y218        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.400    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.061ns (13.407%)  route 0.394ns (86.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.159ns (routing 0.598ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.669ns, distribution 0.570ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.159     0.060    Ad9229Core_b65/sampleClk
    SLICE_X75Y223        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y223        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.099 r  Ad9229Core_b65/r_reg[parData][12][11]/Q
                         net (fo=1, routed)           0.374     0.473    adc_b65_par_data[12][11]
    SLICE_X77Y222        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     0.495 r  adc_b65_par_data[12]_inst/O
                         net (fo=2, routed)           0.020     0.515    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[5]
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.239     0.024    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.136     0.160    
                         clock uncertainty            0.191     0.351    
    SLICE_X77Y222        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.398    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.074ns (16.555%)  route 0.373ns (83.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.090ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.189ns (routing 0.598ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.669ns, distribution 0.572ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.189     0.090    Ad9229Core_b65/sampleClk
    SLICE_X78Y222        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y222        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.129 r  Ad9229Core_b65/r_reg[parData][12][3]/Q
                         net (fo=1, routed)           0.357     0.486    adc_b65_par_data[12][3]
    SLICE_X78Y218        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     0.521 r  adc_b65_par_data[12]_inst__7/O
                         net (fo=2, routed)           0.016     0.537    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[3]
    SLICE_X78Y218        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.241     0.026    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X78Y218        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.136     0.162    
                         clock uncertainty            0.191     0.353    
    SLICE_X78Y218        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.399    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.089ns (18.275%)  route 0.398ns (81.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.159ns (routing 0.598ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.669ns, distribution 0.570ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.159     0.060    Ad9229Core_b65/sampleClk
    SLICE_X75Y223        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y223        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.099 r  Ad9229Core_b65/r_reg[parData][12][9]/Q
                         net (fo=1, routed)           0.374     0.473    adc_b65_par_data[12][9]
    SLICE_X77Y222        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.050     0.523 r  adc_b65_par_data[12]_inst__1/O
                         net (fo=2, routed)           0.024     0.547    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[3]
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.239     0.024    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.136     0.160    
                         clock uncertainty            0.191     0.351    
    SLICE_X77Y222        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.398    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][13][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.062ns (12.863%)  route 0.420ns (87.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.050ns
    Source Clock Delay      (SCD):    0.094ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.193ns (routing 0.598ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.669ns, distribution 0.596ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.193     0.094    Ad9229Core_b65/sampleClk
    SLICE_X77Y219        FDRE                                         r  Ad9229Core_b65/r_reg[parData][13][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y219        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.133 r  Ad9229Core_b65/r_reg[parData][13][1]/Q
                         net (fo=1, routed)           0.163     0.296    adc_b65_par_data[13][1]
    SLICE_X77Y219        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.023     0.319 r  adc_b65_par_data[13]_inst__9/O
                         net (fo=2, routed)           0.257     0.576    u_ila_0/inst/ila_core_inst/TRIGGER_I[43]
    SLICE_X79Y218        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.265     0.050    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X79Y218        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/CLK
                         clock pessimism              0.136     0.186    
                         clock uncertainty            0.191     0.377    
    SLICE_X79Y218        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.046     0.423    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.051ns (11.039%)  route 0.411ns (88.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.087ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.186ns (routing 0.598ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.669ns, distribution 0.567ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.186     0.087    Ad9229Core_b65/sampleClk
    SLICE_X79Y212        FDRE                                         r  Ad9229Core_b65/r_reg[parData][4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y212        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.124 r  Ad9229Core_b65/r_reg[parData][4][7]/Q
                         net (fo=1, routed)           0.175     0.299    adc_b65_par_data[4][7]
    SLICE_X79Y212        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     0.313 r  adc_b65_par_data[4]_inst__3/O
                         net (fo=2, routed)           0.236     0.549    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[1]
    SLICE_X79Y212        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.236     0.021    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X79Y212        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.136     0.157    
                         clock uncertainty            0.191     0.348    
    SLICE_X79Y212        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.395    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.073ns (14.747%)  route 0.422ns (85.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.159ns (routing 0.598ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.669ns, distribution 0.570ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.159     0.060    Ad9229Core_b65/sampleClk
    SLICE_X74Y224        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y224        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.098 r  Ad9229Core_b65/r_reg[parData][12][10]/Q
                         net (fo=1, routed)           0.133     0.231    adc_b65_par_data[12][10]
    SLICE_X74Y224        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     0.266 r  adc_b65_par_data[12]_inst__0/O
                         net (fo=2, routed)           0.289     0.555    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[4]
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.239     0.024    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.136     0.160    
                         clock uncertainty            0.191     0.351    
    SLICE_X77Y222        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.397    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.059ns (11.730%)  route 0.444ns (88.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.034ns
    Source Clock Delay      (SCD):    0.063ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.162ns (routing 0.598ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.669ns, distribution 0.580ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.162     0.063    Ad9229Core_b65/sampleClk
    SLICE_X75Y232        FDRE                                         r  Ad9229Core_b65/r_reg[parData][7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y232        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.102 r  Ad9229Core_b65/r_reg[parData][7][1]/Q
                         net (fo=1, routed)           0.086     0.188    adc_b65_par_data[7][1]
    SLICE_X75Y232        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     0.208 r  adc_b65_par_data[7]_inst__9/O
                         net (fo=2, routed)           0.358     0.566    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X77Y228        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.249     0.034    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y228        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.136     0.170    
                         clock uncertainty            0.191     0.361    
    SLICE_X77Y228        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.407    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_62p5_adc_sample_clk_gen_1
  To Clock:  clk_out3_62p5_adc_sample_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       12.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.900ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.521ns (17.607%)  route 2.438ns (82.393%))
  Logic Levels:           3  (CARRY8=2 SRLC32E=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.226ns = ( 16.228 - 16.002 ) 
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.042ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.193ns (routing 1.165ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.062ns, distribution 0.885ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.193     0.283    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X84Y229        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.379 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/Q
                         net (fo=3, routed)           1.311     1.690    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/I0
    SLICE_X85Y229        SRLC32E (Prop_A6LUT_SLICEM_A[0]_Q)
                                                      0.150     1.840 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.723     2.563    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X85Y230        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     2.761 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     2.789    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X85Y231        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.077     2.866 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.376     3.242    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X85Y225        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.947    16.228    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X85Y225        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism             -0.042    16.186    
                         clock uncertainty           -0.071    16.115    
    SLICE_X85Y225        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    16.142    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         16.142    
                         arrival time                          -3.242    
  -------------------------------------------------------------------
                         slack                                 12.900    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.278ns (11.780%)  route 2.082ns (88.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 16.267 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.062ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.443     2.689    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.986    16.267    Ad9229Core_b66/sampleClk
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][0]/C
                         clock pessimism             -0.086    16.181    
                         clock uncertainty           -0.071    16.110    
    SLICE_X92Y220        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072    16.038    Ad9229Core_b66/r_reg[parData][0][0]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.278ns (11.780%)  route 2.082ns (88.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 16.267 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.062ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.443     2.689    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.986    16.267    Ad9229Core_b66/sampleClk
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][3]/C
                         clock pessimism             -0.086    16.181    
                         clock uncertainty           -0.071    16.110    
    SLICE_X92Y220        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.072    16.038    Ad9229Core_b66/r_reg[parData][0][3]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][0][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.278ns (11.780%)  route 2.082ns (88.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 16.267 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.062ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.443     2.689    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.986    16.267    Ad9229Core_b66/sampleClk
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][4]/C
                         clock pessimism             -0.086    16.181    
                         clock uncertainty           -0.071    16.110    
    SLICE_X92Y220        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072    16.038    Ad9229Core_b66/r_reg[parData][0][4]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][0][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.278ns (11.780%)  route 2.082ns (88.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 16.267 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.062ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.443     2.689    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.986    16.267    Ad9229Core_b66/sampleClk
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][5]/C
                         clock pessimism             -0.086    16.181    
                         clock uncertainty           -0.071    16.110    
    SLICE_X92Y220        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.072    16.038    Ad9229Core_b66/r_reg[parData][0][5]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][4][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][1]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.121    
    SLICE_X93Y231        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    16.049    Ad9229Core_b66/r_reg[parData][4][1]
  -------------------------------------------------------------------
                         required time                         16.049    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][4][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][2]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.121    
    SLICE_X93Y231        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072    16.049    Ad9229Core_b66/r_reg[parData][4][2]
  -------------------------------------------------------------------
                         required time                         16.049    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][4][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][5]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.121    
    SLICE_X93Y231        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072    16.049    Ad9229Core_b66/r_reg[parData][4][5]
  -------------------------------------------------------------------
                         required time                         16.049    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][5][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][5][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][5][3]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.121    
    SLICE_X93Y231        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.072    16.049    Ad9229Core_b66/r_reg[parData][5][3]
  -------------------------------------------------------------------
                         required time                         16.049    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][5][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][5][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][5][4]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.121    
    SLICE_X93Y231        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072    16.049    Ad9229Core_b66/r_reg[parData][5][4]
  -------------------------------------------------------------------
                         required time                         16.049    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.857%)  route 0.080ns (57.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.070ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.143ns (routing 0.599ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.669ns, distribution 0.616ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.143     0.042    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X82Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y245        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.079 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/Q
                         net (fo=4, routed)           0.059     0.138    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]
    SLICE_X82Y246        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     0.161 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__0/O
                         net (fo=1, routed)           0.021     0.182    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X82Y246        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.285     0.070    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X82Y246        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.016     0.055    
                         clock uncertainty            0.071     0.125    
    SLICE_X82Y246        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.171    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.096ns (68.571%)  route 0.044ns (31.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.074ns
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.142ns (routing 0.599ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.669ns, distribution 0.620ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.142     0.041    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.080 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/Q
                         net (fo=8, routed)           0.038     0.118    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[6]
    SLICE_X95Y208        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.057     0.175 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[9]_i_2/O
                         net (fo=1, routed)           0.006     0.181    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in[9]
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.289     0.074    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C
                         clock pessimism             -0.027     0.047    
                         clock uncertainty            0.071     0.118    
    SLICE_X95Y208        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.165    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.165    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.061ns (41.497%)  route 0.086ns (58.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.094ns
    Source Clock Delay      (SCD):    0.063ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.164ns (routing 0.599ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.669ns, distribution 0.640ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.164     0.063    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X88Y248        FDRE                                         r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y248        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.102 r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/Q
                         net (fo=12, routed)          0.060     0.162    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[1]
    SLICE_X88Y250        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.184 r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1/O
                         net (fo=1, routed)           0.026     0.210    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X88Y250        FDRE                                         r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.309     0.094    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X88Y250        FDRE                                         r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.018     0.077    
                         clock uncertainty            0.071     0.148    
    SLICE_X88Y250        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.194    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.080ns (50.314%)  route 0.079ns (49.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.083ns
    Source Clock Delay      (SCD):    0.049ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.150ns (routing 0.599ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.669ns, distribution 0.629ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.150     0.049    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X91Y233        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y233        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.088 r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/Q
                         net (fo=4, routed)           0.058     0.146    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]
    SLICE_X91Y232        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     0.187 r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__2/O
                         net (fo=1, routed)           0.021     0.208    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X91Y232        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.298     0.083    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X91Y232        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.015     0.069    
                         clock uncertainty            0.071     0.140    
    SLICE_X91Y232        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.186    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.081ns (50.000%)  route 0.081ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.097ns
    Source Clock Delay      (SCD):    0.058ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.159ns (routing 0.599ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.669ns, distribution 0.643ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.159     0.058    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X96Y247        FDRE                                         r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y247        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.098 r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/Q
                         net (fo=8, routed)           0.060     0.158    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[3]_7[2]
    SLICE_X96Y245        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     0.199 r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__12/O
                         net (fo=1, routed)           0.021     0.220    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X96Y245        FDRE                                         r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.312     0.097    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X96Y245        FDRE                                         r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.018     0.080    
                         clock uncertainty            0.071     0.150    
    SLICE_X96Y245        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.196    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.041ns (20.500%)  route 0.159ns (79.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.083ns
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.145ns (routing 0.599ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.669ns, distribution 0.629ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.145     0.044    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/DESIGN_CLK_I
    SLICE_X95Y205        FDSE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y205        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.085 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/Q
                         net (fo=89, routed)          0.159     0.244    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]
    SLICE_X94Y209        FDSE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.298     0.083    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/DESIGN_CLK_I
    SLICE_X94Y209        FDSE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]/C
                         clock pessimism              0.017     0.101    
                         clock uncertainty            0.071     0.172    
    SLICE_X94Y209        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.218    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.054ns (36.000%)  route 0.096ns (64.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.074ns
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.142ns (routing 0.599ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.669ns, distribution 0.620ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.142     0.041    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.080 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/Q
                         net (fo=6, routed)           0.081     0.161    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[5]
    SLICE_X95Y208        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.176 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[5]_i_1/O
                         net (fo=1, routed)           0.015     0.191    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in[5]
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.289     0.074    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                         clock pessimism             -0.027     0.047    
                         clock uncertainty            0.071     0.118    
    SLICE_X95Y208        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.164    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.091ns (42.130%)  route 0.125ns (57.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.087ns
    Source Clock Delay      (SCD):    0.059ns
    Clock Pessimism Removal (CPR):    -0.044ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.160ns (routing 0.599ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.669ns, distribution 0.633ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.160     0.059    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X94Y241        FDRE                                         r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y241        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.099 r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/Q
                         net (fo=8, routed)           0.104     0.203    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[3]_7[2]
    SLICE_X93Y238        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.051     0.254 r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__11/O
                         net (fo=1, routed)           0.021     0.275    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X93Y238        FDRE                                         r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.302     0.087    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X93Y238        FDRE                                         r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.044     0.131    
                         clock uncertainty            0.071     0.202    
    SLICE_X93Y238        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.248    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.248    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.098ns (64.052%)  route 0.055ns (35.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.074ns
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.142ns (routing 0.599ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.669ns, distribution 0.620ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.142     0.041    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.080 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/Q
                         net (fo=8, routed)           0.038     0.118    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[6]
    SLICE_X95Y208        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     0.177 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[8]_i_1/O
                         net (fo=1, routed)           0.017     0.194    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in[8]
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.289     0.074    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/C
                         clock pessimism             -0.027     0.047    
                         clock uncertainty            0.071     0.118    
    SLICE_X95Y208        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.164    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.091ns (51.705%)  route 0.085ns (48.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.078ns
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.136ns (routing 0.599ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.669ns, distribution 0.624ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.136     0.035    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X82Y247        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y247        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.075 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/Q
                         net (fo=7, routed)           0.064     0.139    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[1]_5[2]
    SLICE_X82Y245        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.051     0.190 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__16/O
                         net (fo=1, routed)           0.021     0.211    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X82Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.293     0.078    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X82Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.016     0.063    
                         clock uncertainty            0.071     0.134    
    SLICE_X82Y245        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.180    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.032    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack       49.506ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.506ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.521ns  (logic 0.096ns (18.426%)  route 0.425ns (81.574%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y193                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X89Y193        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.425     0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X91Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X91Y194        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                 49.506    

Slack (MET) :             49.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.420ns  (logic 0.095ns (22.619%)  route 0.325ns (77.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y197                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X88Y197        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.325     0.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X89Y195        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X89Y195        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                 49.607    

Slack (MET) :             49.609ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.418ns  (logic 0.093ns (22.249%)  route 0.325ns (77.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y197                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X88Y197        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.325     0.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X88Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X88Y197        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                 49.609    

Slack (MET) :             49.664ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.363ns  (logic 0.095ns (26.171%)  route 0.268ns (73.829%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y194                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X90Y194        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.268     0.363    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X90Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X90Y194        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                 49.664    

Slack (MET) :             49.670ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.357ns  (logic 0.096ns (26.891%)  route 0.261ns (73.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y193                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X89Y193        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.261     0.357    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X90Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X90Y194        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                 49.670    

Slack (MET) :             49.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.348ns  (logic 0.099ns (28.448%)  route 0.249ns (71.552%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y193                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X89Y193        FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.099 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.249     0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X90Y193        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X90Y193        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                 49.679    

Slack (MET) :             49.713ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.314ns  (logic 0.096ns (30.573%)  route 0.218ns (69.427%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y197                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X88Y197        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.218     0.314    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X89Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X89Y196        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                 49.713    

Slack (MET) :             49.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.291ns  (logic 0.095ns (32.646%)  route 0.196ns (67.354%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y197                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X88Y197        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.196     0.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X88Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X88Y196        FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    50.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.027    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                 49.736    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_62p5_adc_sample_clk_gen
  To Clock:  clk_out1_62p5_adc_sample_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       12.491ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.491ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.342ns (10.507%)  route 2.913ns (89.493%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.204ns = ( 15.798 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.567ns, distribution 0.953ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.170     3.085    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X88Y141        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.520    15.798    Ad9229Core_b64/sampleClk
    SLICE_X88Y141        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][0]/C
                         clock pessimism             -0.079    15.719    
                         clock uncertainty           -0.071    15.648    
    SLICE_X88Y141        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    15.576    Ad9229Core_b64/r_reg[parData][14][0]
  -------------------------------------------------------------------
                         required time                         15.576    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                 12.491    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][11]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][11]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][1]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][1]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][2]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][2]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][3]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_FFF2_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][3]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][4]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][4]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][5]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_GFF2_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][5]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][7]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][7]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.542ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 0.342ns (10.677%)  route 2.861ns (89.323%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.205ns = ( 15.797 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.519ns (routing 0.567ns, distribution 0.952ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.118     3.033    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.519    15.797    Ad9229Core_b64/sampleClk
    SLICE_X87Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][8]/C
                         clock pessimism             -0.079    15.718    
                         clock uncertainty           -0.071    15.647    
    SLICE_X87Y139        FDRE (Setup_HFF2_SLICEM_C_R)
                                                     -0.072    15.575    Ad9229Core_b64/r_reg[parData][14][8]
  -------------------------------------------------------------------
                         required time                         15.575    
                         arrival time                          -3.033    
  -------------------------------------------------------------------
                         slack                                 12.542    

Slack (MET) :             12.725ns  (required time - arrival time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[parData][14][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.342ns (11.317%)  route 2.680ns (88.683%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.203ns = ( 15.799 - 16.002 ) 
    Source Clock Delay      (SCD):    -0.170ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.743ns (routing 0.623ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.567ns, distribution 0.954ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256    -1.941    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.913 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.743    -0.170    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X80Y124        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099    -0.071 f  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[11]/Q
                         net (fo=1, routed)           0.279     0.208    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[11]
    SLICE_X80Y124        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.179     0.387 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.464     0.851    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X82Y124        LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.064     0.915 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         1.937     2.852    Ad9229Core_b64/Ad9229Deserializer_INST_n_2
    SLICE_X86Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.227    14.254    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.278 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.521    15.799    Ad9229Core_b64/sampleClk
    SLICE_X86Y139        FDRE                                         r  Ad9229Core_b64/r_reg[parData][14][10]/C
                         clock pessimism             -0.079    15.720    
                         clock uncertainty           -0.071    15.649    
    SLICE_X86Y139        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    15.577    Ad9229Core_b64/r_reg[parData][14][10]
  -------------------------------------------------------------------
                         required time                         15.577    
                         arrival time                          -2.852    
  -------------------------------------------------------------------
                         slack                                 12.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.075ns (49.669%)  route 0.076ns (50.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.207ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.896ns (routing 0.318ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.017ns (routing 0.355ns, distribution 0.662ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.896    -0.207    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/sampleClk
    SLICE_X93Y115        FDRE                                         r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y115        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040    -0.167 r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrRdy/GEN.SYNC_RST.crossDomainSyncReg_reg[2]/Q
                         net (fo=18, routed)          0.055    -0.112    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/out[0]
    SLICE_X93Y114        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.035    -0.077 r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__10/O
                         net (fo=1, routed)           0.021    -0.056    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X93Y114        FDRE                                         r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.017    -0.200    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X93Y114        FDRE                                         r  Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.014    -0.185    
                         clock uncertainty            0.071    -0.114    
    SLICE_X93Y114        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046    -0.068    Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.068    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.072ns (45.570%)  route 0.086ns (54.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.213ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.890ns (routing 0.318ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.355ns, distribution 0.652ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.890    -0.213    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X79Y128        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y128        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037    -0.176 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][0]/Q
                         net (fo=16, routed)          0.060    -0.116    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[0]
    SLICE_X79Y127        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.035    -0.081 r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__15/O
                         net (fo=1, routed)           0.026    -0.055    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X79Y127        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.007    -0.210    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X79Y127        FDRE                                         r  Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.018    -0.191    
                         clock uncertainty            0.071    -0.120    
    SLICE_X79Y127        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046    -0.074    Ad9229Core_b64/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.081ns (50.943%)  route 0.078ns (49.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.213ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.890ns (routing 0.318ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.355ns, distribution 0.655ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.890    -0.213    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X88Y110        FDRE                                         r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y110        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040    -0.173 r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/Q
                         net (fo=4, routed)           0.057    -0.116    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[0]_4[2]
    SLICE_X88Y109        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041    -0.075 r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__22/O
                         net (fo=1, routed)           0.021    -0.054    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X88Y109        FDRE                                         r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.010    -0.207    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X88Y109        FDRE                                         r  Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.015    -0.191    
                         clock uncertainty            0.071    -0.120    
    SLICE_X88Y109        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046    -0.074    Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                          0.074    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.074ns (47.742%)  route 0.081ns (52.258%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.225ns
    Clock Pessimism Removal (CPR):    -0.018ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.878ns (routing 0.318ns, distribution 0.560ns)
  Clock Net Delay (Destination): 0.991ns (routing 0.355ns, distribution 0.636ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.878    -0.225    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X90Y128        FDRE                                         r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y128        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039    -0.186 r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.057    -0.129    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X90Y129        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035    -0.094 r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__2/O
                         net (fo=1, routed)           0.024    -0.070    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X90Y129        FDRE                                         r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.991    -0.226    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X90Y129        FDRE                                         r  Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.018    -0.207    
                         clock uncertainty            0.071    -0.137    
    SLICE_X90Y129        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046    -0.091    Ad9229Core_b64/GEN_DATA[12].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.054ns (35.065%)  route 0.100ns (64.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.222ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.881ns (routing 0.318ns, distribution 0.563ns)
  Clock Net Delay (Destination): 0.993ns (routing 0.355ns, distribution 0.638ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.881    -0.222    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X93Y138        FDRE                                         r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y138        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.183 f  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][2]/Q
                         net (fo=1, routed)           0.079    -0.104    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count_n_0_][2]
    SLICE_X93Y139        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.015    -0.089 r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[empty]_i_1__1/O
                         net (fo=1, routed)           0.021    -0.068    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/eqOp
    SLICE_X93Y139        FDSE                                         r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.993    -0.224    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X93Y139        FDSE                                         r  Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]/C
                         clock pessimism              0.017    -0.206    
                         clock uncertainty            0.071    -0.136    
    SLICE_X93Y139        FDSE (Hold_HFF_SLICEM_C_D)
                                                      0.046    -0.090    Ad9229Core_b64/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[empty]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.080ns (54.795%)  route 0.066ns (45.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.233ns
    Source Clock Delay      (SCD):    -0.233ns
    Clock Pessimism Removal (CPR):    -0.006ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.870ns (routing 0.318ns, distribution 0.552ns)
  Clock Net Delay (Destination): 0.984ns (routing 0.355ns, distribution 0.629ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.870    -0.233    u_ila_1/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X94Y157        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y157        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039    -0.194 r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.050    -0.144    u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X94Y157        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041    -0.103 r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_i_1/O
                         net (fo=1, routed)           0.016    -0.087    u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_i_1_n_0
    SLICE_X94Y157        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.984    -0.233    u_ila_1/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X94Y157        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                         clock pessimism              0.006    -0.227    
                         clock uncertainty            0.071    -0.156    
    SLICE_X94Y157        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046    -0.110    u_ila_1/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.074ns (45.963%)  route 0.087ns (54.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.211ns
    Source Clock Delay      (SCD):    -0.216ns
    Clock Pessimism Removal (CPR):    -0.015ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.887ns (routing 0.318ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.355ns, distribution 0.651ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.887    -0.216    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X87Y107        FDRE                                         r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y107        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.177 r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/Q
                         net (fo=12, routed)          0.063    -0.114    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[1]
    SLICE_X87Y108        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.035    -0.079 r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__6/O
                         net (fo=1, routed)           0.024    -0.055    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X87Y108        FDRE                                         r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.006    -0.211    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X87Y108        FDRE                                         r  Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.015    -0.195    
                         clock uncertainty            0.071    -0.125    
    SLICE_X87Y108        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046    -0.079    Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                          -0.055    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/r_reg[count][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[count][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.073ns (38.830%)  route 0.115ns (61.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.219ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.884ns (routing 0.318ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.355ns, distribution 0.643ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.884    -0.219    Ad9229Core_b64/sampleClk
    SLICE_X82Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    -0.181 r  Ad9229Core_b64/r_reg[count][3]/Q
                         net (fo=6, routed)           0.099    -0.082    Ad9229Core_b64/r_reg[count][3]
    SLICE_X81Y125        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    -0.047 r  Ad9229Core_b64/r[count][5]_i_1/O
                         net (fo=1, routed)           0.016    -0.031    Ad9229Core_b64/plusOp[5]
    SLICE_X81Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.998    -0.219    Ad9229Core_b64/sampleClk
    SLICE_X81Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][5]/C
                         clock pessimism              0.047    -0.172    
                         clock uncertainty            0.071    -0.101    
    SLICE_X81Y125        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046    -0.055    Ad9229Core_b64/r_reg[count][5]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.054ns (36.735%)  route 0.093ns (63.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    -0.217ns
    Clock Pessimism Removal (CPR):    -0.004ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.886ns (routing 0.318ns, distribution 0.568ns)
  Clock Net Delay (Destination): 1.002ns (routing 0.355ns, distribution 0.647ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.886    -0.217    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X94Y127        FDRE                                         r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y127        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039    -0.178 r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.076    -0.102    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X94Y127        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015    -0.087 r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__9/O
                         net (fo=1, routed)           0.017    -0.070    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X94Y127        FDRE                                         r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        1.002    -0.215    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X94Y127        FDRE                                         r  Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.004    -0.211    
                         clock uncertainty            0.071    -0.140    
    SLICE_X94Y127        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046    -0.094    Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                          0.094    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Ad9229Core_b64/r_reg[count][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b64/r_reg[count][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out1_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out1_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.061ns (40.940%)  route 0.088ns (59.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.218ns
    Source Clock Delay      (SCD):    -0.219ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.884ns (routing 0.318ns, distribution 0.566ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.355ns, distribution 0.644ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145    -1.120    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.103 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.884    -0.219    Ad9229Core_b64/sampleClk
    SLICE_X82Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038    -0.181 r  Ad9229Core_b64/r_reg[count][3]/Q
                         net (fo=6, routed)           0.080    -0.101    Ad9229Core_b64/r_reg[count][3]
    SLICE_X82Y125        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.023    -0.078 r  Ad9229Core_b64/r[count][4]_i_1/O
                         net (fo=1, routed)           0.008    -0.070    Ad9229Core_b64/plusOp[4]
    SLICE_X82Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165    -1.236    serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen
    BUFGCE_X0Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.217 r  serdes_clock_b65/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=1952, routed)        0.999    -0.218    Ad9229Core_b64/sampleClk
    SLICE_X82Y125        FDRE                                         r  Ad9229Core_b64/r_reg[count][4]/C
                         clock pessimism              0.005    -0.213    
                         clock uncertainty            0.071    -0.142    
    SLICE_X82Y125        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047    -0.095    Ad9229Core_b64/r_reg[count][4]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.025    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_62p5_adc_sample_clk_gen
  To Clock:  clk_out2_62p5_adc_sample_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       12.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][10]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][10]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][11]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][11]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][6]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][6]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][7]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][7]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][8]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][8]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.089ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][8][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.456ns (12.962%)  route 3.062ns (87.038%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.381ns = ( 16.383 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.099ns (routing 1.059ns, distribution 1.040ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.624     4.072    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.099    16.383    Ad9229Core_b65/sampleClk
    SLICE_X81Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][8][9]/C
                         clock pessimism             -0.079    16.304    
                         clock uncertainty           -0.071    16.233    
    SLICE_X81Y233        FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.072    16.161    Ad9229Core_b65/r_reg[parData][8][9]
  -------------------------------------------------------------------
                         required time                         16.161    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                 12.089    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][14][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.611%)  route 2.665ns (85.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 16.440 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.059ns, distribution 1.097ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.227     3.675    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.156    16.440    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][1]/C
                         clock pessimism             -0.079    16.361    
                         clock uncertainty           -0.071    16.290    
    SLICE_X86Y233        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072    16.218    Ad9229Core_b65/r_reg[parData][14][1]
  -------------------------------------------------------------------
                         required time                         16.218    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 12.543    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][14][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.611%)  route 2.665ns (85.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 16.440 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.059ns, distribution 1.097ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.227     3.675    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.156    16.440    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][3]/C
                         clock pessimism             -0.079    16.361    
                         clock uncertainty           -0.071    16.290    
    SLICE_X86Y233        FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072    16.218    Ad9229Core_b65/r_reg[parData][14][3]
  -------------------------------------------------------------------
                         required time                         16.218    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 12.543    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][14][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.611%)  route 2.665ns (85.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 16.440 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.059ns, distribution 1.097ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.227     3.675    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.156    16.440    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][5]/C
                         clock pessimism             -0.079    16.361    
                         clock uncertainty           -0.071    16.290    
    SLICE_X86Y233        FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072    16.218    Ad9229Core_b65/r_reg[parData][14][5]
  -------------------------------------------------------------------
                         required time                         16.218    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 12.543    

Slack (MET) :             12.543ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/r_reg[parData][14][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.456ns (14.611%)  route 2.665ns (85.389%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.438ns = ( 16.440 - 16.002 ) 
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.460ns (routing 1.163ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.156ns (routing 1.059ns, distribution 1.097ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.460     0.554    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X93Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y165        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.098     0.652 f  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[9]/Q
                         net (fo=1, routed)           0.240     0.892    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[9]
    SLICE_X93Y165        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.074 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3/O
                         net (fo=4, routed)           0.198     1.272    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_3_n_0
    SLICE_X92Y168        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.176     1.448 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][15][11]_i_1/O
                         net (fo=192, routed)         2.227     3.675    Ad9229Core_b65/Ad9229Deserializer_INST_n_2
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    14.260    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.284 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.156    16.440    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][8]/C
                         clock pessimism             -0.079    16.361    
                         clock uncertainty           -0.071    16.290    
    SLICE_X86Y233        FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072    16.218    Ad9229Core_b65/r_reg[parData][14][8]
  -------------------------------------------------------------------
                         required time                         16.218    
                         arrival time                          -3.675    
  -------------------------------------------------------------------
                         slack                                 12.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.075ns (51.724%)  route 0.070ns (48.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.190ns
    Source Clock Delay      (SCD):    0.146ns
    Clock Pessimism Removal (CPR):    0.026ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.245ns (routing 0.598ns, distribution 0.647ns)
  Clock Net Delay (Destination): 1.402ns (routing 0.667ns, distribution 0.735ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.245     0.146    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X86Y244        FDRE                                         r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y244        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.186 r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/Q
                         net (fo=4, routed)           0.053     0.239    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[0]_4[2]
    SLICE_X86Y242        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     0.274 r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__17/O
                         net (fo=1, routed)           0.017     0.291    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X86Y242        FDRE                                         r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.402     0.190    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X86Y242        FDRE                                         r  Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.026     0.164    
                         clock uncertainty            0.071     0.235    
    SLICE_X86Y242        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.281    Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.281    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.100ns (54.945%)  route 0.082ns (45.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.057ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.156ns (routing 0.598ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.667ns, distribution 0.638ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.156     0.057    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X73Y232        FDRE                                         r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y232        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.097 r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[2][2]/Q
                         net (fo=7, routed)           0.065     0.162    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[2]_6[2]
    SLICE_X72Y232        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.060     0.222 r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__24/O
                         net (fo=1, routed)           0.017     0.239    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X72Y232        FDRE                                         r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.305     0.093    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X72Y232        FDRE                                         r  Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.013     0.106    
                         clock uncertainty            0.071     0.177    
    SLICE_X72Y232        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.223    Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.223    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.090ns (48.649%)  route 0.095ns (51.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.091ns
    Source Clock Delay      (SCD):    0.054ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.153ns (routing 0.598ns, distribution 0.555ns)
  Clock Net Delay (Destination): 1.303ns (routing 0.667ns, distribution 0.636ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.153     0.054    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X72Y221        FDRE                                         r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y221        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.094 r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/Q
                         net (fo=7, routed)           0.078     0.172    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[1]_5[2]
    SLICE_X71Y220        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     0.222 r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__18/O
                         net (fo=1, routed)           0.017     0.239    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X71Y220        FDRE                                         r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.303     0.091    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X71Y220        FDRE                                         r  Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.013     0.104    
                         clock uncertainty            0.071     0.175    
    SLICE_X71Y220        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.221    Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.221    
                         arrival time                           0.239    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.081ns (51.592%)  route 0.076ns (48.408%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.142ns
    Source Clock Delay      (SCD):    0.099ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.598ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.354ns (routing 0.667ns, distribution 0.687ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.198     0.099    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X81Y236        FDRE                                         r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y236        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.139 r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/Q
                         net (fo=12, routed)          0.059     0.198    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[1]
    SLICE_X81Y235        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.041     0.239 r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__5/O
                         net (fo=1, routed)           0.017     0.256    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X81Y235        FDRE                                         r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.354     0.142    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X81Y235        FDRE                                         r  Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.022     0.120    
                         clock uncertainty            0.071     0.191    
    SLICE_X81Y235        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.237    Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.053ns (35.099%)  route 0.098ns (64.901%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.104ns
    Source Clock Delay      (SCD):    0.066ns
    Clock Pessimism Removal (CPR):    0.023ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.165ns (routing 0.598ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.316ns (routing 0.667ns, distribution 0.649ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.165     0.066    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X74Y237        FDRE                                         r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y237        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     0.105 r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.080     0.185    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X74Y237        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.014     0.199 r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__8/O
                         net (fo=1, routed)           0.018     0.217    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X74Y237        FDRE                                         r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.316     0.104    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X74Y237        FDRE                                         r  Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.023     0.081    
                         clock uncertainty            0.071     0.152    
    SLICE_X74Y237        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.198    Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.198    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.099ns (54.696%)  route 0.082ns (45.304%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.084ns
    Source Clock Delay      (SCD):    0.053ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.152ns (routing 0.598ns, distribution 0.554ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.667ns, distribution 0.629ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.152     0.053    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X69Y205        FDRE                                         r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y205        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.093 r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]/Q
                         net (fo=7, routed)           0.066     0.159    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][2]
    SLICE_X71Y205        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.059     0.218 r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__11/O
                         net (fo=1, routed)           0.016     0.234    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X71Y205        FDRE                                         r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.296     0.084    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X71Y205        FDRE                                         r  Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism              0.013     0.097    
                         clock uncertainty            0.071     0.168    
    SLICE_X71Y205        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.214    Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.214    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.062ns (40.523%)  route 0.091ns (59.477%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.093ns
    Source Clock Delay      (SCD):    0.061ns
    Clock Pessimism Removal (CPR):    0.017ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.160ns (routing 0.598ns, distribution 0.562ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.667ns, distribution 0.638ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.160     0.061    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X70Y224        FDRE                                         r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y224        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.101 r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/Q
                         net (fo=7, routed)           0.074     0.175    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[1]_5[2]
    SLICE_X71Y225        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     0.197 r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__20/O
                         net (fo=1, routed)           0.017     0.214    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X71Y225        FDRE                                         r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.305     0.093    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X71Y225        FDRE                                         r  Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.017     0.077    
                         clock uncertainty            0.071     0.147    
    SLICE_X71Y225        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.193    Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.214    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.054ns (28.571%)  route 0.135ns (71.429%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.085ns
    Source Clock Delay      (SCD):    0.049ns
    Clock Pessimism Removal (CPR):    -0.013ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.148ns (routing 0.598ns, distribution 0.550ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.667ns, distribution 0.630ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.148     0.049    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X71Y216        FDRE                                         r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y216        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.089 r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/Q
                         net (fo=4, routed)           0.118     0.207    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[0]_4[2]
    SLICE_X72Y215        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.221 r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__21/O
                         net (fo=1, routed)           0.017     0.238    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X72Y215        FDRE                                         r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.297     0.085    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X72Y215        FDRE                                         r  Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.013     0.098    
                         clock uncertainty            0.071     0.169    
    SLICE_X72Y215        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.215    Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.075ns (39.062%)  route 0.117ns (60.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.204ns
    Source Clock Delay      (SCD):    0.157ns
    Clock Pessimism Removal (CPR):    -0.003ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.256ns (routing 0.598ns, distribution 0.658ns)
  Clock Net Delay (Destination): 1.416ns (routing 0.667ns, distribution 0.749ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.256     0.157    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X91Y167        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y167        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.197 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/Q
                         net (fo=8, routed)           0.091     0.288    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[3]_7[2]
    SLICE_X90Y165        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     0.323 r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__32/O
                         net (fo=1, routed)           0.026     0.349    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X90Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.416     0.204    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X90Y165        FDRE                                         r  Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.003     0.208    
                         clock uncertainty            0.071     0.279    
    SLICE_X90Y165        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.325    Ad9229Core_b65/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.325    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out2_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.080ns (51.282%)  route 0.076ns (48.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.134ns
    Source Clock Delay      (SCD):    0.099ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.198ns (routing 0.598ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.346ns (routing 0.667ns, distribution 0.679ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.198     0.099    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X81Y201        FDRE                                         r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y201        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.139 r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[0][2]/Q
                         net (fo=4, routed)           0.059     0.198    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[0]_4[2]
    SLICE_X81Y203        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.040     0.238 r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__31/O
                         net (fo=1, routed)           0.017     0.255    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X81Y203        FDRE                                         r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -1.231    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.212 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.346     0.134    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X81Y203        FDRE                                         r  Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.022     0.112    
                         clock uncertainty            0.071     0.183    
    SLICE_X81Y203        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.229    Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.026    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_62p5_adc_sample_clk_gen
  To Clock:  clk_out3_62p5_adc_sample_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       12.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.433ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.194ns (6.760%)  route 2.676ns (93.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.250ns = ( 16.252 - 16.002 ) 
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.397ns (routing 1.163ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.971ns (routing 1.062ns, distribution 0.909ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.397     0.491    Ad9229Core_b65/sampleClk
    SLICE_X85Y227        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y227        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.585 r  Ad9229Core_b65/r_reg[parData][15][1]/Q
                         net (fo=1, routed)           0.776     1.361    adc_b65_par_data[15][1]
    SLICE_X85Y222        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.461 r  adc_b65_par_data[15]_inst__9/O
                         net (fo=2, routed)           1.900     3.361    u_ila_0/inst/ila_core_inst/TRIGGER_I[7]
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.971    16.252    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism             -0.222    16.030    
                         clock uncertainty           -0.191    15.839    
    SLICE_X85Y221        SRL16E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.045    15.794    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         15.794    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                 12.433    

Slack (MET) :             12.752ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.233ns (9.217%)  route 2.295ns (90.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.250ns = ( 16.252 - 16.002 ) 
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.397ns (routing 1.163ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.971ns (routing 1.062ns, distribution 0.909ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.397     0.491    Ad9229Core_b65/sampleClk
    SLICE_X85Y227        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.586 r  Ad9229Core_b65/r_reg[parData][15][3]/Q
                         net (fo=1, routed)           0.663     1.249    adc_b65_par_data[15][3]
    SLICE_X85Y227        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.138     1.387 r  adc_b65_par_data[15]_inst__7/O
                         net (fo=2, routed)           1.632     3.019    u_ila_0/inst/ila_core_inst/TRIGGER_I[9]
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.971    16.252    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism             -0.222    16.030    
                         clock uncertainty           -0.191    15.839    
    SLICE_X85Y221        SRL16E (Setup_B5LUT_SLICEM_CLK_D)
                                                     -0.068    15.771    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         15.771    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 12.752    

Slack (MET) :             12.756ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.382ns (14.586%)  route 2.237ns (85.414%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.249ns = ( 16.251 - 16.002 ) 
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.396ns (routing 1.163ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.062ns, distribution 0.908ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.396     0.490    Ad9229Core_b65/sampleClk
    SLICE_X85Y226        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y226        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.588 r  Ad9229Core_b65/r_reg[parData][15][5]/Q
                         net (fo=1, routed)           0.591     1.179    adc_b65_par_data[15][5]
    SLICE_X85Y226        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.327 r  adc_b65_par_data[15]_inst__5/O
                         net (fo=2, routed)           1.624     2.951    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[11]
    SLICE_X86Y221        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     3.087 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[11]_i_1/O
                         net (fo=1, routed)           0.022     3.109    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[11]
    SLICE_X86Y221        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.970    16.251    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y221        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism             -0.222    16.029    
                         clock uncertainty           -0.191    15.838    
    SLICE_X86Y221        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    15.865    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         15.865    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                 12.756    

Slack (MET) :             12.782ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.315ns (12.157%)  route 2.276ns (87.843%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.248ns = ( 16.250 - 16.002 ) 
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.397ns (routing 1.163ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.969ns (routing 1.062ns, distribution 0.907ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.397     0.491    Ad9229Core_b65/sampleClk
    SLICE_X85Y227        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y227        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.585 r  Ad9229Core_b65/r_reg[parData][15][1]/Q
                         net (fo=1, routed)           0.776     1.361    adc_b65_par_data[15][1]
    SLICE_X85Y222        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.461 r  adc_b65_par_data[15]_inst__9/O
                         net (fo=2, routed)           1.477     2.938    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X86Y220        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     3.059 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[7]_i_1/O
                         net (fo=1, routed)           0.023     3.082    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[7]
    SLICE_X86Y220        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.969    16.250    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y220        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism             -0.222    16.028    
                         clock uncertainty           -0.191    15.837    
    SLICE_X86Y220        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    15.864    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         15.864    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 12.782    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][14][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.373ns (14.743%)  route 2.157ns (85.257%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.258ns = ( 16.260 - 16.002 ) 
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.427ns (routing 1.163ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.979ns (routing 1.062ns, distribution 0.917ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.427     0.521    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y233        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.617 r  Ad9229Core_b65/r_reg[parData][14][1]/Q
                         net (fo=1, routed)           0.543     1.160    adc_b65_par_data[14][1]
    SLICE_X86Y233        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.082     1.242 r  adc_b65_par_data[14]_inst__9/O
                         net (fo=2, routed)           1.576     2.818    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[1]
    SLICE_X87Y222        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     3.013 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[1]_i_1/O
                         net (fo=1, routed)           0.038     3.051    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X87Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.979    16.260    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X87Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism             -0.222    16.038    
                         clock uncertainty           -0.191    15.847    
    SLICE_X87Y222        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    15.874    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.874    
                         arrival time                          -3.051    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             12.896ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][14][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.328ns (13.410%)  route 2.118ns (86.590%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 16.249 - 16.002 ) 
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.427ns (routing 1.163ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.968ns (routing 1.062ns, distribution 0.906ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.427     0.521    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y233        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.617 r  Ad9229Core_b65/r_reg[parData][14][5]/Q
                         net (fo=1, routed)           0.590     1.207    adc_b65_par_data[14][5]
    SLICE_X86Y233        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     1.246 r  adc_b65_par_data[14]_inst__5/O
                         net (fo=2, routed)           1.506     2.752    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[5]
    SLICE_X86Y219        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.945 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.022     2.967    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]
    SLICE_X86Y219        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.968    16.249    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y219        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism             -0.222    16.027    
                         clock uncertainty           -0.191    15.836    
    SLICE_X86Y219        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    15.863    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         15.863    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                 12.896    

Slack (MET) :             12.942ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][14][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.411ns (17.118%)  route 1.990ns (82.882%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.248ns = ( 16.250 - 16.002 ) 
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.427ns (routing 1.163ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.969ns (routing 1.062ns, distribution 0.907ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.427     0.521    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y233        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.620 r  Ad9229Core_b65/r_reg[parData][14][3]/Q
                         net (fo=1, routed)           0.358     0.978    adc_b65_par_data[14][3]
    SLICE_X86Y233        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     1.126 r  adc_b65_par_data[14]_inst__7/O
                         net (fo=2, routed)           1.610     2.736    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[3]
    SLICE_X86Y220        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     2.900 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[3]_i_1/O
                         net (fo=1, routed)           0.022     2.922    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[3]
    SLICE_X86Y220        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.969    16.250    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y220        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism             -0.222    16.028    
                         clock uncertainty           -0.191    15.837    
    SLICE_X86Y220        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    15.864    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.864    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 12.942    

Slack (MET) :             12.947ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.428ns (17.635%)  route 1.999ns (82.365%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.249ns = ( 16.251 - 16.002 ) 
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.397ns (routing 1.163ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.062ns, distribution 0.908ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.397     0.491    Ad9229Core_b65/sampleClk
    SLICE_X85Y227        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.586 r  Ad9229Core_b65/r_reg[parData][15][3]/Q
                         net (fo=1, routed)           0.663     1.249    adc_b65_par_data[15][3]
    SLICE_X85Y227        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.138     1.387 r  adc_b65_par_data[15]_inst__7/O
                         net (fo=2, routed)           1.313     2.700    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[9]
    SLICE_X86Y221        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.895 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[9]_i_1/O
                         net (fo=1, routed)           0.023     2.918    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[9]
    SLICE_X86Y221        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.970    16.251    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y221        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism             -0.222    16.029    
                         clock uncertainty           -0.191    15.838    
    SLICE_X86Y221        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    15.865    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         15.865    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                 12.947    

Slack (MET) :             12.962ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.199ns (8.537%)  route 2.132ns (91.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 16.226 - 16.002 ) 
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.359ns (routing 1.163ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.945ns (routing 1.062ns, distribution 0.883ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.359     0.453    Ad9229Core_b65/sampleClk
    SLICE_X81Y202        FDRE                                         r  Ad9229Core_b65/r_reg[parData][0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y202        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.552 r  Ad9229Core_b65/r_reg[parData][0][10]/Q
                         net (fo=1, routed)           1.158     1.710    adc_b65_par_data[0][10]
    SLICE_X81Y202        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.810 r  adc_b65_par_data[0]_inst__0/O
                         net (fo=2, routed)           0.974     2.784    u_ila_0/inst/ila_core_inst/TRIGGER_I[184]
    SLICE_X82Y215        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.945    16.226    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X82Y215        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8/CLK
                         clock pessimism             -0.222    16.004    
                         clock uncertainty           -0.191    15.813    
    SLICE_X82Y215        SRL16E (Setup_A5LUT_SLICEM_CLK_D)
                                                     -0.067    15.746    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8
  -------------------------------------------------------------------
                         required time                         15.746    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 12.962    

Slack (MET) :             13.041ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.246ns (10.982%)  route 1.994ns (89.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.250ns = ( 16.252 - 16.002 ) 
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.396ns (routing 1.163ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.971ns (routing 1.062ns, distribution 0.909ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.396     0.490    Ad9229Core_b65/sampleClk
    SLICE_X85Y226        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y226        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.588 r  Ad9229Core_b65/r_reg[parData][15][5]/Q
                         net (fo=1, routed)           0.591     1.179    adc_b65_par_data[15][5]
    SLICE_X85Y226        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.327 r  adc_b65_par_data[15]_inst__5/O
                         net (fo=2, routed)           1.403     2.730    u_ila_0/inst/ila_core_inst/TRIGGER_I[11]
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.971    16.252    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
                         clock pessimism             -0.222    16.030    
                         clock uncertainty           -0.191    15.839    
    SLICE_X85Y221        SRL16E (Setup_D5LUT_SLICEM_CLK_D)
                                                     -0.068    15.771    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8
  -------------------------------------------------------------------
                         required time                         15.771    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                 13.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][7][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.062ns (14.220%)  route 0.374ns (85.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.035ns
    Source Clock Delay      (SCD):    0.063ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.162ns (routing 0.598ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.669ns, distribution 0.581ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.162     0.063    Ad9229Core_b65/sampleClk
    SLICE_X75Y232        FDRE                                         r  Ad9229Core_b65/r_reg[parData][7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y232        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.103 r  Ad9229Core_b65/r_reg[parData][7][6]/Q
                         net (fo=1, routed)           0.358     0.461    adc_b65_par_data[7][6]
    SLICE_X78Y228        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.483 r  adc_b65_par_data[7]_inst__4/O
                         net (fo=2, routed)           0.016     0.499    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X78Y228        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.250     0.035    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X78Y228        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.136     0.171    
                         clock uncertainty            0.191     0.362    
    SLICE_X78Y228        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.408    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.060ns (13.636%)  route 0.380ns (86.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.056ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.155ns (routing 0.598ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.669ns, distribution 0.564ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.155     0.056    Ad9229Core_b65/sampleClk
    SLICE_X76Y214        FDRE                                         r  Ad9229Core_b65/r_reg[parData][5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y214        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.094 r  Ad9229Core_b65/r_reg[parData][5][0]/Q
                         net (fo=1, routed)           0.359     0.453    adc_b65_par_data[5][0]
    SLICE_X77Y214        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     0.475 r  adc_b65_par_data[5]_inst__10/O
                         net (fo=2, routed)           0.021     0.496    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X77Y214        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.233     0.018    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y214        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.136     0.154    
                         clock uncertainty            0.191     0.345    
    SLICE_X77Y214        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.391    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.061ns (14.770%)  route 0.352ns (85.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.092ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.191ns (routing 0.598ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.669ns, distribution 0.572ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.191     0.092    Ad9229Core_b65/sampleClk
    SLICE_X78Y219        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y219        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.131 r  Ad9229Core_b65/r_reg[parData][12][2]/Q
                         net (fo=1, routed)           0.335     0.466    adc_b65_par_data[12][2]
    SLICE_X78Y218        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     0.488 r  adc_b65_par_data[12]_inst__8/O
                         net (fo=2, routed)           0.017     0.505    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[2]
    SLICE_X78Y218        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.241     0.026    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X78Y218        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.136     0.162    
                         clock uncertainty            0.191     0.353    
    SLICE_X78Y218        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.400    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.061ns (13.407%)  route 0.394ns (86.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.159ns (routing 0.598ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.669ns, distribution 0.570ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.159     0.060    Ad9229Core_b65/sampleClk
    SLICE_X75Y223        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y223        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.099 r  Ad9229Core_b65/r_reg[parData][12][11]/Q
                         net (fo=1, routed)           0.374     0.473    adc_b65_par_data[12][11]
    SLICE_X77Y222        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     0.495 r  adc_b65_par_data[12]_inst/O
                         net (fo=2, routed)           0.020     0.515    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[5]
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.239     0.024    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.136     0.160    
                         clock uncertainty            0.191     0.351    
    SLICE_X77Y222        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.398    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.074ns (16.555%)  route 0.373ns (83.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.090ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.189ns (routing 0.598ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.669ns, distribution 0.572ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.189     0.090    Ad9229Core_b65/sampleClk
    SLICE_X78Y222        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y222        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.129 r  Ad9229Core_b65/r_reg[parData][12][3]/Q
                         net (fo=1, routed)           0.357     0.486    adc_b65_par_data[12][3]
    SLICE_X78Y218        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     0.521 r  adc_b65_par_data[12]_inst__7/O
                         net (fo=2, routed)           0.016     0.537    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[3]
    SLICE_X78Y218        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.241     0.026    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X78Y218        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.136     0.162    
                         clock uncertainty            0.191     0.353    
    SLICE_X78Y218        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.399    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.089ns (18.275%)  route 0.398ns (81.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.159ns (routing 0.598ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.669ns, distribution 0.570ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.159     0.060    Ad9229Core_b65/sampleClk
    SLICE_X75Y223        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y223        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.099 r  Ad9229Core_b65/r_reg[parData][12][9]/Q
                         net (fo=1, routed)           0.374     0.473    adc_b65_par_data[12][9]
    SLICE_X77Y222        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.050     0.523 r  adc_b65_par_data[12]_inst__1/O
                         net (fo=2, routed)           0.024     0.547    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[3]
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.239     0.024    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.136     0.160    
                         clock uncertainty            0.191     0.351    
    SLICE_X77Y222        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.398    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][13][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.062ns (12.863%)  route 0.420ns (87.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.050ns
    Source Clock Delay      (SCD):    0.094ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.193ns (routing 0.598ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.669ns, distribution 0.596ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.193     0.094    Ad9229Core_b65/sampleClk
    SLICE_X77Y219        FDRE                                         r  Ad9229Core_b65/r_reg[parData][13][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y219        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.133 r  Ad9229Core_b65/r_reg[parData][13][1]/Q
                         net (fo=1, routed)           0.163     0.296    adc_b65_par_data[13][1]
    SLICE_X77Y219        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.023     0.319 r  adc_b65_par_data[13]_inst__9/O
                         net (fo=2, routed)           0.257     0.576    u_ila_0/inst/ila_core_inst/TRIGGER_I[43]
    SLICE_X79Y218        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.265     0.050    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X79Y218        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/CLK
                         clock pessimism              0.136     0.186    
                         clock uncertainty            0.191     0.377    
    SLICE_X79Y218        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.046     0.423    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.051ns (11.039%)  route 0.411ns (88.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.087ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.186ns (routing 0.598ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.669ns, distribution 0.567ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.186     0.087    Ad9229Core_b65/sampleClk
    SLICE_X79Y212        FDRE                                         r  Ad9229Core_b65/r_reg[parData][4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y212        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.124 r  Ad9229Core_b65/r_reg[parData][4][7]/Q
                         net (fo=1, routed)           0.175     0.299    adc_b65_par_data[4][7]
    SLICE_X79Y212        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     0.313 r  adc_b65_par_data[4]_inst__3/O
                         net (fo=2, routed)           0.236     0.549    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[1]
    SLICE_X79Y212        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.236     0.021    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X79Y212        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.136     0.157    
                         clock uncertainty            0.191     0.348    
    SLICE_X79Y212        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.395    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.073ns (14.747%)  route 0.422ns (85.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.159ns (routing 0.598ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.669ns, distribution 0.570ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.159     0.060    Ad9229Core_b65/sampleClk
    SLICE_X74Y224        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y224        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.098 r  Ad9229Core_b65/r_reg[parData][12][10]/Q
                         net (fo=1, routed)           0.133     0.231    adc_b65_par_data[12][10]
    SLICE_X74Y224        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     0.266 r  adc_b65_par_data[12]_inst__0/O
                         net (fo=2, routed)           0.289     0.555    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[4]
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.239     0.024    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.136     0.160    
                         clock uncertainty            0.191     0.351    
    SLICE_X77Y222        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.397    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.059ns (11.730%)  route 0.444ns (88.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.034ns
    Source Clock Delay      (SCD):    0.063ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.162ns (routing 0.598ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.669ns, distribution 0.580ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.162     0.063    Ad9229Core_b65/sampleClk
    SLICE_X75Y232        FDRE                                         r  Ad9229Core_b65/r_reg[parData][7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y232        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.102 r  Ad9229Core_b65/r_reg[parData][7][1]/Q
                         net (fo=1, routed)           0.086     0.188    adc_b65_par_data[7][1]
    SLICE_X75Y232        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     0.208 r  adc_b65_par_data[7]_inst__9/O
                         net (fo=2, routed)           0.358     0.566    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X77Y228        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.249     0.034    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y228        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.136     0.170    
                         clock uncertainty            0.191     0.361    
    SLICE_X77Y228        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.407    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_62p5_adc_sample_clk_gen
  To Clock:  clk_out3_62p5_adc_sample_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       12.900ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.900ns  (required time - arrival time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.521ns (17.607%)  route 2.438ns (82.393%))
  Logic Levels:           3  (CARRY8=2 SRLC32E=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.226ns = ( 16.228 - 16.002 ) 
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.042ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.193ns (routing 1.165ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.947ns (routing 1.062ns, distribution 0.885ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.193     0.283    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X84Y229        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y229        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.379 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/Q
                         net (fo=3, routed)           1.311     1.690    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/I0
    SLICE_X85Y229        SRLC32E (Prop_A6LUT_SLICEM_A[0]_Q)
                                                      0.150     1.840 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.723     2.563    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X85Y230        CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.198     2.761 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.028     2.789    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X85Y231        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.077     2.866 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.376     3.242    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X85Y225        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.947    16.228    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X85Y225        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism             -0.042    16.186    
                         clock uncertainty           -0.071    16.115    
    SLICE_X85Y225        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    16.142    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                         16.142    
                         arrival time                          -3.242    
  -------------------------------------------------------------------
                         slack                                 12.900    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.278ns (11.780%)  route 2.082ns (88.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 16.267 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.062ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.443     2.689    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.986    16.267    Ad9229Core_b66/sampleClk
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][0]/C
                         clock pessimism             -0.086    16.181    
                         clock uncertainty           -0.071    16.110    
    SLICE_X92Y220        FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072    16.038    Ad9229Core_b66/r_reg[parData][0][0]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.278ns (11.780%)  route 2.082ns (88.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 16.267 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.062ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.443     2.689    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.986    16.267    Ad9229Core_b66/sampleClk
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][3]/C
                         clock pessimism             -0.086    16.181    
                         clock uncertainty           -0.071    16.110    
    SLICE_X92Y220        FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.072    16.038    Ad9229Core_b66/r_reg[parData][0][3]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][0][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.278ns (11.780%)  route 2.082ns (88.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 16.267 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.062ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.443     2.689    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.986    16.267    Ad9229Core_b66/sampleClk
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][4]/C
                         clock pessimism             -0.086    16.181    
                         clock uncertainty           -0.071    16.110    
    SLICE_X92Y220        FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.072    16.038    Ad9229Core_b66/r_reg[parData][0][4]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.349ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][0][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.278ns (11.780%)  route 2.082ns (88.220%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.265ns = ( 16.267 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.986ns (routing 1.062ns, distribution 0.924ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.443     2.689    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.986    16.267    Ad9229Core_b66/sampleClk
    SLICE_X92Y220        FDRE                                         r  Ad9229Core_b66/r_reg[parData][0][5]/C
                         clock pessimism             -0.086    16.181    
                         clock uncertainty           -0.071    16.110    
    SLICE_X92Y220        FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.072    16.038    Ad9229Core_b66/r_reg[parData][0][5]
  -------------------------------------------------------------------
                         required time                         16.038    
                         arrival time                          -2.689    
  -------------------------------------------------------------------
                         slack                                 13.349    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][4][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][1]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.121    
    SLICE_X93Y231        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.072    16.049    Ad9229Core_b66/r_reg[parData][4][1]
  -------------------------------------------------------------------
                         required time                         16.049    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][4][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][2]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.121    
    SLICE_X93Y231        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.072    16.049    Ad9229Core_b66/r_reg[parData][4][2]
  -------------------------------------------------------------------
                         required time                         16.049    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][4][5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][4][5]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.121    
    SLICE_X93Y231        FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.072    16.049    Ad9229Core_b66/r_reg[parData][4][5]
  -------------------------------------------------------------------
                         required time                         16.049    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][5][3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][5][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][5][3]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.121    
    SLICE_X93Y231        FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.072    16.049    Ad9229Core_b66/r_reg[parData][5][3]
  -------------------------------------------------------------------
                         required time                         16.049    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    

Slack (MET) :             13.355ns  (required time - arrival time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/r_reg[parData][5][4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.278ns (11.755%)  route 2.087ns (88.245%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.276ns = ( 16.278 - 16.002 ) 
    Source Clock Delay      (SCD):    0.329ns
    Clock Pessimism Removal (CPR):    -0.086ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.239ns (routing 1.165ns, distribution 1.074ns)
  Clock Net Delay (Destination): 1.997ns (routing 1.062ns, distribution 0.935ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.259    -1.938    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.910 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        2.239     0.329    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/sampleClk
    SLICE_X84Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y245        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.428 f  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/doutBInt_reg[4]/Q
                         net (fo=1, routed)           0.319     0.747    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/p_0_in[4]
    SLICE_X84Y245        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     0.863 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3/O
                         net (fo=4, routed)           0.320     1.183    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_3_n_0
    SLICE_X85Y241        LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.063     1.246 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/GEN_RAM.U_RAM/r[parData][7][11]_i_1/O
                         net (fo=96, routed)          1.448     2.694    Ad9229Core_b66/Ad9229Deserializer_INST_n_0
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][5][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.997    16.278    Ad9229Core_b66/sampleClk
    SLICE_X93Y231        FDRE                                         r  Ad9229Core_b66/r_reg[parData][5][4]/C
                         clock pessimism             -0.086    16.192    
                         clock uncertainty           -0.071    16.121    
    SLICE_X93Y231        FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072    16.049    Ad9229Core_b66/r_reg[parData][5][4]
  -------------------------------------------------------------------
                         required time                         16.049    
                         arrival time                          -2.694    
  -------------------------------------------------------------------
                         slack                                 13.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.857%)  route 0.080ns (57.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.070ns
    Source Clock Delay      (SCD):    0.042ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.143ns (routing 0.599ns, distribution 0.544ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.669ns, distribution 0.616ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.143     0.042    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X82Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y245        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.079 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/Q
                         net (fo=4, routed)           0.059     0.138    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]
    SLICE_X82Y246        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     0.161 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__0/O
                         net (fo=1, routed)           0.021     0.182    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X82Y246        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.285     0.070    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X82Y246        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.016     0.055    
                         clock uncertainty            0.071     0.125    
    SLICE_X82Y246        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.171    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.171    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.096ns (68.571%)  route 0.044ns (31.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.074ns
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.142ns (routing 0.599ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.669ns, distribution 0.620ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.142     0.041    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.080 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/Q
                         net (fo=8, routed)           0.038     0.118    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[6]
    SLICE_X95Y208        LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.057     0.175 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[9]_i_2/O
                         net (fo=1, routed)           0.006     0.181    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in[9]
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.289     0.074    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]/C
                         clock pessimism             -0.027     0.047    
                         clock uncertainty            0.071     0.118    
    SLICE_X95Y208        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.165    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.165    
                         arrival time                           0.181    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.061ns (41.497%)  route 0.086ns (58.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.094ns
    Source Clock Delay      (SCD):    0.063ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.164ns (routing 0.599ns, distribution 0.565ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.669ns, distribution 0.640ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.164     0.063    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X88Y248        FDRE                                         r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y248        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.102 r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]/Q
                         net (fo=12, routed)          0.060     0.162    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][1]_0[1]
    SLICE_X88Y250        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     0.184 r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1/O
                         net (fo=1, routed)           0.026     0.210    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X88Y250        FDRE                                         r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.309     0.094    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X88Y250        FDRE                                         r  Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.018     0.077    
                         clock uncertainty            0.071     0.148    
    SLICE_X88Y250        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     0.194    Ad9229Core_b66/GEN_DATA[7].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.194    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.080ns (50.314%)  route 0.079ns (49.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.083ns
    Source Clock Delay      (SCD):    0.049ns
    Clock Pessimism Removal (CPR):    0.015ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.150ns (routing 0.599ns, distribution 0.551ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.669ns, distribution 0.629ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.150     0.049    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X91Y233        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y233        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     0.088 r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]/Q
                         net (fo=4, routed)           0.058     0.146    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdAddr][3]
    SLICE_X91Y232        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     0.187 r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r[rdIndex][2]_i_1__2/O
                         net (fo=1, routed)           0.021     0.208    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/grayEncode[2]
    SLICE_X91Y232        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.298     0.083    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X91Y232        FDRE                                         r  Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]/C
                         clock pessimism             -0.015     0.069    
                         clock uncertainty            0.071     0.140    
    SLICE_X91Y232        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.186    Ad9229Core_b66/GEN_DATA[5].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[rdIndex][2]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.081ns (50.000%)  route 0.081ns (50.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.097ns
    Source Clock Delay      (SCD):    0.058ns
    Clock Pessimism Removal (CPR):    0.018ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.159ns (routing 0.599ns, distribution 0.560ns)
  Clock Net Delay (Destination): 1.312ns (routing 0.669ns, distribution 0.643ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.159     0.058    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X96Y247        FDRE                                         r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y247        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.098 r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/Q
                         net (fo=8, routed)           0.060     0.158    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[3]_7[2]
    SLICE_X96Y245        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     0.199 r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__12/O
                         net (fo=1, routed)           0.021     0.220    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X96Y245        FDRE                                         r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.312     0.097    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X96Y245        FDRE                                         r  Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.018     0.080    
                         clock uncertainty            0.071     0.150    
    SLICE_X96Y245        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.196    Ad9229Core_b66/GEN_DATA[3].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.220    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.041ns (20.500%)  route 0.159ns (79.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.083ns
    Source Clock Delay      (SCD):    0.044ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.145ns (routing 0.599ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.669ns, distribution 0.629ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.145     0.044    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/DESIGN_CLK_I
    SLICE_X95Y205        FDSE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y205        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.085 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]/Q
                         net (fo=89, routed)          0.159     0.244    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]
    SLICE_X94Y209        FDSE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.298     0.083    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/DESIGN_CLK_I
    SLICE_X94Y209        FDSE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]/C
                         clock pessimism              0.017     0.101    
                         clock uncertainty            0.071     0.172    
    SLICE_X94Y209        FDSE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.218    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.054ns (36.000%)  route 0.096ns (64.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.074ns
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.142ns (routing 0.599ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.669ns, distribution 0.620ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.142     0.041    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.080 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/Q
                         net (fo=6, routed)           0.081     0.161    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[5]
    SLICE_X95Y208        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.176 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[5]_i_1/O
                         net (fo=1, routed)           0.015     0.191    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in[5]
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.289     0.074    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]/C
                         clock pessimism             -0.027     0.047    
                         clock uncertainty            0.071     0.118    
    SLICE_X95Y208        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.164    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.091ns (42.130%)  route 0.125ns (57.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.087ns
    Source Clock Delay      (SCD):    0.059ns
    Clock Pessimism Removal (CPR):    -0.044ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.160ns (routing 0.599ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.669ns, distribution 0.633ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.160     0.059    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X94Y241        FDRE                                         r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y241        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     0.099 r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[3][2]/Q
                         net (fo=8, routed)           0.104     0.203    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[3]_7[2]
    SLICE_X93Y238        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.051     0.254 r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__11/O
                         net (fo=1, routed)           0.021     0.275    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X93Y238        FDRE                                         r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.302     0.087    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X93Y238        FDRE                                         r  Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism              0.044     0.131    
                         clock uncertainty            0.071     0.202    
    SLICE_X93Y238        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.248    Ad9229Core_b66/GEN_DATA[4].Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.248    
                         arrival time                           0.275    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.098ns (64.052%)  route 0.055ns (35.948%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.074ns
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.142ns (routing 0.599ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.289ns (routing 0.669ns, distribution 0.620ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.142     0.041    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y208        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.080 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[6]/Q
                         net (fo=8, routed)           0.038     0.118    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt[6]
    SLICE_X95Y208        LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     0.177 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt[8]_i_1/O
                         net (fo=1, routed)           0.017     0.194    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/p_0_in[8]
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.289     0.074    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X95Y208        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]/C
                         clock pessimism             -0.027     0.047    
                         clock uncertainty            0.071     0.118    
    SLICE_X95Y208        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.164    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.164    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out3_62p5_adc_sample_clk_gen rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.091ns (51.705%)  route 0.085ns (48.295%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.078ns
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.016ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.136ns (routing 0.599ns, distribution 0.537ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.669ns, distribution 0.624ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_62p5_adc_sample_clk_gen rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147    -1.118    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.101 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.136     0.035    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/sampleClk
    SLICE_X82Y247        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y247        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     0.075 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/GEN.SYNC_RST.crossDomainSyncReg_reg[1][2]/Q
                         net (fo=7, routed)           0.064     0.139    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/crossDomainSyncReg[1]_5[2]
    SLICE_X82Y245        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.051     0.190 r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_wrIndex/SYNC_RST.r[count][0]_i_1__16/O
                         net (fo=1, routed)           0.021     0.211    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]_0
    SLICE_X82Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.293     0.078    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/sampleClk
    SLICE_X82Y245        FDRE                                         r  Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]/C
                         clock pessimism             -0.016     0.063    
                         clock uncertainty            0.071     0.134    
    SLICE_X82Y245        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     0.180    Ad9229Core_b66/Ad9229Deserializer_INST/U_SyncFifo/GEN_ASYNC.FifoAsync_1/U_RD_FSM/SYNC_RST.r_reg[count][0]
  -------------------------------------------------------------------
                         required time                         -0.180    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.032    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_62p5_adc_sample_clk_gen_1
  To Clock:  clk_out3_62p5_adc_sample_clk_gen_1

Setup :            0  Failing Endpoints,  Worst Slack       12.433ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.433ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.870ns  (logic 0.194ns (6.760%)  route 2.676ns (93.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.250ns = ( 16.252 - 16.002 ) 
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.397ns (routing 1.163ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.971ns (routing 1.062ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.397     0.491    Ad9229Core_b65/sampleClk
    SLICE_X85Y227        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y227        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.585 r  Ad9229Core_b65/r_reg[parData][15][1]/Q
                         net (fo=1, routed)           0.776     1.361    adc_b65_par_data[15][1]
    SLICE_X85Y222        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.461 r  adc_b65_par_data[15]_inst__9/O
                         net (fo=2, routed)           1.900     3.361    u_ila_0/inst/ila_core_inst/TRIGGER_I[7]
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.971    16.252    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism             -0.222    16.030    
                         clock uncertainty           -0.191    15.840    
    SLICE_X85Y221        SRL16E (Setup_H6LUT_SLICEM_CLK_D)
                                                     -0.045    15.795    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         15.795    
                         arrival time                          -3.361    
  -------------------------------------------------------------------
                         slack                                 12.433    

Slack (MET) :             12.752ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.233ns (9.217%)  route 2.295ns (90.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.250ns = ( 16.252 - 16.002 ) 
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.397ns (routing 1.163ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.971ns (routing 1.062ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.397     0.491    Ad9229Core_b65/sampleClk
    SLICE_X85Y227        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.586 r  Ad9229Core_b65/r_reg[parData][15][3]/Q
                         net (fo=1, routed)           0.663     1.249    adc_b65_par_data[15][3]
    SLICE_X85Y227        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.138     1.387 r  adc_b65_par_data[15]_inst__7/O
                         net (fo=2, routed)           1.632     3.019    u_ila_0/inst/ila_core_inst/TRIGGER_I[9]
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.971    16.252    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8/CLK
                         clock pessimism             -0.222    16.030    
                         clock uncertainty           -0.191    15.840    
    SLICE_X85Y221        SRL16E (Setup_B5LUT_SLICEM_CLK_D)
                                                     -0.068    15.772    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][9]_srl8
  -------------------------------------------------------------------
                         required time                         15.772    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 12.752    

Slack (MET) :             12.756ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.619ns  (logic 0.382ns (14.586%)  route 2.237ns (85.414%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.249ns = ( 16.251 - 16.002 ) 
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.396ns (routing 1.163ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.062ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.396     0.490    Ad9229Core_b65/sampleClk
    SLICE_X85Y226        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y226        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.588 r  Ad9229Core_b65/r_reg[parData][15][5]/Q
                         net (fo=1, routed)           0.591     1.179    adc_b65_par_data[15][5]
    SLICE_X85Y226        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.327 r  adc_b65_par_data[15]_inst__5/O
                         net (fo=2, routed)           1.624     2.951    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[11]
    SLICE_X86Y221        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     3.087 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[11]_i_1/O
                         net (fo=1, routed)           0.022     3.109    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[11]
    SLICE_X86Y221        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.970    16.251    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y221        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism             -0.222    16.029    
                         clock uncertainty           -0.191    15.839    
    SLICE_X86Y221        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    15.866    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         15.866    
                         arrival time                          -3.109    
  -------------------------------------------------------------------
                         slack                                 12.756    

Slack (MET) :             12.782ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.591ns  (logic 0.315ns (12.157%)  route 2.276ns (87.843%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.465ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.248ns = ( 16.250 - 16.002 ) 
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.397ns (routing 1.163ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.969ns (routing 1.062ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.397     0.491    Ad9229Core_b65/sampleClk
    SLICE_X85Y227        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y227        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.585 r  Ad9229Core_b65/r_reg[parData][15][1]/Q
                         net (fo=1, routed)           0.776     1.361    adc_b65_par_data[15][1]
    SLICE_X85Y222        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.100     1.461 r  adc_b65_par_data[15]_inst__9/O
                         net (fo=2, routed)           1.477     2.938    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X86Y220        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.121     3.059 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[7]_i_1/O
                         net (fo=1, routed)           0.023     3.082    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[7]
    SLICE_X86Y220        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.969    16.250    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y220        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism             -0.222    16.028    
                         clock uncertainty           -0.191    15.838    
    SLICE_X86Y220        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    15.865    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         15.865    
                         arrival time                          -3.082    
  -------------------------------------------------------------------
                         slack                                 12.782    

Slack (MET) :             12.823ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][14][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 0.373ns (14.743%)  route 2.157ns (85.257%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.258ns = ( 16.260 - 16.002 ) 
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.427ns (routing 1.163ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.979ns (routing 1.062ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.427     0.521    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y233        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.617 r  Ad9229Core_b65/r_reg[parData][14][1]/Q
                         net (fo=1, routed)           0.543     1.160    adc_b65_par_data[14][1]
    SLICE_X86Y233        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.082     1.242 r  adc_b65_par_data[14]_inst__9/O
                         net (fo=2, routed)           1.576     2.818    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[1]
    SLICE_X87Y222        LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.195     3.013 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[1]_i_1/O
                         net (fo=1, routed)           0.038     3.051    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X87Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.979    16.260    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X87Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism             -0.222    16.038    
                         clock uncertainty           -0.191    15.848    
    SLICE_X87Y222        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027    15.875    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.875    
                         arrival time                          -3.051    
  -------------------------------------------------------------------
                         slack                                 12.823    

Slack (MET) :             12.896ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][14][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.328ns (13.410%)  route 2.118ns (86.590%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.247ns = ( 16.249 - 16.002 ) 
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.427ns (routing 1.163ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.968ns (routing 1.062ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.427     0.521    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y233        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     0.617 r  Ad9229Core_b65/r_reg[parData][14][5]/Q
                         net (fo=1, routed)           0.590     1.207    adc_b65_par_data[14][5]
    SLICE_X86Y233        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     1.246 r  adc_b65_par_data[14]_inst__5/O
                         net (fo=2, routed)           1.506     2.752    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[5]
    SLICE_X86Y219        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.193     2.945 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[5]_i_1/O
                         net (fo=1, routed)           0.022     2.967    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[5]
    SLICE_X86Y219        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.968    16.249    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y219        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism             -0.222    16.027    
                         clock uncertainty           -0.191    15.837    
    SLICE_X86Y219        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    15.864    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         15.864    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                 12.896    

Slack (MET) :             12.942ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][14][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.401ns  (logic 0.411ns (17.118%)  route 1.990ns (82.882%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.248ns = ( 16.250 - 16.002 ) 
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.427ns (routing 1.163ns, distribution 1.264ns)
  Clock Net Delay (Destination): 1.969ns (routing 1.062ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.427     0.521    Ad9229Core_b65/sampleClk
    SLICE_X86Y233        FDRE                                         r  Ad9229Core_b65/r_reg[parData][14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y233        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.620 r  Ad9229Core_b65/r_reg[parData][14][3]/Q
                         net (fo=1, routed)           0.358     0.978    adc_b65_par_data[14][3]
    SLICE_X86Y233        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     1.126 r  adc_b65_par_data[14]_inst__7/O
                         net (fo=2, routed)           1.610     2.736    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[3]
    SLICE_X86Y220        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     2.900 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[3]_i_1/O
                         net (fo=1, routed)           0.022     2.922    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[3]
    SLICE_X86Y220        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.969    16.250    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y220        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism             -0.222    16.028    
                         clock uncertainty           -0.191    15.838    
    SLICE_X86Y220        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    15.865    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         15.865    
                         arrival time                          -2.922    
  -------------------------------------------------------------------
                         slack                                 12.942    

Slack (MET) :             12.947ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.428ns (17.635%)  route 1.999ns (82.365%))
  Logic Levels:           2  (LUT1=1 LUT3=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.249ns = ( 16.251 - 16.002 ) 
    Source Clock Delay      (SCD):    0.491ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.397ns (routing 1.163ns, distribution 1.234ns)
  Clock Net Delay (Destination): 1.970ns (routing 1.062ns, distribution 0.908ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.397     0.491    Ad9229Core_b65/sampleClk
    SLICE_X85Y227        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y227        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.586 r  Ad9229Core_b65/r_reg[parData][15][3]/Q
                         net (fo=1, routed)           0.663     1.249    adc_b65_par_data[15][3]
    SLICE_X85Y227        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.138     1.387 r  adc_b65_par_data[15]_inst__7/O
                         net (fo=2, routed)           1.313     2.700    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[9]
    SLICE_X86Y221        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.195     2.895 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[9]_i_1/O
                         net (fo=1, routed)           0.023     2.918    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[9]
    SLICE_X86Y221        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.970    16.251    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X86Y221        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism             -0.222    16.029    
                         clock uncertainty           -0.191    15.839    
    SLICE_X86Y221        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.027    15.866    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         15.866    
                         arrival time                          -2.918    
  -------------------------------------------------------------------
                         slack                                 12.947    

Slack (MET) :             12.962ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 0.199ns (8.537%)  route 2.132ns (91.463%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.224ns = ( 16.226 - 16.002 ) 
    Source Clock Delay      (SCD):    0.453ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.359ns (routing 1.163ns, distribution 1.196ns)
  Clock Net Delay (Destination): 1.945ns (routing 1.062ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.359     0.453    Ad9229Core_b65/sampleClk
    SLICE_X81Y202        FDRE                                         r  Ad9229Core_b65/r_reg[parData][0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y202        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     0.552 r  Ad9229Core_b65/r_reg[parData][0][10]/Q
                         net (fo=1, routed)           1.158     1.710    adc_b65_par_data[0][10]
    SLICE_X81Y202        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.100     1.810 r  adc_b65_par_data[0]_inst__0/O
                         net (fo=2, routed)           0.974     2.784    u_ila_0/inst/ila_core_inst/TRIGGER_I[184]
    SLICE_X82Y215        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.945    16.226    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X82Y215        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8/CLK
                         clock pessimism             -0.222    16.004    
                         clock uncertainty           -0.191    15.814    
    SLICE_X82Y215        SRL16E (Setup_A5LUT_SLICEM_CLK_D)
                                                     -0.067    15.747    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8
  -------------------------------------------------------------------
                         required time                         15.747    
                         arrival time                          -2.784    
  -------------------------------------------------------------------
                         slack                                 12.962    

Slack (MET) :             13.041ns  (required time - arrival time)
  Source:                 Ad9229Core_b65/r_reg[parData][15][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.002ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@16.002ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.246ns (10.982%)  route 1.994ns (89.018%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.250ns = ( 16.252 - 16.002 ) 
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.222ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.396ns (routing 1.163ns, distribution 1.233ns)
  Clock Net Delay (Destination): 1.971ns (routing 1.062ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.714     0.714 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.764    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.764 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.417     1.181    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.378    -2.197 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.263    -1.934    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.906 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         2.396     0.490    Ad9229Core_b65/sampleClk
    SLICE_X85Y226        FDRE                                         r  Ad9229Core_b65/r_reg[parData][15][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y226        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.588 r  Ad9229Core_b65/r_reg[parData][15][5]/Q
                         net (fo=1, routed)           0.591     1.179    adc_b65_par_data[15][5]
    SLICE_X85Y226        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.327 r  adc_b65_par_data[15]_inst__5/O
                         net (fo=2, routed)           1.403     2.730    u_ila_0/inst/ila_core_inst/TRIGGER_I[11]
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                     16.002    16.002 r  
    AB8                                               0.000    16.002 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000    16.002    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.579    16.581 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    16.621    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    16.621 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.363    16.984    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.957    14.027 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.230    14.257    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    14.281 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.971    16.252    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X85Y221        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
                         clock pessimism             -0.222    16.030    
                         clock uncertainty           -0.191    15.840    
    SLICE_X85Y221        SRL16E (Setup_D5LUT_SLICEM_CLK_D)
                                                     -0.068    15.772    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8
  -------------------------------------------------------------------
                         required time                         15.772    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                 13.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][7][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.062ns (14.220%)  route 0.374ns (85.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.035ns
    Source Clock Delay      (SCD):    0.063ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.162ns (routing 0.598ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.250ns (routing 0.669ns, distribution 0.581ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.162     0.063    Ad9229Core_b65/sampleClk
    SLICE_X75Y232        FDRE                                         r  Ad9229Core_b65/r_reg[parData][7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y232        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.103 r  Ad9229Core_b65/r_reg[parData][7][6]/Q
                         net (fo=1, routed)           0.358     0.461    adc_b65_par_data[7][6]
    SLICE_X78Y228        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     0.483 r  adc_b65_par_data[7]_inst__4/O
                         net (fo=2, routed)           0.016     0.499    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X78Y228        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.250     0.035    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X78Y228        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.136     0.171    
                         clock uncertainty            0.191     0.362    
    SLICE_X78Y228        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.408    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.408    
                         arrival time                           0.499    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][5][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.060ns (13.636%)  route 0.380ns (86.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.056ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.155ns (routing 0.598ns, distribution 0.557ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.669ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.155     0.056    Ad9229Core_b65/sampleClk
    SLICE_X76Y214        FDRE                                         r  Ad9229Core_b65/r_reg[parData][5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y214        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.094 r  Ad9229Core_b65/r_reg[parData][5][0]/Q
                         net (fo=1, routed)           0.359     0.453    adc_b65_par_data[5][0]
    SLICE_X77Y214        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     0.475 r  adc_b65_par_data[5]_inst__10/O
                         net (fo=2, routed)           0.021     0.496    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[6]
    SLICE_X77Y214        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.233     0.018    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y214        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.136     0.154    
                         clock uncertainty            0.191     0.345    
    SLICE_X77Y214        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.391    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.391    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.061ns (14.770%)  route 0.352ns (85.230%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.092ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.191ns (routing 0.598ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.669ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.191     0.092    Ad9229Core_b65/sampleClk
    SLICE_X78Y219        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y219        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.131 r  Ad9229Core_b65/r_reg[parData][12][2]/Q
                         net (fo=1, routed)           0.335     0.466    adc_b65_par_data[12][2]
    SLICE_X78Y218        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     0.488 r  adc_b65_par_data[12]_inst__8/O
                         net (fo=2, routed)           0.017     0.505    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[2]
    SLICE_X78Y218        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.241     0.026    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X78Y218        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.136     0.162    
                         clock uncertainty            0.191     0.353    
    SLICE_X78Y218        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.400    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.505    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.061ns (13.407%)  route 0.394ns (86.593%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.159ns (routing 0.598ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.669ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.159     0.060    Ad9229Core_b65/sampleClk
    SLICE_X75Y223        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y223        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.099 r  Ad9229Core_b65/r_reg[parData][12][11]/Q
                         net (fo=1, routed)           0.374     0.473    adc_b65_par_data[12][11]
    SLICE_X77Y222        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     0.495 r  adc_b65_par_data[12]_inst/O
                         net (fo=2, routed)           0.020     0.515    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[5]
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.239     0.024    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.136     0.160    
                         clock uncertainty            0.191     0.351    
    SLICE_X77Y222        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     0.398    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.074ns (16.555%)  route 0.373ns (83.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.026ns
    Source Clock Delay      (SCD):    0.090ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.189ns (routing 0.598ns, distribution 0.591ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.669ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.189     0.090    Ad9229Core_b65/sampleClk
    SLICE_X78Y222        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y222        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.129 r  Ad9229Core_b65/r_reg[parData][12][3]/Q
                         net (fo=1, routed)           0.357     0.486    adc_b65_par_data[12][3]
    SLICE_X78Y218        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     0.521 r  adc_b65_par_data[12]_inst__7/O
                         net (fo=2, routed)           0.016     0.537    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[3]
    SLICE_X78Y218        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.241     0.026    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X78Y218        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.136     0.162    
                         clock uncertainty            0.191     0.353    
    SLICE_X78Y218        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.399    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.399    
                         arrival time                           0.537    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.089ns (18.275%)  route 0.398ns (81.725%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.159ns (routing 0.598ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.669ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.159     0.060    Ad9229Core_b65/sampleClk
    SLICE_X75Y223        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y223        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.099 r  Ad9229Core_b65/r_reg[parData][12][9]/Q
                         net (fo=1, routed)           0.374     0.473    adc_b65_par_data[12][9]
    SLICE_X77Y222        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.050     0.523 r  adc_b65_par_data[12]_inst__1/O
                         net (fo=2, routed)           0.024     0.547    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[3]
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.239     0.024    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.136     0.160    
                         clock uncertainty            0.191     0.351    
    SLICE_X77Y222        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.398    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.398    
                         arrival time                           0.547    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][13][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.062ns (12.863%)  route 0.420ns (87.137%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.050ns
    Source Clock Delay      (SCD):    0.094ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.193ns (routing 0.598ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.265ns (routing 0.669ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.193     0.094    Ad9229Core_b65/sampleClk
    SLICE_X77Y219        FDRE                                         r  Ad9229Core_b65/r_reg[parData][13][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y219        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.133 r  Ad9229Core_b65/r_reg[parData][13][1]/Q
                         net (fo=1, routed)           0.163     0.296    adc_b65_par_data[13][1]
    SLICE_X77Y219        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.023     0.319 r  adc_b65_par_data[13]_inst__9/O
                         net (fo=2, routed)           0.257     0.576    u_ila_0/inst/ila_core_inst/TRIGGER_I[43]
    SLICE_X79Y218        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.265     0.050    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X79Y218        SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8/CLK
                         clock pessimism              0.136     0.186    
                         clock uncertainty            0.191     0.377    
    SLICE_X79Y218        SRL16E (Hold_D5LUT_SLICEM_CLK_D)
                                                      0.046     0.423    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][43]_srl8
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][4][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.051ns (11.039%)  route 0.411ns (88.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.087ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.186ns (routing 0.598ns, distribution 0.588ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.669ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.186     0.087    Ad9229Core_b65/sampleClk
    SLICE_X79Y212        FDRE                                         r  Ad9229Core_b65/r_reg[parData][4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y212        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.124 r  Ad9229Core_b65/r_reg[parData][4][7]/Q
                         net (fo=1, routed)           0.175     0.299    adc_b65_par_data[4][7]
    SLICE_X79Y212        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     0.313 r  adc_b65_par_data[4]_inst__3/O
                         net (fo=2, routed)           0.236     0.549    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[1]
    SLICE_X79Y212        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.236     0.021    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X79Y212        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.136     0.157    
                         clock uncertainty            0.191     0.348    
    SLICE_X79Y212        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     0.395    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[11].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.549    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][12][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.073ns (14.747%)  route 0.422ns (85.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.024ns
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.159ns (routing 0.598ns, distribution 0.561ns)
  Clock Net Delay (Destination): 1.239ns (routing 0.669ns, distribution 0.570ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.159     0.060    Ad9229Core_b65/sampleClk
    SLICE_X74Y224        FDRE                                         r  Ad9229Core_b65/r_reg[parData][12][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y224        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.098 r  Ad9229Core_b65/r_reg[parData][12][10]/Q
                         net (fo=1, routed)           0.133     0.231    adc_b65_par_data[12][10]
    SLICE_X74Y224        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     0.266 r  adc_b65_par_data[12]_inst__0/O
                         net (fo=2, routed)           0.289     0.555    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[4]
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.239     0.024    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y222        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.136     0.160    
                         clock uncertainty            0.191     0.351    
    SLICE_X77Y222        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     0.397    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.397    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Ad9229Core_b65/r_reg[parData][7][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_62p5_adc_sample_clk_gen_1  {rise@0.000ns fall@8.001ns period=16.002ns})
  Path Group:             clk_out3_62p5_adc_sample_clk_gen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_62p5_adc_sample_clk_gen_1 rise@0.000ns - clk_out2_62p5_adc_sample_clk_gen_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.059ns (11.730%)  route 0.444ns (88.270%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.034ns
    Source Clock Delay      (SCD):    0.063ns
    Clock Pessimism Removal (CPR):    -0.136ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.122ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.162ns (routing 0.598ns, distribution 0.564ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.669ns, distribution 0.580ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.299     0.299 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.339    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.339 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.542    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.265 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -1.116    serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen
    BUFGCE_X0Y25         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.099 r  serdes_clock_b65/inst/clkout2_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=951, routed)         1.162     0.063    Ad9229Core_b65/sampleClk
    SLICE_X75Y232        FDRE                                         r  Ad9229Core_b65/r_reg[parData][7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y232        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.102 r  Ad9229Core_b65/r_reg[parData][7][1]/Q
                         net (fo=1, routed)           0.086     0.188    adc_b65_par_data[7][1]
    SLICE_X75Y232        LUT1 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.020     0.208 r  adc_b65_par_data[7]_inst__9/O
                         net (fo=2, routed)           0.358     0.566    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[7]
    SLICE_X77Y228        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_62p5_adc_sample_clk_gen_1 rise edge)
                                                      0.000     0.000 r  
    AB8                                               0.000     0.000 r  ADC_DATA1_DCLK_p (INOUT)
                         net (fo=0)                   0.000     0.000    serdes_clock_b65/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.404     0.404 r  serdes_clock_b65/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.454    serdes_clock_b65/inst/clkin1_ibufds/OUT
    AB8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.454 r  serdes_clock_b65/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.684    serdes_clock_b65/inst/clk_in1_adc_sample_clk_gen
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.085    -1.401 r  serdes_clock_b65/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167    -1.234    serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen
    BUFGCE_X0Y24         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.215 r  serdes_clock_b65/inst/clkout3_buf/O
    X2Y3 (CLOCK_ROOT)    net (fo=1915, routed)        1.249     0.034    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X77Y228        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.136     0.170    
                         clock uncertainty            0.191     0.361    
    SLICE_X77Y228        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.407    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.407    
                         arrival time                           0.566    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.496ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.496ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.531ns  (logic 0.093ns (17.514%)  route 0.438ns (82.486%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y194                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X90Y194        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.438     0.531    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X90Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y194        FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  9.496    

Slack (MET) :             9.559ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.468ns  (logic 0.096ns (20.513%)  route 0.372ns (79.487%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y202                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X89Y202        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.372     0.468    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X88Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y198        FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.468    
  -------------------------------------------------------------------
                         slack                                  9.559    

Slack (MET) :             9.620ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.407ns  (logic 0.098ns (24.079%)  route 0.309ns (75.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y193                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X90Y193        FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     0.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.309     0.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X90Y193        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y193        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  9.620    

Slack (MET) :             9.623ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.404ns  (logic 0.093ns (23.020%)  route 0.311ns (76.980%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y197                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X88Y197        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.311     0.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X88Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y197        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  9.623    

Slack (MET) :             9.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.348ns  (logic 0.095ns (27.299%)  route 0.253ns (72.701%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y200                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X88Y200        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.253     0.348    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X88Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y198        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  9.679    

Slack (MET) :             9.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.334ns  (logic 0.096ns (28.743%)  route 0.238ns (71.257%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y194                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X90Y194        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.238     0.334    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X90Y194        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y194        FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  9.693    

Slack (MET) :             9.698ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.329ns  (logic 0.096ns (29.179%)  route 0.233ns (70.821%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y193                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X90Y193        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.096     0.096 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.233     0.329    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X90Y193        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X90Y193        FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  9.698    

Slack (MET) :             9.749ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.278ns  (logic 0.095ns (34.173%)  route 0.183ns (65.827%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y197                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X88Y197        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.183     0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X88Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X88Y198        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    10.027    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.027    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  9.749    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.672ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.278ns (28.195%)  route 0.708ns (71.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 11.839 - 10.000 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.938ns (routing 0.418ns, distribution 1.520ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.378ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.938     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X94Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.279     2.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X94Y197        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     2.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.429     3.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X92Y194        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.709    11.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y194        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.149    11.988    
                         clock uncertainty           -0.160    11.828    
    SLICE_X92Y194        FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.072    11.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.756    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                  8.672    

Slack (MET) :             8.672ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.278ns (28.195%)  route 0.708ns (71.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 11.839 - 10.000 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.938ns (routing 0.418ns, distribution 1.520ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.378ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.938     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X94Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.279     2.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X94Y197        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     2.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.429     3.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X92Y194        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.709    11.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y194        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.149    11.988    
                         clock uncertainty           -0.160    11.828    
    SLICE_X92Y194        FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.072    11.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.756    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                  8.672    

Slack (MET) :             8.672ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.278ns (28.195%)  route 0.708ns (71.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 11.839 - 10.000 ) 
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.938ns (routing 0.418ns, distribution 1.520ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.378ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.938     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X94Y197        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.197 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.279     2.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X94Y197        LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.179     2.655 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.429     3.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X92Y194        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.709    11.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X92Y194        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism              0.149    11.988    
                         clock uncertainty           -0.160    11.828    
    SLICE_X92Y194        FDPE (Recov_FFF_SLICEL_C_PRE)
                                                     -0.072    11.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.756    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                  8.672    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.276ns (29.331%)  route 0.665ns (70.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 11.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.418ns, distribution 1.495ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.378ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.913     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X89Y201        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y201        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.282     2.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X89Y201        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.383     3.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X90Y201        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.695    11.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.149    11.974    
                         clock uncertainty           -0.160    11.814    
    SLICE_X90Y201        FDPE (Recov_EFF_SLICEM_C_PRE)
                                                     -0.072    11.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.276ns (29.331%)  route 0.665ns (70.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 11.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.418ns, distribution 1.495ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.378ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.913     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X89Y201        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y201        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.282     2.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X89Y201        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.383     3.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X90Y201        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.695    11.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.149    11.974    
                         clock uncertainty           -0.160    11.814    
    SLICE_X90Y201        FDPE (Recov_EFF2_SLICEM_C_PRE)
                                                     -0.072    11.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.941ns  (logic 0.276ns (29.331%)  route 0.665ns (70.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.825ns = ( 11.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.073ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.418ns, distribution 1.495ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.378ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.913     2.073    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X89Y201        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y201        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.172 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.282     2.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X89Y201        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     2.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.383     3.014    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X90Y201        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.695    11.825    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.149    11.974    
                         clock uncertainty           -0.160    11.814    
    SLICE_X90Y201        FDPE (Recov_FFF_SLICEM_C_PRE)
                                                     -0.072    11.742    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.742    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.096ns (11.047%)  route 0.773ns (88.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.828ns = ( 11.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.418ns, distribution 1.518ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.378ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.936     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y195        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.773     2.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X94Y198        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.698    11.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X94Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism              0.149    11.977    
                         clock uncertainty           -0.160    11.817    
    SLICE_X94Y198        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.072    11.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                          -2.965    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.096ns (11.047%)  route 0.773ns (88.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.828ns = ( 11.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.418ns, distribution 1.518ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.378ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.936     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y195        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.773     2.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X94Y198        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.698    11.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X94Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]/C
                         clock pessimism              0.149    11.977    
                         clock uncertainty           -0.160    11.817    
    SLICE_X94Y198        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.072    11.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[1]
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                          -2.965    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.780ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.096ns (11.047%)  route 0.773ns (88.953%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.828ns = ( 11.828 - 10.000 ) 
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.418ns, distribution 1.518ns)
  Clock Net Delay (Destination): 1.698ns (routing 0.378ns, distribution 1.320ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.936     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y195        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.773     2.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X94Y198        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.698    11.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X94Y198        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[2]/C
                         clock pessimism              0.149    11.977    
                         clock uncertainty           -0.160    11.817    
    SLICE_X94Y198        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072    11.745    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         11.745    
                         arrival time                          -2.965    
  -------------------------------------------------------------------
                         slack                                  8.780    

Slack (MET) :             8.869ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.096ns (12.137%)  route 0.695ns (87.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 11.839 - 10.000 ) 
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.418ns, distribution 1.518ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.378ns, distribution 1.331ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.131     0.131    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.160 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.936     2.096    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y195        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.192 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.695     2.887    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X93Y197        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103    10.103    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.130 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.709    11.839    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X93Y197        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.149    11.988    
                         clock uncertainty           -0.160    11.828    
    SLICE_X93Y197        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072    11.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.756    
                         arrival time                          -2.887    
  -------------------------------------------------------------------
                         slack                                  8.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.658%)  route 0.113ns (74.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.981ns (routing 0.212ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.237ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       0.981     1.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y195        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.113 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.113     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X93Y195        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.112     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X93Y195        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism             -0.089     1.139    
    SLICE_X93Y195        FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.658%)  route 0.113ns (74.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.981ns (routing 0.212ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.237ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       0.981     1.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y195        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.113 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.113     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X93Y195        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.112     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X93Y195        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism             -0.089     1.139    
    SLICE_X93Y195        FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.658%)  route 0.113ns (74.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.981ns (routing 0.212ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.237ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       0.981     1.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y195        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.113 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.113     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X93Y195        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.112     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X93Y195        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg/C
                         clock pessimism             -0.089     1.139    
    SLICE_X93Y195        FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_read_mode_reg
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.039ns (25.658%)  route 0.113ns (74.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.981ns (routing 0.212ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.237ns, distribution 0.875ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       0.981     1.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y195        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.113 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.113     1.226    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X93Y195        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.112     1.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X93Y195        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.089     1.139    
    SLICE_X93Y195        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.119    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.828%)  route 0.112ns (74.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.227ns
    Source Clock Delay      (SCD):    1.074ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.981ns (routing 0.212ns, distribution 0.769ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.237ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       0.981     1.074    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X92Y195        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y195        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.113 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=174, routed)         0.112     1.225    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X93Y195        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.111     1.227    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X93Y195        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism             -0.089     1.138    
    SLICE_X93Y195        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     1.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.039ns (29.545%)  route 0.093ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    1.069ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.976ns (routing 0.212ns, distribution 0.764ns)
  Clock Net Delay (Destination): 1.086ns (routing 0.237ns, distribution 0.849ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       0.976     1.069    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y201        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.108 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.093     1.201    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X89Y201        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.086     1.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X89Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.090     1.112    
    SLICE_X89Y201        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.092    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    1.077ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Net Delay (Source):      0.984ns (routing 0.212ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.107ns (routing 0.237ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       0.984     1.077    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X88Y196        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y196        FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.116 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.120     1.236    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X94Y196        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.107     1.223    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X94Y196        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.089     1.134    
    SLICE_X94Y196        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.114    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.114    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.037ns (23.718%)  route 0.119ns (76.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.975ns (routing 0.212ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.237ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       0.975     1.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y201        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.105 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.119     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X89Y200        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.095     1.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X89Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.090     1.121    
    SLICE_X89Y200        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     1.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.037ns (23.718%)  route 0.119ns (76.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.975ns (routing 0.212ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.237ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       0.975     1.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y201        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.105 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.119     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X89Y200        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.095     1.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X89Y200        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.090     1.121    
    SLICE_X89Y200        FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     1.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.037ns (23.718%)  route 0.119ns (76.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    1.068ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Net Delay (Source):      0.975ns (routing 0.212ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.095ns (routing 0.237ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.076     0.076    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.093 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       0.975     1.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y201        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y201        FDPE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.105 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.119     1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X89Y200        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.098     0.098    MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y56        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.116 r  MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=19061, routed)       1.095     1.211    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X89Y200        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.090     1.121    
    SLICE_X89Y200        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.649ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.649ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.385ns (18.386%)  route 1.709ns (81.614%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 52.473 - 50.000 ) 
    Source Clock Delay      (SCD):    6.958ns
    Clock Pessimism Removal (CPR):    4.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.185ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.170ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.307     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.323     6.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     7.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.194     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y100        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     7.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.236     7.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y103        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.118     7.773 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.279     9.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158    52.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.335    56.808    
                         clock uncertainty           -0.035    56.773    
    SLICE_X90Y196        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072    56.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         56.701    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                 47.649    

Slack (MET) :             47.649ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.385ns (18.386%)  route 1.709ns (81.614%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 52.473 - 50.000 ) 
    Source Clock Delay      (SCD):    6.958ns
    Clock Pessimism Removal (CPR):    4.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.185ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.170ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.307     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.323     6.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     7.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.194     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y100        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     7.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.236     7.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y103        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.118     7.773 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.279     9.052    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158    52.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.335    56.808    
                         clock uncertainty           -0.035    56.773    
    SLICE_X90Y196        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.072    56.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         56.701    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                 47.649    

Slack (MET) :             47.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.385ns (18.403%)  route 1.707ns (81.597%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 52.473 - 50.000 ) 
    Source Clock Delay      (SCD):    6.958ns
    Clock Pessimism Removal (CPR):    4.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.185ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.170ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.307     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.323     6.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     7.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.194     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y100        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     7.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.236     7.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y103        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.118     7.773 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.277     9.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158    52.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.335    56.808    
                         clock uncertainty           -0.035    56.773    
    SLICE_X90Y196        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072    56.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         56.701    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 47.651    

Slack (MET) :             47.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.385ns (18.403%)  route 1.707ns (81.597%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 52.473 - 50.000 ) 
    Source Clock Delay      (SCD):    6.958ns
    Clock Pessimism Removal (CPR):    4.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.185ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.170ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.307     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.323     6.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     7.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.194     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y100        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     7.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.236     7.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y103        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.118     7.773 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.277     9.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158    52.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.335    56.808    
                         clock uncertainty           -0.035    56.773    
    SLICE_X90Y196        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072    56.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         56.701    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 47.651    

Slack (MET) :             47.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.385ns (18.403%)  route 1.707ns (81.597%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 52.473 - 50.000 ) 
    Source Clock Delay      (SCD):    6.958ns
    Clock Pessimism Removal (CPR):    4.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.185ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.170ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.307     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.323     6.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     7.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.194     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y100        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     7.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.236     7.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y103        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.118     7.773 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.277     9.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158    52.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.335    56.808    
                         clock uncertainty           -0.035    56.773    
    SLICE_X90Y196        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072    56.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         56.701    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 47.651    

Slack (MET) :             47.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.385ns (18.403%)  route 1.707ns (81.597%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 52.473 - 50.000 ) 
    Source Clock Delay      (SCD):    6.958ns
    Clock Pessimism Removal (CPR):    4.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.185ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.170ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.307     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.323     6.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     7.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.194     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y100        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     7.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.236     7.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y103        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.118     7.773 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.277     9.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158    52.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.335    56.808    
                         clock uncertainty           -0.035    56.773    
    SLICE_X90Y196        FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072    56.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         56.701    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 47.651    

Slack (MET) :             47.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.385ns (18.403%)  route 1.707ns (81.597%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 52.473 - 50.000 ) 
    Source Clock Delay      (SCD):    6.958ns
    Clock Pessimism Removal (CPR):    4.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.185ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.170ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.307     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.323     6.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     7.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.194     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y100        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     7.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.236     7.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y103        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.118     7.773 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.277     9.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158    52.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.335    56.808    
                         clock uncertainty           -0.035    56.773    
    SLICE_X90Y196        FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072    56.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         56.701    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 47.651    

Slack (MET) :             47.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.385ns (18.403%)  route 1.707ns (81.597%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 52.473 - 50.000 ) 
    Source Clock Delay      (SCD):    6.958ns
    Clock Pessimism Removal (CPR):    4.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.185ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.170ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.307     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.323     6.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     7.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.194     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y100        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     7.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.236     7.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y103        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.118     7.773 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.277     9.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158    52.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.335    56.808    
                         clock uncertainty           -0.035    56.773    
    SLICE_X90Y196        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.072    56.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         56.701    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 47.651    

Slack (MET) :             47.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.385ns (18.403%)  route 1.707ns (81.597%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 52.473 - 50.000 ) 
    Source Clock Delay      (SCD):    6.958ns
    Clock Pessimism Removal (CPR):    4.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.185ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.170ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.307     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.323     6.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     7.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.194     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y100        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     7.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.236     7.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y103        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.118     7.773 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.277     9.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158    52.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.335    56.808    
                         clock uncertainty           -0.035    56.773    
    SLICE_X90Y196        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072    56.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         56.701    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 47.651    

Slack (MET) :             47.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.385ns (18.403%)  route 1.707ns (81.597%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 52.473 - 50.000 ) 
    Source Clock Delay      (SCD):    6.958ns
    Clock Pessimism Removal (CPR):    4.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.323ns (routing 0.185ns, distribution 1.138ns)
  Clock Net Delay (Destination): 1.158ns (routing 0.170ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.307     5.607    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.635 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.323     6.958    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X87Y100        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     7.051 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.194     7.245    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X87Y100        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.174     7.419 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.236     7.655    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X88Y103        LUT4 (Prop_H5LUT_SLICEM_I3_O)
                                                      0.118     7.773 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.277     9.050    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X90Y196        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.826    51.291    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.315 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         1.158    52.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y196        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.335    56.808    
                         clock uncertainty           -0.035    56.773    
    SLICE_X90Y196        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.072    56.701    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         56.701    
                         arrival time                          -9.050    
  -------------------------------------------------------------------
                         slack                                 47.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.038ns (32.479%)  route 0.079ns (67.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.963ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    4.140ns
  Clock Net Delay (Source):      0.696ns (routing 0.097ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.792ns (routing 0.108ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.634     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.696     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y192        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y192        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.079     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X88Y192        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.852     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.792     5.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X88Y192        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -4.140     1.823    
    SLICE_X88Y192        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.803    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.038ns (26.207%)  route 0.107ns (73.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.973ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    4.133ns
  Clock Net Delay (Source):      0.696ns (routing 0.097ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.802ns (routing 0.108ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.634     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.696     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y192        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y192        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     1.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X88Y193        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.852     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.802     5.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X88Y193        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -4.133     1.840    
    SLICE_X88Y193        FDPE (Remov_AFF_SLICEM_C_PRE)
                                                     -0.020     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.038ns (26.207%)  route 0.107ns (73.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.973ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    4.133ns
  Clock Net Delay (Source):      0.696ns (routing 0.097ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.802ns (routing 0.108ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.634     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.696     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y192        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y192        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     1.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X88Y193        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.852     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.802     5.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X88Y193        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -4.133     1.840    
    SLICE_X88Y193        FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.038ns (26.207%)  route 0.107ns (73.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.973ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    4.133ns
  Clock Net Delay (Source):      0.696ns (routing 0.097ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.802ns (routing 0.108ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.634     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.696     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y192        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y192        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     1.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X88Y193        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.852     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.802     5.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X88Y193        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -4.133     1.840    
    SLICE_X88Y193        FDPE (Remov_AFF2_SLICEM_C_PRE)
                                                     -0.020     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.038ns (26.207%)  route 0.107ns (73.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.973ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    4.133ns
  Clock Net Delay (Source):      0.696ns (routing 0.097ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.802ns (routing 0.108ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.634     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.696     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y192        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y192        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     1.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X88Y193        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.852     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.802     5.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X88Y193        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -4.133     1.840    
    SLICE_X88Y193        FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.038ns (26.207%)  route 0.107ns (73.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.973ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    4.133ns
  Clock Net Delay (Source):      0.696ns (routing 0.097ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.802ns (routing 0.108ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.634     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.696     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y192        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y192        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.107     1.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X88Y193        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.852     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.802     5.973    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X88Y193        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -4.133     1.840    
    SLICE_X88Y193        FDPE (Remov_BFF_SLICEM_C_PRE)
                                                     -0.020     1.820    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.038ns (26.389%)  route 0.106ns (73.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.971ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    4.133ns
  Clock Net Delay (Source):      0.696ns (routing 0.097ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.108ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.634     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.696     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y192        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y192        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.106     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X88Y193        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.852     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.800     5.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X88Y193        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -4.133     1.838    
    SLICE_X88Y193        FDPE (Remov_HFF2_SLICEM_C_PRE)
                                                     -0.020     1.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.038ns (26.389%)  route 0.106ns (73.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.971ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    4.133ns
  Clock Net Delay (Source):      0.696ns (routing 0.097ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.108ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.634     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.696     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y192        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y192        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.106     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X88Y193        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.852     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.800     5.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X88Y193        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -4.133     1.838    
    SLICE_X88Y193        FDPE (Remov_GFF2_SLICEM_C_PRE)
                                                     -0.020     1.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.038ns (26.389%)  route 0.106ns (73.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.971ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    4.133ns
  Clock Net Delay (Source):      0.696ns (routing 0.097ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.108ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.634     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.696     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y192        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y192        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.106     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X88Y193        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.852     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.800     5.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X88Y193        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -4.133     1.838    
    SLICE_X88Y193        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.038ns (26.389%)  route 0.106ns (73.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.971ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    4.133ns
  Clock Net Delay (Source):      0.696ns (routing 0.097ns, distribution 0.599ns)
  Clock Net Delay (Destination): 0.800ns (routing 0.108ns, distribution 0.692ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.634     1.099    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.116 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.696     1.812    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X88Y192        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y192        FDPE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.850 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.106     1.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0[0]
    SLICE_X88Y193        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.852     5.152    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y51         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.171 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y2 (CLOCK_ROOT)    net (fo=498, routed)         0.800     5.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X88Y193        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -4.133     1.838    
    SLICE_X88Y193        FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.818    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.138    





