Information: Updating design information... (UID-85)
Warning: Design 'ORCA_TOP' contains 5 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : ORCA_TOP
Version: P-2019.03-SP1-1
Date   : Tue Jun 16 01:41:35 2020
****************************************


  Timing Path Group 'PCI_CLK'
  -----------------------------------
  Levels of Logic:              32.00
  Critical Path Length:          7.07
  Critical Path Slack:           0.00
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SDRAM_CLK'
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          2.50
  Critical Path Slack:           0.08
  Critical Path Clk Period:      4.10
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_2x_CLK'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:          2.07
  Critical Path Slack:           0.00
  Critical Path Clk Period:      2.40
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'SYS_CLK'
  -----------------------------------
  Levels of Logic:              38.00
  Critical Path Length:          4.40
  Critical Path Slack:          -0.01
  Critical Path Clk Period:      4.80
  Total Negative Slack:         -0.20
  No. of Violating Paths:       26.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'v_PCI_CLK'
  -----------------------------------
  Levels of Logic:               1.00
  Critical Path Length:          1.73
  Critical Path Slack:           3.17
  Critical Path Clk Period:      7.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.03
  Total Hold Violation:         -0.50
  No. of Hold Violations:       30.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         32
  Hierarchical Port Count:       1949
  Leaf Cell Count:              45843
  Buf/Inv Cell Count:            6887
  Buf Cell Count:                2091
  Inv Cell Count:                4796
  CT Buf/Inv Cell Count:            1
  Combinational Cell Count:     40693
  Sequential Cell Count:         5150
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   102394.618209
  Noncombinational Area: 46552.319618
  Buf/Inv Area:          12841.642343
  Total Buffer Area:          6131.99
  Total Inverter Area:        6709.66
  Macro/Black Box Area: 232258.152132
  Net Area:                  0.000000
  Net XLength        :      587071.19
  Net YLength        :      559156.56
  -----------------------------------
  Cell Area:            381205.089959
  Design Area:          381205.089959
  Net Length        :      1146227.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         48595
  Nets With Violations:           112
  Max Trans Violations:            61
  Max Cap Violations:              81
  -----------------------------------


  Hostname: auto.ece.pdx.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.29
  Logic Optimization:                 63.57
  Mapping Optimization:              233.92
  -----------------------------------------
  Overall Compile Time:              503.44
  Overall Compile Wall Clock Time:   557.13

  --------------------------------------------------------------------

  Design  WNS: 0.01  TNS: 0.20  Number of Violating Paths: 26


  Design (Hold)  WNS: 0.03  TNS: 0.50  Number of Violating Paths: 30

  --------------------------------------------------------------------


1
