Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Thu Sep 29 15:12:46 2016
| Host         : AVIC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.222        0.000                      0                  190        0.142        0.000                      0                  190       -0.808       -3.365                       9                   108  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  clk_out1_video_pll  {0.000 3.368}        6.737           148.438         
  clk_out2_video_pll  {0.000 0.674}        1.347           742.188         
  clkfbout_video_pll  {0.000 40.000}       80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  clk_out1_video_pll        2.222        0.000                      0                  190        0.142        0.000                      0                  190        2.388        0.000                       0                    94  
  clk_out2_video_pll                                                                                                                                                   -0.808       -3.365                       9                    10  
  clkfbout_video_pll                                                                                                                                                   20.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_pll
  To Clock:  clk_out1_video_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.388ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 hdmi_color_bar/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.058ns (27.516%)  route 2.787ns (72.484%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 5.498 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.747    -0.587    hdmi_color_bar/video_clk
    SLICE_X36Y14         FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  hdmi_color_bar/v_cnt_reg[4]/Q
                         net (fo=2, routed)           0.821     0.690    hdmi_color_bar/v_cnt_reg_n_0_[4]
    SLICE_X37Y15         LUT5 (Prop_lut5_I3_O)        0.124     0.814 f  hdmi_color_bar/v_cnt[11]_i_10/O
                         net (fo=5, routed)           0.841     1.656    hdmi_color_bar/v_cnt[11]_i_10_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.150     1.806 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.485     2.291    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.328     2.619 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.640     3.258    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  hdmi_color_bar/v_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.196 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.358    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.239 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.838    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.929 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.568     5.498    hdmi_color_bar/video_clk
    SLICE_X36Y16         FDRE                                         r  hdmi_color_bar/v_cnt_reg[10]/C
                         clock pessimism              0.625     6.123    
                         clock uncertainty           -0.214     5.909    
    SLICE_X36Y16         FDRE (Setup_fdre_C_R)       -0.429     5.480    hdmi_color_bar/v_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 hdmi_color_bar/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.058ns (27.516%)  route 2.787ns (72.484%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 5.498 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.747    -0.587    hdmi_color_bar/video_clk
    SLICE_X36Y14         FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  hdmi_color_bar/v_cnt_reg[4]/Q
                         net (fo=2, routed)           0.821     0.690    hdmi_color_bar/v_cnt_reg_n_0_[4]
    SLICE_X37Y15         LUT5 (Prop_lut5_I3_O)        0.124     0.814 f  hdmi_color_bar/v_cnt[11]_i_10/O
                         net (fo=5, routed)           0.841     1.656    hdmi_color_bar/v_cnt[11]_i_10_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.150     1.806 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.485     2.291    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.328     2.619 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.640     3.258    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  hdmi_color_bar/v_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.196 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.358    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.239 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.838    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.929 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.568     5.498    hdmi_color_bar/video_clk
    SLICE_X36Y16         FDRE                                         r  hdmi_color_bar/v_cnt_reg[11]/C
                         clock pessimism              0.625     6.123    
                         clock uncertainty           -0.214     5.909    
    SLICE_X36Y16         FDRE (Setup_fdre_C_R)       -0.429     5.480    hdmi_color_bar/v_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.222ns  (required time - arrival time)
  Source:                 hdmi_color_bar/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 1.058ns (27.516%)  route 2.787ns (72.484%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 5.498 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.747    -0.587    hdmi_color_bar/video_clk
    SLICE_X36Y14         FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  hdmi_color_bar/v_cnt_reg[4]/Q
                         net (fo=2, routed)           0.821     0.690    hdmi_color_bar/v_cnt_reg_n_0_[4]
    SLICE_X37Y15         LUT5 (Prop_lut5_I3_O)        0.124     0.814 f  hdmi_color_bar/v_cnt[11]_i_10/O
                         net (fo=5, routed)           0.841     1.656    hdmi_color_bar/v_cnt[11]_i_10_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.150     1.806 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.485     2.291    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.328     2.619 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.640     3.258    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  hdmi_color_bar/v_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.196 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.358    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.239 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.838    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.929 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.568     5.498    hdmi_color_bar/video_clk
    SLICE_X36Y16         FDRE                                         r  hdmi_color_bar/v_cnt_reg[9]/C
                         clock pessimism              0.625     6.123    
                         clock uncertainty           -0.214     5.909    
    SLICE_X36Y16         FDRE (Setup_fdre_C_R)       -0.429     5.480    hdmi_color_bar/v_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          5.480    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  2.222    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 hdmi_color_bar/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.058ns (28.143%)  route 2.701ns (71.857%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 5.499 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.747    -0.587    hdmi_color_bar/video_clk
    SLICE_X36Y14         FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  hdmi_color_bar/v_cnt_reg[4]/Q
                         net (fo=2, routed)           0.821     0.690    hdmi_color_bar/v_cnt_reg_n_0_[4]
    SLICE_X37Y15         LUT5 (Prop_lut5_I3_O)        0.124     0.814 f  hdmi_color_bar/v_cnt[11]_i_10/O
                         net (fo=5, routed)           0.841     1.656    hdmi_color_bar/v_cnt[11]_i_10_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.150     1.806 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.485     2.291    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.328     2.619 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.554     3.173    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  hdmi_color_bar/v_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.196 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.358    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.239 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.838    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.929 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.569     5.499    hdmi_color_bar/video_clk
    SLICE_X36Y15         FDRE                                         r  hdmi_color_bar/v_cnt_reg[5]/C
                         clock pessimism              0.625     6.124    
                         clock uncertainty           -0.214     5.910    
    SLICE_X36Y15         FDRE (Setup_fdre_C_R)       -0.429     5.481    hdmi_color_bar/v_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          5.481    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 hdmi_color_bar/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.058ns (28.143%)  route 2.701ns (71.857%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 5.499 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.747    -0.587    hdmi_color_bar/video_clk
    SLICE_X36Y14         FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  hdmi_color_bar/v_cnt_reg[4]/Q
                         net (fo=2, routed)           0.821     0.690    hdmi_color_bar/v_cnt_reg_n_0_[4]
    SLICE_X37Y15         LUT5 (Prop_lut5_I3_O)        0.124     0.814 f  hdmi_color_bar/v_cnt[11]_i_10/O
                         net (fo=5, routed)           0.841     1.656    hdmi_color_bar/v_cnt[11]_i_10_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.150     1.806 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.485     2.291    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.328     2.619 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.554     3.173    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  hdmi_color_bar/v_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.196 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.358    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.239 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.838    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.929 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.569     5.499    hdmi_color_bar/video_clk
    SLICE_X36Y15         FDRE                                         r  hdmi_color_bar/v_cnt_reg[6]/C
                         clock pessimism              0.625     6.124    
                         clock uncertainty           -0.214     5.910    
    SLICE_X36Y15         FDRE (Setup_fdre_C_R)       -0.429     5.481    hdmi_color_bar/v_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          5.481    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 hdmi_color_bar/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.058ns (28.143%)  route 2.701ns (71.857%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 5.499 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.747    -0.587    hdmi_color_bar/video_clk
    SLICE_X36Y14         FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  hdmi_color_bar/v_cnt_reg[4]/Q
                         net (fo=2, routed)           0.821     0.690    hdmi_color_bar/v_cnt_reg_n_0_[4]
    SLICE_X37Y15         LUT5 (Prop_lut5_I3_O)        0.124     0.814 f  hdmi_color_bar/v_cnt[11]_i_10/O
                         net (fo=5, routed)           0.841     1.656    hdmi_color_bar/v_cnt[11]_i_10_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.150     1.806 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.485     2.291    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.328     2.619 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.554     3.173    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  hdmi_color_bar/v_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.196 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.358    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.239 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.838    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.929 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.569     5.499    hdmi_color_bar/video_clk
    SLICE_X36Y15         FDRE                                         r  hdmi_color_bar/v_cnt_reg[7]/C
                         clock pessimism              0.625     6.124    
                         clock uncertainty           -0.214     5.910    
    SLICE_X36Y15         FDRE (Setup_fdre_C_R)       -0.429     5.481    hdmi_color_bar/v_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          5.481    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.309ns  (required time - arrival time)
  Source:                 hdmi_color_bar/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.759ns  (logic 1.058ns (28.143%)  route 2.701ns (71.857%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns = ( 5.499 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.747    -0.587    hdmi_color_bar/video_clk
    SLICE_X36Y14         FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  hdmi_color_bar/v_cnt_reg[4]/Q
                         net (fo=2, routed)           0.821     0.690    hdmi_color_bar/v_cnt_reg_n_0_[4]
    SLICE_X37Y15         LUT5 (Prop_lut5_I3_O)        0.124     0.814 f  hdmi_color_bar/v_cnt[11]_i_10/O
                         net (fo=5, routed)           0.841     1.656    hdmi_color_bar/v_cnt[11]_i_10_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.150     1.806 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.485     2.291    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.328     2.619 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.554     3.173    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X36Y15         FDRE                                         r  hdmi_color_bar/v_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.196 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.358    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.239 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.838    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.929 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.569     5.499    hdmi_color_bar/video_clk
    SLICE_X36Y15         FDRE                                         r  hdmi_color_bar/v_cnt_reg[8]/C
                         clock pessimism              0.625     6.124    
                         clock uncertainty           -0.214     5.910    
    SLICE_X36Y15         FDRE (Setup_fdre_C_R)       -0.429     5.481    hdmi_color_bar/v_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          5.481    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                  2.309    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 hdmi_color_bar/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.058ns (28.190%)  route 2.695ns (71.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 5.500 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.747    -0.587    hdmi_color_bar/video_clk
    SLICE_X36Y14         FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  hdmi_color_bar/v_cnt_reg[4]/Q
                         net (fo=2, routed)           0.821     0.690    hdmi_color_bar/v_cnt_reg_n_0_[4]
    SLICE_X37Y15         LUT5 (Prop_lut5_I3_O)        0.124     0.814 f  hdmi_color_bar/v_cnt[11]_i_10/O
                         net (fo=5, routed)           0.841     1.656    hdmi_color_bar/v_cnt[11]_i_10_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.150     1.806 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.485     2.291    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.328     2.619 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.548     3.166    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X36Y14         FDRE                                         r  hdmi_color_bar/v_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.196 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.358    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.239 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.838    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.929 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.570     5.500    hdmi_color_bar/video_clk
    SLICE_X36Y14         FDRE                                         r  hdmi_color_bar/v_cnt_reg[1]/C
                         clock pessimism              0.650     6.150    
                         clock uncertainty           -0.214     5.936    
    SLICE_X36Y14         FDRE (Setup_fdre_C_R)       -0.429     5.507    hdmi_color_bar/v_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          5.507    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 hdmi_color_bar/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.058ns (28.190%)  route 2.695ns (71.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 5.500 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.747    -0.587    hdmi_color_bar/video_clk
    SLICE_X36Y14         FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  hdmi_color_bar/v_cnt_reg[4]/Q
                         net (fo=2, routed)           0.821     0.690    hdmi_color_bar/v_cnt_reg_n_0_[4]
    SLICE_X37Y15         LUT5 (Prop_lut5_I3_O)        0.124     0.814 f  hdmi_color_bar/v_cnt[11]_i_10/O
                         net (fo=5, routed)           0.841     1.656    hdmi_color_bar/v_cnt[11]_i_10_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.150     1.806 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.485     2.291    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.328     2.619 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.548     3.166    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X36Y14         FDRE                                         r  hdmi_color_bar/v_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.196 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.358    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.239 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.838    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.929 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.570     5.500    hdmi_color_bar/video_clk
    SLICE_X36Y14         FDRE                                         r  hdmi_color_bar/v_cnt_reg[2]/C
                         clock pessimism              0.650     6.150    
                         clock uncertainty           -0.214     5.936    
    SLICE_X36Y14         FDRE (Setup_fdre_C_R)       -0.429     5.507    hdmi_color_bar/v_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          5.507    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  2.341    

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 hdmi_color_bar/v_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            hdmi_color_bar/v_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.737ns  (clk_out1_video_pll rise@6.737ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        3.753ns  (logic 1.058ns (28.190%)  route 2.695ns (71.810%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 5.500 - 6.737 ) 
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.650ns
  Clock Uncertainty:      0.214ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.421ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.747    -0.587    hdmi_color_bar/video_clk
    SLICE_X36Y14         FDRE                                         r  hdmi_color_bar/v_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.456    -0.131 f  hdmi_color_bar/v_cnt_reg[4]/Q
                         net (fo=2, routed)           0.821     0.690    hdmi_color_bar/v_cnt_reg_n_0_[4]
    SLICE_X37Y15         LUT5 (Prop_lut5_I3_O)        0.124     0.814 f  hdmi_color_bar/v_cnt[11]_i_10/O
                         net (fo=5, routed)           0.841     1.656    hdmi_color_bar/v_cnt[11]_i_10_n_0
    SLICE_X38Y14         LUT4 (Prop_lut4_I3_O)        0.150     1.806 f  hdmi_color_bar/v_cnt[11]_i_4/O
                         net (fo=2, routed)           0.485     2.291    hdmi_color_bar/v_cnt[11]_i_4_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.328     2.619 r  hdmi_color_bar/v_cnt[11]_i_1/O
                         net (fo=11, routed)          0.548     3.166    hdmi_color_bar/v_cnt[11]_i_1_n_0
    SLICE_X36Y14         FDRE                                         r  hdmi_color_bar/v_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      6.737     6.737 r  
    U18                                               0.000     6.737 r  sys_clk (IN)
                         net (fo=0)                   0.000     6.737    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     8.196 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.358    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118     2.239 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.838    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.929 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          1.570     5.500    hdmi_color_bar/video_clk
    SLICE_X36Y14         FDRE                                         r  hdmi_color_bar/v_cnt_reg[3]/C
                         clock pessimism              0.650     6.150    
                         clock uncertainty           -0.214     5.936    
    SLICE_X36Y14         FDRE (Setup_fdre_C_R)       -0.429     5.507    hdmi_color_bar/v_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          5.507    
                         arrival time                          -3.166    
  -------------------------------------------------------------------
                         slack                                  2.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 hdmi_color_bar/rgb_b_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.585    -0.441    hdmi_color_bar/video_clk
    SLICE_X40Y18         FDRE                                         r  hdmi_color_bar/rgb_b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  hdmi_color_bar/rgb_b_reg_reg[5]/Q
                         net (fo=2, routed)           0.076    -0.224    rgb2dvi_m0/DataEncoders[0].DataEncoder/p_0_in0_in
    SLICE_X40Y18         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.852    -0.675    rgb2dvi_m0/DataEncoders[0].DataEncoder/video_clk
    SLICE_X40Y18         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                         clock pessimism              0.234    -0.441    
    SLICE_X40Y18         FDRE (Hold_fdre_C_D)         0.075    -0.366    rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.678ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.582    -0.444    rgb2dvi_m0/LockLostReset/SyncAsyncx/video_clk
    SLICE_X42Y21         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDPE (Prop_fdpe_C_Q)         0.164    -0.280 r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.224    rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y21         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.849    -0.678    rgb2dvi_m0/LockLostReset/SyncAsyncx/video_clk
    SLICE_X42Y21         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism              0.234    -0.444    
    SLICE_X42Y21         FDPE (Hold_fdpe_C_D)         0.060    -0.384    rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 hdmi_color_bar/vs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.269%)  route 0.170ns (54.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.586    -0.440    hdmi_color_bar/video_clk
    SLICE_X37Y14         FDRE                                         r  hdmi_color_bar/vs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.299 r  hdmi_color_bar/vs_reg_reg/Q
                         net (fo=2, routed)           0.170    -0.129    rgb2dvi_m0/DataEncoders[0].DataEncoder/vs_reg
    SLICE_X42Y15         SRL16E                                       r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.855    -0.672    rgb2dvi_m0/DataEncoders[0].DataEncoder/video_clk
    SLICE_X42Y15         SRL16E                                       r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
                         clock pessimism              0.268    -0.404    
    SLICE_X42Y15         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.302    rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 hdmi_color_bar/hs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.926%)  route 0.187ns (57.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.585    -0.441    hdmi_color_bar/video_clk
    SLICE_X39Y16         FDRE                                         r  hdmi_color_bar/hs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.300 r  hdmi_color_bar/hs_reg_reg/Q
                         net (fo=2, routed)           0.187    -0.113    rgb2dvi_m0/DataEncoders[0].DataEncoder/hs_reg
    SLICE_X42Y18         SRL16E                                       r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.852    -0.675    rgb2dvi_m0/DataEncoders[0].DataEncoder/video_clk
    SLICE_X42Y18         SRL16E                                       r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
                         clock pessimism              0.268    -0.407    
    SLICE_X42Y18         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.305    rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.583    -0.443    rgb2dvi_m0/DataEncoders[1].DataEncoder/video_clk
    SLICE_X43Y20         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.302 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/Q
                         net (fo=7, routed)           0.144    -0.159    rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[3]
    SLICE_X42Y20         LUT6 (Prop_lut6_I1_O)        0.045    -0.114 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.114    rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X42Y20         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.850    -0.677    rgb2dvi_m0/DataEncoders[1].DataEncoder/video_clk
    SLICE_X42Y20         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism              0.247    -0.430    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.120    -0.310    rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.583    -0.443    rgb2dvi_m0/DataEncoders[1].DataEncoder/video_clk
    SLICE_X43Y20         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.302 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/Q
                         net (fo=7, routed)           0.148    -0.155    rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[3]
    SLICE_X42Y20         LUT6 (Prop_lut6_I0_O)        0.045    -0.110 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.110    rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_2[2]
    SLICE_X42Y20         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.850    -0.677    rgb2dvi_m0/DataEncoders[1].DataEncoder/video_clk
    SLICE_X42Y20         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.247    -0.430    
    SLICE_X42Y20         FDRE (Hold_fdre_C_D)         0.121    -0.309    rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.227ns (66.747%)  route 0.113ns (33.253%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.676ns
    Source Clock Delay      (SCD):    -0.441ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.585    -0.441    rgb2dvi_m0/DataEncoders[0].DataEncoder/video_clk
    SLICE_X40Y18         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.313 f  rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/Q
                         net (fo=2, routed)           0.113    -0.200    rgb2dvi_m0/DataEncoders[0].DataEncoder/p_0_in6_in
    SLICE_X42Y19         LUT1 (Prop_lut1_I0_O)        0.099    -0.101 r  rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.101    rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2[8]_i_1_n_0
    SLICE_X42Y19         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.851    -0.676    rgb2dvi_m0/DataEncoders[0].DataEncoder/video_clk
    SLICE_X42Y19         FDRE                                         r  rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[8]/C
                         clock pessimism              0.248    -0.428    
    SLICE_X42Y19         FDRE (Hold_fdre_C_D)         0.120    -0.308    rgb2dvi_m0/DataEncoders[0].DataEncoder/q_m_2_reg[8]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.422%)  route 0.106ns (33.578%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.677ns
    Source Clock Delay      (SCD):    -0.443ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.583    -0.443    rgb2dvi_m0/DataEncoders[1].DataEncoder/video_clk
    SLICE_X42Y20         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.279 f  rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg[2]/Q
                         net (fo=7, routed)           0.106    -0.174    rgb2dvi_m0/DataEncoders[1].DataEncoder/cnt_t_3_reg_n_0_[2]
    SLICE_X43Y20         LUT6 (Prop_lut6_I4_O)        0.045    -0.129 r  rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.129    rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw[0]_i_1__0_n_0
    SLICE_X43Y20         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.850    -0.677    rgb2dvi_m0/DataEncoders[1].DataEncoder/video_clk
    SLICE_X43Y20         FDRE                                         r  rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]/C
                         clock pessimism              0.247    -0.430    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.092    -0.338    rgb2dvi_m0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[0]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.148ns (19.616%)  route 0.606ns (80.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.582    -0.444    rgb2dvi_m0/LockLostReset/SyncAsyncx/video_clk
    SLICE_X42Y21         FDPE                                         r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDPE (Prop_fdpe_C_Q)         0.148    -0.296 r  rgb2dvi_m0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.606     0.310    rgb2dvi_m0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y20         OSERDESE2                                    r  rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.848    -0.679    rgb2dvi_m0/DataEncoders[1].DataSerializer/video_clk
    OLOGIC_X0Y20         OSERDESE2                                    r  rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.268    -0.411    
    OLOGIC_X0Y20         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.506     0.095    rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Destination:            rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_pll  {rise@0.000ns fall@3.368ns period=6.737ns})
  Path Group:             clk_out1_video_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_pll rise@0.000ns - clk_out1_video_pll rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.266%)  route 0.116ns (35.734%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.679ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.582    -0.444    rgb2dvi_m0/DataEncoders[2].DataEncoder/video_clk
    SLICE_X42Y22         FDRE                                         r  rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.280 f  rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg[1]/Q
                         net (fo=7, routed)           0.116    -0.164    rgb2dvi_m0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[1]
    SLICE_X43Y22         LUT6 (Prop_lut6_I3_O)        0.045    -0.119 r  rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.119    rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw[2]_i_1__1_n_0
    SLICE_X43Y22         FDSE                                         r  rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_pll rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    video_pll_m0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  video_pll_m0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    video_pll_m0/inst/clk_in1_video_pll
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    video_pll_m0/inst/clk_out1_video_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  video_pll_m0/inst/clkout1_buf/O
                         net (fo=92, routed)          0.848    -0.679    rgb2dvi_m0/DataEncoders[2].DataEncoder/video_clk
    SLICE_X43Y22         FDSE                                         r  rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.431    
    SLICE_X43Y22         FDSE (Hold_fdse_C_D)         0.092    -0.339    rgb2dvi_m0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_pll
Waveform(ns):       { 0.000 3.368 }
Period(ns):         6.737
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.737       4.582      BUFGCTRL_X0Y0    video_pll_m0/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y24     rgb2dvi_m0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y23     rgb2dvi_m0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y17     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y20     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y19     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y22     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y21     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.737       5.070      OLOGIC_X0Y18     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.737       5.488      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.737       206.623    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X42Y18     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X42Y18     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X42Y17     rgb2dvi_m0/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X42Y15     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X42Y17     rgb2dvi_m0/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X42Y15     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X39Y17     hdmi_color_bar/active_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X39Y17     hdmi_color_bar/active_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X39Y17     hdmi_color_bar/active_x_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X39Y17     hdmi_color_bar/active_x_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X42Y17     rgb2dvi_m0/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X42Y18     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X42Y18     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC0_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X42Y17     rgb2dvi_m0/DataEncoders[0].DataEncoder/pVde_1_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X42Y15     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.368       2.388      SLICE_X42Y15     rgb2dvi_m0/DataEncoders[0].DataEncoder/pC1_1_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X39Y17     hdmi_color_bar/active_x_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X39Y17     hdmi_color_bar/active_x_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X39Y17     hdmi_color_bar/active_x_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.368       2.868      SLICE_X39Y17     hdmi_color_bar/active_x_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_video_pll
  To Clock:  clk_out2_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.365ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_video_pll
Waveform(ns):       { 0.000 0.674 }
Period(ns):         1.347
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1    video_pll_m0/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y24     rgb2dvi_m0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y23     rgb2dvi_m0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y17     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y20     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y19     rgb2dvi_m0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y22     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y21     rgb2dvi_m0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.347       -0.320     OLOGIC_X0Y18     rgb2dvi_m0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.347       0.098      MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.347       212.013    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_pll
  To Clock:  clkfbout_video_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_pll
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2    video_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X0Y0  video_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



