//
// Module mopshub_lib.fifo_to_elink.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 12:39:54 12/15/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module fifo_to_elink( 
   // Port Declarations
   input   wire           fifo_wr_en, 
   input   wire           clk, 
   input   wire    [9:0]  fifo_din, 
   input   wire           fifo_flush, 
   output  wire    [1:0]  data_2bit_out,   //  @ 40MHz
   output  wire           enc10b_rdy_dbg, 
   output  wire    [9:0]  enc10b_in_dbg, 
   output  wire           efifo_empty, 
   output  wire           efifo_full, 
   input   wire           rst, 
   input   wire           enc_stream
);

// Local declarations
// Internal signal declarations
// Internal Declarations
// Internal Declarations


// Local declarations

// Internal signal declarations
wire   efifo_pfull;
wire   fifo_rd_en;


// Instances 
elink_proc_out elink_proc_out0( 
   .EDATA_IN      (enc10b_in_dbg), 
   .EDATA_RDY     (enc10b_rdy_dbg), 
   .clk           (clk), 
   .enc_stream    (enc_stream), 
   .rst           (rst), 
   .EDATA_OUT     (data_2bit_out), 
   .get_data_trig (fifo_rd_en)
); 

fifo_TXelink_wrap #(10,10) fifo_TXelink_wrap0( 
   .din            (fifo_din), 
   .flush_fifo     (fifo_flush), 
   .rd_en          (fifo_rd_en), 
   .rst            (rst), 
   .wr_en          (fifo_wr_en), 
   .dout_efifo     (enc10b_in_dbg), 
   .dout_rdy_efifo (enc10b_rdy_dbg), 
   .empty_efifo    (efifo_empty), 
   .full_efifo     (efifo_full), 
   .prog_full      (efifo_pfull), 
   .clk            (clk)
); 


endmodule // fifo_to_elink
// FIFO_to_Elink
