// -------------------------------------------------------------
// 
// File Name: hdl_prj/hdlsrc/HDLTx/tx_125_src_ram_formatting.v
// Created: 2024-09-14 22:22:20
// 
// Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: tx_125_src_ram_formatting
// Source Path: HDLTx/full_tx/store_frame_in_ram/write_frame_to_ram/ram_formatting
// Hierarchy Level: 3
// Model version: 4.114
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module tx_125_src_ram_formatting
          (channel_valid,
           header_valid,
           payload_valid,
           preamble,
           channel,
           header_0,
           header_1,
           payload_0,
           payload_1,
           Out1);


  input   channel_valid;
  input   header_valid;
  input   payload_valid;
  input   preamble;
  input   channel;
  input   header_0;  // boolean
  input   header_1;  // boolean
  input   payload_0;  // boolean
  input   payload_1;  // boolean
  output  [11:0] Out1;  // ufix12


  wire [1:0] data_select;  // ufix2
  wire Constant10_out1;
  wire Constant9_out1;
  wire Constant8_out1;
  wire Constant7_out1;
  wire Constant6_out1;
  wire Constant5_out1;
  wire Constant4_out1;
  wire Constant3_out1;
  wire Constant2_out1;
  wire Constant1_out1;
  wire Constant_out1;
  wire [11:0] y;  // ufix12
  wire Constant13_out1;
  wire Constant21_out1;
  wire Constant20_out1;
  wire Constant19_out1;
  wire Constant18_out1;
  wire Constant17_out1;
  wire Constant16_out1;
  wire Constant15_out1;
  wire Constant14_out1;
  wire Constant12_out1;
  wire Constant11_out1;
  wire [11:0] y_1;  // ufix12
  wire Constant24_out1;
  wire Constant32_out1;
  wire Constant31_out1;
  wire Constant30_out1;
  wire Constant29_out1;
  wire Constant28_out1;
  wire Constant27_out1;
  wire Constant26_out1;
  wire Constant25_out1;
  wire Constant23_out1;
  wire [11:0] y_2;  // ufix12
  wire Constant64_out1;
  wire Constant72_out1;
  wire Constant71_out1;
  wire Constant70_out1;
  wire Constant69_out1;
  wire Constant68_out1;
  wire Constant67_out1;
  wire Constant66_out1;
  wire Constant65_out1;
  wire Constant56_out1;
  wire [11:0] y_3;  // ufix12
  wire [11:0] Multiport_Switch_out1;  // ufix12


  tx_125_src_one_hot_coder_block2 u_one_hot_coder (.channel_valid(channel_valid),
                                                   .header_valid(header_valid),
                                                   .payload_valid(payload_valid),
                                                   .data_select(data_select)  // ufix2
                                                   );

  assign Constant10_out1 = 1'b0;



  assign Constant9_out1 = 1'b0;



  assign Constant8_out1 = 1'b0;



  assign Constant7_out1 = 1'b0;



  assign Constant6_out1 = 1'b0;



  assign Constant5_out1 = 1'b0;



  assign Constant4_out1 = 1'b0;



  assign Constant3_out1 = 1'b0;



  assign Constant2_out1 = 1'b0;



  assign Constant1_out1 = 1'b0;



  assign Constant_out1 = 1'b0;



  assign y = {Constant10_out1, Constant9_out1, Constant8_out1, Constant7_out1, Constant6_out1, Constant5_out1, Constant4_out1, Constant3_out1, Constant2_out1, Constant1_out1, Constant_out1, preamble};



  assign Constant13_out1 = 1'b0;



  assign Constant21_out1 = 1'b0;



  assign Constant20_out1 = 1'b0;



  assign Constant19_out1 = 1'b0;



  assign Constant18_out1 = 1'b0;



  assign Constant17_out1 = 1'b0;



  assign Constant16_out1 = 1'b0;



  assign Constant15_out1 = 1'b0;



  assign Constant14_out1 = 1'b0;



  assign Constant12_out1 = 1'b0;



  assign Constant11_out1 = 1'b0;



  assign y_1 = {Constant13_out1, Constant21_out1, Constant20_out1, Constant19_out1, Constant18_out1, Constant17_out1, Constant16_out1, Constant15_out1, Constant14_out1, Constant12_out1, Constant11_out1, channel};



  assign Constant24_out1 = 1'b0;



  assign Constant32_out1 = 1'b0;



  assign Constant31_out1 = 1'b0;



  assign Constant30_out1 = 1'b0;



  assign Constant29_out1 = 1'b0;



  assign Constant28_out1 = 1'b0;



  assign Constant27_out1 = 1'b0;



  assign Constant26_out1 = 1'b0;



  assign Constant25_out1 = 1'b0;



  assign Constant23_out1 = 1'b0;



  assign y_2 = {Constant24_out1, Constant32_out1, Constant31_out1, Constant30_out1, Constant29_out1, Constant28_out1, Constant27_out1, Constant26_out1, Constant25_out1, Constant23_out1, header_0, header_1};



  assign Constant64_out1 = 1'b0;



  assign Constant72_out1 = 1'b0;



  assign Constant71_out1 = 1'b0;



  assign Constant70_out1 = 1'b0;



  assign Constant69_out1 = 1'b0;



  assign Constant68_out1 = 1'b0;



  assign Constant67_out1 = 1'b0;



  assign Constant66_out1 = 1'b0;



  assign Constant65_out1 = 1'b0;



  assign Constant56_out1 = 1'b0;



  assign y_3 = {Constant64_out1, Constant72_out1, Constant71_out1, Constant70_out1, Constant69_out1, Constant68_out1, Constant67_out1, Constant66_out1, Constant65_out1, Constant56_out1, payload_0, payload_1};



  assign Multiport_Switch_out1 = (data_select == 2'b00 ? y :
              (data_select == 2'b01 ? y_1 :
              (data_select == 2'b10 ? y_2 :
              y_3)));



  assign Out1 = Multiport_Switch_out1;

endmodule  // tx_125_src_ram_formatting

