
---------- Begin Simulation Statistics ----------
final_tick                                31791696000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50238                       # Simulator instruction rate (inst/s)
host_mem_usage                                 733380                       # Number of bytes of host memory used
host_op_rate                                    50238                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2807.60                       # Real time elapsed on the host
host_tick_rate                               11323431                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   141049477                       # Number of instructions simulated
sim_ops                                     141049633                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.031792                       # Number of seconds simulated
sim_ticks                                 31791696000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.330698                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                8767409                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            10396462                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1931236                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted          9502884                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            790436                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         793405                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            2969                       # Number of indirect misses.
system.cpu0.branchPred.lookups               11784659                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1803                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           142                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           994058                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5262692                       # Number of branches committed
system.cpu0.commit.bw_lim_events               159239                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls            715                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23100208                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            35350886                       # Number of instructions committed
system.cpu0.commit.committedOps              35351024                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     59826343                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.590894                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.042598                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     39575765     66.15%     66.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     10656294     17.81%     83.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6269218     10.48%     94.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      2407985      4.02%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       319587      0.53%     99.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       338295      0.57%     99.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        11116      0.02%     99.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        88844      0.15%     99.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       159239      0.27%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     59826343                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                   4055051                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1145252                       # Number of function calls committed.
system.cpu0.commit.int_insts                 33632676                       # Number of committed integer instructions.
system.cpu0.commit.loads                      3013598                       # Number of loads committed
system.cpu0.commit.membars                        411                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          414      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        27086641     76.62%     76.62% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1285      0.00%     76.63% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv              18      0.00%     76.63% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       1139424      3.22%     79.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp       1709138      4.83%     84.68% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt        603229      1.71%     86.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       569712      1.61%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            2      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     88.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        2980219      8.43%     96.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1227396      3.47%     99.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead        33521      0.09%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           25      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         35351024                       # Class of committed instruction
system.cpu0.commit.refs                       4241161                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   35350886                       # Number of Instructions Simulated
system.cpu0.committedOps                     35351024                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.798636                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.798636                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             17027279                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               937451                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             7639966                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              63161907                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                11395408                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 32821093                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                994152                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1863693                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               869584                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   11784659                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  8825928                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     50999817                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                59373                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      71694216                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3862662                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.185342                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10176263                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           9557845                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       1.127562                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          63107516                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.136068                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.329216                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                23498928     37.24%     37.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                22964501     36.39%     73.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9010297     14.28%     87.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3725211      5.90%     93.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1398736      2.22%     96.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1122309      1.78%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1386322      2.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     409      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                     803      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            63107516                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                  9339606                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                 2907582                       # number of floating regfile writes
system.cpu0.idleCycles                         475877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1117206                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 8171267                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.838896                       # Inst execution rate
system.cpu0.iew.exec_refs                     7242442                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1746993                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               15877612                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              5610808                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               380                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           173513                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2204205                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           58451296                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              5495449                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           903328                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             53339851                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                103998                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                 1698                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                994152                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles               212231                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked         1595                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          214941                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          261                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      2597196                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       976636                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents            94                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         3994                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1113212                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 42064866                       # num instructions consuming a value
system.cpu0.iew.wb_count                     52943359                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.820319                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 34506626                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.832660                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      53028092                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                60623413                       # number of integer regfile reads
system.cpu0.int_regfile_writes               41060603                       # number of integer regfile writes
system.cpu0.ipc                              0.555977                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.555977                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass              446      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             41508980     76.52%     76.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                1289      0.00%     76.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                   20      0.00%     76.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            1412324      2.60%     79.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp            2551373      4.70%     83.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt             747971      1.38%     85.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            706157      1.30%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 2      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     86.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             5488778     10.12%     96.63% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1784216      3.29%     99.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead          41598      0.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            25      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              54243179                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                5459674                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           10919124                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses      5458959                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes           7775353                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     420575                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007754                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 419157     99.66%     99.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     99.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     99.66% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  106      0.03%     99.69% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  107      0.03%     99.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    7      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   713      0.17%     99.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  481      0.11%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              49203634                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         161355217                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     47484400                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         73776224                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  58450435                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 54243179                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded                861                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23100192                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           259892                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           146                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined      6977651                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     63107516                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.859536                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.260240                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           32860297     52.07%     52.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           17353987     27.50%     79.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            7826229     12.40%     91.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2101754      3.33%     95.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1331660      2.11%     97.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             746828      1.18%     98.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             448978      0.71%     99.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             325440      0.52%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             112343      0.18%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       63107516                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.853103                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads             2526                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            2768                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             5610808                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2204205                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                8242197                       # number of misc regfile reads
system.cpu0.misc_regfile_writes               4021505                       # number of misc regfile writes
system.cpu0.numCycles                        63583393                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles               16427284                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             29433287                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                476586                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                13422652                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                  3104                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 1138                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             80325207                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              61032134                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           50181500                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 31515886                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                 10754                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                994152                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles               733591                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                20748151                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         10123654                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        70201553                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         13951                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               219                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1612388                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           219                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   118117920                       # The number of ROB reads
system.cpu0.rob.rob_writes                  120183796                       # The number of ROB writes
system.cpu0.timesIdled                           5888                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                   31                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.403029                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8747048                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10363429                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1922134                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          9478034                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            788853                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         788899                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              46                       # Number of indirect misses.
system.cpu1.branchPred.lookups               11748973                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                             4                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           988067                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5237674                       # Number of branches committed
system.cpu1.commit.bw_lim_events               160617                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls             20                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23103536                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            35236324                       # Number of instructions committed
system.cpu1.commit.committedOps              35236331                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     59537111                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.591838                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.043903                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     39360727     66.11%     66.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     10611953     17.82%     83.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6251579     10.50%     94.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2398717      4.03%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       316521      0.53%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       337268      0.57%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        10394      0.02%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        89335      0.15%     99.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       160617      0.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     59537111                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                   4055695                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1139648                       # Number of function calls committed.
system.cpu1.commit.int_insts                 33519521                       # Number of committed integer instructions.
system.cpu1.commit.loads                      2989295                       # Number of loads committed
system.cpu1.commit.membars                          9                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        27015071     76.67%     76.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1247      0.00%     76.67% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               2      0.00%     76.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd       1139611      3.23%     79.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp       1709415      4.85%     84.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt        603324      1.71%     86.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       569805      1.62%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        2955777      8.39%     96.48% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1208530      3.43%     99.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        33522      0.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         35236331                       # Class of committed instruction
system.cpu1.commit.refs                       4197847                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   35236324                       # Number of Instructions Simulated
system.cpu1.committedOps                     35236331                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.782842                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.782842                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             16985870                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               934330                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             7622534                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              63031730                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                11237891                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 32732759                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                988090                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1863381                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               870269                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   11748973                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8800504                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     50869280                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                55498                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      71535908                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3844314                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.187024                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10023420                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9535901                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.138730                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          62814879                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.138837                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.329923                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                23305928     37.10%     37.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                22897288     36.45%     73.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8990080     14.31%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3721307      5.92%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1393472      2.22%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1120173      1.78%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1386622      2.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       3      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            62814879                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                  9342202                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                 2908937                       # number of floating regfile writes
system.cpu1.idleCycles                           5926                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1110723                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 8142432                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.847054                       # Inst execution rate
system.cpu1.iew.exec_refs                     7194004                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1726669                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               15843146                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              5581114                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts                14                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           169582                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2182849                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           58339875                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5467335                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           896768                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             53212609                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                103808                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                988090                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               211062                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked         1255                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          214508                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2591819                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       974297                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            25                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect         1017                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1109706                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 42012990                       # num instructions consuming a value
system.cpu1.iew.wb_count                     52817035                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.820378                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 34466530                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.840757                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      52901624                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                60460308                       # number of integer regfile reads
system.cpu1.int_regfile_writes               40978564                       # number of integer regfile writes
system.cpu1.ipc                              0.560902                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.560902                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass               11      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             41425104     76.56%     76.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1252      0.00%     76.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    2      0.00%     76.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd            1413007      2.61%     79.17% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp            2551687      4.72%     83.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt             748237      1.38%     85.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            706503      1.31%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     86.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             5458393     10.09%     96.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1763575      3.26%     99.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          41590      0.08%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              54109379                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                5461180                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads           10922221                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses      5460606                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes           7782628                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     417870                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007723                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 417515     99.92%     99.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     99.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     99.92% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   65      0.02%     99.93% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                   64      0.02%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    5      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   208      0.05%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    9      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49066058                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         160786632                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     47356429                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         73660805                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  58339852                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 54109379                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                 23                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23103536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           257348                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7009007                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     62814879                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.861410                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.261222                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           32656164     51.99%     51.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           17287759     27.52%     79.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7812795     12.44%     91.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2099655      3.34%     95.29% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1329199      2.12%     97.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             744849      1.19%     98.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             446909      0.71%     99.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             325822      0.52%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             111727      0.18%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       62814879                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.861329                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads             1233                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            1690                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             5581114                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2182849                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                8245231                       # number of misc regfile reads
system.cpu1.misc_regfile_writes               4022155                       # number of misc regfile writes
system.cpu1.numCycles                        62820805                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                      762587                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               16406804                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             29359931                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                473563                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13259352                       # Number of cycles rename is idle
system.cpu1.rename.ROBFullEvents                 1238                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80169036                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              60904560                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           50102658                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31434949                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                  6936                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                988090                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles               725188                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20742721                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         10132892                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        70036144                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles           496                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts                10                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1609386                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts            10                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   117716348                       # The number of ROB reads
system.cpu1.rob.rob_writes                  119957523                       # The number of ROB writes
system.cpu1.timesIdled                             66                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.438581                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                8756421                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10370166                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1922674                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          9485790                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            787602                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         787644                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses              42                       # Number of indirect misses.
system.cpu2.branchPred.lookups               11754152                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             4                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           988326                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5231903                       # Number of branches committed
system.cpu2.commit.bw_lim_events               162525                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls             18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       23138359                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            35198016                       # Number of instructions committed
system.cpu2.commit.committedOps              35198022                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     59532545                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.591240                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.043958                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     39378941     66.15%     66.15% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     10602101     17.81%     83.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6243682     10.49%     94.44% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      2395151      4.02%     98.47% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       315914      0.53%     99.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       335000      0.56%     99.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        10369      0.02%     99.58% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        88862      0.15%     99.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       162525      0.27%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     59532545                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                   4051260                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1138401                       # Number of function calls committed.
system.cpu2.commit.int_insts                 33483129                       # Number of committed integer instructions.
system.cpu2.commit.loads                      2986016                       # Number of loads committed
system.cpu2.commit.membars                          8                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            8      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        26985762     76.67%     76.67% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1247      0.00%     76.67% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               2      0.00%     76.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd       1138364      3.23%     79.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp       1707546      4.85%     84.76% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt        602664      1.71%     86.47% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       569182      1.62%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        2952534      8.39%     96.48% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1207209      3.43%     99.90% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead        33486      0.10%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         35198022                       # Class of committed instruction
system.cpu2.commit.refs                       4193247                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   35198016                       # Number of Instructions Simulated
system.cpu2.committedOps                     35198022                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.784775                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.784775                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             16991723                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               934624                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             7624003                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              63020839                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                11237922                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 32718363                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                988353                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1866709                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               878041                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   11754152                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  8797518                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     50872215                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                55206                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      71573603                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                3845402                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.187107                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          10019447                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9544023                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       1.139334                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          62814402                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.139446                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.329990                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                23291981     37.08%     37.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                22889662     36.44%     73.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9011954     14.35%     87.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3716538      5.92%     93.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1395943      2.22%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1123299      1.79%     97.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1385016      2.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       3      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            62814402                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                  9335882                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                 2906883                       # number of floating regfile writes
system.cpu2.idleCycles                           6146                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1110193                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 8138760                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.846699                       # Inst execution rate
system.cpu2.iew.exec_refs                     7199295                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1727086                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               15801257                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5588010                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                11                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           170755                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2185073                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           58336392                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5472209                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           894910                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             53190126                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                106425                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                988353                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               218377                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked         1235                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          214563                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      2601993                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       977842                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            36                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect         1012                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1109181                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 42004259                       # num instructions consuming a value
system.cpu2.iew.wb_count                     52808598                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.820346                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34458021                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.840626                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      52893028                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                60446077                       # number of integer regfile reads
system.cpu2.int_regfile_writes               40974452                       # number of integer regfile writes
system.cpu2.ipc                              0.560295                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.560295                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass               10      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             41400103     76.55%     76.55% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1251      0.00%     76.55% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    2      0.00%     76.55% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd            1412009      2.61%     79.16% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp            2550028      4.71%     83.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt             747766      1.38%     85.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            705989      1.31%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     86.56% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5462700     10.10%     96.66% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1763563      3.26%     99.92% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead          41599      0.08%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              54085038                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                5457856                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads           10915265                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses      5456898                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes           7767882                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     419871                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007763                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 419166     99.83%     99.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     99.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     99.83% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  224      0.05%     99.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                  213      0.05%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    5      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     99.94% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   251      0.06%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    7      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              49047043                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         160749128                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     47351700                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73706901                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  58336373                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 54085038                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                 19                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       23138359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           260046                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      7021700                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     62814402                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.861029                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.260584                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           32657113     51.99%     51.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           17298695     27.54%     79.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            7802884     12.42%     91.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2098496      3.34%     95.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1329008      2.12%     97.41% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             745317      1.19%     98.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             448170      0.71%     99.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             324302      0.52%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             110417      0.18%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       62814402                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.860945                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads             1132                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1678                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5588010                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2185073                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                8239543                       # number of misc regfile reads
system.cpu2.misc_regfile_writes               4017756                       # number of misc regfile writes
system.cpu2.numCycles                        62820548                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                      762844                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               16392198                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             29328091                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                493759                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                13257977                       # Number of cycles rename is idle
system.cpu2.rename.ROBFullEvents                 1708                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             80186726                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              60906496                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           50099637                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 31428329                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                  7141                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                988353                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles               747153                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20771533                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         10117026                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        70069700                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles           392                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 7                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1633584                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             7                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   117706388                       # The number of ROB reads
system.cpu2.rob.rob_writes                  119954655                       # The number of ROB writes
system.cpu2.timesIdled                             62                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            84.399124                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                8755333                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            10373725                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1924414                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          9487410                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            789775                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         789833                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses              58                       # Number of indirect misses.
system.cpu3.branchPred.lookups               11760490                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted           29                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             3                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           989289                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5241704                       # Number of branches committed
system.cpu3.commit.bw_lim_events               160472                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls             22                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       23133774                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            35264251                       # Number of instructions committed
system.cpu3.commit.committedOps              35264256                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     59532842                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.592350                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.044036                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     39336927     66.08%     66.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10624349     17.85%     83.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6256973     10.51%     94.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      2400694      4.03%     98.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       316957      0.53%     99.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       336225      0.56%     99.56% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        10565      0.02%     99.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        89680      0.15%     99.73% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       160472      0.27%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     59532842                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                   4059474                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             1140714                       # Number of function calls committed.
system.cpu3.commit.int_insts                 33545922                       # Number of committed integer instructions.
system.cpu3.commit.loads                      2991282                       # Number of loads committed
system.cpu3.commit.membars                          6                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        27036538     76.67%     76.67% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1247      0.00%     76.67% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               2      0.00%     76.67% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd       1140672      3.23%     79.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp       1711008      4.85%     84.76% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt        603886      1.71%     86.47% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       570336      1.62%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     88.09% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        2957731      8.39%     96.48% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1209258      3.43%     99.90% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead        33554      0.10%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         35264256                       # Class of committed instruction
system.cpu3.commit.refs                       4200561                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   35264251                       # Number of Instructions Simulated
system.cpu3.committedOps                     35264256                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.781371                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.781371                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             16944339                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               935386                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             7629084                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              63092710                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                11248319                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 32761036                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                989314                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1866557                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               872217                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   11760490                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  8809554                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     50857673                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                55325                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      71607558                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                3848878                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.187213                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          10033112                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           9545108                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       1.139908                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          62815225                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.139972                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.330032                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                23265923     37.04%     37.04% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                22919694     36.49%     73.53% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9000873     14.33%     87.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3725195      5.93%     93.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 1395013      2.22%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1120681      1.78%     97.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1387837      2.21%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       3      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       6      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            62815225                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                  9353112                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                 2912276                       # number of floating regfile writes
system.cpu3.idleCycles                           3488                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1111784                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 8149501                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.847866                       # Inst execution rate
system.cpu3.iew.exec_refs                     7200838                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1728348                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               15787073                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              5586711                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                20                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           169997                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2184649                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           58398032                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              5472490                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           897062                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53261878                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                104598                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                989314                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               212674                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked         1272                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          214677                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2595426                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       975369                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            22                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect         1024                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1110760                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 42053859                       # num instructions consuming a value
system.cpu3.iew.wb_count                     52868690                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.820343                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 34498606                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.841607                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      52953527                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                60512148                       # number of integer regfile reads
system.cpu3.int_regfile_writes               41019430                       # number of integer regfile writes
system.cpu3.ipc                              0.561365                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.561365                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass               11      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41461695     76.56%     76.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1252      0.00%     76.56% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    2      0.00%     76.56% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd            1414596      2.61%     79.17% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp            2554762      4.72%     83.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt             749138      1.38%     85.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            707294      1.31%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     86.58% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5463641     10.09%     96.66% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1764856      3.26%     99.92% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead          41675      0.08%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              54158940                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                5467623                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads           10935106                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses      5467029                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes           7791502                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     418206                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007722                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 417846     99.91%     99.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     99.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     99.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   63      0.02%     99.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                   62      0.01%     99.94% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                   10      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     99.95% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   209      0.05%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   11      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                1      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              49109512                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         160874505                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     47401661                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         73740313                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  58398006                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 54158940                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                 26                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       23133762                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           258300                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      7018622                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     62815225                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.862194                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.261448                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           32626185     51.94%     51.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           17307688     27.55%     79.49% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7818870     12.45%     91.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2101892      3.35%     95.29% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1329985      2.12%     97.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             745112      1.19%     98.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             447592      0.71%     99.30% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             326424      0.52%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             111477      0.18%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       62815225                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.862147                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads             1090                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            1584                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             5586711                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2184649                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                8254738                       # number of misc regfile reads
system.cpu3.misc_regfile_writes               4025902                       # number of misc regfile writes
system.cpu3.numCycles                        62818713                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                      764679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               16359478                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             29383638                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                478005                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                13271811                       # Number of cycles rename is idle
system.cpu3.rename.ROBFullEvents                 1329                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             80247723                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              60965304                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           50152469                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 31463062                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                  7778                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                989314                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles               730667                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20768814                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         10143872                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        70103851                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles           893                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                19                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1615728                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts            19                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   117770335                       # The number of ROB reads
system.cpu3.rob.rob_writes                  120078473                       # The number of ROB writes
system.cpu3.timesIdled                             52                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       818339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1625154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        30343                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        12711                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       871827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       820262                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1766201                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         832973                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             797116                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       310340                       # Transaction distribution
system.membus.trans_dist::CleanEvict           496292                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21369                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21368                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        797117                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            19                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2443638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2443638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     72244736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72244736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               14                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            818522                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  818522    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              818522                       # Request fanout histogram
system.membus.respLayer1.occupancy         4285944250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          3046453000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean         6313000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value      6313000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value      6313000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    31785383000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED      6313000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      8797422                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         8797422                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      8797422                       # number of overall hits
system.cpu2.icache.overall_hits::total        8797422                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst           96                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            96                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst           96                       # number of overall misses
system.cpu2.icache.overall_misses::total           96                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst      8120000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8120000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst      8120000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8120000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      8797518                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8797518                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      8797518                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8797518                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 84583.333333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 84583.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 84583.333333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 84583.333333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          112                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          112                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks           37                       # number of writebacks
system.cpu2.icache.writebacks::total               37                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           28                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           28                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst           68                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           68                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst           68                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           68                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst      5915500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5915500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst      5915500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5915500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 86992.647059                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 86992.647059                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 86992.647059                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 86992.647059                       # average overall mshr miss latency
system.cpu2.icache.replacements                    37                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      8797422                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        8797422                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst           96                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           96                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst      8120000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8120000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      8797518                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8797518                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 84583.333333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 84583.333333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           28                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst           68                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst      5915500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5915500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 86992.647059                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 86992.647059                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.631843                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            8797490                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               68                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         129374.852941                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        375124000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.631843                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.957245                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.957245                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17595104                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17595104                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      5443463                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         5443463                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      5443463                       # number of overall hits
system.cpu2.dcache.overall_hits::total        5443463                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1017190                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1017190                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1017190                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1017190                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  66824238936                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  66824238936                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  66824238936                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  66824238936                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      6460653                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      6460653                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      6460653                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      6460653                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.157444                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.157444                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.157444                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.157444                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 65694.942868                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 65694.942868                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 65694.942868                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 65694.942868                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs        81568                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1379                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    59.150109                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks        89840                       # number of writebacks
system.cpu2.dcache.writebacks::total            89840                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       799382                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       799382                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       799382                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       799382                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       217808                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       217808                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       217808                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       217808                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  16244716500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  16244716500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  16244716500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  16244716500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.033713                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.033713                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.033713                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.033713                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 74582.735712                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 74582.735712                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 74582.735712                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 74582.735712                       # average overall mshr miss latency
system.cpu2.dcache.replacements                217771                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4249491                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4249491                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1003939                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1003939                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  65604915000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  65604915000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      5253430                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5253430                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.191102                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.191102                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 65347.511154                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 65347.511154                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       792320                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       792320                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       211619                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       211619                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  15693594000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  15693594000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.040282                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.040282                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 74159.664302                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 74159.664302                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1193972                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1193972                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data        13251                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        13251                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data   1219323936                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1219323936                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1207223                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1207223                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.010976                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.010976                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 92017.503283                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 92017.503283                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data         7062                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         7062                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data         6189                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         6189                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data    551122500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    551122500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.005127                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005127                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 89048.715463                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 89048.715463                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data            4                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data        23000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        23000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data        23000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        23000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         3000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data            2                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total              2                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data            2                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data        10000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total        10000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data            4                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total            4                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.500000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.500000                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data         5000                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total         5000                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data            2                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data         8000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total         8000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data         4000                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total         4000                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.619465                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5661283                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           217809                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            25.991961                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        375135500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.619465                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.988108                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.988108                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13139141                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13139141                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    31791696000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      8809466                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8809466                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      8809466                       # number of overall hits
system.cpu3.icache.overall_hits::total        8809466                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst           88                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            88                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst           88                       # number of overall misses
system.cpu3.icache.overall_misses::total           88                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst      4071500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4071500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst      4071500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4071500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      8809554                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8809554                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      8809554                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8809554                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 46267.045455                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46267.045455                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 46267.045455                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46267.045455                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks           42                       # number of writebacks
system.cpu3.icache.writebacks::total               42                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst           73                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           73                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst           73                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           73                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst      3489000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3489000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst      3489000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3489000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 47794.520548                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 47794.520548                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 47794.520548                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 47794.520548                       # average overall mshr miss latency
system.cpu3.icache.replacements                    42                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      8809466                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8809466                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst           88                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           88                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst      4071500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4071500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      8809554                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8809554                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 46267.045455                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46267.045455                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst           73                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           73                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst      3489000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3489000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 47794.520548                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 47794.520548                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           30.626016                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8809539                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               73                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         120678.616438                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        382354000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    30.626016                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.957063                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.957063                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         17619181                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        17619181                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5448961                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5448961                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5448961                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5448961                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1013930                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1013930                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1013930                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1013930                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  66987116419                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  66987116419                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  66987116419                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  66987116419                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      6462891                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      6462891                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      6462891                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      6462891                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.156885                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.156885                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.156885                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.156885                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 66066.805814                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 66066.805814                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 66066.805814                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 66066.805814                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        88573                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1395                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    63.493190                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        89114                       # number of writebacks
system.cpu3.dcache.writebacks::total            89114                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       795765                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       795765                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       795765                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       795765                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       218165                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       218165                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       218165                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       218165                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  16390072000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  16390072000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  16390072000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  16390072000                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.033757                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.033757                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.033757                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.033757                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 75126.954369                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 75126.954369                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 75126.954369                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 75126.954369                       # average overall mshr miss latency
system.cpu3.dcache.replacements                218129                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4252978                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4252978                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1000645                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1000645                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  65764150500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  65764150500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      5253623                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      5253623                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.190468                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.190468                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 65721.759965                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 65721.759965                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       788688                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       788688                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       211957                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       211957                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  15840224000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  15840224000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.040345                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040345                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 74733.195884                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 74733.195884                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1195983                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1195983                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data        13285                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        13285                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data   1222965919                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   1222965919                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1209268                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1209268                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.010986                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.010986                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 92056.147460                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 92056.147460                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data         7077                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         7077                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data         6208                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6208                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data    549848000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    549848000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.005134                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005134                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 88570.876289                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 88570.876289                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data            9                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data         8000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total         8000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data         4000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total         6000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data            5                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data        77000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        77000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.714286                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.714286                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data        15400                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        15400                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data            5                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data        72000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        72000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.714286                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data        14400                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total        14400                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data            1                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total              1                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data            2                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data         8000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total         8000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data            3                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total            3                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.666667                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.666667                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data         4000                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total         4000                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data            2                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data         6000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total         6000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.666667                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data         3000                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total         3000                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.613749                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5667147                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           218165                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            25.976426                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        382365500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.613749                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.987930                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.987930                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         13143989                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        13143989                       # Number of data accesses
system.cpu0.pwrStateResidencyTicks::ON    31791696000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8818718                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8818718                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8818718                       # number of overall hits
system.cpu0.icache.overall_hits::total        8818718                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         7210                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7210                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         7210                       # number of overall misses
system.cpu0.icache.overall_misses::total         7210                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    422406996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    422406996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    422406996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    422406996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      8825928                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      8825928                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      8825928                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      8825928                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000817                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000817                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000817                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000817                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 58586.268516                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58586.268516                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 58586.268516                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58586.268516                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2297                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.418605                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         6498                       # number of writebacks
system.cpu0.icache.writebacks::total             6498                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst          680                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          680                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst          680                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          680                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         6530                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6530                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         6530                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6530                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    383882498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    383882498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    383882498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    383882498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000740                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000740                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000740                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000740                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 58787.518836                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58787.518836                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 58787.518836                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58787.518836                       # average overall mshr miss latency
system.cpu0.icache.replacements                  6498                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8818718                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8818718                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         7210                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7210                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    422406996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    422406996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      8825928                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      8825928                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000817                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000817                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 58586.268516                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58586.268516                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst          680                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          680                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         6530                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6530                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    383882498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    383882498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000740                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000740                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 58787.518836                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58787.518836                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.998064                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            8825248                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6530                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1351.492802                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.998064                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         17658386                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        17658386                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5481829                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5481829                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5481829                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5481829                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1019307                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1019307                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1019307                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1019307                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  67761605330                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  67761605330                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  67761605330                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  67761605330                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6501136                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6501136                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6501136                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6501136                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.156789                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.156789                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.156789                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.156789                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 66478.112414                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 66478.112414                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 66478.112414                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 66478.112414                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       108326                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          378                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1706                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.497069                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          126                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        92373                       # number of writebacks
system.cpu0.dcache.writebacks::total            92373                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       796893                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       796893                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       796893                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       796893                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       222414                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       222414                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       222414                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       222414                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  16690712986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16690712986                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  16690712986                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16690712986                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.034212                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.034212                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.034212                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.034212                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 75043.445943                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 75043.445943                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 75043.445943                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 75043.445943                       # average overall mshr miss latency
system.cpu0.dcache.replacements                222382                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      4272182                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        4272182                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      1001661                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1001661                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  66334010000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  66334010000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      5273843                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      5273843                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.189930                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.189930                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 66224.011916                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 66224.011916                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data       786892                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       786892                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       214769                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       214769                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  16076202000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16076202000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.040723                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.040723                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 74853.456504                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 74853.456504                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1209647                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1209647                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        17646                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        17646                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1427595330                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1427595330                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1227293                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1227293                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.014378                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.014378                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 80901.922815                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80901.922815                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        10001                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        10001                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data         7645                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7645                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    614510986                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    614510986                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.006229                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.006229                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 80380.769915                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 80380.769915                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           18                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data       920500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       920500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.129496                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.129496                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 51138.888889                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 51138.888889                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       786500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       786500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.115108                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.115108                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 49156.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49156.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          126                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          126                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data         8000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.015625                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015625                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         6000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.015625                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015625                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data         3000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data            5                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total            5                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       108500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       108500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          142                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.035211                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.035211                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data        21700                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total        21700                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data            5                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total            5                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       103500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       103500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.035211                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.035211                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data        20700                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total        20700                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.997633                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            5704650                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           222431                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            25.646830                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.997633                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999926                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999926                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         13225521                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        13225521                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                2207                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               17535                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                   7                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               13757                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                   8                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               15841                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                  41                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               14816                       # number of demand (read+write) hits
system.l2.demand_hits::total                    64212                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               2207                       # number of overall hits
system.l2.overall_hits::.cpu0.data              17535                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                  7                       # number of overall hits
system.l2.overall_hits::.cpu1.data              13757                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                  8                       # number of overall hits
system.l2.overall_hits::.cpu2.data              15841                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                 41                       # number of overall hits
system.l2.overall_hits::.cpu3.data              14816                       # number of overall hits
system.l2.overall_hits::total                   64212                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              4323                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            204876                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                64                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            204316                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst                60                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            201956                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst                32                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            203332                       # number of demand (read+write) misses
system.l2.demand_misses::total                 818959                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             4323                       # number of overall misses
system.l2.overall_misses::.cpu0.data           204876                       # number of overall misses
system.l2.overall_misses::.cpu1.inst               64                       # number of overall misses
system.l2.overall_misses::.cpu1.data           204316                       # number of overall misses
system.l2.overall_misses::.cpu2.inst               60                       # number of overall misses
system.l2.overall_misses::.cpu2.data           201956                       # number of overall misses
system.l2.overall_misses::.cpu3.inst               32                       # number of overall misses
system.l2.overall_misses::.cpu3.data           203332                       # number of overall misses
system.l2.overall_misses::total                818959                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    350116500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  16161532500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst      6103500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  16008240500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst      5705000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  15743970000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst      2881500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  15899602499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      64178151999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    350116500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  16161532500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst      6103500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  16008240500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst      5705000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  15743970000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst      2881500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  15899602499                       # number of overall miss cycles
system.l2.overall_miss_latency::total     64178151999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            6530                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          222411                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst              71                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          218073                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst              68                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          217797                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst              73                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          218148                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               883171                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           6530                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         222411                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst             71                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         218073                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst             68                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         217797                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst             73                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         218148                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              883171                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.662021                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.921159                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.901408                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.936916                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.882353                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.927267                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.438356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.932083                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.927294                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.662021                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.921159                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.901408                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.936916                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.882353                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.927267                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.438356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.932083                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.927294                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80989.243581                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 78884.459380                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95367.187500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 78350.400850                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 95083.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 77957.426370                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 90046.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 78195.279144                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78365.525013                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80989.243581                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 78884.459380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95367.187500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 78350.400850                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 95083.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 77957.426370                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 90046.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 78195.279144                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78365.525013                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              310340                       # number of writebacks
system.l2.writebacks::total                    310340                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.data             89                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            117                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            115                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            130                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 472                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.data            89                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           117                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           115                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           130                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                472                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         4323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       204787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       204199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       201841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       203202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            818487                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         4323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       204787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       204199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       201841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       203202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           818487                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    306886500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  14108105000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst      4764500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  13957632000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst      4160000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  13718739000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst      2152500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  13859400499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  55961839999                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    306886500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  14108105000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst      4764500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  13957632000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst      4160000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  13718739000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst      2152500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  13859400499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  55961839999                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.662021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.920759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.788732                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.936379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.764706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.926739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.369863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.931487                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.926759                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.662021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.920759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.788732                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.936379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.764706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.926739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.369863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.931487                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.926759                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70989.243581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 68891.604448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85080.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 68353.086940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst        80000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 67968.049108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 79722.222222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 68205.039808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68372.301575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70989.243581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 68891.604448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85080.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 68353.086940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst        80000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 67968.049108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 79722.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 68205.039808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68372.301575                       # average overall mshr miss latency
system.l2.replacements                        1167593                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       359464                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           359464                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       359464                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       359464                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6544                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6544                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6544                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6544                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       470972                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        470972                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.cpu0.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data        29500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        29500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             1754                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1035                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1025                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1033                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4847                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           5877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           5166                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data           5159                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data           5167                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21369                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    576954500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    522786000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data    527009000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data    525814500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2152564000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data         7631                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data         6201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data         6184                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data         6200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             26216                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.770148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.833091                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.834250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.833387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.815113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 98171.601157                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101197.444832                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 102153.324288                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 101763.982969                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100733.024475                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         5877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         5166                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data         5159                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data         5167                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    518184500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    471126000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data    475419000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data    474144500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1938874000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.770148                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.833091                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.834250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.833387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.815113                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88171.601157                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91197.444832                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 92153.324288                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 91763.982969                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90733.024475                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          2207                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst             7                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst             8                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst            41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2263                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         4323                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst           64                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst           60                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst           32                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4479                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    350116500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst      6103500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst      5705000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst      2881500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    364806500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         6530                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst           71                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst           68                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst           73                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           6742                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.662021                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.901408                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.882353                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.438356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.664343                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80989.243581                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95367.187500                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 95083.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 90046.875000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81448.202724                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         4323                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst           27                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4458                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    306886500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst      4764500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst      4160000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst      2152500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    317963500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.662021                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.788732                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.764706                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.369863                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.661228                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70989.243581                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85080.357143                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst        80000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 79722.222222                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71324.248542                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        15781                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        12722                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        14816                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        13783                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             57102                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       198999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       199150                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       196797                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       198165                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          793111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  15584578000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15485454500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  15216961000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  15373787999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  61660781499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       214780                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       211872                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       211613                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       211948                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        850213                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.926525                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.939954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.929985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.934970                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.932838                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 78314.855854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 77757.742907                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 77323.135007                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 77580.743315                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77745.462488                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data           89                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          117                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          115                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          130                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          451                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       198910                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       199033                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       196682                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       198035                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       792660                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  13589920500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  13486506000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  13243320000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  13385255999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  53705002499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.926110                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.939402                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.929442                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.934357                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.932308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 68321.957167                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 67760.150327                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 67333.665511                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 67590.355235                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67752.885851                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              19                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            20                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.928571                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.950000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       252000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        38500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        37000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       364500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.928571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.950000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19384.615385                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19184.210526                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997009                       # Cycle average of tags in use
system.l2.tags.total_refs                     1276515                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1167658                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.093227                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.918890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.326674                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.226809                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.002016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       11.111704                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.001947                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data       11.241608                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.000791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data       11.166570                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.295608                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.005104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.175419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.173620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.175650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.174478                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999953                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  15151514                       # Number of tag accesses
system.l2.tags.data_accesses                 15151514                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        276672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      13106240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst          3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      13068736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      12917824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst          1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      13004864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           52382976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       276672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        285312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     19861760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        19861760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           4323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         204785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst             56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         204199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         201841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst             27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         203201                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              818484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       310340                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             310340                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          8702650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        412253565                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           112734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        411073885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           104681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        406326986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            54354                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        409064807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1647693662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      8702650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       112734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       104681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        54354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8974419                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      624746789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            624746789                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      624746789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         8702650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       412253565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          112734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       411073885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          104681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       406326986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           54354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       409064807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2272440451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    310062.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      4323.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    179411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    177114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    171386.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples        27.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    176153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000153842750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        18606                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        18606                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1644030                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             292345                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      818485                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     310340                       # Number of write requests accepted
system.mem_ctrls.readBursts                    818485                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   310340                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 109963                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   278                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2047                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            115021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             60199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             92911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             85743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           110901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            61244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           109452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            60751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             49810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             38789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            49761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            25479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            49763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1216                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  10002603000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3542610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23287390500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14117.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32867.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   607831                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  291436                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                818485                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               310340                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  370720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  207251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   77750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   30083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   12572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  19805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  19993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  19945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  20090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  20312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  20263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  20672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  19042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  18848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  18729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  18673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  18623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  18639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       119295                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    546.435911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   328.730209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.866493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        31688     26.56%     26.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13269     11.12%     37.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7924      6.64%     44.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5594      4.69%     49.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5694      4.77%     53.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4958      4.16%     57.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4077      3.42%     61.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3770      3.16%     64.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42321     35.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       119295                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        18606                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.080243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.445844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.262880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          10128     54.43%     54.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          6871     36.93%     91.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           972      5.22%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          192      1.03%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          203      1.09%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          169      0.91%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           59      0.32%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            9      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         18606                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        18606                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.663818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.624264                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.192158                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            13430     72.18%     72.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              768      4.13%     76.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2498     13.43%     89.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1301      6.99%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              433      2.33%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              126      0.68%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.17%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               14      0.08%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         18606                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               45345408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7037632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                19843008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                52383040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             19861760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1426.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       624.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1647.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    624.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   31791674500                       # Total gap between requests
system.mem_ctrls.avgGap                      28163.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       276672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     11482304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     11335296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     10968704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst         1728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     11273792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     19843008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 8702649.899520931765                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 361173056.008084595203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 112733.840937583198                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 356548955.425341248512                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 104681.423727755828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 345017893.980868458748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 54353.816166334756                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 354614362.190680205822                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 624156949.663836717606                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         4323                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       204786                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       204199                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       201841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst           27                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       203201                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       310340                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    128726750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   5907121250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      2428000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   5801792000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      1978000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data   5698425500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst      1024000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data   5745895000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 777253386500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29777.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28845.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43357.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     28412.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     38038.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     28232.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     37925.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     28276.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2504522.09                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            530744760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            282074760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3739475040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1187904960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       2509575120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14436546750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         50919360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        22737240750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        715.194331                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     19781750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1061580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30710334250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            321071520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            170645970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1319372040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          430540380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       2509575120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14341332810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        131099520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19223637360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        604.674798                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    166208250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1061580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  30563907750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                  2                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean        13601500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value     13601500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     13601500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    31778094500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED     13601500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8800405                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8800405                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8800405                       # number of overall hits
system.cpu1.icache.overall_hits::total        8800405                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst           99                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            99                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst           99                       # number of overall misses
system.cpu1.icache.overall_misses::total           99                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst      8388000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8388000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst      8388000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8388000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8800504                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8800504                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8800504                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8800504                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 84727.272727                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84727.272727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 84727.272727                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84727.272727                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          114                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu1.icache.writebacks::total               40                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           28                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           28                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst           71                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           71                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst           71                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           71                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst      6306000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6306000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst      6306000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6306000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 88816.901408                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 88816.901408                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 88816.901408                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 88816.901408                       # average overall mshr miss latency
system.cpu1.icache.replacements                    40                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8800405                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8800405                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst           99                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           99                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst      8388000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8388000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8800504                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8800504                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 84727.272727                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84727.272727                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           28                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst           71                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           71                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst      6306000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6306000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 88816.901408                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 88816.901408                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.638130                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8800476                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               71                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         123950.366197                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        367707000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.638130                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.957442                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.957442                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17601079                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17601079                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5444593                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5444593                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5444593                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5444593                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1012641                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1012641                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1012641                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1012641                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  67315703925                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  67315703925                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  67315703925                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  67315703925                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6457234                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6457234                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6457234                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6457234                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.156823                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.156823                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.156823                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.156823                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 66475.388538                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66475.388538                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 66475.388538                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66475.388538                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        84495                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1358                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.220177                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        88137                       # number of writebacks
system.cpu1.dcache.writebacks::total            88137                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       794558                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       794558                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       794558                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       794558                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       218083                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       218083                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       218083                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       218083                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  16487535999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  16487535999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  16487535999                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  16487535999                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.033773                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.033773                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.033773                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.033773                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 75602.114787                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75602.114787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 75602.114787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75602.114787                       # average overall mshr miss latency
system.cpu1.dcache.replacements                218047                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4249336                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4249336                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       999355                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       999355                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  66102853500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  66102853500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5248691                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5248691                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.190401                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.190401                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 66145.517359                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 66145.517359                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       787477                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       787477                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       211878                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       211878                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  15940710000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  15940710000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.040368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040368                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 75235.324102                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 75235.324102                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1195257                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1195257                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        13286                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        13286                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data   1212850425                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1212850425                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1208543                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1208543                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.010993                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.010993                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 91287.853756                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 91287.853756                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         7081                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         7081                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data         6205                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         6205                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    546825999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    546825999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.005134                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005134                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88126.671878                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88126.671878                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data            6                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data        23000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        23000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        11500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        11500                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        21000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        21000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        10500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data            3                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         3000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         3000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data            2                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total              2                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total            2                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data         8500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total         8500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data            4                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total            4                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.500000                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data         4250                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total         4250                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data         6500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total         6500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data         3250                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total         3250                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.624193                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5662692                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           218087                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            25.965289                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        367718500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.624193                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.988256                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988256                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         13132587                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        13132587                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  31791696000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            856983                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       669804                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         6617                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1374118                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               6                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             16                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            26232                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           26232                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          6742                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       850243                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           20                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           20                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        19558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       667244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       654210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       653382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          188                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side       654454                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2649391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       833792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     20146112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         7104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     19597440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         6720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     19688768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         7360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     19664704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               79952000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1167652                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19864704                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2050847                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.435500                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.553271                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1198651     58.45%     58.45% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 828242     40.39%     98.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  10819      0.53%     99.36% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   9276      0.45%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   3859      0.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2050847                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1249181999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         326836749                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            106990                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         327384227                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            111993                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         333744782                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9795499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         327255246                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            110490                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
