// Seed: 4105853284
module module_0 (
    output uwire id_0,
    input  wor   id_1,
    input  tri1  id_2
);
  wire id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    output tri0 void id_2,
    input uwire id_3[$realtime : 1],
    input supply0 id_4,
    output tri1 id_5,
    input uwire id_6,
    input wor id_7,
    input wire id_8
);
  if (1 + 1) assign id_1 = -1;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_4
  );
endmodule
module module_2 (
    input uwire id_0,
    input tri0 id_1,
    input supply1 void id_2,
    output tri id_3,
    output logic id_4
);
  logic id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2
  );
  wire id_7, id_8;
  wire [-1 : 1] id_9;
  logic id_10;
  always id_4 <= 1;
endmodule
