Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_top glbl -Oenable_linking_all_libraries -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s fir -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/HLS_LABC/fir128_Q2/solution3/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/HLS_LABC/fir128_Q2/solution3/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/HLS_LABC/fir128_Q2/solution3/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/HLS_LABC/fir128_Q2/solution3/sim/verilog/fir_fir_Pipeline_Shift_Accum_Loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_fir_Pipeline_Shift_Accum_Loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/HLS_LABC/fir128_Q2/solution3/sim/verilog/fir_fir_Pipeline_Shift_Accum_Loop_fir_int_int_c_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_fir_Pipeline_Shift_Accum_Loop_fir_int_int_c_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/HLS_LABC/fir128_Q2/solution3/sim/verilog/fir_fir_Pipeline_Shift_Accum_Loop_shift_reg_V_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_fir_Pipeline_Shift_Accum_Loop_shift_reg_V_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/HLS_LABC/fir128_Q2/solution3/sim/verilog/fir_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/HLS_LABC/fir128_Q2/solution3/sim/verilog/fir_mul_5s_8s_13_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_mul_5s_8s_13_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/HLS_LABC/fir128_Q2/solution3/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fir_fir_Pipeline_Shift_Accum_Loo...
Compiling module xil_defaultlib.fir_fir_Pipeline_Shift_Accum_Loo...
Compiling module xil_defaultlib.fir_mul_5s_8s_13_1_1(NUM_STAGE=1...
Compiling module xil_defaultlib.fir_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.fir_fir_Pipeline_Shift_Accum_Loo...
Compiling module xil_defaultlib.fir
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fir_top
Compiling module work.glbl
Built simulation snapshot fir
