Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\M10512001\Desktop\DE2-115\SDCard_OnchipRam\Qsys_system.qsys --block-symbol-file --output-directory=C:\Users\M10512001\Desktop\DE2-115\SDCard_OnchipRam\Qsys_system --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SDCard_OnchipRam/Qsys_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 15.1]
Progress: Parameterizing module clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_gen2 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_ram
Progress: Adding sd_card [Altera_UP_SD_Card_Avalon_Interface 15.1]
Progress: Parameterizing module sd_card
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 15.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Qsys_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\M10512001\Desktop\DE2-115\SDCard_OnchipRam\Qsys_system.qsys --synthesis=VERILOG --output-directory=C:\Users\M10512001\Desktop\DE2-115\SDCard_OnchipRam\Qsys_system\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SDCard_OnchipRam/Qsys_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 15.1]
Progress: Parameterizing module clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_gen2 [altera_nios2_gen2 15.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_ram [altera_avalon_onchip_memory2 15.1]
Progress: Parameterizing module onchip_ram
Progress: Adding sd_card [Altera_UP_SD_Card_Avalon_Interface 15.1]
Progress: Parameterizing module sd_card
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 15.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Qsys_system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: Qsys_system.sysid: Time stamp will be automatically updated when this component is generated.
Info: Qsys_system: Generating Qsys_system "Qsys_system" for QUARTUS_SYNTH
Info: jtag_uart: Starting RTL generation for module 'Qsys_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=Qsys_system_jtag_uart --dir=C:/Users/M10512~1/AppData/Local/Temp/alt7465_4986184444553972027.dir/0005_jtag_uart_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/M10512~1/AppData/Local/Temp/alt7465_4986184444553972027.dir/0005_jtag_uart_gen//Qsys_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'Qsys_system_jtag_uart'
Info: jtag_uart: "Qsys_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_gen2: "Qsys_system" instantiated altera_nios2_gen2 "nios2_gen2"
Info: onchip_ram: Starting RTL generation for module 'Qsys_system_onchip_ram'
Info: onchip_ram:   Generation command is [exec C:/altera/15.1/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64/perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=Qsys_system_onchip_ram --dir=C:/Users/M10512~1/AppData/Local/Temp/alt7465_4986184444553972027.dir/0006_onchip_ram_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/M10512~1/AppData/Local/Temp/alt7465_4986184444553972027.dir/0006_onchip_ram_gen//Qsys_system_onchip_ram_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_ram: Done RTL generation for module 'Qsys_system_onchip_ram'
Info: onchip_ram: "Qsys_system" instantiated altera_avalon_onchip_memory2 "onchip_ram"
Info: sd_card: "Qsys_system" instantiated Altera_UP_SD_Card_Avalon_Interface "sd_card"
Info: sysid: "Qsys_system" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer: Starting RTL generation for module 'Qsys_system_timer'
Info: timer:   Generation command is [exec C:/altera/15.1/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.1/quartus/bin64//perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=Qsys_system_timer --dir=C:/Users/M10512~1/AppData/Local/Temp/alt7465_4986184444553972027.dir/0008_timer_gen/ --quartus_dir=C:/altera/15.1/quartus --verilog --config=C:/Users/M10512~1/AppData/Local/Temp/alt7465_4986184444553972027.dir/0008_timer_gen//Qsys_system_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'Qsys_system_timer'
Info: timer: "Qsys_system" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "Qsys_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "Qsys_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "Qsys_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'Qsys_system_nios2_gen2_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.1/quartus/bin64//eperlcmd.exe -I C:/altera/15.1/quartus/bin64//perl/lib -I C:/altera/15.1/quartus/sopc_builder/bin/europa -I C:/altera/15.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.1/quartus/sopc_builder/bin -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/altera/15.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=Qsys_system_nios2_gen2_cpu --dir=C:/Users/M10512~1/AppData/Local/Temp/alt7465_4986184444553972027.dir/0011_cpu_gen/ --quartus_bindir=C:/altera/15.1/quartus/bin64/ --verilog --config=C:/Users/M10512~1/AppData/Local/Temp/alt7465_4986184444553972027.dir/0011_cpu_gen//Qsys_system_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.10.26 12:49:19 (*) Starting Nios II generation
Info: cpu: # 2017.10.26 12:49:19 (*)   Checking for plaintext license.
Info: cpu: # 2017.10.26 12:49:22 (*)   Plaintext license not found.
Info: cpu: # 2017.10.26 12:49:22 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.10.26 12:49:25 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2017.10.26 12:49:25 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.10.26 12:49:25 (*)   Creating all objects for CPU
Info: cpu: # 2017.10.26 12:49:25 (*)     Testbench
Info: cpu: # 2017.10.26 12:49:26 (*)     Instruction decoding
Info: cpu: # 2017.10.26 12:49:26 (*)       Instruction fields
Info: cpu: # 2017.10.26 12:49:26 (*)       Instruction decodes
Info: cpu: # 2017.10.26 12:49:26 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.10.26 12:49:26 (*)       Instruction controls
Info: cpu: # 2017.10.26 12:49:26 (*)     Pipeline frontend
Info: cpu: # 2017.10.26 12:49:26 (*)     Pipeline backend
Info: cpu: # 2017.10.26 12:49:28 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.10.26 12:49:30 (*)   Creating encrypted RTL
Info: cpu: # 2017.10.26 12:49:31 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'Qsys_system_nios2_gen2_cpu'
Info: cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: nios2_gen2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_data_master_limiter"
Info: Reusing file C:/Users/M10512001/Desktop/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/Users/M10512001/Desktop/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/M10512001/Desktop/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/M10512001/Desktop/DE2-115/SDCard_OnchipRam/Qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: Qsys_system: Done "Qsys_system" with 31 modules, 61 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
