# VivadoVerse
# ğŸš€ Accelerated Matrix Multiplication and 3D Point Cloud Rotation on FPGA

This project demonstrates the use of FPGA hardware to accelerate matrix multiplication and apply it to 3D point cloud transformations. It is structured in **multiple phases**, with each phase building on the last to reach full 3D visualization and control via hardware interfaces.

---

## ğŸ“Œ Objective

To implement a high-speed hardware engine for 3Ã—3 matrix Ã— 3Ã—1 vector multiplication on FPGA and visualize the result through **real-time 3D point cloud rotation**. The goal is to leverage FPGA parallelism for efficient computation and enable dynamic axis-based rotation using external controls.

---

## ğŸ“ Project Phases

| Phase | Description | Status |
|-------|-------------|--------|
| **Phase 1** | Project Planning & Specification | âœ… *(Complete)* |
| **Phase 2** | Matrix Multiplication Engine (3Ã—3 Ã— 3Ã—1) in VHDL | âœ… *(Completed in Xilinx Vivado)* |
[matrixmultiplier3x1](matrixmultiplier3x1)
| **Phase 3** | SRAM Memory Interface and HPS-FPGA Communication | ğŸ”œ |
| **Phase 4** | VGA Display of Rotating 3D Point Cloud | ğŸ”œ |
| **Phase 5** | Switch-Controlled Dynamic Axis Rotation (X, Y, Z) | ğŸ”œ |

---

## ğŸ”§ Current Phase: Phase 2 â€“ Matrix Multiplier (3Ã—3 Ã— 3Ã—1)

### âœ”ï¸ Goals:
- Create a VHDL module to multiply a 3Ã—3 matrix with a 3Ã—1 vector.
- Simulate using static inputs in **Xilinx Vivado**.
- Analyze waveform and generate RTL design.
- Prepare testbench for validation.

### ğŸ”¨ Deliverables:
- `MatrixMultiplier3x1.vhd` â€“ Core logic
- `tb_MatrixMultiplier3x1.vhd` â€“ Testbench
- Simulation waveforms
- RTL schematic (Vivado)

ğŸ“· Simulation Preview:

![Waveform Output](./simulation_waveform.png)

ğŸ“· RTL Preview:

_Add RTL schematic screenshot here later._

---

## ğŸ’» Tools & Technologies

- ğŸ’¡ **Language**: VHDL  
- ğŸ› ï¸ **Toolchain**: Xilinx Vivado (Design & Simulation)  
- ğŸ–¥ï¸ **Target Platform**: Artix-7 FPGA  
- ğŸ“ˆ **Testbench**: Manual simulation with ModelSim/Vivado Simulator

---

## ğŸ“‚ Repository Structure

```

.
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ MatrixMultiplier3x1.vhd
â”‚   â”œâ”€â”€ tb\_MatrixMultiplier3x1.vhd
â”‚
â”œâ”€â”€ images/
â”‚   â”œâ”€â”€ simulation\_waveform.png
â”‚   â””â”€â”€ rtl\_schematic.png (to be added)
â”‚
â”œâ”€â”€ README.md
â””â”€â”€ LICENSE

```

---

## ğŸ“Œ Future Roadmap

Once Phase 2 is complete and verified, future work includes:

- ğŸ” Interfacing multiple SRAMs for dynamic pixel data
- ğŸ§  Using HPS (ARM) to initialize pixel coordinates
- ğŸ® Integrating VGA to display real-time point cloud rotation
- ğŸšï¸ Implementing user-controlled axis rotation with switches

---

## ğŸ“œ License

MIT License. Use, modify, and distribute freely with credit.

---

## ğŸ™‹â€â™‚ï¸ Author

**Sandeep kumar**  
B.Tech Electronics & Communication | FPGA Design | VHDL Enthusiast  
ğŸ“¬ Connect on [www.linkedin.com/in/sandeepkumar2612](www.linkedin.com/in/sandeepkumar2612) | ğŸ’» Open for collaborations

```

