0.7
2020.2
May 22 2024
18:54:44
/home/bianca/Documents/pipelined-arm/ProyectoFinal.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v,1731645805,verilog,,,,testbench,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/adder.v,1731649596,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/alu.v,,adder,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/alu.v,1731609051,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v,,alu,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v,1731649522,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condcheck.v,,arm,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condcheck.v,1731609051,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v,,condcheck,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/condlogic.v,1731645303,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v,,condlogic,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v,1731649529,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v,,controller,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v,1731649830,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/decode.v,,datapath,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/decode.v,1731649802,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/decode_execute.v,,decode,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/decode_execute.v,1731634360,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/decode_stg.v,,decode_execute,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/decode_stg.v,1731648549,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v,,decode_stg,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/dmem.v,1731609051,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/execute_memory.v,,dmem,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/execute_memory.v,1731645115,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/execute_stg.v,,execute_memory,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/execute_stg.v,1731626559,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/extend.v,,execute_stg,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/extend.v,1731609051,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/fetch_decode.v,,extend,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/fetch_decode.v,1731634360,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/fetch_stg.v,,fetch_decode,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/fetch_stg.v,1731626141,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopenr.v,,fetch_stg,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopenr.v,1731609051,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopr.v,,flopenr,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/flopr.v,1731609051,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/imem.v,,flopr,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/imem.v,1731646366,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/memory_stg.v,,imem,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/memory_stg.v,1731626239,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/memory_write.v,,memory_stg,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/memory_write.v,1731634360,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux2.v,,memory_write,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/mux2.v,1731609051,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/regfile.v,,mux2,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/regfile.v,1731609051,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/top.v,,regfile,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/top.v,1731645597,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/write_stg.v,,top,,,,,,,,
/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sources_1/new/write_stg.v,1731625930,verilog,,/home/bianca/Documents/pipelined-arm/ProyectoFinal.srcs/sim_1/new/testbench.v,,write_stg,,,,,,,,
