
proyecto_e4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008788  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  08008898  08008898  00018898  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008ce4  08008ce4  000201fc  2**0
                  CONTENTS
  4 .ARM          00000000  08008ce4  08008ce4  000201fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008ce4  08008ce4  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ce4  08008ce4  00018ce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ce8  08008ce8  00018ce8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  08008cec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d0  200001fc  08008ee8  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003cc  08008ee8  000203cc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dca3  00000000  00000000  00020225  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002179  00000000  00000000  0002dec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e10  00000000  00000000  00030048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d20  00000000  00000000  00030e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018ec9  00000000  00000000  00031b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000101b6  00000000  00000000  0004aa41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c61d  00000000  00000000  0005abf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e7214  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d24  00000000  00000000  000e7264  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001fc 	.word	0x200001fc
 800012c:	00000000 	.word	0x00000000
 8000130:	08008880 	.word	0x08008880

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000200 	.word	0x20000200
 800014c:	08008880 	.word	0x08008880

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__gesf2>:
 8000b7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000b80:	e006      	b.n	8000b90 <__cmpsf2+0x4>
 8000b82:	bf00      	nop

08000b84 <__lesf2>:
 8000b84:	f04f 0c01 	mov.w	ip, #1
 8000b88:	e002      	b.n	8000b90 <__cmpsf2+0x4>
 8000b8a:	bf00      	nop

08000b8c <__cmpsf2>:
 8000b8c:	f04f 0c01 	mov.w	ip, #1
 8000b90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b94:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ba0:	bf18      	it	ne
 8000ba2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba6:	d011      	beq.n	8000bcc <__cmpsf2+0x40>
 8000ba8:	b001      	add	sp, #4
 8000baa:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000bae:	bf18      	it	ne
 8000bb0:	ea90 0f01 	teqne	r0, r1
 8000bb4:	bf58      	it	pl
 8000bb6:	ebb2 0003 	subspl.w	r0, r2, r3
 8000bba:	bf88      	it	hi
 8000bbc:	17c8      	asrhi	r0, r1, #31
 8000bbe:	bf38      	it	cc
 8000bc0:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000bc4:	bf18      	it	ne
 8000bc6:	f040 0001 	orrne.w	r0, r0, #1
 8000bca:	4770      	bx	lr
 8000bcc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bd0:	d102      	bne.n	8000bd8 <__cmpsf2+0x4c>
 8000bd2:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000bd6:	d105      	bne.n	8000be4 <__cmpsf2+0x58>
 8000bd8:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000bdc:	d1e4      	bne.n	8000ba8 <__cmpsf2+0x1c>
 8000bde:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000be2:	d0e1      	beq.n	8000ba8 <__cmpsf2+0x1c>
 8000be4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop

08000bec <__aeabi_cfrcmple>:
 8000bec:	4684      	mov	ip, r0
 8000bee:	4608      	mov	r0, r1
 8000bf0:	4661      	mov	r1, ip
 8000bf2:	e7ff      	b.n	8000bf4 <__aeabi_cfcmpeq>

08000bf4 <__aeabi_cfcmpeq>:
 8000bf4:	b50f      	push	{r0, r1, r2, r3, lr}
 8000bf6:	f7ff ffc9 	bl	8000b8c <__cmpsf2>
 8000bfa:	2800      	cmp	r0, #0
 8000bfc:	bf48      	it	mi
 8000bfe:	f110 0f00 	cmnmi.w	r0, #0
 8000c02:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000c04 <__aeabi_fcmpeq>:
 8000c04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c08:	f7ff fff4 	bl	8000bf4 <__aeabi_cfcmpeq>
 8000c0c:	bf0c      	ite	eq
 8000c0e:	2001      	moveq	r0, #1
 8000c10:	2000      	movne	r0, #0
 8000c12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c16:	bf00      	nop

08000c18 <__aeabi_fcmplt>:
 8000c18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c1c:	f7ff ffea 	bl	8000bf4 <__aeabi_cfcmpeq>
 8000c20:	bf34      	ite	cc
 8000c22:	2001      	movcc	r0, #1
 8000c24:	2000      	movcs	r0, #0
 8000c26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c2a:	bf00      	nop

08000c2c <__aeabi_fcmple>:
 8000c2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c30:	f7ff ffe0 	bl	8000bf4 <__aeabi_cfcmpeq>
 8000c34:	bf94      	ite	ls
 8000c36:	2001      	movls	r0, #1
 8000c38:	2000      	movhi	r0, #0
 8000c3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c3e:	bf00      	nop

08000c40 <__aeabi_fcmpge>:
 8000c40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c44:	f7ff ffd2 	bl	8000bec <__aeabi_cfrcmple>
 8000c48:	bf94      	ite	ls
 8000c4a:	2001      	movls	r0, #1
 8000c4c:	2000      	movhi	r0, #0
 8000c4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c52:	bf00      	nop

08000c54 <__aeabi_fcmpgt>:
 8000c54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c58:	f7ff ffc8 	bl	8000bec <__aeabi_cfrcmple>
 8000c5c:	bf34      	ite	cc
 8000c5e:	2001      	movcc	r0, #1
 8000c60:	2000      	movcs	r0, #0
 8000c62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c66:	bf00      	nop

08000c68 <readCalibrationData>:
unsigned long B4, B7 = 0;

/* === Private function implementation ========================================================= */

/* === Public function implementation ========================================================== */
void readCalibrationData(void) {
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b08a      	sub	sp, #40	; 0x28
 8000c6c:	af04      	add	r7, sp, #16
	uint8_t calibData[21] = { 0 };
 8000c6e:	2300      	movs	r3, #0
 8000c70:	603b      	str	r3, [r7, #0]
 8000c72:	1d3b      	adds	r3, r7, #4
 8000c74:	2200      	movs	r2, #0
 8000c76:	601a      	str	r2, [r3, #0]
 8000c78:	605a      	str	r2, [r3, #4]
 8000c7a:	609a      	str	r2, [r3, #8]
 8000c7c:	60da      	str	r2, [r3, #12]
 8000c7e:	741a      	strb	r2, [r3, #16]

//HAL_I2C_Mem_Read(&hi2c1, DevAddress, MemAddress, MemAddSize (por bytes), pData, Size, Timeout)
	HAL_I2C_Mem_Read(&hi2c1, devAddRead, 0xAA, 1, calibData, 21, 50);
 8000c80:	2332      	movs	r3, #50	; 0x32
 8000c82:	9302      	str	r3, [sp, #8]
 8000c84:	2315      	movs	r3, #21
 8000c86:	9301      	str	r3, [sp, #4]
 8000c88:	463b      	mov	r3, r7
 8000c8a:	9300      	str	r3, [sp, #0]
 8000c8c:	2301      	movs	r3, #1
 8000c8e:	22aa      	movs	r2, #170	; 0xaa
 8000c90:	21ee      	movs	r1, #238	; 0xee
 8000c92:	4836      	ldr	r0, [pc, #216]	; (8000d6c <readCalibrationData+0x104>)
 8000c94:	f002 fb6e 	bl	8003374 <HAL_I2C_Mem_Read>

	AC1 = (calibData[0] << 8 | calibData[1]);
 8000c98:	783b      	ldrb	r3, [r7, #0]
 8000c9a:	021b      	lsls	r3, r3, #8
 8000c9c:	b21a      	sxth	r2, r3
 8000c9e:	787b      	ldrb	r3, [r7, #1]
 8000ca0:	b21b      	sxth	r3, r3
 8000ca2:	4313      	orrs	r3, r2
 8000ca4:	b21a      	sxth	r2, r3
 8000ca6:	4b32      	ldr	r3, [pc, #200]	; (8000d70 <readCalibrationData+0x108>)
 8000ca8:	801a      	strh	r2, [r3, #0]
	AC2 = (calibData[2] << 8 | calibData[3]);
 8000caa:	78bb      	ldrb	r3, [r7, #2]
 8000cac:	021b      	lsls	r3, r3, #8
 8000cae:	b21a      	sxth	r2, r3
 8000cb0:	78fb      	ldrb	r3, [r7, #3]
 8000cb2:	b21b      	sxth	r3, r3
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	b21a      	sxth	r2, r3
 8000cb8:	4b2e      	ldr	r3, [pc, #184]	; (8000d74 <readCalibrationData+0x10c>)
 8000cba:	801a      	strh	r2, [r3, #0]
	AC3 = (calibData[4] << 8 | calibData[5]);
 8000cbc:	793b      	ldrb	r3, [r7, #4]
 8000cbe:	021b      	lsls	r3, r3, #8
 8000cc0:	b21a      	sxth	r2, r3
 8000cc2:	797b      	ldrb	r3, [r7, #5]
 8000cc4:	b21b      	sxth	r3, r3
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	b21a      	sxth	r2, r3
 8000cca:	4b2b      	ldr	r3, [pc, #172]	; (8000d78 <readCalibrationData+0x110>)
 8000ccc:	801a      	strh	r2, [r3, #0]
	AC4 = (calibData[6] << 8 | calibData[7]);
 8000cce:	79bb      	ldrb	r3, [r7, #6]
 8000cd0:	021b      	lsls	r3, r3, #8
 8000cd2:	b21a      	sxth	r2, r3
 8000cd4:	79fb      	ldrb	r3, [r7, #7]
 8000cd6:	b21b      	sxth	r3, r3
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	b21b      	sxth	r3, r3
 8000cdc:	b29a      	uxth	r2, r3
 8000cde:	4b27      	ldr	r3, [pc, #156]	; (8000d7c <readCalibrationData+0x114>)
 8000ce0:	801a      	strh	r2, [r3, #0]
	AC5 = (calibData[8] << 8 | calibData[9]);
 8000ce2:	7a3b      	ldrb	r3, [r7, #8]
 8000ce4:	021b      	lsls	r3, r3, #8
 8000ce6:	b21a      	sxth	r2, r3
 8000ce8:	7a7b      	ldrb	r3, [r7, #9]
 8000cea:	b21b      	sxth	r3, r3
 8000cec:	4313      	orrs	r3, r2
 8000cee:	b21b      	sxth	r3, r3
 8000cf0:	b29a      	uxth	r2, r3
 8000cf2:	4b23      	ldr	r3, [pc, #140]	; (8000d80 <readCalibrationData+0x118>)
 8000cf4:	801a      	strh	r2, [r3, #0]
	AC6 = (calibData[10] << 8 | calibData[11]);
 8000cf6:	7abb      	ldrb	r3, [r7, #10]
 8000cf8:	021b      	lsls	r3, r3, #8
 8000cfa:	b21a      	sxth	r2, r3
 8000cfc:	7afb      	ldrb	r3, [r7, #11]
 8000cfe:	b21b      	sxth	r3, r3
 8000d00:	4313      	orrs	r3, r2
 8000d02:	b21b      	sxth	r3, r3
 8000d04:	b29a      	uxth	r2, r3
 8000d06:	4b1f      	ldr	r3, [pc, #124]	; (8000d84 <readCalibrationData+0x11c>)
 8000d08:	801a      	strh	r2, [r3, #0]
	B1 = (calibData[12] << 8 | calibData[13]);
 8000d0a:	7b3b      	ldrb	r3, [r7, #12]
 8000d0c:	021b      	lsls	r3, r3, #8
 8000d0e:	b21a      	sxth	r2, r3
 8000d10:	7b7b      	ldrb	r3, [r7, #13]
 8000d12:	b21b      	sxth	r3, r3
 8000d14:	4313      	orrs	r3, r2
 8000d16:	b21a      	sxth	r2, r3
 8000d18:	4b1b      	ldr	r3, [pc, #108]	; (8000d88 <readCalibrationData+0x120>)
 8000d1a:	801a      	strh	r2, [r3, #0]
	B2 = (calibData[14] << 8 | calibData[15]);
 8000d1c:	7bbb      	ldrb	r3, [r7, #14]
 8000d1e:	021b      	lsls	r3, r3, #8
 8000d20:	b21a      	sxth	r2, r3
 8000d22:	7bfb      	ldrb	r3, [r7, #15]
 8000d24:	b21b      	sxth	r3, r3
 8000d26:	4313      	orrs	r3, r2
 8000d28:	b21a      	sxth	r2, r3
 8000d2a:	4b18      	ldr	r3, [pc, #96]	; (8000d8c <readCalibrationData+0x124>)
 8000d2c:	801a      	strh	r2, [r3, #0]
	MB = (calibData[16] << 8 | calibData[17]);
 8000d2e:	7c3b      	ldrb	r3, [r7, #16]
 8000d30:	021b      	lsls	r3, r3, #8
 8000d32:	b21a      	sxth	r2, r3
 8000d34:	7c7b      	ldrb	r3, [r7, #17]
 8000d36:	b21b      	sxth	r3, r3
 8000d38:	4313      	orrs	r3, r2
 8000d3a:	b21a      	sxth	r2, r3
 8000d3c:	4b14      	ldr	r3, [pc, #80]	; (8000d90 <readCalibrationData+0x128>)
 8000d3e:	801a      	strh	r2, [r3, #0]
	MC = (calibData[18] << 8 | calibData[19]);
 8000d40:	7cbb      	ldrb	r3, [r7, #18]
 8000d42:	021b      	lsls	r3, r3, #8
 8000d44:	b21a      	sxth	r2, r3
 8000d46:	7cfb      	ldrb	r3, [r7, #19]
 8000d48:	b21b      	sxth	r3, r3
 8000d4a:	4313      	orrs	r3, r2
 8000d4c:	b21a      	sxth	r2, r3
 8000d4e:	4b11      	ldr	r3, [pc, #68]	; (8000d94 <readCalibrationData+0x12c>)
 8000d50:	801a      	strh	r2, [r3, #0]
	MD = (calibData[20] << 8 | calibData[21]);
 8000d52:	7d3b      	ldrb	r3, [r7, #20]
 8000d54:	021b      	lsls	r3, r3, #8
 8000d56:	b21a      	sxth	r2, r3
 8000d58:	7d7b      	ldrb	r3, [r7, #21]
 8000d5a:	b21b      	sxth	r3, r3
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	b21a      	sxth	r2, r3
 8000d60:	4b0d      	ldr	r3, [pc, #52]	; (8000d98 <readCalibrationData+0x130>)
 8000d62:	801a      	strh	r2, [r3, #0]

}
 8000d64:	bf00      	nop
 8000d66:	3718      	adds	r7, #24
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	20000288 	.word	0x20000288
 8000d70:	20000218 	.word	0x20000218
 8000d74:	2000021a 	.word	0x2000021a
 8000d78:	2000021c 	.word	0x2000021c
 8000d7c:	2000021e 	.word	0x2000021e
 8000d80:	20000220 	.word	0x20000220
 8000d84:	20000222 	.word	0x20000222
 8000d88:	20000224 	.word	0x20000224
 8000d8c:	20000226 	.word	0x20000226
 8000d90:	20000228 	.word	0x20000228
 8000d94:	2000022a 	.word	0x2000022a
 8000d98:	2000022c 	.word	0x2000022c

08000d9c <getUncompensatedTemperature>:

uint16_t getUncompensatedTemperature(void) {
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b086      	sub	sp, #24
 8000da0:	af04      	add	r7, sp, #16

	uint8_t uTMSB, uTLSB = 0;
 8000da2:	2300      	movs	r3, #0
 8000da4:	713b      	strb	r3, [r7, #4]
	uint8_t dataToWrite = 0x2E;
 8000da6:	232e      	movs	r3, #46	; 0x2e
 8000da8:	70fb      	strb	r3, [r7, #3]
	uint16_t uT = 0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	80fb      	strh	r3, [r7, #6]

	//HAL_I2C_Mem_Write(hi2c, DevAddress, MemAddress, MemAddSize, pData, Size, Timeout)
	HAL_I2C_Mem_Write(&hi2c1, devAddWrite, 0xF4, 1, &dataToWrite, 1, 50);
 8000dae:	2332      	movs	r3, #50	; 0x32
 8000db0:	9302      	str	r3, [sp, #8]
 8000db2:	2301      	movs	r3, #1
 8000db4:	9301      	str	r3, [sp, #4]
 8000db6:	1cfb      	adds	r3, r7, #3
 8000db8:	9300      	str	r3, [sp, #0]
 8000dba:	2301      	movs	r3, #1
 8000dbc:	22f4      	movs	r2, #244	; 0xf4
 8000dbe:	21ee      	movs	r1, #238	; 0xee
 8000dc0:	4815      	ldr	r0, [pc, #84]	; (8000e18 <getUncompensatedTemperature+0x7c>)
 8000dc2:	f002 f9dd 	bl	8003180 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 8000dc6:	2005      	movs	r0, #5
 8000dc8:	f001 fc82 	bl	80026d0 <HAL_Delay>
	HAL_I2C_Mem_Read(&hi2c1, devAddRead, 0xF6, 1, &uTMSB, 1, 50);
 8000dcc:	2332      	movs	r3, #50	; 0x32
 8000dce:	9302      	str	r3, [sp, #8]
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	9301      	str	r3, [sp, #4]
 8000dd4:	1d7b      	adds	r3, r7, #5
 8000dd6:	9300      	str	r3, [sp, #0]
 8000dd8:	2301      	movs	r3, #1
 8000dda:	22f6      	movs	r2, #246	; 0xf6
 8000ddc:	21ee      	movs	r1, #238	; 0xee
 8000dde:	480e      	ldr	r0, [pc, #56]	; (8000e18 <getUncompensatedTemperature+0x7c>)
 8000de0:	f002 fac8 	bl	8003374 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1, devAddRead, 0xF7, 1, &uTLSB, 1, 50);
 8000de4:	2332      	movs	r3, #50	; 0x32
 8000de6:	9302      	str	r3, [sp, #8]
 8000de8:	2301      	movs	r3, #1
 8000dea:	9301      	str	r3, [sp, #4]
 8000dec:	1d3b      	adds	r3, r7, #4
 8000dee:	9300      	str	r3, [sp, #0]
 8000df0:	2301      	movs	r3, #1
 8000df2:	22f7      	movs	r2, #247	; 0xf7
 8000df4:	21ee      	movs	r1, #238	; 0xee
 8000df6:	4808      	ldr	r0, [pc, #32]	; (8000e18 <getUncompensatedTemperature+0x7c>)
 8000df8:	f002 fabc 	bl	8003374 <HAL_I2C_Mem_Read>

	////////delete this//////////

	/////////////////////////////

	uT = uTMSB << 8 | uTLSB;
 8000dfc:	797b      	ldrb	r3, [r7, #5]
 8000dfe:	021b      	lsls	r3, r3, #8
 8000e00:	b21a      	sxth	r2, r3
 8000e02:	793b      	ldrb	r3, [r7, #4]
 8000e04:	b21b      	sxth	r3, r3
 8000e06:	4313      	orrs	r3, r2
 8000e08:	b21b      	sxth	r3, r3
 8000e0a:	80fb      	strh	r3, [r7, #6]

	return uT;
 8000e0c:	88fb      	ldrh	r3, [r7, #6]
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	20000288 	.word	0x20000288

08000e1c <getUncompensatedPressure>:

uint32_t getUncompensatedPressure(char oss) {
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b08a      	sub	sp, #40	; 0x28
 8000e20:	af04      	add	r7, sp, #16
 8000e22:	4603      	mov	r3, r0
 8000e24:	71fb      	strb	r3, [r7, #7]

	uint8_t uData[2] = { 0 };
 8000e26:	2300      	movs	r3, #0
 8000e28:	823b      	strh	r3, [r7, #16]
	uint8_t dataToWrite = 0x34 | (oss << 6);
 8000e2a:	79fb      	ldrb	r3, [r7, #7]
 8000e2c:	019b      	lsls	r3, r3, #6
 8000e2e:	b25b      	sxtb	r3, r3
 8000e30:	f043 0334 	orr.w	r3, r3, #52	; 0x34
 8000e34:	b25b      	sxtb	r3, r3
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	73fb      	strb	r3, [r7, #15]
	uint32_t uP = 0;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	617b      	str	r3, [r7, #20]

	HAL_I2C_Mem_Write(&hi2c1, devAddWrite, 0xF4, 1, &dataToWrite, 1, 50);
 8000e3e:	2332      	movs	r3, #50	; 0x32
 8000e40:	9302      	str	r3, [sp, #8]
 8000e42:	2301      	movs	r3, #1
 8000e44:	9301      	str	r3, [sp, #4]
 8000e46:	f107 030f 	add.w	r3, r7, #15
 8000e4a:	9300      	str	r3, [sp, #0]
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	22f4      	movs	r2, #244	; 0xf4
 8000e50:	21ee      	movs	r1, #238	; 0xee
 8000e52:	4812      	ldr	r0, [pc, #72]	; (8000e9c <getUncompensatedPressure+0x80>)
 8000e54:	f002 f994 	bl	8003180 <HAL_I2C_Mem_Write>

	HAL_Delay(26); //tomo el delay maximo
 8000e58:	201a      	movs	r0, #26
 8000e5a:	f001 fc39 	bl	80026d0 <HAL_Delay>

	HAL_I2C_Mem_Read(&hi2c1, devAddRead, 0xF6, 1, uData, 3, 50);
 8000e5e:	2332      	movs	r3, #50	; 0x32
 8000e60:	9302      	str	r3, [sp, #8]
 8000e62:	2303      	movs	r3, #3
 8000e64:	9301      	str	r3, [sp, #4]
 8000e66:	f107 0310 	add.w	r3, r7, #16
 8000e6a:	9300      	str	r3, [sp, #0]
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	22f6      	movs	r2, #246	; 0xf6
 8000e70:	21ee      	movs	r1, #238	; 0xee
 8000e72:	480a      	ldr	r0, [pc, #40]	; (8000e9c <getUncompensatedPressure+0x80>)
 8000e74:	f002 fa7e 	bl	8003374 <HAL_I2C_Mem_Read>

	uP = (uData[0] << 16 | uData[1] << 8 | uData[2]) >> (8 - oss);
 8000e78:	7c3b      	ldrb	r3, [r7, #16]
 8000e7a:	041a      	lsls	r2, r3, #16
 8000e7c:	7c7b      	ldrb	r3, [r7, #17]
 8000e7e:	021b      	lsls	r3, r3, #8
 8000e80:	4313      	orrs	r3, r2
 8000e82:	7cba      	ldrb	r2, [r7, #18]
 8000e84:	431a      	orrs	r2, r3
 8000e86:	79fb      	ldrb	r3, [r7, #7]
 8000e88:	f1c3 0308 	rsb	r3, r3, #8
 8000e8c:	fa42 f303 	asr.w	r3, r2, r3
 8000e90:	617b      	str	r3, [r7, #20]

	return uP;
 8000e92:	697b      	ldr	r3, [r7, #20]
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	3718      	adds	r7, #24
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	20000288 	.word	0x20000288

08000ea0 <getTemperature>:

float getTemperature(void) {
 8000ea0:	b5b0      	push	{r4, r5, r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0

	uint16_t UT = getUncompensatedTemperature();
 8000ea6:	f7ff ff79 	bl	8000d9c <getUncompensatedTemperature>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	80fb      	strh	r3, [r7, #6]
	X1 = ((UT - AC6) * (AC5 / (pow(2, 15))));
 8000eae:	88fb      	ldrh	r3, [r7, #6]
 8000eb0:	4a3c      	ldr	r2, [pc, #240]	; (8000fa4 <getTemperature+0x104>)
 8000eb2:	8812      	ldrh	r2, [r2, #0]
 8000eb4:	1a9b      	subs	r3, r3, r2
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f7ff faae 	bl	8000418 <__aeabi_i2d>
 8000ebc:	4604      	mov	r4, r0
 8000ebe:	460d      	mov	r5, r1
 8000ec0:	4b39      	ldr	r3, [pc, #228]	; (8000fa8 <getTemperature+0x108>)
 8000ec2:	881b      	ldrh	r3, [r3, #0]
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f7ff faa7 	bl	8000418 <__aeabi_i2d>
 8000eca:	f04f 0200 	mov.w	r2, #0
 8000ece:	4b37      	ldr	r3, [pc, #220]	; (8000fac <getTemperature+0x10c>)
 8000ed0:	f7ff fc36 	bl	8000740 <__aeabi_ddiv>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	460b      	mov	r3, r1
 8000ed8:	4620      	mov	r0, r4
 8000eda:	4629      	mov	r1, r5
 8000edc:	f7ff fb06 	bl	80004ec <__aeabi_dmul>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	460b      	mov	r3, r1
 8000ee4:	4610      	mov	r0, r2
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	f7ff fdb0 	bl	8000a4c <__aeabi_d2iz>
 8000eec:	4603      	mov	r3, r0
 8000eee:	4a30      	ldr	r2, [pc, #192]	; (8000fb0 <getTemperature+0x110>)
 8000ef0:	6013      	str	r3, [r2, #0]
	X2 = ((MC * (pow(2, 11))) / (X1 + MD));
 8000ef2:	4b30      	ldr	r3, [pc, #192]	; (8000fb4 <getTemperature+0x114>)
 8000ef4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff fa8d 	bl	8000418 <__aeabi_i2d>
 8000efe:	f04f 0200 	mov.w	r2, #0
 8000f02:	4b2d      	ldr	r3, [pc, #180]	; (8000fb8 <getTemperature+0x118>)
 8000f04:	f7ff faf2 	bl	80004ec <__aeabi_dmul>
 8000f08:	4602      	mov	r2, r0
 8000f0a:	460b      	mov	r3, r1
 8000f0c:	4614      	mov	r4, r2
 8000f0e:	461d      	mov	r5, r3
 8000f10:	4b2a      	ldr	r3, [pc, #168]	; (8000fbc <getTemperature+0x11c>)
 8000f12:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f16:	461a      	mov	r2, r3
 8000f18:	4b25      	ldr	r3, [pc, #148]	; (8000fb0 <getTemperature+0x110>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff fa7a 	bl	8000418 <__aeabi_i2d>
 8000f24:	4602      	mov	r2, r0
 8000f26:	460b      	mov	r3, r1
 8000f28:	4620      	mov	r0, r4
 8000f2a:	4629      	mov	r1, r5
 8000f2c:	f7ff fc08 	bl	8000740 <__aeabi_ddiv>
 8000f30:	4602      	mov	r2, r0
 8000f32:	460b      	mov	r3, r1
 8000f34:	4610      	mov	r0, r2
 8000f36:	4619      	mov	r1, r3
 8000f38:	f7ff fd88 	bl	8000a4c <__aeabi_d2iz>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	4a20      	ldr	r2, [pc, #128]	; (8000fc0 <getTemperature+0x120>)
 8000f40:	6013      	str	r3, [r2, #0]
	B5 = X1 + X2;
 8000f42:	4b1b      	ldr	r3, [pc, #108]	; (8000fb0 <getTemperature+0x110>)
 8000f44:	681a      	ldr	r2, [r3, #0]
 8000f46:	4b1e      	ldr	r3, [pc, #120]	; (8000fc0 <getTemperature+0x120>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	4a1d      	ldr	r2, [pc, #116]	; (8000fc4 <getTemperature+0x124>)
 8000f4e:	6013      	str	r3, [r2, #0]
	T = (B5 + 8) / (pow(2, 4));
 8000f50:	4b1c      	ldr	r3, [pc, #112]	; (8000fc4 <getTemperature+0x124>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	3308      	adds	r3, #8
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff fa5e 	bl	8000418 <__aeabi_i2d>
 8000f5c:	f04f 0200 	mov.w	r2, #0
 8000f60:	4b19      	ldr	r3, [pc, #100]	; (8000fc8 <getTemperature+0x128>)
 8000f62:	f7ff fbed 	bl	8000740 <__aeabi_ddiv>
 8000f66:	4602      	mov	r2, r0
 8000f68:	460b      	mov	r3, r1
 8000f6a:	4610      	mov	r0, r2
 8000f6c:	4619      	mov	r1, r3
 8000f6e:	f7ff fd6d 	bl	8000a4c <__aeabi_d2iz>
 8000f72:	4603      	mov	r3, r0
 8000f74:	4a15      	ldr	r2, [pc, #84]	; (8000fcc <getTemperature+0x12c>)
 8000f76:	6013      	str	r3, [r2, #0]
	return T / 10.0;
 8000f78:	4b14      	ldr	r3, [pc, #80]	; (8000fcc <getTemperature+0x12c>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff fa4b 	bl	8000418 <__aeabi_i2d>
 8000f82:	f04f 0200 	mov.w	r2, #0
 8000f86:	4b12      	ldr	r3, [pc, #72]	; (8000fd0 <getTemperature+0x130>)
 8000f88:	f7ff fbda 	bl	8000740 <__aeabi_ddiv>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	460b      	mov	r3, r1
 8000f90:	4610      	mov	r0, r2
 8000f92:	4619      	mov	r1, r3
 8000f94:	f7ff fda2 	bl	8000adc <__aeabi_d2f>
 8000f98:	4603      	mov	r3, r0

}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bdb0      	pop	{r4, r5, r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20000222 	.word	0x20000222
 8000fa8:	20000220 	.word	0x20000220
 8000fac:	40e00000 	.word	0x40e00000
 8000fb0:	20000230 	.word	0x20000230
 8000fb4:	2000022a 	.word	0x2000022a
 8000fb8:	40a00000 	.word	0x40a00000
 8000fbc:	2000022c 	.word	0x2000022c
 8000fc0:	20000234 	.word	0x20000234
 8000fc4:	20000240 	.word	0x20000240
 8000fc8:	40300000 	.word	0x40300000
 8000fcc:	2000024c 	.word	0x2000024c
 8000fd0:	40240000 	.word	0x40240000

08000fd4 <getPressure>:

float getPressure(char oss) {
 8000fd4:	b5b0      	push	{r4, r5, r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	4603      	mov	r3, r0
 8000fdc:	71fb      	strb	r3, [r7, #7]

	uint32_t UP = getUncompensatedPressure(oss);
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f7ff ff1b 	bl	8000e1c <getUncompensatedPressure>
 8000fe6:	60f8      	str	r0, [r7, #12]
	B6 = B5 - 4000;
 8000fe8:	4b7d      	ldr	r3, [pc, #500]	; (80011e0 <getPressure+0x20c>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f5a3 637a 	sub.w	r3, r3, #4000	; 0xfa0
 8000ff0:	4a7c      	ldr	r2, [pc, #496]	; (80011e4 <getPressure+0x210>)
 8000ff2:	6013      	str	r3, [r2, #0]
	X1 = (B2 * (B6 * B6 / (pow(2, 12)))) / (pow(2, 11));
 8000ff4:	4b7c      	ldr	r3, [pc, #496]	; (80011e8 <getPressure+0x214>)
 8000ff6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f7ff fa0c 	bl	8000418 <__aeabi_i2d>
 8001000:	4604      	mov	r4, r0
 8001002:	460d      	mov	r5, r1
 8001004:	4b77      	ldr	r3, [pc, #476]	; (80011e4 <getPressure+0x210>)
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	4a76      	ldr	r2, [pc, #472]	; (80011e4 <getPressure+0x210>)
 800100a:	6812      	ldr	r2, [r2, #0]
 800100c:	fb02 f303 	mul.w	r3, r2, r3
 8001010:	4618      	mov	r0, r3
 8001012:	f7ff fa01 	bl	8000418 <__aeabi_i2d>
 8001016:	f04f 0200 	mov.w	r2, #0
 800101a:	4b74      	ldr	r3, [pc, #464]	; (80011ec <getPressure+0x218>)
 800101c:	f7ff fb90 	bl	8000740 <__aeabi_ddiv>
 8001020:	4602      	mov	r2, r0
 8001022:	460b      	mov	r3, r1
 8001024:	4620      	mov	r0, r4
 8001026:	4629      	mov	r1, r5
 8001028:	f7ff fa60 	bl	80004ec <__aeabi_dmul>
 800102c:	4602      	mov	r2, r0
 800102e:	460b      	mov	r3, r1
 8001030:	4610      	mov	r0, r2
 8001032:	4619      	mov	r1, r3
 8001034:	f04f 0200 	mov.w	r2, #0
 8001038:	4b6d      	ldr	r3, [pc, #436]	; (80011f0 <getPressure+0x21c>)
 800103a:	f7ff fb81 	bl	8000740 <__aeabi_ddiv>
 800103e:	4602      	mov	r2, r0
 8001040:	460b      	mov	r3, r1
 8001042:	4610      	mov	r0, r2
 8001044:	4619      	mov	r1, r3
 8001046:	f7ff fd01 	bl	8000a4c <__aeabi_d2iz>
 800104a:	4603      	mov	r3, r0
 800104c:	4a69      	ldr	r2, [pc, #420]	; (80011f4 <getPressure+0x220>)
 800104e:	6013      	str	r3, [r2, #0]
	X2 = AC2 * B6 / (pow(2, 11));
 8001050:	4b69      	ldr	r3, [pc, #420]	; (80011f8 <getPressure+0x224>)
 8001052:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001056:	461a      	mov	r2, r3
 8001058:	4b62      	ldr	r3, [pc, #392]	; (80011e4 <getPressure+0x210>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	fb02 f303 	mul.w	r3, r2, r3
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff f9d9 	bl	8000418 <__aeabi_i2d>
 8001066:	f04f 0200 	mov.w	r2, #0
 800106a:	4b61      	ldr	r3, [pc, #388]	; (80011f0 <getPressure+0x21c>)
 800106c:	f7ff fb68 	bl	8000740 <__aeabi_ddiv>
 8001070:	4602      	mov	r2, r0
 8001072:	460b      	mov	r3, r1
 8001074:	4610      	mov	r0, r2
 8001076:	4619      	mov	r1, r3
 8001078:	f7ff fce8 	bl	8000a4c <__aeabi_d2iz>
 800107c:	4603      	mov	r3, r0
 800107e:	4a5f      	ldr	r2, [pc, #380]	; (80011fc <getPressure+0x228>)
 8001080:	6013      	str	r3, [r2, #0]
	X3 = X1 + X2;
 8001082:	4b5c      	ldr	r3, [pc, #368]	; (80011f4 <getPressure+0x220>)
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	4b5d      	ldr	r3, [pc, #372]	; (80011fc <getPressure+0x228>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4413      	add	r3, r2
 800108c:	4a5c      	ldr	r2, [pc, #368]	; (8001200 <getPressure+0x22c>)
 800108e:	6013      	str	r3, [r2, #0]
	B3 = (((AC1 * 4 + X3) << oss) + 2) / 4;
 8001090:	4b5c      	ldr	r3, [pc, #368]	; (8001204 <getPressure+0x230>)
 8001092:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001096:	009a      	lsls	r2, r3, #2
 8001098:	4b59      	ldr	r3, [pc, #356]	; (8001200 <getPressure+0x22c>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	441a      	add	r2, r3
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	3302      	adds	r3, #2
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	da00      	bge.n	80010ac <getPressure+0xd8>
 80010aa:	3303      	adds	r3, #3
 80010ac:	109b      	asrs	r3, r3, #2
 80010ae:	461a      	mov	r2, r3
 80010b0:	4b55      	ldr	r3, [pc, #340]	; (8001208 <getPressure+0x234>)
 80010b2:	601a      	str	r2, [r3, #0]
	X1 = AC3 * B6 / pow(2, 13);
 80010b4:	4b55      	ldr	r3, [pc, #340]	; (800120c <getPressure+0x238>)
 80010b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010ba:	461a      	mov	r2, r3
 80010bc:	4b49      	ldr	r3, [pc, #292]	; (80011e4 <getPressure+0x210>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	fb02 f303 	mul.w	r3, r2, r3
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff f9a7 	bl	8000418 <__aeabi_i2d>
 80010ca:	f04f 0200 	mov.w	r2, #0
 80010ce:	4b50      	ldr	r3, [pc, #320]	; (8001210 <getPressure+0x23c>)
 80010d0:	f7ff fb36 	bl	8000740 <__aeabi_ddiv>
 80010d4:	4602      	mov	r2, r0
 80010d6:	460b      	mov	r3, r1
 80010d8:	4610      	mov	r0, r2
 80010da:	4619      	mov	r1, r3
 80010dc:	f7ff fcb6 	bl	8000a4c <__aeabi_d2iz>
 80010e0:	4603      	mov	r3, r0
 80010e2:	4a44      	ldr	r2, [pc, #272]	; (80011f4 <getPressure+0x220>)
 80010e4:	6013      	str	r3, [r2, #0]
	X2 = (B1 * (B6 * B6 / (pow(2, 12)))) / (pow(2, 16));
 80010e6:	4b4b      	ldr	r3, [pc, #300]	; (8001214 <getPressure+0x240>)
 80010e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff f993 	bl	8000418 <__aeabi_i2d>
 80010f2:	4604      	mov	r4, r0
 80010f4:	460d      	mov	r5, r1
 80010f6:	4b3b      	ldr	r3, [pc, #236]	; (80011e4 <getPressure+0x210>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4a3a      	ldr	r2, [pc, #232]	; (80011e4 <getPressure+0x210>)
 80010fc:	6812      	ldr	r2, [r2, #0]
 80010fe:	fb02 f303 	mul.w	r3, r2, r3
 8001102:	4618      	mov	r0, r3
 8001104:	f7ff f988 	bl	8000418 <__aeabi_i2d>
 8001108:	f04f 0200 	mov.w	r2, #0
 800110c:	4b37      	ldr	r3, [pc, #220]	; (80011ec <getPressure+0x218>)
 800110e:	f7ff fb17 	bl	8000740 <__aeabi_ddiv>
 8001112:	4602      	mov	r2, r0
 8001114:	460b      	mov	r3, r1
 8001116:	4620      	mov	r0, r4
 8001118:	4629      	mov	r1, r5
 800111a:	f7ff f9e7 	bl	80004ec <__aeabi_dmul>
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	4610      	mov	r0, r2
 8001124:	4619      	mov	r1, r3
 8001126:	f04f 0200 	mov.w	r2, #0
 800112a:	4b3b      	ldr	r3, [pc, #236]	; (8001218 <getPressure+0x244>)
 800112c:	f7ff fb08 	bl	8000740 <__aeabi_ddiv>
 8001130:	4602      	mov	r2, r0
 8001132:	460b      	mov	r3, r1
 8001134:	4610      	mov	r0, r2
 8001136:	4619      	mov	r1, r3
 8001138:	f7ff fc88 	bl	8000a4c <__aeabi_d2iz>
 800113c:	4603      	mov	r3, r0
 800113e:	4a2f      	ldr	r2, [pc, #188]	; (80011fc <getPressure+0x228>)
 8001140:	6013      	str	r3, [r2, #0]
	X3 = ((X1 + X2) + 2) / pow(2, 2);
 8001142:	4b2c      	ldr	r3, [pc, #176]	; (80011f4 <getPressure+0x220>)
 8001144:	681a      	ldr	r2, [r3, #0]
 8001146:	4b2d      	ldr	r3, [pc, #180]	; (80011fc <getPressure+0x228>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	4413      	add	r3, r2
 800114c:	3302      	adds	r3, #2
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff f962 	bl	8000418 <__aeabi_i2d>
 8001154:	f04f 0200 	mov.w	r2, #0
 8001158:	4b30      	ldr	r3, [pc, #192]	; (800121c <getPressure+0x248>)
 800115a:	f7ff faf1 	bl	8000740 <__aeabi_ddiv>
 800115e:	4602      	mov	r2, r0
 8001160:	460b      	mov	r3, r1
 8001162:	4610      	mov	r0, r2
 8001164:	4619      	mov	r1, r3
 8001166:	f7ff fc71 	bl	8000a4c <__aeabi_d2iz>
 800116a:	4603      	mov	r3, r0
 800116c:	4a24      	ldr	r2, [pc, #144]	; (8001200 <getPressure+0x22c>)
 800116e:	6013      	str	r3, [r2, #0]
	B4 = AC4 * (unsigned long) (X3 + 32768) / (pow(2, 15));
 8001170:	4b2b      	ldr	r3, [pc, #172]	; (8001220 <getPressure+0x24c>)
 8001172:	881b      	ldrh	r3, [r3, #0]
 8001174:	461a      	mov	r2, r3
 8001176:	4b22      	ldr	r3, [pc, #136]	; (8001200 <getPressure+0x22c>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800117e:	fb02 f303 	mul.w	r3, r2, r3
 8001182:	4618      	mov	r0, r3
 8001184:	f7ff f938 	bl	80003f8 <__aeabi_ui2d>
 8001188:	f04f 0200 	mov.w	r2, #0
 800118c:	4b25      	ldr	r3, [pc, #148]	; (8001224 <getPressure+0x250>)
 800118e:	f7ff fad7 	bl	8000740 <__aeabi_ddiv>
 8001192:	4602      	mov	r2, r0
 8001194:	460b      	mov	r3, r1
 8001196:	4610      	mov	r0, r2
 8001198:	4619      	mov	r1, r3
 800119a:	f7ff fc7f 	bl	8000a9c <__aeabi_d2uiz>
 800119e:	4603      	mov	r3, r0
 80011a0:	4a21      	ldr	r2, [pc, #132]	; (8001228 <getPressure+0x254>)
 80011a2:	6013      	str	r3, [r2, #0]
	B7 = ((unsigned long) UP - B3) * (50000 >> oss);
 80011a4:	4b18      	ldr	r3, [pc, #96]	; (8001208 <getPressure+0x234>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	461a      	mov	r2, r3
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	1a9b      	subs	r3, r3, r2
 80011ae:	79fa      	ldrb	r2, [r7, #7]
 80011b0:	f24c 3150 	movw	r1, #50000	; 0xc350
 80011b4:	fa41 f202 	asr.w	r2, r1, r2
 80011b8:	fb02 f303 	mul.w	r3, r2, r3
 80011bc:	4a1b      	ldr	r2, [pc, #108]	; (800122c <getPressure+0x258>)
 80011be:	6013      	str	r3, [r2, #0]
	if (B7 < 0x80000000)
 80011c0:	4b1a      	ldr	r3, [pc, #104]	; (800122c <getPressure+0x258>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	db35      	blt.n	8001234 <getPressure+0x260>
		P = (B7 * 2) / B4;
 80011c8:	4b18      	ldr	r3, [pc, #96]	; (800122c <getPressure+0x258>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	005a      	lsls	r2, r3, #1
 80011ce:	4b16      	ldr	r3, [pc, #88]	; (8001228 <getPressure+0x254>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011d6:	461a      	mov	r2, r3
 80011d8:	4b15      	ldr	r3, [pc, #84]	; (8001230 <getPressure+0x25c>)
 80011da:	601a      	str	r2, [r3, #0]
 80011dc:	e034      	b.n	8001248 <getPressure+0x274>
 80011de:	bf00      	nop
 80011e0:	20000240 	.word	0x20000240
 80011e4:	20000244 	.word	0x20000244
 80011e8:	20000226 	.word	0x20000226
 80011ec:	40b00000 	.word	0x40b00000
 80011f0:	40a00000 	.word	0x40a00000
 80011f4:	20000230 	.word	0x20000230
 80011f8:	2000021a 	.word	0x2000021a
 80011fc:	20000234 	.word	0x20000234
 8001200:	20000238 	.word	0x20000238
 8001204:	20000218 	.word	0x20000218
 8001208:	2000023c 	.word	0x2000023c
 800120c:	2000021c 	.word	0x2000021c
 8001210:	40c00000 	.word	0x40c00000
 8001214:	20000224 	.word	0x20000224
 8001218:	40f00000 	.word	0x40f00000
 800121c:	40100000 	.word	0x40100000
 8001220:	2000021e 	.word	0x2000021e
 8001224:	40e00000 	.word	0x40e00000
 8001228:	20000250 	.word	0x20000250
 800122c:	20000254 	.word	0x20000254
 8001230:	20000248 	.word	0x20000248
	else
		P = (B7 / B4) * 2;
 8001234:	4b4b      	ldr	r3, [pc, #300]	; (8001364 <getPressure+0x390>)
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	4b4b      	ldr	r3, [pc, #300]	; (8001368 <getPressure+0x394>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001240:	005b      	lsls	r3, r3, #1
 8001242:	461a      	mov	r2, r3
 8001244:	4b49      	ldr	r3, [pc, #292]	; (800136c <getPressure+0x398>)
 8001246:	601a      	str	r2, [r3, #0]
	X1 = (P / (pow(2, 8))) * (P / (pow(2, 8)));
 8001248:	4b48      	ldr	r3, [pc, #288]	; (800136c <getPressure+0x398>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff f8e3 	bl	8000418 <__aeabi_i2d>
 8001252:	f04f 0200 	mov.w	r2, #0
 8001256:	4b46      	ldr	r3, [pc, #280]	; (8001370 <getPressure+0x39c>)
 8001258:	f7ff fa72 	bl	8000740 <__aeabi_ddiv>
 800125c:	4602      	mov	r2, r0
 800125e:	460b      	mov	r3, r1
 8001260:	4614      	mov	r4, r2
 8001262:	461d      	mov	r5, r3
 8001264:	4b41      	ldr	r3, [pc, #260]	; (800136c <getPressure+0x398>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	4618      	mov	r0, r3
 800126a:	f7ff f8d5 	bl	8000418 <__aeabi_i2d>
 800126e:	f04f 0200 	mov.w	r2, #0
 8001272:	4b3f      	ldr	r3, [pc, #252]	; (8001370 <getPressure+0x39c>)
 8001274:	f7ff fa64 	bl	8000740 <__aeabi_ddiv>
 8001278:	4602      	mov	r2, r0
 800127a:	460b      	mov	r3, r1
 800127c:	4620      	mov	r0, r4
 800127e:	4629      	mov	r1, r5
 8001280:	f7ff f934 	bl	80004ec <__aeabi_dmul>
 8001284:	4602      	mov	r2, r0
 8001286:	460b      	mov	r3, r1
 8001288:	4610      	mov	r0, r2
 800128a:	4619      	mov	r1, r3
 800128c:	f7ff fbde 	bl	8000a4c <__aeabi_d2iz>
 8001290:	4603      	mov	r3, r0
 8001292:	4a38      	ldr	r2, [pc, #224]	; (8001374 <getPressure+0x3a0>)
 8001294:	6013      	str	r3, [r2, #0]
	X1 = (X1 * 3038) / (pow(2, 16));
 8001296:	4b37      	ldr	r3, [pc, #220]	; (8001374 <getPressure+0x3a0>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f640 32de 	movw	r2, #3038	; 0xbde
 800129e:	fb02 f303 	mul.w	r3, r2, r3
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff f8b8 	bl	8000418 <__aeabi_i2d>
 80012a8:	f04f 0200 	mov.w	r2, #0
 80012ac:	4b32      	ldr	r3, [pc, #200]	; (8001378 <getPressure+0x3a4>)
 80012ae:	f7ff fa47 	bl	8000740 <__aeabi_ddiv>
 80012b2:	4602      	mov	r2, r0
 80012b4:	460b      	mov	r3, r1
 80012b6:	4610      	mov	r0, r2
 80012b8:	4619      	mov	r1, r3
 80012ba:	f7ff fbc7 	bl	8000a4c <__aeabi_d2iz>
 80012be:	4603      	mov	r3, r0
 80012c0:	4a2c      	ldr	r2, [pc, #176]	; (8001374 <getPressure+0x3a0>)
 80012c2:	6013      	str	r3, [r2, #0]
	X2 = (-7357 * P) / (pow(2, 16));
 80012c4:	4b29      	ldr	r3, [pc, #164]	; (800136c <getPressure+0x398>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	4a2c      	ldr	r2, [pc, #176]	; (800137c <getPressure+0x3a8>)
 80012ca:	fb02 f303 	mul.w	r3, r2, r3
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff f8a2 	bl	8000418 <__aeabi_i2d>
 80012d4:	f04f 0200 	mov.w	r2, #0
 80012d8:	4b27      	ldr	r3, [pc, #156]	; (8001378 <getPressure+0x3a4>)
 80012da:	f7ff fa31 	bl	8000740 <__aeabi_ddiv>
 80012de:	4602      	mov	r2, r0
 80012e0:	460b      	mov	r3, r1
 80012e2:	4610      	mov	r0, r2
 80012e4:	4619      	mov	r1, r3
 80012e6:	f7ff fbb1 	bl	8000a4c <__aeabi_d2iz>
 80012ea:	4603      	mov	r3, r0
 80012ec:	4a24      	ldr	r2, [pc, #144]	; (8001380 <getPressure+0x3ac>)
 80012ee:	6013      	str	r3, [r2, #0]
	P = P + (X1 + X2 + 3791) / (pow(2, 4));
 80012f0:	4b1e      	ldr	r3, [pc, #120]	; (800136c <getPressure+0x398>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff f88f 	bl	8000418 <__aeabi_i2d>
 80012fa:	4604      	mov	r4, r0
 80012fc:	460d      	mov	r5, r1
 80012fe:	4b1d      	ldr	r3, [pc, #116]	; (8001374 <getPressure+0x3a0>)
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	4b1f      	ldr	r3, [pc, #124]	; (8001380 <getPressure+0x3ac>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4413      	add	r3, r2
 8001308:	f603 63cf 	addw	r3, r3, #3791	; 0xecf
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff f883 	bl	8000418 <__aeabi_i2d>
 8001312:	f04f 0200 	mov.w	r2, #0
 8001316:	4b1b      	ldr	r3, [pc, #108]	; (8001384 <getPressure+0x3b0>)
 8001318:	f7ff fa12 	bl	8000740 <__aeabi_ddiv>
 800131c:	4602      	mov	r2, r0
 800131e:	460b      	mov	r3, r1
 8001320:	4620      	mov	r0, r4
 8001322:	4629      	mov	r1, r5
 8001324:	f7fe ff2c 	bl	8000180 <__adddf3>
 8001328:	4602      	mov	r2, r0
 800132a:	460b      	mov	r3, r1
 800132c:	4610      	mov	r0, r2
 800132e:	4619      	mov	r1, r3
 8001330:	f7ff fb8c 	bl	8000a4c <__aeabi_d2iz>
 8001334:	4603      	mov	r3, r0
 8001336:	4a0d      	ldr	r2, [pc, #52]	; (800136c <getPressure+0x398>)
 8001338:	6013      	str	r3, [r2, #0]

	return P / 100.0;
 800133a:	4b0c      	ldr	r3, [pc, #48]	; (800136c <getPressure+0x398>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff f86a 	bl	8000418 <__aeabi_i2d>
 8001344:	f04f 0200 	mov.w	r2, #0
 8001348:	4b0f      	ldr	r3, [pc, #60]	; (8001388 <getPressure+0x3b4>)
 800134a:	f7ff f9f9 	bl	8000740 <__aeabi_ddiv>
 800134e:	4602      	mov	r2, r0
 8001350:	460b      	mov	r3, r1
 8001352:	4610      	mov	r0, r2
 8001354:	4619      	mov	r1, r3
 8001356:	f7ff fbc1 	bl	8000adc <__aeabi_d2f>
 800135a:	4603      	mov	r3, r0
}
 800135c:	4618      	mov	r0, r3
 800135e:	3710      	adds	r7, #16
 8001360:	46bd      	mov	sp, r7
 8001362:	bdb0      	pop	{r4, r5, r7, pc}
 8001364:	20000254 	.word	0x20000254
 8001368:	20000250 	.word	0x20000250
 800136c:	20000248 	.word	0x20000248
 8001370:	40700000 	.word	0x40700000
 8001374:	20000230 	.word	0x20000230
 8001378:	40f00000 	.word	0x40f00000
 800137c:	ffffe343 	.word	0xffffe343
 8001380:	20000234 	.word	0x20000234
 8001384:	40300000 	.word	0x40300000
 8001388:	40590000 	.word	0x40590000

0800138c <bmpInit>:

void bmpInit(void) {
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0

	readCalibrationData();
 8001390:	f7ff fc6a 	bl	8000c68 <readCalibrationData>

}
 8001394:	bf00      	nop
 8001396:	bd80      	pop	{r7, pc}

08001398 <lcdSendCmd>:
/* === Private function implementation ========================================================= */

/* === Public function implementation ========================================================== */

void lcdSendCmd(char cmd)	//cmd=10111010
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af02      	add	r7, sp, #8
 800139e:	4603      	mov	r3, r0
 80013a0:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd & 0xf0);	  //data_u=10110000		&: and bit a bit
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	f023 030f 	bic.w	r3, r3, #15
 80013a8:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd << 4) & 0xf0); //data_1=10100000		|: or bit a bit
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	011b      	lsls	r3, r3, #4
 80013ae:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0C;  //en=1, rs=0
 80013b0:	7bfb      	ldrb	r3, [r7, #15]
 80013b2:	f043 030c 	orr.w	r3, r3, #12
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x08;  //en=0, rs=0
 80013ba:	7bfb      	ldrb	r3, [r7, #15]
 80013bc:	f043 0308 	orr.w	r3, r3, #8
 80013c0:	b2db      	uxtb	r3, r3
 80013c2:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0C;  //en=1, rs=0
 80013c4:	7bbb      	ldrb	r3, [r7, #14]
 80013c6:	f043 030c 	orr.w	r3, r3, #12
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x08;  //en=0, rs=0
 80013ce:	7bbb      	ldrb	r3, [r7, #14]
 80013d0:	f043 0308 	orr.w	r3, r3, #8
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD, (uint8_t*) data_t, 4,
 80013d8:	f107 0208 	add.w	r2, r7, #8
 80013dc:	2314      	movs	r3, #20
 80013de:	9300      	str	r3, [sp, #0]
 80013e0:	2304      	movs	r3, #4
 80013e2:	214e      	movs	r1, #78	; 0x4e
 80013e4:	4803      	ldr	r0, [pc, #12]	; (80013f4 <lcdSendCmd+0x5c>)
 80013e6:	f001 fdcd 	bl	8002f84 <HAL_I2C_Master_Transmit>
			20);
}
 80013ea:	bf00      	nop
 80013ec:	3710      	adds	r7, #16
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000288 	.word	0x20000288

080013f8 <lcdSendData>:

void lcdSendData(char data) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af02      	add	r7, sp, #8
 80013fe:	4603      	mov	r3, r0
 8001400:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data & 0xf0);
 8001402:	79fb      	ldrb	r3, [r7, #7]
 8001404:	f023 030f 	bic.w	r3, r3, #15
 8001408:	73fb      	strb	r3, [r7, #15]
	data_l = ((data << 4) & 0xf0);
 800140a:	79fb      	ldrb	r3, [r7, #7]
 800140c:	011b      	lsls	r3, r3, #4
 800140e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u | 0x0D;  //en=1, rs=0
 8001410:	7bfb      	ldrb	r3, [r7, #15]
 8001412:	f043 030d 	orr.w	r3, r3, #13
 8001416:	b2db      	uxtb	r3, r3
 8001418:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u | 0x09;  //en=0, rs=0
 800141a:	7bfb      	ldrb	r3, [r7, #15]
 800141c:	f043 0309 	orr.w	r3, r3, #9
 8001420:	b2db      	uxtb	r3, r3
 8001422:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l | 0x0D;  //en=1, rs=0
 8001424:	7bbb      	ldrb	r3, [r7, #14]
 8001426:	f043 030d 	orr.w	r3, r3, #13
 800142a:	b2db      	uxtb	r3, r3
 800142c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l | 0x09;  //en=0, rs=0
 800142e:	7bbb      	ldrb	r3, [r7, #14]
 8001430:	f043 0309 	orr.w	r3, r3, #9
 8001434:	b2db      	uxtb	r3, r3
 8001436:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(&hi2c1, SLAVE_ADDRESS_LCD, (uint8_t*) data_t, 4,
 8001438:	f107 0208 	add.w	r2, r7, #8
 800143c:	2314      	movs	r3, #20
 800143e:	9300      	str	r3, [sp, #0]
 8001440:	2304      	movs	r3, #4
 8001442:	214e      	movs	r1, #78	; 0x4e
 8001444:	4803      	ldr	r0, [pc, #12]	; (8001454 <lcdSendData+0x5c>)
 8001446:	f001 fd9d 	bl	8002f84 <HAL_I2C_Master_Transmit>
			20);
}
 800144a:	bf00      	nop
 800144c:	3710      	adds	r7, #16
 800144e:	46bd      	mov	sp, r7
 8001450:	bd80      	pop	{r7, pc}
 8001452:	bf00      	nop
 8001454:	20000288 	.word	0x20000288

08001458 <lcdClear>:

void lcdClear(void)		//Tiene una bandera de activacion
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
	//if (flag_clear == 1){
	lcdSendCmd(0x80);
 800145e:	2080      	movs	r0, #128	; 0x80
 8001460:	f7ff ff9a 	bl	8001398 <lcdSendCmd>
	for (int i = 0; i < 70; i++) {
 8001464:	2300      	movs	r3, #0
 8001466:	607b      	str	r3, [r7, #4]
 8001468:	e005      	b.n	8001476 <lcdClear+0x1e>
		lcdSendData(' ');
 800146a:	2020      	movs	r0, #32
 800146c:	f7ff ffc4 	bl	80013f8 <lcdSendData>
	for (int i = 0; i < 70; i++) {
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3301      	adds	r3, #1
 8001474:	607b      	str	r3, [r7, #4]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2b45      	cmp	r3, #69	; 0x45
 800147a:	ddf6      	ble.n	800146a <lcdClear+0x12>
	}
	//}
	//flag_clear=0;
}
 800147c:	bf00      	nop
 800147e:	bf00      	nop
 8001480:	3708      	adds	r7, #8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}

08001486 <lcdCursor>:

void lcdCursor(int row, int col) {
 8001486:	b580      	push	{r7, lr}
 8001488:	b082      	sub	sp, #8
 800148a:	af00      	add	r7, sp, #0
 800148c:	6078      	str	r0, [r7, #4]
 800148e:	6039      	str	r1, [r7, #0]
	switch (row) {
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d003      	beq.n	800149e <lcdCursor+0x18>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	2b01      	cmp	r3, #1
 800149a:	d005      	beq.n	80014a8 <lcdCursor+0x22>
 800149c:	e009      	b.n	80014b2 <lcdCursor+0x2c>
	case 0:
		col |= 0x80;
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014a4:	603b      	str	r3, [r7, #0]
		break;
 80014a6:	e004      	b.n	80014b2 <lcdCursor+0x2c>
	case 1:
		col |= 0xC0;
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80014ae:	603b      	str	r3, [r7, #0]
		break;
 80014b0:	bf00      	nop
	}

	lcdSendCmd(col);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	b2db      	uxtb	r3, r3
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff ff6e 	bl	8001398 <lcdSendCmd>
}
 80014bc:	bf00      	nop
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <lcdInit>:

void lcdInit(void) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	af00      	add	r7, sp, #0
	// 4 bit initialization
	HAL_Delay(50);  // wait for >40ms
 80014c8:	2032      	movs	r0, #50	; 0x32
 80014ca:	f001 f901 	bl	80026d0 <HAL_Delay>
	lcdSendCmd(0x30);
 80014ce:	2030      	movs	r0, #48	; 0x30
 80014d0:	f7ff ff62 	bl	8001398 <lcdSendCmd>
	HAL_Delay(5);  // wait for >4.1ms
 80014d4:	2005      	movs	r0, #5
 80014d6:	f001 f8fb 	bl	80026d0 <HAL_Delay>
	lcdSendCmd(0x30);
 80014da:	2030      	movs	r0, #48	; 0x30
 80014dc:	f7ff ff5c 	bl	8001398 <lcdSendCmd>
	HAL_Delay(1);  // wait for >100us
 80014e0:	2001      	movs	r0, #1
 80014e2:	f001 f8f5 	bl	80026d0 <HAL_Delay>
	lcdSendCmd(0x30);
 80014e6:	2030      	movs	r0, #48	; 0x30
 80014e8:	f7ff ff56 	bl	8001398 <lcdSendCmd>
	HAL_Delay(10);
 80014ec:	200a      	movs	r0, #10
 80014ee:	f001 f8ef 	bl	80026d0 <HAL_Delay>
	lcdSendCmd(0x20);  // 4bit mode
 80014f2:	2020      	movs	r0, #32
 80014f4:	f7ff ff50 	bl	8001398 <lcdSendCmd>
	HAL_Delay(10);
 80014f8:	200a      	movs	r0, #10
 80014fa:	f001 f8e9 	bl	80026d0 <HAL_Delay>

	// display initialization
	lcdSendCmd(0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 80014fe:	2028      	movs	r0, #40	; 0x28
 8001500:	f7ff ff4a 	bl	8001398 <lcdSendCmd>
	HAL_Delay(1);
 8001504:	2001      	movs	r0, #1
 8001506:	f001 f8e3 	bl	80026d0 <HAL_Delay>
	lcdSendCmd(0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 800150a:	2008      	movs	r0, #8
 800150c:	f7ff ff44 	bl	8001398 <lcdSendCmd>
	HAL_Delay(1);
 8001510:	2001      	movs	r0, #1
 8001512:	f001 f8dd 	bl	80026d0 <HAL_Delay>
	lcdSendCmd(0x01);  // clear display
 8001516:	2001      	movs	r0, #1
 8001518:	f7ff ff3e 	bl	8001398 <lcdSendCmd>
	HAL_Delay(1);
 800151c:	2001      	movs	r0, #1
 800151e:	f001 f8d7 	bl	80026d0 <HAL_Delay>
	HAL_Delay(1);
 8001522:	2001      	movs	r0, #1
 8001524:	f001 f8d4 	bl	80026d0 <HAL_Delay>
	lcdSendCmd(0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001528:	2006      	movs	r0, #6
 800152a:	f7ff ff35 	bl	8001398 <lcdSendCmd>
	HAL_Delay(1);
 800152e:	2001      	movs	r0, #1
 8001530:	f001 f8ce 	bl	80026d0 <HAL_Delay>
	lcdSendCmd(0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001534:	200c      	movs	r0, #12
 8001536:	f7ff ff2f 	bl	8001398 <lcdSendCmd>
}
 800153a:	bf00      	nop
 800153c:	bd80      	pop	{r7, pc}

0800153e <lcdSendString>:

void lcdSendString(char *str) {
 800153e:	b580      	push	{r7, lr}
 8001540:	b082      	sub	sp, #8
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
	while (*str)
 8001546:	e006      	b.n	8001556 <lcdSendString+0x18>
		lcdSendData(*str++);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	1c5a      	adds	r2, r3, #1
 800154c:	607a      	str	r2, [r7, #4]
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff ff51 	bl	80013f8 <lcdSendData>
	while (*str)
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	781b      	ldrb	r3, [r3, #0]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d1f4      	bne.n	8001548 <lcdSendString+0xa>
}
 800155e:	bf00      	nop
 8001560:	bf00      	nop
 8001562:	3708      	adds	r7, #8
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}

08001568 <floatToString>:

/* ***FLOAT TO STRING *** */

void floatToString(float number, char *floatString) {
 8001568:	b580      	push	{r7, lr}
 800156a:	b08a      	sub	sp, #40	; 0x28
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
 8001570:	6039      	str	r1, [r7, #0]

	int limit = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	627b      	str	r3, [r7, #36]	; 0x24
	int cnt = 1;
 8001576:	2301      	movs	r3, #1
 8001578:	623b      	str	r3, [r7, #32]
	char *p;
	char cadena[17] = { 0 };
 800157a:	2300      	movs	r3, #0
 800157c:	60bb      	str	r3, [r7, #8]
 800157e:	f107 030c 	add.w	r3, r7, #12
 8001582:	2200      	movs	r2, #0
 8001584:	601a      	str	r2, [r3, #0]
 8001586:	605a      	str	r2, [r3, #4]
 8001588:	609a      	str	r2, [r3, #8]
 800158a:	731a      	strb	r2, [r3, #12]

	memset(floatString, 0, 17);
 800158c:	2211      	movs	r2, #17
 800158e:	2100      	movs	r1, #0
 8001590:	6838      	ldr	r0, [r7, #0]
 8001592:	f004 fa73 	bl	8005a7c <memset>

	sprintf(cadena, "%.2f", number);
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f7fe ff50 	bl	800043c <__aeabi_f2d>
 800159c:	4602      	mov	r2, r0
 800159e:	460b      	mov	r3, r1
 80015a0:	f107 0008 	add.w	r0, r7, #8
 80015a4:	4918      	ldr	r1, [pc, #96]	; (8001608 <floatToString+0xa0>)
 80015a6:	f004 fed1 	bl	800634c <siprintf>

	//Busco donde esta el punto flotante para limitar en dos la cantidad de decimales

	p = cadena;
 80015aa:	f107 0308 	add.w	r3, r7, #8
 80015ae:	61fb      	str	r3, [r7, #28]
	while (*p != '\0') {
 80015b0:	e00b      	b.n	80015ca <floatToString+0x62>
		if (*p == '.') {
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	2b2e      	cmp	r3, #46	; 0x2e
 80015b8:	d101      	bne.n	80015be <floatToString+0x56>
			limit = cnt;		//limit tiene la posicion del punto flotante
 80015ba:	6a3b      	ldr	r3, [r7, #32]
 80015bc:	627b      	str	r3, [r7, #36]	; 0x24
		}
		p++;
 80015be:	69fb      	ldr	r3, [r7, #28]
 80015c0:	3301      	adds	r3, #1
 80015c2:	61fb      	str	r3, [r7, #28]
		cnt++;
 80015c4:	6a3b      	ldr	r3, [r7, #32]
 80015c6:	3301      	adds	r3, #1
 80015c8:	623b      	str	r3, [r7, #32]
	while (*p != '\0') {
 80015ca:	69fb      	ldr	r3, [r7, #28]
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d1ef      	bne.n	80015b2 <floatToString+0x4a>
	}

	if (limit < 4) { //si el punto flotante esta en la tercera posicion o menor el dato recibido es de temperatura
 80015d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d4:	2b03      	cmp	r3, #3
 80015d6:	dc09      	bgt.n	80015ec <floatToString+0x84>

		strncpy(floatString, cadena, limit + 1); //limito en uno los decimales
 80015d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015da:	3301      	adds	r3, #1
 80015dc:	461a      	mov	r2, r3
 80015de:	f107 0308 	add.w	r3, r7, #8
 80015e2:	4619      	mov	r1, r3
 80015e4:	6838      	ldr	r0, [r7, #0]
 80015e6:	f004 fee0 	bl	80063aa <strncpy>

	else {
		strncpy(floatString, cadena, limit + 2); //limito en dos los decimales
	}

}
 80015ea:	e008      	b.n	80015fe <floatToString+0x96>
		strncpy(floatString, cadena, limit + 2); //limito en dos los decimales
 80015ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ee:	3302      	adds	r3, #2
 80015f0:	461a      	mov	r2, r3
 80015f2:	f107 0308 	add.w	r3, r7, #8
 80015f6:	4619      	mov	r1, r3
 80015f8:	6838      	ldr	r0, [r7, #0]
 80015fa:	f004 fed6 	bl	80063aa <strncpy>
}
 80015fe:	bf00      	nop
 8001600:	3728      	adds	r7, #40	; 0x28
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}
 8001606:	bf00      	nop
 8001608:	08008898 	.word	0x08008898

0800160c <displayTemp>:

void displayTemp(char *stringTemp) {
 800160c:	b580      	push	{r7, lr}
 800160e:	b088      	sub	sp, #32
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]

	char stringToSend[16] = "Temp: ";
 8001614:	4a16      	ldr	r2, [pc, #88]	; (8001670 <displayTemp+0x64>)
 8001616:	f107 0310 	add.w	r3, r7, #16
 800161a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800161e:	6018      	str	r0, [r3, #0]
 8001620:	3304      	adds	r3, #4
 8001622:	8019      	strh	r1, [r3, #0]
 8001624:	3302      	adds	r3, #2
 8001626:	0c0a      	lsrs	r2, r1, #16
 8001628:	701a      	strb	r2, [r3, #0]
 800162a:	f107 0317 	add.w	r3, r7, #23
 800162e:	2200      	movs	r2, #0
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	605a      	str	r2, [r3, #4]
 8001634:	721a      	strb	r2, [r3, #8]
	char label[4] = { 0 };
 8001636:	2300      	movs	r3, #0
 8001638:	60fb      	str	r3, [r7, #12]
	label[0] = 0xDF;
 800163a:	23df      	movs	r3, #223	; 0xdf
 800163c:	733b      	strb	r3, [r7, #12]
	label[1] = 'C';
 800163e:	2343      	movs	r3, #67	; 0x43
 8001640:	737b      	strb	r3, [r7, #13]

	strcat(stringToSend, stringTemp);
 8001642:	f107 0310 	add.w	r3, r7, #16
 8001646:	6879      	ldr	r1, [r7, #4]
 8001648:	4618      	mov	r0, r3
 800164a:	f004 fe9f 	bl	800638c <strcat>
	strcat(stringToSend, label);
 800164e:	f107 020c 	add.w	r2, r7, #12
 8001652:	f107 0310 	add.w	r3, r7, #16
 8001656:	4611      	mov	r1, r2
 8001658:	4618      	mov	r0, r3
 800165a:	f004 fe97 	bl	800638c <strcat>

	lcdSendString(stringToSend);
 800165e:	f107 0310 	add.w	r3, r7, #16
 8001662:	4618      	mov	r0, r3
 8001664:	f7ff ff6b 	bl	800153e <lcdSendString>

}
 8001668:	bf00      	nop
 800166a:	3720      	adds	r7, #32
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	080088a0 	.word	0x080088a0

08001674 <displayPressure>:

void displayPressure(char *stringPress) {
 8001674:	b580      	push	{r7, lr}
 8001676:	b088      	sub	sp, #32
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
	char stringToSend[16] = "P:";
 800167c:	f643 2350 	movw	r3, #14928	; 0x3a50
 8001680:	613b      	str	r3, [r7, #16]
 8001682:	f107 0314 	add.w	r3, r7, #20
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
 800168a:	605a      	str	r2, [r3, #4]
 800168c:	609a      	str	r2, [r3, #8]
	char label[4] = "hpa";		//tiene que ser 5
 800168e:	4b0c      	ldr	r3, [pc, #48]	; (80016c0 <displayPressure+0x4c>)
 8001690:	60fb      	str	r3, [r7, #12]

	strcat(stringToSend, stringPress);
 8001692:	f107 0310 	add.w	r3, r7, #16
 8001696:	6879      	ldr	r1, [r7, #4]
 8001698:	4618      	mov	r0, r3
 800169a:	f004 fe77 	bl	800638c <strcat>
	strcat(stringToSend, label);
 800169e:	f107 020c 	add.w	r2, r7, #12
 80016a2:	f107 0310 	add.w	r3, r7, #16
 80016a6:	4611      	mov	r1, r2
 80016a8:	4618      	mov	r0, r3
 80016aa:	f004 fe6f 	bl	800638c <strcat>

	lcdSendString(stringToSend);
 80016ae:	f107 0310 	add.w	r3, r7, #16
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff ff43 	bl	800153e <lcdSendString>

}
 80016b8:	bf00      	nop
 80016ba:	3720      	adds	r7, #32
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	00617068 	.word	0x00617068

080016c4 <displayAlarm>:

void displayAlarm(char *stringAlarm) {//Para mostrar la temperatura que se configura en el modo CONFIG_TEMP
 80016c4:	b5b0      	push	{r4, r5, r7, lr}
 80016c6:	b088      	sub	sp, #32
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]

	char string1Line[17] = "Temperatura max:";//string de la primera linea	//ERA 8 ANTES
 80016cc:	4b11      	ldr	r3, [pc, #68]	; (8001714 <displayAlarm+0x50>)
 80016ce:	f107 040c 	add.w	r4, r7, #12
 80016d2:	461d      	mov	r5, r3
 80016d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016d8:	682b      	ldr	r3, [r5, #0]
 80016da:	7023      	strb	r3, [r4, #0]
	char label[4] = { 0 };
 80016dc:	2300      	movs	r3, #0
 80016de:	60bb      	str	r3, [r7, #8]
	label[0] = 0xDF;	//simbolo de grados ()
 80016e0:	23df      	movs	r3, #223	; 0xdf
 80016e2:	723b      	strb	r3, [r7, #8]
	label[1] = 'C';
 80016e4:	2343      	movs	r3, #67	; 0x43
 80016e6:	727b      	strb	r3, [r7, #9]

	strcat(stringAlarm, label);	//stringAlarm ahora es la string de la segunda linea.
 80016e8:	f107 0308 	add.w	r3, r7, #8
 80016ec:	4619      	mov	r1, r3
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f004 fe4c 	bl	800638c <strcat>

	lcdSendString(string1Line);
 80016f4:	f107 030c 	add.w	r3, r7, #12
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff ff20 	bl	800153e <lcdSendString>
	lcdCursor(1, 0);
 80016fe:	2100      	movs	r1, #0
 8001700:	2001      	movs	r0, #1
 8001702:	f7ff fec0 	bl	8001486 <lcdCursor>
	lcdSendString(stringAlarm);
 8001706:	6878      	ldr	r0, [r7, #4]
 8001708:	f7ff ff19 	bl	800153e <lcdSendString>

}
 800170c:	bf00      	nop
 800170e:	3720      	adds	r7, #32
 8001710:	46bd      	mov	sp, r7
 8001712:	bdb0      	pop	{r4, r5, r7, pc}
 8001714:	080088b0 	.word	0x080088b0

08001718 <displayInicioAlarm>:

void displayInicioAlarm(char *stringAlarmFinal) {
 8001718:	b580      	push	{r7, lr}
 800171a:	b088      	sub	sp, #32
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]

	char string1Line[16] = "Alarma en:";
 8001720:	4a14      	ldr	r2, [pc, #80]	; (8001774 <displayInicioAlarm+0x5c>)
 8001722:	f107 0310 	add.w	r3, r7, #16
 8001726:	ca07      	ldmia	r2, {r0, r1, r2}
 8001728:	c303      	stmia	r3!, {r0, r1}
 800172a:	801a      	strh	r2, [r3, #0]
 800172c:	3302      	adds	r3, #2
 800172e:	0c12      	lsrs	r2, r2, #16
 8001730:	701a      	strb	r2, [r3, #0]
 8001732:	f107 031b 	add.w	r3, r7, #27
 8001736:	2200      	movs	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	711a      	strb	r2, [r3, #4]
	char label[4] = { 0 };
 800173c:	2300      	movs	r3, #0
 800173e:	60fb      	str	r3, [r7, #12]
	label[0] = 0xDF;	//simbolo de grados ()
 8001740:	23df      	movs	r3, #223	; 0xdf
 8001742:	733b      	strb	r3, [r7, #12]
	label[1] = 'C';
 8001744:	2343      	movs	r3, #67	; 0x43
 8001746:	737b      	strb	r3, [r7, #13]

	strcat(stringAlarmFinal, label);
 8001748:	f107 030c 	add.w	r3, r7, #12
 800174c:	4619      	mov	r1, r3
 800174e:	6878      	ldr	r0, [r7, #4]
 8001750:	f004 fe1c 	bl	800638c <strcat>

	lcdSendString(string1Line);
 8001754:	f107 0310 	add.w	r3, r7, #16
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff fef0 	bl	800153e <lcdSendString>
	lcdCursor(1, 0);
 800175e:	2100      	movs	r1, #0
 8001760:	2001      	movs	r0, #1
 8001762:	f7ff fe90 	bl	8001486 <lcdCursor>
	lcdSendString(stringAlarmFinal);
 8001766:	6878      	ldr	r0, [r7, #4]
 8001768:	f7ff fee9 	bl	800153e <lcdSendString>

}
 800176c:	bf00      	nop
 800176e:	3720      	adds	r7, #32
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	080088c4 	.word	0x080088c4

08001778 <HAL_GPIO_EXTI_Callback>:

/* === Private variable definitions ============================================================ */

/* === Private function implementation ========================================================= */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	4603      	mov	r3, r0
 8001780:	80fb      	strh	r3, [r7, #6]

	if (flag_timer1 == true) {
 8001782:	4b0b      	ldr	r3, [pc, #44]	; (80017b0 <HAL_GPIO_EXTI_Callback+0x38>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d006      	beq.n	8001798 <HAL_GPIO_EXTI_Callback+0x20>
		//MX_TIM1_Init();	//inicializo el contador para que solo trabaje cuando se presiona un boton.
		boton = GPIO_Pin;//guardo que boton se presiono para que el timer ejecute la rutina adecuada.
 800178a:	88fb      	ldrh	r3, [r7, #6]
 800178c:	b2da      	uxtb	r2, r3
 800178e:	4b09      	ldr	r3, [pc, #36]	; (80017b4 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001790:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Start_IT(&htim1);	//activo el timer
 8001792:	4809      	ldr	r0, [pc, #36]	; (80017b8 <HAL_GPIO_EXTI_Callback+0x40>)
 8001794:	f003 f8ae 	bl	80048f4 <HAL_TIM_Base_Start_IT>
	}
	__HAL_TIM_SET_COUNTER(&htim1, 0);	//reinicia la cuenta.
 8001798:	4b07      	ldr	r3, [pc, #28]	; (80017b8 <HAL_GPIO_EXTI_Callback+0x40>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	2200      	movs	r2, #0
 800179e:	625a      	str	r2, [r3, #36]	; 0x24
	flag_timer1 = false;//desactivo la bandera para que no se est inicializando el contador todo el tiempo
 80017a0:	4b03      	ldr	r3, [pc, #12]	; (80017b0 <HAL_GPIO_EXTI_Callback+0x38>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	701a      	strb	r2, [r3, #0]

}
 80017a6:	bf00      	nop
 80017a8:	3708      	adds	r7, #8
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd80      	pop	{r7, pc}
 80017ae:	bf00      	nop
 80017b0:	20000002 	.word	0x20000002
 80017b4:	20000258 	.word	0x20000258
 80017b8:	2000036c 	.word	0x2000036c

080017bc <HAL_TIM_IC_CaptureCallback>:

/* === Public function implementation ========================================================== */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80017bc:	b580      	push	{r7, lr}
 80017be:	b082      	sub	sp, #8
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]

	while (contReb > 1) {
 80017c4:	e005      	b.n	80017d2 <HAL_TIM_IC_CaptureCallback+0x16>
		contReb--;
 80017c6:	4b2a      	ldr	r3, [pc, #168]	; (8001870 <HAL_TIM_IC_CaptureCallback+0xb4>)
 80017c8:	881b      	ldrh	r3, [r3, #0]
 80017ca:	3b01      	subs	r3, #1
 80017cc:	b29a      	uxth	r2, r3
 80017ce:	4b28      	ldr	r3, [pc, #160]	; (8001870 <HAL_TIM_IC_CaptureCallback+0xb4>)
 80017d0:	801a      	strh	r2, [r3, #0]
	while (contReb > 1) {
 80017d2:	4b27      	ldr	r3, [pc, #156]	; (8001870 <HAL_TIM_IC_CaptureCallback+0xb4>)
 80017d4:	881b      	ldrh	r3, [r3, #0]
 80017d6:	2b01      	cmp	r3, #1
 80017d8:	d8f5      	bhi.n	80017c6 <HAL_TIM_IC_CaptureCallback+0xa>
	}

	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) { //Verifica que la interrupcion provenga del channel 1.
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	7f1b      	ldrb	r3, [r3, #28]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d13e      	bne.n	8001860 <HAL_TIM_IC_CaptureCallback+0xa4>

		if (modo < CONFIG_TEMP) {
 80017e2:	4b24      	ldr	r3, [pc, #144]	; (8001874 <HAL_TIM_IC_CaptureCallback+0xb8>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d803      	bhi.n	80017f2 <HAL_TIM_IC_CaptureCallback+0x36>
			modo = INICIO;
 80017ea:	4b22      	ldr	r3, [pc, #136]	; (8001874 <HAL_TIM_IC_CaptureCallback+0xb8>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	701a      	strb	r2, [r3, #0]
 80017f0:	e021      	b.n	8001836 <HAL_TIM_IC_CaptureCallback+0x7a>
			//act_flag = 1;
		} else if ((modo == CONFIG_TEMP) && (flag_prim_config == false)) {
 80017f2:	4b20      	ldr	r3, [pc, #128]	; (8001874 <HAL_TIM_IC_CaptureCallback+0xb8>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	2b03      	cmp	r3, #3
 80017f8:	d10a      	bne.n	8001810 <HAL_TIM_IC_CaptureCallback+0x54>
 80017fa:	4b1f      	ldr	r3, [pc, #124]	; (8001878 <HAL_TIM_IC_CaptureCallback+0xbc>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	f083 0301 	eor.w	r3, r3, #1
 8001802:	b2db      	uxtb	r3, r3
 8001804:	2b00      	cmp	r3, #0
 8001806:	d003      	beq.n	8001810 <HAL_TIM_IC_CaptureCallback+0x54>
			modo = INICIO;
 8001808:	4b1a      	ldr	r3, [pc, #104]	; (8001874 <HAL_TIM_IC_CaptureCallback+0xb8>)
 800180a:	2200      	movs	r2, #0
 800180c:	701a      	strb	r2, [r3, #0]
 800180e:	e012      	b.n	8001836 <HAL_TIM_IC_CaptureCallback+0x7a>
			//act_flag = 1;
		} else if ((modo == CONFIG_TEMP) && (flag_prim_config == true)) {
 8001810:	4b18      	ldr	r3, [pc, #96]	; (8001874 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	2b03      	cmp	r3, #3
 8001816:	d10b      	bne.n	8001830 <HAL_TIM_IC_CaptureCallback+0x74>
 8001818:	4b17      	ldr	r3, [pc, #92]	; (8001878 <HAL_TIM_IC_CaptureCallback+0xbc>)
 800181a:	781b      	ldrb	r3, [r3, #0]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d007      	beq.n	8001830 <HAL_TIM_IC_CaptureCallback+0x74>
			modo = INICIO_ALARM;
 8001820:	4b14      	ldr	r3, [pc, #80]	; (8001874 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001822:	2204      	movs	r2, #4
 8001824:	701a      	strb	r2, [r3, #0]
			alarma = alarma_final; //Para no perder el valor de alarma que configure.
 8001826:	4b15      	ldr	r3, [pc, #84]	; (800187c <HAL_TIM_IC_CaptureCallback+0xc0>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a15      	ldr	r2, [pc, #84]	; (8001880 <HAL_TIM_IC_CaptureCallback+0xc4>)
 800182c:	6013      	str	r3, [r2, #0]
 800182e:	e002      	b.n	8001836 <HAL_TIM_IC_CaptureCallback+0x7a>

		} else {
			modo = INICIO_ALARM;
 8001830:	4b10      	ldr	r3, [pc, #64]	; (8001874 <HAL_TIM_IC_CaptureCallback+0xb8>)
 8001832:	2204      	movs	r2, #4
 8001834:	701a      	strb	r2, [r3, #0]

		}

		act_flag = true;
 8001836:	4b13      	ldr	r3, [pc, #76]	; (8001884 <HAL_TIM_IC_CaptureCallback+0xc8>)
 8001838:	2201      	movs	r2, #1
 800183a:	701a      	strb	r2, [r3, #0]

		ICValue = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 800183c:	2100      	movs	r1, #0
 800183e:	4812      	ldr	r0, [pc, #72]	; (8001888 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8001840:	f003 fd6a 	bl	8005318 <HAL_TIM_ReadCapturedValue>
 8001844:	4603      	mov	r3, r0
 8001846:	4a11      	ldr	r2, [pc, #68]	; (800188c <HAL_TIM_IC_CaptureCallback+0xd0>)
 8001848:	6013      	str	r3, [r2, #0]

		if (ICValue != 0) {
 800184a:	4b10      	ldr	r3, [pc, #64]	; (800188c <HAL_TIM_IC_CaptureCallback+0xd0>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2b00      	cmp	r3, #0
 8001850:	d006      	beq.n	8001860 <HAL_TIM_IC_CaptureCallback+0xa4>

			ancho_pulso = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_2);
 8001852:	2104      	movs	r1, #4
 8001854:	480c      	ldr	r0, [pc, #48]	; (8001888 <HAL_TIM_IC_CaptureCallback+0xcc>)
 8001856:	f003 fd5f 	bl	8005318 <HAL_TIM_ReadCapturedValue>
 800185a:	4603      	mov	r3, r0
 800185c:	4a0c      	ldr	r2, [pc, #48]	; (8001890 <HAL_TIM_IC_CaptureCallback+0xd4>)
 800185e:	6013      	str	r3, [r2, #0]

		}

	}

	contReb = 2000;
 8001860:	4b03      	ldr	r3, [pc, #12]	; (8001870 <HAL_TIM_IC_CaptureCallback+0xb4>)
 8001862:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001866:	801a      	strh	r2, [r3, #0]
}
 8001868:	bf00      	nop
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20000000 	.word	0x20000000
 8001874:	20000275 	.word	0x20000275
 8001878:	2000027c 	.word	0x2000027c
 800187c:	20000018 	.word	0x20000018
 8001880:	20000278 	.word	0x20000278
 8001884:	2000001c 	.word	0x2000001c
 8001888:	20000324 	.word	0x20000324
 800188c:	20000280 	.word	0x20000280
 8001890:	20000284 	.word	0x20000284
 8001894:	00000000 	.word	0x00000000

08001898 <HAL_TIM_PeriodElapsedCallback>:

//El timer 2 (sin canal asociado) cuenta de a ms (clock de 8MHz con prescaler en 8000 => 0,001 s) y tiene un periodo de 500 => interrupcion cada 500ms
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001898:	b580      	push	{r7, lr}
 800189a:	b082      	sub	sp, #8
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]

	if (htim == &htim1) {
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	4a71      	ldr	r2, [pc, #452]	; (8001a68 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	f040 80af 	bne.w	8001a08 <HAL_TIM_PeriodElapsedCallback+0x170>
		//OK
		if (boton == GPIO_PIN_5) {
 80018aa:	4b70      	ldr	r3, [pc, #448]	; (8001a6c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	2b20      	cmp	r3, #32
 80018b0:	d13f      	bne.n	8001932 <HAL_TIM_PeriodElapsedCallback+0x9a>
			switch (modo) {
 80018b2:	4b6f      	ldr	r3, [pc, #444]	; (8001a70 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b06      	cmp	r3, #6
 80018b8:	d836      	bhi.n	8001928 <HAL_TIM_PeriodElapsedCallback+0x90>
 80018ba:	a201      	add	r2, pc, #4	; (adr r2, 80018c0 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80018bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018c0:	080018dd 	.word	0x080018dd
 80018c4:	080018e5 	.word	0x080018e5
 80018c8:	080018ed 	.word	0x080018ed
 80018cc:	080018fb 	.word	0x080018fb
 80018d0:	08001911 	.word	0x08001911
 80018d4:	08001919 	.word	0x08001919
 80018d8:	08001921 	.word	0x08001921
			case INICIO:
				modo = VER_TEMP;
 80018dc:	4b64      	ldr	r3, [pc, #400]	; (8001a70 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80018de:	2201      	movs	r2, #1
 80018e0:	701a      	strb	r2, [r3, #0]
				break;
 80018e2:	e022      	b.n	800192a <HAL_TIM_PeriodElapsedCallback+0x92>
			case VER_TEMP:
				modo = VER_PRES;
 80018e4:	4b62      	ldr	r3, [pc, #392]	; (8001a70 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80018e6:	2202      	movs	r2, #2
 80018e8:	701a      	strb	r2, [r3, #0]
				break;
 80018ea:	e01e      	b.n	800192a <HAL_TIM_PeriodElapsedCallback+0x92>
			case VER_PRES:
				modo = INICIO;
 80018ec:	4b60      	ldr	r3, [pc, #384]	; (8001a70 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	701a      	strb	r2, [r3, #0]
				act_flag = true;
 80018f2:	4b60      	ldr	r3, [pc, #384]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80018f4:	2201      	movs	r2, #1
 80018f6:	701a      	strb	r2, [r3, #0]
				break;
 80018f8:	e017      	b.n	800192a <HAL_TIM_PeriodElapsedCallback+0x92>
			case CONFIG_TEMP:
				modo = INICIO_ALARM;
 80018fa:	4b5d      	ldr	r3, [pc, #372]	; (8001a70 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80018fc:	2204      	movs	r2, #4
 80018fe:	701a      	strb	r2, [r3, #0]
				alarma_final = alarma;
 8001900:	4b5d      	ldr	r3, [pc, #372]	; (8001a78 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a5d      	ldr	r2, [pc, #372]	; (8001a7c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001906:	6013      	str	r3, [r2, #0]
				flag_prim_config = true;
 8001908:	4b5d      	ldr	r3, [pc, #372]	; (8001a80 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 800190a:	2201      	movs	r2, #1
 800190c:	701a      	strb	r2, [r3, #0]
				break;
 800190e:	e00c      	b.n	800192a <HAL_TIM_PeriodElapsedCallback+0x92>
			case INICIO_ALARM:
				modo = VER_TEMP_ALARM;
 8001910:	4b57      	ldr	r3, [pc, #348]	; (8001a70 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001912:	2205      	movs	r2, #5
 8001914:	701a      	strb	r2, [r3, #0]
				break;
 8001916:	e008      	b.n	800192a <HAL_TIM_PeriodElapsedCallback+0x92>
			case VER_TEMP_ALARM:
				modo = VER_PRES_ALARM;
 8001918:	4b55      	ldr	r3, [pc, #340]	; (8001a70 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 800191a:	2206      	movs	r2, #6
 800191c:	701a      	strb	r2, [r3, #0]
				break;
 800191e:	e004      	b.n	800192a <HAL_TIM_PeriodElapsedCallback+0x92>
			case VER_PRES_ALARM:
				modo = INICIO_ALARM;
 8001920:	4b53      	ldr	r3, [pc, #332]	; (8001a70 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001922:	2204      	movs	r2, #4
 8001924:	701a      	strb	r2, [r3, #0]
				break;
 8001926:	e000      	b.n	800192a <HAL_TIM_PeriodElapsedCallback+0x92>
			default:
				break;
 8001928:	bf00      	nop
			}

			act_flag = 1;
 800192a:	4b52      	ldr	r3, [pc, #328]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 800192c:	2201      	movs	r2, #1
 800192e:	701a      	strb	r2, [r3, #0]
 8001930:	e061      	b.n	80019f6 <HAL_TIM_PeriodElapsedCallback+0x15e>
		}
		//SUBIR
		else if (boton == GPIO_PIN_2) {
 8001932:	4b4e      	ldr	r3, [pc, #312]	; (8001a6c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	2b04      	cmp	r3, #4
 8001938:	d126      	bne.n	8001988 <HAL_TIM_PeriodElapsedCallback+0xf0>
			if (modo == CONFIG_TEMP) {
 800193a:	4b4d      	ldr	r3, [pc, #308]	; (8001a70 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	2b03      	cmp	r3, #3
 8001940:	d11e      	bne.n	8001980 <HAL_TIM_PeriodElapsedCallback+0xe8>
				alarma = alarma + 0.1;
 8001942:	4b4d      	ldr	r3, [pc, #308]	; (8001a78 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4618      	mov	r0, r3
 8001948:	f7fe fd78 	bl	800043c <__aeabi_f2d>
 800194c:	a344      	add	r3, pc, #272	; (adr r3, 8001a60 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 800194e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001952:	f7fe fc15 	bl	8000180 <__adddf3>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	4610      	mov	r0, r2
 800195c:	4619      	mov	r1, r3
 800195e:	f7ff f8bd 	bl	8000adc <__aeabi_d2f>
 8001962:	4603      	mov	r3, r0
 8001964:	4a44      	ldr	r2, [pc, #272]	; (8001a78 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001966:	6013      	str	r3, [r2, #0]
				if (alarma > 10.0) {
 8001968:	4b43      	ldr	r3, [pc, #268]	; (8001a78 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4945      	ldr	r1, [pc, #276]	; (8001a84 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 800196e:	4618      	mov	r0, r3
 8001970:	f7ff f970 	bl	8000c54 <__aeabi_fcmpgt>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d002      	beq.n	8001980 <HAL_TIM_PeriodElapsedCallback+0xe8>
					alarma = 10.0;
 800197a:	4b3f      	ldr	r3, [pc, #252]	; (8001a78 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800197c:	4a41      	ldr	r2, [pc, #260]	; (8001a84 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 800197e:	601a      	str	r2, [r3, #0]
				}
			}
			act_flag = 1;
 8001980:	4b3c      	ldr	r3, [pc, #240]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001982:	2201      	movs	r2, #1
 8001984:	701a      	strb	r2, [r3, #0]
 8001986:	e036      	b.n	80019f6 <HAL_TIM_PeriodElapsedCallback+0x15e>
		}
		//BAJAR
		else if (boton == GPIO_PIN_1) {
 8001988:	4b38      	ldr	r3, [pc, #224]	; (8001a6c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	2b02      	cmp	r3, #2
 800198e:	d128      	bne.n	80019e2 <HAL_TIM_PeriodElapsedCallback+0x14a>
			if (modo == CONFIG_TEMP) {
 8001990:	4b37      	ldr	r3, [pc, #220]	; (8001a70 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	2b03      	cmp	r3, #3
 8001996:	d120      	bne.n	80019da <HAL_TIM_PeriodElapsedCallback+0x142>
				alarma = alarma - 0.1;
 8001998:	4b37      	ldr	r3, [pc, #220]	; (8001a78 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	4618      	mov	r0, r3
 800199e:	f7fe fd4d 	bl	800043c <__aeabi_f2d>
 80019a2:	a32f      	add	r3, pc, #188	; (adr r3, 8001a60 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 80019a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a8:	f7fe fbe8 	bl	800017c <__aeabi_dsub>
 80019ac:	4602      	mov	r2, r0
 80019ae:	460b      	mov	r3, r1
 80019b0:	4610      	mov	r0, r2
 80019b2:	4619      	mov	r1, r3
 80019b4:	f7ff f892 	bl	8000adc <__aeabi_d2f>
 80019b8:	4603      	mov	r3, r0
 80019ba:	4a2f      	ldr	r2, [pc, #188]	; (8001a78 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80019bc:	6013      	str	r3, [r2, #0]
				if (alarma < 0) {
 80019be:	4b2e      	ldr	r3, [pc, #184]	; (8001a78 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f04f 0100 	mov.w	r1, #0
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff f926 	bl	8000c18 <__aeabi_fcmplt>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d003      	beq.n	80019da <HAL_TIM_PeriodElapsedCallback+0x142>
					alarma = 0;
 80019d2:	4b29      	ldr	r3, [pc, #164]	; (8001a78 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80019d4:	f04f 0200 	mov.w	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
				}
			}
			act_flag = true;
 80019da:	4b26      	ldr	r3, [pc, #152]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80019dc:	2201      	movs	r2, #1
 80019de:	701a      	strb	r2, [r3, #0]
 80019e0:	e009      	b.n	80019f6 <HAL_TIM_PeriodElapsedCallback+0x15e>
		}
		//CONFIG
		else if (boton == GPIO_PIN_3) {
 80019e2:	4b22      	ldr	r3, [pc, #136]	; (8001a6c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b08      	cmp	r3, #8
 80019e8:	d105      	bne.n	80019f6 <HAL_TIM_PeriodElapsedCallback+0x15e>
			modo = CONFIG_TEMP;
 80019ea:	4b21      	ldr	r3, [pc, #132]	; (8001a70 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80019ec:	2203      	movs	r2, #3
 80019ee:	701a      	strb	r2, [r3, #0]
			act_flag = true;
 80019f0:	4b20      	ldr	r3, [pc, #128]	; (8001a74 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80019f2:	2201      	movs	r2, #1
 80019f4:	701a      	strb	r2, [r3, #0]
		}

		boton = 0;
 80019f6:	4b1d      	ldr	r3, [pc, #116]	; (8001a6c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	701a      	strb	r2, [r3, #0]
		flag_timer1 = true;	//vuelvo a habilitar el timer para cuando se vuelva a presionar un boton
 80019fc:	4b22      	ldr	r3, [pc, #136]	; (8001a88 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80019fe:	2201      	movs	r2, #1
 8001a00:	701a      	strb	r2, [r3, #0]
		HAL_TIM_Base_Stop(&htim1);
 8001a02:	4819      	ldr	r0, [pc, #100]	; (8001a68 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001a04:	f002 ff4f 	bl	80048a6 <HAL_TIM_Base_Stop>

	}



	if (htim == &htim2) {
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	4a20      	ldr	r2, [pc, #128]	; (8001a8c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d121      	bne.n	8001a54 <HAL_TIM_PeriodElapsedCallback+0x1bc>

		flag_medicion = true; //El timer me hace tomar mediciones cada cierto tiempo
 8001a10:	4b1f      	ldr	r3, [pc, #124]	; (8001a90 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001a12:	2201      	movs	r2, #1
 8001a14:	701a      	strb	r2, [r3, #0]

		if (flag_alarma == true) {			//Toglea el led cada 0.5 segundos.
 8001a16:	4b1f      	ldr	r3, [pc, #124]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d005      	beq.n	8001a2a <HAL_TIM_PeriodElapsedCallback+0x192>
			HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001a1e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a22:	481d      	ldr	r0, [pc, #116]	; (8001a98 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001a24:	f001 f939 	bl	8002c9a <HAL_GPIO_TogglePin>
				&& HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 0) {	//Para que apague el led una sola vez y no tenga que estar entrando todo el tiempo.
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
		}

	}
}
 8001a28:	e014      	b.n	8001a54 <HAL_TIM_PeriodElapsedCallback+0x1bc>
		} else if (flag_alarma == false
 8001a2a:	4b1a      	ldr	r3, [pc, #104]	; (8001a94 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001a2c:	781b      	ldrb	r3, [r3, #0]
 8001a2e:	f083 0301 	eor.w	r3, r3, #1
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d00d      	beq.n	8001a54 <HAL_TIM_PeriodElapsedCallback+0x1bc>
				&& HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 0) {	//Para que apague el led una sola vez y no tenga que estar entrando todo el tiempo.
 8001a38:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a3c:	4816      	ldr	r0, [pc, #88]	; (8001a98 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001a3e:	f001 f8fd 	bl	8002c3c <HAL_GPIO_ReadPin>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d105      	bne.n	8001a54 <HAL_TIM_PeriodElapsedCallback+0x1bc>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001a48:	2201      	movs	r2, #1
 8001a4a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a4e:	4812      	ldr	r0, [pc, #72]	; (8001a98 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8001a50:	f001 f90b 	bl	8002c6a <HAL_GPIO_WritePin>
}
 8001a54:	bf00      	nop
 8001a56:	3708      	adds	r7, #8
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	f3af 8000 	nop.w
 8001a60:	9999999a 	.word	0x9999999a
 8001a64:	3fb99999 	.word	0x3fb99999
 8001a68:	2000036c 	.word	0x2000036c
 8001a6c:	20000258 	.word	0x20000258
 8001a70:	20000275 	.word	0x20000275
 8001a74:	2000001c 	.word	0x2000001c
 8001a78:	20000278 	.word	0x20000278
 8001a7c:	20000018 	.word	0x20000018
 8001a80:	2000027c 	.word	0x2000027c
 8001a84:	41200000 	.word	0x41200000
 8001a88:	20000002 	.word	0x20000002
 8001a8c:	200002dc 	.word	0x200002dc
 8001a90:	2000027e 	.word	0x2000027e
 8001a94:	2000027d 	.word	0x2000027d
 8001a98:	40011000 	.word	0x40011000

08001a9c <MX_I2C1_Init>:

void MX_I2C1_Init(void) {
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001aa0:	4b12      	ldr	r3, [pc, #72]	; (8001aec <MX_I2C1_Init+0x50>)
 8001aa2:	4a13      	ldr	r2, [pc, #76]	; (8001af0 <MX_I2C1_Init+0x54>)
 8001aa4:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8001aa6:	4b11      	ldr	r3, [pc, #68]	; (8001aec <MX_I2C1_Init+0x50>)
 8001aa8:	4a12      	ldr	r2, [pc, #72]	; (8001af4 <MX_I2C1_Init+0x58>)
 8001aaa:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001aac:	4b0f      	ldr	r3, [pc, #60]	; (8001aec <MX_I2C1_Init+0x50>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001ab2:	4b0e      	ldr	r3, [pc, #56]	; (8001aec <MX_I2C1_Init+0x50>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ab8:	4b0c      	ldr	r3, [pc, #48]	; (8001aec <MX_I2C1_Init+0x50>)
 8001aba:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001abe:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ac0:	4b0a      	ldr	r3, [pc, #40]	; (8001aec <MX_I2C1_Init+0x50>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001ac6:	4b09      	ldr	r3, [pc, #36]	; (8001aec <MX_I2C1_Init+0x50>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001acc:	4b07      	ldr	r3, [pc, #28]	; (8001aec <MX_I2C1_Init+0x50>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ad2:	4b06      	ldr	r3, [pc, #24]	; (8001aec <MX_I2C1_Init+0x50>)
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8001ad8:	4804      	ldr	r0, [pc, #16]	; (8001aec <MX_I2C1_Init+0x50>)
 8001ada:	f001 f90f 	bl	8002cfc <HAL_I2C_Init>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_I2C1_Init+0x4c>
		Error_Handler();
 8001ae4:	f000 fb50 	bl	8002188 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001ae8:	bf00      	nop
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	20000288 	.word	0x20000288
 8001af0:	40005400 	.word	0x40005400
 8001af4:	000186a0 	.word	0x000186a0

08001af8 <MX_TIM1_Init>:

void MX_TIM1_Init(void) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b086      	sub	sp, #24
 8001afc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001afe:	f107 0308 	add.w	r3, r7, #8
 8001b02:	2200      	movs	r2, #0
 8001b04:	601a      	str	r2, [r3, #0]
 8001b06:	605a      	str	r2, [r3, #4]
 8001b08:	609a      	str	r2, [r3, #8]
 8001b0a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001b0c:	463b      	mov	r3, r7
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001b14:	4b1e      	ldr	r3, [pc, #120]	; (8001b90 <MX_TIM1_Init+0x98>)
 8001b16:	4a1f      	ldr	r2, [pc, #124]	; (8001b94 <MX_TIM1_Init+0x9c>)
 8001b18:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 8000 - 1;
 8001b1a:	4b1d      	ldr	r3, [pc, #116]	; (8001b90 <MX_TIM1_Init+0x98>)
 8001b1c:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001b20:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b22:	4b1b      	ldr	r3, [pc, #108]	; (8001b90 <MX_TIM1_Init+0x98>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 120;
 8001b28:	4b19      	ldr	r3, [pc, #100]	; (8001b90 <MX_TIM1_Init+0x98>)
 8001b2a:	2278      	movs	r2, #120	; 0x78
 8001b2c:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b2e:	4b18      	ldr	r3, [pc, #96]	; (8001b90 <MX_TIM1_Init+0x98>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001b34:	4b16      	ldr	r3, [pc, #88]	; (8001b90 <MX_TIM1_Init+0x98>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b3a:	4b15      	ldr	r3, [pc, #84]	; (8001b90 <MX_TIM1_Init+0x98>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 8001b40:	4813      	ldr	r0, [pc, #76]	; (8001b90 <MX_TIM1_Init+0x98>)
 8001b42:	f002 fe61 	bl	8004808 <HAL_TIM_Base_Init>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d001      	beq.n	8001b50 <MX_TIM1_Init+0x58>
		Error_Handler();
 8001b4c:	f000 fb1c 	bl	8002188 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b54:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 8001b56:	f107 0308 	add.w	r3, r7, #8
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	480c      	ldr	r0, [pc, #48]	; (8001b90 <MX_TIM1_Init+0x98>)
 8001b5e:	f003 fad5 	bl	800510c <HAL_TIM_ConfigClockSource>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_TIM1_Init+0x74>
		Error_Handler();
 8001b68:	f000 fb0e 	bl	8002188 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b70:	2300      	movs	r3, #0
 8001b72:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001b74:	463b      	mov	r3, r7
 8001b76:	4619      	mov	r1, r3
 8001b78:	4805      	ldr	r0, [pc, #20]	; (8001b90 <MX_TIM1_Init+0x98>)
 8001b7a:	f003 fee5 	bl	8005948 <HAL_TIMEx_MasterConfigSynchronization>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d001      	beq.n	8001b88 <MX_TIM1_Init+0x90>
			!= HAL_OK) {
		Error_Handler();
 8001b84:	f000 fb00 	bl	8002188 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8001b88:	bf00      	nop
 8001b8a:	3718      	adds	r7, #24
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}
 8001b90:	2000036c 	.word	0x2000036c
 8001b94:	40012c00 	.word	0x40012c00

08001b98 <MX_TIM2_Init>:

void MX_TIM2_Init(void) {
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b086      	sub	sp, #24
 8001b9c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001b9e:	f107 0308 	add.w	r3, r7, #8
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
 8001ba6:	605a      	str	r2, [r3, #4]
 8001ba8:	609a      	str	r2, [r3, #8]
 8001baa:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001bac:	463b      	mov	r3, r7
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]
 8001bb2:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001bb4:	4b1e      	ldr	r3, [pc, #120]	; (8001c30 <MX_TIM2_Init+0x98>)
 8001bb6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001bba:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 8000 - 1;
 8001bbc:	4b1c      	ldr	r3, [pc, #112]	; (8001c30 <MX_TIM2_Init+0x98>)
 8001bbe:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001bc2:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc4:	4b1a      	ldr	r3, [pc, #104]	; (8001c30 <MX_TIM2_Init+0x98>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 500;
 8001bca:	4b19      	ldr	r3, [pc, #100]	; (8001c30 <MX_TIM2_Init+0x98>)
 8001bcc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001bd0:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bd2:	4b17      	ldr	r3, [pc, #92]	; (8001c30 <MX_TIM2_Init+0x98>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bd8:	4b15      	ldr	r3, [pc, #84]	; (8001c30 <MX_TIM2_Init+0x98>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001bde:	4814      	ldr	r0, [pc, #80]	; (8001c30 <MX_TIM2_Init+0x98>)
 8001be0:	f002 fe12 	bl	8004808 <HAL_TIM_Base_Init>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <MX_TIM2_Init+0x56>
		Error_Handler();
 8001bea:	f000 facd 	bl	8002188 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bf2:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001bf4:	f107 0308 	add.w	r3, r7, #8
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	480d      	ldr	r0, [pc, #52]	; (8001c30 <MX_TIM2_Init+0x98>)
 8001bfc:	f003 fa86 	bl	800510c <HAL_TIM_ConfigClockSource>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_TIM2_Init+0x72>
		Error_Handler();
 8001c06:	f000 fabf 	bl	8002188 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001c12:	463b      	mov	r3, r7
 8001c14:	4619      	mov	r1, r3
 8001c16:	4806      	ldr	r0, [pc, #24]	; (8001c30 <MX_TIM2_Init+0x98>)
 8001c18:	f003 fe96 	bl	8005948 <HAL_TIMEx_MasterConfigSynchronization>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <MX_TIM2_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 8001c22:	f000 fab1 	bl	8002188 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8001c26:	bf00      	nop
 8001c28:	3718      	adds	r7, #24
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	200002dc 	.word	0x200002dc

08001c34 <MX_TIM3_Init>:

void MX_TIM3_Init(void) {
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b090      	sub	sp, #64	; 0x40
 8001c38:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001c3a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001c3e:	2200      	movs	r2, #0
 8001c40:	601a      	str	r2, [r3, #0]
 8001c42:	605a      	str	r2, [r3, #4]
 8001c44:	609a      	str	r2, [r3, #8]
 8001c46:	60da      	str	r2, [r3, #12]
	TIM_SlaveConfigTypeDef sSlaveConfig = { 0 };
 8001c48:	f107 031c 	add.w	r3, r7, #28
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]
 8001c50:	605a      	str	r2, [r3, #4]
 8001c52:	609a      	str	r2, [r3, #8]
 8001c54:	60da      	str	r2, [r3, #12]
 8001c56:	611a      	str	r2, [r3, #16]
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8001c58:	f107 030c 	add.w	r3, r7, #12
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
 8001c60:	605a      	str	r2, [r3, #4]
 8001c62:	609a      	str	r2, [r3, #8]
 8001c64:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001c66:	1d3b      	adds	r3, r7, #4
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
 8001c6c:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001c6e:	4b3e      	ldr	r3, [pc, #248]	; (8001d68 <MX_TIM3_Init+0x134>)
 8001c70:	4a3e      	ldr	r2, [pc, #248]	; (8001d6c <MX_TIM3_Init+0x138>)
 8001c72:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 8000 - 1;
 8001c74:	4b3c      	ldr	r3, [pc, #240]	; (8001d68 <MX_TIM3_Init+0x134>)
 8001c76:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001c7a:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c7c:	4b3a      	ldr	r3, [pc, #232]	; (8001d68 <MX_TIM3_Init+0x134>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 8001c82:	4b39      	ldr	r3, [pc, #228]	; (8001d68 <MX_TIM3_Init+0x134>)
 8001c84:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c88:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c8a:	4b37      	ldr	r3, [pc, #220]	; (8001d68 <MX_TIM3_Init+0x134>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c90:	4b35      	ldr	r3, [pc, #212]	; (8001d68 <MX_TIM3_Init+0x134>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001c96:	4834      	ldr	r0, [pc, #208]	; (8001d68 <MX_TIM3_Init+0x134>)
 8001c98:	f002 fdb6 	bl	8004808 <HAL_TIM_Base_Init>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <MX_TIM3_Init+0x72>
		Error_Handler();
 8001ca2:	f000 fa71 	bl	8002188 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ca6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001caa:	633b      	str	r3, [r7, #48]	; 0x30
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001cac:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	482d      	ldr	r0, [pc, #180]	; (8001d68 <MX_TIM3_Init+0x134>)
 8001cb4:	f003 fa2a 	bl	800510c <HAL_TIM_ConfigClockSource>
 8001cb8:	4603      	mov	r3, r0
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d001      	beq.n	8001cc2 <MX_TIM3_Init+0x8e>
		Error_Handler();
 8001cbe:	f000 fa63 	bl	8002188 <Error_Handler>
	}
	if (HAL_TIM_IC_Init(&htim3) != HAL_OK) {
 8001cc2:	4829      	ldr	r0, [pc, #164]	; (8001d68 <MX_TIM3_Init+0x134>)
 8001cc4:	f002 fe68 	bl	8004998 <HAL_TIM_IC_Init>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <MX_TIM3_Init+0x9e>
		Error_Handler();
 8001cce:	f000 fa5b 	bl	8002188 <Error_Handler>
	}
	sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8001cd2:	2304      	movs	r3, #4
 8001cd4:	61fb      	str	r3, [r7, #28]
	sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8001cd6:	2350      	movs	r3, #80	; 0x50
 8001cd8:	623b      	str	r3, [r7, #32]
	sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001cda:	2302      	movs	r3, #2
 8001cdc:	627b      	str	r3, [r7, #36]	; 0x24
	sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	62bb      	str	r3, [r7, #40]	; 0x28
	sSlaveConfig.TriggerFilter = 0;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK) {
 8001ce6:	f107 031c 	add.w	r3, r7, #28
 8001cea:	4619      	mov	r1, r3
 8001cec:	481e      	ldr	r0, [pc, #120]	; (8001d68 <MX_TIM3_Init+0x134>)
 8001cee:	f003 fad1 	bl	8005294 <HAL_TIM_SlaveConfigSynchro>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_TIM3_Init+0xc8>
		Error_Handler();
 8001cf8:	f000 fa46 	bl	8002188 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8001cfc:	2302      	movs	r3, #2
 8001cfe:	60fb      	str	r3, [r7, #12]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001d00:	2301      	movs	r3, #1
 8001d02:	613b      	str	r3, [r7, #16]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001d04:	2300      	movs	r3, #0
 8001d06:	617b      	str	r3, [r7, #20]
	sConfigIC.ICFilter = 0;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	61bb      	str	r3, [r7, #24]
	if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8001d0c:	f107 030c 	add.w	r3, r7, #12
 8001d10:	2200      	movs	r2, #0
 8001d12:	4619      	mov	r1, r3
 8001d14:	4814      	ldr	r0, [pc, #80]	; (8001d68 <MX_TIM3_Init+0x134>)
 8001d16:	f003 f965 	bl	8004fe4 <HAL_TIM_IC_ConfigChannel>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <MX_TIM3_Init+0xf0>
		Error_Handler();
 8001d20:	f000 fa32 	bl	8002188 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001d24:	2300      	movs	r3, #0
 8001d26:	60fb      	str	r3, [r7, #12]
	sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK) {
 8001d2c:	f107 030c 	add.w	r3, r7, #12
 8001d30:	2204      	movs	r2, #4
 8001d32:	4619      	mov	r1, r3
 8001d34:	480c      	ldr	r0, [pc, #48]	; (8001d68 <MX_TIM3_Init+0x134>)
 8001d36:	f003 f955 	bl	8004fe4 <HAL_TIM_IC_ConfigChannel>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_TIM3_Init+0x110>
		Error_Handler();
 8001d40:	f000 fa22 	bl	8002188 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d44:	2300      	movs	r3, #0
 8001d46:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001d4c:	1d3b      	adds	r3, r7, #4
 8001d4e:	4619      	mov	r1, r3
 8001d50:	4805      	ldr	r0, [pc, #20]	; (8001d68 <MX_TIM3_Init+0x134>)
 8001d52:	f003 fdf9 	bl	8005948 <HAL_TIMEx_MasterConfigSynchronization>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MX_TIM3_Init+0x12c>
			!= HAL_OK) {
		Error_Handler();
 8001d5c:	f000 fa14 	bl	8002188 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001d60:	bf00      	nop
 8001d62:	3740      	adds	r7, #64	; 0x40
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	20000324 	.word	0x20000324
 8001d6c:	40000400 	.word	0x40000400

08001d70 <medirTempPres>:
/* === Private variable definitions ============================================================ */

/* === Private function implementation ========================================================= */

/* === Public function implementation ========================================================== */
void medirTempPres(void) {
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
	if (flag_medicion == true) {
 8001d74:	4b09      	ldr	r3, [pc, #36]	; (8001d9c <medirTempPres+0x2c>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d00d      	beq.n	8001d98 <medirTempPres+0x28>

		temp = getTemperature();
 8001d7c:	f7ff f890 	bl	8000ea0 <getTemperature>
 8001d80:	4603      	mov	r3, r0
 8001d82:	4a07      	ldr	r2, [pc, #28]	; (8001da0 <medirTempPres+0x30>)
 8001d84:	6013      	str	r3, [r2, #0]
		press = getPressure(1);
 8001d86:	2001      	movs	r0, #1
 8001d88:	f7ff f924 	bl	8000fd4 <getPressure>
 8001d8c:	4603      	mov	r3, r0
 8001d8e:	4a05      	ldr	r2, [pc, #20]	; (8001da4 <medirTempPres+0x34>)
 8001d90:	6013      	str	r3, [r2, #0]

		flag_medicion = false;
 8001d92:	4b02      	ldr	r3, [pc, #8]	; (8001d9c <medirTempPres+0x2c>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	701a      	strb	r2, [r3, #0]

	}

}
 8001d98:	bf00      	nop
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	2000027e 	.word	0x2000027e
 8001da0:	2000025c 	.word	0x2000025c
 8001da4:	20000260 	.word	0x20000260

08001da8 <actualizarPantalla>:

 }
 */

/*	Debera tener un forma de que no se actualice hasta que no haya cambios en lo que hay que mostrar	*/
void actualizarPantalla(void) {
 8001da8:	b580      	push	{r7, lr}
 8001daa:	af00      	add	r7, sp, #0
	switch (modo) {
 8001dac:	4b4c      	ldr	r3, [pc, #304]	; (8001ee0 <actualizarPantalla+0x138>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b06      	cmp	r3, #6
 8001db2:	f200 8088 	bhi.w	8001ec6 <actualizarPantalla+0x11e>
 8001db6:	a201      	add	r2, pc, #4	; (adr r2, 8001dbc <actualizarPantalla+0x14>)
 8001db8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dbc:	08001dd9 	.word	0x08001dd9
 8001dc0:	08001dfb 	.word	0x08001dfb
 8001dc4:	08001e33 	.word	0x08001e33
 8001dc8:	08001e6b 	.word	0x08001e6b
 8001dcc:	08001e99 	.word	0x08001e99
 8001dd0:	08001dfb 	.word	0x08001dfb
 8001dd4:	08001e33 	.word	0x08001e33
	case INICIO:
		if (act_flag == true) {
 8001dd8:	4b42      	ldr	r3, [pc, #264]	; (8001ee4 <actualizarPantalla+0x13c>)
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d074      	beq.n	8001eca <actualizarPantalla+0x122>
			lcdClear();
 8001de0:	f7ff fb3a 	bl	8001458 <lcdClear>
			lcdCursor(0, 0);
 8001de4:	2100      	movs	r1, #0
 8001de6:	2000      	movs	r0, #0
 8001de8:	f7ff fb4d 	bl	8001486 <lcdCursor>
			lcdSendString("Sin alarma");
 8001dec:	483e      	ldr	r0, [pc, #248]	; (8001ee8 <actualizarPantalla+0x140>)
 8001dee:	f7ff fba6 	bl	800153e <lcdSendString>
			act_flag = false;
 8001df2:	4b3c      	ldr	r3, [pc, #240]	; (8001ee4 <actualizarPantalla+0x13c>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001df8:	e067      	b.n	8001eca <actualizarPantalla+0x122>
	case VER_TEMP_ALARM:
	case VER_TEMP:
		//En el caso de la visualizacion de temp y pres en el display, la actualizacion de pantalla se da solo cuando se detectan
		//cambios en el valor actual
		floatToString(temp, str_temp);
 8001dfa:	4b3c      	ldr	r3, [pc, #240]	; (8001eec <actualizarPantalla+0x144>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	493c      	ldr	r1, [pc, #240]	; (8001ef0 <actualizarPantalla+0x148>)
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7ff fbb1 	bl	8001568 <floatToString>
		if (strcmp(str_actual, str_temp) != 0) {
 8001e06:	493a      	ldr	r1, [pc, #232]	; (8001ef0 <actualizarPantalla+0x148>)
 8001e08:	483a      	ldr	r0, [pc, #232]	; (8001ef4 <actualizarPantalla+0x14c>)
 8001e0a:	f7fe f9a1 	bl	8000150 <strcmp>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d05c      	beq.n	8001ece <actualizarPantalla+0x126>

			lcdClear();
 8001e14:	f7ff fb20 	bl	8001458 <lcdClear>
			lcdCursor(0, 0);
 8001e18:	2100      	movs	r1, #0
 8001e1a:	2000      	movs	r0, #0
 8001e1c:	f7ff fb33 	bl	8001486 <lcdCursor>
			displayTemp(str_temp);//displayTemp toma el string que contiene el valor de temperatura, le agrega los labels y lo manda por pantalla.
 8001e20:	4833      	ldr	r0, [pc, #204]	; (8001ef0 <actualizarPantalla+0x148>)
 8001e22:	f7ff fbf3 	bl	800160c <displayTemp>
			strncpy(str_actual, str_temp, 17);
 8001e26:	2211      	movs	r2, #17
 8001e28:	4931      	ldr	r1, [pc, #196]	; (8001ef0 <actualizarPantalla+0x148>)
 8001e2a:	4832      	ldr	r0, [pc, #200]	; (8001ef4 <actualizarPantalla+0x14c>)
 8001e2c:	f004 fabd 	bl	80063aa <strncpy>
		}

		break;
 8001e30:	e04d      	b.n	8001ece <actualizarPantalla+0x126>
	case VER_PRES_ALARM:
	case VER_PRES:
		floatToString(press, str_temp);
 8001e32:	4b31      	ldr	r3, [pc, #196]	; (8001ef8 <actualizarPantalla+0x150>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	492e      	ldr	r1, [pc, #184]	; (8001ef0 <actualizarPantalla+0x148>)
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff fb95 	bl	8001568 <floatToString>
		if (strcmp(str_actual, str_temp) != 0) {
 8001e3e:	492c      	ldr	r1, [pc, #176]	; (8001ef0 <actualizarPantalla+0x148>)
 8001e40:	482c      	ldr	r0, [pc, #176]	; (8001ef4 <actualizarPantalla+0x14c>)
 8001e42:	f7fe f985 	bl	8000150 <strcmp>
 8001e46:	4603      	mov	r3, r0
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d042      	beq.n	8001ed2 <actualizarPantalla+0x12a>

			lcdClear();
 8001e4c:	f7ff fb04 	bl	8001458 <lcdClear>
			lcdCursor(0, 0);
 8001e50:	2100      	movs	r1, #0
 8001e52:	2000      	movs	r0, #0
 8001e54:	f7ff fb17 	bl	8001486 <lcdCursor>
			displayPressure(str_temp);
 8001e58:	4825      	ldr	r0, [pc, #148]	; (8001ef0 <actualizarPantalla+0x148>)
 8001e5a:	f7ff fc0b 	bl	8001674 <displayPressure>
			strncpy(str_actual, str_temp, 17);
 8001e5e:	2211      	movs	r2, #17
 8001e60:	4923      	ldr	r1, [pc, #140]	; (8001ef0 <actualizarPantalla+0x148>)
 8001e62:	4824      	ldr	r0, [pc, #144]	; (8001ef4 <actualizarPantalla+0x14c>)
 8001e64:	f004 faa1 	bl	80063aa <strncpy>
		}
		break;
 8001e68:	e033      	b.n	8001ed2 <actualizarPantalla+0x12a>
	case CONFIG_TEMP:
		//Para todos los demas modos, la actualizacion de pantalla se permite cuando la interrupcion externa correspondiente
		//activa la bandera act_flag
		if (act_flag == true) {
 8001e6a:	4b1e      	ldr	r3, [pc, #120]	; (8001ee4 <actualizarPantalla+0x13c>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d031      	beq.n	8001ed6 <actualizarPantalla+0x12e>
			floatToString(alarma, str_temp);
 8001e72:	4b22      	ldr	r3, [pc, #136]	; (8001efc <actualizarPantalla+0x154>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	491e      	ldr	r1, [pc, #120]	; (8001ef0 <actualizarPantalla+0x148>)
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f7ff fb75 	bl	8001568 <floatToString>
			lcdClear();
 8001e7e:	f7ff faeb 	bl	8001458 <lcdClear>
			lcdCursor(0, 0);
 8001e82:	2100      	movs	r1, #0
 8001e84:	2000      	movs	r0, #0
 8001e86:	f7ff fafe 	bl	8001486 <lcdCursor>
			displayAlarm(str_temp);
 8001e8a:	4819      	ldr	r0, [pc, #100]	; (8001ef0 <actualizarPantalla+0x148>)
 8001e8c:	f7ff fc1a 	bl	80016c4 <displayAlarm>
			act_flag = false;
 8001e90:	4b14      	ldr	r3, [pc, #80]	; (8001ee4 <actualizarPantalla+0x13c>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001e96:	e01e      	b.n	8001ed6 <actualizarPantalla+0x12e>
	case INICIO_ALARM:
		if (act_flag == true) {
 8001e98:	4b12      	ldr	r3, [pc, #72]	; (8001ee4 <actualizarPantalla+0x13c>)
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d01c      	beq.n	8001eda <actualizarPantalla+0x132>
			floatToString(alarma_final, str_temp);
 8001ea0:	4b17      	ldr	r3, [pc, #92]	; (8001f00 <actualizarPantalla+0x158>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4912      	ldr	r1, [pc, #72]	; (8001ef0 <actualizarPantalla+0x148>)
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7ff fb5e 	bl	8001568 <floatToString>
			lcdClear();
 8001eac:	f7ff fad4 	bl	8001458 <lcdClear>
			lcdCursor(0, 0);
 8001eb0:	2100      	movs	r1, #0
 8001eb2:	2000      	movs	r0, #0
 8001eb4:	f7ff fae7 	bl	8001486 <lcdCursor>
			displayInicioAlarm(str_temp);
 8001eb8:	480d      	ldr	r0, [pc, #52]	; (8001ef0 <actualizarPantalla+0x148>)
 8001eba:	f7ff fc2d 	bl	8001718 <displayInicioAlarm>
			act_flag = false;
 8001ebe:	4b09      	ldr	r3, [pc, #36]	; (8001ee4 <actualizarPantalla+0x13c>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001ec4:	e009      	b.n	8001eda <actualizarPantalla+0x132>
	default:
		break;
 8001ec6:	bf00      	nop
 8001ec8:	e008      	b.n	8001edc <actualizarPantalla+0x134>
		break;
 8001eca:	bf00      	nop
 8001ecc:	e006      	b.n	8001edc <actualizarPantalla+0x134>
		break;
 8001ece:	bf00      	nop
 8001ed0:	e004      	b.n	8001edc <actualizarPantalla+0x134>
		break;
 8001ed2:	bf00      	nop
 8001ed4:	e002      	b.n	8001edc <actualizarPantalla+0x134>
		break;
 8001ed6:	bf00      	nop
 8001ed8:	e000      	b.n	8001edc <actualizarPantalla+0x134>
		break;
 8001eda:	bf00      	nop

	}

}
 8001edc:	bf00      	nop
 8001ede:	bd80      	pop	{r7, pc}
 8001ee0:	20000275 	.word	0x20000275
 8001ee4:	2000001c 	.word	0x2000001c
 8001ee8:	080088d4 	.word	0x080088d4
 8001eec:	2000025c 	.word	0x2000025c
 8001ef0:	20000264 	.word	0x20000264
 8001ef4:	20000004 	.word	0x20000004
 8001ef8:	20000260 	.word	0x20000260
 8001efc:	20000278 	.word	0x20000278
 8001f00:	20000018 	.word	0x20000018

08001f04 <comprobarAlarma>:

void comprobarAlarma(void) {
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0

	//Si se tiene que activar la alarma, se activa una bandera para que el timer toglee el led. Asi no uso HAL_delay en el programa principal
	if (alarma_final < temp) {
 8001f08:	4b09      	ldr	r3, [pc, #36]	; (8001f30 <comprobarAlarma+0x2c>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a09      	ldr	r2, [pc, #36]	; (8001f34 <comprobarAlarma+0x30>)
 8001f0e:	6812      	ldr	r2, [r2, #0]
 8001f10:	4611      	mov	r1, r2
 8001f12:	4618      	mov	r0, r3
 8001f14:	f7fe fe80 	bl	8000c18 <__aeabi_fcmplt>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d003      	beq.n	8001f26 <comprobarAlarma+0x22>
		flag_alarma = true;
 8001f1e:	4b06      	ldr	r3, [pc, #24]	; (8001f38 <comprobarAlarma+0x34>)
 8001f20:	2201      	movs	r2, #1
 8001f22:	701a      	strb	r2, [r3, #0]
	} else {
		flag_alarma = false;
	}

}
 8001f24:	e002      	b.n	8001f2c <comprobarAlarma+0x28>
		flag_alarma = false;
 8001f26:	4b04      	ldr	r3, [pc, #16]	; (8001f38 <comprobarAlarma+0x34>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	701a      	strb	r2, [r3, #0]
}
 8001f2c:	bf00      	nop
 8001f2e:	bd80      	pop	{r7, pc}
 8001f30:	20000018 	.word	0x20000018
 8001f34:	2000025c 	.word	0x2000025c
 8001f38:	2000027d 	.word	0x2000027d

08001f3c <comprobarPulsacionLarga>:

void comprobarPulsacionLarga(void) {
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0

	if (ancho_pulso >= 3000) {
 8001f40:	4b0f      	ldr	r3, [pc, #60]	; (8001f80 <comprobarPulsacionLarga+0x44>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d915      	bls.n	8001f78 <comprobarPulsacionLarga+0x3c>
		ancho_pulso = 0;
 8001f4c:	4b0c      	ldr	r3, [pc, #48]	; (8001f80 <comprobarPulsacionLarga+0x44>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	601a      	str	r2, [r3, #0]
		ICValue = 0;
 8001f52:	4b0c      	ldr	r3, [pc, #48]	; (8001f84 <comprobarPulsacionLarga+0x48>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	601a      	str	r2, [r3, #0]
		modo = INICIO;
 8001f58:	4b0b      	ldr	r3, [pc, #44]	; (8001f88 <comprobarPulsacionLarga+0x4c>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	701a      	strb	r2, [r3, #0]
		act_flag = true;
 8001f5e:	4b0b      	ldr	r3, [pc, #44]	; (8001f8c <comprobarPulsacionLarga+0x50>)
 8001f60:	2201      	movs	r2, #1
 8001f62:	701a      	strb	r2, [r3, #0]
		alarma = 0;
 8001f64:	4b0a      	ldr	r3, [pc, #40]	; (8001f90 <comprobarPulsacionLarga+0x54>)
 8001f66:	f04f 0200 	mov.w	r2, #0
 8001f6a:	601a      	str	r2, [r3, #0]
		alarma_final = 250.0;
 8001f6c:	4b09      	ldr	r3, [pc, #36]	; (8001f94 <comprobarPulsacionLarga+0x58>)
 8001f6e:	4a0a      	ldr	r2, [pc, #40]	; (8001f98 <comprobarPulsacionLarga+0x5c>)
 8001f70:	601a      	str	r2, [r3, #0]
		flag_prim_config = false;
 8001f72:	4b0a      	ldr	r3, [pc, #40]	; (8001f9c <comprobarPulsacionLarga+0x60>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	701a      	strb	r2, [r3, #0]

	}


}
 8001f78:	bf00      	nop
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bc80      	pop	{r7}
 8001f7e:	4770      	bx	lr
 8001f80:	20000284 	.word	0x20000284
 8001f84:	20000280 	.word	0x20000280
 8001f88:	20000275 	.word	0x20000275
 8001f8c:	2000001c 	.word	0x2000001c
 8001f90:	20000278 	.word	0x20000278
 8001f94:	20000018 	.word	0x20000018
 8001f98:	437a0000 	.word	0x437a0000
 8001f9c:	2000027c 	.word	0x2000027c

08001fa0 <loop>:

void loop(void) {
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	af00      	add	r7, sp, #0

	medirTempPres();
 8001fa4:	f7ff fee4 	bl	8001d70 <medirTempPres>
	//actualizarValores();
	actualizarPantalla();
 8001fa8:	f7ff fefe 	bl	8001da8 <actualizarPantalla>
	comprobarAlarma();
 8001fac:	f7ff ffaa 	bl	8001f04 <comprobarAlarma>
	comprobarPulsacionLarga();
 8001fb0:	f7ff ffc4 	bl	8001f3c <comprobarPulsacionLarga>

}
 8001fb4:	bf00      	nop
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001fbc:	f000 fb26 	bl	800260c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001fc0:	f000 f820 	bl	8002004 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001fc4:	f000 f858 	bl	8002078 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001fc8:	f7ff fd68 	bl	8001a9c <MX_I2C1_Init>
  MX_TIM2_Init();
 8001fcc:	f7ff fde4 	bl	8001b98 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001fd0:	f7ff fe30 	bl	8001c34 <MX_TIM3_Init>
  MX_TIM1_Init();
 8001fd4:	f7ff fd90 	bl	8001af8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	bmpInit();
 8001fd8:	f7ff f9d8 	bl	800138c <bmpInit>
	lcdInit();
 8001fdc:	f7ff fa72 	bl	80014c4 <lcdInit>
	//HAL_TIM_Base_Start_IT(&htim1);
	HAL_TIM_Base_Start_IT(&htim2);
 8001fe0:	4806      	ldr	r0, [pc, #24]	; (8001ffc <main+0x44>)
 8001fe2:	f002 fc87 	bl	80048f4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);	//Inicializacion del timer 3 en modo input capture channel 1 (para rising edge)
 8001fe6:	2100      	movs	r1, #0
 8001fe8:	4805      	ldr	r0, [pc, #20]	; (8002000 <main+0x48>)
 8001fea:	f002 fded 	bl	8004bc8 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_2); //channel 2 (que detecta los falling edge)
 8001fee:	2104      	movs	r1, #4
 8001ff0:	4803      	ldr	r0, [pc, #12]	; (8002000 <main+0x48>)
 8001ff2:	f002 fd29 	bl	8004a48 <HAL_TIM_IC_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {

		loop();
 8001ff6:	f7ff ffd3 	bl	8001fa0 <loop>
 8001ffa:	e7fc      	b.n	8001ff6 <main+0x3e>
 8001ffc:	200002dc 	.word	0x200002dc
 8002000:	20000324 	.word	0x20000324

08002004 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002004:	b580      	push	{r7, lr}
 8002006:	b090      	sub	sp, #64	; 0x40
 8002008:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800200a:	f107 0318 	add.w	r3, r7, #24
 800200e:	2228      	movs	r2, #40	; 0x28
 8002010:	2100      	movs	r1, #0
 8002012:	4618      	mov	r0, r3
 8002014:	f003 fd32 	bl	8005a7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002018:	1d3b      	adds	r3, r7, #4
 800201a:	2200      	movs	r2, #0
 800201c:	601a      	str	r2, [r3, #0]
 800201e:	605a      	str	r2, [r3, #4]
 8002020:	609a      	str	r2, [r3, #8]
 8002022:	60da      	str	r2, [r3, #12]
 8002024:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002026:	2301      	movs	r3, #1
 8002028:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800202a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800202e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002030:	2300      	movs	r3, #0
 8002032:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002034:	f107 0318 	add.w	r3, r7, #24
 8002038:	4618      	mov	r0, r3
 800203a:	f001 ffdf 	bl	8003ffc <HAL_RCC_OscConfig>
 800203e:	4603      	mov	r3, r0
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <SystemClock_Config+0x44>
  {
    Error_Handler();
 8002044:	f000 f8a0 	bl	8002188 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002048:	230f      	movs	r3, #15
 800204a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 800204c:	2301      	movs	r3, #1
 800204e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002050:	2300      	movs	r3, #0
 8002052:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002054:	2300      	movs	r3, #0
 8002056:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002058:	2300      	movs	r3, #0
 800205a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800205c:	1d3b      	adds	r3, r7, #4
 800205e:	2100      	movs	r1, #0
 8002060:	4618      	mov	r0, r3
 8002062:	f002 fa4d 	bl	8004500 <HAL_RCC_ClockConfig>
 8002066:	4603      	mov	r3, r0
 8002068:	2b00      	cmp	r3, #0
 800206a:	d001      	beq.n	8002070 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 800206c:	f000 f88c 	bl	8002188 <Error_Handler>
  }
}
 8002070:	bf00      	nop
 8002072:	3740      	adds	r7, #64	; 0x40
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b088      	sub	sp, #32
 800207c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800207e:	f107 0310 	add.w	r3, r7, #16
 8002082:	2200      	movs	r2, #0
 8002084:	601a      	str	r2, [r3, #0]
 8002086:	605a      	str	r2, [r3, #4]
 8002088:	609a      	str	r2, [r3, #8]
 800208a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800208c:	4b3a      	ldr	r3, [pc, #232]	; (8002178 <MX_GPIO_Init+0x100>)
 800208e:	699b      	ldr	r3, [r3, #24]
 8002090:	4a39      	ldr	r2, [pc, #228]	; (8002178 <MX_GPIO_Init+0x100>)
 8002092:	f043 0310 	orr.w	r3, r3, #16
 8002096:	6193      	str	r3, [r2, #24]
 8002098:	4b37      	ldr	r3, [pc, #220]	; (8002178 <MX_GPIO_Init+0x100>)
 800209a:	699b      	ldr	r3, [r3, #24]
 800209c:	f003 0310 	and.w	r3, r3, #16
 80020a0:	60fb      	str	r3, [r7, #12]
 80020a2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80020a4:	4b34      	ldr	r3, [pc, #208]	; (8002178 <MX_GPIO_Init+0x100>)
 80020a6:	699b      	ldr	r3, [r3, #24]
 80020a8:	4a33      	ldr	r2, [pc, #204]	; (8002178 <MX_GPIO_Init+0x100>)
 80020aa:	f043 0320 	orr.w	r3, r3, #32
 80020ae:	6193      	str	r3, [r2, #24]
 80020b0:	4b31      	ldr	r3, [pc, #196]	; (8002178 <MX_GPIO_Init+0x100>)
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	f003 0320 	and.w	r3, r3, #32
 80020b8:	60bb      	str	r3, [r7, #8]
 80020ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020bc:	4b2e      	ldr	r3, [pc, #184]	; (8002178 <MX_GPIO_Init+0x100>)
 80020be:	699b      	ldr	r3, [r3, #24]
 80020c0:	4a2d      	ldr	r2, [pc, #180]	; (8002178 <MX_GPIO_Init+0x100>)
 80020c2:	f043 0304 	orr.w	r3, r3, #4
 80020c6:	6193      	str	r3, [r2, #24]
 80020c8:	4b2b      	ldr	r3, [pc, #172]	; (8002178 <MX_GPIO_Init+0x100>)
 80020ca:	699b      	ldr	r3, [r3, #24]
 80020cc:	f003 0304 	and.w	r3, r3, #4
 80020d0:	607b      	str	r3, [r7, #4]
 80020d2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020d4:	4b28      	ldr	r3, [pc, #160]	; (8002178 <MX_GPIO_Init+0x100>)
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	4a27      	ldr	r2, [pc, #156]	; (8002178 <MX_GPIO_Init+0x100>)
 80020da:	f043 0308 	orr.w	r3, r3, #8
 80020de:	6193      	str	r3, [r2, #24]
 80020e0:	4b25      	ldr	r3, [pc, #148]	; (8002178 <MX_GPIO_Init+0x100>)
 80020e2:	699b      	ldr	r3, [r3, #24]
 80020e4:	f003 0308 	and.w	r3, r3, #8
 80020e8:	603b      	str	r3, [r7, #0]
 80020ea:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80020ec:	2201      	movs	r2, #1
 80020ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80020f2:	4822      	ldr	r0, [pc, #136]	; (800217c <MX_GPIO_Init+0x104>)
 80020f4:	f000 fdb9 	bl	8002c6a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80020f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020fe:	2301      	movs	r3, #1
 8002100:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002102:	2300      	movs	r3, #0
 8002104:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002106:	2302      	movs	r3, #2
 8002108:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800210a:	f107 0310 	add.w	r3, r7, #16
 800210e:	4619      	mov	r1, r3
 8002110:	481a      	ldr	r0, [pc, #104]	; (800217c <MX_GPIO_Init+0x104>)
 8002112:	f000 fc0f 	bl	8002934 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5;
 8002116:	232e      	movs	r3, #46	; 0x2e
 8002118:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800211a:	4b19      	ldr	r3, [pc, #100]	; (8002180 <MX_GPIO_Init+0x108>)
 800211c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211e:	2300      	movs	r3, #0
 8002120:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002122:	f107 0310 	add.w	r3, r7, #16
 8002126:	4619      	mov	r1, r3
 8002128:	4816      	ldr	r0, [pc, #88]	; (8002184 <MX_GPIO_Init+0x10c>)
 800212a:	f000 fc03 	bl	8002934 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800212e:	2200      	movs	r2, #0
 8002130:	2100      	movs	r1, #0
 8002132:	2007      	movs	r0, #7
 8002134:	f000 fbc7 	bl	80028c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002138:	2007      	movs	r0, #7
 800213a:	f000 fbe0 	bl	80028fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800213e:	2200      	movs	r2, #0
 8002140:	2100      	movs	r1, #0
 8002142:	2008      	movs	r0, #8
 8002144:	f000 fbbf 	bl	80028c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002148:	2008      	movs	r0, #8
 800214a:	f000 fbd8 	bl	80028fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800214e:	2200      	movs	r2, #0
 8002150:	2100      	movs	r1, #0
 8002152:	2009      	movs	r0, #9
 8002154:	f000 fbb7 	bl	80028c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002158:	2009      	movs	r0, #9
 800215a:	f000 fbd0 	bl	80028fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800215e:	2200      	movs	r2, #0
 8002160:	2100      	movs	r1, #0
 8002162:	2017      	movs	r0, #23
 8002164:	f000 fbaf 	bl	80028c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002168:	2017      	movs	r0, #23
 800216a:	f000 fbc8 	bl	80028fe <HAL_NVIC_EnableIRQ>

}
 800216e:	bf00      	nop
 8002170:	3720      	adds	r7, #32
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	40021000 	.word	0x40021000
 800217c:	40011000 	.word	0x40011000
 8002180:	10110000 	.word	0x10110000
 8002184:	40010800 	.word	0x40010800

08002188 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800218c:	b672      	cpsid	i
}
 800218e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002190:	e7fe      	b.n	8002190 <Error_Handler+0x8>
	...

08002194 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800219a:	4b16      	ldr	r3, [pc, #88]	; (80021f4 <HAL_MspInit+0x60>)
 800219c:	699b      	ldr	r3, [r3, #24]
 800219e:	4a15      	ldr	r2, [pc, #84]	; (80021f4 <HAL_MspInit+0x60>)
 80021a0:	f043 0301 	orr.w	r3, r3, #1
 80021a4:	6193      	str	r3, [r2, #24]
 80021a6:	4b13      	ldr	r3, [pc, #76]	; (80021f4 <HAL_MspInit+0x60>)
 80021a8:	699b      	ldr	r3, [r3, #24]
 80021aa:	f003 0301 	and.w	r3, r3, #1
 80021ae:	60bb      	str	r3, [r7, #8]
 80021b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021b2:	4b10      	ldr	r3, [pc, #64]	; (80021f4 <HAL_MspInit+0x60>)
 80021b4:	69db      	ldr	r3, [r3, #28]
 80021b6:	4a0f      	ldr	r2, [pc, #60]	; (80021f4 <HAL_MspInit+0x60>)
 80021b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021bc:	61d3      	str	r3, [r2, #28]
 80021be:	4b0d      	ldr	r3, [pc, #52]	; (80021f4 <HAL_MspInit+0x60>)
 80021c0:	69db      	ldr	r3, [r3, #28]
 80021c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021c6:	607b      	str	r3, [r7, #4]
 80021c8:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 80021ca:	2004      	movs	r0, #4
 80021cc:	f000 fb70 	bl	80028b0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80021d0:	4b09      	ldr	r3, [pc, #36]	; (80021f8 <HAL_MspInit+0x64>)
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	60fb      	str	r3, [r7, #12]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80021dc:	60fb      	str	r3, [r7, #12]
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80021e4:	60fb      	str	r3, [r7, #12]
 80021e6:	4a04      	ldr	r2, [pc, #16]	; (80021f8 <HAL_MspInit+0x64>)
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ec:	bf00      	nop
 80021ee:	3710      	adds	r7, #16
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	40021000 	.word	0x40021000
 80021f8:	40010000 	.word	0x40010000

080021fc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b088      	sub	sp, #32
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002204:	f107 0310 	add.w	r3, r7, #16
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]
 800220c:	605a      	str	r2, [r3, #4]
 800220e:	609a      	str	r2, [r3, #8]
 8002210:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a15      	ldr	r2, [pc, #84]	; (800226c <HAL_I2C_MspInit+0x70>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d123      	bne.n	8002264 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800221c:	4b14      	ldr	r3, [pc, #80]	; (8002270 <HAL_I2C_MspInit+0x74>)
 800221e:	699b      	ldr	r3, [r3, #24]
 8002220:	4a13      	ldr	r2, [pc, #76]	; (8002270 <HAL_I2C_MspInit+0x74>)
 8002222:	f043 0308 	orr.w	r3, r3, #8
 8002226:	6193      	str	r3, [r2, #24]
 8002228:	4b11      	ldr	r3, [pc, #68]	; (8002270 <HAL_I2C_MspInit+0x74>)
 800222a:	699b      	ldr	r3, [r3, #24]
 800222c:	f003 0308 	and.w	r3, r3, #8
 8002230:	60fb      	str	r3, [r7, #12]
 8002232:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002234:	23c0      	movs	r3, #192	; 0xc0
 8002236:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002238:	2312      	movs	r3, #18
 800223a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800223c:	2303      	movs	r3, #3
 800223e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002240:	f107 0310 	add.w	r3, r7, #16
 8002244:	4619      	mov	r1, r3
 8002246:	480b      	ldr	r0, [pc, #44]	; (8002274 <HAL_I2C_MspInit+0x78>)
 8002248:	f000 fb74 	bl	8002934 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800224c:	4b08      	ldr	r3, [pc, #32]	; (8002270 <HAL_I2C_MspInit+0x74>)
 800224e:	69db      	ldr	r3, [r3, #28]
 8002250:	4a07      	ldr	r2, [pc, #28]	; (8002270 <HAL_I2C_MspInit+0x74>)
 8002252:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002256:	61d3      	str	r3, [r2, #28]
 8002258:	4b05      	ldr	r3, [pc, #20]	; (8002270 <HAL_I2C_MspInit+0x74>)
 800225a:	69db      	ldr	r3, [r3, #28]
 800225c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002260:	60bb      	str	r3, [r7, #8]
 8002262:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002264:	bf00      	nop
 8002266:	3720      	adds	r7, #32
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40005400 	.word	0x40005400
 8002270:	40021000 	.word	0x40021000
 8002274:	40010c00 	.word	0x40010c00

08002278 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b08a      	sub	sp, #40	; 0x28
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002280:	f107 0318 	add.w	r3, r7, #24
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
 8002288:	605a      	str	r2, [r3, #4]
 800228a:	609a      	str	r2, [r3, #8]
 800228c:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM1)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a33      	ldr	r2, [pc, #204]	; (8002360 <HAL_TIM_Base_MspInit+0xe8>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d114      	bne.n	80022c2 <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002298:	4b32      	ldr	r3, [pc, #200]	; (8002364 <HAL_TIM_Base_MspInit+0xec>)
 800229a:	699b      	ldr	r3, [r3, #24]
 800229c:	4a31      	ldr	r2, [pc, #196]	; (8002364 <HAL_TIM_Base_MspInit+0xec>)
 800229e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80022a2:	6193      	str	r3, [r2, #24]
 80022a4:	4b2f      	ldr	r3, [pc, #188]	; (8002364 <HAL_TIM_Base_MspInit+0xec>)
 80022a6:	699b      	ldr	r3, [r3, #24]
 80022a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022ac:	617b      	str	r3, [r7, #20]
 80022ae:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 80022b0:	2200      	movs	r2, #0
 80022b2:	2100      	movs	r1, #0
 80022b4:	2019      	movs	r0, #25
 80022b6:	f000 fb06 	bl	80028c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80022ba:	2019      	movs	r0, #25
 80022bc:	f000 fb1f 	bl	80028fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80022c0:	e04a      	b.n	8002358 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM2)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022ca:	d114      	bne.n	80022f6 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022cc:	4b25      	ldr	r3, [pc, #148]	; (8002364 <HAL_TIM_Base_MspInit+0xec>)
 80022ce:	69db      	ldr	r3, [r3, #28]
 80022d0:	4a24      	ldr	r2, [pc, #144]	; (8002364 <HAL_TIM_Base_MspInit+0xec>)
 80022d2:	f043 0301 	orr.w	r3, r3, #1
 80022d6:	61d3      	str	r3, [r2, #28]
 80022d8:	4b22      	ldr	r3, [pc, #136]	; (8002364 <HAL_TIM_Base_MspInit+0xec>)
 80022da:	69db      	ldr	r3, [r3, #28]
 80022dc:	f003 0301 	and.w	r3, r3, #1
 80022e0:	613b      	str	r3, [r7, #16]
 80022e2:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 1);
 80022e4:	2201      	movs	r2, #1
 80022e6:	2103      	movs	r1, #3
 80022e8:	201c      	movs	r0, #28
 80022ea:	f000 faec 	bl	80028c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80022ee:	201c      	movs	r0, #28
 80022f0:	f000 fb05 	bl	80028fe <HAL_NVIC_EnableIRQ>
}
 80022f4:	e030      	b.n	8002358 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM3)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a1b      	ldr	r2, [pc, #108]	; (8002368 <HAL_TIM_Base_MspInit+0xf0>)
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d12b      	bne.n	8002358 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002300:	4b18      	ldr	r3, [pc, #96]	; (8002364 <HAL_TIM_Base_MspInit+0xec>)
 8002302:	69db      	ldr	r3, [r3, #28]
 8002304:	4a17      	ldr	r2, [pc, #92]	; (8002364 <HAL_TIM_Base_MspInit+0xec>)
 8002306:	f043 0302 	orr.w	r3, r3, #2
 800230a:	61d3      	str	r3, [r2, #28]
 800230c:	4b15      	ldr	r3, [pc, #84]	; (8002364 <HAL_TIM_Base_MspInit+0xec>)
 800230e:	69db      	ldr	r3, [r3, #28]
 8002310:	f003 0302 	and.w	r3, r3, #2
 8002314:	60fb      	str	r3, [r7, #12]
 8002316:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002318:	4b12      	ldr	r3, [pc, #72]	; (8002364 <HAL_TIM_Base_MspInit+0xec>)
 800231a:	699b      	ldr	r3, [r3, #24]
 800231c:	4a11      	ldr	r2, [pc, #68]	; (8002364 <HAL_TIM_Base_MspInit+0xec>)
 800231e:	f043 0304 	orr.w	r3, r3, #4
 8002322:	6193      	str	r3, [r2, #24]
 8002324:	4b0f      	ldr	r3, [pc, #60]	; (8002364 <HAL_TIM_Base_MspInit+0xec>)
 8002326:	699b      	ldr	r3, [r3, #24]
 8002328:	f003 0304 	and.w	r3, r3, #4
 800232c:	60bb      	str	r3, [r7, #8]
 800232e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002330:	2340      	movs	r3, #64	; 0x40
 8002332:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002334:	2300      	movs	r3, #0
 8002336:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002338:	2300      	movs	r3, #0
 800233a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800233c:	f107 0318 	add.w	r3, r7, #24
 8002340:	4619      	mov	r1, r3
 8002342:	480a      	ldr	r0, [pc, #40]	; (800236c <HAL_TIM_Base_MspInit+0xf4>)
 8002344:	f000 faf6 	bl	8002934 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002348:	2200      	movs	r2, #0
 800234a:	2100      	movs	r1, #0
 800234c:	201d      	movs	r0, #29
 800234e:	f000 faba 	bl	80028c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002352:	201d      	movs	r0, #29
 8002354:	f000 fad3 	bl	80028fe <HAL_NVIC_EnableIRQ>
}
 8002358:	bf00      	nop
 800235a:	3728      	adds	r7, #40	; 0x28
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40012c00 	.word	0x40012c00
 8002364:	40021000 	.word	0x40021000
 8002368:	40000400 	.word	0x40000400
 800236c:	40010800 	.word	0x40010800

08002370 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002374:	e7fe      	b.n	8002374 <NMI_Handler+0x4>

08002376 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002376:	b480      	push	{r7}
 8002378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800237a:	e7fe      	b.n	800237a <HardFault_Handler+0x4>

0800237c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002380:	e7fe      	b.n	8002380 <MemManage_Handler+0x4>

08002382 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002382:	b480      	push	{r7}
 8002384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002386:	e7fe      	b.n	8002386 <BusFault_Handler+0x4>

08002388 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002388:	b480      	push	{r7}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800238c:	e7fe      	b.n	800238c <UsageFault_Handler+0x4>

0800238e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800238e:	b480      	push	{r7}
 8002390:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002392:	bf00      	nop
 8002394:	46bd      	mov	sp, r7
 8002396:	bc80      	pop	{r7}
 8002398:	4770      	bx	lr

0800239a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800239a:	b480      	push	{r7}
 800239c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800239e:	bf00      	nop
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bc80      	pop	{r7}
 80023a4:	4770      	bx	lr

080023a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023a6:	b480      	push	{r7}
 80023a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023aa:	bf00      	nop
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bc80      	pop	{r7}
 80023b0:	4770      	bx	lr

080023b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023b6:	f000 f96f 	bl	8002698 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023ba:	bf00      	nop
 80023bc:	bd80      	pop	{r7, pc}

080023be <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80023be:	b580      	push	{r7, lr}
 80023c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80023c2:	2002      	movs	r0, #2
 80023c4:	f000 fc82 	bl	8002ccc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80023c8:	bf00      	nop
 80023ca:	bd80      	pop	{r7, pc}

080023cc <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80023d0:	2004      	movs	r0, #4
 80023d2:	f000 fc7b 	bl	8002ccc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80023d6:	bf00      	nop
 80023d8:	bd80      	pop	{r7, pc}

080023da <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80023da:	b580      	push	{r7, lr}
 80023dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80023de:	2008      	movs	r0, #8
 80023e0:	f000 fc74 	bl	8002ccc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80023e4:	bf00      	nop
 80023e6:	bd80      	pop	{r7, pc}

080023e8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80023ec:	2020      	movs	r0, #32
 80023ee:	f000 fc6d 	bl	8002ccc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80023f2:	bf00      	nop
 80023f4:	bd80      	pop	{r7, pc}
	...

080023f8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80023fc:	4802      	ldr	r0, [pc, #8]	; (8002408 <TIM1_UP_IRQHandler+0x10>)
 80023fe:	f002 fce9 	bl	8004dd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002402:	bf00      	nop
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	2000036c 	.word	0x2000036c

0800240c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002410:	4802      	ldr	r0, [pc, #8]	; (800241c <TIM2_IRQHandler+0x10>)
 8002412:	f002 fcdf 	bl	8004dd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002416:	bf00      	nop
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	200002dc 	.word	0x200002dc

08002420 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002424:	4802      	ldr	r0, [pc, #8]	; (8002430 <TIM3_IRQHandler+0x10>)
 8002426:	f002 fcd5 	bl	8004dd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800242a:	bf00      	nop
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	20000324 	.word	0x20000324

08002434 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
	return 1;
 8002438:	2301      	movs	r3, #1
}
 800243a:	4618      	mov	r0, r3
 800243c:	46bd      	mov	sp, r7
 800243e:	bc80      	pop	{r7}
 8002440:	4770      	bx	lr

08002442 <_kill>:

int _kill(int pid, int sig)
{
 8002442:	b580      	push	{r7, lr}
 8002444:	b082      	sub	sp, #8
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
 800244a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800244c:	f003 faec 	bl	8005a28 <__errno>
 8002450:	4603      	mov	r3, r0
 8002452:	2216      	movs	r2, #22
 8002454:	601a      	str	r2, [r3, #0]
	return -1;
 8002456:	f04f 33ff 	mov.w	r3, #4294967295
}
 800245a:	4618      	mov	r0, r3
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <_exit>:

void _exit (int status)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b082      	sub	sp, #8
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800246a:	f04f 31ff 	mov.w	r1, #4294967295
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f7ff ffe7 	bl	8002442 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002474:	e7fe      	b.n	8002474 <_exit+0x12>

08002476 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002476:	b580      	push	{r7, lr}
 8002478:	b086      	sub	sp, #24
 800247a:	af00      	add	r7, sp, #0
 800247c:	60f8      	str	r0, [r7, #12]
 800247e:	60b9      	str	r1, [r7, #8]
 8002480:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002482:	2300      	movs	r3, #0
 8002484:	617b      	str	r3, [r7, #20]
 8002486:	e00a      	b.n	800249e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002488:	f3af 8000 	nop.w
 800248c:	4601      	mov	r1, r0
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	1c5a      	adds	r2, r3, #1
 8002492:	60ba      	str	r2, [r7, #8]
 8002494:	b2ca      	uxtb	r2, r1
 8002496:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	3301      	adds	r3, #1
 800249c:	617b      	str	r3, [r7, #20]
 800249e:	697a      	ldr	r2, [r7, #20]
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	429a      	cmp	r2, r3
 80024a4:	dbf0      	blt.n	8002488 <_read+0x12>
	}

return len;
 80024a6:	687b      	ldr	r3, [r7, #4]
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	3718      	adds	r7, #24
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b086      	sub	sp, #24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	60b9      	str	r1, [r7, #8]
 80024ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024bc:	2300      	movs	r3, #0
 80024be:	617b      	str	r3, [r7, #20]
 80024c0:	e009      	b.n	80024d6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	1c5a      	adds	r2, r3, #1
 80024c6:	60ba      	str	r2, [r7, #8]
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024d0:	697b      	ldr	r3, [r7, #20]
 80024d2:	3301      	adds	r3, #1
 80024d4:	617b      	str	r3, [r7, #20]
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	429a      	cmp	r2, r3
 80024dc:	dbf1      	blt.n	80024c2 <_write+0x12>
	}
	return len;
 80024de:	687b      	ldr	r3, [r7, #4]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3718      	adds	r7, #24
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}

080024e8 <_close>:

int _close(int file)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
	return -1;
 80024f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bc80      	pop	{r7}
 80024fc:	4770      	bx	lr

080024fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80024fe:	b480      	push	{r7}
 8002500:	b083      	sub	sp, #12
 8002502:	af00      	add	r7, sp, #0
 8002504:	6078      	str	r0, [r7, #4]
 8002506:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800250e:	605a      	str	r2, [r3, #4]
	return 0;
 8002510:	2300      	movs	r3, #0
}
 8002512:	4618      	mov	r0, r3
 8002514:	370c      	adds	r7, #12
 8002516:	46bd      	mov	sp, r7
 8002518:	bc80      	pop	{r7}
 800251a:	4770      	bx	lr

0800251c <_isatty>:

int _isatty(int file)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
	return 1;
 8002524:	2301      	movs	r3, #1
}
 8002526:	4618      	mov	r0, r3
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	bc80      	pop	{r7}
 800252e:	4770      	bx	lr

08002530 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002530:	b480      	push	{r7}
 8002532:	b085      	sub	sp, #20
 8002534:	af00      	add	r7, sp, #0
 8002536:	60f8      	str	r0, [r7, #12]
 8002538:	60b9      	str	r1, [r7, #8]
 800253a:	607a      	str	r2, [r7, #4]
	return 0;
 800253c:	2300      	movs	r3, #0
}
 800253e:	4618      	mov	r0, r3
 8002540:	3714      	adds	r7, #20
 8002542:	46bd      	mov	sp, r7
 8002544:	bc80      	pop	{r7}
 8002546:	4770      	bx	lr

08002548 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b086      	sub	sp, #24
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002550:	4a14      	ldr	r2, [pc, #80]	; (80025a4 <_sbrk+0x5c>)
 8002552:	4b15      	ldr	r3, [pc, #84]	; (80025a8 <_sbrk+0x60>)
 8002554:	1ad3      	subs	r3, r2, r3
 8002556:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800255c:	4b13      	ldr	r3, [pc, #76]	; (80025ac <_sbrk+0x64>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d102      	bne.n	800256a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002564:	4b11      	ldr	r3, [pc, #68]	; (80025ac <_sbrk+0x64>)
 8002566:	4a12      	ldr	r2, [pc, #72]	; (80025b0 <_sbrk+0x68>)
 8002568:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800256a:	4b10      	ldr	r3, [pc, #64]	; (80025ac <_sbrk+0x64>)
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	4413      	add	r3, r2
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	429a      	cmp	r2, r3
 8002576:	d207      	bcs.n	8002588 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002578:	f003 fa56 	bl	8005a28 <__errno>
 800257c:	4603      	mov	r3, r0
 800257e:	220c      	movs	r2, #12
 8002580:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002582:	f04f 33ff 	mov.w	r3, #4294967295
 8002586:	e009      	b.n	800259c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002588:	4b08      	ldr	r3, [pc, #32]	; (80025ac <_sbrk+0x64>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800258e:	4b07      	ldr	r3, [pc, #28]	; (80025ac <_sbrk+0x64>)
 8002590:	681a      	ldr	r2, [r3, #0]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	4413      	add	r3, r2
 8002596:	4a05      	ldr	r2, [pc, #20]	; (80025ac <_sbrk+0x64>)
 8002598:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800259a:	68fb      	ldr	r3, [r7, #12]
}
 800259c:	4618      	mov	r0, r3
 800259e:	3718      	adds	r7, #24
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20005000 	.word	0x20005000
 80025a8:	00000400 	.word	0x00000400
 80025ac:	200003b4 	.word	0x200003b4
 80025b0:	200003d0 	.word	0x200003d0

080025b4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025b8:	bf00      	nop
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr

080025c0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025c0:	480c      	ldr	r0, [pc, #48]	; (80025f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80025c2:	490d      	ldr	r1, [pc, #52]	; (80025f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80025c4:	4a0d      	ldr	r2, [pc, #52]	; (80025fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80025c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025c8:	e002      	b.n	80025d0 <LoopCopyDataInit>

080025ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025ce:	3304      	adds	r3, #4

080025d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025d4:	d3f9      	bcc.n	80025ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025d6:	4a0a      	ldr	r2, [pc, #40]	; (8002600 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80025d8:	4c0a      	ldr	r4, [pc, #40]	; (8002604 <LoopFillZerobss+0x22>)
  movs r3, #0
 80025da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025dc:	e001      	b.n	80025e2 <LoopFillZerobss>

080025de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025e0:	3204      	adds	r2, #4

080025e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025e4:	d3fb      	bcc.n	80025de <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80025e6:	f7ff ffe5 	bl	80025b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80025ea:	f003 fa23 	bl	8005a34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025ee:	f7ff fce3 	bl	8001fb8 <main>
  bx lr
 80025f2:	4770      	bx	lr
  ldr r0, =_sdata
 80025f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025f8:	200001fc 	.word	0x200001fc
  ldr r2, =_sidata
 80025fc:	08008cec 	.word	0x08008cec
  ldr r2, =_sbss
 8002600:	200001fc 	.word	0x200001fc
  ldr r4, =_ebss
 8002604:	200003cc 	.word	0x200003cc

08002608 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002608:	e7fe      	b.n	8002608 <ADC1_2_IRQHandler>
	...

0800260c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002610:	4b08      	ldr	r3, [pc, #32]	; (8002634 <HAL_Init+0x28>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a07      	ldr	r2, [pc, #28]	; (8002634 <HAL_Init+0x28>)
 8002616:	f043 0310 	orr.w	r3, r3, #16
 800261a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800261c:	2003      	movs	r0, #3
 800261e:	f000 f947 	bl	80028b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002622:	2007      	movs	r0, #7
 8002624:	f000 f808 	bl	8002638 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002628:	f7ff fdb4 	bl	8002194 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800262c:	2300      	movs	r3, #0
}
 800262e:	4618      	mov	r0, r3
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	40022000 	.word	0x40022000

08002638 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002640:	4b12      	ldr	r3, [pc, #72]	; (800268c <HAL_InitTick+0x54>)
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	4b12      	ldr	r3, [pc, #72]	; (8002690 <HAL_InitTick+0x58>)
 8002646:	781b      	ldrb	r3, [r3, #0]
 8002648:	4619      	mov	r1, r3
 800264a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800264e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002652:	fbb2 f3f3 	udiv	r3, r2, r3
 8002656:	4618      	mov	r0, r3
 8002658:	f000 f95f 	bl	800291a <HAL_SYSTICK_Config>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e00e      	b.n	8002684 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2b0f      	cmp	r3, #15
 800266a:	d80a      	bhi.n	8002682 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800266c:	2200      	movs	r2, #0
 800266e:	6879      	ldr	r1, [r7, #4]
 8002670:	f04f 30ff 	mov.w	r0, #4294967295
 8002674:	f000 f927 	bl	80028c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002678:	4a06      	ldr	r2, [pc, #24]	; (8002694 <HAL_InitTick+0x5c>)
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800267e:	2300      	movs	r3, #0
 8002680:	e000      	b.n	8002684 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
}
 8002684:	4618      	mov	r0, r3
 8002686:	3708      	adds	r7, #8
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	20000020 	.word	0x20000020
 8002690:	20000028 	.word	0x20000028
 8002694:	20000024 	.word	0x20000024

08002698 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002698:	b480      	push	{r7}
 800269a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800269c:	4b05      	ldr	r3, [pc, #20]	; (80026b4 <HAL_IncTick+0x1c>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	461a      	mov	r2, r3
 80026a2:	4b05      	ldr	r3, [pc, #20]	; (80026b8 <HAL_IncTick+0x20>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4413      	add	r3, r2
 80026a8:	4a03      	ldr	r2, [pc, #12]	; (80026b8 <HAL_IncTick+0x20>)
 80026aa:	6013      	str	r3, [r2, #0]
}
 80026ac:	bf00      	nop
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bc80      	pop	{r7}
 80026b2:	4770      	bx	lr
 80026b4:	20000028 	.word	0x20000028
 80026b8:	200003b8 	.word	0x200003b8

080026bc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026bc:	b480      	push	{r7}
 80026be:	af00      	add	r7, sp, #0
  return uwTick;
 80026c0:	4b02      	ldr	r3, [pc, #8]	; (80026cc <HAL_GetTick+0x10>)
 80026c2:	681b      	ldr	r3, [r3, #0]
}
 80026c4:	4618      	mov	r0, r3
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bc80      	pop	{r7}
 80026ca:	4770      	bx	lr
 80026cc:	200003b8 	.word	0x200003b8

080026d0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b084      	sub	sp, #16
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026d8:	f7ff fff0 	bl	80026bc <HAL_GetTick>
 80026dc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e8:	d005      	beq.n	80026f6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026ea:	4b0a      	ldr	r3, [pc, #40]	; (8002714 <HAL_Delay+0x44>)
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	461a      	mov	r2, r3
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	4413      	add	r3, r2
 80026f4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80026f6:	bf00      	nop
 80026f8:	f7ff ffe0 	bl	80026bc <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	68fa      	ldr	r2, [r7, #12]
 8002704:	429a      	cmp	r2, r3
 8002706:	d8f7      	bhi.n	80026f8 <HAL_Delay+0x28>
  {
  }
}
 8002708:	bf00      	nop
 800270a:	bf00      	nop
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	20000028 	.word	0x20000028

08002718 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002718:	b480      	push	{r7}
 800271a:	b085      	sub	sp, #20
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	f003 0307 	and.w	r3, r3, #7
 8002726:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002728:	4b0c      	ldr	r3, [pc, #48]	; (800275c <__NVIC_SetPriorityGrouping+0x44>)
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800272e:	68ba      	ldr	r2, [r7, #8]
 8002730:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002734:	4013      	ands	r3, r2
 8002736:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002740:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002744:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002748:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800274a:	4a04      	ldr	r2, [pc, #16]	; (800275c <__NVIC_SetPriorityGrouping+0x44>)
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	60d3      	str	r3, [r2, #12]
}
 8002750:	bf00      	nop
 8002752:	3714      	adds	r7, #20
 8002754:	46bd      	mov	sp, r7
 8002756:	bc80      	pop	{r7}
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	e000ed00 	.word	0xe000ed00

08002760 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002764:	4b04      	ldr	r3, [pc, #16]	; (8002778 <__NVIC_GetPriorityGrouping+0x18>)
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	0a1b      	lsrs	r3, r3, #8
 800276a:	f003 0307 	and.w	r3, r3, #7
}
 800276e:	4618      	mov	r0, r3
 8002770:	46bd      	mov	sp, r7
 8002772:	bc80      	pop	{r7}
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	e000ed00 	.word	0xe000ed00

0800277c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800277c:	b480      	push	{r7}
 800277e:	b083      	sub	sp, #12
 8002780:	af00      	add	r7, sp, #0
 8002782:	4603      	mov	r3, r0
 8002784:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278a:	2b00      	cmp	r3, #0
 800278c:	db0b      	blt.n	80027a6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	f003 021f 	and.w	r2, r3, #31
 8002794:	4906      	ldr	r1, [pc, #24]	; (80027b0 <__NVIC_EnableIRQ+0x34>)
 8002796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279a:	095b      	lsrs	r3, r3, #5
 800279c:	2001      	movs	r0, #1
 800279e:	fa00 f202 	lsl.w	r2, r0, r2
 80027a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027a6:	bf00      	nop
 80027a8:	370c      	adds	r7, #12
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr
 80027b0:	e000e100 	.word	0xe000e100

080027b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027b4:	b480      	push	{r7}
 80027b6:	b083      	sub	sp, #12
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	6039      	str	r1, [r7, #0]
 80027be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	db0a      	blt.n	80027de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	b2da      	uxtb	r2, r3
 80027cc:	490c      	ldr	r1, [pc, #48]	; (8002800 <__NVIC_SetPriority+0x4c>)
 80027ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d2:	0112      	lsls	r2, r2, #4
 80027d4:	b2d2      	uxtb	r2, r2
 80027d6:	440b      	add	r3, r1
 80027d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027dc:	e00a      	b.n	80027f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	b2da      	uxtb	r2, r3
 80027e2:	4908      	ldr	r1, [pc, #32]	; (8002804 <__NVIC_SetPriority+0x50>)
 80027e4:	79fb      	ldrb	r3, [r7, #7]
 80027e6:	f003 030f 	and.w	r3, r3, #15
 80027ea:	3b04      	subs	r3, #4
 80027ec:	0112      	lsls	r2, r2, #4
 80027ee:	b2d2      	uxtb	r2, r2
 80027f0:	440b      	add	r3, r1
 80027f2:	761a      	strb	r2, [r3, #24]
}
 80027f4:	bf00      	nop
 80027f6:	370c      	adds	r7, #12
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bc80      	pop	{r7}
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	e000e100 	.word	0xe000e100
 8002804:	e000ed00 	.word	0xe000ed00

08002808 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002808:	b480      	push	{r7}
 800280a:	b089      	sub	sp, #36	; 0x24
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f003 0307 	and.w	r3, r3, #7
 800281a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	f1c3 0307 	rsb	r3, r3, #7
 8002822:	2b04      	cmp	r3, #4
 8002824:	bf28      	it	cs
 8002826:	2304      	movcs	r3, #4
 8002828:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	3304      	adds	r3, #4
 800282e:	2b06      	cmp	r3, #6
 8002830:	d902      	bls.n	8002838 <NVIC_EncodePriority+0x30>
 8002832:	69fb      	ldr	r3, [r7, #28]
 8002834:	3b03      	subs	r3, #3
 8002836:	e000      	b.n	800283a <NVIC_EncodePriority+0x32>
 8002838:	2300      	movs	r3, #0
 800283a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800283c:	f04f 32ff 	mov.w	r2, #4294967295
 8002840:	69bb      	ldr	r3, [r7, #24]
 8002842:	fa02 f303 	lsl.w	r3, r2, r3
 8002846:	43da      	mvns	r2, r3
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	401a      	ands	r2, r3
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002850:	f04f 31ff 	mov.w	r1, #4294967295
 8002854:	697b      	ldr	r3, [r7, #20]
 8002856:	fa01 f303 	lsl.w	r3, r1, r3
 800285a:	43d9      	mvns	r1, r3
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002860:	4313      	orrs	r3, r2
         );
}
 8002862:	4618      	mov	r0, r3
 8002864:	3724      	adds	r7, #36	; 0x24
 8002866:	46bd      	mov	sp, r7
 8002868:	bc80      	pop	{r7}
 800286a:	4770      	bx	lr

0800286c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	3b01      	subs	r3, #1
 8002878:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800287c:	d301      	bcc.n	8002882 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800287e:	2301      	movs	r3, #1
 8002880:	e00f      	b.n	80028a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002882:	4a0a      	ldr	r2, [pc, #40]	; (80028ac <SysTick_Config+0x40>)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	3b01      	subs	r3, #1
 8002888:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800288a:	210f      	movs	r1, #15
 800288c:	f04f 30ff 	mov.w	r0, #4294967295
 8002890:	f7ff ff90 	bl	80027b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002894:	4b05      	ldr	r3, [pc, #20]	; (80028ac <SysTick_Config+0x40>)
 8002896:	2200      	movs	r2, #0
 8002898:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800289a:	4b04      	ldr	r3, [pc, #16]	; (80028ac <SysTick_Config+0x40>)
 800289c:	2207      	movs	r2, #7
 800289e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	e000e010 	.word	0xe000e010

080028b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b082      	sub	sp, #8
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028b8:	6878      	ldr	r0, [r7, #4]
 80028ba:	f7ff ff2d 	bl	8002718 <__NVIC_SetPriorityGrouping>
}
 80028be:	bf00      	nop
 80028c0:	3708      	adds	r7, #8
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}

080028c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028c6:	b580      	push	{r7, lr}
 80028c8:	b086      	sub	sp, #24
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	4603      	mov	r3, r0
 80028ce:	60b9      	str	r1, [r7, #8]
 80028d0:	607a      	str	r2, [r7, #4]
 80028d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028d4:	2300      	movs	r3, #0
 80028d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028d8:	f7ff ff42 	bl	8002760 <__NVIC_GetPriorityGrouping>
 80028dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028de:	687a      	ldr	r2, [r7, #4]
 80028e0:	68b9      	ldr	r1, [r7, #8]
 80028e2:	6978      	ldr	r0, [r7, #20]
 80028e4:	f7ff ff90 	bl	8002808 <NVIC_EncodePriority>
 80028e8:	4602      	mov	r2, r0
 80028ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028ee:	4611      	mov	r1, r2
 80028f0:	4618      	mov	r0, r3
 80028f2:	f7ff ff5f 	bl	80027b4 <__NVIC_SetPriority>
}
 80028f6:	bf00      	nop
 80028f8:	3718      	adds	r7, #24
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028fe:	b580      	push	{r7, lr}
 8002900:	b082      	sub	sp, #8
 8002902:	af00      	add	r7, sp, #0
 8002904:	4603      	mov	r3, r0
 8002906:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002908:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290c:	4618      	mov	r0, r3
 800290e:	f7ff ff35 	bl	800277c <__NVIC_EnableIRQ>
}
 8002912:	bf00      	nop
 8002914:	3708      	adds	r7, #8
 8002916:	46bd      	mov	sp, r7
 8002918:	bd80      	pop	{r7, pc}

0800291a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800291a:	b580      	push	{r7, lr}
 800291c:	b082      	sub	sp, #8
 800291e:	af00      	add	r7, sp, #0
 8002920:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f7ff ffa2 	bl	800286c <SysTick_Config>
 8002928:	4603      	mov	r3, r0
}
 800292a:	4618      	mov	r0, r3
 800292c:	3708      	adds	r7, #8
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
	...

08002934 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002934:	b480      	push	{r7}
 8002936:	b08b      	sub	sp, #44	; 0x2c
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800293e:	2300      	movs	r3, #0
 8002940:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002942:	2300      	movs	r3, #0
 8002944:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002946:	e169      	b.n	8002c1c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002948:	2201      	movs	r2, #1
 800294a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800294c:	fa02 f303 	lsl.w	r3, r2, r3
 8002950:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	69fa      	ldr	r2, [r7, #28]
 8002958:	4013      	ands	r3, r2
 800295a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	69fb      	ldr	r3, [r7, #28]
 8002960:	429a      	cmp	r2, r3
 8002962:	f040 8158 	bne.w	8002c16 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	4a9a      	ldr	r2, [pc, #616]	; (8002bd4 <HAL_GPIO_Init+0x2a0>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d05e      	beq.n	8002a2e <HAL_GPIO_Init+0xfa>
 8002970:	4a98      	ldr	r2, [pc, #608]	; (8002bd4 <HAL_GPIO_Init+0x2a0>)
 8002972:	4293      	cmp	r3, r2
 8002974:	d875      	bhi.n	8002a62 <HAL_GPIO_Init+0x12e>
 8002976:	4a98      	ldr	r2, [pc, #608]	; (8002bd8 <HAL_GPIO_Init+0x2a4>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d058      	beq.n	8002a2e <HAL_GPIO_Init+0xfa>
 800297c:	4a96      	ldr	r2, [pc, #600]	; (8002bd8 <HAL_GPIO_Init+0x2a4>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d86f      	bhi.n	8002a62 <HAL_GPIO_Init+0x12e>
 8002982:	4a96      	ldr	r2, [pc, #600]	; (8002bdc <HAL_GPIO_Init+0x2a8>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d052      	beq.n	8002a2e <HAL_GPIO_Init+0xfa>
 8002988:	4a94      	ldr	r2, [pc, #592]	; (8002bdc <HAL_GPIO_Init+0x2a8>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d869      	bhi.n	8002a62 <HAL_GPIO_Init+0x12e>
 800298e:	4a94      	ldr	r2, [pc, #592]	; (8002be0 <HAL_GPIO_Init+0x2ac>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d04c      	beq.n	8002a2e <HAL_GPIO_Init+0xfa>
 8002994:	4a92      	ldr	r2, [pc, #584]	; (8002be0 <HAL_GPIO_Init+0x2ac>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d863      	bhi.n	8002a62 <HAL_GPIO_Init+0x12e>
 800299a:	4a92      	ldr	r2, [pc, #584]	; (8002be4 <HAL_GPIO_Init+0x2b0>)
 800299c:	4293      	cmp	r3, r2
 800299e:	d046      	beq.n	8002a2e <HAL_GPIO_Init+0xfa>
 80029a0:	4a90      	ldr	r2, [pc, #576]	; (8002be4 <HAL_GPIO_Init+0x2b0>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d85d      	bhi.n	8002a62 <HAL_GPIO_Init+0x12e>
 80029a6:	2b12      	cmp	r3, #18
 80029a8:	d82a      	bhi.n	8002a00 <HAL_GPIO_Init+0xcc>
 80029aa:	2b12      	cmp	r3, #18
 80029ac:	d859      	bhi.n	8002a62 <HAL_GPIO_Init+0x12e>
 80029ae:	a201      	add	r2, pc, #4	; (adr r2, 80029b4 <HAL_GPIO_Init+0x80>)
 80029b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029b4:	08002a2f 	.word	0x08002a2f
 80029b8:	08002a09 	.word	0x08002a09
 80029bc:	08002a1b 	.word	0x08002a1b
 80029c0:	08002a5d 	.word	0x08002a5d
 80029c4:	08002a63 	.word	0x08002a63
 80029c8:	08002a63 	.word	0x08002a63
 80029cc:	08002a63 	.word	0x08002a63
 80029d0:	08002a63 	.word	0x08002a63
 80029d4:	08002a63 	.word	0x08002a63
 80029d8:	08002a63 	.word	0x08002a63
 80029dc:	08002a63 	.word	0x08002a63
 80029e0:	08002a63 	.word	0x08002a63
 80029e4:	08002a63 	.word	0x08002a63
 80029e8:	08002a63 	.word	0x08002a63
 80029ec:	08002a63 	.word	0x08002a63
 80029f0:	08002a63 	.word	0x08002a63
 80029f4:	08002a63 	.word	0x08002a63
 80029f8:	08002a11 	.word	0x08002a11
 80029fc:	08002a25 	.word	0x08002a25
 8002a00:	4a79      	ldr	r2, [pc, #484]	; (8002be8 <HAL_GPIO_Init+0x2b4>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d013      	beq.n	8002a2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002a06:	e02c      	b.n	8002a62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	623b      	str	r3, [r7, #32]
          break;
 8002a0e:	e029      	b.n	8002a64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	3304      	adds	r3, #4
 8002a16:	623b      	str	r3, [r7, #32]
          break;
 8002a18:	e024      	b.n	8002a64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	3308      	adds	r3, #8
 8002a20:	623b      	str	r3, [r7, #32]
          break;
 8002a22:	e01f      	b.n	8002a64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	68db      	ldr	r3, [r3, #12]
 8002a28:	330c      	adds	r3, #12
 8002a2a:	623b      	str	r3, [r7, #32]
          break;
 8002a2c:	e01a      	b.n	8002a64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d102      	bne.n	8002a3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002a36:	2304      	movs	r3, #4
 8002a38:	623b      	str	r3, [r7, #32]
          break;
 8002a3a:	e013      	b.n	8002a64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d105      	bne.n	8002a50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a44:	2308      	movs	r3, #8
 8002a46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	69fa      	ldr	r2, [r7, #28]
 8002a4c:	611a      	str	r2, [r3, #16]
          break;
 8002a4e:	e009      	b.n	8002a64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a50:	2308      	movs	r3, #8
 8002a52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	69fa      	ldr	r2, [r7, #28]
 8002a58:	615a      	str	r2, [r3, #20]
          break;
 8002a5a:	e003      	b.n	8002a64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	623b      	str	r3, [r7, #32]
          break;
 8002a60:	e000      	b.n	8002a64 <HAL_GPIO_Init+0x130>
          break;
 8002a62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002a64:	69bb      	ldr	r3, [r7, #24]
 8002a66:	2bff      	cmp	r3, #255	; 0xff
 8002a68:	d801      	bhi.n	8002a6e <HAL_GPIO_Init+0x13a>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	e001      	b.n	8002a72 <HAL_GPIO_Init+0x13e>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	3304      	adds	r3, #4
 8002a72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002a74:	69bb      	ldr	r3, [r7, #24]
 8002a76:	2bff      	cmp	r3, #255	; 0xff
 8002a78:	d802      	bhi.n	8002a80 <HAL_GPIO_Init+0x14c>
 8002a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	e002      	b.n	8002a86 <HAL_GPIO_Init+0x152>
 8002a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a82:	3b08      	subs	r3, #8
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	210f      	movs	r1, #15
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	fa01 f303 	lsl.w	r3, r1, r3
 8002a94:	43db      	mvns	r3, r3
 8002a96:	401a      	ands	r2, r3
 8002a98:	6a39      	ldr	r1, [r7, #32]
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	fa01 f303 	lsl.w	r3, r1, r3
 8002aa0:	431a      	orrs	r2, r3
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	f000 80b1 	beq.w	8002c16 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002ab4:	4b4d      	ldr	r3, [pc, #308]	; (8002bec <HAL_GPIO_Init+0x2b8>)
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	4a4c      	ldr	r2, [pc, #304]	; (8002bec <HAL_GPIO_Init+0x2b8>)
 8002aba:	f043 0301 	orr.w	r3, r3, #1
 8002abe:	6193      	str	r3, [r2, #24]
 8002ac0:	4b4a      	ldr	r3, [pc, #296]	; (8002bec <HAL_GPIO_Init+0x2b8>)
 8002ac2:	699b      	ldr	r3, [r3, #24]
 8002ac4:	f003 0301 	and.w	r3, r3, #1
 8002ac8:	60bb      	str	r3, [r7, #8]
 8002aca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002acc:	4a48      	ldr	r2, [pc, #288]	; (8002bf0 <HAL_GPIO_Init+0x2bc>)
 8002ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ad0:	089b      	lsrs	r3, r3, #2
 8002ad2:	3302      	adds	r3, #2
 8002ad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ad8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002adc:	f003 0303 	and.w	r3, r3, #3
 8002ae0:	009b      	lsls	r3, r3, #2
 8002ae2:	220f      	movs	r2, #15
 8002ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ae8:	43db      	mvns	r3, r3
 8002aea:	68fa      	ldr	r2, [r7, #12]
 8002aec:	4013      	ands	r3, r2
 8002aee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	4a40      	ldr	r2, [pc, #256]	; (8002bf4 <HAL_GPIO_Init+0x2c0>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d013      	beq.n	8002b20 <HAL_GPIO_Init+0x1ec>
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	4a3f      	ldr	r2, [pc, #252]	; (8002bf8 <HAL_GPIO_Init+0x2c4>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d00d      	beq.n	8002b1c <HAL_GPIO_Init+0x1e8>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	4a3e      	ldr	r2, [pc, #248]	; (8002bfc <HAL_GPIO_Init+0x2c8>)
 8002b04:	4293      	cmp	r3, r2
 8002b06:	d007      	beq.n	8002b18 <HAL_GPIO_Init+0x1e4>
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	4a3d      	ldr	r2, [pc, #244]	; (8002c00 <HAL_GPIO_Init+0x2cc>)
 8002b0c:	4293      	cmp	r3, r2
 8002b0e:	d101      	bne.n	8002b14 <HAL_GPIO_Init+0x1e0>
 8002b10:	2303      	movs	r3, #3
 8002b12:	e006      	b.n	8002b22 <HAL_GPIO_Init+0x1ee>
 8002b14:	2304      	movs	r3, #4
 8002b16:	e004      	b.n	8002b22 <HAL_GPIO_Init+0x1ee>
 8002b18:	2302      	movs	r3, #2
 8002b1a:	e002      	b.n	8002b22 <HAL_GPIO_Init+0x1ee>
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e000      	b.n	8002b22 <HAL_GPIO_Init+0x1ee>
 8002b20:	2300      	movs	r3, #0
 8002b22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002b24:	f002 0203 	and.w	r2, r2, #3
 8002b28:	0092      	lsls	r2, r2, #2
 8002b2a:	4093      	lsls	r3, r2
 8002b2c:	68fa      	ldr	r2, [r7, #12]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002b32:	492f      	ldr	r1, [pc, #188]	; (8002bf0 <HAL_GPIO_Init+0x2bc>)
 8002b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b36:	089b      	lsrs	r3, r3, #2
 8002b38:	3302      	adds	r3, #2
 8002b3a:	68fa      	ldr	r2, [r7, #12]
 8002b3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d006      	beq.n	8002b5a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b4c:	4b2d      	ldr	r3, [pc, #180]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b4e:	681a      	ldr	r2, [r3, #0]
 8002b50:	492c      	ldr	r1, [pc, #176]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	600b      	str	r3, [r1, #0]
 8002b58:	e006      	b.n	8002b68 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b5a:	4b2a      	ldr	r3, [pc, #168]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	69bb      	ldr	r3, [r7, #24]
 8002b60:	43db      	mvns	r3, r3
 8002b62:	4928      	ldr	r1, [pc, #160]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b64:	4013      	ands	r3, r2
 8002b66:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d006      	beq.n	8002b82 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002b74:	4b23      	ldr	r3, [pc, #140]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b76:	685a      	ldr	r2, [r3, #4]
 8002b78:	4922      	ldr	r1, [pc, #136]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b7a:	69bb      	ldr	r3, [r7, #24]
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	604b      	str	r3, [r1, #4]
 8002b80:	e006      	b.n	8002b90 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b82:	4b20      	ldr	r3, [pc, #128]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b84:	685a      	ldr	r2, [r3, #4]
 8002b86:	69bb      	ldr	r3, [r7, #24]
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	491e      	ldr	r1, [pc, #120]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d006      	beq.n	8002baa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002b9c:	4b19      	ldr	r3, [pc, #100]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	4918      	ldr	r1, [pc, #96]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002ba2:	69bb      	ldr	r3, [r7, #24]
 8002ba4:	4313      	orrs	r3, r2
 8002ba6:	608b      	str	r3, [r1, #8]
 8002ba8:	e006      	b.n	8002bb8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002baa:	4b16      	ldr	r3, [pc, #88]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002bac:	689a      	ldr	r2, [r3, #8]
 8002bae:	69bb      	ldr	r3, [r7, #24]
 8002bb0:	43db      	mvns	r3, r3
 8002bb2:	4914      	ldr	r1, [pc, #80]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d021      	beq.n	8002c08 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002bc4:	4b0f      	ldr	r3, [pc, #60]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002bc6:	68da      	ldr	r2, [r3, #12]
 8002bc8:	490e      	ldr	r1, [pc, #56]	; (8002c04 <HAL_GPIO_Init+0x2d0>)
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	4313      	orrs	r3, r2
 8002bce:	60cb      	str	r3, [r1, #12]
 8002bd0:	e021      	b.n	8002c16 <HAL_GPIO_Init+0x2e2>
 8002bd2:	bf00      	nop
 8002bd4:	10320000 	.word	0x10320000
 8002bd8:	10310000 	.word	0x10310000
 8002bdc:	10220000 	.word	0x10220000
 8002be0:	10210000 	.word	0x10210000
 8002be4:	10120000 	.word	0x10120000
 8002be8:	10110000 	.word	0x10110000
 8002bec:	40021000 	.word	0x40021000
 8002bf0:	40010000 	.word	0x40010000
 8002bf4:	40010800 	.word	0x40010800
 8002bf8:	40010c00 	.word	0x40010c00
 8002bfc:	40011000 	.word	0x40011000
 8002c00:	40011400 	.word	0x40011400
 8002c04:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c08:	4b0b      	ldr	r3, [pc, #44]	; (8002c38 <HAL_GPIO_Init+0x304>)
 8002c0a:	68da      	ldr	r2, [r3, #12]
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	43db      	mvns	r3, r3
 8002c10:	4909      	ldr	r1, [pc, #36]	; (8002c38 <HAL_GPIO_Init+0x304>)
 8002c12:	4013      	ands	r3, r2
 8002c14:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c18:	3301      	adds	r3, #1
 8002c1a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c22:	fa22 f303 	lsr.w	r3, r2, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	f47f ae8e 	bne.w	8002948 <HAL_GPIO_Init+0x14>
  }
}
 8002c2c:	bf00      	nop
 8002c2e:	bf00      	nop
 8002c30:	372c      	adds	r7, #44	; 0x2c
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bc80      	pop	{r7}
 8002c36:	4770      	bx	lr
 8002c38:	40010400 	.word	0x40010400

08002c3c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b085      	sub	sp, #20
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	460b      	mov	r3, r1
 8002c46:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	689a      	ldr	r2, [r3, #8]
 8002c4c:	887b      	ldrh	r3, [r7, #2]
 8002c4e:	4013      	ands	r3, r2
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d002      	beq.n	8002c5a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002c54:	2301      	movs	r3, #1
 8002c56:	73fb      	strb	r3, [r7, #15]
 8002c58:	e001      	b.n	8002c5e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3714      	adds	r7, #20
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr

08002c6a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
 8002c72:	460b      	mov	r3, r1
 8002c74:	807b      	strh	r3, [r7, #2]
 8002c76:	4613      	mov	r3, r2
 8002c78:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c7a:	787b      	ldrb	r3, [r7, #1]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d003      	beq.n	8002c88 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c80:	887a      	ldrh	r2, [r7, #2]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002c86:	e003      	b.n	8002c90 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002c88:	887b      	ldrh	r3, [r7, #2]
 8002c8a:	041a      	lsls	r2, r3, #16
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	611a      	str	r2, [r3, #16]
}
 8002c90:	bf00      	nop
 8002c92:	370c      	adds	r7, #12
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bc80      	pop	{r7}
 8002c98:	4770      	bx	lr

08002c9a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002c9a:	b480      	push	{r7}
 8002c9c:	b085      	sub	sp, #20
 8002c9e:	af00      	add	r7, sp, #0
 8002ca0:	6078      	str	r0, [r7, #4]
 8002ca2:	460b      	mov	r3, r1
 8002ca4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002cac:	887a      	ldrh	r2, [r7, #2]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	4013      	ands	r3, r2
 8002cb2:	041a      	lsls	r2, r3, #16
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	43d9      	mvns	r1, r3
 8002cb8:	887b      	ldrh	r3, [r7, #2]
 8002cba:	400b      	ands	r3, r1
 8002cbc:	431a      	orrs	r2, r3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	611a      	str	r2, [r3, #16]
}
 8002cc2:	bf00      	nop
 8002cc4:	3714      	adds	r7, #20
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bc80      	pop	{r7}
 8002cca:	4770      	bx	lr

08002ccc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002cd6:	4b08      	ldr	r3, [pc, #32]	; (8002cf8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002cd8:	695a      	ldr	r2, [r3, #20]
 8002cda:	88fb      	ldrh	r3, [r7, #6]
 8002cdc:	4013      	ands	r3, r2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d006      	beq.n	8002cf0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ce2:	4a05      	ldr	r2, [pc, #20]	; (8002cf8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ce4:	88fb      	ldrh	r3, [r7, #6]
 8002ce6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ce8:	88fb      	ldrh	r3, [r7, #6]
 8002cea:	4618      	mov	r0, r3
 8002cec:	f7fe fd44 	bl	8001778 <HAL_GPIO_EXTI_Callback>
  }
}
 8002cf0:	bf00      	nop
 8002cf2:	3708      	adds	r7, #8
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	40010400 	.word	0x40010400

08002cfc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d101      	bne.n	8002d0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e12b      	b.n	8002f66 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d106      	bne.n	8002d28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d22:	6878      	ldr	r0, [r7, #4]
 8002d24:	f7ff fa6a 	bl	80021fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2224      	movs	r2, #36	; 0x24
 8002d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f022 0201 	bic.w	r2, r2, #1
 8002d3e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	681a      	ldr	r2, [r3, #0]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002d4e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002d5e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d60:	f001 fd20 	bl	80047a4 <HAL_RCC_GetPCLK1Freq>
 8002d64:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	4a81      	ldr	r2, [pc, #516]	; (8002f70 <HAL_I2C_Init+0x274>)
 8002d6c:	4293      	cmp	r3, r2
 8002d6e:	d807      	bhi.n	8002d80 <HAL_I2C_Init+0x84>
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	4a80      	ldr	r2, [pc, #512]	; (8002f74 <HAL_I2C_Init+0x278>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	bf94      	ite	ls
 8002d78:	2301      	movls	r3, #1
 8002d7a:	2300      	movhi	r3, #0
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	e006      	b.n	8002d8e <HAL_I2C_Init+0x92>
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	4a7d      	ldr	r2, [pc, #500]	; (8002f78 <HAL_I2C_Init+0x27c>)
 8002d84:	4293      	cmp	r3, r2
 8002d86:	bf94      	ite	ls
 8002d88:	2301      	movls	r3, #1
 8002d8a:	2300      	movhi	r3, #0
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d001      	beq.n	8002d96 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d92:	2301      	movs	r3, #1
 8002d94:	e0e7      	b.n	8002f66 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	4a78      	ldr	r2, [pc, #480]	; (8002f7c <HAL_I2C_Init+0x280>)
 8002d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d9e:	0c9b      	lsrs	r3, r3, #18
 8002da0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	68ba      	ldr	r2, [r7, #8]
 8002db2:	430a      	orrs	r2, r1
 8002db4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	6a1b      	ldr	r3, [r3, #32]
 8002dbc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	4a6a      	ldr	r2, [pc, #424]	; (8002f70 <HAL_I2C_Init+0x274>)
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d802      	bhi.n	8002dd0 <HAL_I2C_Init+0xd4>
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	3301      	adds	r3, #1
 8002dce:	e009      	b.n	8002de4 <HAL_I2C_Init+0xe8>
 8002dd0:	68bb      	ldr	r3, [r7, #8]
 8002dd2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002dd6:	fb02 f303 	mul.w	r3, r2, r3
 8002dda:	4a69      	ldr	r2, [pc, #420]	; (8002f80 <HAL_I2C_Init+0x284>)
 8002ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8002de0:	099b      	lsrs	r3, r3, #6
 8002de2:	3301      	adds	r3, #1
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	6812      	ldr	r2, [r2, #0]
 8002de8:	430b      	orrs	r3, r1
 8002dea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	69db      	ldr	r3, [r3, #28]
 8002df2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002df6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	495c      	ldr	r1, [pc, #368]	; (8002f70 <HAL_I2C_Init+0x274>)
 8002e00:	428b      	cmp	r3, r1
 8002e02:	d819      	bhi.n	8002e38 <HAL_I2C_Init+0x13c>
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	1e59      	subs	r1, r3, #1
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	005b      	lsls	r3, r3, #1
 8002e0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e12:	1c59      	adds	r1, r3, #1
 8002e14:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002e18:	400b      	ands	r3, r1
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d00a      	beq.n	8002e34 <HAL_I2C_Init+0x138>
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	1e59      	subs	r1, r3, #1
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e32:	e051      	b.n	8002ed8 <HAL_I2C_Init+0x1dc>
 8002e34:	2304      	movs	r3, #4
 8002e36:	e04f      	b.n	8002ed8 <HAL_I2C_Init+0x1dc>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d111      	bne.n	8002e64 <HAL_I2C_Init+0x168>
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	1e58      	subs	r0, r3, #1
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6859      	ldr	r1, [r3, #4]
 8002e48:	460b      	mov	r3, r1
 8002e4a:	005b      	lsls	r3, r3, #1
 8002e4c:	440b      	add	r3, r1
 8002e4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e52:	3301      	adds	r3, #1
 8002e54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	bf0c      	ite	eq
 8002e5c:	2301      	moveq	r3, #1
 8002e5e:	2300      	movne	r3, #0
 8002e60:	b2db      	uxtb	r3, r3
 8002e62:	e012      	b.n	8002e8a <HAL_I2C_Init+0x18e>
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	1e58      	subs	r0, r3, #1
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	6859      	ldr	r1, [r3, #4]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	440b      	add	r3, r1
 8002e72:	0099      	lsls	r1, r3, #2
 8002e74:	440b      	add	r3, r1
 8002e76:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	bf0c      	ite	eq
 8002e84:	2301      	moveq	r3, #1
 8002e86:	2300      	movne	r3, #0
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <HAL_I2C_Init+0x196>
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e022      	b.n	8002ed8 <HAL_I2C_Init+0x1dc>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d10e      	bne.n	8002eb8 <HAL_I2C_Init+0x1bc>
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	1e58      	subs	r0, r3, #1
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6859      	ldr	r1, [r3, #4]
 8002ea2:	460b      	mov	r3, r1
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	440b      	add	r3, r1
 8002ea8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eac:	3301      	adds	r3, #1
 8002eae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002eb6:	e00f      	b.n	8002ed8 <HAL_I2C_Init+0x1dc>
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	1e58      	subs	r0, r3, #1
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6859      	ldr	r1, [r3, #4]
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	009b      	lsls	r3, r3, #2
 8002ec4:	440b      	add	r3, r1
 8002ec6:	0099      	lsls	r1, r3, #2
 8002ec8:	440b      	add	r3, r1
 8002eca:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ece:	3301      	adds	r3, #1
 8002ed0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ed4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002ed8:	6879      	ldr	r1, [r7, #4]
 8002eda:	6809      	ldr	r1, [r1, #0]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	69da      	ldr	r2, [r3, #28]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6a1b      	ldr	r3, [r3, #32]
 8002ef2:	431a      	orrs	r2, r3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	430a      	orrs	r2, r1
 8002efa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f06:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f0a:	687a      	ldr	r2, [r7, #4]
 8002f0c:	6911      	ldr	r1, [r2, #16]
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	68d2      	ldr	r2, [r2, #12]
 8002f12:	4311      	orrs	r1, r2
 8002f14:	687a      	ldr	r2, [r7, #4]
 8002f16:	6812      	ldr	r2, [r2, #0]
 8002f18:	430b      	orrs	r3, r1
 8002f1a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	68db      	ldr	r3, [r3, #12]
 8002f22:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	695a      	ldr	r2, [r3, #20]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	699b      	ldr	r3, [r3, #24]
 8002f2e:	431a      	orrs	r2, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	430a      	orrs	r2, r1
 8002f36:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f042 0201 	orr.w	r2, r2, #1
 8002f46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2220      	movs	r2, #32
 8002f52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f64:	2300      	movs	r3, #0
}
 8002f66:	4618      	mov	r0, r3
 8002f68:	3710      	adds	r7, #16
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	bf00      	nop
 8002f70:	000186a0 	.word	0x000186a0
 8002f74:	001e847f 	.word	0x001e847f
 8002f78:	003d08ff 	.word	0x003d08ff
 8002f7c:	431bde83 	.word	0x431bde83
 8002f80:	10624dd3 	.word	0x10624dd3

08002f84 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f84:	b580      	push	{r7, lr}
 8002f86:	b088      	sub	sp, #32
 8002f88:	af02      	add	r7, sp, #8
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	607a      	str	r2, [r7, #4]
 8002f8e:	461a      	mov	r2, r3
 8002f90:	460b      	mov	r3, r1
 8002f92:	817b      	strh	r3, [r7, #10]
 8002f94:	4613      	mov	r3, r2
 8002f96:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f98:	f7ff fb90 	bl	80026bc <HAL_GetTick>
 8002f9c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	2b20      	cmp	r3, #32
 8002fa8:	f040 80e0 	bne.w	800316c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	9300      	str	r3, [sp, #0]
 8002fb0:	2319      	movs	r3, #25
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	4970      	ldr	r1, [pc, #448]	; (8003178 <HAL_I2C_Master_Transmit+0x1f4>)
 8002fb6:	68f8      	ldr	r0, [r7, #12]
 8002fb8:	f000 fe44 	bl	8003c44 <I2C_WaitOnFlagUntilTimeout>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002fc2:	2302      	movs	r3, #2
 8002fc4:	e0d3      	b.n	800316e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d101      	bne.n	8002fd4 <HAL_I2C_Master_Transmit+0x50>
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	e0cc      	b.n	800316e <HAL_I2C_Master_Transmit+0x1ea>
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0301 	and.w	r3, r3, #1
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d007      	beq.n	8002ffa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	681a      	ldr	r2, [r3, #0]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f042 0201 	orr.w	r2, r2, #1
 8002ff8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003008:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	2221      	movs	r2, #33	; 0x21
 800300e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	2210      	movs	r2, #16
 8003016:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2200      	movs	r2, #0
 800301e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	893a      	ldrh	r2, [r7, #8]
 800302a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003030:	b29a      	uxth	r2, r3
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	4a50      	ldr	r2, [pc, #320]	; (800317c <HAL_I2C_Master_Transmit+0x1f8>)
 800303a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800303c:	8979      	ldrh	r1, [r7, #10]
 800303e:	697b      	ldr	r3, [r7, #20]
 8003040:	6a3a      	ldr	r2, [r7, #32]
 8003042:	68f8      	ldr	r0, [r7, #12]
 8003044:	f000 fbfe 	bl	8003844 <I2C_MasterRequestWrite>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e08d      	b.n	800316e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003052:	2300      	movs	r3, #0
 8003054:	613b      	str	r3, [r7, #16]
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	695b      	ldr	r3, [r3, #20]
 800305c:	613b      	str	r3, [r7, #16]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	699b      	ldr	r3, [r3, #24]
 8003064:	613b      	str	r3, [r7, #16]
 8003066:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003068:	e066      	b.n	8003138 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800306a:	697a      	ldr	r2, [r7, #20]
 800306c:	6a39      	ldr	r1, [r7, #32]
 800306e:	68f8      	ldr	r0, [r7, #12]
 8003070:	f000 febe 	bl	8003df0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d00d      	beq.n	8003096 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307e:	2b04      	cmp	r3, #4
 8003080:	d107      	bne.n	8003092 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003090:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003092:	2301      	movs	r3, #1
 8003094:	e06b      	b.n	800316e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309a:	781a      	ldrb	r2, [r3, #0]
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030a6:	1c5a      	adds	r2, r3, #1
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030b0:	b29b      	uxth	r3, r3
 80030b2:	3b01      	subs	r3, #1
 80030b4:	b29a      	uxth	r2, r3
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030be:	3b01      	subs	r3, #1
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	695b      	ldr	r3, [r3, #20]
 80030cc:	f003 0304 	and.w	r3, r3, #4
 80030d0:	2b04      	cmp	r3, #4
 80030d2:	d11b      	bne.n	800310c <HAL_I2C_Master_Transmit+0x188>
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d017      	beq.n	800310c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e0:	781a      	ldrb	r2, [r3, #0]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ec:	1c5a      	adds	r2, r3, #1
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	3b01      	subs	r3, #1
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003104:	3b01      	subs	r3, #1
 8003106:	b29a      	uxth	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800310c:	697a      	ldr	r2, [r7, #20]
 800310e:	6a39      	ldr	r1, [r7, #32]
 8003110:	68f8      	ldr	r0, [r7, #12]
 8003112:	f000 feae 	bl	8003e72 <I2C_WaitOnBTFFlagUntilTimeout>
 8003116:	4603      	mov	r3, r0
 8003118:	2b00      	cmp	r3, #0
 800311a:	d00d      	beq.n	8003138 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003120:	2b04      	cmp	r3, #4
 8003122:	d107      	bne.n	8003134 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681a      	ldr	r2, [r3, #0]
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003132:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e01a      	b.n	800316e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800313c:	2b00      	cmp	r3, #0
 800313e:	d194      	bne.n	800306a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800314e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	2220      	movs	r2, #32
 8003154:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2200      	movs	r2, #0
 8003164:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003168:	2300      	movs	r3, #0
 800316a:	e000      	b.n	800316e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800316c:	2302      	movs	r3, #2
  }
}
 800316e:	4618      	mov	r0, r3
 8003170:	3718      	adds	r7, #24
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	00100002 	.word	0x00100002
 800317c:	ffff0000 	.word	0xffff0000

08003180 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003180:	b580      	push	{r7, lr}
 8003182:	b088      	sub	sp, #32
 8003184:	af02      	add	r7, sp, #8
 8003186:	60f8      	str	r0, [r7, #12]
 8003188:	4608      	mov	r0, r1
 800318a:	4611      	mov	r1, r2
 800318c:	461a      	mov	r2, r3
 800318e:	4603      	mov	r3, r0
 8003190:	817b      	strh	r3, [r7, #10]
 8003192:	460b      	mov	r3, r1
 8003194:	813b      	strh	r3, [r7, #8]
 8003196:	4613      	mov	r3, r2
 8003198:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800319a:	f7ff fa8f 	bl	80026bc <HAL_GetTick>
 800319e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031a6:	b2db      	uxtb	r3, r3
 80031a8:	2b20      	cmp	r3, #32
 80031aa:	f040 80d9 	bne.w	8003360 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80031ae:	697b      	ldr	r3, [r7, #20]
 80031b0:	9300      	str	r3, [sp, #0]
 80031b2:	2319      	movs	r3, #25
 80031b4:	2201      	movs	r2, #1
 80031b6:	496d      	ldr	r1, [pc, #436]	; (800336c <HAL_I2C_Mem_Write+0x1ec>)
 80031b8:	68f8      	ldr	r0, [r7, #12]
 80031ba:	f000 fd43 	bl	8003c44 <I2C_WaitOnFlagUntilTimeout>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80031c4:	2302      	movs	r3, #2
 80031c6:	e0cc      	b.n	8003362 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d101      	bne.n	80031d6 <HAL_I2C_Mem_Write+0x56>
 80031d2:	2302      	movs	r3, #2
 80031d4:	e0c5      	b.n	8003362 <HAL_I2C_Mem_Write+0x1e2>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2201      	movs	r2, #1
 80031da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f003 0301 	and.w	r3, r3, #1
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d007      	beq.n	80031fc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f042 0201 	orr.w	r2, r2, #1
 80031fa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800320a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2221      	movs	r2, #33	; 0x21
 8003210:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	2240      	movs	r2, #64	; 0x40
 8003218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2200      	movs	r2, #0
 8003220:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6a3a      	ldr	r2, [r7, #32]
 8003226:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800322c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003232:	b29a      	uxth	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	4a4d      	ldr	r2, [pc, #308]	; (8003370 <HAL_I2C_Mem_Write+0x1f0>)
 800323c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800323e:	88f8      	ldrh	r0, [r7, #6]
 8003240:	893a      	ldrh	r2, [r7, #8]
 8003242:	8979      	ldrh	r1, [r7, #10]
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	9301      	str	r3, [sp, #4]
 8003248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800324a:	9300      	str	r3, [sp, #0]
 800324c:	4603      	mov	r3, r0
 800324e:	68f8      	ldr	r0, [r7, #12]
 8003250:	f000 fb7a 	bl	8003948 <I2C_RequestMemoryWrite>
 8003254:	4603      	mov	r3, r0
 8003256:	2b00      	cmp	r3, #0
 8003258:	d052      	beq.n	8003300 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e081      	b.n	8003362 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800325e:	697a      	ldr	r2, [r7, #20]
 8003260:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003262:	68f8      	ldr	r0, [r7, #12]
 8003264:	f000 fdc4 	bl	8003df0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003268:	4603      	mov	r3, r0
 800326a:	2b00      	cmp	r3, #0
 800326c:	d00d      	beq.n	800328a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003272:	2b04      	cmp	r3, #4
 8003274:	d107      	bne.n	8003286 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003284:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e06b      	b.n	8003362 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800328e:	781a      	ldrb	r2, [r3, #0]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800329a:	1c5a      	adds	r2, r3, #1
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032a4:	3b01      	subs	r3, #1
 80032a6:	b29a      	uxth	r2, r3
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	3b01      	subs	r3, #1
 80032b4:	b29a      	uxth	r2, r3
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	695b      	ldr	r3, [r3, #20]
 80032c0:	f003 0304 	and.w	r3, r3, #4
 80032c4:	2b04      	cmp	r3, #4
 80032c6:	d11b      	bne.n	8003300 <HAL_I2C_Mem_Write+0x180>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d017      	beq.n	8003300 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032d4:	781a      	ldrb	r2, [r3, #0]
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e0:	1c5a      	adds	r2, r3, #1
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ea:	3b01      	subs	r3, #1
 80032ec:	b29a      	uxth	r2, r3
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032f6:	b29b      	uxth	r3, r3
 80032f8:	3b01      	subs	r3, #1
 80032fa:	b29a      	uxth	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003304:	2b00      	cmp	r3, #0
 8003306:	d1aa      	bne.n	800325e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003308:	697a      	ldr	r2, [r7, #20]
 800330a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800330c:	68f8      	ldr	r0, [r7, #12]
 800330e:	f000 fdb0 	bl	8003e72 <I2C_WaitOnBTFFlagUntilTimeout>
 8003312:	4603      	mov	r3, r0
 8003314:	2b00      	cmp	r3, #0
 8003316:	d00d      	beq.n	8003334 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331c:	2b04      	cmp	r3, #4
 800331e:	d107      	bne.n	8003330 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800332e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e016      	b.n	8003362 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681a      	ldr	r2, [r3, #0]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003342:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	2220      	movs	r2, #32
 8003348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	2200      	movs	r2, #0
 8003350:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	2200      	movs	r2, #0
 8003358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800335c:	2300      	movs	r3, #0
 800335e:	e000      	b.n	8003362 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003360:	2302      	movs	r3, #2
  }
}
 8003362:	4618      	mov	r0, r3
 8003364:	3718      	adds	r7, #24
 8003366:	46bd      	mov	sp, r7
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	00100002 	.word	0x00100002
 8003370:	ffff0000 	.word	0xffff0000

08003374 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b08c      	sub	sp, #48	; 0x30
 8003378:	af02      	add	r7, sp, #8
 800337a:	60f8      	str	r0, [r7, #12]
 800337c:	4608      	mov	r0, r1
 800337e:	4611      	mov	r1, r2
 8003380:	461a      	mov	r2, r3
 8003382:	4603      	mov	r3, r0
 8003384:	817b      	strh	r3, [r7, #10]
 8003386:	460b      	mov	r3, r1
 8003388:	813b      	strh	r3, [r7, #8]
 800338a:	4613      	mov	r3, r2
 800338c:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800338e:	2300      	movs	r3, #0
 8003390:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003392:	f7ff f993 	bl	80026bc <HAL_GetTick>
 8003396:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	2b20      	cmp	r3, #32
 80033a2:	f040 8244 	bne.w	800382e <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80033a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a8:	9300      	str	r3, [sp, #0]
 80033aa:	2319      	movs	r3, #25
 80033ac:	2201      	movs	r2, #1
 80033ae:	4982      	ldr	r1, [pc, #520]	; (80035b8 <HAL_I2C_Mem_Read+0x244>)
 80033b0:	68f8      	ldr	r0, [r7, #12]
 80033b2:	f000 fc47 	bl	8003c44 <I2C_WaitOnFlagUntilTimeout>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80033bc:	2302      	movs	r3, #2
 80033be:	e237      	b.n	8003830 <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80033c6:	2b01      	cmp	r3, #1
 80033c8:	d101      	bne.n	80033ce <HAL_I2C_Mem_Read+0x5a>
 80033ca:	2302      	movs	r3, #2
 80033cc:	e230      	b.n	8003830 <HAL_I2C_Mem_Read+0x4bc>
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2201      	movs	r2, #1
 80033d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 0301 	and.w	r3, r3, #1
 80033e0:	2b01      	cmp	r3, #1
 80033e2:	d007      	beq.n	80033f4 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f042 0201 	orr.w	r2, r2, #1
 80033f2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681a      	ldr	r2, [r3, #0]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003402:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2222      	movs	r2, #34	; 0x22
 8003408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2240      	movs	r2, #64	; 0x40
 8003410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	2200      	movs	r2, #0
 8003418:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800341e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003424:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800342a:	b29a      	uxth	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	4a62      	ldr	r2, [pc, #392]	; (80035bc <HAL_I2C_Mem_Read+0x248>)
 8003434:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003436:	88f8      	ldrh	r0, [r7, #6]
 8003438:	893a      	ldrh	r2, [r7, #8]
 800343a:	8979      	ldrh	r1, [r7, #10]
 800343c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343e:	9301      	str	r3, [sp, #4]
 8003440:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003442:	9300      	str	r3, [sp, #0]
 8003444:	4603      	mov	r3, r0
 8003446:	68f8      	ldr	r0, [r7, #12]
 8003448:	f000 fb14 	bl	8003a74 <I2C_RequestMemoryRead>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d001      	beq.n	8003456 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e1ec      	b.n	8003830 <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800345a:	2b00      	cmp	r3, #0
 800345c:	d113      	bne.n	8003486 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800345e:	2300      	movs	r3, #0
 8003460:	61fb      	str	r3, [r7, #28]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	695b      	ldr	r3, [r3, #20]
 8003468:	61fb      	str	r3, [r7, #28]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	699b      	ldr	r3, [r3, #24]
 8003470:	61fb      	str	r3, [r7, #28]
 8003472:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003482:	601a      	str	r2, [r3, #0]
 8003484:	e1c0      	b.n	8003808 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800348a:	2b01      	cmp	r3, #1
 800348c:	d11e      	bne.n	80034cc <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	681a      	ldr	r2, [r3, #0]
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800349c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800349e:	b672      	cpsid	i
}
 80034a0:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034a2:	2300      	movs	r3, #0
 80034a4:	61bb      	str	r3, [r7, #24]
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	61bb      	str	r3, [r7, #24]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	699b      	ldr	r3, [r3, #24]
 80034b4:	61bb      	str	r3, [r7, #24]
 80034b6:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034c6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80034c8:	b662      	cpsie	i
}
 80034ca:	e035      	b.n	8003538 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d11e      	bne.n	8003512 <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681a      	ldr	r2, [r3, #0]
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80034e2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80034e4:	b672      	cpsid	i
}
 80034e6:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034e8:	2300      	movs	r3, #0
 80034ea:	617b      	str	r3, [r7, #20]
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	695b      	ldr	r3, [r3, #20]
 80034f2:	617b      	str	r3, [r7, #20]
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	699b      	ldr	r3, [r3, #24]
 80034fa:	617b      	str	r3, [r7, #20]
 80034fc:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800350c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800350e:	b662      	cpsie	i
}
 8003510:	e012      	b.n	8003538 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	681a      	ldr	r2, [r3, #0]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003520:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003522:	2300      	movs	r3, #0
 8003524:	613b      	str	r3, [r7, #16]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	695b      	ldr	r3, [r3, #20]
 800352c:	613b      	str	r3, [r7, #16]
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	699b      	ldr	r3, [r3, #24]
 8003534:	613b      	str	r3, [r7, #16]
 8003536:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003538:	e166      	b.n	8003808 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800353e:	2b03      	cmp	r3, #3
 8003540:	f200 811f 	bhi.w	8003782 <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003548:	2b01      	cmp	r3, #1
 800354a:	d123      	bne.n	8003594 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800354c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800354e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003550:	68f8      	ldr	r0, [r7, #12]
 8003552:	f000 fccf 	bl	8003ef4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d001      	beq.n	8003560 <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e167      	b.n	8003830 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	691a      	ldr	r2, [r3, #16]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800356a:	b2d2      	uxtb	r2, r2
 800356c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003572:	1c5a      	adds	r2, r3, #1
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800357c:	3b01      	subs	r3, #1
 800357e:	b29a      	uxth	r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003588:	b29b      	uxth	r3, r3
 800358a:	3b01      	subs	r3, #1
 800358c:	b29a      	uxth	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003592:	e139      	b.n	8003808 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003598:	2b02      	cmp	r3, #2
 800359a:	d152      	bne.n	8003642 <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800359c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800359e:	9300      	str	r3, [sp, #0]
 80035a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035a2:	2200      	movs	r2, #0
 80035a4:	4906      	ldr	r1, [pc, #24]	; (80035c0 <HAL_I2C_Mem_Read+0x24c>)
 80035a6:	68f8      	ldr	r0, [r7, #12]
 80035a8:	f000 fb4c 	bl	8003c44 <I2C_WaitOnFlagUntilTimeout>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d008      	beq.n	80035c4 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80035b2:	2301      	movs	r3, #1
 80035b4:	e13c      	b.n	8003830 <HAL_I2C_Mem_Read+0x4bc>
 80035b6:	bf00      	nop
 80035b8:	00100002 	.word	0x00100002
 80035bc:	ffff0000 	.word	0xffff0000
 80035c0:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80035c4:	b672      	cpsid	i
}
 80035c6:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	691a      	ldr	r2, [r3, #16]
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035e2:	b2d2      	uxtb	r2, r2
 80035e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035ea:	1c5a      	adds	r2, r3, #1
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035f4:	3b01      	subs	r3, #1
 80035f6:	b29a      	uxth	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003600:	b29b      	uxth	r3, r3
 8003602:	3b01      	subs	r3, #1
 8003604:	b29a      	uxth	r2, r3
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800360a:	b662      	cpsie	i
}
 800360c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	691a      	ldr	r2, [r3, #16]
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003618:	b2d2      	uxtb	r2, r2
 800361a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003620:	1c5a      	adds	r2, r3, #1
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800362a:	3b01      	subs	r3, #1
 800362c:	b29a      	uxth	r2, r3
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003636:	b29b      	uxth	r3, r3
 8003638:	3b01      	subs	r3, #1
 800363a:	b29a      	uxth	r2, r3
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003640:	e0e2      	b.n	8003808 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003644:	9300      	str	r3, [sp, #0]
 8003646:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003648:	2200      	movs	r2, #0
 800364a:	497b      	ldr	r1, [pc, #492]	; (8003838 <HAL_I2C_Mem_Read+0x4c4>)
 800364c:	68f8      	ldr	r0, [r7, #12]
 800364e:	f000 faf9 	bl	8003c44 <I2C_WaitOnFlagUntilTimeout>
 8003652:	4603      	mov	r3, r0
 8003654:	2b00      	cmp	r3, #0
 8003656:	d001      	beq.n	800365c <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e0e9      	b.n	8003830 <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	681a      	ldr	r2, [r3, #0]
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800366a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800366c:	b672      	cpsid	i
}
 800366e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	691a      	ldr	r2, [r3, #16]
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367a:	b2d2      	uxtb	r2, r2
 800367c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003682:	1c5a      	adds	r2, r3, #1
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800368c:	3b01      	subs	r3, #1
 800368e:	b29a      	uxth	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003698:	b29b      	uxth	r3, r3
 800369a:	3b01      	subs	r3, #1
 800369c:	b29a      	uxth	r2, r3
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80036a2:	4b66      	ldr	r3, [pc, #408]	; (800383c <HAL_I2C_Mem_Read+0x4c8>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	08db      	lsrs	r3, r3, #3
 80036a8:	4a65      	ldr	r2, [pc, #404]	; (8003840 <HAL_I2C_Mem_Read+0x4cc>)
 80036aa:	fba2 2303 	umull	r2, r3, r2, r3
 80036ae:	0a1a      	lsrs	r2, r3, #8
 80036b0:	4613      	mov	r3, r2
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	4413      	add	r3, r2
 80036b6:	00da      	lsls	r2, r3, #3
 80036b8:	1ad3      	subs	r3, r2, r3
 80036ba:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80036bc:	6a3b      	ldr	r3, [r7, #32]
 80036be:	3b01      	subs	r3, #1
 80036c0:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80036c2:	6a3b      	ldr	r3, [r7, #32]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d118      	bne.n	80036fa <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2220      	movs	r2, #32
 80036d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e2:	f043 0220 	orr.w	r2, r3, #32
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80036ea:	b662      	cpsie	i
}
 80036ec:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80036f6:	2301      	movs	r3, #1
 80036f8:	e09a      	b.n	8003830 <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	695b      	ldr	r3, [r3, #20]
 8003700:	f003 0304 	and.w	r3, r3, #4
 8003704:	2b04      	cmp	r3, #4
 8003706:	d1d9      	bne.n	80036bc <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003716:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	691a      	ldr	r2, [r3, #16]
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003722:	b2d2      	uxtb	r2, r2
 8003724:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800372a:	1c5a      	adds	r2, r3, #1
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003734:	3b01      	subs	r3, #1
 8003736:	b29a      	uxth	r2, r3
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003740:	b29b      	uxth	r3, r3
 8003742:	3b01      	subs	r3, #1
 8003744:	b29a      	uxth	r2, r3
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800374a:	b662      	cpsie	i
}
 800374c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	691a      	ldr	r2, [r3, #16]
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003758:	b2d2      	uxtb	r2, r2
 800375a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003760:	1c5a      	adds	r2, r3, #1
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800376a:	3b01      	subs	r3, #1
 800376c:	b29a      	uxth	r2, r3
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003776:	b29b      	uxth	r3, r3
 8003778:	3b01      	subs	r3, #1
 800377a:	b29a      	uxth	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003780:	e042      	b.n	8003808 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003782:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003784:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	f000 fbb4 	bl	8003ef4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e04c      	b.n	8003830 <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	691a      	ldr	r2, [r3, #16]
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a0:	b2d2      	uxtb	r2, r2
 80037a2:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a8:	1c5a      	adds	r2, r3, #1
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037b2:	3b01      	subs	r3, #1
 80037b4:	b29a      	uxth	r2, r3
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037be:	b29b      	uxth	r3, r3
 80037c0:	3b01      	subs	r3, #1
 80037c2:	b29a      	uxth	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	695b      	ldr	r3, [r3, #20]
 80037ce:	f003 0304 	and.w	r3, r3, #4
 80037d2:	2b04      	cmp	r3, #4
 80037d4:	d118      	bne.n	8003808 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	691a      	ldr	r2, [r3, #16]
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e0:	b2d2      	uxtb	r2, r2
 80037e2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e8:	1c5a      	adds	r2, r3, #1
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037f2:	3b01      	subs	r3, #1
 80037f4:	b29a      	uxth	r2, r3
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037fe:	b29b      	uxth	r3, r3
 8003800:	3b01      	subs	r3, #1
 8003802:	b29a      	uxth	r2, r3
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800380c:	2b00      	cmp	r3, #0
 800380e:	f47f ae94 	bne.w	800353a <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	2220      	movs	r2, #32
 8003816:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2200      	movs	r2, #0
 800381e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	2200      	movs	r2, #0
 8003826:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800382a:	2300      	movs	r3, #0
 800382c:	e000      	b.n	8003830 <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 800382e:	2302      	movs	r3, #2
  }
}
 8003830:	4618      	mov	r0, r3
 8003832:	3728      	adds	r7, #40	; 0x28
 8003834:	46bd      	mov	sp, r7
 8003836:	bd80      	pop	{r7, pc}
 8003838:	00010004 	.word	0x00010004
 800383c:	20000020 	.word	0x20000020
 8003840:	14f8b589 	.word	0x14f8b589

08003844 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b088      	sub	sp, #32
 8003848:	af02      	add	r7, sp, #8
 800384a:	60f8      	str	r0, [r7, #12]
 800384c:	607a      	str	r2, [r7, #4]
 800384e:	603b      	str	r3, [r7, #0]
 8003850:	460b      	mov	r3, r1
 8003852:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003858:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	2b08      	cmp	r3, #8
 800385e:	d006      	beq.n	800386e <I2C_MasterRequestWrite+0x2a>
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	2b01      	cmp	r3, #1
 8003864:	d003      	beq.n	800386e <I2C_MasterRequestWrite+0x2a>
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800386c:	d108      	bne.n	8003880 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800387c:	601a      	str	r2, [r3, #0]
 800387e:	e00b      	b.n	8003898 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003884:	2b12      	cmp	r3, #18
 8003886:	d107      	bne.n	8003898 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003896:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	9300      	str	r3, [sp, #0]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80038a4:	68f8      	ldr	r0, [r7, #12]
 80038a6:	f000 f9cd 	bl	8003c44 <I2C_WaitOnFlagUntilTimeout>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d00d      	beq.n	80038cc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038ba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038be:	d103      	bne.n	80038c8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038c6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80038c8:	2303      	movs	r3, #3
 80038ca:	e035      	b.n	8003938 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	691b      	ldr	r3, [r3, #16]
 80038d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038d4:	d108      	bne.n	80038e8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038d6:	897b      	ldrh	r3, [r7, #10]
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	461a      	mov	r2, r3
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80038e4:	611a      	str	r2, [r3, #16]
 80038e6:	e01b      	b.n	8003920 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80038e8:	897b      	ldrh	r3, [r7, #10]
 80038ea:	11db      	asrs	r3, r3, #7
 80038ec:	b2db      	uxtb	r3, r3
 80038ee:	f003 0306 	and.w	r3, r3, #6
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	f063 030f 	orn	r3, r3, #15
 80038f8:	b2da      	uxtb	r2, r3
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	490e      	ldr	r1, [pc, #56]	; (8003940 <I2C_MasterRequestWrite+0xfc>)
 8003906:	68f8      	ldr	r0, [r7, #12]
 8003908:	f000 f9f3 	bl	8003cf2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800390c:	4603      	mov	r3, r0
 800390e:	2b00      	cmp	r3, #0
 8003910:	d001      	beq.n	8003916 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e010      	b.n	8003938 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003916:	897b      	ldrh	r3, [r7, #10]
 8003918:	b2da      	uxtb	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	4907      	ldr	r1, [pc, #28]	; (8003944 <I2C_MasterRequestWrite+0x100>)
 8003926:	68f8      	ldr	r0, [r7, #12]
 8003928:	f000 f9e3 	bl	8003cf2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800392c:	4603      	mov	r3, r0
 800392e:	2b00      	cmp	r3, #0
 8003930:	d001      	beq.n	8003936 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003932:	2301      	movs	r3, #1
 8003934:	e000      	b.n	8003938 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003936:	2300      	movs	r3, #0
}
 8003938:	4618      	mov	r0, r3
 800393a:	3718      	adds	r7, #24
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	00010008 	.word	0x00010008
 8003944:	00010002 	.word	0x00010002

08003948 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b088      	sub	sp, #32
 800394c:	af02      	add	r7, sp, #8
 800394e:	60f8      	str	r0, [r7, #12]
 8003950:	4608      	mov	r0, r1
 8003952:	4611      	mov	r1, r2
 8003954:	461a      	mov	r2, r3
 8003956:	4603      	mov	r3, r0
 8003958:	817b      	strh	r3, [r7, #10]
 800395a:	460b      	mov	r3, r1
 800395c:	813b      	strh	r3, [r7, #8]
 800395e:	4613      	mov	r3, r2
 8003960:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	681a      	ldr	r2, [r3, #0]
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003970:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003974:	9300      	str	r3, [sp, #0]
 8003976:	6a3b      	ldr	r3, [r7, #32]
 8003978:	2200      	movs	r2, #0
 800397a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800397e:	68f8      	ldr	r0, [r7, #12]
 8003980:	f000 f960 	bl	8003c44 <I2C_WaitOnFlagUntilTimeout>
 8003984:	4603      	mov	r3, r0
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00d      	beq.n	80039a6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003994:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003998:	d103      	bne.n	80039a2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039a0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80039a2:	2303      	movs	r3, #3
 80039a4:	e05f      	b.n	8003a66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039a6:	897b      	ldrh	r3, [r7, #10]
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	461a      	mov	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80039b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b8:	6a3a      	ldr	r2, [r7, #32]
 80039ba:	492d      	ldr	r1, [pc, #180]	; (8003a70 <I2C_RequestMemoryWrite+0x128>)
 80039bc:	68f8      	ldr	r0, [r7, #12]
 80039be:	f000 f998 	bl	8003cf2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039c2:	4603      	mov	r3, r0
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d001      	beq.n	80039cc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e04c      	b.n	8003a66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039cc:	2300      	movs	r3, #0
 80039ce:	617b      	str	r3, [r7, #20]
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	617b      	str	r3, [r7, #20]
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	699b      	ldr	r3, [r3, #24]
 80039de:	617b      	str	r3, [r7, #20]
 80039e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039e4:	6a39      	ldr	r1, [r7, #32]
 80039e6:	68f8      	ldr	r0, [r7, #12]
 80039e8:	f000 fa02 	bl	8003df0 <I2C_WaitOnTXEFlagUntilTimeout>
 80039ec:	4603      	mov	r3, r0
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d00d      	beq.n	8003a0e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f6:	2b04      	cmp	r3, #4
 80039f8:	d107      	bne.n	8003a0a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e02b      	b.n	8003a66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a0e:	88fb      	ldrh	r3, [r7, #6]
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	d105      	bne.n	8003a20 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a14:	893b      	ldrh	r3, [r7, #8]
 8003a16:	b2da      	uxtb	r2, r3
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	611a      	str	r2, [r3, #16]
 8003a1e:	e021      	b.n	8003a64 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a20:	893b      	ldrh	r3, [r7, #8]
 8003a22:	0a1b      	lsrs	r3, r3, #8
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	b2da      	uxtb	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a30:	6a39      	ldr	r1, [r7, #32]
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f000 f9dc 	bl	8003df0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d00d      	beq.n	8003a5a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a42:	2b04      	cmp	r3, #4
 8003a44:	d107      	bne.n	8003a56 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681a      	ldr	r2, [r3, #0]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e005      	b.n	8003a66 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a5a:	893b      	ldrh	r3, [r7, #8]
 8003a5c:	b2da      	uxtb	r2, r3
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003a64:	2300      	movs	r3, #0
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3718      	adds	r7, #24
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	00010002 	.word	0x00010002

08003a74 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b088      	sub	sp, #32
 8003a78:	af02      	add	r7, sp, #8
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	4608      	mov	r0, r1
 8003a7e:	4611      	mov	r1, r2
 8003a80:	461a      	mov	r2, r3
 8003a82:	4603      	mov	r3, r0
 8003a84:	817b      	strh	r3, [r7, #10]
 8003a86:	460b      	mov	r3, r1
 8003a88:	813b      	strh	r3, [r7, #8]
 8003a8a:	4613      	mov	r3, r2
 8003a8c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003a9c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003aac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab0:	9300      	str	r3, [sp, #0]
 8003ab2:	6a3b      	ldr	r3, [r7, #32]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003aba:	68f8      	ldr	r0, [r7, #12]
 8003abc:	f000 f8c2 	bl	8003c44 <I2C_WaitOnFlagUntilTimeout>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d00d      	beq.n	8003ae2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ad0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ad4:	d103      	bne.n	8003ade <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003adc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003ade:	2303      	movs	r3, #3
 8003ae0:	e0aa      	b.n	8003c38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ae2:	897b      	ldrh	r3, [r7, #10]
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003af0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af4:	6a3a      	ldr	r2, [r7, #32]
 8003af6:	4952      	ldr	r1, [pc, #328]	; (8003c40 <I2C_RequestMemoryRead+0x1cc>)
 8003af8:	68f8      	ldr	r0, [r7, #12]
 8003afa:	f000 f8fa 	bl	8003cf2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003afe:	4603      	mov	r3, r0
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d001      	beq.n	8003b08 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e097      	b.n	8003c38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b08:	2300      	movs	r3, #0
 8003b0a:	617b      	str	r3, [r7, #20]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	695b      	ldr	r3, [r3, #20]
 8003b12:	617b      	str	r3, [r7, #20]
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	617b      	str	r3, [r7, #20]
 8003b1c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b20:	6a39      	ldr	r1, [r7, #32]
 8003b22:	68f8      	ldr	r0, [r7, #12]
 8003b24:	f000 f964 	bl	8003df0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b28:	4603      	mov	r3, r0
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d00d      	beq.n	8003b4a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b32:	2b04      	cmp	r3, #4
 8003b34:	d107      	bne.n	8003b46 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b44:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e076      	b.n	8003c38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b4a:	88fb      	ldrh	r3, [r7, #6]
 8003b4c:	2b01      	cmp	r3, #1
 8003b4e:	d105      	bne.n	8003b5c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b50:	893b      	ldrh	r3, [r7, #8]
 8003b52:	b2da      	uxtb	r2, r3
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	611a      	str	r2, [r3, #16]
 8003b5a:	e021      	b.n	8003ba0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003b5c:	893b      	ldrh	r3, [r7, #8]
 8003b5e:	0a1b      	lsrs	r3, r3, #8
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	b2da      	uxtb	r2, r3
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b6c:	6a39      	ldr	r1, [r7, #32]
 8003b6e:	68f8      	ldr	r0, [r7, #12]
 8003b70:	f000 f93e 	bl	8003df0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d00d      	beq.n	8003b96 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7e:	2b04      	cmp	r3, #4
 8003b80:	d107      	bne.n	8003b92 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681a      	ldr	r2, [r3, #0]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b90:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e050      	b.n	8003c38 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003b96:	893b      	ldrh	r3, [r7, #8]
 8003b98:	b2da      	uxtb	r2, r3
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ba0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ba2:	6a39      	ldr	r1, [r7, #32]
 8003ba4:	68f8      	ldr	r0, [r7, #12]
 8003ba6:	f000 f923 	bl	8003df0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003baa:	4603      	mov	r3, r0
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d00d      	beq.n	8003bcc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb4:	2b04      	cmp	r3, #4
 8003bb6:	d107      	bne.n	8003bc8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bc6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003bc8:	2301      	movs	r3, #1
 8003bca:	e035      	b.n	8003c38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003bda:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bde:	9300      	str	r3, [sp, #0]
 8003be0:	6a3b      	ldr	r3, [r7, #32]
 8003be2:	2200      	movs	r2, #0
 8003be4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003be8:	68f8      	ldr	r0, [r7, #12]
 8003bea:	f000 f82b 	bl	8003c44 <I2C_WaitOnFlagUntilTimeout>
 8003bee:	4603      	mov	r3, r0
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d00d      	beq.n	8003c10 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003c02:	d103      	bne.n	8003c0c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003c0a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e013      	b.n	8003c38 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003c10:	897b      	ldrh	r3, [r7, #10]
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	f043 0301 	orr.w	r3, r3, #1
 8003c18:	b2da      	uxtb	r2, r3
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c22:	6a3a      	ldr	r2, [r7, #32]
 8003c24:	4906      	ldr	r1, [pc, #24]	; (8003c40 <I2C_RequestMemoryRead+0x1cc>)
 8003c26:	68f8      	ldr	r0, [r7, #12]
 8003c28:	f000 f863 	bl	8003cf2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d001      	beq.n	8003c36 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e000      	b.n	8003c38 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3718      	adds	r7, #24
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	00010002 	.word	0x00010002

08003c44 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b084      	sub	sp, #16
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	603b      	str	r3, [r7, #0]
 8003c50:	4613      	mov	r3, r2
 8003c52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c54:	e025      	b.n	8003ca2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c5c:	d021      	beq.n	8003ca2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c5e:	f7fe fd2d 	bl	80026bc <HAL_GetTick>
 8003c62:	4602      	mov	r2, r0
 8003c64:	69bb      	ldr	r3, [r7, #24]
 8003c66:	1ad3      	subs	r3, r2, r3
 8003c68:	683a      	ldr	r2, [r7, #0]
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d302      	bcc.n	8003c74 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d116      	bne.n	8003ca2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	2200      	movs	r2, #0
 8003c78:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2220      	movs	r2, #32
 8003c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c8e:	f043 0220 	orr.w	r2, r3, #32
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e023      	b.n	8003cea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	0c1b      	lsrs	r3, r3, #16
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	2b01      	cmp	r3, #1
 8003caa:	d10d      	bne.n	8003cc8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	695b      	ldr	r3, [r3, #20]
 8003cb2:	43da      	mvns	r2, r3
 8003cb4:	68bb      	ldr	r3, [r7, #8]
 8003cb6:	4013      	ands	r3, r2
 8003cb8:	b29b      	uxth	r3, r3
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	bf0c      	ite	eq
 8003cbe:	2301      	moveq	r3, #1
 8003cc0:	2300      	movne	r3, #0
 8003cc2:	b2db      	uxtb	r3, r3
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	e00c      	b.n	8003ce2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	699b      	ldr	r3, [r3, #24]
 8003cce:	43da      	mvns	r2, r3
 8003cd0:	68bb      	ldr	r3, [r7, #8]
 8003cd2:	4013      	ands	r3, r2
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	bf0c      	ite	eq
 8003cda:	2301      	moveq	r3, #1
 8003cdc:	2300      	movne	r3, #0
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	461a      	mov	r2, r3
 8003ce2:	79fb      	ldrb	r3, [r7, #7]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d0b6      	beq.n	8003c56 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	3710      	adds	r7, #16
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	bd80      	pop	{r7, pc}

08003cf2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003cf2:	b580      	push	{r7, lr}
 8003cf4:	b084      	sub	sp, #16
 8003cf6:	af00      	add	r7, sp, #0
 8003cf8:	60f8      	str	r0, [r7, #12]
 8003cfa:	60b9      	str	r1, [r7, #8]
 8003cfc:	607a      	str	r2, [r7, #4]
 8003cfe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003d00:	e051      	b.n	8003da6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	695b      	ldr	r3, [r3, #20]
 8003d08:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d0c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d10:	d123      	bne.n	8003d5a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681a      	ldr	r2, [r3, #0]
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d20:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d2a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2220      	movs	r2, #32
 8003d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d46:	f043 0204 	orr.w	r2, r3, #4
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d56:	2301      	movs	r3, #1
 8003d58:	e046      	b.n	8003de8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d60:	d021      	beq.n	8003da6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d62:	f7fe fcab 	bl	80026bc <HAL_GetTick>
 8003d66:	4602      	mov	r2, r0
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	1ad3      	subs	r3, r2, r3
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d302      	bcc.n	8003d78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d116      	bne.n	8003da6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2220      	movs	r2, #32
 8003d82:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d92:	f043 0220 	orr.w	r2, r3, #32
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e020      	b.n	8003de8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003da6:	68bb      	ldr	r3, [r7, #8]
 8003da8:	0c1b      	lsrs	r3, r3, #16
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d10c      	bne.n	8003dca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	43da      	mvns	r2, r3
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	4013      	ands	r3, r2
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	bf14      	ite	ne
 8003dc2:	2301      	movne	r3, #1
 8003dc4:	2300      	moveq	r3, #0
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	e00b      	b.n	8003de2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	43da      	mvns	r2, r3
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	4013      	ands	r3, r2
 8003dd6:	b29b      	uxth	r3, r3
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	bf14      	ite	ne
 8003ddc:	2301      	movne	r3, #1
 8003dde:	2300      	moveq	r3, #0
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d18d      	bne.n	8003d02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003de6:	2300      	movs	r3, #0
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3710      	adds	r7, #16
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b084      	sub	sp, #16
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	60f8      	str	r0, [r7, #12]
 8003df8:	60b9      	str	r1, [r7, #8]
 8003dfa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003dfc:	e02d      	b.n	8003e5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003dfe:	68f8      	ldr	r0, [r7, #12]
 8003e00:	f000 f8ce 	bl	8003fa0 <I2C_IsAcknowledgeFailed>
 8003e04:	4603      	mov	r3, r0
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d001      	beq.n	8003e0e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e02d      	b.n	8003e6a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e14:	d021      	beq.n	8003e5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e16:	f7fe fc51 	bl	80026bc <HAL_GetTick>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	1ad3      	subs	r3, r2, r3
 8003e20:	68ba      	ldr	r2, [r7, #8]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d302      	bcc.n	8003e2c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d116      	bne.n	8003e5a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2220      	movs	r2, #32
 8003e36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e46:	f043 0220 	orr.w	r2, r3, #32
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	2200      	movs	r2, #0
 8003e52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e007      	b.n	8003e6a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e64:	2b80      	cmp	r3, #128	; 0x80
 8003e66:	d1ca      	bne.n	8003dfe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e68:	2300      	movs	r3, #0
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3710      	adds	r7, #16
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}

08003e72 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003e72:	b580      	push	{r7, lr}
 8003e74:	b084      	sub	sp, #16
 8003e76:	af00      	add	r7, sp, #0
 8003e78:	60f8      	str	r0, [r7, #12]
 8003e7a:	60b9      	str	r1, [r7, #8]
 8003e7c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003e7e:	e02d      	b.n	8003edc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003e80:	68f8      	ldr	r0, [r7, #12]
 8003e82:	f000 f88d 	bl	8003fa0 <I2C_IsAcknowledgeFailed>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d001      	beq.n	8003e90 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003e8c:	2301      	movs	r3, #1
 8003e8e:	e02d      	b.n	8003eec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e90:	68bb      	ldr	r3, [r7, #8]
 8003e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e96:	d021      	beq.n	8003edc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e98:	f7fe fc10 	bl	80026bc <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	68ba      	ldr	r2, [r7, #8]
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d302      	bcc.n	8003eae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d116      	bne.n	8003edc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2220      	movs	r2, #32
 8003eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec8:	f043 0220 	orr.w	r2, r3, #32
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	e007      	b.n	8003eec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	695b      	ldr	r3, [r3, #20]
 8003ee2:	f003 0304 	and.w	r3, r3, #4
 8003ee6:	2b04      	cmp	r3, #4
 8003ee8:	d1ca      	bne.n	8003e80 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003eea:	2300      	movs	r3, #0
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	3710      	adds	r7, #16
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	bd80      	pop	{r7, pc}

08003ef4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	60f8      	str	r0, [r7, #12]
 8003efc:	60b9      	str	r1, [r7, #8]
 8003efe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f00:	e042      	b.n	8003f88 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	f003 0310 	and.w	r3, r3, #16
 8003f0c:	2b10      	cmp	r3, #16
 8003f0e:	d119      	bne.n	8003f44 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f06f 0210 	mvn.w	r2, #16
 8003f18:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2220      	movs	r2, #32
 8003f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e029      	b.n	8003f98 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f44:	f7fe fbba 	bl	80026bc <HAL_GetTick>
 8003f48:	4602      	mov	r2, r0
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	1ad3      	subs	r3, r2, r3
 8003f4e:	68ba      	ldr	r2, [r7, #8]
 8003f50:	429a      	cmp	r2, r3
 8003f52:	d302      	bcc.n	8003f5a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d116      	bne.n	8003f88 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2220      	movs	r2, #32
 8003f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f74:	f043 0220 	orr.w	r2, r3, #32
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e007      	b.n	8003f98 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	695b      	ldr	r3, [r3, #20]
 8003f8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f92:	2b40      	cmp	r3, #64	; 0x40
 8003f94:	d1b5      	bne.n	8003f02 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003f96:	2300      	movs	r3, #0
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3710      	adds	r7, #16
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	b083      	sub	sp, #12
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	695b      	ldr	r3, [r3, #20]
 8003fae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fb6:	d11b      	bne.n	8003ff0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003fc0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2220      	movs	r2, #32
 8003fcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fdc:	f043 0204 	orr.w	r2, r3, #4
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	e000      	b.n	8003ff2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	370c      	adds	r7, #12
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bc80      	pop	{r7}
 8003ffa:	4770      	bx	lr

08003ffc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b086      	sub	sp, #24
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d101      	bne.n	800400e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e272      	b.n	80044f4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	2b00      	cmp	r3, #0
 8004018:	f000 8087 	beq.w	800412a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800401c:	4b92      	ldr	r3, [pc, #584]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f003 030c 	and.w	r3, r3, #12
 8004024:	2b04      	cmp	r3, #4
 8004026:	d00c      	beq.n	8004042 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004028:	4b8f      	ldr	r3, [pc, #572]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	f003 030c 	and.w	r3, r3, #12
 8004030:	2b08      	cmp	r3, #8
 8004032:	d112      	bne.n	800405a <HAL_RCC_OscConfig+0x5e>
 8004034:	4b8c      	ldr	r3, [pc, #560]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800403c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004040:	d10b      	bne.n	800405a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004042:	4b89      	ldr	r3, [pc, #548]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800404a:	2b00      	cmp	r3, #0
 800404c:	d06c      	beq.n	8004128 <HAL_RCC_OscConfig+0x12c>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d168      	bne.n	8004128 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004056:	2301      	movs	r3, #1
 8004058:	e24c      	b.n	80044f4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004062:	d106      	bne.n	8004072 <HAL_RCC_OscConfig+0x76>
 8004064:	4b80      	ldr	r3, [pc, #512]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4a7f      	ldr	r2, [pc, #508]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 800406a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800406e:	6013      	str	r3, [r2, #0]
 8004070:	e02e      	b.n	80040d0 <HAL_RCC_OscConfig+0xd4>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d10c      	bne.n	8004094 <HAL_RCC_OscConfig+0x98>
 800407a:	4b7b      	ldr	r3, [pc, #492]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a7a      	ldr	r2, [pc, #488]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 8004080:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004084:	6013      	str	r3, [r2, #0]
 8004086:	4b78      	ldr	r3, [pc, #480]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a77      	ldr	r2, [pc, #476]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 800408c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004090:	6013      	str	r3, [r2, #0]
 8004092:	e01d      	b.n	80040d0 <HAL_RCC_OscConfig+0xd4>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	685b      	ldr	r3, [r3, #4]
 8004098:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800409c:	d10c      	bne.n	80040b8 <HAL_RCC_OscConfig+0xbc>
 800409e:	4b72      	ldr	r3, [pc, #456]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	4a71      	ldr	r2, [pc, #452]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 80040a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80040a8:	6013      	str	r3, [r2, #0]
 80040aa:	4b6f      	ldr	r3, [pc, #444]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	4a6e      	ldr	r2, [pc, #440]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 80040b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040b4:	6013      	str	r3, [r2, #0]
 80040b6:	e00b      	b.n	80040d0 <HAL_RCC_OscConfig+0xd4>
 80040b8:	4b6b      	ldr	r3, [pc, #428]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4a6a      	ldr	r2, [pc, #424]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 80040be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80040c2:	6013      	str	r3, [r2, #0]
 80040c4:	4b68      	ldr	r3, [pc, #416]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	4a67      	ldr	r2, [pc, #412]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 80040ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040ce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d013      	beq.n	8004100 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040d8:	f7fe faf0 	bl	80026bc <HAL_GetTick>
 80040dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040de:	e008      	b.n	80040f2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80040e0:	f7fe faec 	bl	80026bc <HAL_GetTick>
 80040e4:	4602      	mov	r2, r0
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	1ad3      	subs	r3, r2, r3
 80040ea:	2b64      	cmp	r3, #100	; 0x64
 80040ec:	d901      	bls.n	80040f2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80040ee:	2303      	movs	r3, #3
 80040f0:	e200      	b.n	80044f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040f2:	4b5d      	ldr	r3, [pc, #372]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d0f0      	beq.n	80040e0 <HAL_RCC_OscConfig+0xe4>
 80040fe:	e014      	b.n	800412a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004100:	f7fe fadc 	bl	80026bc <HAL_GetTick>
 8004104:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004106:	e008      	b.n	800411a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004108:	f7fe fad8 	bl	80026bc <HAL_GetTick>
 800410c:	4602      	mov	r2, r0
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	1ad3      	subs	r3, r2, r3
 8004112:	2b64      	cmp	r3, #100	; 0x64
 8004114:	d901      	bls.n	800411a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004116:	2303      	movs	r3, #3
 8004118:	e1ec      	b.n	80044f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800411a:	4b53      	ldr	r3, [pc, #332]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d1f0      	bne.n	8004108 <HAL_RCC_OscConfig+0x10c>
 8004126:	e000      	b.n	800412a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004128:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	2b00      	cmp	r3, #0
 8004134:	d063      	beq.n	80041fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004136:	4b4c      	ldr	r3, [pc, #304]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 8004138:	685b      	ldr	r3, [r3, #4]
 800413a:	f003 030c 	and.w	r3, r3, #12
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00b      	beq.n	800415a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004142:	4b49      	ldr	r3, [pc, #292]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	f003 030c 	and.w	r3, r3, #12
 800414a:	2b08      	cmp	r3, #8
 800414c:	d11c      	bne.n	8004188 <HAL_RCC_OscConfig+0x18c>
 800414e:	4b46      	ldr	r3, [pc, #280]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004156:	2b00      	cmp	r3, #0
 8004158:	d116      	bne.n	8004188 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800415a:	4b43      	ldr	r3, [pc, #268]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d005      	beq.n	8004172 <HAL_RCC_OscConfig+0x176>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	691b      	ldr	r3, [r3, #16]
 800416a:	2b01      	cmp	r3, #1
 800416c:	d001      	beq.n	8004172 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e1c0      	b.n	80044f4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004172:	4b3d      	ldr	r3, [pc, #244]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	695b      	ldr	r3, [r3, #20]
 800417e:	00db      	lsls	r3, r3, #3
 8004180:	4939      	ldr	r1, [pc, #228]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 8004182:	4313      	orrs	r3, r2
 8004184:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004186:	e03a      	b.n	80041fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	691b      	ldr	r3, [r3, #16]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d020      	beq.n	80041d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004190:	4b36      	ldr	r3, [pc, #216]	; (800426c <HAL_RCC_OscConfig+0x270>)
 8004192:	2201      	movs	r2, #1
 8004194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004196:	f7fe fa91 	bl	80026bc <HAL_GetTick>
 800419a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800419c:	e008      	b.n	80041b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800419e:	f7fe fa8d 	bl	80026bc <HAL_GetTick>
 80041a2:	4602      	mov	r2, r0
 80041a4:	693b      	ldr	r3, [r7, #16]
 80041a6:	1ad3      	subs	r3, r2, r3
 80041a8:	2b02      	cmp	r3, #2
 80041aa:	d901      	bls.n	80041b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80041ac:	2303      	movs	r3, #3
 80041ae:	e1a1      	b.n	80044f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80041b0:	4b2d      	ldr	r3, [pc, #180]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0302 	and.w	r3, r3, #2
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d0f0      	beq.n	800419e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041bc:	4b2a      	ldr	r3, [pc, #168]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	695b      	ldr	r3, [r3, #20]
 80041c8:	00db      	lsls	r3, r3, #3
 80041ca:	4927      	ldr	r1, [pc, #156]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 80041cc:	4313      	orrs	r3, r2
 80041ce:	600b      	str	r3, [r1, #0]
 80041d0:	e015      	b.n	80041fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041d2:	4b26      	ldr	r3, [pc, #152]	; (800426c <HAL_RCC_OscConfig+0x270>)
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041d8:	f7fe fa70 	bl	80026bc <HAL_GetTick>
 80041dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041de:	e008      	b.n	80041f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80041e0:	f7fe fa6c 	bl	80026bc <HAL_GetTick>
 80041e4:	4602      	mov	r2, r0
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	1ad3      	subs	r3, r2, r3
 80041ea:	2b02      	cmp	r3, #2
 80041ec:	d901      	bls.n	80041f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80041ee:	2303      	movs	r3, #3
 80041f0:	e180      	b.n	80044f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041f2:	4b1d      	ldr	r3, [pc, #116]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0302 	and.w	r3, r3, #2
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d1f0      	bne.n	80041e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 0308 	and.w	r3, r3, #8
 8004206:	2b00      	cmp	r3, #0
 8004208:	d03a      	beq.n	8004280 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	699b      	ldr	r3, [r3, #24]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d019      	beq.n	8004246 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004212:	4b17      	ldr	r3, [pc, #92]	; (8004270 <HAL_RCC_OscConfig+0x274>)
 8004214:	2201      	movs	r2, #1
 8004216:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004218:	f7fe fa50 	bl	80026bc <HAL_GetTick>
 800421c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800421e:	e008      	b.n	8004232 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004220:	f7fe fa4c 	bl	80026bc <HAL_GetTick>
 8004224:	4602      	mov	r2, r0
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	1ad3      	subs	r3, r2, r3
 800422a:	2b02      	cmp	r3, #2
 800422c:	d901      	bls.n	8004232 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e160      	b.n	80044f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004232:	4b0d      	ldr	r3, [pc, #52]	; (8004268 <HAL_RCC_OscConfig+0x26c>)
 8004234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004236:	f003 0302 	and.w	r3, r3, #2
 800423a:	2b00      	cmp	r3, #0
 800423c:	d0f0      	beq.n	8004220 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800423e:	2001      	movs	r0, #1
 8004240:	f000 fac4 	bl	80047cc <RCC_Delay>
 8004244:	e01c      	b.n	8004280 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004246:	4b0a      	ldr	r3, [pc, #40]	; (8004270 <HAL_RCC_OscConfig+0x274>)
 8004248:	2200      	movs	r2, #0
 800424a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800424c:	f7fe fa36 	bl	80026bc <HAL_GetTick>
 8004250:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004252:	e00f      	b.n	8004274 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004254:	f7fe fa32 	bl	80026bc <HAL_GetTick>
 8004258:	4602      	mov	r2, r0
 800425a:	693b      	ldr	r3, [r7, #16]
 800425c:	1ad3      	subs	r3, r2, r3
 800425e:	2b02      	cmp	r3, #2
 8004260:	d908      	bls.n	8004274 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004262:	2303      	movs	r3, #3
 8004264:	e146      	b.n	80044f4 <HAL_RCC_OscConfig+0x4f8>
 8004266:	bf00      	nop
 8004268:	40021000 	.word	0x40021000
 800426c:	42420000 	.word	0x42420000
 8004270:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004274:	4b92      	ldr	r3, [pc, #584]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 8004276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004278:	f003 0302 	and.w	r3, r3, #2
 800427c:	2b00      	cmp	r3, #0
 800427e:	d1e9      	bne.n	8004254 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0304 	and.w	r3, r3, #4
 8004288:	2b00      	cmp	r3, #0
 800428a:	f000 80a6 	beq.w	80043da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800428e:	2300      	movs	r3, #0
 8004290:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004292:	4b8b      	ldr	r3, [pc, #556]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 8004294:	69db      	ldr	r3, [r3, #28]
 8004296:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d10d      	bne.n	80042ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800429e:	4b88      	ldr	r3, [pc, #544]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 80042a0:	69db      	ldr	r3, [r3, #28]
 80042a2:	4a87      	ldr	r2, [pc, #540]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 80042a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042a8:	61d3      	str	r3, [r2, #28]
 80042aa:	4b85      	ldr	r3, [pc, #532]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 80042ac:	69db      	ldr	r3, [r3, #28]
 80042ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042b2:	60bb      	str	r3, [r7, #8]
 80042b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80042b6:	2301      	movs	r3, #1
 80042b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ba:	4b82      	ldr	r3, [pc, #520]	; (80044c4 <HAL_RCC_OscConfig+0x4c8>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d118      	bne.n	80042f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042c6:	4b7f      	ldr	r3, [pc, #508]	; (80044c4 <HAL_RCC_OscConfig+0x4c8>)
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	4a7e      	ldr	r2, [pc, #504]	; (80044c4 <HAL_RCC_OscConfig+0x4c8>)
 80042cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042d2:	f7fe f9f3 	bl	80026bc <HAL_GetTick>
 80042d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042d8:	e008      	b.n	80042ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042da:	f7fe f9ef 	bl	80026bc <HAL_GetTick>
 80042de:	4602      	mov	r2, r0
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	1ad3      	subs	r3, r2, r3
 80042e4:	2b64      	cmp	r3, #100	; 0x64
 80042e6:	d901      	bls.n	80042ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80042e8:	2303      	movs	r3, #3
 80042ea:	e103      	b.n	80044f4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ec:	4b75      	ldr	r3, [pc, #468]	; (80044c4 <HAL_RCC_OscConfig+0x4c8>)
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d0f0      	beq.n	80042da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d106      	bne.n	800430e <HAL_RCC_OscConfig+0x312>
 8004300:	4b6f      	ldr	r3, [pc, #444]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 8004302:	6a1b      	ldr	r3, [r3, #32]
 8004304:	4a6e      	ldr	r2, [pc, #440]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 8004306:	f043 0301 	orr.w	r3, r3, #1
 800430a:	6213      	str	r3, [r2, #32]
 800430c:	e02d      	b.n	800436a <HAL_RCC_OscConfig+0x36e>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	68db      	ldr	r3, [r3, #12]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d10c      	bne.n	8004330 <HAL_RCC_OscConfig+0x334>
 8004316:	4b6a      	ldr	r3, [pc, #424]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	4a69      	ldr	r2, [pc, #420]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 800431c:	f023 0301 	bic.w	r3, r3, #1
 8004320:	6213      	str	r3, [r2, #32]
 8004322:	4b67      	ldr	r3, [pc, #412]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 8004324:	6a1b      	ldr	r3, [r3, #32]
 8004326:	4a66      	ldr	r2, [pc, #408]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 8004328:	f023 0304 	bic.w	r3, r3, #4
 800432c:	6213      	str	r3, [r2, #32]
 800432e:	e01c      	b.n	800436a <HAL_RCC_OscConfig+0x36e>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	68db      	ldr	r3, [r3, #12]
 8004334:	2b05      	cmp	r3, #5
 8004336:	d10c      	bne.n	8004352 <HAL_RCC_OscConfig+0x356>
 8004338:	4b61      	ldr	r3, [pc, #388]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 800433a:	6a1b      	ldr	r3, [r3, #32]
 800433c:	4a60      	ldr	r2, [pc, #384]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 800433e:	f043 0304 	orr.w	r3, r3, #4
 8004342:	6213      	str	r3, [r2, #32]
 8004344:	4b5e      	ldr	r3, [pc, #376]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 8004346:	6a1b      	ldr	r3, [r3, #32]
 8004348:	4a5d      	ldr	r2, [pc, #372]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 800434a:	f043 0301 	orr.w	r3, r3, #1
 800434e:	6213      	str	r3, [r2, #32]
 8004350:	e00b      	b.n	800436a <HAL_RCC_OscConfig+0x36e>
 8004352:	4b5b      	ldr	r3, [pc, #364]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 8004354:	6a1b      	ldr	r3, [r3, #32]
 8004356:	4a5a      	ldr	r2, [pc, #360]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 8004358:	f023 0301 	bic.w	r3, r3, #1
 800435c:	6213      	str	r3, [r2, #32]
 800435e:	4b58      	ldr	r3, [pc, #352]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 8004360:	6a1b      	ldr	r3, [r3, #32]
 8004362:	4a57      	ldr	r2, [pc, #348]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 8004364:	f023 0304 	bic.w	r3, r3, #4
 8004368:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d015      	beq.n	800439e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004372:	f7fe f9a3 	bl	80026bc <HAL_GetTick>
 8004376:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004378:	e00a      	b.n	8004390 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800437a:	f7fe f99f 	bl	80026bc <HAL_GetTick>
 800437e:	4602      	mov	r2, r0
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	1ad3      	subs	r3, r2, r3
 8004384:	f241 3288 	movw	r2, #5000	; 0x1388
 8004388:	4293      	cmp	r3, r2
 800438a:	d901      	bls.n	8004390 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800438c:	2303      	movs	r3, #3
 800438e:	e0b1      	b.n	80044f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004390:	4b4b      	ldr	r3, [pc, #300]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 8004392:	6a1b      	ldr	r3, [r3, #32]
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	2b00      	cmp	r3, #0
 800439a:	d0ee      	beq.n	800437a <HAL_RCC_OscConfig+0x37e>
 800439c:	e014      	b.n	80043c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800439e:	f7fe f98d 	bl	80026bc <HAL_GetTick>
 80043a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043a4:	e00a      	b.n	80043bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043a6:	f7fe f989 	bl	80026bc <HAL_GetTick>
 80043aa:	4602      	mov	r2, r0
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80043b4:	4293      	cmp	r3, r2
 80043b6:	d901      	bls.n	80043bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80043b8:	2303      	movs	r3, #3
 80043ba:	e09b      	b.n	80044f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043bc:	4b40      	ldr	r3, [pc, #256]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 80043be:	6a1b      	ldr	r3, [r3, #32]
 80043c0:	f003 0302 	and.w	r3, r3, #2
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d1ee      	bne.n	80043a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80043c8:	7dfb      	ldrb	r3, [r7, #23]
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d105      	bne.n	80043da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043ce:	4b3c      	ldr	r3, [pc, #240]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 80043d0:	69db      	ldr	r3, [r3, #28]
 80043d2:	4a3b      	ldr	r2, [pc, #236]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 80043d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80043d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	69db      	ldr	r3, [r3, #28]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	f000 8087 	beq.w	80044f2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043e4:	4b36      	ldr	r3, [pc, #216]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 80043e6:	685b      	ldr	r3, [r3, #4]
 80043e8:	f003 030c 	and.w	r3, r3, #12
 80043ec:	2b08      	cmp	r3, #8
 80043ee:	d061      	beq.n	80044b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	69db      	ldr	r3, [r3, #28]
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	d146      	bne.n	8004486 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043f8:	4b33      	ldr	r3, [pc, #204]	; (80044c8 <HAL_RCC_OscConfig+0x4cc>)
 80043fa:	2200      	movs	r2, #0
 80043fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043fe:	f7fe f95d 	bl	80026bc <HAL_GetTick>
 8004402:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004404:	e008      	b.n	8004418 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004406:	f7fe f959 	bl	80026bc <HAL_GetTick>
 800440a:	4602      	mov	r2, r0
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	2b02      	cmp	r3, #2
 8004412:	d901      	bls.n	8004418 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004414:	2303      	movs	r3, #3
 8004416:	e06d      	b.n	80044f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004418:	4b29      	ldr	r3, [pc, #164]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004420:	2b00      	cmp	r3, #0
 8004422:	d1f0      	bne.n	8004406 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6a1b      	ldr	r3, [r3, #32]
 8004428:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800442c:	d108      	bne.n	8004440 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800442e:	4b24      	ldr	r3, [pc, #144]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	4921      	ldr	r1, [pc, #132]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 800443c:	4313      	orrs	r3, r2
 800443e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004440:	4b1f      	ldr	r3, [pc, #124]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6a19      	ldr	r1, [r3, #32]
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004450:	430b      	orrs	r3, r1
 8004452:	491b      	ldr	r1, [pc, #108]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 8004454:	4313      	orrs	r3, r2
 8004456:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004458:	4b1b      	ldr	r3, [pc, #108]	; (80044c8 <HAL_RCC_OscConfig+0x4cc>)
 800445a:	2201      	movs	r2, #1
 800445c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800445e:	f7fe f92d 	bl	80026bc <HAL_GetTick>
 8004462:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004464:	e008      	b.n	8004478 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004466:	f7fe f929 	bl	80026bc <HAL_GetTick>
 800446a:	4602      	mov	r2, r0
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	1ad3      	subs	r3, r2, r3
 8004470:	2b02      	cmp	r3, #2
 8004472:	d901      	bls.n	8004478 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004474:	2303      	movs	r3, #3
 8004476:	e03d      	b.n	80044f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004478:	4b11      	ldr	r3, [pc, #68]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004480:	2b00      	cmp	r3, #0
 8004482:	d0f0      	beq.n	8004466 <HAL_RCC_OscConfig+0x46a>
 8004484:	e035      	b.n	80044f2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004486:	4b10      	ldr	r3, [pc, #64]	; (80044c8 <HAL_RCC_OscConfig+0x4cc>)
 8004488:	2200      	movs	r2, #0
 800448a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800448c:	f7fe f916 	bl	80026bc <HAL_GetTick>
 8004490:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004492:	e008      	b.n	80044a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004494:	f7fe f912 	bl	80026bc <HAL_GetTick>
 8004498:	4602      	mov	r2, r0
 800449a:	693b      	ldr	r3, [r7, #16]
 800449c:	1ad3      	subs	r3, r2, r3
 800449e:	2b02      	cmp	r3, #2
 80044a0:	d901      	bls.n	80044a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e026      	b.n	80044f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044a6:	4b06      	ldr	r3, [pc, #24]	; (80044c0 <HAL_RCC_OscConfig+0x4c4>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d1f0      	bne.n	8004494 <HAL_RCC_OscConfig+0x498>
 80044b2:	e01e      	b.n	80044f2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	69db      	ldr	r3, [r3, #28]
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d107      	bne.n	80044cc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80044bc:	2301      	movs	r3, #1
 80044be:	e019      	b.n	80044f4 <HAL_RCC_OscConfig+0x4f8>
 80044c0:	40021000 	.word	0x40021000
 80044c4:	40007000 	.word	0x40007000
 80044c8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80044cc:	4b0b      	ldr	r3, [pc, #44]	; (80044fc <HAL_RCC_OscConfig+0x500>)
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6a1b      	ldr	r3, [r3, #32]
 80044dc:	429a      	cmp	r2, r3
 80044de:	d106      	bne.n	80044ee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044ea:	429a      	cmp	r2, r3
 80044ec:	d001      	beq.n	80044f2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e000      	b.n	80044f4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3718      	adds	r7, #24
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}
 80044fc:	40021000 	.word	0x40021000

08004500 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b084      	sub	sp, #16
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d101      	bne.n	8004514 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004510:	2301      	movs	r3, #1
 8004512:	e0d0      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004514:	4b6a      	ldr	r3, [pc, #424]	; (80046c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 0307 	and.w	r3, r3, #7
 800451c:	683a      	ldr	r2, [r7, #0]
 800451e:	429a      	cmp	r2, r3
 8004520:	d910      	bls.n	8004544 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004522:	4b67      	ldr	r3, [pc, #412]	; (80046c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f023 0207 	bic.w	r2, r3, #7
 800452a:	4965      	ldr	r1, [pc, #404]	; (80046c0 <HAL_RCC_ClockConfig+0x1c0>)
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	4313      	orrs	r3, r2
 8004530:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004532:	4b63      	ldr	r3, [pc, #396]	; (80046c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0307 	and.w	r3, r3, #7
 800453a:	683a      	ldr	r2, [r7, #0]
 800453c:	429a      	cmp	r2, r3
 800453e:	d001      	beq.n	8004544 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e0b8      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0302 	and.w	r3, r3, #2
 800454c:	2b00      	cmp	r3, #0
 800454e:	d020      	beq.n	8004592 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0304 	and.w	r3, r3, #4
 8004558:	2b00      	cmp	r3, #0
 800455a:	d005      	beq.n	8004568 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800455c:	4b59      	ldr	r3, [pc, #356]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	4a58      	ldr	r2, [pc, #352]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004562:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004566:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0308 	and.w	r3, r3, #8
 8004570:	2b00      	cmp	r3, #0
 8004572:	d005      	beq.n	8004580 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004574:	4b53      	ldr	r3, [pc, #332]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	4a52      	ldr	r2, [pc, #328]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 800457a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800457e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004580:	4b50      	ldr	r3, [pc, #320]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	689b      	ldr	r3, [r3, #8]
 800458c:	494d      	ldr	r1, [pc, #308]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 800458e:	4313      	orrs	r3, r2
 8004590:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0301 	and.w	r3, r3, #1
 800459a:	2b00      	cmp	r3, #0
 800459c:	d040      	beq.n	8004620 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	2b01      	cmp	r3, #1
 80045a4:	d107      	bne.n	80045b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045a6:	4b47      	ldr	r3, [pc, #284]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d115      	bne.n	80045de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	e07f      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	2b02      	cmp	r3, #2
 80045bc:	d107      	bne.n	80045ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045be:	4b41      	ldr	r3, [pc, #260]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d109      	bne.n	80045de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e073      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045ce:	4b3d      	ldr	r3, [pc, #244]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0302 	and.w	r3, r3, #2
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d101      	bne.n	80045de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e06b      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045de:	4b39      	ldr	r3, [pc, #228]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	f023 0203 	bic.w	r2, r3, #3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	4936      	ldr	r1, [pc, #216]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 80045ec:	4313      	orrs	r3, r2
 80045ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045f0:	f7fe f864 	bl	80026bc <HAL_GetTick>
 80045f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045f6:	e00a      	b.n	800460e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045f8:	f7fe f860 	bl	80026bc <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	f241 3288 	movw	r2, #5000	; 0x1388
 8004606:	4293      	cmp	r3, r2
 8004608:	d901      	bls.n	800460e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e053      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800460e:	4b2d      	ldr	r3, [pc, #180]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	f003 020c 	and.w	r2, r3, #12
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	429a      	cmp	r2, r3
 800461e:	d1eb      	bne.n	80045f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004620:	4b27      	ldr	r3, [pc, #156]	; (80046c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f003 0307 	and.w	r3, r3, #7
 8004628:	683a      	ldr	r2, [r7, #0]
 800462a:	429a      	cmp	r2, r3
 800462c:	d210      	bcs.n	8004650 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800462e:	4b24      	ldr	r3, [pc, #144]	; (80046c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f023 0207 	bic.w	r2, r3, #7
 8004636:	4922      	ldr	r1, [pc, #136]	; (80046c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	4313      	orrs	r3, r2
 800463c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800463e:	4b20      	ldr	r3, [pc, #128]	; (80046c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f003 0307 	and.w	r3, r3, #7
 8004646:	683a      	ldr	r2, [r7, #0]
 8004648:	429a      	cmp	r2, r3
 800464a:	d001      	beq.n	8004650 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800464c:	2301      	movs	r3, #1
 800464e:	e032      	b.n	80046b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0304 	and.w	r3, r3, #4
 8004658:	2b00      	cmp	r3, #0
 800465a:	d008      	beq.n	800466e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800465c:	4b19      	ldr	r3, [pc, #100]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	4916      	ldr	r1, [pc, #88]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 800466a:	4313      	orrs	r3, r2
 800466c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f003 0308 	and.w	r3, r3, #8
 8004676:	2b00      	cmp	r3, #0
 8004678:	d009      	beq.n	800468e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800467a:	4b12      	ldr	r3, [pc, #72]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	00db      	lsls	r3, r3, #3
 8004688:	490e      	ldr	r1, [pc, #56]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 800468a:	4313      	orrs	r3, r2
 800468c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800468e:	f000 f821 	bl	80046d4 <HAL_RCC_GetSysClockFreq>
 8004692:	4602      	mov	r2, r0
 8004694:	4b0b      	ldr	r3, [pc, #44]	; (80046c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	091b      	lsrs	r3, r3, #4
 800469a:	f003 030f 	and.w	r3, r3, #15
 800469e:	490a      	ldr	r1, [pc, #40]	; (80046c8 <HAL_RCC_ClockConfig+0x1c8>)
 80046a0:	5ccb      	ldrb	r3, [r1, r3]
 80046a2:	fa22 f303 	lsr.w	r3, r2, r3
 80046a6:	4a09      	ldr	r2, [pc, #36]	; (80046cc <HAL_RCC_ClockConfig+0x1cc>)
 80046a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80046aa:	4b09      	ldr	r3, [pc, #36]	; (80046d0 <HAL_RCC_ClockConfig+0x1d0>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4618      	mov	r0, r3
 80046b0:	f7fd ffc2 	bl	8002638 <HAL_InitTick>

  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3710      	adds	r7, #16
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	40022000 	.word	0x40022000
 80046c4:	40021000 	.word	0x40021000
 80046c8:	080088f0 	.word	0x080088f0
 80046cc:	20000020 	.word	0x20000020
 80046d0:	20000024 	.word	0x20000024

080046d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046d4:	b490      	push	{r4, r7}
 80046d6:	b08a      	sub	sp, #40	; 0x28
 80046d8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80046da:	4b29      	ldr	r3, [pc, #164]	; (8004780 <HAL_RCC_GetSysClockFreq+0xac>)
 80046dc:	1d3c      	adds	r4, r7, #4
 80046de:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80046e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80046e4:	f240 2301 	movw	r3, #513	; 0x201
 80046e8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80046ea:	2300      	movs	r3, #0
 80046ec:	61fb      	str	r3, [r7, #28]
 80046ee:	2300      	movs	r3, #0
 80046f0:	61bb      	str	r3, [r7, #24]
 80046f2:	2300      	movs	r3, #0
 80046f4:	627b      	str	r3, [r7, #36]	; 0x24
 80046f6:	2300      	movs	r3, #0
 80046f8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80046fa:	2300      	movs	r3, #0
 80046fc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80046fe:	4b21      	ldr	r3, [pc, #132]	; (8004784 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	f003 030c 	and.w	r3, r3, #12
 800470a:	2b04      	cmp	r3, #4
 800470c:	d002      	beq.n	8004714 <HAL_RCC_GetSysClockFreq+0x40>
 800470e:	2b08      	cmp	r3, #8
 8004710:	d003      	beq.n	800471a <HAL_RCC_GetSysClockFreq+0x46>
 8004712:	e02b      	b.n	800476c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004714:	4b1c      	ldr	r3, [pc, #112]	; (8004788 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004716:	623b      	str	r3, [r7, #32]
      break;
 8004718:	e02b      	b.n	8004772 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800471a:	69fb      	ldr	r3, [r7, #28]
 800471c:	0c9b      	lsrs	r3, r3, #18
 800471e:	f003 030f 	and.w	r3, r3, #15
 8004722:	3328      	adds	r3, #40	; 0x28
 8004724:	443b      	add	r3, r7
 8004726:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800472a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800472c:	69fb      	ldr	r3, [r7, #28]
 800472e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d012      	beq.n	800475c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004736:	4b13      	ldr	r3, [pc, #76]	; (8004784 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	0c5b      	lsrs	r3, r3, #17
 800473c:	f003 0301 	and.w	r3, r3, #1
 8004740:	3328      	adds	r3, #40	; 0x28
 8004742:	443b      	add	r3, r7
 8004744:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004748:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	4a0e      	ldr	r2, [pc, #56]	; (8004788 <HAL_RCC_GetSysClockFreq+0xb4>)
 800474e:	fb03 f202 	mul.w	r2, r3, r2
 8004752:	69bb      	ldr	r3, [r7, #24]
 8004754:	fbb2 f3f3 	udiv	r3, r2, r3
 8004758:	627b      	str	r3, [r7, #36]	; 0x24
 800475a:	e004      	b.n	8004766 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	4a0b      	ldr	r2, [pc, #44]	; (800478c <HAL_RCC_GetSysClockFreq+0xb8>)
 8004760:	fb02 f303 	mul.w	r3, r2, r3
 8004764:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004768:	623b      	str	r3, [r7, #32]
      break;
 800476a:	e002      	b.n	8004772 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800476c:	4b06      	ldr	r3, [pc, #24]	; (8004788 <HAL_RCC_GetSysClockFreq+0xb4>)
 800476e:	623b      	str	r3, [r7, #32]
      break;
 8004770:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004772:	6a3b      	ldr	r3, [r7, #32]
}
 8004774:	4618      	mov	r0, r3
 8004776:	3728      	adds	r7, #40	; 0x28
 8004778:	46bd      	mov	sp, r7
 800477a:	bc90      	pop	{r4, r7}
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	080088e0 	.word	0x080088e0
 8004784:	40021000 	.word	0x40021000
 8004788:	007a1200 	.word	0x007a1200
 800478c:	003d0900 	.word	0x003d0900

08004790 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004790:	b480      	push	{r7}
 8004792:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004794:	4b02      	ldr	r3, [pc, #8]	; (80047a0 <HAL_RCC_GetHCLKFreq+0x10>)
 8004796:	681b      	ldr	r3, [r3, #0]
}
 8004798:	4618      	mov	r0, r3
 800479a:	46bd      	mov	sp, r7
 800479c:	bc80      	pop	{r7}
 800479e:	4770      	bx	lr
 80047a0:	20000020 	.word	0x20000020

080047a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80047a8:	f7ff fff2 	bl	8004790 <HAL_RCC_GetHCLKFreq>
 80047ac:	4602      	mov	r2, r0
 80047ae:	4b05      	ldr	r3, [pc, #20]	; (80047c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	0a1b      	lsrs	r3, r3, #8
 80047b4:	f003 0307 	and.w	r3, r3, #7
 80047b8:	4903      	ldr	r1, [pc, #12]	; (80047c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80047ba:	5ccb      	ldrb	r3, [r1, r3]
 80047bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	bd80      	pop	{r7, pc}
 80047c4:	40021000 	.word	0x40021000
 80047c8:	08008900 	.word	0x08008900

080047cc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b085      	sub	sp, #20
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80047d4:	4b0a      	ldr	r3, [pc, #40]	; (8004800 <RCC_Delay+0x34>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a0a      	ldr	r2, [pc, #40]	; (8004804 <RCC_Delay+0x38>)
 80047da:	fba2 2303 	umull	r2, r3, r2, r3
 80047de:	0a5b      	lsrs	r3, r3, #9
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	fb02 f303 	mul.w	r3, r2, r3
 80047e6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80047e8:	bf00      	nop
  }
  while (Delay --);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	1e5a      	subs	r2, r3, #1
 80047ee:	60fa      	str	r2, [r7, #12]
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d1f9      	bne.n	80047e8 <RCC_Delay+0x1c>
}
 80047f4:	bf00      	nop
 80047f6:	bf00      	nop
 80047f8:	3714      	adds	r7, #20
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bc80      	pop	{r7}
 80047fe:	4770      	bx	lr
 8004800:	20000020 	.word	0x20000020
 8004804:	10624dd3 	.word	0x10624dd3

08004808 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d101      	bne.n	800481a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004816:	2301      	movs	r3, #1
 8004818:	e041      	b.n	800489e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004820:	b2db      	uxtb	r3, r3
 8004822:	2b00      	cmp	r3, #0
 8004824:	d106      	bne.n	8004834 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800482e:	6878      	ldr	r0, [r7, #4]
 8004830:	f7fd fd22 	bl	8002278 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2202      	movs	r2, #2
 8004838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	3304      	adds	r3, #4
 8004844:	4619      	mov	r1, r3
 8004846:	4610      	mov	r0, r2
 8004848:	f000 fdc6 	bl	80053d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	2201      	movs	r2, #1
 8004850:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2201      	movs	r2, #1
 8004858:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2201      	movs	r2, #1
 8004860:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2201      	movs	r2, #1
 8004868:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2201      	movs	r2, #1
 8004878:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2201      	movs	r2, #1
 8004880:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2201      	movs	r2, #1
 8004890:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	2201      	movs	r2, #1
 8004898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3708      	adds	r7, #8
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}

080048a6 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80048a6:	b480      	push	{r7}
 80048a8:	b083      	sub	sp, #12
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	6a1a      	ldr	r2, [r3, #32]
 80048b4:	f241 1311 	movw	r3, #4369	; 0x1111
 80048b8:	4013      	ands	r3, r2
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d10f      	bne.n	80048de <HAL_TIM_Base_Stop+0x38>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	6a1a      	ldr	r2, [r3, #32]
 80048c4:	f240 4344 	movw	r3, #1092	; 0x444
 80048c8:	4013      	ands	r3, r2
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d107      	bne.n	80048de <HAL_TIM_Base_Stop+0x38>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f022 0201 	bic.w	r2, r2, #1
 80048dc:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80048e6:	2300      	movs	r3, #0
}
 80048e8:	4618      	mov	r0, r3
 80048ea:	370c      	adds	r7, #12
 80048ec:	46bd      	mov	sp, r7
 80048ee:	bc80      	pop	{r7}
 80048f0:	4770      	bx	lr
	...

080048f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b085      	sub	sp, #20
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004902:	b2db      	uxtb	r3, r3
 8004904:	2b01      	cmp	r3, #1
 8004906:	d001      	beq.n	800490c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004908:	2301      	movs	r3, #1
 800490a:	e03a      	b.n	8004982 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2202      	movs	r2, #2
 8004910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	68da      	ldr	r2, [r3, #12]
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f042 0201 	orr.w	r2, r2, #1
 8004922:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	4a18      	ldr	r2, [pc, #96]	; (800498c <HAL_TIM_Base_Start_IT+0x98>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d00e      	beq.n	800494c <HAL_TIM_Base_Start_IT+0x58>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004936:	d009      	beq.n	800494c <HAL_TIM_Base_Start_IT+0x58>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	4a14      	ldr	r2, [pc, #80]	; (8004990 <HAL_TIM_Base_Start_IT+0x9c>)
 800493e:	4293      	cmp	r3, r2
 8004940:	d004      	beq.n	800494c <HAL_TIM_Base_Start_IT+0x58>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a13      	ldr	r2, [pc, #76]	; (8004994 <HAL_TIM_Base_Start_IT+0xa0>)
 8004948:	4293      	cmp	r3, r2
 800494a:	d111      	bne.n	8004970 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f003 0307 	and.w	r3, r3, #7
 8004956:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2b06      	cmp	r3, #6
 800495c:	d010      	beq.n	8004980 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f042 0201 	orr.w	r2, r2, #1
 800496c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800496e:	e007      	b.n	8004980 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f042 0201 	orr.w	r2, r2, #1
 800497e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004980:	2300      	movs	r3, #0
}
 8004982:	4618      	mov	r0, r3
 8004984:	3714      	adds	r7, #20
 8004986:	46bd      	mov	sp, r7
 8004988:	bc80      	pop	{r7}
 800498a:	4770      	bx	lr
 800498c:	40012c00 	.word	0x40012c00
 8004990:	40000400 	.word	0x40000400
 8004994:	40000800 	.word	0x40000800

08004998 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b082      	sub	sp, #8
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d101      	bne.n	80049aa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e041      	b.n	8004a2e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d106      	bne.n	80049c4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80049be:	6878      	ldr	r0, [r7, #4]
 80049c0:	f000 f839 	bl	8004a36 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2202      	movs	r2, #2
 80049c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	3304      	adds	r3, #4
 80049d4:	4619      	mov	r1, r3
 80049d6:	4610      	mov	r0, r2
 80049d8:	f000 fcfe 	bl	80053d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2201      	movs	r2, #1
 80049e0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2201      	movs	r2, #1
 80049f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	2201      	movs	r2, #1
 80049f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2201      	movs	r2, #1
 8004a08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2201      	movs	r2, #1
 8004a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a2c:	2300      	movs	r3, #0
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3708      	adds	r7, #8
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}

08004a36 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004a36:	b480      	push	{r7}
 8004a38:	b083      	sub	sp, #12
 8004a3a:	af00      	add	r7, sp, #0
 8004a3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004a3e:	bf00      	nop
 8004a40:	370c      	adds	r7, #12
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bc80      	pop	{r7}
 8004a46:	4770      	bx	lr

08004a48 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b084      	sub	sp, #16
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d104      	bne.n	8004a62 <HAL_TIM_IC_Start+0x1a>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004a5e:	b2db      	uxtb	r3, r3
 8004a60:	e013      	b.n	8004a8a <HAL_TIM_IC_Start+0x42>
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	2b04      	cmp	r3, #4
 8004a66:	d104      	bne.n	8004a72 <HAL_TIM_IC_Start+0x2a>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004a6e:	b2db      	uxtb	r3, r3
 8004a70:	e00b      	b.n	8004a8a <HAL_TIM_IC_Start+0x42>
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	2b08      	cmp	r3, #8
 8004a76:	d104      	bne.n	8004a82 <HAL_TIM_IC_Start+0x3a>
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004a7e:	b2db      	uxtb	r3, r3
 8004a80:	e003      	b.n	8004a8a <HAL_TIM_IC_Start+0x42>
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d104      	bne.n	8004a9c <HAL_TIM_IC_Start+0x54>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	e013      	b.n	8004ac4 <HAL_TIM_IC_Start+0x7c>
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	2b04      	cmp	r3, #4
 8004aa0:	d104      	bne.n	8004aac <HAL_TIM_IC_Start+0x64>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004aa8:	b2db      	uxtb	r3, r3
 8004aaa:	e00b      	b.n	8004ac4 <HAL_TIM_IC_Start+0x7c>
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	2b08      	cmp	r3, #8
 8004ab0:	d104      	bne.n	8004abc <HAL_TIM_IC_Start+0x74>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ab8:	b2db      	uxtb	r3, r3
 8004aba:	e003      	b.n	8004ac4 <HAL_TIM_IC_Start+0x7c>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ac2:	b2db      	uxtb	r3, r3
 8004ac4:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004ac6:	7bfb      	ldrb	r3, [r7, #15]
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d102      	bne.n	8004ad2 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004acc:	7bbb      	ldrb	r3, [r7, #14]
 8004ace:	2b01      	cmp	r3, #1
 8004ad0:	d001      	beq.n	8004ad6 <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e06d      	b.n	8004bb2 <HAL_TIM_IC_Start+0x16a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d104      	bne.n	8004ae6 <HAL_TIM_IC_Start+0x9e>
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2202      	movs	r2, #2
 8004ae0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ae4:	e013      	b.n	8004b0e <HAL_TIM_IC_Start+0xc6>
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	2b04      	cmp	r3, #4
 8004aea:	d104      	bne.n	8004af6 <HAL_TIM_IC_Start+0xae>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2202      	movs	r2, #2
 8004af0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004af4:	e00b      	b.n	8004b0e <HAL_TIM_IC_Start+0xc6>
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	2b08      	cmp	r3, #8
 8004afa:	d104      	bne.n	8004b06 <HAL_TIM_IC_Start+0xbe>
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2202      	movs	r2, #2
 8004b00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004b04:	e003      	b.n	8004b0e <HAL_TIM_IC_Start+0xc6>
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	2202      	movs	r2, #2
 8004b0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d104      	bne.n	8004b1e <HAL_TIM_IC_Start+0xd6>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2202      	movs	r2, #2
 8004b18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004b1c:	e013      	b.n	8004b46 <HAL_TIM_IC_Start+0xfe>
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	2b04      	cmp	r3, #4
 8004b22:	d104      	bne.n	8004b2e <HAL_TIM_IC_Start+0xe6>
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2202      	movs	r2, #2
 8004b28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004b2c:	e00b      	b.n	8004b46 <HAL_TIM_IC_Start+0xfe>
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	2b08      	cmp	r3, #8
 8004b32:	d104      	bne.n	8004b3e <HAL_TIM_IC_Start+0xf6>
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2202      	movs	r2, #2
 8004b38:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004b3c:	e003      	b.n	8004b46 <HAL_TIM_IC_Start+0xfe>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2202      	movs	r2, #2
 8004b42:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	6839      	ldr	r1, [r7, #0]
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f000 fed5 	bl	80058fe <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a18      	ldr	r2, [pc, #96]	; (8004bbc <HAL_TIM_IC_Start+0x174>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d00e      	beq.n	8004b7c <HAL_TIM_IC_Start+0x134>
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b66:	d009      	beq.n	8004b7c <HAL_TIM_IC_Start+0x134>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a14      	ldr	r2, [pc, #80]	; (8004bc0 <HAL_TIM_IC_Start+0x178>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d004      	beq.n	8004b7c <HAL_TIM_IC_Start+0x134>
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a13      	ldr	r2, [pc, #76]	; (8004bc4 <HAL_TIM_IC_Start+0x17c>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d111      	bne.n	8004ba0 <HAL_TIM_IC_Start+0x158>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	f003 0307 	and.w	r3, r3, #7
 8004b86:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	2b06      	cmp	r3, #6
 8004b8c:	d010      	beq.n	8004bb0 <HAL_TIM_IC_Start+0x168>
    {
      __HAL_TIM_ENABLE(htim);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f042 0201 	orr.w	r2, r2, #1
 8004b9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b9e:	e007      	b.n	8004bb0 <HAL_TIM_IC_Start+0x168>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f042 0201 	orr.w	r2, r2, #1
 8004bae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004bb0:	2300      	movs	r3, #0
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3710      	adds	r7, #16
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	40012c00 	.word	0x40012c00
 8004bc0:	40000400 	.word	0x40000400
 8004bc4:	40000800 	.word	0x40000800

08004bc8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
 8004bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8004bd2:	683b      	ldr	r3, [r7, #0]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d104      	bne.n	8004be2 <HAL_TIM_IC_Start_IT+0x1a>
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004bde:	b2db      	uxtb	r3, r3
 8004be0:	e013      	b.n	8004c0a <HAL_TIM_IC_Start_IT+0x42>
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	2b04      	cmp	r3, #4
 8004be6:	d104      	bne.n	8004bf2 <HAL_TIM_IC_Start_IT+0x2a>
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004bee:	b2db      	uxtb	r3, r3
 8004bf0:	e00b      	b.n	8004c0a <HAL_TIM_IC_Start_IT+0x42>
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	2b08      	cmp	r3, #8
 8004bf6:	d104      	bne.n	8004c02 <HAL_TIM_IC_Start_IT+0x3a>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	e003      	b.n	8004c0a <HAL_TIM_IC_Start_IT+0x42>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d104      	bne.n	8004c1c <HAL_TIM_IC_Start_IT+0x54>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	e013      	b.n	8004c44 <HAL_TIM_IC_Start_IT+0x7c>
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	2b04      	cmp	r3, #4
 8004c20:	d104      	bne.n	8004c2c <HAL_TIM_IC_Start_IT+0x64>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8004c28:	b2db      	uxtb	r3, r3
 8004c2a:	e00b      	b.n	8004c44 <HAL_TIM_IC_Start_IT+0x7c>
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	2b08      	cmp	r3, #8
 8004c30:	d104      	bne.n	8004c3c <HAL_TIM_IC_Start_IT+0x74>
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	e003      	b.n	8004c44 <HAL_TIM_IC_Start_IT+0x7c>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8004c46:	7bfb      	ldrb	r3, [r7, #15]
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d102      	bne.n	8004c52 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8004c4c:	7bbb      	ldrb	r3, [r7, #14]
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d001      	beq.n	8004c56 <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	e0b3      	b.n	8004dbe <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d104      	bne.n	8004c66 <HAL_TIM_IC_Start_IT+0x9e>
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2202      	movs	r2, #2
 8004c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004c64:	e013      	b.n	8004c8e <HAL_TIM_IC_Start_IT+0xc6>
 8004c66:	683b      	ldr	r3, [r7, #0]
 8004c68:	2b04      	cmp	r3, #4
 8004c6a:	d104      	bne.n	8004c76 <HAL_TIM_IC_Start_IT+0xae>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	2202      	movs	r2, #2
 8004c70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004c74:	e00b      	b.n	8004c8e <HAL_TIM_IC_Start_IT+0xc6>
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	2b08      	cmp	r3, #8
 8004c7a:	d104      	bne.n	8004c86 <HAL_TIM_IC_Start_IT+0xbe>
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	2202      	movs	r2, #2
 8004c80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004c84:	e003      	b.n	8004c8e <HAL_TIM_IC_Start_IT+0xc6>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2202      	movs	r2, #2
 8004c8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d104      	bne.n	8004c9e <HAL_TIM_IC_Start_IT+0xd6>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2202      	movs	r2, #2
 8004c98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004c9c:	e013      	b.n	8004cc6 <HAL_TIM_IC_Start_IT+0xfe>
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	2b04      	cmp	r3, #4
 8004ca2:	d104      	bne.n	8004cae <HAL_TIM_IC_Start_IT+0xe6>
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	2202      	movs	r2, #2
 8004ca8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004cac:	e00b      	b.n	8004cc6 <HAL_TIM_IC_Start_IT+0xfe>
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	2b08      	cmp	r3, #8
 8004cb2:	d104      	bne.n	8004cbe <HAL_TIM_IC_Start_IT+0xf6>
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2202      	movs	r2, #2
 8004cb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004cbc:	e003      	b.n	8004cc6 <HAL_TIM_IC_Start_IT+0xfe>
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	2202      	movs	r2, #2
 8004cc2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	2b0c      	cmp	r3, #12
 8004cca:	d841      	bhi.n	8004d50 <HAL_TIM_IC_Start_IT+0x188>
 8004ccc:	a201      	add	r2, pc, #4	; (adr r2, 8004cd4 <HAL_TIM_IC_Start_IT+0x10c>)
 8004cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cd2:	bf00      	nop
 8004cd4:	08004d09 	.word	0x08004d09
 8004cd8:	08004d51 	.word	0x08004d51
 8004cdc:	08004d51 	.word	0x08004d51
 8004ce0:	08004d51 	.word	0x08004d51
 8004ce4:	08004d1b 	.word	0x08004d1b
 8004ce8:	08004d51 	.word	0x08004d51
 8004cec:	08004d51 	.word	0x08004d51
 8004cf0:	08004d51 	.word	0x08004d51
 8004cf4:	08004d2d 	.word	0x08004d2d
 8004cf8:	08004d51 	.word	0x08004d51
 8004cfc:	08004d51 	.word	0x08004d51
 8004d00:	08004d51 	.word	0x08004d51
 8004d04:	08004d3f 	.word	0x08004d3f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	68da      	ldr	r2, [r3, #12]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f042 0202 	orr.w	r2, r2, #2
 8004d16:	60da      	str	r2, [r3, #12]
      break;
 8004d18:	e01b      	b.n	8004d52 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	68da      	ldr	r2, [r3, #12]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f042 0204 	orr.w	r2, r2, #4
 8004d28:	60da      	str	r2, [r3, #12]
      break;
 8004d2a:	e012      	b.n	8004d52 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	68da      	ldr	r2, [r3, #12]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f042 0208 	orr.w	r2, r2, #8
 8004d3a:	60da      	str	r2, [r3, #12]
      break;
 8004d3c:	e009      	b.n	8004d52 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	68da      	ldr	r2, [r3, #12]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f042 0210 	orr.w	r2, r2, #16
 8004d4c:	60da      	str	r2, [r3, #12]
      break;
 8004d4e:	e000      	b.n	8004d52 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8004d50:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	2201      	movs	r2, #1
 8004d58:	6839      	ldr	r1, [r7, #0]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f000 fdcf 	bl	80058fe <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a18      	ldr	r2, [pc, #96]	; (8004dc8 <HAL_TIM_IC_Start_IT+0x200>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d00e      	beq.n	8004d88 <HAL_TIM_IC_Start_IT+0x1c0>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d72:	d009      	beq.n	8004d88 <HAL_TIM_IC_Start_IT+0x1c0>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a14      	ldr	r2, [pc, #80]	; (8004dcc <HAL_TIM_IC_Start_IT+0x204>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d004      	beq.n	8004d88 <HAL_TIM_IC_Start_IT+0x1c0>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a13      	ldr	r2, [pc, #76]	; (8004dd0 <HAL_TIM_IC_Start_IT+0x208>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d111      	bne.n	8004dac <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	689b      	ldr	r3, [r3, #8]
 8004d8e:	f003 0307 	and.w	r3, r3, #7
 8004d92:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	2b06      	cmp	r3, #6
 8004d98:	d010      	beq.n	8004dbc <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f042 0201 	orr.w	r2, r2, #1
 8004da8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004daa:	e007      	b.n	8004dbc <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	681a      	ldr	r2, [r3, #0]
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f042 0201 	orr.w	r2, r2, #1
 8004dba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3710      	adds	r7, #16
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bd80      	pop	{r7, pc}
 8004dc6:	bf00      	nop
 8004dc8:	40012c00 	.word	0x40012c00
 8004dcc:	40000400 	.word	0x40000400
 8004dd0:	40000800 	.word	0x40000800

08004dd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004dd4:	b580      	push	{r7, lr}
 8004dd6:	b082      	sub	sp, #8
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b02      	cmp	r3, #2
 8004de8:	d122      	bne.n	8004e30 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	f003 0302 	and.w	r3, r3, #2
 8004df4:	2b02      	cmp	r3, #2
 8004df6:	d11b      	bne.n	8004e30 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f06f 0202 	mvn.w	r2, #2
 8004e00:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2201      	movs	r2, #1
 8004e06:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	699b      	ldr	r3, [r3, #24]
 8004e0e:	f003 0303 	and.w	r3, r3, #3
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d003      	beq.n	8004e1e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e16:	6878      	ldr	r0, [r7, #4]
 8004e18:	f7fc fcd0 	bl	80017bc <HAL_TIM_IC_CaptureCallback>
 8004e1c:	e005      	b.n	8004e2a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e1e:	6878      	ldr	r0, [r7, #4]
 8004e20:	f000 fabe 	bl	80053a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e24:	6878      	ldr	r0, [r7, #4]
 8004e26:	f000 fac4 	bl	80053b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	691b      	ldr	r3, [r3, #16]
 8004e36:	f003 0304 	and.w	r3, r3, #4
 8004e3a:	2b04      	cmp	r3, #4
 8004e3c:	d122      	bne.n	8004e84 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	68db      	ldr	r3, [r3, #12]
 8004e44:	f003 0304 	and.w	r3, r3, #4
 8004e48:	2b04      	cmp	r3, #4
 8004e4a:	d11b      	bne.n	8004e84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f06f 0204 	mvn.w	r2, #4
 8004e54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	2202      	movs	r2, #2
 8004e5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	699b      	ldr	r3, [r3, #24]
 8004e62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d003      	beq.n	8004e72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f7fc fca6 	bl	80017bc <HAL_TIM_IC_CaptureCallback>
 8004e70:	e005      	b.n	8004e7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e72:	6878      	ldr	r0, [r7, #4]
 8004e74:	f000 fa94 	bl	80053a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e78:	6878      	ldr	r0, [r7, #4]
 8004e7a:	f000 fa9a 	bl	80053b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	2200      	movs	r2, #0
 8004e82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	691b      	ldr	r3, [r3, #16]
 8004e8a:	f003 0308 	and.w	r3, r3, #8
 8004e8e:	2b08      	cmp	r3, #8
 8004e90:	d122      	bne.n	8004ed8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	68db      	ldr	r3, [r3, #12]
 8004e98:	f003 0308 	and.w	r3, r3, #8
 8004e9c:	2b08      	cmp	r3, #8
 8004e9e:	d11b      	bne.n	8004ed8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f06f 0208 	mvn.w	r2, #8
 8004ea8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2204      	movs	r2, #4
 8004eae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	69db      	ldr	r3, [r3, #28]
 8004eb6:	f003 0303 	and.w	r3, r3, #3
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d003      	beq.n	8004ec6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ebe:	6878      	ldr	r0, [r7, #4]
 8004ec0:	f7fc fc7c 	bl	80017bc <HAL_TIM_IC_CaptureCallback>
 8004ec4:	e005      	b.n	8004ed2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ec6:	6878      	ldr	r0, [r7, #4]
 8004ec8:	f000 fa6a 	bl	80053a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	f000 fa70 	bl	80053b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	691b      	ldr	r3, [r3, #16]
 8004ede:	f003 0310 	and.w	r3, r3, #16
 8004ee2:	2b10      	cmp	r3, #16
 8004ee4:	d122      	bne.n	8004f2c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	f003 0310 	and.w	r3, r3, #16
 8004ef0:	2b10      	cmp	r3, #16
 8004ef2:	d11b      	bne.n	8004f2c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	f06f 0210 	mvn.w	r2, #16
 8004efc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2208      	movs	r2, #8
 8004f02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	69db      	ldr	r3, [r3, #28]
 8004f0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d003      	beq.n	8004f1a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f7fc fc52 	bl	80017bc <HAL_TIM_IC_CaptureCallback>
 8004f18:	e005      	b.n	8004f26 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f1a:	6878      	ldr	r0, [r7, #4]
 8004f1c:	f000 fa40 	bl	80053a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	f000 fa46 	bl	80053b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	691b      	ldr	r3, [r3, #16]
 8004f32:	f003 0301 	and.w	r3, r3, #1
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d10e      	bne.n	8004f58 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	68db      	ldr	r3, [r3, #12]
 8004f40:	f003 0301 	and.w	r3, r3, #1
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d107      	bne.n	8004f58 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f06f 0201 	mvn.w	r2, #1
 8004f50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f7fc fca0 	bl	8001898 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	691b      	ldr	r3, [r3, #16]
 8004f5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f62:	2b80      	cmp	r3, #128	; 0x80
 8004f64:	d10e      	bne.n	8004f84 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f70:	2b80      	cmp	r3, #128	; 0x80
 8004f72:	d107      	bne.n	8004f84 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004f7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f000 fd49 	bl	8005a16 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f8e:	2b40      	cmp	r3, #64	; 0x40
 8004f90:	d10e      	bne.n	8004fb0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f9c:	2b40      	cmp	r3, #64	; 0x40
 8004f9e:	d107      	bne.n	8004fb0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004fa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004faa:	6878      	ldr	r0, [r7, #4]
 8004fac:	f000 fa0a 	bl	80053c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	691b      	ldr	r3, [r3, #16]
 8004fb6:	f003 0320 	and.w	r3, r3, #32
 8004fba:	2b20      	cmp	r3, #32
 8004fbc:	d10e      	bne.n	8004fdc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	f003 0320 	and.w	r3, r3, #32
 8004fc8:	2b20      	cmp	r3, #32
 8004fca:	d107      	bne.n	8004fdc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f06f 0220 	mvn.w	r2, #32
 8004fd4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004fd6:	6878      	ldr	r0, [r7, #4]
 8004fd8:	f000 fd14 	bl	8005a04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004fdc:	bf00      	nop
 8004fde:	3708      	adds	r7, #8
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd80      	pop	{r7, pc}

08004fe4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	b084      	sub	sp, #16
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ff6:	2b01      	cmp	r3, #1
 8004ff8:	d101      	bne.n	8004ffe <HAL_TIM_IC_ConfigChannel+0x1a>
 8004ffa:	2302      	movs	r3, #2
 8004ffc:	e082      	b.n	8005104 <HAL_TIM_IC_ConfigChannel+0x120>
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2201      	movs	r2, #1
 8005002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d11b      	bne.n	8005044 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	6818      	ldr	r0, [r3, #0]
 8005010:	68bb      	ldr	r3, [r7, #8]
 8005012:	6819      	ldr	r1, [r3, #0]
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	685a      	ldr	r2, [r3, #4]
 8005018:	68bb      	ldr	r3, [r7, #8]
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	f000 facc 	bl	80055b8 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	699a      	ldr	r2, [r3, #24]
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f022 020c 	bic.w	r2, r2, #12
 800502e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	6999      	ldr	r1, [r3, #24]
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	689a      	ldr	r2, [r3, #8]
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	430a      	orrs	r2, r1
 8005040:	619a      	str	r2, [r3, #24]
 8005042:	e05a      	b.n	80050fa <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2b04      	cmp	r3, #4
 8005048:	d11c      	bne.n	8005084 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	6818      	ldr	r0, [r3, #0]
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	6819      	ldr	r1, [r3, #0]
 8005052:	68bb      	ldr	r3, [r7, #8]
 8005054:	685a      	ldr	r2, [r3, #4]
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	68db      	ldr	r3, [r3, #12]
 800505a:	f000 fb35 	bl	80056c8 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	699a      	ldr	r2, [r3, #24]
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800506c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	6999      	ldr	r1, [r3, #24]
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	021a      	lsls	r2, r3, #8
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	430a      	orrs	r2, r1
 8005080:	619a      	str	r2, [r3, #24]
 8005082:	e03a      	b.n	80050fa <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2b08      	cmp	r3, #8
 8005088:	d11b      	bne.n	80050c2 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	6818      	ldr	r0, [r3, #0]
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	6819      	ldr	r1, [r3, #0]
 8005092:	68bb      	ldr	r3, [r7, #8]
 8005094:	685a      	ldr	r2, [r3, #4]
 8005096:	68bb      	ldr	r3, [r7, #8]
 8005098:	68db      	ldr	r3, [r3, #12]
 800509a:	f000 fb80 	bl	800579e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	69da      	ldr	r2, [r3, #28]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f022 020c 	bic.w	r2, r2, #12
 80050ac:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	69d9      	ldr	r1, [r3, #28]
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	689a      	ldr	r2, [r3, #8]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	430a      	orrs	r2, r1
 80050be:	61da      	str	r2, [r3, #28]
 80050c0:	e01b      	b.n	80050fa <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	6818      	ldr	r0, [r3, #0]
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	6819      	ldr	r1, [r3, #0]
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	685a      	ldr	r2, [r3, #4]
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	68db      	ldr	r3, [r3, #12]
 80050d2:	f000 fb9f 	bl	8005814 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	69da      	ldr	r2, [r3, #28]
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80050e4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	69d9      	ldr	r1, [r3, #28]
 80050ec:	68bb      	ldr	r3, [r7, #8]
 80050ee:	689b      	ldr	r3, [r3, #8]
 80050f0:	021a      	lsls	r2, r3, #8
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	430a      	orrs	r2, r1
 80050f8:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2200      	movs	r2, #0
 80050fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	3710      	adds	r7, #16
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}

0800510c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b084      	sub	sp, #16
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
 8005114:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800511c:	2b01      	cmp	r3, #1
 800511e:	d101      	bne.n	8005124 <HAL_TIM_ConfigClockSource+0x18>
 8005120:	2302      	movs	r3, #2
 8005122:	e0b3      	b.n	800528c <HAL_TIM_ConfigClockSource+0x180>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2201      	movs	r2, #1
 8005128:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2202      	movs	r2, #2
 8005130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	689b      	ldr	r3, [r3, #8]
 800513a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005142:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800514a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	68fa      	ldr	r2, [r7, #12]
 8005152:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800515c:	d03e      	beq.n	80051dc <HAL_TIM_ConfigClockSource+0xd0>
 800515e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005162:	f200 8087 	bhi.w	8005274 <HAL_TIM_ConfigClockSource+0x168>
 8005166:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800516a:	f000 8085 	beq.w	8005278 <HAL_TIM_ConfigClockSource+0x16c>
 800516e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005172:	d87f      	bhi.n	8005274 <HAL_TIM_ConfigClockSource+0x168>
 8005174:	2b70      	cmp	r3, #112	; 0x70
 8005176:	d01a      	beq.n	80051ae <HAL_TIM_ConfigClockSource+0xa2>
 8005178:	2b70      	cmp	r3, #112	; 0x70
 800517a:	d87b      	bhi.n	8005274 <HAL_TIM_ConfigClockSource+0x168>
 800517c:	2b60      	cmp	r3, #96	; 0x60
 800517e:	d050      	beq.n	8005222 <HAL_TIM_ConfigClockSource+0x116>
 8005180:	2b60      	cmp	r3, #96	; 0x60
 8005182:	d877      	bhi.n	8005274 <HAL_TIM_ConfigClockSource+0x168>
 8005184:	2b50      	cmp	r3, #80	; 0x50
 8005186:	d03c      	beq.n	8005202 <HAL_TIM_ConfigClockSource+0xf6>
 8005188:	2b50      	cmp	r3, #80	; 0x50
 800518a:	d873      	bhi.n	8005274 <HAL_TIM_ConfigClockSource+0x168>
 800518c:	2b40      	cmp	r3, #64	; 0x40
 800518e:	d058      	beq.n	8005242 <HAL_TIM_ConfigClockSource+0x136>
 8005190:	2b40      	cmp	r3, #64	; 0x40
 8005192:	d86f      	bhi.n	8005274 <HAL_TIM_ConfigClockSource+0x168>
 8005194:	2b30      	cmp	r3, #48	; 0x30
 8005196:	d064      	beq.n	8005262 <HAL_TIM_ConfigClockSource+0x156>
 8005198:	2b30      	cmp	r3, #48	; 0x30
 800519a:	d86b      	bhi.n	8005274 <HAL_TIM_ConfigClockSource+0x168>
 800519c:	2b20      	cmp	r3, #32
 800519e:	d060      	beq.n	8005262 <HAL_TIM_ConfigClockSource+0x156>
 80051a0:	2b20      	cmp	r3, #32
 80051a2:	d867      	bhi.n	8005274 <HAL_TIM_ConfigClockSource+0x168>
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d05c      	beq.n	8005262 <HAL_TIM_ConfigClockSource+0x156>
 80051a8:	2b10      	cmp	r3, #16
 80051aa:	d05a      	beq.n	8005262 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80051ac:	e062      	b.n	8005274 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6818      	ldr	r0, [r3, #0]
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	6899      	ldr	r1, [r3, #8]
 80051b6:	683b      	ldr	r3, [r7, #0]
 80051b8:	685a      	ldr	r2, [r3, #4]
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	68db      	ldr	r3, [r3, #12]
 80051be:	f000 fb7f 	bl	80058c0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80051d0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	68fa      	ldr	r2, [r7, #12]
 80051d8:	609a      	str	r2, [r3, #8]
      break;
 80051da:	e04e      	b.n	800527a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6818      	ldr	r0, [r3, #0]
 80051e0:	683b      	ldr	r3, [r7, #0]
 80051e2:	6899      	ldr	r1, [r3, #8]
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	685a      	ldr	r2, [r3, #4]
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	f000 fb68 	bl	80058c0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	689a      	ldr	r2, [r3, #8]
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051fe:	609a      	str	r2, [r3, #8]
      break;
 8005200:	e03b      	b.n	800527a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6818      	ldr	r0, [r3, #0]
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	6859      	ldr	r1, [r3, #4]
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	68db      	ldr	r3, [r3, #12]
 800520e:	461a      	mov	r2, r3
 8005210:	f000 fa2c 	bl	800566c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	2150      	movs	r1, #80	; 0x50
 800521a:	4618      	mov	r0, r3
 800521c:	f000 fb36 	bl	800588c <TIM_ITRx_SetConfig>
      break;
 8005220:	e02b      	b.n	800527a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6818      	ldr	r0, [r3, #0]
 8005226:	683b      	ldr	r3, [r7, #0]
 8005228:	6859      	ldr	r1, [r3, #4]
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	68db      	ldr	r3, [r3, #12]
 800522e:	461a      	mov	r2, r3
 8005230:	f000 fa86 	bl	8005740 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2160      	movs	r1, #96	; 0x60
 800523a:	4618      	mov	r0, r3
 800523c:	f000 fb26 	bl	800588c <TIM_ITRx_SetConfig>
      break;
 8005240:	e01b      	b.n	800527a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6818      	ldr	r0, [r3, #0]
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	6859      	ldr	r1, [r3, #4]
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	68db      	ldr	r3, [r3, #12]
 800524e:	461a      	mov	r2, r3
 8005250:	f000 fa0c 	bl	800566c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2140      	movs	r1, #64	; 0x40
 800525a:	4618      	mov	r0, r3
 800525c:	f000 fb16 	bl	800588c <TIM_ITRx_SetConfig>
      break;
 8005260:	e00b      	b.n	800527a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4619      	mov	r1, r3
 800526c:	4610      	mov	r0, r2
 800526e:	f000 fb0d 	bl	800588c <TIM_ITRx_SetConfig>
        break;
 8005272:	e002      	b.n	800527a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005274:	bf00      	nop
 8005276:	e000      	b.n	800527a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005278:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2201      	movs	r2, #1
 800527e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2200      	movs	r2, #0
 8005286:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800528a:	2300      	movs	r3, #0
}
 800528c:	4618      	mov	r0, r3
 800528e:	3710      	adds	r7, #16
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}

08005294 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b082      	sub	sp, #8
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
 800529c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80052a4:	2b01      	cmp	r3, #1
 80052a6:	d101      	bne.n	80052ac <HAL_TIM_SlaveConfigSynchro+0x18>
 80052a8:	2302      	movs	r3, #2
 80052aa:	e031      	b.n	8005310 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2201      	movs	r2, #1
 80052b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2202      	movs	r2, #2
 80052b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80052bc:	6839      	ldr	r1, [r7, #0]
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f000 f8ec 	bl	800549c <TIM_SlaveTimer_SetConfig>
 80052c4:	4603      	mov	r3, r0
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d009      	beq.n	80052de <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2201      	movs	r2, #1
 80052ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 80052da:	2301      	movs	r3, #1
 80052dc:	e018      	b.n	8005310 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	68da      	ldr	r2, [r3, #12]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80052ec:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	68da      	ldr	r2, [r3, #12]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80052fc:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2201      	movs	r2, #1
 8005302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800530e:	2300      	movs	r3, #0
}
 8005310:	4618      	mov	r0, r3
 8005312:	3708      	adds	r7, #8
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}

08005318 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005318:	b480      	push	{r7}
 800531a:	b085      	sub	sp, #20
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
 8005320:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005322:	2300      	movs	r3, #0
 8005324:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	2b0c      	cmp	r3, #12
 800532a:	d831      	bhi.n	8005390 <HAL_TIM_ReadCapturedValue+0x78>
 800532c:	a201      	add	r2, pc, #4	; (adr r2, 8005334 <HAL_TIM_ReadCapturedValue+0x1c>)
 800532e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005332:	bf00      	nop
 8005334:	08005369 	.word	0x08005369
 8005338:	08005391 	.word	0x08005391
 800533c:	08005391 	.word	0x08005391
 8005340:	08005391 	.word	0x08005391
 8005344:	08005373 	.word	0x08005373
 8005348:	08005391 	.word	0x08005391
 800534c:	08005391 	.word	0x08005391
 8005350:	08005391 	.word	0x08005391
 8005354:	0800537d 	.word	0x0800537d
 8005358:	08005391 	.word	0x08005391
 800535c:	08005391 	.word	0x08005391
 8005360:	08005391 	.word	0x08005391
 8005364:	08005387 	.word	0x08005387
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800536e:	60fb      	str	r3, [r7, #12]

      break;
 8005370:	e00f      	b.n	8005392 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005378:	60fb      	str	r3, [r7, #12]

      break;
 800537a:	e00a      	b.n	8005392 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005382:	60fb      	str	r3, [r7, #12]

      break;
 8005384:	e005      	b.n	8005392 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800538c:	60fb      	str	r3, [r7, #12]

      break;
 800538e:	e000      	b.n	8005392 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005390:	bf00      	nop
  }

  return tmpreg;
 8005392:	68fb      	ldr	r3, [r7, #12]
}
 8005394:	4618      	mov	r0, r3
 8005396:	3714      	adds	r7, #20
 8005398:	46bd      	mov	sp, r7
 800539a:	bc80      	pop	{r7}
 800539c:	4770      	bx	lr
 800539e:	bf00      	nop

080053a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80053a8:	bf00      	nop
 80053aa:	370c      	adds	r7, #12
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bc80      	pop	{r7}
 80053b0:	4770      	bx	lr

080053b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80053b2:	b480      	push	{r7}
 80053b4:	b083      	sub	sp, #12
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80053ba:	bf00      	nop
 80053bc:	370c      	adds	r7, #12
 80053be:	46bd      	mov	sp, r7
 80053c0:	bc80      	pop	{r7}
 80053c2:	4770      	bx	lr

080053c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80053cc:	bf00      	nop
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bc80      	pop	{r7}
 80053d4:	4770      	bx	lr
	...

080053d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80053d8:	b480      	push	{r7}
 80053da:	b085      	sub	sp, #20
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	4a29      	ldr	r2, [pc, #164]	; (8005490 <TIM_Base_SetConfig+0xb8>)
 80053ec:	4293      	cmp	r3, r2
 80053ee:	d00b      	beq.n	8005408 <TIM_Base_SetConfig+0x30>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053f6:	d007      	beq.n	8005408 <TIM_Base_SetConfig+0x30>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	4a26      	ldr	r2, [pc, #152]	; (8005494 <TIM_Base_SetConfig+0xbc>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d003      	beq.n	8005408 <TIM_Base_SetConfig+0x30>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	4a25      	ldr	r2, [pc, #148]	; (8005498 <TIM_Base_SetConfig+0xc0>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d108      	bne.n	800541a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800540e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	4313      	orrs	r3, r2
 8005418:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4a1c      	ldr	r2, [pc, #112]	; (8005490 <TIM_Base_SetConfig+0xb8>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d00b      	beq.n	800543a <TIM_Base_SetConfig+0x62>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005428:	d007      	beq.n	800543a <TIM_Base_SetConfig+0x62>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	4a19      	ldr	r2, [pc, #100]	; (8005494 <TIM_Base_SetConfig+0xbc>)
 800542e:	4293      	cmp	r3, r2
 8005430:	d003      	beq.n	800543a <TIM_Base_SetConfig+0x62>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	4a18      	ldr	r2, [pc, #96]	; (8005498 <TIM_Base_SetConfig+0xc0>)
 8005436:	4293      	cmp	r3, r2
 8005438:	d108      	bne.n	800544c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005440:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	68db      	ldr	r3, [r3, #12]
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	4313      	orrs	r3, r2
 800544a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	695b      	ldr	r3, [r3, #20]
 8005456:	4313      	orrs	r3, r2
 8005458:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	68fa      	ldr	r2, [r7, #12]
 800545e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	689a      	ldr	r2, [r3, #8]
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a07      	ldr	r2, [pc, #28]	; (8005490 <TIM_Base_SetConfig+0xb8>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d103      	bne.n	8005480 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	691a      	ldr	r2, [r3, #16]
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2201      	movs	r2, #1
 8005484:	615a      	str	r2, [r3, #20]
}
 8005486:	bf00      	nop
 8005488:	3714      	adds	r7, #20
 800548a:	46bd      	mov	sp, r7
 800548c:	bc80      	pop	{r7}
 800548e:	4770      	bx	lr
 8005490:	40012c00 	.word	0x40012c00
 8005494:	40000400 	.word	0x40000400
 8005498:	40000800 	.word	0x40000800

0800549c <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b086      	sub	sp, #24
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
 80054a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	689b      	ldr	r3, [r3, #8]
 80054ac:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054b4:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80054b6:	683b      	ldr	r3, [r7, #0]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	697a      	ldr	r2, [r7, #20]
 80054bc:	4313      	orrs	r3, r2
 80054be:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	f023 0307 	bic.w	r3, r3, #7
 80054c6:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	697a      	ldr	r2, [r7, #20]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	697a      	ldr	r2, [r7, #20]
 80054d8:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	2b70      	cmp	r3, #112	; 0x70
 80054e0:	d01a      	beq.n	8005518 <TIM_SlaveTimer_SetConfig+0x7c>
 80054e2:	2b70      	cmp	r3, #112	; 0x70
 80054e4:	d860      	bhi.n	80055a8 <TIM_SlaveTimer_SetConfig+0x10c>
 80054e6:	2b60      	cmp	r3, #96	; 0x60
 80054e8:	d054      	beq.n	8005594 <TIM_SlaveTimer_SetConfig+0xf8>
 80054ea:	2b60      	cmp	r3, #96	; 0x60
 80054ec:	d85c      	bhi.n	80055a8 <TIM_SlaveTimer_SetConfig+0x10c>
 80054ee:	2b50      	cmp	r3, #80	; 0x50
 80054f0:	d046      	beq.n	8005580 <TIM_SlaveTimer_SetConfig+0xe4>
 80054f2:	2b50      	cmp	r3, #80	; 0x50
 80054f4:	d858      	bhi.n	80055a8 <TIM_SlaveTimer_SetConfig+0x10c>
 80054f6:	2b40      	cmp	r3, #64	; 0x40
 80054f8:	d019      	beq.n	800552e <TIM_SlaveTimer_SetConfig+0x92>
 80054fa:	2b40      	cmp	r3, #64	; 0x40
 80054fc:	d854      	bhi.n	80055a8 <TIM_SlaveTimer_SetConfig+0x10c>
 80054fe:	2b30      	cmp	r3, #48	; 0x30
 8005500:	d054      	beq.n	80055ac <TIM_SlaveTimer_SetConfig+0x110>
 8005502:	2b30      	cmp	r3, #48	; 0x30
 8005504:	d850      	bhi.n	80055a8 <TIM_SlaveTimer_SetConfig+0x10c>
 8005506:	2b20      	cmp	r3, #32
 8005508:	d050      	beq.n	80055ac <TIM_SlaveTimer_SetConfig+0x110>
 800550a:	2b20      	cmp	r3, #32
 800550c:	d84c      	bhi.n	80055a8 <TIM_SlaveTimer_SetConfig+0x10c>
 800550e:	2b00      	cmp	r3, #0
 8005510:	d04c      	beq.n	80055ac <TIM_SlaveTimer_SetConfig+0x110>
 8005512:	2b10      	cmp	r3, #16
 8005514:	d04a      	beq.n	80055ac <TIM_SlaveTimer_SetConfig+0x110>
        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
        break;
      }

    default:
      break;
 8005516:	e047      	b.n	80055a8 <TIM_SlaveTimer_SetConfig+0x10c>
      TIM_ETR_SetConfig(htim->Instance,
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6818      	ldr	r0, [r3, #0]
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	68d9      	ldr	r1, [r3, #12]
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	689a      	ldr	r2, [r3, #8]
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	691b      	ldr	r3, [r3, #16]
 8005528:	f000 f9ca 	bl	80058c0 <TIM_ETR_SetConfig>
      break;
 800552c:	e03f      	b.n	80055ae <TIM_SlaveTimer_SetConfig+0x112>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	2b05      	cmp	r3, #5
 8005534:	d101      	bne.n	800553a <TIM_SlaveTimer_SetConfig+0x9e>
        return HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	e03a      	b.n	80055b0 <TIM_SlaveTimer_SetConfig+0x114>
      tmpccer = htim->Instance->CCER;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	6a1b      	ldr	r3, [r3, #32]
 8005540:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	6a1a      	ldr	r2, [r3, #32]
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f022 0201 	bic.w	r2, r2, #1
 8005550:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	699b      	ldr	r3, [r3, #24]
 8005558:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005560:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	691b      	ldr	r3, [r3, #16]
 8005566:	011b      	lsls	r3, r3, #4
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	4313      	orrs	r3, r2
 800556c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	68fa      	ldr	r2, [r7, #12]
 8005574:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	693a      	ldr	r2, [r7, #16]
 800557c:	621a      	str	r2, [r3, #32]
      break;
 800557e:	e016      	b.n	80055ae <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6818      	ldr	r0, [r3, #0]
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	6899      	ldr	r1, [r3, #8]
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	691b      	ldr	r3, [r3, #16]
 800558c:	461a      	mov	r2, r3
 800558e:	f000 f86d 	bl	800566c <TIM_TI1_ConfigInputStage>
      break;
 8005592:	e00c      	b.n	80055ae <TIM_SlaveTimer_SetConfig+0x112>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	6818      	ldr	r0, [r3, #0]
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	6899      	ldr	r1, [r3, #8]
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	691b      	ldr	r3, [r3, #16]
 80055a0:	461a      	mov	r2, r3
 80055a2:	f000 f8cd 	bl	8005740 <TIM_TI2_ConfigInputStage>
      break;
 80055a6:	e002      	b.n	80055ae <TIM_SlaveTimer_SetConfig+0x112>
      break;
 80055a8:	bf00      	nop
 80055aa:	e000      	b.n	80055ae <TIM_SlaveTimer_SetConfig+0x112>
        break;
 80055ac:	bf00      	nop
  }
  return HAL_OK;
 80055ae:	2300      	movs	r3, #0
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3718      	adds	r7, #24
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}

080055b8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b087      	sub	sp, #28
 80055bc:	af00      	add	r7, sp, #0
 80055be:	60f8      	str	r0, [r7, #12]
 80055c0:	60b9      	str	r1, [r7, #8]
 80055c2:	607a      	str	r2, [r7, #4]
 80055c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6a1b      	ldr	r3, [r3, #32]
 80055ca:	f023 0201 	bic.w	r2, r3, #1
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	699b      	ldr	r3, [r3, #24]
 80055d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6a1b      	ldr	r3, [r3, #32]
 80055dc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	4a1f      	ldr	r2, [pc, #124]	; (8005660 <TIM_TI1_SetConfig+0xa8>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d00b      	beq.n	80055fe <TIM_TI1_SetConfig+0x46>
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055ec:	d007      	beq.n	80055fe <TIM_TI1_SetConfig+0x46>
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	4a1c      	ldr	r2, [pc, #112]	; (8005664 <TIM_TI1_SetConfig+0xac>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d003      	beq.n	80055fe <TIM_TI1_SetConfig+0x46>
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	4a1b      	ldr	r2, [pc, #108]	; (8005668 <TIM_TI1_SetConfig+0xb0>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d101      	bne.n	8005602 <TIM_TI1_SetConfig+0x4a>
 80055fe:	2301      	movs	r3, #1
 8005600:	e000      	b.n	8005604 <TIM_TI1_SetConfig+0x4c>
 8005602:	2300      	movs	r3, #0
 8005604:	2b00      	cmp	r3, #0
 8005606:	d008      	beq.n	800561a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005608:	697b      	ldr	r3, [r7, #20]
 800560a:	f023 0303 	bic.w	r3, r3, #3
 800560e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005610:	697a      	ldr	r2, [r7, #20]
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	4313      	orrs	r3, r2
 8005616:	617b      	str	r3, [r7, #20]
 8005618:	e003      	b.n	8005622 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	f043 0301 	orr.w	r3, r3, #1
 8005620:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005628:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	011b      	lsls	r3, r3, #4
 800562e:	b2db      	uxtb	r3, r3
 8005630:	697a      	ldr	r2, [r7, #20]
 8005632:	4313      	orrs	r3, r2
 8005634:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	f023 030a 	bic.w	r3, r3, #10
 800563c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	f003 030a 	and.w	r3, r3, #10
 8005644:	693a      	ldr	r2, [r7, #16]
 8005646:	4313      	orrs	r3, r2
 8005648:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	697a      	ldr	r2, [r7, #20]
 800564e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	693a      	ldr	r2, [r7, #16]
 8005654:	621a      	str	r2, [r3, #32]
}
 8005656:	bf00      	nop
 8005658:	371c      	adds	r7, #28
 800565a:	46bd      	mov	sp, r7
 800565c:	bc80      	pop	{r7}
 800565e:	4770      	bx	lr
 8005660:	40012c00 	.word	0x40012c00
 8005664:	40000400 	.word	0x40000400
 8005668:	40000800 	.word	0x40000800

0800566c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800566c:	b480      	push	{r7}
 800566e:	b087      	sub	sp, #28
 8005670:	af00      	add	r7, sp, #0
 8005672:	60f8      	str	r0, [r7, #12]
 8005674:	60b9      	str	r1, [r7, #8]
 8005676:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	6a1b      	ldr	r3, [r3, #32]
 800567c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6a1b      	ldr	r3, [r3, #32]
 8005682:	f023 0201 	bic.w	r2, r3, #1
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	699b      	ldr	r3, [r3, #24]
 800568e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005696:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	011b      	lsls	r3, r3, #4
 800569c:	693a      	ldr	r2, [r7, #16]
 800569e:	4313      	orrs	r3, r2
 80056a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	f023 030a 	bic.w	r3, r3, #10
 80056a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	693a      	ldr	r2, [r7, #16]
 80056b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	697a      	ldr	r2, [r7, #20]
 80056bc:	621a      	str	r2, [r3, #32]
}
 80056be:	bf00      	nop
 80056c0:	371c      	adds	r7, #28
 80056c2:	46bd      	mov	sp, r7
 80056c4:	bc80      	pop	{r7}
 80056c6:	4770      	bx	lr

080056c8 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b087      	sub	sp, #28
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	607a      	str	r2, [r7, #4]
 80056d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6a1b      	ldr	r3, [r3, #32]
 80056da:	f023 0210 	bic.w	r2, r3, #16
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6a1b      	ldr	r3, [r3, #32]
 80056ec:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	021b      	lsls	r3, r3, #8
 80056fa:	697a      	ldr	r2, [r7, #20]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005706:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	031b      	lsls	r3, r3, #12
 800570c:	b29b      	uxth	r3, r3
 800570e:	697a      	ldr	r2, [r7, #20]
 8005710:	4313      	orrs	r3, r2
 8005712:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800571a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	011b      	lsls	r3, r3, #4
 8005720:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005724:	693a      	ldr	r2, [r7, #16]
 8005726:	4313      	orrs	r3, r2
 8005728:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	697a      	ldr	r2, [r7, #20]
 800572e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	693a      	ldr	r2, [r7, #16]
 8005734:	621a      	str	r2, [r3, #32]
}
 8005736:	bf00      	nop
 8005738:	371c      	adds	r7, #28
 800573a:	46bd      	mov	sp, r7
 800573c:	bc80      	pop	{r7}
 800573e:	4770      	bx	lr

08005740 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005740:	b480      	push	{r7}
 8005742:	b087      	sub	sp, #28
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6a1b      	ldr	r3, [r3, #32]
 8005750:	f023 0210 	bic.w	r2, r3, #16
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	699b      	ldr	r3, [r3, #24]
 800575c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	6a1b      	ldr	r3, [r3, #32]
 8005762:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800576a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	031b      	lsls	r3, r3, #12
 8005770:	697a      	ldr	r2, [r7, #20]
 8005772:	4313      	orrs	r3, r2
 8005774:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800577c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	011b      	lsls	r3, r3, #4
 8005782:	693a      	ldr	r2, [r7, #16]
 8005784:	4313      	orrs	r3, r2
 8005786:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	697a      	ldr	r2, [r7, #20]
 800578c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	693a      	ldr	r2, [r7, #16]
 8005792:	621a      	str	r2, [r3, #32]
}
 8005794:	bf00      	nop
 8005796:	371c      	adds	r7, #28
 8005798:	46bd      	mov	sp, r7
 800579a:	bc80      	pop	{r7}
 800579c:	4770      	bx	lr

0800579e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800579e:	b480      	push	{r7}
 80057a0:	b087      	sub	sp, #28
 80057a2:	af00      	add	r7, sp, #0
 80057a4:	60f8      	str	r0, [r7, #12]
 80057a6:	60b9      	str	r1, [r7, #8]
 80057a8:	607a      	str	r2, [r7, #4]
 80057aa:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	6a1b      	ldr	r3, [r3, #32]
 80057b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	69db      	ldr	r3, [r3, #28]
 80057bc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	6a1b      	ldr	r3, [r3, #32]
 80057c2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80057c4:	697b      	ldr	r3, [r7, #20]
 80057c6:	f023 0303 	bic.w	r3, r3, #3
 80057ca:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80057cc:	697a      	ldr	r2, [r7, #20]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	4313      	orrs	r3, r2
 80057d2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80057da:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	011b      	lsls	r3, r3, #4
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	697a      	ldr	r2, [r7, #20]
 80057e4:	4313      	orrs	r3, r2
 80057e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80057ee:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	021b      	lsls	r3, r3, #8
 80057f4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80057f8:	693a      	ldr	r2, [r7, #16]
 80057fa:	4313      	orrs	r3, r2
 80057fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	697a      	ldr	r2, [r7, #20]
 8005802:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	693a      	ldr	r2, [r7, #16]
 8005808:	621a      	str	r2, [r3, #32]
}
 800580a:	bf00      	nop
 800580c:	371c      	adds	r7, #28
 800580e:	46bd      	mov	sp, r7
 8005810:	bc80      	pop	{r7}
 8005812:	4770      	bx	lr

08005814 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005814:	b480      	push	{r7}
 8005816:	b087      	sub	sp, #28
 8005818:	af00      	add	r7, sp, #0
 800581a:	60f8      	str	r0, [r7, #12]
 800581c:	60b9      	str	r1, [r7, #8]
 800581e:	607a      	str	r2, [r7, #4]
 8005820:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	6a1b      	ldr	r3, [r3, #32]
 8005826:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	69db      	ldr	r3, [r3, #28]
 8005832:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	6a1b      	ldr	r3, [r3, #32]
 8005838:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800583a:	697b      	ldr	r3, [r7, #20]
 800583c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005840:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	021b      	lsls	r3, r3, #8
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	4313      	orrs	r3, r2
 800584a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005852:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	031b      	lsls	r3, r3, #12
 8005858:	b29b      	uxth	r3, r3
 800585a:	697a      	ldr	r2, [r7, #20]
 800585c:	4313      	orrs	r3, r2
 800585e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005866:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	031b      	lsls	r3, r3, #12
 800586c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005870:	693a      	ldr	r2, [r7, #16]
 8005872:	4313      	orrs	r3, r2
 8005874:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	697a      	ldr	r2, [r7, #20]
 800587a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	693a      	ldr	r2, [r7, #16]
 8005880:	621a      	str	r2, [r3, #32]
}
 8005882:	bf00      	nop
 8005884:	371c      	adds	r7, #28
 8005886:	46bd      	mov	sp, r7
 8005888:	bc80      	pop	{r7}
 800588a:	4770      	bx	lr

0800588c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800588c:	b480      	push	{r7}
 800588e:	b085      	sub	sp, #20
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
 8005894:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	689b      	ldr	r3, [r3, #8]
 800589a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058a2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80058a4:	683a      	ldr	r2, [r7, #0]
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	4313      	orrs	r3, r2
 80058aa:	f043 0307 	orr.w	r3, r3, #7
 80058ae:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	68fa      	ldr	r2, [r7, #12]
 80058b4:	609a      	str	r2, [r3, #8]
}
 80058b6:	bf00      	nop
 80058b8:	3714      	adds	r7, #20
 80058ba:	46bd      	mov	sp, r7
 80058bc:	bc80      	pop	{r7}
 80058be:	4770      	bx	lr

080058c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b087      	sub	sp, #28
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	60f8      	str	r0, [r7, #12]
 80058c8:	60b9      	str	r1, [r7, #8]
 80058ca:	607a      	str	r2, [r7, #4]
 80058cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80058da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	021a      	lsls	r2, r3, #8
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	431a      	orrs	r2, r3
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	697a      	ldr	r2, [r7, #20]
 80058ea:	4313      	orrs	r3, r2
 80058ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	697a      	ldr	r2, [r7, #20]
 80058f2:	609a      	str	r2, [r3, #8]
}
 80058f4:	bf00      	nop
 80058f6:	371c      	adds	r7, #28
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bc80      	pop	{r7}
 80058fc:	4770      	bx	lr

080058fe <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80058fe:	b480      	push	{r7}
 8005900:	b087      	sub	sp, #28
 8005902:	af00      	add	r7, sp, #0
 8005904:	60f8      	str	r0, [r7, #12]
 8005906:	60b9      	str	r1, [r7, #8]
 8005908:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800590a:	68bb      	ldr	r3, [r7, #8]
 800590c:	f003 031f 	and.w	r3, r3, #31
 8005910:	2201      	movs	r2, #1
 8005912:	fa02 f303 	lsl.w	r3, r2, r3
 8005916:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	6a1a      	ldr	r2, [r3, #32]
 800591c:	697b      	ldr	r3, [r7, #20]
 800591e:	43db      	mvns	r3, r3
 8005920:	401a      	ands	r2, r3
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	6a1a      	ldr	r2, [r3, #32]
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	f003 031f 	and.w	r3, r3, #31
 8005930:	6879      	ldr	r1, [r7, #4]
 8005932:	fa01 f303 	lsl.w	r3, r1, r3
 8005936:	431a      	orrs	r2, r3
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	621a      	str	r2, [r3, #32]
}
 800593c:	bf00      	nop
 800593e:	371c      	adds	r7, #28
 8005940:	46bd      	mov	sp, r7
 8005942:	bc80      	pop	{r7}
 8005944:	4770      	bx	lr
	...

08005948 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005948:	b480      	push	{r7}
 800594a:	b085      	sub	sp, #20
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]
 8005950:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005958:	2b01      	cmp	r3, #1
 800595a:	d101      	bne.n	8005960 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800595c:	2302      	movs	r3, #2
 800595e:	e046      	b.n	80059ee <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2202      	movs	r2, #2
 800596c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005986:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68fa      	ldr	r2, [r7, #12]
 800598e:	4313      	orrs	r3, r2
 8005990:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	68fa      	ldr	r2, [r7, #12]
 8005998:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a16      	ldr	r2, [pc, #88]	; (80059f8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d00e      	beq.n	80059c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80059ac:	d009      	beq.n	80059c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a12      	ldr	r2, [pc, #72]	; (80059fc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d004      	beq.n	80059c2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a10      	ldr	r2, [pc, #64]	; (8005a00 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d10c      	bne.n	80059dc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80059c8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	685b      	ldr	r3, [r3, #4]
 80059ce:	68ba      	ldr	r2, [r7, #8]
 80059d0:	4313      	orrs	r3, r2
 80059d2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	68ba      	ldr	r2, [r7, #8]
 80059da:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	2201      	movs	r2, #1
 80059e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80059ec:	2300      	movs	r3, #0
}
 80059ee:	4618      	mov	r0, r3
 80059f0:	3714      	adds	r7, #20
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bc80      	pop	{r7}
 80059f6:	4770      	bx	lr
 80059f8:	40012c00 	.word	0x40012c00
 80059fc:	40000400 	.word	0x40000400
 8005a00:	40000800 	.word	0x40000800

08005a04 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005a04:	b480      	push	{r7}
 8005a06:	b083      	sub	sp, #12
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005a0c:	bf00      	nop
 8005a0e:	370c      	adds	r7, #12
 8005a10:	46bd      	mov	sp, r7
 8005a12:	bc80      	pop	{r7}
 8005a14:	4770      	bx	lr

08005a16 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a16:	b480      	push	{r7}
 8005a18:	b083      	sub	sp, #12
 8005a1a:	af00      	add	r7, sp, #0
 8005a1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a1e:	bf00      	nop
 8005a20:	370c      	adds	r7, #12
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bc80      	pop	{r7}
 8005a26:	4770      	bx	lr

08005a28 <__errno>:
 8005a28:	4b01      	ldr	r3, [pc, #4]	; (8005a30 <__errno+0x8>)
 8005a2a:	6818      	ldr	r0, [r3, #0]
 8005a2c:	4770      	bx	lr
 8005a2e:	bf00      	nop
 8005a30:	2000002c 	.word	0x2000002c

08005a34 <__libc_init_array>:
 8005a34:	b570      	push	{r4, r5, r6, lr}
 8005a36:	2600      	movs	r6, #0
 8005a38:	4d0c      	ldr	r5, [pc, #48]	; (8005a6c <__libc_init_array+0x38>)
 8005a3a:	4c0d      	ldr	r4, [pc, #52]	; (8005a70 <__libc_init_array+0x3c>)
 8005a3c:	1b64      	subs	r4, r4, r5
 8005a3e:	10a4      	asrs	r4, r4, #2
 8005a40:	42a6      	cmp	r6, r4
 8005a42:	d109      	bne.n	8005a58 <__libc_init_array+0x24>
 8005a44:	f002 ff1c 	bl	8008880 <_init>
 8005a48:	2600      	movs	r6, #0
 8005a4a:	4d0a      	ldr	r5, [pc, #40]	; (8005a74 <__libc_init_array+0x40>)
 8005a4c:	4c0a      	ldr	r4, [pc, #40]	; (8005a78 <__libc_init_array+0x44>)
 8005a4e:	1b64      	subs	r4, r4, r5
 8005a50:	10a4      	asrs	r4, r4, #2
 8005a52:	42a6      	cmp	r6, r4
 8005a54:	d105      	bne.n	8005a62 <__libc_init_array+0x2e>
 8005a56:	bd70      	pop	{r4, r5, r6, pc}
 8005a58:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a5c:	4798      	blx	r3
 8005a5e:	3601      	adds	r6, #1
 8005a60:	e7ee      	b.n	8005a40 <__libc_init_array+0xc>
 8005a62:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a66:	4798      	blx	r3
 8005a68:	3601      	adds	r6, #1
 8005a6a:	e7f2      	b.n	8005a52 <__libc_init_array+0x1e>
 8005a6c:	08008ce4 	.word	0x08008ce4
 8005a70:	08008ce4 	.word	0x08008ce4
 8005a74:	08008ce4 	.word	0x08008ce4
 8005a78:	08008ce8 	.word	0x08008ce8

08005a7c <memset>:
 8005a7c:	4603      	mov	r3, r0
 8005a7e:	4402      	add	r2, r0
 8005a80:	4293      	cmp	r3, r2
 8005a82:	d100      	bne.n	8005a86 <memset+0xa>
 8005a84:	4770      	bx	lr
 8005a86:	f803 1b01 	strb.w	r1, [r3], #1
 8005a8a:	e7f9      	b.n	8005a80 <memset+0x4>

08005a8c <__cvt>:
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005a92:	461f      	mov	r7, r3
 8005a94:	bfbb      	ittet	lt
 8005a96:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005a9a:	461f      	movlt	r7, r3
 8005a9c:	2300      	movge	r3, #0
 8005a9e:	232d      	movlt	r3, #45	; 0x2d
 8005aa0:	b088      	sub	sp, #32
 8005aa2:	4614      	mov	r4, r2
 8005aa4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005aa6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005aa8:	7013      	strb	r3, [r2, #0]
 8005aaa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005aac:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005ab0:	f023 0820 	bic.w	r8, r3, #32
 8005ab4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005ab8:	d005      	beq.n	8005ac6 <__cvt+0x3a>
 8005aba:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005abe:	d100      	bne.n	8005ac2 <__cvt+0x36>
 8005ac0:	3501      	adds	r5, #1
 8005ac2:	2302      	movs	r3, #2
 8005ac4:	e000      	b.n	8005ac8 <__cvt+0x3c>
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	aa07      	add	r2, sp, #28
 8005aca:	9204      	str	r2, [sp, #16]
 8005acc:	aa06      	add	r2, sp, #24
 8005ace:	e9cd a202 	strd	sl, r2, [sp, #8]
 8005ad2:	e9cd 3500 	strd	r3, r5, [sp]
 8005ad6:	4622      	mov	r2, r4
 8005ad8:	463b      	mov	r3, r7
 8005ada:	f000 fd05 	bl	80064e8 <_dtoa_r>
 8005ade:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005ae2:	4606      	mov	r6, r0
 8005ae4:	d102      	bne.n	8005aec <__cvt+0x60>
 8005ae6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005ae8:	07db      	lsls	r3, r3, #31
 8005aea:	d522      	bpl.n	8005b32 <__cvt+0xa6>
 8005aec:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005af0:	eb06 0905 	add.w	r9, r6, r5
 8005af4:	d110      	bne.n	8005b18 <__cvt+0x8c>
 8005af6:	7833      	ldrb	r3, [r6, #0]
 8005af8:	2b30      	cmp	r3, #48	; 0x30
 8005afa:	d10a      	bne.n	8005b12 <__cvt+0x86>
 8005afc:	2200      	movs	r2, #0
 8005afe:	2300      	movs	r3, #0
 8005b00:	4620      	mov	r0, r4
 8005b02:	4639      	mov	r1, r7
 8005b04:	f7fa ff5a 	bl	80009bc <__aeabi_dcmpeq>
 8005b08:	b918      	cbnz	r0, 8005b12 <__cvt+0x86>
 8005b0a:	f1c5 0501 	rsb	r5, r5, #1
 8005b0e:	f8ca 5000 	str.w	r5, [sl]
 8005b12:	f8da 3000 	ldr.w	r3, [sl]
 8005b16:	4499      	add	r9, r3
 8005b18:	2200      	movs	r2, #0
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	4620      	mov	r0, r4
 8005b1e:	4639      	mov	r1, r7
 8005b20:	f7fa ff4c 	bl	80009bc <__aeabi_dcmpeq>
 8005b24:	b108      	cbz	r0, 8005b2a <__cvt+0x9e>
 8005b26:	f8cd 901c 	str.w	r9, [sp, #28]
 8005b2a:	2230      	movs	r2, #48	; 0x30
 8005b2c:	9b07      	ldr	r3, [sp, #28]
 8005b2e:	454b      	cmp	r3, r9
 8005b30:	d307      	bcc.n	8005b42 <__cvt+0xb6>
 8005b32:	4630      	mov	r0, r6
 8005b34:	9b07      	ldr	r3, [sp, #28]
 8005b36:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005b38:	1b9b      	subs	r3, r3, r6
 8005b3a:	6013      	str	r3, [r2, #0]
 8005b3c:	b008      	add	sp, #32
 8005b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b42:	1c59      	adds	r1, r3, #1
 8005b44:	9107      	str	r1, [sp, #28]
 8005b46:	701a      	strb	r2, [r3, #0]
 8005b48:	e7f0      	b.n	8005b2c <__cvt+0xa0>

08005b4a <__exponent>:
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005b4e:	2900      	cmp	r1, #0
 8005b50:	f803 2b02 	strb.w	r2, [r3], #2
 8005b54:	bfb6      	itet	lt
 8005b56:	222d      	movlt	r2, #45	; 0x2d
 8005b58:	222b      	movge	r2, #43	; 0x2b
 8005b5a:	4249      	neglt	r1, r1
 8005b5c:	2909      	cmp	r1, #9
 8005b5e:	7042      	strb	r2, [r0, #1]
 8005b60:	dd2b      	ble.n	8005bba <__exponent+0x70>
 8005b62:	f10d 0407 	add.w	r4, sp, #7
 8005b66:	46a4      	mov	ip, r4
 8005b68:	270a      	movs	r7, #10
 8005b6a:	fb91 f6f7 	sdiv	r6, r1, r7
 8005b6e:	460a      	mov	r2, r1
 8005b70:	46a6      	mov	lr, r4
 8005b72:	fb07 1516 	mls	r5, r7, r6, r1
 8005b76:	2a63      	cmp	r2, #99	; 0x63
 8005b78:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005b7c:	4631      	mov	r1, r6
 8005b7e:	f104 34ff 	add.w	r4, r4, #4294967295
 8005b82:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005b86:	dcf0      	bgt.n	8005b6a <__exponent+0x20>
 8005b88:	3130      	adds	r1, #48	; 0x30
 8005b8a:	f1ae 0502 	sub.w	r5, lr, #2
 8005b8e:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005b92:	4629      	mov	r1, r5
 8005b94:	1c44      	adds	r4, r0, #1
 8005b96:	4561      	cmp	r1, ip
 8005b98:	d30a      	bcc.n	8005bb0 <__exponent+0x66>
 8005b9a:	f10d 0209 	add.w	r2, sp, #9
 8005b9e:	eba2 020e 	sub.w	r2, r2, lr
 8005ba2:	4565      	cmp	r5, ip
 8005ba4:	bf88      	it	hi
 8005ba6:	2200      	movhi	r2, #0
 8005ba8:	4413      	add	r3, r2
 8005baa:	1a18      	subs	r0, r3, r0
 8005bac:	b003      	add	sp, #12
 8005bae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005bb0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005bb4:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005bb8:	e7ed      	b.n	8005b96 <__exponent+0x4c>
 8005bba:	2330      	movs	r3, #48	; 0x30
 8005bbc:	3130      	adds	r1, #48	; 0x30
 8005bbe:	7083      	strb	r3, [r0, #2]
 8005bc0:	70c1      	strb	r1, [r0, #3]
 8005bc2:	1d03      	adds	r3, r0, #4
 8005bc4:	e7f1      	b.n	8005baa <__exponent+0x60>
	...

08005bc8 <_printf_float>:
 8005bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bcc:	b091      	sub	sp, #68	; 0x44
 8005bce:	460c      	mov	r4, r1
 8005bd0:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8005bd4:	4616      	mov	r6, r2
 8005bd6:	461f      	mov	r7, r3
 8005bd8:	4605      	mov	r5, r0
 8005bda:	f001 fa73 	bl	80070c4 <_localeconv_r>
 8005bde:	6803      	ldr	r3, [r0, #0]
 8005be0:	4618      	mov	r0, r3
 8005be2:	9309      	str	r3, [sp, #36]	; 0x24
 8005be4:	f7fa fabe 	bl	8000164 <strlen>
 8005be8:	2300      	movs	r3, #0
 8005bea:	930e      	str	r3, [sp, #56]	; 0x38
 8005bec:	f8d8 3000 	ldr.w	r3, [r8]
 8005bf0:	900a      	str	r0, [sp, #40]	; 0x28
 8005bf2:	3307      	adds	r3, #7
 8005bf4:	f023 0307 	bic.w	r3, r3, #7
 8005bf8:	f103 0208 	add.w	r2, r3, #8
 8005bfc:	f894 9018 	ldrb.w	r9, [r4, #24]
 8005c00:	f8d4 b000 	ldr.w	fp, [r4]
 8005c04:	f8c8 2000 	str.w	r2, [r8]
 8005c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c0c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005c10:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8005c14:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8005c18:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c1a:	f04f 32ff 	mov.w	r2, #4294967295
 8005c1e:	4640      	mov	r0, r8
 8005c20:	4b9c      	ldr	r3, [pc, #624]	; (8005e94 <_printf_float+0x2cc>)
 8005c22:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c24:	f7fa fefc 	bl	8000a20 <__aeabi_dcmpun>
 8005c28:	bb70      	cbnz	r0, 8005c88 <_printf_float+0xc0>
 8005c2a:	f04f 32ff 	mov.w	r2, #4294967295
 8005c2e:	4640      	mov	r0, r8
 8005c30:	4b98      	ldr	r3, [pc, #608]	; (8005e94 <_printf_float+0x2cc>)
 8005c32:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c34:	f7fa fed6 	bl	80009e4 <__aeabi_dcmple>
 8005c38:	bb30      	cbnz	r0, 8005c88 <_printf_float+0xc0>
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	4640      	mov	r0, r8
 8005c40:	4651      	mov	r1, sl
 8005c42:	f7fa fec5 	bl	80009d0 <__aeabi_dcmplt>
 8005c46:	b110      	cbz	r0, 8005c4e <_printf_float+0x86>
 8005c48:	232d      	movs	r3, #45	; 0x2d
 8005c4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005c4e:	4b92      	ldr	r3, [pc, #584]	; (8005e98 <_printf_float+0x2d0>)
 8005c50:	4892      	ldr	r0, [pc, #584]	; (8005e9c <_printf_float+0x2d4>)
 8005c52:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8005c56:	bf94      	ite	ls
 8005c58:	4698      	movls	r8, r3
 8005c5a:	4680      	movhi	r8, r0
 8005c5c:	2303      	movs	r3, #3
 8005c5e:	f04f 0a00 	mov.w	sl, #0
 8005c62:	6123      	str	r3, [r4, #16]
 8005c64:	f02b 0304 	bic.w	r3, fp, #4
 8005c68:	6023      	str	r3, [r4, #0]
 8005c6a:	4633      	mov	r3, r6
 8005c6c:	4621      	mov	r1, r4
 8005c6e:	4628      	mov	r0, r5
 8005c70:	9700      	str	r7, [sp, #0]
 8005c72:	aa0f      	add	r2, sp, #60	; 0x3c
 8005c74:	f000 f9d4 	bl	8006020 <_printf_common>
 8005c78:	3001      	adds	r0, #1
 8005c7a:	f040 8090 	bne.w	8005d9e <_printf_float+0x1d6>
 8005c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8005c82:	b011      	add	sp, #68	; 0x44
 8005c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c88:	4642      	mov	r2, r8
 8005c8a:	4653      	mov	r3, sl
 8005c8c:	4640      	mov	r0, r8
 8005c8e:	4651      	mov	r1, sl
 8005c90:	f7fa fec6 	bl	8000a20 <__aeabi_dcmpun>
 8005c94:	b148      	cbz	r0, 8005caa <_printf_float+0xe2>
 8005c96:	f1ba 0f00 	cmp.w	sl, #0
 8005c9a:	bfb8      	it	lt
 8005c9c:	232d      	movlt	r3, #45	; 0x2d
 8005c9e:	4880      	ldr	r0, [pc, #512]	; (8005ea0 <_printf_float+0x2d8>)
 8005ca0:	bfb8      	it	lt
 8005ca2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005ca6:	4b7f      	ldr	r3, [pc, #508]	; (8005ea4 <_printf_float+0x2dc>)
 8005ca8:	e7d3      	b.n	8005c52 <_printf_float+0x8a>
 8005caa:	6863      	ldr	r3, [r4, #4]
 8005cac:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005cb0:	1c5a      	adds	r2, r3, #1
 8005cb2:	d142      	bne.n	8005d3a <_printf_float+0x172>
 8005cb4:	2306      	movs	r3, #6
 8005cb6:	6063      	str	r3, [r4, #4]
 8005cb8:	2200      	movs	r2, #0
 8005cba:	9206      	str	r2, [sp, #24]
 8005cbc:	aa0e      	add	r2, sp, #56	; 0x38
 8005cbe:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005cc2:	aa0d      	add	r2, sp, #52	; 0x34
 8005cc4:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005cc8:	9203      	str	r2, [sp, #12]
 8005cca:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005cce:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005cd2:	6023      	str	r3, [r4, #0]
 8005cd4:	6863      	ldr	r3, [r4, #4]
 8005cd6:	4642      	mov	r2, r8
 8005cd8:	9300      	str	r3, [sp, #0]
 8005cda:	4628      	mov	r0, r5
 8005cdc:	4653      	mov	r3, sl
 8005cde:	910b      	str	r1, [sp, #44]	; 0x2c
 8005ce0:	f7ff fed4 	bl	8005a8c <__cvt>
 8005ce4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005ce6:	4680      	mov	r8, r0
 8005ce8:	2947      	cmp	r1, #71	; 0x47
 8005cea:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005cec:	d108      	bne.n	8005d00 <_printf_float+0x138>
 8005cee:	1cc8      	adds	r0, r1, #3
 8005cf0:	db02      	blt.n	8005cf8 <_printf_float+0x130>
 8005cf2:	6863      	ldr	r3, [r4, #4]
 8005cf4:	4299      	cmp	r1, r3
 8005cf6:	dd40      	ble.n	8005d7a <_printf_float+0x1b2>
 8005cf8:	f1a9 0902 	sub.w	r9, r9, #2
 8005cfc:	fa5f f989 	uxtb.w	r9, r9
 8005d00:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005d04:	d81f      	bhi.n	8005d46 <_printf_float+0x17e>
 8005d06:	464a      	mov	r2, r9
 8005d08:	3901      	subs	r1, #1
 8005d0a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005d0e:	910d      	str	r1, [sp, #52]	; 0x34
 8005d10:	f7ff ff1b 	bl	8005b4a <__exponent>
 8005d14:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d16:	4682      	mov	sl, r0
 8005d18:	1813      	adds	r3, r2, r0
 8005d1a:	2a01      	cmp	r2, #1
 8005d1c:	6123      	str	r3, [r4, #16]
 8005d1e:	dc02      	bgt.n	8005d26 <_printf_float+0x15e>
 8005d20:	6822      	ldr	r2, [r4, #0]
 8005d22:	07d2      	lsls	r2, r2, #31
 8005d24:	d501      	bpl.n	8005d2a <_printf_float+0x162>
 8005d26:	3301      	adds	r3, #1
 8005d28:	6123      	str	r3, [r4, #16]
 8005d2a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d09b      	beq.n	8005c6a <_printf_float+0xa2>
 8005d32:	232d      	movs	r3, #45	; 0x2d
 8005d34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d38:	e797      	b.n	8005c6a <_printf_float+0xa2>
 8005d3a:	2947      	cmp	r1, #71	; 0x47
 8005d3c:	d1bc      	bne.n	8005cb8 <_printf_float+0xf0>
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d1ba      	bne.n	8005cb8 <_printf_float+0xf0>
 8005d42:	2301      	movs	r3, #1
 8005d44:	e7b7      	b.n	8005cb6 <_printf_float+0xee>
 8005d46:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005d4a:	d118      	bne.n	8005d7e <_printf_float+0x1b6>
 8005d4c:	2900      	cmp	r1, #0
 8005d4e:	6863      	ldr	r3, [r4, #4]
 8005d50:	dd0b      	ble.n	8005d6a <_printf_float+0x1a2>
 8005d52:	6121      	str	r1, [r4, #16]
 8005d54:	b913      	cbnz	r3, 8005d5c <_printf_float+0x194>
 8005d56:	6822      	ldr	r2, [r4, #0]
 8005d58:	07d0      	lsls	r0, r2, #31
 8005d5a:	d502      	bpl.n	8005d62 <_printf_float+0x19a>
 8005d5c:	3301      	adds	r3, #1
 8005d5e:	440b      	add	r3, r1
 8005d60:	6123      	str	r3, [r4, #16]
 8005d62:	f04f 0a00 	mov.w	sl, #0
 8005d66:	65a1      	str	r1, [r4, #88]	; 0x58
 8005d68:	e7df      	b.n	8005d2a <_printf_float+0x162>
 8005d6a:	b913      	cbnz	r3, 8005d72 <_printf_float+0x1aa>
 8005d6c:	6822      	ldr	r2, [r4, #0]
 8005d6e:	07d2      	lsls	r2, r2, #31
 8005d70:	d501      	bpl.n	8005d76 <_printf_float+0x1ae>
 8005d72:	3302      	adds	r3, #2
 8005d74:	e7f4      	b.n	8005d60 <_printf_float+0x198>
 8005d76:	2301      	movs	r3, #1
 8005d78:	e7f2      	b.n	8005d60 <_printf_float+0x198>
 8005d7a:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005d7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d80:	4299      	cmp	r1, r3
 8005d82:	db05      	blt.n	8005d90 <_printf_float+0x1c8>
 8005d84:	6823      	ldr	r3, [r4, #0]
 8005d86:	6121      	str	r1, [r4, #16]
 8005d88:	07d8      	lsls	r0, r3, #31
 8005d8a:	d5ea      	bpl.n	8005d62 <_printf_float+0x19a>
 8005d8c:	1c4b      	adds	r3, r1, #1
 8005d8e:	e7e7      	b.n	8005d60 <_printf_float+0x198>
 8005d90:	2900      	cmp	r1, #0
 8005d92:	bfcc      	ite	gt
 8005d94:	2201      	movgt	r2, #1
 8005d96:	f1c1 0202 	rsble	r2, r1, #2
 8005d9a:	4413      	add	r3, r2
 8005d9c:	e7e0      	b.n	8005d60 <_printf_float+0x198>
 8005d9e:	6823      	ldr	r3, [r4, #0]
 8005da0:	055a      	lsls	r2, r3, #21
 8005da2:	d407      	bmi.n	8005db4 <_printf_float+0x1ec>
 8005da4:	6923      	ldr	r3, [r4, #16]
 8005da6:	4642      	mov	r2, r8
 8005da8:	4631      	mov	r1, r6
 8005daa:	4628      	mov	r0, r5
 8005dac:	47b8      	blx	r7
 8005dae:	3001      	adds	r0, #1
 8005db0:	d12b      	bne.n	8005e0a <_printf_float+0x242>
 8005db2:	e764      	b.n	8005c7e <_printf_float+0xb6>
 8005db4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005db8:	f240 80dd 	bls.w	8005f76 <_printf_float+0x3ae>
 8005dbc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	f7fa fdfa 	bl	80009bc <__aeabi_dcmpeq>
 8005dc8:	2800      	cmp	r0, #0
 8005dca:	d033      	beq.n	8005e34 <_printf_float+0x26c>
 8005dcc:	2301      	movs	r3, #1
 8005dce:	4631      	mov	r1, r6
 8005dd0:	4628      	mov	r0, r5
 8005dd2:	4a35      	ldr	r2, [pc, #212]	; (8005ea8 <_printf_float+0x2e0>)
 8005dd4:	47b8      	blx	r7
 8005dd6:	3001      	adds	r0, #1
 8005dd8:	f43f af51 	beq.w	8005c7e <_printf_float+0xb6>
 8005ddc:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005de0:	429a      	cmp	r2, r3
 8005de2:	db02      	blt.n	8005dea <_printf_float+0x222>
 8005de4:	6823      	ldr	r3, [r4, #0]
 8005de6:	07d8      	lsls	r0, r3, #31
 8005de8:	d50f      	bpl.n	8005e0a <_printf_float+0x242>
 8005dea:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005dee:	4631      	mov	r1, r6
 8005df0:	4628      	mov	r0, r5
 8005df2:	47b8      	blx	r7
 8005df4:	3001      	adds	r0, #1
 8005df6:	f43f af42 	beq.w	8005c7e <_printf_float+0xb6>
 8005dfa:	f04f 0800 	mov.w	r8, #0
 8005dfe:	f104 091a 	add.w	r9, r4, #26
 8005e02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e04:	3b01      	subs	r3, #1
 8005e06:	4543      	cmp	r3, r8
 8005e08:	dc09      	bgt.n	8005e1e <_printf_float+0x256>
 8005e0a:	6823      	ldr	r3, [r4, #0]
 8005e0c:	079b      	lsls	r3, r3, #30
 8005e0e:	f100 8102 	bmi.w	8006016 <_printf_float+0x44e>
 8005e12:	68e0      	ldr	r0, [r4, #12]
 8005e14:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005e16:	4298      	cmp	r0, r3
 8005e18:	bfb8      	it	lt
 8005e1a:	4618      	movlt	r0, r3
 8005e1c:	e731      	b.n	8005c82 <_printf_float+0xba>
 8005e1e:	2301      	movs	r3, #1
 8005e20:	464a      	mov	r2, r9
 8005e22:	4631      	mov	r1, r6
 8005e24:	4628      	mov	r0, r5
 8005e26:	47b8      	blx	r7
 8005e28:	3001      	adds	r0, #1
 8005e2a:	f43f af28 	beq.w	8005c7e <_printf_float+0xb6>
 8005e2e:	f108 0801 	add.w	r8, r8, #1
 8005e32:	e7e6      	b.n	8005e02 <_printf_float+0x23a>
 8005e34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	dc38      	bgt.n	8005eac <_printf_float+0x2e4>
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	4631      	mov	r1, r6
 8005e3e:	4628      	mov	r0, r5
 8005e40:	4a19      	ldr	r2, [pc, #100]	; (8005ea8 <_printf_float+0x2e0>)
 8005e42:	47b8      	blx	r7
 8005e44:	3001      	adds	r0, #1
 8005e46:	f43f af1a 	beq.w	8005c7e <_printf_float+0xb6>
 8005e4a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	d102      	bne.n	8005e58 <_printf_float+0x290>
 8005e52:	6823      	ldr	r3, [r4, #0]
 8005e54:	07d9      	lsls	r1, r3, #31
 8005e56:	d5d8      	bpl.n	8005e0a <_printf_float+0x242>
 8005e58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005e5c:	4631      	mov	r1, r6
 8005e5e:	4628      	mov	r0, r5
 8005e60:	47b8      	blx	r7
 8005e62:	3001      	adds	r0, #1
 8005e64:	f43f af0b 	beq.w	8005c7e <_printf_float+0xb6>
 8005e68:	f04f 0900 	mov.w	r9, #0
 8005e6c:	f104 0a1a 	add.w	sl, r4, #26
 8005e70:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e72:	425b      	negs	r3, r3
 8005e74:	454b      	cmp	r3, r9
 8005e76:	dc01      	bgt.n	8005e7c <_printf_float+0x2b4>
 8005e78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e7a:	e794      	b.n	8005da6 <_printf_float+0x1de>
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	4652      	mov	r2, sl
 8005e80:	4631      	mov	r1, r6
 8005e82:	4628      	mov	r0, r5
 8005e84:	47b8      	blx	r7
 8005e86:	3001      	adds	r0, #1
 8005e88:	f43f aef9 	beq.w	8005c7e <_printf_float+0xb6>
 8005e8c:	f109 0901 	add.w	r9, r9, #1
 8005e90:	e7ee      	b.n	8005e70 <_printf_float+0x2a8>
 8005e92:	bf00      	nop
 8005e94:	7fefffff 	.word	0x7fefffff
 8005e98:	0800890c 	.word	0x0800890c
 8005e9c:	08008910 	.word	0x08008910
 8005ea0:	08008918 	.word	0x08008918
 8005ea4:	08008914 	.word	0x08008914
 8005ea8:	0800891c 	.word	0x0800891c
 8005eac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005eae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005eb0:	429a      	cmp	r2, r3
 8005eb2:	bfa8      	it	ge
 8005eb4:	461a      	movge	r2, r3
 8005eb6:	2a00      	cmp	r2, #0
 8005eb8:	4691      	mov	r9, r2
 8005eba:	dc37      	bgt.n	8005f2c <_printf_float+0x364>
 8005ebc:	f04f 0b00 	mov.w	fp, #0
 8005ec0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ec4:	f104 021a 	add.w	r2, r4, #26
 8005ec8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005ecc:	ebaa 0309 	sub.w	r3, sl, r9
 8005ed0:	455b      	cmp	r3, fp
 8005ed2:	dc33      	bgt.n	8005f3c <_printf_float+0x374>
 8005ed4:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005ed8:	429a      	cmp	r2, r3
 8005eda:	db3b      	blt.n	8005f54 <_printf_float+0x38c>
 8005edc:	6823      	ldr	r3, [r4, #0]
 8005ede:	07da      	lsls	r2, r3, #31
 8005ee0:	d438      	bmi.n	8005f54 <_printf_float+0x38c>
 8005ee2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ee4:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005ee6:	eba3 020a 	sub.w	r2, r3, sl
 8005eea:	eba3 0901 	sub.w	r9, r3, r1
 8005eee:	4591      	cmp	r9, r2
 8005ef0:	bfa8      	it	ge
 8005ef2:	4691      	movge	r9, r2
 8005ef4:	f1b9 0f00 	cmp.w	r9, #0
 8005ef8:	dc34      	bgt.n	8005f64 <_printf_float+0x39c>
 8005efa:	f04f 0800 	mov.w	r8, #0
 8005efe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f02:	f104 0a1a 	add.w	sl, r4, #26
 8005f06:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005f0a:	1a9b      	subs	r3, r3, r2
 8005f0c:	eba3 0309 	sub.w	r3, r3, r9
 8005f10:	4543      	cmp	r3, r8
 8005f12:	f77f af7a 	ble.w	8005e0a <_printf_float+0x242>
 8005f16:	2301      	movs	r3, #1
 8005f18:	4652      	mov	r2, sl
 8005f1a:	4631      	mov	r1, r6
 8005f1c:	4628      	mov	r0, r5
 8005f1e:	47b8      	blx	r7
 8005f20:	3001      	adds	r0, #1
 8005f22:	f43f aeac 	beq.w	8005c7e <_printf_float+0xb6>
 8005f26:	f108 0801 	add.w	r8, r8, #1
 8005f2a:	e7ec      	b.n	8005f06 <_printf_float+0x33e>
 8005f2c:	4613      	mov	r3, r2
 8005f2e:	4631      	mov	r1, r6
 8005f30:	4642      	mov	r2, r8
 8005f32:	4628      	mov	r0, r5
 8005f34:	47b8      	blx	r7
 8005f36:	3001      	adds	r0, #1
 8005f38:	d1c0      	bne.n	8005ebc <_printf_float+0x2f4>
 8005f3a:	e6a0      	b.n	8005c7e <_printf_float+0xb6>
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	4631      	mov	r1, r6
 8005f40:	4628      	mov	r0, r5
 8005f42:	920b      	str	r2, [sp, #44]	; 0x2c
 8005f44:	47b8      	blx	r7
 8005f46:	3001      	adds	r0, #1
 8005f48:	f43f ae99 	beq.w	8005c7e <_printf_float+0xb6>
 8005f4c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005f4e:	f10b 0b01 	add.w	fp, fp, #1
 8005f52:	e7b9      	b.n	8005ec8 <_printf_float+0x300>
 8005f54:	4631      	mov	r1, r6
 8005f56:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f5a:	4628      	mov	r0, r5
 8005f5c:	47b8      	blx	r7
 8005f5e:	3001      	adds	r0, #1
 8005f60:	d1bf      	bne.n	8005ee2 <_printf_float+0x31a>
 8005f62:	e68c      	b.n	8005c7e <_printf_float+0xb6>
 8005f64:	464b      	mov	r3, r9
 8005f66:	4631      	mov	r1, r6
 8005f68:	4628      	mov	r0, r5
 8005f6a:	eb08 020a 	add.w	r2, r8, sl
 8005f6e:	47b8      	blx	r7
 8005f70:	3001      	adds	r0, #1
 8005f72:	d1c2      	bne.n	8005efa <_printf_float+0x332>
 8005f74:	e683      	b.n	8005c7e <_printf_float+0xb6>
 8005f76:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005f78:	2a01      	cmp	r2, #1
 8005f7a:	dc01      	bgt.n	8005f80 <_printf_float+0x3b8>
 8005f7c:	07db      	lsls	r3, r3, #31
 8005f7e:	d537      	bpl.n	8005ff0 <_printf_float+0x428>
 8005f80:	2301      	movs	r3, #1
 8005f82:	4642      	mov	r2, r8
 8005f84:	4631      	mov	r1, r6
 8005f86:	4628      	mov	r0, r5
 8005f88:	47b8      	blx	r7
 8005f8a:	3001      	adds	r0, #1
 8005f8c:	f43f ae77 	beq.w	8005c7e <_printf_float+0xb6>
 8005f90:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f94:	4631      	mov	r1, r6
 8005f96:	4628      	mov	r0, r5
 8005f98:	47b8      	blx	r7
 8005f9a:	3001      	adds	r0, #1
 8005f9c:	f43f ae6f 	beq.w	8005c7e <_printf_float+0xb6>
 8005fa0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	f7fa fd08 	bl	80009bc <__aeabi_dcmpeq>
 8005fac:	b9d8      	cbnz	r0, 8005fe6 <_printf_float+0x41e>
 8005fae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fb0:	f108 0201 	add.w	r2, r8, #1
 8005fb4:	3b01      	subs	r3, #1
 8005fb6:	4631      	mov	r1, r6
 8005fb8:	4628      	mov	r0, r5
 8005fba:	47b8      	blx	r7
 8005fbc:	3001      	adds	r0, #1
 8005fbe:	d10e      	bne.n	8005fde <_printf_float+0x416>
 8005fc0:	e65d      	b.n	8005c7e <_printf_float+0xb6>
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	464a      	mov	r2, r9
 8005fc6:	4631      	mov	r1, r6
 8005fc8:	4628      	mov	r0, r5
 8005fca:	47b8      	blx	r7
 8005fcc:	3001      	adds	r0, #1
 8005fce:	f43f ae56 	beq.w	8005c7e <_printf_float+0xb6>
 8005fd2:	f108 0801 	add.w	r8, r8, #1
 8005fd6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005fd8:	3b01      	subs	r3, #1
 8005fda:	4543      	cmp	r3, r8
 8005fdc:	dcf1      	bgt.n	8005fc2 <_printf_float+0x3fa>
 8005fde:	4653      	mov	r3, sl
 8005fe0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005fe4:	e6e0      	b.n	8005da8 <_printf_float+0x1e0>
 8005fe6:	f04f 0800 	mov.w	r8, #0
 8005fea:	f104 091a 	add.w	r9, r4, #26
 8005fee:	e7f2      	b.n	8005fd6 <_printf_float+0x40e>
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	4642      	mov	r2, r8
 8005ff4:	e7df      	b.n	8005fb6 <_printf_float+0x3ee>
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	464a      	mov	r2, r9
 8005ffa:	4631      	mov	r1, r6
 8005ffc:	4628      	mov	r0, r5
 8005ffe:	47b8      	blx	r7
 8006000:	3001      	adds	r0, #1
 8006002:	f43f ae3c 	beq.w	8005c7e <_printf_float+0xb6>
 8006006:	f108 0801 	add.w	r8, r8, #1
 800600a:	68e3      	ldr	r3, [r4, #12]
 800600c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800600e:	1a5b      	subs	r3, r3, r1
 8006010:	4543      	cmp	r3, r8
 8006012:	dcf0      	bgt.n	8005ff6 <_printf_float+0x42e>
 8006014:	e6fd      	b.n	8005e12 <_printf_float+0x24a>
 8006016:	f04f 0800 	mov.w	r8, #0
 800601a:	f104 0919 	add.w	r9, r4, #25
 800601e:	e7f4      	b.n	800600a <_printf_float+0x442>

08006020 <_printf_common>:
 8006020:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006024:	4616      	mov	r6, r2
 8006026:	4699      	mov	r9, r3
 8006028:	688a      	ldr	r2, [r1, #8]
 800602a:	690b      	ldr	r3, [r1, #16]
 800602c:	4607      	mov	r7, r0
 800602e:	4293      	cmp	r3, r2
 8006030:	bfb8      	it	lt
 8006032:	4613      	movlt	r3, r2
 8006034:	6033      	str	r3, [r6, #0]
 8006036:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800603a:	460c      	mov	r4, r1
 800603c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006040:	b10a      	cbz	r2, 8006046 <_printf_common+0x26>
 8006042:	3301      	adds	r3, #1
 8006044:	6033      	str	r3, [r6, #0]
 8006046:	6823      	ldr	r3, [r4, #0]
 8006048:	0699      	lsls	r1, r3, #26
 800604a:	bf42      	ittt	mi
 800604c:	6833      	ldrmi	r3, [r6, #0]
 800604e:	3302      	addmi	r3, #2
 8006050:	6033      	strmi	r3, [r6, #0]
 8006052:	6825      	ldr	r5, [r4, #0]
 8006054:	f015 0506 	ands.w	r5, r5, #6
 8006058:	d106      	bne.n	8006068 <_printf_common+0x48>
 800605a:	f104 0a19 	add.w	sl, r4, #25
 800605e:	68e3      	ldr	r3, [r4, #12]
 8006060:	6832      	ldr	r2, [r6, #0]
 8006062:	1a9b      	subs	r3, r3, r2
 8006064:	42ab      	cmp	r3, r5
 8006066:	dc28      	bgt.n	80060ba <_printf_common+0x9a>
 8006068:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800606c:	1e13      	subs	r3, r2, #0
 800606e:	6822      	ldr	r2, [r4, #0]
 8006070:	bf18      	it	ne
 8006072:	2301      	movne	r3, #1
 8006074:	0692      	lsls	r2, r2, #26
 8006076:	d42d      	bmi.n	80060d4 <_printf_common+0xb4>
 8006078:	4649      	mov	r1, r9
 800607a:	4638      	mov	r0, r7
 800607c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006080:	47c0      	blx	r8
 8006082:	3001      	adds	r0, #1
 8006084:	d020      	beq.n	80060c8 <_printf_common+0xa8>
 8006086:	6823      	ldr	r3, [r4, #0]
 8006088:	68e5      	ldr	r5, [r4, #12]
 800608a:	f003 0306 	and.w	r3, r3, #6
 800608e:	2b04      	cmp	r3, #4
 8006090:	bf18      	it	ne
 8006092:	2500      	movne	r5, #0
 8006094:	6832      	ldr	r2, [r6, #0]
 8006096:	f04f 0600 	mov.w	r6, #0
 800609a:	68a3      	ldr	r3, [r4, #8]
 800609c:	bf08      	it	eq
 800609e:	1aad      	subeq	r5, r5, r2
 80060a0:	6922      	ldr	r2, [r4, #16]
 80060a2:	bf08      	it	eq
 80060a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80060a8:	4293      	cmp	r3, r2
 80060aa:	bfc4      	itt	gt
 80060ac:	1a9b      	subgt	r3, r3, r2
 80060ae:	18ed      	addgt	r5, r5, r3
 80060b0:	341a      	adds	r4, #26
 80060b2:	42b5      	cmp	r5, r6
 80060b4:	d11a      	bne.n	80060ec <_printf_common+0xcc>
 80060b6:	2000      	movs	r0, #0
 80060b8:	e008      	b.n	80060cc <_printf_common+0xac>
 80060ba:	2301      	movs	r3, #1
 80060bc:	4652      	mov	r2, sl
 80060be:	4649      	mov	r1, r9
 80060c0:	4638      	mov	r0, r7
 80060c2:	47c0      	blx	r8
 80060c4:	3001      	adds	r0, #1
 80060c6:	d103      	bne.n	80060d0 <_printf_common+0xb0>
 80060c8:	f04f 30ff 	mov.w	r0, #4294967295
 80060cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060d0:	3501      	adds	r5, #1
 80060d2:	e7c4      	b.n	800605e <_printf_common+0x3e>
 80060d4:	2030      	movs	r0, #48	; 0x30
 80060d6:	18e1      	adds	r1, r4, r3
 80060d8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80060dc:	1c5a      	adds	r2, r3, #1
 80060de:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80060e2:	4422      	add	r2, r4
 80060e4:	3302      	adds	r3, #2
 80060e6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80060ea:	e7c5      	b.n	8006078 <_printf_common+0x58>
 80060ec:	2301      	movs	r3, #1
 80060ee:	4622      	mov	r2, r4
 80060f0:	4649      	mov	r1, r9
 80060f2:	4638      	mov	r0, r7
 80060f4:	47c0      	blx	r8
 80060f6:	3001      	adds	r0, #1
 80060f8:	d0e6      	beq.n	80060c8 <_printf_common+0xa8>
 80060fa:	3601      	adds	r6, #1
 80060fc:	e7d9      	b.n	80060b2 <_printf_common+0x92>
	...

08006100 <_printf_i>:
 8006100:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006104:	7e0f      	ldrb	r7, [r1, #24]
 8006106:	4691      	mov	r9, r2
 8006108:	2f78      	cmp	r7, #120	; 0x78
 800610a:	4680      	mov	r8, r0
 800610c:	460c      	mov	r4, r1
 800610e:	469a      	mov	sl, r3
 8006110:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006112:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006116:	d807      	bhi.n	8006128 <_printf_i+0x28>
 8006118:	2f62      	cmp	r7, #98	; 0x62
 800611a:	d80a      	bhi.n	8006132 <_printf_i+0x32>
 800611c:	2f00      	cmp	r7, #0
 800611e:	f000 80d9 	beq.w	80062d4 <_printf_i+0x1d4>
 8006122:	2f58      	cmp	r7, #88	; 0x58
 8006124:	f000 80a4 	beq.w	8006270 <_printf_i+0x170>
 8006128:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800612c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006130:	e03a      	b.n	80061a8 <_printf_i+0xa8>
 8006132:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006136:	2b15      	cmp	r3, #21
 8006138:	d8f6      	bhi.n	8006128 <_printf_i+0x28>
 800613a:	a101      	add	r1, pc, #4	; (adr r1, 8006140 <_printf_i+0x40>)
 800613c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006140:	08006199 	.word	0x08006199
 8006144:	080061ad 	.word	0x080061ad
 8006148:	08006129 	.word	0x08006129
 800614c:	08006129 	.word	0x08006129
 8006150:	08006129 	.word	0x08006129
 8006154:	08006129 	.word	0x08006129
 8006158:	080061ad 	.word	0x080061ad
 800615c:	08006129 	.word	0x08006129
 8006160:	08006129 	.word	0x08006129
 8006164:	08006129 	.word	0x08006129
 8006168:	08006129 	.word	0x08006129
 800616c:	080062bb 	.word	0x080062bb
 8006170:	080061dd 	.word	0x080061dd
 8006174:	0800629d 	.word	0x0800629d
 8006178:	08006129 	.word	0x08006129
 800617c:	08006129 	.word	0x08006129
 8006180:	080062dd 	.word	0x080062dd
 8006184:	08006129 	.word	0x08006129
 8006188:	080061dd 	.word	0x080061dd
 800618c:	08006129 	.word	0x08006129
 8006190:	08006129 	.word	0x08006129
 8006194:	080062a5 	.word	0x080062a5
 8006198:	682b      	ldr	r3, [r5, #0]
 800619a:	1d1a      	adds	r2, r3, #4
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	602a      	str	r2, [r5, #0]
 80061a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80061a4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80061a8:	2301      	movs	r3, #1
 80061aa:	e0a4      	b.n	80062f6 <_printf_i+0x1f6>
 80061ac:	6820      	ldr	r0, [r4, #0]
 80061ae:	6829      	ldr	r1, [r5, #0]
 80061b0:	0606      	lsls	r6, r0, #24
 80061b2:	f101 0304 	add.w	r3, r1, #4
 80061b6:	d50a      	bpl.n	80061ce <_printf_i+0xce>
 80061b8:	680e      	ldr	r6, [r1, #0]
 80061ba:	602b      	str	r3, [r5, #0]
 80061bc:	2e00      	cmp	r6, #0
 80061be:	da03      	bge.n	80061c8 <_printf_i+0xc8>
 80061c0:	232d      	movs	r3, #45	; 0x2d
 80061c2:	4276      	negs	r6, r6
 80061c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061c8:	230a      	movs	r3, #10
 80061ca:	485e      	ldr	r0, [pc, #376]	; (8006344 <_printf_i+0x244>)
 80061cc:	e019      	b.n	8006202 <_printf_i+0x102>
 80061ce:	680e      	ldr	r6, [r1, #0]
 80061d0:	f010 0f40 	tst.w	r0, #64	; 0x40
 80061d4:	602b      	str	r3, [r5, #0]
 80061d6:	bf18      	it	ne
 80061d8:	b236      	sxthne	r6, r6
 80061da:	e7ef      	b.n	80061bc <_printf_i+0xbc>
 80061dc:	682b      	ldr	r3, [r5, #0]
 80061de:	6820      	ldr	r0, [r4, #0]
 80061e0:	1d19      	adds	r1, r3, #4
 80061e2:	6029      	str	r1, [r5, #0]
 80061e4:	0601      	lsls	r1, r0, #24
 80061e6:	d501      	bpl.n	80061ec <_printf_i+0xec>
 80061e8:	681e      	ldr	r6, [r3, #0]
 80061ea:	e002      	b.n	80061f2 <_printf_i+0xf2>
 80061ec:	0646      	lsls	r6, r0, #25
 80061ee:	d5fb      	bpl.n	80061e8 <_printf_i+0xe8>
 80061f0:	881e      	ldrh	r6, [r3, #0]
 80061f2:	2f6f      	cmp	r7, #111	; 0x6f
 80061f4:	bf0c      	ite	eq
 80061f6:	2308      	moveq	r3, #8
 80061f8:	230a      	movne	r3, #10
 80061fa:	4852      	ldr	r0, [pc, #328]	; (8006344 <_printf_i+0x244>)
 80061fc:	2100      	movs	r1, #0
 80061fe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006202:	6865      	ldr	r5, [r4, #4]
 8006204:	2d00      	cmp	r5, #0
 8006206:	bfa8      	it	ge
 8006208:	6821      	ldrge	r1, [r4, #0]
 800620a:	60a5      	str	r5, [r4, #8]
 800620c:	bfa4      	itt	ge
 800620e:	f021 0104 	bicge.w	r1, r1, #4
 8006212:	6021      	strge	r1, [r4, #0]
 8006214:	b90e      	cbnz	r6, 800621a <_printf_i+0x11a>
 8006216:	2d00      	cmp	r5, #0
 8006218:	d04d      	beq.n	80062b6 <_printf_i+0x1b6>
 800621a:	4615      	mov	r5, r2
 800621c:	fbb6 f1f3 	udiv	r1, r6, r3
 8006220:	fb03 6711 	mls	r7, r3, r1, r6
 8006224:	5dc7      	ldrb	r7, [r0, r7]
 8006226:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800622a:	4637      	mov	r7, r6
 800622c:	42bb      	cmp	r3, r7
 800622e:	460e      	mov	r6, r1
 8006230:	d9f4      	bls.n	800621c <_printf_i+0x11c>
 8006232:	2b08      	cmp	r3, #8
 8006234:	d10b      	bne.n	800624e <_printf_i+0x14e>
 8006236:	6823      	ldr	r3, [r4, #0]
 8006238:	07de      	lsls	r6, r3, #31
 800623a:	d508      	bpl.n	800624e <_printf_i+0x14e>
 800623c:	6923      	ldr	r3, [r4, #16]
 800623e:	6861      	ldr	r1, [r4, #4]
 8006240:	4299      	cmp	r1, r3
 8006242:	bfde      	ittt	le
 8006244:	2330      	movle	r3, #48	; 0x30
 8006246:	f805 3c01 	strble.w	r3, [r5, #-1]
 800624a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800624e:	1b52      	subs	r2, r2, r5
 8006250:	6122      	str	r2, [r4, #16]
 8006252:	464b      	mov	r3, r9
 8006254:	4621      	mov	r1, r4
 8006256:	4640      	mov	r0, r8
 8006258:	f8cd a000 	str.w	sl, [sp]
 800625c:	aa03      	add	r2, sp, #12
 800625e:	f7ff fedf 	bl	8006020 <_printf_common>
 8006262:	3001      	adds	r0, #1
 8006264:	d14c      	bne.n	8006300 <_printf_i+0x200>
 8006266:	f04f 30ff 	mov.w	r0, #4294967295
 800626a:	b004      	add	sp, #16
 800626c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006270:	4834      	ldr	r0, [pc, #208]	; (8006344 <_printf_i+0x244>)
 8006272:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006276:	6829      	ldr	r1, [r5, #0]
 8006278:	6823      	ldr	r3, [r4, #0]
 800627a:	f851 6b04 	ldr.w	r6, [r1], #4
 800627e:	6029      	str	r1, [r5, #0]
 8006280:	061d      	lsls	r5, r3, #24
 8006282:	d514      	bpl.n	80062ae <_printf_i+0x1ae>
 8006284:	07df      	lsls	r7, r3, #31
 8006286:	bf44      	itt	mi
 8006288:	f043 0320 	orrmi.w	r3, r3, #32
 800628c:	6023      	strmi	r3, [r4, #0]
 800628e:	b91e      	cbnz	r6, 8006298 <_printf_i+0x198>
 8006290:	6823      	ldr	r3, [r4, #0]
 8006292:	f023 0320 	bic.w	r3, r3, #32
 8006296:	6023      	str	r3, [r4, #0]
 8006298:	2310      	movs	r3, #16
 800629a:	e7af      	b.n	80061fc <_printf_i+0xfc>
 800629c:	6823      	ldr	r3, [r4, #0]
 800629e:	f043 0320 	orr.w	r3, r3, #32
 80062a2:	6023      	str	r3, [r4, #0]
 80062a4:	2378      	movs	r3, #120	; 0x78
 80062a6:	4828      	ldr	r0, [pc, #160]	; (8006348 <_printf_i+0x248>)
 80062a8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80062ac:	e7e3      	b.n	8006276 <_printf_i+0x176>
 80062ae:	0659      	lsls	r1, r3, #25
 80062b0:	bf48      	it	mi
 80062b2:	b2b6      	uxthmi	r6, r6
 80062b4:	e7e6      	b.n	8006284 <_printf_i+0x184>
 80062b6:	4615      	mov	r5, r2
 80062b8:	e7bb      	b.n	8006232 <_printf_i+0x132>
 80062ba:	682b      	ldr	r3, [r5, #0]
 80062bc:	6826      	ldr	r6, [r4, #0]
 80062be:	1d18      	adds	r0, r3, #4
 80062c0:	6961      	ldr	r1, [r4, #20]
 80062c2:	6028      	str	r0, [r5, #0]
 80062c4:	0635      	lsls	r5, r6, #24
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	d501      	bpl.n	80062ce <_printf_i+0x1ce>
 80062ca:	6019      	str	r1, [r3, #0]
 80062cc:	e002      	b.n	80062d4 <_printf_i+0x1d4>
 80062ce:	0670      	lsls	r0, r6, #25
 80062d0:	d5fb      	bpl.n	80062ca <_printf_i+0x1ca>
 80062d2:	8019      	strh	r1, [r3, #0]
 80062d4:	2300      	movs	r3, #0
 80062d6:	4615      	mov	r5, r2
 80062d8:	6123      	str	r3, [r4, #16]
 80062da:	e7ba      	b.n	8006252 <_printf_i+0x152>
 80062dc:	682b      	ldr	r3, [r5, #0]
 80062de:	2100      	movs	r1, #0
 80062e0:	1d1a      	adds	r2, r3, #4
 80062e2:	602a      	str	r2, [r5, #0]
 80062e4:	681d      	ldr	r5, [r3, #0]
 80062e6:	6862      	ldr	r2, [r4, #4]
 80062e8:	4628      	mov	r0, r5
 80062ea:	f000 fef7 	bl	80070dc <memchr>
 80062ee:	b108      	cbz	r0, 80062f4 <_printf_i+0x1f4>
 80062f0:	1b40      	subs	r0, r0, r5
 80062f2:	6060      	str	r0, [r4, #4]
 80062f4:	6863      	ldr	r3, [r4, #4]
 80062f6:	6123      	str	r3, [r4, #16]
 80062f8:	2300      	movs	r3, #0
 80062fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80062fe:	e7a8      	b.n	8006252 <_printf_i+0x152>
 8006300:	462a      	mov	r2, r5
 8006302:	4649      	mov	r1, r9
 8006304:	4640      	mov	r0, r8
 8006306:	6923      	ldr	r3, [r4, #16]
 8006308:	47d0      	blx	sl
 800630a:	3001      	adds	r0, #1
 800630c:	d0ab      	beq.n	8006266 <_printf_i+0x166>
 800630e:	6823      	ldr	r3, [r4, #0]
 8006310:	079b      	lsls	r3, r3, #30
 8006312:	d413      	bmi.n	800633c <_printf_i+0x23c>
 8006314:	68e0      	ldr	r0, [r4, #12]
 8006316:	9b03      	ldr	r3, [sp, #12]
 8006318:	4298      	cmp	r0, r3
 800631a:	bfb8      	it	lt
 800631c:	4618      	movlt	r0, r3
 800631e:	e7a4      	b.n	800626a <_printf_i+0x16a>
 8006320:	2301      	movs	r3, #1
 8006322:	4632      	mov	r2, r6
 8006324:	4649      	mov	r1, r9
 8006326:	4640      	mov	r0, r8
 8006328:	47d0      	blx	sl
 800632a:	3001      	adds	r0, #1
 800632c:	d09b      	beq.n	8006266 <_printf_i+0x166>
 800632e:	3501      	adds	r5, #1
 8006330:	68e3      	ldr	r3, [r4, #12]
 8006332:	9903      	ldr	r1, [sp, #12]
 8006334:	1a5b      	subs	r3, r3, r1
 8006336:	42ab      	cmp	r3, r5
 8006338:	dcf2      	bgt.n	8006320 <_printf_i+0x220>
 800633a:	e7eb      	b.n	8006314 <_printf_i+0x214>
 800633c:	2500      	movs	r5, #0
 800633e:	f104 0619 	add.w	r6, r4, #25
 8006342:	e7f5      	b.n	8006330 <_printf_i+0x230>
 8006344:	0800891e 	.word	0x0800891e
 8006348:	0800892f 	.word	0x0800892f

0800634c <siprintf>:
 800634c:	b40e      	push	{r1, r2, r3}
 800634e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006352:	b500      	push	{lr}
 8006354:	b09c      	sub	sp, #112	; 0x70
 8006356:	ab1d      	add	r3, sp, #116	; 0x74
 8006358:	9002      	str	r0, [sp, #8]
 800635a:	9006      	str	r0, [sp, #24]
 800635c:	9107      	str	r1, [sp, #28]
 800635e:	9104      	str	r1, [sp, #16]
 8006360:	4808      	ldr	r0, [pc, #32]	; (8006384 <siprintf+0x38>)
 8006362:	4909      	ldr	r1, [pc, #36]	; (8006388 <siprintf+0x3c>)
 8006364:	f853 2b04 	ldr.w	r2, [r3], #4
 8006368:	9105      	str	r1, [sp, #20]
 800636a:	6800      	ldr	r0, [r0, #0]
 800636c:	a902      	add	r1, sp, #8
 800636e:	9301      	str	r3, [sp, #4]
 8006370:	f001 fb9e 	bl	8007ab0 <_svfiprintf_r>
 8006374:	2200      	movs	r2, #0
 8006376:	9b02      	ldr	r3, [sp, #8]
 8006378:	701a      	strb	r2, [r3, #0]
 800637a:	b01c      	add	sp, #112	; 0x70
 800637c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006380:	b003      	add	sp, #12
 8006382:	4770      	bx	lr
 8006384:	2000002c 	.word	0x2000002c
 8006388:	ffff0208 	.word	0xffff0208

0800638c <strcat>:
 800638c:	4602      	mov	r2, r0
 800638e:	b510      	push	{r4, lr}
 8006390:	7814      	ldrb	r4, [r2, #0]
 8006392:	4613      	mov	r3, r2
 8006394:	3201      	adds	r2, #1
 8006396:	2c00      	cmp	r4, #0
 8006398:	d1fa      	bne.n	8006390 <strcat+0x4>
 800639a:	3b01      	subs	r3, #1
 800639c:	f811 2b01 	ldrb.w	r2, [r1], #1
 80063a0:	f803 2f01 	strb.w	r2, [r3, #1]!
 80063a4:	2a00      	cmp	r2, #0
 80063a6:	d1f9      	bne.n	800639c <strcat+0x10>
 80063a8:	bd10      	pop	{r4, pc}

080063aa <strncpy>:
 80063aa:	4603      	mov	r3, r0
 80063ac:	b510      	push	{r4, lr}
 80063ae:	3901      	subs	r1, #1
 80063b0:	b132      	cbz	r2, 80063c0 <strncpy+0x16>
 80063b2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80063b6:	3a01      	subs	r2, #1
 80063b8:	f803 4b01 	strb.w	r4, [r3], #1
 80063bc:	2c00      	cmp	r4, #0
 80063be:	d1f7      	bne.n	80063b0 <strncpy+0x6>
 80063c0:	2100      	movs	r1, #0
 80063c2:	441a      	add	r2, r3
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d100      	bne.n	80063ca <strncpy+0x20>
 80063c8:	bd10      	pop	{r4, pc}
 80063ca:	f803 1b01 	strb.w	r1, [r3], #1
 80063ce:	e7f9      	b.n	80063c4 <strncpy+0x1a>

080063d0 <quorem>:
 80063d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063d4:	6903      	ldr	r3, [r0, #16]
 80063d6:	690c      	ldr	r4, [r1, #16]
 80063d8:	4607      	mov	r7, r0
 80063da:	42a3      	cmp	r3, r4
 80063dc:	f2c0 8082 	blt.w	80064e4 <quorem+0x114>
 80063e0:	3c01      	subs	r4, #1
 80063e2:	f100 0514 	add.w	r5, r0, #20
 80063e6:	f101 0814 	add.w	r8, r1, #20
 80063ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063ee:	9301      	str	r3, [sp, #4]
 80063f0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80063f4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063f8:	3301      	adds	r3, #1
 80063fa:	429a      	cmp	r2, r3
 80063fc:	fbb2 f6f3 	udiv	r6, r2, r3
 8006400:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006404:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006408:	d331      	bcc.n	800646e <quorem+0x9e>
 800640a:	f04f 0e00 	mov.w	lr, #0
 800640e:	4640      	mov	r0, r8
 8006410:	46ac      	mov	ip, r5
 8006412:	46f2      	mov	sl, lr
 8006414:	f850 2b04 	ldr.w	r2, [r0], #4
 8006418:	b293      	uxth	r3, r2
 800641a:	fb06 e303 	mla	r3, r6, r3, lr
 800641e:	0c12      	lsrs	r2, r2, #16
 8006420:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006424:	b29b      	uxth	r3, r3
 8006426:	fb06 e202 	mla	r2, r6, r2, lr
 800642a:	ebaa 0303 	sub.w	r3, sl, r3
 800642e:	f8dc a000 	ldr.w	sl, [ip]
 8006432:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006436:	fa1f fa8a 	uxth.w	sl, sl
 800643a:	4453      	add	r3, sl
 800643c:	f8dc a000 	ldr.w	sl, [ip]
 8006440:	b292      	uxth	r2, r2
 8006442:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006446:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800644a:	b29b      	uxth	r3, r3
 800644c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006450:	4581      	cmp	r9, r0
 8006452:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006456:	f84c 3b04 	str.w	r3, [ip], #4
 800645a:	d2db      	bcs.n	8006414 <quorem+0x44>
 800645c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006460:	b92b      	cbnz	r3, 800646e <quorem+0x9e>
 8006462:	9b01      	ldr	r3, [sp, #4]
 8006464:	3b04      	subs	r3, #4
 8006466:	429d      	cmp	r5, r3
 8006468:	461a      	mov	r2, r3
 800646a:	d32f      	bcc.n	80064cc <quorem+0xfc>
 800646c:	613c      	str	r4, [r7, #16]
 800646e:	4638      	mov	r0, r7
 8006470:	f001 f8ce 	bl	8007610 <__mcmp>
 8006474:	2800      	cmp	r0, #0
 8006476:	db25      	blt.n	80064c4 <quorem+0xf4>
 8006478:	4628      	mov	r0, r5
 800647a:	f04f 0c00 	mov.w	ip, #0
 800647e:	3601      	adds	r6, #1
 8006480:	f858 1b04 	ldr.w	r1, [r8], #4
 8006484:	f8d0 e000 	ldr.w	lr, [r0]
 8006488:	b28b      	uxth	r3, r1
 800648a:	ebac 0303 	sub.w	r3, ip, r3
 800648e:	fa1f f28e 	uxth.w	r2, lr
 8006492:	4413      	add	r3, r2
 8006494:	0c0a      	lsrs	r2, r1, #16
 8006496:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800649a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800649e:	b29b      	uxth	r3, r3
 80064a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80064a4:	45c1      	cmp	r9, r8
 80064a6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80064aa:	f840 3b04 	str.w	r3, [r0], #4
 80064ae:	d2e7      	bcs.n	8006480 <quorem+0xb0>
 80064b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80064b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80064b8:	b922      	cbnz	r2, 80064c4 <quorem+0xf4>
 80064ba:	3b04      	subs	r3, #4
 80064bc:	429d      	cmp	r5, r3
 80064be:	461a      	mov	r2, r3
 80064c0:	d30a      	bcc.n	80064d8 <quorem+0x108>
 80064c2:	613c      	str	r4, [r7, #16]
 80064c4:	4630      	mov	r0, r6
 80064c6:	b003      	add	sp, #12
 80064c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80064cc:	6812      	ldr	r2, [r2, #0]
 80064ce:	3b04      	subs	r3, #4
 80064d0:	2a00      	cmp	r2, #0
 80064d2:	d1cb      	bne.n	800646c <quorem+0x9c>
 80064d4:	3c01      	subs	r4, #1
 80064d6:	e7c6      	b.n	8006466 <quorem+0x96>
 80064d8:	6812      	ldr	r2, [r2, #0]
 80064da:	3b04      	subs	r3, #4
 80064dc:	2a00      	cmp	r2, #0
 80064de:	d1f0      	bne.n	80064c2 <quorem+0xf2>
 80064e0:	3c01      	subs	r4, #1
 80064e2:	e7eb      	b.n	80064bc <quorem+0xec>
 80064e4:	2000      	movs	r0, #0
 80064e6:	e7ee      	b.n	80064c6 <quorem+0xf6>

080064e8 <_dtoa_r>:
 80064e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ec:	4616      	mov	r6, r2
 80064ee:	461f      	mov	r7, r3
 80064f0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80064f2:	b099      	sub	sp, #100	; 0x64
 80064f4:	4605      	mov	r5, r0
 80064f6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80064fa:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80064fe:	b974      	cbnz	r4, 800651e <_dtoa_r+0x36>
 8006500:	2010      	movs	r0, #16
 8006502:	f000 fde3 	bl	80070cc <malloc>
 8006506:	4602      	mov	r2, r0
 8006508:	6268      	str	r0, [r5, #36]	; 0x24
 800650a:	b920      	cbnz	r0, 8006516 <_dtoa_r+0x2e>
 800650c:	21ea      	movs	r1, #234	; 0xea
 800650e:	4ba8      	ldr	r3, [pc, #672]	; (80067b0 <_dtoa_r+0x2c8>)
 8006510:	48a8      	ldr	r0, [pc, #672]	; (80067b4 <_dtoa_r+0x2cc>)
 8006512:	f001 fbdd 	bl	8007cd0 <__assert_func>
 8006516:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800651a:	6004      	str	r4, [r0, #0]
 800651c:	60c4      	str	r4, [r0, #12]
 800651e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006520:	6819      	ldr	r1, [r3, #0]
 8006522:	b151      	cbz	r1, 800653a <_dtoa_r+0x52>
 8006524:	685a      	ldr	r2, [r3, #4]
 8006526:	2301      	movs	r3, #1
 8006528:	4093      	lsls	r3, r2
 800652a:	604a      	str	r2, [r1, #4]
 800652c:	608b      	str	r3, [r1, #8]
 800652e:	4628      	mov	r0, r5
 8006530:	f000 fe30 	bl	8007194 <_Bfree>
 8006534:	2200      	movs	r2, #0
 8006536:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006538:	601a      	str	r2, [r3, #0]
 800653a:	1e3b      	subs	r3, r7, #0
 800653c:	bfaf      	iteee	ge
 800653e:	2300      	movge	r3, #0
 8006540:	2201      	movlt	r2, #1
 8006542:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006546:	9305      	strlt	r3, [sp, #20]
 8006548:	bfa8      	it	ge
 800654a:	f8c8 3000 	strge.w	r3, [r8]
 800654e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006552:	4b99      	ldr	r3, [pc, #612]	; (80067b8 <_dtoa_r+0x2d0>)
 8006554:	bfb8      	it	lt
 8006556:	f8c8 2000 	strlt.w	r2, [r8]
 800655a:	ea33 0309 	bics.w	r3, r3, r9
 800655e:	d119      	bne.n	8006594 <_dtoa_r+0xac>
 8006560:	f242 730f 	movw	r3, #9999	; 0x270f
 8006564:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006566:	6013      	str	r3, [r2, #0]
 8006568:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800656c:	4333      	orrs	r3, r6
 800656e:	f000 857f 	beq.w	8007070 <_dtoa_r+0xb88>
 8006572:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006574:	b953      	cbnz	r3, 800658c <_dtoa_r+0xa4>
 8006576:	4b91      	ldr	r3, [pc, #580]	; (80067bc <_dtoa_r+0x2d4>)
 8006578:	e022      	b.n	80065c0 <_dtoa_r+0xd8>
 800657a:	4b91      	ldr	r3, [pc, #580]	; (80067c0 <_dtoa_r+0x2d8>)
 800657c:	9303      	str	r3, [sp, #12]
 800657e:	3308      	adds	r3, #8
 8006580:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006582:	6013      	str	r3, [r2, #0]
 8006584:	9803      	ldr	r0, [sp, #12]
 8006586:	b019      	add	sp, #100	; 0x64
 8006588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800658c:	4b8b      	ldr	r3, [pc, #556]	; (80067bc <_dtoa_r+0x2d4>)
 800658e:	9303      	str	r3, [sp, #12]
 8006590:	3303      	adds	r3, #3
 8006592:	e7f5      	b.n	8006580 <_dtoa_r+0x98>
 8006594:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006598:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800659c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80065a0:	2200      	movs	r2, #0
 80065a2:	2300      	movs	r3, #0
 80065a4:	f7fa fa0a 	bl	80009bc <__aeabi_dcmpeq>
 80065a8:	4680      	mov	r8, r0
 80065aa:	b158      	cbz	r0, 80065c4 <_dtoa_r+0xdc>
 80065ac:	2301      	movs	r3, #1
 80065ae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80065b0:	6013      	str	r3, [r2, #0]
 80065b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	f000 8558 	beq.w	800706a <_dtoa_r+0xb82>
 80065ba:	4882      	ldr	r0, [pc, #520]	; (80067c4 <_dtoa_r+0x2dc>)
 80065bc:	6018      	str	r0, [r3, #0]
 80065be:	1e43      	subs	r3, r0, #1
 80065c0:	9303      	str	r3, [sp, #12]
 80065c2:	e7df      	b.n	8006584 <_dtoa_r+0x9c>
 80065c4:	ab16      	add	r3, sp, #88	; 0x58
 80065c6:	9301      	str	r3, [sp, #4]
 80065c8:	ab17      	add	r3, sp, #92	; 0x5c
 80065ca:	9300      	str	r3, [sp, #0]
 80065cc:	4628      	mov	r0, r5
 80065ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80065d2:	f001 f8c5 	bl	8007760 <__d2b>
 80065d6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80065da:	4683      	mov	fp, r0
 80065dc:	2c00      	cmp	r4, #0
 80065de:	d07f      	beq.n	80066e0 <_dtoa_r+0x1f8>
 80065e0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80065e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80065e6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80065ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065ee:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80065f2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80065f6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80065fa:	2200      	movs	r2, #0
 80065fc:	4b72      	ldr	r3, [pc, #456]	; (80067c8 <_dtoa_r+0x2e0>)
 80065fe:	f7f9 fdbd 	bl	800017c <__aeabi_dsub>
 8006602:	a365      	add	r3, pc, #404	; (adr r3, 8006798 <_dtoa_r+0x2b0>)
 8006604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006608:	f7f9 ff70 	bl	80004ec <__aeabi_dmul>
 800660c:	a364      	add	r3, pc, #400	; (adr r3, 80067a0 <_dtoa_r+0x2b8>)
 800660e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006612:	f7f9 fdb5 	bl	8000180 <__adddf3>
 8006616:	4606      	mov	r6, r0
 8006618:	4620      	mov	r0, r4
 800661a:	460f      	mov	r7, r1
 800661c:	f7f9 fefc 	bl	8000418 <__aeabi_i2d>
 8006620:	a361      	add	r3, pc, #388	; (adr r3, 80067a8 <_dtoa_r+0x2c0>)
 8006622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006626:	f7f9 ff61 	bl	80004ec <__aeabi_dmul>
 800662a:	4602      	mov	r2, r0
 800662c:	460b      	mov	r3, r1
 800662e:	4630      	mov	r0, r6
 8006630:	4639      	mov	r1, r7
 8006632:	f7f9 fda5 	bl	8000180 <__adddf3>
 8006636:	4606      	mov	r6, r0
 8006638:	460f      	mov	r7, r1
 800663a:	f7fa fa07 	bl	8000a4c <__aeabi_d2iz>
 800663e:	2200      	movs	r2, #0
 8006640:	4682      	mov	sl, r0
 8006642:	2300      	movs	r3, #0
 8006644:	4630      	mov	r0, r6
 8006646:	4639      	mov	r1, r7
 8006648:	f7fa f9c2 	bl	80009d0 <__aeabi_dcmplt>
 800664c:	b148      	cbz	r0, 8006662 <_dtoa_r+0x17a>
 800664e:	4650      	mov	r0, sl
 8006650:	f7f9 fee2 	bl	8000418 <__aeabi_i2d>
 8006654:	4632      	mov	r2, r6
 8006656:	463b      	mov	r3, r7
 8006658:	f7fa f9b0 	bl	80009bc <__aeabi_dcmpeq>
 800665c:	b908      	cbnz	r0, 8006662 <_dtoa_r+0x17a>
 800665e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006662:	f1ba 0f16 	cmp.w	sl, #22
 8006666:	d858      	bhi.n	800671a <_dtoa_r+0x232>
 8006668:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800666c:	4b57      	ldr	r3, [pc, #348]	; (80067cc <_dtoa_r+0x2e4>)
 800666e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006676:	f7fa f9ab 	bl	80009d0 <__aeabi_dcmplt>
 800667a:	2800      	cmp	r0, #0
 800667c:	d04f      	beq.n	800671e <_dtoa_r+0x236>
 800667e:	2300      	movs	r3, #0
 8006680:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006684:	930f      	str	r3, [sp, #60]	; 0x3c
 8006686:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006688:	1b1c      	subs	r4, r3, r4
 800668a:	1e63      	subs	r3, r4, #1
 800668c:	9309      	str	r3, [sp, #36]	; 0x24
 800668e:	bf49      	itett	mi
 8006690:	f1c4 0301 	rsbmi	r3, r4, #1
 8006694:	2300      	movpl	r3, #0
 8006696:	9306      	strmi	r3, [sp, #24]
 8006698:	2300      	movmi	r3, #0
 800669a:	bf54      	ite	pl
 800669c:	9306      	strpl	r3, [sp, #24]
 800669e:	9309      	strmi	r3, [sp, #36]	; 0x24
 80066a0:	f1ba 0f00 	cmp.w	sl, #0
 80066a4:	db3d      	blt.n	8006722 <_dtoa_r+0x23a>
 80066a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80066a8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80066ac:	4453      	add	r3, sl
 80066ae:	9309      	str	r3, [sp, #36]	; 0x24
 80066b0:	2300      	movs	r3, #0
 80066b2:	930a      	str	r3, [sp, #40]	; 0x28
 80066b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80066b6:	2b09      	cmp	r3, #9
 80066b8:	f200 808c 	bhi.w	80067d4 <_dtoa_r+0x2ec>
 80066bc:	2b05      	cmp	r3, #5
 80066be:	bfc4      	itt	gt
 80066c0:	3b04      	subgt	r3, #4
 80066c2:	9322      	strgt	r3, [sp, #136]	; 0x88
 80066c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80066c6:	bfc8      	it	gt
 80066c8:	2400      	movgt	r4, #0
 80066ca:	f1a3 0302 	sub.w	r3, r3, #2
 80066ce:	bfd8      	it	le
 80066d0:	2401      	movle	r4, #1
 80066d2:	2b03      	cmp	r3, #3
 80066d4:	f200 808a 	bhi.w	80067ec <_dtoa_r+0x304>
 80066d8:	e8df f003 	tbb	[pc, r3]
 80066dc:	5b4d4f2d 	.word	0x5b4d4f2d
 80066e0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80066e4:	441c      	add	r4, r3
 80066e6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80066ea:	2b20      	cmp	r3, #32
 80066ec:	bfc3      	ittte	gt
 80066ee:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80066f2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80066f6:	fa09 f303 	lslgt.w	r3, r9, r3
 80066fa:	f1c3 0320 	rsble	r3, r3, #32
 80066fe:	bfc6      	itte	gt
 8006700:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006704:	4318      	orrgt	r0, r3
 8006706:	fa06 f003 	lslle.w	r0, r6, r3
 800670a:	f7f9 fe75 	bl	80003f8 <__aeabi_ui2d>
 800670e:	2301      	movs	r3, #1
 8006710:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006714:	3c01      	subs	r4, #1
 8006716:	9313      	str	r3, [sp, #76]	; 0x4c
 8006718:	e76f      	b.n	80065fa <_dtoa_r+0x112>
 800671a:	2301      	movs	r3, #1
 800671c:	e7b2      	b.n	8006684 <_dtoa_r+0x19c>
 800671e:	900f      	str	r0, [sp, #60]	; 0x3c
 8006720:	e7b1      	b.n	8006686 <_dtoa_r+0x19e>
 8006722:	9b06      	ldr	r3, [sp, #24]
 8006724:	eba3 030a 	sub.w	r3, r3, sl
 8006728:	9306      	str	r3, [sp, #24]
 800672a:	f1ca 0300 	rsb	r3, sl, #0
 800672e:	930a      	str	r3, [sp, #40]	; 0x28
 8006730:	2300      	movs	r3, #0
 8006732:	930e      	str	r3, [sp, #56]	; 0x38
 8006734:	e7be      	b.n	80066b4 <_dtoa_r+0x1cc>
 8006736:	2300      	movs	r3, #0
 8006738:	930b      	str	r3, [sp, #44]	; 0x2c
 800673a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800673c:	2b00      	cmp	r3, #0
 800673e:	dc58      	bgt.n	80067f2 <_dtoa_r+0x30a>
 8006740:	f04f 0901 	mov.w	r9, #1
 8006744:	464b      	mov	r3, r9
 8006746:	f8cd 9020 	str.w	r9, [sp, #32]
 800674a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800674e:	2200      	movs	r2, #0
 8006750:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8006752:	6042      	str	r2, [r0, #4]
 8006754:	2204      	movs	r2, #4
 8006756:	f102 0614 	add.w	r6, r2, #20
 800675a:	429e      	cmp	r6, r3
 800675c:	6841      	ldr	r1, [r0, #4]
 800675e:	d94e      	bls.n	80067fe <_dtoa_r+0x316>
 8006760:	4628      	mov	r0, r5
 8006762:	f000 fcd7 	bl	8007114 <_Balloc>
 8006766:	9003      	str	r0, [sp, #12]
 8006768:	2800      	cmp	r0, #0
 800676a:	d14c      	bne.n	8006806 <_dtoa_r+0x31e>
 800676c:	4602      	mov	r2, r0
 800676e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006772:	4b17      	ldr	r3, [pc, #92]	; (80067d0 <_dtoa_r+0x2e8>)
 8006774:	e6cc      	b.n	8006510 <_dtoa_r+0x28>
 8006776:	2301      	movs	r3, #1
 8006778:	e7de      	b.n	8006738 <_dtoa_r+0x250>
 800677a:	2300      	movs	r3, #0
 800677c:	930b      	str	r3, [sp, #44]	; 0x2c
 800677e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006780:	eb0a 0903 	add.w	r9, sl, r3
 8006784:	f109 0301 	add.w	r3, r9, #1
 8006788:	2b01      	cmp	r3, #1
 800678a:	9308      	str	r3, [sp, #32]
 800678c:	bfb8      	it	lt
 800678e:	2301      	movlt	r3, #1
 8006790:	e7dd      	b.n	800674e <_dtoa_r+0x266>
 8006792:	2301      	movs	r3, #1
 8006794:	e7f2      	b.n	800677c <_dtoa_r+0x294>
 8006796:	bf00      	nop
 8006798:	636f4361 	.word	0x636f4361
 800679c:	3fd287a7 	.word	0x3fd287a7
 80067a0:	8b60c8b3 	.word	0x8b60c8b3
 80067a4:	3fc68a28 	.word	0x3fc68a28
 80067a8:	509f79fb 	.word	0x509f79fb
 80067ac:	3fd34413 	.word	0x3fd34413
 80067b0:	0800894d 	.word	0x0800894d
 80067b4:	08008964 	.word	0x08008964
 80067b8:	7ff00000 	.word	0x7ff00000
 80067bc:	08008949 	.word	0x08008949
 80067c0:	08008940 	.word	0x08008940
 80067c4:	0800891d 	.word	0x0800891d
 80067c8:	3ff80000 	.word	0x3ff80000
 80067cc:	08008a58 	.word	0x08008a58
 80067d0:	080089bf 	.word	0x080089bf
 80067d4:	2401      	movs	r4, #1
 80067d6:	2300      	movs	r3, #0
 80067d8:	940b      	str	r4, [sp, #44]	; 0x2c
 80067da:	9322      	str	r3, [sp, #136]	; 0x88
 80067dc:	f04f 39ff 	mov.w	r9, #4294967295
 80067e0:	2200      	movs	r2, #0
 80067e2:	2312      	movs	r3, #18
 80067e4:	f8cd 9020 	str.w	r9, [sp, #32]
 80067e8:	9223      	str	r2, [sp, #140]	; 0x8c
 80067ea:	e7b0      	b.n	800674e <_dtoa_r+0x266>
 80067ec:	2301      	movs	r3, #1
 80067ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80067f0:	e7f4      	b.n	80067dc <_dtoa_r+0x2f4>
 80067f2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80067f6:	464b      	mov	r3, r9
 80067f8:	f8cd 9020 	str.w	r9, [sp, #32]
 80067fc:	e7a7      	b.n	800674e <_dtoa_r+0x266>
 80067fe:	3101      	adds	r1, #1
 8006800:	6041      	str	r1, [r0, #4]
 8006802:	0052      	lsls	r2, r2, #1
 8006804:	e7a7      	b.n	8006756 <_dtoa_r+0x26e>
 8006806:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006808:	9a03      	ldr	r2, [sp, #12]
 800680a:	601a      	str	r2, [r3, #0]
 800680c:	9b08      	ldr	r3, [sp, #32]
 800680e:	2b0e      	cmp	r3, #14
 8006810:	f200 80a8 	bhi.w	8006964 <_dtoa_r+0x47c>
 8006814:	2c00      	cmp	r4, #0
 8006816:	f000 80a5 	beq.w	8006964 <_dtoa_r+0x47c>
 800681a:	f1ba 0f00 	cmp.w	sl, #0
 800681e:	dd34      	ble.n	800688a <_dtoa_r+0x3a2>
 8006820:	4a9a      	ldr	r2, [pc, #616]	; (8006a8c <_dtoa_r+0x5a4>)
 8006822:	f00a 030f 	and.w	r3, sl, #15
 8006826:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800682a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800682e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006832:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8006836:	ea4f 142a 	mov.w	r4, sl, asr #4
 800683a:	d016      	beq.n	800686a <_dtoa_r+0x382>
 800683c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006840:	4b93      	ldr	r3, [pc, #588]	; (8006a90 <_dtoa_r+0x5a8>)
 8006842:	2703      	movs	r7, #3
 8006844:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006848:	f7f9 ff7a 	bl	8000740 <__aeabi_ddiv>
 800684c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006850:	f004 040f 	and.w	r4, r4, #15
 8006854:	4e8e      	ldr	r6, [pc, #568]	; (8006a90 <_dtoa_r+0x5a8>)
 8006856:	b954      	cbnz	r4, 800686e <_dtoa_r+0x386>
 8006858:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800685c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006860:	f7f9 ff6e 	bl	8000740 <__aeabi_ddiv>
 8006864:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006868:	e029      	b.n	80068be <_dtoa_r+0x3d6>
 800686a:	2702      	movs	r7, #2
 800686c:	e7f2      	b.n	8006854 <_dtoa_r+0x36c>
 800686e:	07e1      	lsls	r1, r4, #31
 8006870:	d508      	bpl.n	8006884 <_dtoa_r+0x39c>
 8006872:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006876:	e9d6 2300 	ldrd	r2, r3, [r6]
 800687a:	f7f9 fe37 	bl	80004ec <__aeabi_dmul>
 800687e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006882:	3701      	adds	r7, #1
 8006884:	1064      	asrs	r4, r4, #1
 8006886:	3608      	adds	r6, #8
 8006888:	e7e5      	b.n	8006856 <_dtoa_r+0x36e>
 800688a:	f000 80a5 	beq.w	80069d8 <_dtoa_r+0x4f0>
 800688e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006892:	f1ca 0400 	rsb	r4, sl, #0
 8006896:	4b7d      	ldr	r3, [pc, #500]	; (8006a8c <_dtoa_r+0x5a4>)
 8006898:	f004 020f 	and.w	r2, r4, #15
 800689c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80068a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068a4:	f7f9 fe22 	bl	80004ec <__aeabi_dmul>
 80068a8:	2702      	movs	r7, #2
 80068aa:	2300      	movs	r3, #0
 80068ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068b0:	4e77      	ldr	r6, [pc, #476]	; (8006a90 <_dtoa_r+0x5a8>)
 80068b2:	1124      	asrs	r4, r4, #4
 80068b4:	2c00      	cmp	r4, #0
 80068b6:	f040 8084 	bne.w	80069c2 <_dtoa_r+0x4da>
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d1d2      	bne.n	8006864 <_dtoa_r+0x37c>
 80068be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	f000 808b 	beq.w	80069dc <_dtoa_r+0x4f4>
 80068c6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80068ca:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80068ce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80068d2:	2200      	movs	r2, #0
 80068d4:	4b6f      	ldr	r3, [pc, #444]	; (8006a94 <_dtoa_r+0x5ac>)
 80068d6:	f7fa f87b 	bl	80009d0 <__aeabi_dcmplt>
 80068da:	2800      	cmp	r0, #0
 80068dc:	d07e      	beq.n	80069dc <_dtoa_r+0x4f4>
 80068de:	9b08      	ldr	r3, [sp, #32]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d07b      	beq.n	80069dc <_dtoa_r+0x4f4>
 80068e4:	f1b9 0f00 	cmp.w	r9, #0
 80068e8:	dd38      	ble.n	800695c <_dtoa_r+0x474>
 80068ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80068ee:	2200      	movs	r2, #0
 80068f0:	4b69      	ldr	r3, [pc, #420]	; (8006a98 <_dtoa_r+0x5b0>)
 80068f2:	f7f9 fdfb 	bl	80004ec <__aeabi_dmul>
 80068f6:	464c      	mov	r4, r9
 80068f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80068fc:	f10a 38ff 	add.w	r8, sl, #4294967295
 8006900:	3701      	adds	r7, #1
 8006902:	4638      	mov	r0, r7
 8006904:	f7f9 fd88 	bl	8000418 <__aeabi_i2d>
 8006908:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800690c:	f7f9 fdee 	bl	80004ec <__aeabi_dmul>
 8006910:	2200      	movs	r2, #0
 8006912:	4b62      	ldr	r3, [pc, #392]	; (8006a9c <_dtoa_r+0x5b4>)
 8006914:	f7f9 fc34 	bl	8000180 <__adddf3>
 8006918:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800691c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006920:	9611      	str	r6, [sp, #68]	; 0x44
 8006922:	2c00      	cmp	r4, #0
 8006924:	d15d      	bne.n	80069e2 <_dtoa_r+0x4fa>
 8006926:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800692a:	2200      	movs	r2, #0
 800692c:	4b5c      	ldr	r3, [pc, #368]	; (8006aa0 <_dtoa_r+0x5b8>)
 800692e:	f7f9 fc25 	bl	800017c <__aeabi_dsub>
 8006932:	4602      	mov	r2, r0
 8006934:	460b      	mov	r3, r1
 8006936:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800693a:	4633      	mov	r3, r6
 800693c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800693e:	f7fa f865 	bl	8000a0c <__aeabi_dcmpgt>
 8006942:	2800      	cmp	r0, #0
 8006944:	f040 829c 	bne.w	8006e80 <_dtoa_r+0x998>
 8006948:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800694c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800694e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8006952:	f7fa f83d 	bl	80009d0 <__aeabi_dcmplt>
 8006956:	2800      	cmp	r0, #0
 8006958:	f040 8290 	bne.w	8006e7c <_dtoa_r+0x994>
 800695c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8006960:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006964:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006966:	2b00      	cmp	r3, #0
 8006968:	f2c0 8152 	blt.w	8006c10 <_dtoa_r+0x728>
 800696c:	f1ba 0f0e 	cmp.w	sl, #14
 8006970:	f300 814e 	bgt.w	8006c10 <_dtoa_r+0x728>
 8006974:	4b45      	ldr	r3, [pc, #276]	; (8006a8c <_dtoa_r+0x5a4>)
 8006976:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800697a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800697e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006982:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006984:	2b00      	cmp	r3, #0
 8006986:	f280 80db 	bge.w	8006b40 <_dtoa_r+0x658>
 800698a:	9b08      	ldr	r3, [sp, #32]
 800698c:	2b00      	cmp	r3, #0
 800698e:	f300 80d7 	bgt.w	8006b40 <_dtoa_r+0x658>
 8006992:	f040 8272 	bne.w	8006e7a <_dtoa_r+0x992>
 8006996:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800699a:	2200      	movs	r2, #0
 800699c:	4b40      	ldr	r3, [pc, #256]	; (8006aa0 <_dtoa_r+0x5b8>)
 800699e:	f7f9 fda5 	bl	80004ec <__aeabi_dmul>
 80069a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80069a6:	f7fa f827 	bl	80009f8 <__aeabi_dcmpge>
 80069aa:	9c08      	ldr	r4, [sp, #32]
 80069ac:	4626      	mov	r6, r4
 80069ae:	2800      	cmp	r0, #0
 80069b0:	f040 8248 	bne.w	8006e44 <_dtoa_r+0x95c>
 80069b4:	2331      	movs	r3, #49	; 0x31
 80069b6:	9f03      	ldr	r7, [sp, #12]
 80069b8:	f10a 0a01 	add.w	sl, sl, #1
 80069bc:	f807 3b01 	strb.w	r3, [r7], #1
 80069c0:	e244      	b.n	8006e4c <_dtoa_r+0x964>
 80069c2:	07e2      	lsls	r2, r4, #31
 80069c4:	d505      	bpl.n	80069d2 <_dtoa_r+0x4ea>
 80069c6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80069ca:	f7f9 fd8f 	bl	80004ec <__aeabi_dmul>
 80069ce:	2301      	movs	r3, #1
 80069d0:	3701      	adds	r7, #1
 80069d2:	1064      	asrs	r4, r4, #1
 80069d4:	3608      	adds	r6, #8
 80069d6:	e76d      	b.n	80068b4 <_dtoa_r+0x3cc>
 80069d8:	2702      	movs	r7, #2
 80069da:	e770      	b.n	80068be <_dtoa_r+0x3d6>
 80069dc:	46d0      	mov	r8, sl
 80069de:	9c08      	ldr	r4, [sp, #32]
 80069e0:	e78f      	b.n	8006902 <_dtoa_r+0x41a>
 80069e2:	9903      	ldr	r1, [sp, #12]
 80069e4:	4b29      	ldr	r3, [pc, #164]	; (8006a8c <_dtoa_r+0x5a4>)
 80069e6:	4421      	add	r1, r4
 80069e8:	9112      	str	r1, [sp, #72]	; 0x48
 80069ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80069ec:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80069f0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80069f4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80069f8:	2900      	cmp	r1, #0
 80069fa:	d055      	beq.n	8006aa8 <_dtoa_r+0x5c0>
 80069fc:	2000      	movs	r0, #0
 80069fe:	4929      	ldr	r1, [pc, #164]	; (8006aa4 <_dtoa_r+0x5bc>)
 8006a00:	f7f9 fe9e 	bl	8000740 <__aeabi_ddiv>
 8006a04:	463b      	mov	r3, r7
 8006a06:	4632      	mov	r2, r6
 8006a08:	f7f9 fbb8 	bl	800017c <__aeabi_dsub>
 8006a0c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006a10:	9f03      	ldr	r7, [sp, #12]
 8006a12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a16:	f7fa f819 	bl	8000a4c <__aeabi_d2iz>
 8006a1a:	4604      	mov	r4, r0
 8006a1c:	f7f9 fcfc 	bl	8000418 <__aeabi_i2d>
 8006a20:	4602      	mov	r2, r0
 8006a22:	460b      	mov	r3, r1
 8006a24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a28:	f7f9 fba8 	bl	800017c <__aeabi_dsub>
 8006a2c:	4602      	mov	r2, r0
 8006a2e:	460b      	mov	r3, r1
 8006a30:	3430      	adds	r4, #48	; 0x30
 8006a32:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006a36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006a3a:	f807 4b01 	strb.w	r4, [r7], #1
 8006a3e:	f7f9 ffc7 	bl	80009d0 <__aeabi_dcmplt>
 8006a42:	2800      	cmp	r0, #0
 8006a44:	d174      	bne.n	8006b30 <_dtoa_r+0x648>
 8006a46:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a4a:	2000      	movs	r0, #0
 8006a4c:	4911      	ldr	r1, [pc, #68]	; (8006a94 <_dtoa_r+0x5ac>)
 8006a4e:	f7f9 fb95 	bl	800017c <__aeabi_dsub>
 8006a52:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006a56:	f7f9 ffbb 	bl	80009d0 <__aeabi_dcmplt>
 8006a5a:	2800      	cmp	r0, #0
 8006a5c:	f040 80b7 	bne.w	8006bce <_dtoa_r+0x6e6>
 8006a60:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006a62:	429f      	cmp	r7, r3
 8006a64:	f43f af7a 	beq.w	800695c <_dtoa_r+0x474>
 8006a68:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	4b0a      	ldr	r3, [pc, #40]	; (8006a98 <_dtoa_r+0x5b0>)
 8006a70:	f7f9 fd3c 	bl	80004ec <__aeabi_dmul>
 8006a74:	2200      	movs	r2, #0
 8006a76:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006a7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a7e:	4b06      	ldr	r3, [pc, #24]	; (8006a98 <_dtoa_r+0x5b0>)
 8006a80:	f7f9 fd34 	bl	80004ec <__aeabi_dmul>
 8006a84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a88:	e7c3      	b.n	8006a12 <_dtoa_r+0x52a>
 8006a8a:	bf00      	nop
 8006a8c:	08008a58 	.word	0x08008a58
 8006a90:	08008a30 	.word	0x08008a30
 8006a94:	3ff00000 	.word	0x3ff00000
 8006a98:	40240000 	.word	0x40240000
 8006a9c:	401c0000 	.word	0x401c0000
 8006aa0:	40140000 	.word	0x40140000
 8006aa4:	3fe00000 	.word	0x3fe00000
 8006aa8:	4630      	mov	r0, r6
 8006aaa:	4639      	mov	r1, r7
 8006aac:	f7f9 fd1e 	bl	80004ec <__aeabi_dmul>
 8006ab0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ab2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006ab6:	9c03      	ldr	r4, [sp, #12]
 8006ab8:	9314      	str	r3, [sp, #80]	; 0x50
 8006aba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006abe:	f7f9 ffc5 	bl	8000a4c <__aeabi_d2iz>
 8006ac2:	9015      	str	r0, [sp, #84]	; 0x54
 8006ac4:	f7f9 fca8 	bl	8000418 <__aeabi_i2d>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	460b      	mov	r3, r1
 8006acc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006ad0:	f7f9 fb54 	bl	800017c <__aeabi_dsub>
 8006ad4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ad6:	4606      	mov	r6, r0
 8006ad8:	3330      	adds	r3, #48	; 0x30
 8006ada:	f804 3b01 	strb.w	r3, [r4], #1
 8006ade:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006ae0:	460f      	mov	r7, r1
 8006ae2:	429c      	cmp	r4, r3
 8006ae4:	f04f 0200 	mov.w	r2, #0
 8006ae8:	d124      	bne.n	8006b34 <_dtoa_r+0x64c>
 8006aea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006aee:	4bb0      	ldr	r3, [pc, #704]	; (8006db0 <_dtoa_r+0x8c8>)
 8006af0:	f7f9 fb46 	bl	8000180 <__adddf3>
 8006af4:	4602      	mov	r2, r0
 8006af6:	460b      	mov	r3, r1
 8006af8:	4630      	mov	r0, r6
 8006afa:	4639      	mov	r1, r7
 8006afc:	f7f9 ff86 	bl	8000a0c <__aeabi_dcmpgt>
 8006b00:	2800      	cmp	r0, #0
 8006b02:	d163      	bne.n	8006bcc <_dtoa_r+0x6e4>
 8006b04:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006b08:	2000      	movs	r0, #0
 8006b0a:	49a9      	ldr	r1, [pc, #676]	; (8006db0 <_dtoa_r+0x8c8>)
 8006b0c:	f7f9 fb36 	bl	800017c <__aeabi_dsub>
 8006b10:	4602      	mov	r2, r0
 8006b12:	460b      	mov	r3, r1
 8006b14:	4630      	mov	r0, r6
 8006b16:	4639      	mov	r1, r7
 8006b18:	f7f9 ff5a 	bl	80009d0 <__aeabi_dcmplt>
 8006b1c:	2800      	cmp	r0, #0
 8006b1e:	f43f af1d 	beq.w	800695c <_dtoa_r+0x474>
 8006b22:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006b24:	1e7b      	subs	r3, r7, #1
 8006b26:	9314      	str	r3, [sp, #80]	; 0x50
 8006b28:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8006b2c:	2b30      	cmp	r3, #48	; 0x30
 8006b2e:	d0f8      	beq.n	8006b22 <_dtoa_r+0x63a>
 8006b30:	46c2      	mov	sl, r8
 8006b32:	e03b      	b.n	8006bac <_dtoa_r+0x6c4>
 8006b34:	4b9f      	ldr	r3, [pc, #636]	; (8006db4 <_dtoa_r+0x8cc>)
 8006b36:	f7f9 fcd9 	bl	80004ec <__aeabi_dmul>
 8006b3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b3e:	e7bc      	b.n	8006aba <_dtoa_r+0x5d2>
 8006b40:	9f03      	ldr	r7, [sp, #12]
 8006b42:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006b46:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b4a:	4640      	mov	r0, r8
 8006b4c:	4649      	mov	r1, r9
 8006b4e:	f7f9 fdf7 	bl	8000740 <__aeabi_ddiv>
 8006b52:	f7f9 ff7b 	bl	8000a4c <__aeabi_d2iz>
 8006b56:	4604      	mov	r4, r0
 8006b58:	f7f9 fc5e 	bl	8000418 <__aeabi_i2d>
 8006b5c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b60:	f7f9 fcc4 	bl	80004ec <__aeabi_dmul>
 8006b64:	4602      	mov	r2, r0
 8006b66:	460b      	mov	r3, r1
 8006b68:	4640      	mov	r0, r8
 8006b6a:	4649      	mov	r1, r9
 8006b6c:	f7f9 fb06 	bl	800017c <__aeabi_dsub>
 8006b70:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006b74:	f807 6b01 	strb.w	r6, [r7], #1
 8006b78:	9e03      	ldr	r6, [sp, #12]
 8006b7a:	f8dd c020 	ldr.w	ip, [sp, #32]
 8006b7e:	1bbe      	subs	r6, r7, r6
 8006b80:	45b4      	cmp	ip, r6
 8006b82:	4602      	mov	r2, r0
 8006b84:	460b      	mov	r3, r1
 8006b86:	d136      	bne.n	8006bf6 <_dtoa_r+0x70e>
 8006b88:	f7f9 fafa 	bl	8000180 <__adddf3>
 8006b8c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b90:	4680      	mov	r8, r0
 8006b92:	4689      	mov	r9, r1
 8006b94:	f7f9 ff3a 	bl	8000a0c <__aeabi_dcmpgt>
 8006b98:	bb58      	cbnz	r0, 8006bf2 <_dtoa_r+0x70a>
 8006b9a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006b9e:	4640      	mov	r0, r8
 8006ba0:	4649      	mov	r1, r9
 8006ba2:	f7f9 ff0b 	bl	80009bc <__aeabi_dcmpeq>
 8006ba6:	b108      	cbz	r0, 8006bac <_dtoa_r+0x6c4>
 8006ba8:	07e1      	lsls	r1, r4, #31
 8006baa:	d422      	bmi.n	8006bf2 <_dtoa_r+0x70a>
 8006bac:	4628      	mov	r0, r5
 8006bae:	4659      	mov	r1, fp
 8006bb0:	f000 faf0 	bl	8007194 <_Bfree>
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	703b      	strb	r3, [r7, #0]
 8006bb8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006bba:	f10a 0001 	add.w	r0, sl, #1
 8006bbe:	6018      	str	r0, [r3, #0]
 8006bc0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	f43f acde 	beq.w	8006584 <_dtoa_r+0x9c>
 8006bc8:	601f      	str	r7, [r3, #0]
 8006bca:	e4db      	b.n	8006584 <_dtoa_r+0x9c>
 8006bcc:	4627      	mov	r7, r4
 8006bce:	463b      	mov	r3, r7
 8006bd0:	461f      	mov	r7, r3
 8006bd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006bd6:	2a39      	cmp	r2, #57	; 0x39
 8006bd8:	d107      	bne.n	8006bea <_dtoa_r+0x702>
 8006bda:	9a03      	ldr	r2, [sp, #12]
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d1f7      	bne.n	8006bd0 <_dtoa_r+0x6e8>
 8006be0:	2230      	movs	r2, #48	; 0x30
 8006be2:	9903      	ldr	r1, [sp, #12]
 8006be4:	f108 0801 	add.w	r8, r8, #1
 8006be8:	700a      	strb	r2, [r1, #0]
 8006bea:	781a      	ldrb	r2, [r3, #0]
 8006bec:	3201      	adds	r2, #1
 8006bee:	701a      	strb	r2, [r3, #0]
 8006bf0:	e79e      	b.n	8006b30 <_dtoa_r+0x648>
 8006bf2:	46d0      	mov	r8, sl
 8006bf4:	e7eb      	b.n	8006bce <_dtoa_r+0x6e6>
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	4b6e      	ldr	r3, [pc, #440]	; (8006db4 <_dtoa_r+0x8cc>)
 8006bfa:	f7f9 fc77 	bl	80004ec <__aeabi_dmul>
 8006bfe:	2200      	movs	r2, #0
 8006c00:	2300      	movs	r3, #0
 8006c02:	4680      	mov	r8, r0
 8006c04:	4689      	mov	r9, r1
 8006c06:	f7f9 fed9 	bl	80009bc <__aeabi_dcmpeq>
 8006c0a:	2800      	cmp	r0, #0
 8006c0c:	d09b      	beq.n	8006b46 <_dtoa_r+0x65e>
 8006c0e:	e7cd      	b.n	8006bac <_dtoa_r+0x6c4>
 8006c10:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c12:	2a00      	cmp	r2, #0
 8006c14:	f000 80d0 	beq.w	8006db8 <_dtoa_r+0x8d0>
 8006c18:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006c1a:	2a01      	cmp	r2, #1
 8006c1c:	f300 80ae 	bgt.w	8006d7c <_dtoa_r+0x894>
 8006c20:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006c22:	2a00      	cmp	r2, #0
 8006c24:	f000 80a6 	beq.w	8006d74 <_dtoa_r+0x88c>
 8006c28:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006c2c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006c2e:	9f06      	ldr	r7, [sp, #24]
 8006c30:	9a06      	ldr	r2, [sp, #24]
 8006c32:	2101      	movs	r1, #1
 8006c34:	441a      	add	r2, r3
 8006c36:	9206      	str	r2, [sp, #24]
 8006c38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c3a:	4628      	mov	r0, r5
 8006c3c:	441a      	add	r2, r3
 8006c3e:	9209      	str	r2, [sp, #36]	; 0x24
 8006c40:	f000 fb5e 	bl	8007300 <__i2b>
 8006c44:	4606      	mov	r6, r0
 8006c46:	2f00      	cmp	r7, #0
 8006c48:	dd0c      	ble.n	8006c64 <_dtoa_r+0x77c>
 8006c4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	dd09      	ble.n	8006c64 <_dtoa_r+0x77c>
 8006c50:	42bb      	cmp	r3, r7
 8006c52:	bfa8      	it	ge
 8006c54:	463b      	movge	r3, r7
 8006c56:	9a06      	ldr	r2, [sp, #24]
 8006c58:	1aff      	subs	r7, r7, r3
 8006c5a:	1ad2      	subs	r2, r2, r3
 8006c5c:	9206      	str	r2, [sp, #24]
 8006c5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c60:	1ad3      	subs	r3, r2, r3
 8006c62:	9309      	str	r3, [sp, #36]	; 0x24
 8006c64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c66:	b1f3      	cbz	r3, 8006ca6 <_dtoa_r+0x7be>
 8006c68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	f000 80a8 	beq.w	8006dc0 <_dtoa_r+0x8d8>
 8006c70:	2c00      	cmp	r4, #0
 8006c72:	dd10      	ble.n	8006c96 <_dtoa_r+0x7ae>
 8006c74:	4631      	mov	r1, r6
 8006c76:	4622      	mov	r2, r4
 8006c78:	4628      	mov	r0, r5
 8006c7a:	f000 fbff 	bl	800747c <__pow5mult>
 8006c7e:	465a      	mov	r2, fp
 8006c80:	4601      	mov	r1, r0
 8006c82:	4606      	mov	r6, r0
 8006c84:	4628      	mov	r0, r5
 8006c86:	f000 fb51 	bl	800732c <__multiply>
 8006c8a:	4680      	mov	r8, r0
 8006c8c:	4659      	mov	r1, fp
 8006c8e:	4628      	mov	r0, r5
 8006c90:	f000 fa80 	bl	8007194 <_Bfree>
 8006c94:	46c3      	mov	fp, r8
 8006c96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c98:	1b1a      	subs	r2, r3, r4
 8006c9a:	d004      	beq.n	8006ca6 <_dtoa_r+0x7be>
 8006c9c:	4659      	mov	r1, fp
 8006c9e:	4628      	mov	r0, r5
 8006ca0:	f000 fbec 	bl	800747c <__pow5mult>
 8006ca4:	4683      	mov	fp, r0
 8006ca6:	2101      	movs	r1, #1
 8006ca8:	4628      	mov	r0, r5
 8006caa:	f000 fb29 	bl	8007300 <__i2b>
 8006cae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cb0:	4604      	mov	r4, r0
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	f340 8086 	ble.w	8006dc4 <_dtoa_r+0x8dc>
 8006cb8:	461a      	mov	r2, r3
 8006cba:	4601      	mov	r1, r0
 8006cbc:	4628      	mov	r0, r5
 8006cbe:	f000 fbdd 	bl	800747c <__pow5mult>
 8006cc2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006cc4:	4604      	mov	r4, r0
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	dd7f      	ble.n	8006dca <_dtoa_r+0x8e2>
 8006cca:	f04f 0800 	mov.w	r8, #0
 8006cce:	6923      	ldr	r3, [r4, #16]
 8006cd0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006cd4:	6918      	ldr	r0, [r3, #16]
 8006cd6:	f000 fac5 	bl	8007264 <__hi0bits>
 8006cda:	f1c0 0020 	rsb	r0, r0, #32
 8006cde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ce0:	4418      	add	r0, r3
 8006ce2:	f010 001f 	ands.w	r0, r0, #31
 8006ce6:	f000 8092 	beq.w	8006e0e <_dtoa_r+0x926>
 8006cea:	f1c0 0320 	rsb	r3, r0, #32
 8006cee:	2b04      	cmp	r3, #4
 8006cf0:	f340 808a 	ble.w	8006e08 <_dtoa_r+0x920>
 8006cf4:	f1c0 001c 	rsb	r0, r0, #28
 8006cf8:	9b06      	ldr	r3, [sp, #24]
 8006cfa:	4407      	add	r7, r0
 8006cfc:	4403      	add	r3, r0
 8006cfe:	9306      	str	r3, [sp, #24]
 8006d00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d02:	4403      	add	r3, r0
 8006d04:	9309      	str	r3, [sp, #36]	; 0x24
 8006d06:	9b06      	ldr	r3, [sp, #24]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	dd05      	ble.n	8006d18 <_dtoa_r+0x830>
 8006d0c:	4659      	mov	r1, fp
 8006d0e:	461a      	mov	r2, r3
 8006d10:	4628      	mov	r0, r5
 8006d12:	f000 fc0d 	bl	8007530 <__lshift>
 8006d16:	4683      	mov	fp, r0
 8006d18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	dd05      	ble.n	8006d2a <_dtoa_r+0x842>
 8006d1e:	4621      	mov	r1, r4
 8006d20:	461a      	mov	r2, r3
 8006d22:	4628      	mov	r0, r5
 8006d24:	f000 fc04 	bl	8007530 <__lshift>
 8006d28:	4604      	mov	r4, r0
 8006d2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d070      	beq.n	8006e12 <_dtoa_r+0x92a>
 8006d30:	4621      	mov	r1, r4
 8006d32:	4658      	mov	r0, fp
 8006d34:	f000 fc6c 	bl	8007610 <__mcmp>
 8006d38:	2800      	cmp	r0, #0
 8006d3a:	da6a      	bge.n	8006e12 <_dtoa_r+0x92a>
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	4659      	mov	r1, fp
 8006d40:	220a      	movs	r2, #10
 8006d42:	4628      	mov	r0, r5
 8006d44:	f000 fa48 	bl	80071d8 <__multadd>
 8006d48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d4a:	4683      	mov	fp, r0
 8006d4c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	f000 8194 	beq.w	800707e <_dtoa_r+0xb96>
 8006d56:	4631      	mov	r1, r6
 8006d58:	2300      	movs	r3, #0
 8006d5a:	220a      	movs	r2, #10
 8006d5c:	4628      	mov	r0, r5
 8006d5e:	f000 fa3b 	bl	80071d8 <__multadd>
 8006d62:	f1b9 0f00 	cmp.w	r9, #0
 8006d66:	4606      	mov	r6, r0
 8006d68:	f300 8093 	bgt.w	8006e92 <_dtoa_r+0x9aa>
 8006d6c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d6e:	2b02      	cmp	r3, #2
 8006d70:	dc57      	bgt.n	8006e22 <_dtoa_r+0x93a>
 8006d72:	e08e      	b.n	8006e92 <_dtoa_r+0x9aa>
 8006d74:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006d76:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006d7a:	e757      	b.n	8006c2c <_dtoa_r+0x744>
 8006d7c:	9b08      	ldr	r3, [sp, #32]
 8006d7e:	1e5c      	subs	r4, r3, #1
 8006d80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d82:	42a3      	cmp	r3, r4
 8006d84:	bfb7      	itett	lt
 8006d86:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006d88:	1b1c      	subge	r4, r3, r4
 8006d8a:	1ae2      	sublt	r2, r4, r3
 8006d8c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8006d8e:	bfbe      	ittt	lt
 8006d90:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006d92:	189b      	addlt	r3, r3, r2
 8006d94:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006d96:	9b08      	ldr	r3, [sp, #32]
 8006d98:	bfb8      	it	lt
 8006d9a:	2400      	movlt	r4, #0
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	bfbb      	ittet	lt
 8006da0:	9b06      	ldrlt	r3, [sp, #24]
 8006da2:	9a08      	ldrlt	r2, [sp, #32]
 8006da4:	9f06      	ldrge	r7, [sp, #24]
 8006da6:	1a9f      	sublt	r7, r3, r2
 8006da8:	bfac      	ite	ge
 8006daa:	9b08      	ldrge	r3, [sp, #32]
 8006dac:	2300      	movlt	r3, #0
 8006dae:	e73f      	b.n	8006c30 <_dtoa_r+0x748>
 8006db0:	3fe00000 	.word	0x3fe00000
 8006db4:	40240000 	.word	0x40240000
 8006db8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8006dba:	9f06      	ldr	r7, [sp, #24]
 8006dbc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8006dbe:	e742      	b.n	8006c46 <_dtoa_r+0x75e>
 8006dc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006dc2:	e76b      	b.n	8006c9c <_dtoa_r+0x7b4>
 8006dc4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006dc6:	2b01      	cmp	r3, #1
 8006dc8:	dc19      	bgt.n	8006dfe <_dtoa_r+0x916>
 8006dca:	9b04      	ldr	r3, [sp, #16]
 8006dcc:	b9bb      	cbnz	r3, 8006dfe <_dtoa_r+0x916>
 8006dce:	9b05      	ldr	r3, [sp, #20]
 8006dd0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006dd4:	b99b      	cbnz	r3, 8006dfe <_dtoa_r+0x916>
 8006dd6:	9b05      	ldr	r3, [sp, #20]
 8006dd8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006ddc:	0d1b      	lsrs	r3, r3, #20
 8006dde:	051b      	lsls	r3, r3, #20
 8006de0:	b183      	cbz	r3, 8006e04 <_dtoa_r+0x91c>
 8006de2:	f04f 0801 	mov.w	r8, #1
 8006de6:	9b06      	ldr	r3, [sp, #24]
 8006de8:	3301      	adds	r3, #1
 8006dea:	9306      	str	r3, [sp, #24]
 8006dec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dee:	3301      	adds	r3, #1
 8006df0:	9309      	str	r3, [sp, #36]	; 0x24
 8006df2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	f47f af6a 	bne.w	8006cce <_dtoa_r+0x7e6>
 8006dfa:	2001      	movs	r0, #1
 8006dfc:	e76f      	b.n	8006cde <_dtoa_r+0x7f6>
 8006dfe:	f04f 0800 	mov.w	r8, #0
 8006e02:	e7f6      	b.n	8006df2 <_dtoa_r+0x90a>
 8006e04:	4698      	mov	r8, r3
 8006e06:	e7f4      	b.n	8006df2 <_dtoa_r+0x90a>
 8006e08:	f43f af7d 	beq.w	8006d06 <_dtoa_r+0x81e>
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	301c      	adds	r0, #28
 8006e10:	e772      	b.n	8006cf8 <_dtoa_r+0x810>
 8006e12:	9b08      	ldr	r3, [sp, #32]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	dc36      	bgt.n	8006e86 <_dtoa_r+0x99e>
 8006e18:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006e1a:	2b02      	cmp	r3, #2
 8006e1c:	dd33      	ble.n	8006e86 <_dtoa_r+0x99e>
 8006e1e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006e22:	f1b9 0f00 	cmp.w	r9, #0
 8006e26:	d10d      	bne.n	8006e44 <_dtoa_r+0x95c>
 8006e28:	4621      	mov	r1, r4
 8006e2a:	464b      	mov	r3, r9
 8006e2c:	2205      	movs	r2, #5
 8006e2e:	4628      	mov	r0, r5
 8006e30:	f000 f9d2 	bl	80071d8 <__multadd>
 8006e34:	4601      	mov	r1, r0
 8006e36:	4604      	mov	r4, r0
 8006e38:	4658      	mov	r0, fp
 8006e3a:	f000 fbe9 	bl	8007610 <__mcmp>
 8006e3e:	2800      	cmp	r0, #0
 8006e40:	f73f adb8 	bgt.w	80069b4 <_dtoa_r+0x4cc>
 8006e44:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006e46:	9f03      	ldr	r7, [sp, #12]
 8006e48:	ea6f 0a03 	mvn.w	sl, r3
 8006e4c:	f04f 0800 	mov.w	r8, #0
 8006e50:	4621      	mov	r1, r4
 8006e52:	4628      	mov	r0, r5
 8006e54:	f000 f99e 	bl	8007194 <_Bfree>
 8006e58:	2e00      	cmp	r6, #0
 8006e5a:	f43f aea7 	beq.w	8006bac <_dtoa_r+0x6c4>
 8006e5e:	f1b8 0f00 	cmp.w	r8, #0
 8006e62:	d005      	beq.n	8006e70 <_dtoa_r+0x988>
 8006e64:	45b0      	cmp	r8, r6
 8006e66:	d003      	beq.n	8006e70 <_dtoa_r+0x988>
 8006e68:	4641      	mov	r1, r8
 8006e6a:	4628      	mov	r0, r5
 8006e6c:	f000 f992 	bl	8007194 <_Bfree>
 8006e70:	4631      	mov	r1, r6
 8006e72:	4628      	mov	r0, r5
 8006e74:	f000 f98e 	bl	8007194 <_Bfree>
 8006e78:	e698      	b.n	8006bac <_dtoa_r+0x6c4>
 8006e7a:	2400      	movs	r4, #0
 8006e7c:	4626      	mov	r6, r4
 8006e7e:	e7e1      	b.n	8006e44 <_dtoa_r+0x95c>
 8006e80:	46c2      	mov	sl, r8
 8006e82:	4626      	mov	r6, r4
 8006e84:	e596      	b.n	80069b4 <_dtoa_r+0x4cc>
 8006e86:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	f000 80fd 	beq.w	800708c <_dtoa_r+0xba4>
 8006e92:	2f00      	cmp	r7, #0
 8006e94:	dd05      	ble.n	8006ea2 <_dtoa_r+0x9ba>
 8006e96:	4631      	mov	r1, r6
 8006e98:	463a      	mov	r2, r7
 8006e9a:	4628      	mov	r0, r5
 8006e9c:	f000 fb48 	bl	8007530 <__lshift>
 8006ea0:	4606      	mov	r6, r0
 8006ea2:	f1b8 0f00 	cmp.w	r8, #0
 8006ea6:	d05c      	beq.n	8006f62 <_dtoa_r+0xa7a>
 8006ea8:	4628      	mov	r0, r5
 8006eaa:	6871      	ldr	r1, [r6, #4]
 8006eac:	f000 f932 	bl	8007114 <_Balloc>
 8006eb0:	4607      	mov	r7, r0
 8006eb2:	b928      	cbnz	r0, 8006ec0 <_dtoa_r+0x9d8>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006eba:	4b7f      	ldr	r3, [pc, #508]	; (80070b8 <_dtoa_r+0xbd0>)
 8006ebc:	f7ff bb28 	b.w	8006510 <_dtoa_r+0x28>
 8006ec0:	6932      	ldr	r2, [r6, #16]
 8006ec2:	f106 010c 	add.w	r1, r6, #12
 8006ec6:	3202      	adds	r2, #2
 8006ec8:	0092      	lsls	r2, r2, #2
 8006eca:	300c      	adds	r0, #12
 8006ecc:	f000 f914 	bl	80070f8 <memcpy>
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	4639      	mov	r1, r7
 8006ed4:	4628      	mov	r0, r5
 8006ed6:	f000 fb2b 	bl	8007530 <__lshift>
 8006eda:	46b0      	mov	r8, r6
 8006edc:	4606      	mov	r6, r0
 8006ede:	9b03      	ldr	r3, [sp, #12]
 8006ee0:	3301      	adds	r3, #1
 8006ee2:	9308      	str	r3, [sp, #32]
 8006ee4:	9b03      	ldr	r3, [sp, #12]
 8006ee6:	444b      	add	r3, r9
 8006ee8:	930a      	str	r3, [sp, #40]	; 0x28
 8006eea:	9b04      	ldr	r3, [sp, #16]
 8006eec:	f003 0301 	and.w	r3, r3, #1
 8006ef0:	9309      	str	r3, [sp, #36]	; 0x24
 8006ef2:	9b08      	ldr	r3, [sp, #32]
 8006ef4:	4621      	mov	r1, r4
 8006ef6:	3b01      	subs	r3, #1
 8006ef8:	4658      	mov	r0, fp
 8006efa:	9304      	str	r3, [sp, #16]
 8006efc:	f7ff fa68 	bl	80063d0 <quorem>
 8006f00:	4603      	mov	r3, r0
 8006f02:	4641      	mov	r1, r8
 8006f04:	3330      	adds	r3, #48	; 0x30
 8006f06:	9006      	str	r0, [sp, #24]
 8006f08:	4658      	mov	r0, fp
 8006f0a:	930b      	str	r3, [sp, #44]	; 0x2c
 8006f0c:	f000 fb80 	bl	8007610 <__mcmp>
 8006f10:	4632      	mov	r2, r6
 8006f12:	4681      	mov	r9, r0
 8006f14:	4621      	mov	r1, r4
 8006f16:	4628      	mov	r0, r5
 8006f18:	f000 fb96 	bl	8007648 <__mdiff>
 8006f1c:	68c2      	ldr	r2, [r0, #12]
 8006f1e:	4607      	mov	r7, r0
 8006f20:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f22:	bb02      	cbnz	r2, 8006f66 <_dtoa_r+0xa7e>
 8006f24:	4601      	mov	r1, r0
 8006f26:	4658      	mov	r0, fp
 8006f28:	f000 fb72 	bl	8007610 <__mcmp>
 8006f2c:	4602      	mov	r2, r0
 8006f2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f30:	4639      	mov	r1, r7
 8006f32:	4628      	mov	r0, r5
 8006f34:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006f38:	f000 f92c 	bl	8007194 <_Bfree>
 8006f3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006f3e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006f40:	9f08      	ldr	r7, [sp, #32]
 8006f42:	ea43 0102 	orr.w	r1, r3, r2
 8006f46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f48:	430b      	orrs	r3, r1
 8006f4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f4c:	d10d      	bne.n	8006f6a <_dtoa_r+0xa82>
 8006f4e:	2b39      	cmp	r3, #57	; 0x39
 8006f50:	d029      	beq.n	8006fa6 <_dtoa_r+0xabe>
 8006f52:	f1b9 0f00 	cmp.w	r9, #0
 8006f56:	dd01      	ble.n	8006f5c <_dtoa_r+0xa74>
 8006f58:	9b06      	ldr	r3, [sp, #24]
 8006f5a:	3331      	adds	r3, #49	; 0x31
 8006f5c:	9a04      	ldr	r2, [sp, #16]
 8006f5e:	7013      	strb	r3, [r2, #0]
 8006f60:	e776      	b.n	8006e50 <_dtoa_r+0x968>
 8006f62:	4630      	mov	r0, r6
 8006f64:	e7b9      	b.n	8006eda <_dtoa_r+0x9f2>
 8006f66:	2201      	movs	r2, #1
 8006f68:	e7e2      	b.n	8006f30 <_dtoa_r+0xa48>
 8006f6a:	f1b9 0f00 	cmp.w	r9, #0
 8006f6e:	db06      	blt.n	8006f7e <_dtoa_r+0xa96>
 8006f70:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006f72:	ea41 0909 	orr.w	r9, r1, r9
 8006f76:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006f78:	ea59 0101 	orrs.w	r1, r9, r1
 8006f7c:	d120      	bne.n	8006fc0 <_dtoa_r+0xad8>
 8006f7e:	2a00      	cmp	r2, #0
 8006f80:	ddec      	ble.n	8006f5c <_dtoa_r+0xa74>
 8006f82:	4659      	mov	r1, fp
 8006f84:	2201      	movs	r2, #1
 8006f86:	4628      	mov	r0, r5
 8006f88:	9308      	str	r3, [sp, #32]
 8006f8a:	f000 fad1 	bl	8007530 <__lshift>
 8006f8e:	4621      	mov	r1, r4
 8006f90:	4683      	mov	fp, r0
 8006f92:	f000 fb3d 	bl	8007610 <__mcmp>
 8006f96:	2800      	cmp	r0, #0
 8006f98:	9b08      	ldr	r3, [sp, #32]
 8006f9a:	dc02      	bgt.n	8006fa2 <_dtoa_r+0xaba>
 8006f9c:	d1de      	bne.n	8006f5c <_dtoa_r+0xa74>
 8006f9e:	07da      	lsls	r2, r3, #31
 8006fa0:	d5dc      	bpl.n	8006f5c <_dtoa_r+0xa74>
 8006fa2:	2b39      	cmp	r3, #57	; 0x39
 8006fa4:	d1d8      	bne.n	8006f58 <_dtoa_r+0xa70>
 8006fa6:	2339      	movs	r3, #57	; 0x39
 8006fa8:	9a04      	ldr	r2, [sp, #16]
 8006faa:	7013      	strb	r3, [r2, #0]
 8006fac:	463b      	mov	r3, r7
 8006fae:	461f      	mov	r7, r3
 8006fb0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8006fb4:	3b01      	subs	r3, #1
 8006fb6:	2a39      	cmp	r2, #57	; 0x39
 8006fb8:	d050      	beq.n	800705c <_dtoa_r+0xb74>
 8006fba:	3201      	adds	r2, #1
 8006fbc:	701a      	strb	r2, [r3, #0]
 8006fbe:	e747      	b.n	8006e50 <_dtoa_r+0x968>
 8006fc0:	2a00      	cmp	r2, #0
 8006fc2:	dd03      	ble.n	8006fcc <_dtoa_r+0xae4>
 8006fc4:	2b39      	cmp	r3, #57	; 0x39
 8006fc6:	d0ee      	beq.n	8006fa6 <_dtoa_r+0xabe>
 8006fc8:	3301      	adds	r3, #1
 8006fca:	e7c7      	b.n	8006f5c <_dtoa_r+0xa74>
 8006fcc:	9a08      	ldr	r2, [sp, #32]
 8006fce:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006fd0:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006fd4:	428a      	cmp	r2, r1
 8006fd6:	d02a      	beq.n	800702e <_dtoa_r+0xb46>
 8006fd8:	4659      	mov	r1, fp
 8006fda:	2300      	movs	r3, #0
 8006fdc:	220a      	movs	r2, #10
 8006fde:	4628      	mov	r0, r5
 8006fe0:	f000 f8fa 	bl	80071d8 <__multadd>
 8006fe4:	45b0      	cmp	r8, r6
 8006fe6:	4683      	mov	fp, r0
 8006fe8:	f04f 0300 	mov.w	r3, #0
 8006fec:	f04f 020a 	mov.w	r2, #10
 8006ff0:	4641      	mov	r1, r8
 8006ff2:	4628      	mov	r0, r5
 8006ff4:	d107      	bne.n	8007006 <_dtoa_r+0xb1e>
 8006ff6:	f000 f8ef 	bl	80071d8 <__multadd>
 8006ffa:	4680      	mov	r8, r0
 8006ffc:	4606      	mov	r6, r0
 8006ffe:	9b08      	ldr	r3, [sp, #32]
 8007000:	3301      	adds	r3, #1
 8007002:	9308      	str	r3, [sp, #32]
 8007004:	e775      	b.n	8006ef2 <_dtoa_r+0xa0a>
 8007006:	f000 f8e7 	bl	80071d8 <__multadd>
 800700a:	4631      	mov	r1, r6
 800700c:	4680      	mov	r8, r0
 800700e:	2300      	movs	r3, #0
 8007010:	220a      	movs	r2, #10
 8007012:	4628      	mov	r0, r5
 8007014:	f000 f8e0 	bl	80071d8 <__multadd>
 8007018:	4606      	mov	r6, r0
 800701a:	e7f0      	b.n	8006ffe <_dtoa_r+0xb16>
 800701c:	f1b9 0f00 	cmp.w	r9, #0
 8007020:	bfcc      	ite	gt
 8007022:	464f      	movgt	r7, r9
 8007024:	2701      	movle	r7, #1
 8007026:	f04f 0800 	mov.w	r8, #0
 800702a:	9a03      	ldr	r2, [sp, #12]
 800702c:	4417      	add	r7, r2
 800702e:	4659      	mov	r1, fp
 8007030:	2201      	movs	r2, #1
 8007032:	4628      	mov	r0, r5
 8007034:	9308      	str	r3, [sp, #32]
 8007036:	f000 fa7b 	bl	8007530 <__lshift>
 800703a:	4621      	mov	r1, r4
 800703c:	4683      	mov	fp, r0
 800703e:	f000 fae7 	bl	8007610 <__mcmp>
 8007042:	2800      	cmp	r0, #0
 8007044:	dcb2      	bgt.n	8006fac <_dtoa_r+0xac4>
 8007046:	d102      	bne.n	800704e <_dtoa_r+0xb66>
 8007048:	9b08      	ldr	r3, [sp, #32]
 800704a:	07db      	lsls	r3, r3, #31
 800704c:	d4ae      	bmi.n	8006fac <_dtoa_r+0xac4>
 800704e:	463b      	mov	r3, r7
 8007050:	461f      	mov	r7, r3
 8007052:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007056:	2a30      	cmp	r2, #48	; 0x30
 8007058:	d0fa      	beq.n	8007050 <_dtoa_r+0xb68>
 800705a:	e6f9      	b.n	8006e50 <_dtoa_r+0x968>
 800705c:	9a03      	ldr	r2, [sp, #12]
 800705e:	429a      	cmp	r2, r3
 8007060:	d1a5      	bne.n	8006fae <_dtoa_r+0xac6>
 8007062:	2331      	movs	r3, #49	; 0x31
 8007064:	f10a 0a01 	add.w	sl, sl, #1
 8007068:	e779      	b.n	8006f5e <_dtoa_r+0xa76>
 800706a:	4b14      	ldr	r3, [pc, #80]	; (80070bc <_dtoa_r+0xbd4>)
 800706c:	f7ff baa8 	b.w	80065c0 <_dtoa_r+0xd8>
 8007070:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007072:	2b00      	cmp	r3, #0
 8007074:	f47f aa81 	bne.w	800657a <_dtoa_r+0x92>
 8007078:	4b11      	ldr	r3, [pc, #68]	; (80070c0 <_dtoa_r+0xbd8>)
 800707a:	f7ff baa1 	b.w	80065c0 <_dtoa_r+0xd8>
 800707e:	f1b9 0f00 	cmp.w	r9, #0
 8007082:	dc03      	bgt.n	800708c <_dtoa_r+0xba4>
 8007084:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007086:	2b02      	cmp	r3, #2
 8007088:	f73f aecb 	bgt.w	8006e22 <_dtoa_r+0x93a>
 800708c:	9f03      	ldr	r7, [sp, #12]
 800708e:	4621      	mov	r1, r4
 8007090:	4658      	mov	r0, fp
 8007092:	f7ff f99d 	bl	80063d0 <quorem>
 8007096:	9a03      	ldr	r2, [sp, #12]
 8007098:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800709c:	f807 3b01 	strb.w	r3, [r7], #1
 80070a0:	1aba      	subs	r2, r7, r2
 80070a2:	4591      	cmp	r9, r2
 80070a4:	ddba      	ble.n	800701c <_dtoa_r+0xb34>
 80070a6:	4659      	mov	r1, fp
 80070a8:	2300      	movs	r3, #0
 80070aa:	220a      	movs	r2, #10
 80070ac:	4628      	mov	r0, r5
 80070ae:	f000 f893 	bl	80071d8 <__multadd>
 80070b2:	4683      	mov	fp, r0
 80070b4:	e7eb      	b.n	800708e <_dtoa_r+0xba6>
 80070b6:	bf00      	nop
 80070b8:	080089bf 	.word	0x080089bf
 80070bc:	0800891c 	.word	0x0800891c
 80070c0:	08008940 	.word	0x08008940

080070c4 <_localeconv_r>:
 80070c4:	4800      	ldr	r0, [pc, #0]	; (80070c8 <_localeconv_r+0x4>)
 80070c6:	4770      	bx	lr
 80070c8:	20000180 	.word	0x20000180

080070cc <malloc>:
 80070cc:	4b02      	ldr	r3, [pc, #8]	; (80070d8 <malloc+0xc>)
 80070ce:	4601      	mov	r1, r0
 80070d0:	6818      	ldr	r0, [r3, #0]
 80070d2:	f000 bc1d 	b.w	8007910 <_malloc_r>
 80070d6:	bf00      	nop
 80070d8:	2000002c 	.word	0x2000002c

080070dc <memchr>:
 80070dc:	4603      	mov	r3, r0
 80070de:	b510      	push	{r4, lr}
 80070e0:	b2c9      	uxtb	r1, r1
 80070e2:	4402      	add	r2, r0
 80070e4:	4293      	cmp	r3, r2
 80070e6:	4618      	mov	r0, r3
 80070e8:	d101      	bne.n	80070ee <memchr+0x12>
 80070ea:	2000      	movs	r0, #0
 80070ec:	e003      	b.n	80070f6 <memchr+0x1a>
 80070ee:	7804      	ldrb	r4, [r0, #0]
 80070f0:	3301      	adds	r3, #1
 80070f2:	428c      	cmp	r4, r1
 80070f4:	d1f6      	bne.n	80070e4 <memchr+0x8>
 80070f6:	bd10      	pop	{r4, pc}

080070f8 <memcpy>:
 80070f8:	440a      	add	r2, r1
 80070fa:	4291      	cmp	r1, r2
 80070fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8007100:	d100      	bne.n	8007104 <memcpy+0xc>
 8007102:	4770      	bx	lr
 8007104:	b510      	push	{r4, lr}
 8007106:	f811 4b01 	ldrb.w	r4, [r1], #1
 800710a:	4291      	cmp	r1, r2
 800710c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007110:	d1f9      	bne.n	8007106 <memcpy+0xe>
 8007112:	bd10      	pop	{r4, pc}

08007114 <_Balloc>:
 8007114:	b570      	push	{r4, r5, r6, lr}
 8007116:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007118:	4604      	mov	r4, r0
 800711a:	460d      	mov	r5, r1
 800711c:	b976      	cbnz	r6, 800713c <_Balloc+0x28>
 800711e:	2010      	movs	r0, #16
 8007120:	f7ff ffd4 	bl	80070cc <malloc>
 8007124:	4602      	mov	r2, r0
 8007126:	6260      	str	r0, [r4, #36]	; 0x24
 8007128:	b920      	cbnz	r0, 8007134 <_Balloc+0x20>
 800712a:	2166      	movs	r1, #102	; 0x66
 800712c:	4b17      	ldr	r3, [pc, #92]	; (800718c <_Balloc+0x78>)
 800712e:	4818      	ldr	r0, [pc, #96]	; (8007190 <_Balloc+0x7c>)
 8007130:	f000 fdce 	bl	8007cd0 <__assert_func>
 8007134:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007138:	6006      	str	r6, [r0, #0]
 800713a:	60c6      	str	r6, [r0, #12]
 800713c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800713e:	68f3      	ldr	r3, [r6, #12]
 8007140:	b183      	cbz	r3, 8007164 <_Balloc+0x50>
 8007142:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007144:	68db      	ldr	r3, [r3, #12]
 8007146:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800714a:	b9b8      	cbnz	r0, 800717c <_Balloc+0x68>
 800714c:	2101      	movs	r1, #1
 800714e:	fa01 f605 	lsl.w	r6, r1, r5
 8007152:	1d72      	adds	r2, r6, #5
 8007154:	4620      	mov	r0, r4
 8007156:	0092      	lsls	r2, r2, #2
 8007158:	f000 fb5e 	bl	8007818 <_calloc_r>
 800715c:	b160      	cbz	r0, 8007178 <_Balloc+0x64>
 800715e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007162:	e00e      	b.n	8007182 <_Balloc+0x6e>
 8007164:	2221      	movs	r2, #33	; 0x21
 8007166:	2104      	movs	r1, #4
 8007168:	4620      	mov	r0, r4
 800716a:	f000 fb55 	bl	8007818 <_calloc_r>
 800716e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007170:	60f0      	str	r0, [r6, #12]
 8007172:	68db      	ldr	r3, [r3, #12]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d1e4      	bne.n	8007142 <_Balloc+0x2e>
 8007178:	2000      	movs	r0, #0
 800717a:	bd70      	pop	{r4, r5, r6, pc}
 800717c:	6802      	ldr	r2, [r0, #0]
 800717e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007182:	2300      	movs	r3, #0
 8007184:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007188:	e7f7      	b.n	800717a <_Balloc+0x66>
 800718a:	bf00      	nop
 800718c:	0800894d 	.word	0x0800894d
 8007190:	080089d0 	.word	0x080089d0

08007194 <_Bfree>:
 8007194:	b570      	push	{r4, r5, r6, lr}
 8007196:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007198:	4605      	mov	r5, r0
 800719a:	460c      	mov	r4, r1
 800719c:	b976      	cbnz	r6, 80071bc <_Bfree+0x28>
 800719e:	2010      	movs	r0, #16
 80071a0:	f7ff ff94 	bl	80070cc <malloc>
 80071a4:	4602      	mov	r2, r0
 80071a6:	6268      	str	r0, [r5, #36]	; 0x24
 80071a8:	b920      	cbnz	r0, 80071b4 <_Bfree+0x20>
 80071aa:	218a      	movs	r1, #138	; 0x8a
 80071ac:	4b08      	ldr	r3, [pc, #32]	; (80071d0 <_Bfree+0x3c>)
 80071ae:	4809      	ldr	r0, [pc, #36]	; (80071d4 <_Bfree+0x40>)
 80071b0:	f000 fd8e 	bl	8007cd0 <__assert_func>
 80071b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80071b8:	6006      	str	r6, [r0, #0]
 80071ba:	60c6      	str	r6, [r0, #12]
 80071bc:	b13c      	cbz	r4, 80071ce <_Bfree+0x3a>
 80071be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80071c0:	6862      	ldr	r2, [r4, #4]
 80071c2:	68db      	ldr	r3, [r3, #12]
 80071c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80071c8:	6021      	str	r1, [r4, #0]
 80071ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80071ce:	bd70      	pop	{r4, r5, r6, pc}
 80071d0:	0800894d 	.word	0x0800894d
 80071d4:	080089d0 	.word	0x080089d0

080071d8 <__multadd>:
 80071d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071dc:	4607      	mov	r7, r0
 80071de:	460c      	mov	r4, r1
 80071e0:	461e      	mov	r6, r3
 80071e2:	2000      	movs	r0, #0
 80071e4:	690d      	ldr	r5, [r1, #16]
 80071e6:	f101 0c14 	add.w	ip, r1, #20
 80071ea:	f8dc 3000 	ldr.w	r3, [ip]
 80071ee:	3001      	adds	r0, #1
 80071f0:	b299      	uxth	r1, r3
 80071f2:	fb02 6101 	mla	r1, r2, r1, r6
 80071f6:	0c1e      	lsrs	r6, r3, #16
 80071f8:	0c0b      	lsrs	r3, r1, #16
 80071fa:	fb02 3306 	mla	r3, r2, r6, r3
 80071fe:	b289      	uxth	r1, r1
 8007200:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007204:	4285      	cmp	r5, r0
 8007206:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800720a:	f84c 1b04 	str.w	r1, [ip], #4
 800720e:	dcec      	bgt.n	80071ea <__multadd+0x12>
 8007210:	b30e      	cbz	r6, 8007256 <__multadd+0x7e>
 8007212:	68a3      	ldr	r3, [r4, #8]
 8007214:	42ab      	cmp	r3, r5
 8007216:	dc19      	bgt.n	800724c <__multadd+0x74>
 8007218:	6861      	ldr	r1, [r4, #4]
 800721a:	4638      	mov	r0, r7
 800721c:	3101      	adds	r1, #1
 800721e:	f7ff ff79 	bl	8007114 <_Balloc>
 8007222:	4680      	mov	r8, r0
 8007224:	b928      	cbnz	r0, 8007232 <__multadd+0x5a>
 8007226:	4602      	mov	r2, r0
 8007228:	21b5      	movs	r1, #181	; 0xb5
 800722a:	4b0c      	ldr	r3, [pc, #48]	; (800725c <__multadd+0x84>)
 800722c:	480c      	ldr	r0, [pc, #48]	; (8007260 <__multadd+0x88>)
 800722e:	f000 fd4f 	bl	8007cd0 <__assert_func>
 8007232:	6922      	ldr	r2, [r4, #16]
 8007234:	f104 010c 	add.w	r1, r4, #12
 8007238:	3202      	adds	r2, #2
 800723a:	0092      	lsls	r2, r2, #2
 800723c:	300c      	adds	r0, #12
 800723e:	f7ff ff5b 	bl	80070f8 <memcpy>
 8007242:	4621      	mov	r1, r4
 8007244:	4638      	mov	r0, r7
 8007246:	f7ff ffa5 	bl	8007194 <_Bfree>
 800724a:	4644      	mov	r4, r8
 800724c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007250:	3501      	adds	r5, #1
 8007252:	615e      	str	r6, [r3, #20]
 8007254:	6125      	str	r5, [r4, #16]
 8007256:	4620      	mov	r0, r4
 8007258:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800725c:	080089bf 	.word	0x080089bf
 8007260:	080089d0 	.word	0x080089d0

08007264 <__hi0bits>:
 8007264:	0c02      	lsrs	r2, r0, #16
 8007266:	0412      	lsls	r2, r2, #16
 8007268:	4603      	mov	r3, r0
 800726a:	b9ca      	cbnz	r2, 80072a0 <__hi0bits+0x3c>
 800726c:	0403      	lsls	r3, r0, #16
 800726e:	2010      	movs	r0, #16
 8007270:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007274:	bf04      	itt	eq
 8007276:	021b      	lsleq	r3, r3, #8
 8007278:	3008      	addeq	r0, #8
 800727a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800727e:	bf04      	itt	eq
 8007280:	011b      	lsleq	r3, r3, #4
 8007282:	3004      	addeq	r0, #4
 8007284:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007288:	bf04      	itt	eq
 800728a:	009b      	lsleq	r3, r3, #2
 800728c:	3002      	addeq	r0, #2
 800728e:	2b00      	cmp	r3, #0
 8007290:	db05      	blt.n	800729e <__hi0bits+0x3a>
 8007292:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007296:	f100 0001 	add.w	r0, r0, #1
 800729a:	bf08      	it	eq
 800729c:	2020      	moveq	r0, #32
 800729e:	4770      	bx	lr
 80072a0:	2000      	movs	r0, #0
 80072a2:	e7e5      	b.n	8007270 <__hi0bits+0xc>

080072a4 <__lo0bits>:
 80072a4:	6803      	ldr	r3, [r0, #0]
 80072a6:	4602      	mov	r2, r0
 80072a8:	f013 0007 	ands.w	r0, r3, #7
 80072ac:	d00b      	beq.n	80072c6 <__lo0bits+0x22>
 80072ae:	07d9      	lsls	r1, r3, #31
 80072b0:	d421      	bmi.n	80072f6 <__lo0bits+0x52>
 80072b2:	0798      	lsls	r0, r3, #30
 80072b4:	bf49      	itett	mi
 80072b6:	085b      	lsrmi	r3, r3, #1
 80072b8:	089b      	lsrpl	r3, r3, #2
 80072ba:	2001      	movmi	r0, #1
 80072bc:	6013      	strmi	r3, [r2, #0]
 80072be:	bf5c      	itt	pl
 80072c0:	2002      	movpl	r0, #2
 80072c2:	6013      	strpl	r3, [r2, #0]
 80072c4:	4770      	bx	lr
 80072c6:	b299      	uxth	r1, r3
 80072c8:	b909      	cbnz	r1, 80072ce <__lo0bits+0x2a>
 80072ca:	2010      	movs	r0, #16
 80072cc:	0c1b      	lsrs	r3, r3, #16
 80072ce:	b2d9      	uxtb	r1, r3
 80072d0:	b909      	cbnz	r1, 80072d6 <__lo0bits+0x32>
 80072d2:	3008      	adds	r0, #8
 80072d4:	0a1b      	lsrs	r3, r3, #8
 80072d6:	0719      	lsls	r1, r3, #28
 80072d8:	bf04      	itt	eq
 80072da:	091b      	lsreq	r3, r3, #4
 80072dc:	3004      	addeq	r0, #4
 80072de:	0799      	lsls	r1, r3, #30
 80072e0:	bf04      	itt	eq
 80072e2:	089b      	lsreq	r3, r3, #2
 80072e4:	3002      	addeq	r0, #2
 80072e6:	07d9      	lsls	r1, r3, #31
 80072e8:	d403      	bmi.n	80072f2 <__lo0bits+0x4e>
 80072ea:	085b      	lsrs	r3, r3, #1
 80072ec:	f100 0001 	add.w	r0, r0, #1
 80072f0:	d003      	beq.n	80072fa <__lo0bits+0x56>
 80072f2:	6013      	str	r3, [r2, #0]
 80072f4:	4770      	bx	lr
 80072f6:	2000      	movs	r0, #0
 80072f8:	4770      	bx	lr
 80072fa:	2020      	movs	r0, #32
 80072fc:	4770      	bx	lr
	...

08007300 <__i2b>:
 8007300:	b510      	push	{r4, lr}
 8007302:	460c      	mov	r4, r1
 8007304:	2101      	movs	r1, #1
 8007306:	f7ff ff05 	bl	8007114 <_Balloc>
 800730a:	4602      	mov	r2, r0
 800730c:	b928      	cbnz	r0, 800731a <__i2b+0x1a>
 800730e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007312:	4b04      	ldr	r3, [pc, #16]	; (8007324 <__i2b+0x24>)
 8007314:	4804      	ldr	r0, [pc, #16]	; (8007328 <__i2b+0x28>)
 8007316:	f000 fcdb 	bl	8007cd0 <__assert_func>
 800731a:	2301      	movs	r3, #1
 800731c:	6144      	str	r4, [r0, #20]
 800731e:	6103      	str	r3, [r0, #16]
 8007320:	bd10      	pop	{r4, pc}
 8007322:	bf00      	nop
 8007324:	080089bf 	.word	0x080089bf
 8007328:	080089d0 	.word	0x080089d0

0800732c <__multiply>:
 800732c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007330:	4691      	mov	r9, r2
 8007332:	690a      	ldr	r2, [r1, #16]
 8007334:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007338:	460c      	mov	r4, r1
 800733a:	429a      	cmp	r2, r3
 800733c:	bfbe      	ittt	lt
 800733e:	460b      	movlt	r3, r1
 8007340:	464c      	movlt	r4, r9
 8007342:	4699      	movlt	r9, r3
 8007344:	6927      	ldr	r7, [r4, #16]
 8007346:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800734a:	68a3      	ldr	r3, [r4, #8]
 800734c:	6861      	ldr	r1, [r4, #4]
 800734e:	eb07 060a 	add.w	r6, r7, sl
 8007352:	42b3      	cmp	r3, r6
 8007354:	b085      	sub	sp, #20
 8007356:	bfb8      	it	lt
 8007358:	3101      	addlt	r1, #1
 800735a:	f7ff fedb 	bl	8007114 <_Balloc>
 800735e:	b930      	cbnz	r0, 800736e <__multiply+0x42>
 8007360:	4602      	mov	r2, r0
 8007362:	f240 115d 	movw	r1, #349	; 0x15d
 8007366:	4b43      	ldr	r3, [pc, #268]	; (8007474 <__multiply+0x148>)
 8007368:	4843      	ldr	r0, [pc, #268]	; (8007478 <__multiply+0x14c>)
 800736a:	f000 fcb1 	bl	8007cd0 <__assert_func>
 800736e:	f100 0514 	add.w	r5, r0, #20
 8007372:	462b      	mov	r3, r5
 8007374:	2200      	movs	r2, #0
 8007376:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800737a:	4543      	cmp	r3, r8
 800737c:	d321      	bcc.n	80073c2 <__multiply+0x96>
 800737e:	f104 0314 	add.w	r3, r4, #20
 8007382:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007386:	f109 0314 	add.w	r3, r9, #20
 800738a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800738e:	9202      	str	r2, [sp, #8]
 8007390:	1b3a      	subs	r2, r7, r4
 8007392:	3a15      	subs	r2, #21
 8007394:	f022 0203 	bic.w	r2, r2, #3
 8007398:	3204      	adds	r2, #4
 800739a:	f104 0115 	add.w	r1, r4, #21
 800739e:	428f      	cmp	r7, r1
 80073a0:	bf38      	it	cc
 80073a2:	2204      	movcc	r2, #4
 80073a4:	9201      	str	r2, [sp, #4]
 80073a6:	9a02      	ldr	r2, [sp, #8]
 80073a8:	9303      	str	r3, [sp, #12]
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d80c      	bhi.n	80073c8 <__multiply+0x9c>
 80073ae:	2e00      	cmp	r6, #0
 80073b0:	dd03      	ble.n	80073ba <__multiply+0x8e>
 80073b2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d059      	beq.n	800746e <__multiply+0x142>
 80073ba:	6106      	str	r6, [r0, #16]
 80073bc:	b005      	add	sp, #20
 80073be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073c2:	f843 2b04 	str.w	r2, [r3], #4
 80073c6:	e7d8      	b.n	800737a <__multiply+0x4e>
 80073c8:	f8b3 a000 	ldrh.w	sl, [r3]
 80073cc:	f1ba 0f00 	cmp.w	sl, #0
 80073d0:	d023      	beq.n	800741a <__multiply+0xee>
 80073d2:	46a9      	mov	r9, r5
 80073d4:	f04f 0c00 	mov.w	ip, #0
 80073d8:	f104 0e14 	add.w	lr, r4, #20
 80073dc:	f85e 2b04 	ldr.w	r2, [lr], #4
 80073e0:	f8d9 1000 	ldr.w	r1, [r9]
 80073e4:	fa1f fb82 	uxth.w	fp, r2
 80073e8:	b289      	uxth	r1, r1
 80073ea:	fb0a 110b 	mla	r1, sl, fp, r1
 80073ee:	4461      	add	r1, ip
 80073f0:	f8d9 c000 	ldr.w	ip, [r9]
 80073f4:	0c12      	lsrs	r2, r2, #16
 80073f6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80073fa:	fb0a c202 	mla	r2, sl, r2, ip
 80073fe:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007402:	b289      	uxth	r1, r1
 8007404:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007408:	4577      	cmp	r7, lr
 800740a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800740e:	f849 1b04 	str.w	r1, [r9], #4
 8007412:	d8e3      	bhi.n	80073dc <__multiply+0xb0>
 8007414:	9a01      	ldr	r2, [sp, #4]
 8007416:	f845 c002 	str.w	ip, [r5, r2]
 800741a:	9a03      	ldr	r2, [sp, #12]
 800741c:	3304      	adds	r3, #4
 800741e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007422:	f1b9 0f00 	cmp.w	r9, #0
 8007426:	d020      	beq.n	800746a <__multiply+0x13e>
 8007428:	46ae      	mov	lr, r5
 800742a:	f04f 0a00 	mov.w	sl, #0
 800742e:	6829      	ldr	r1, [r5, #0]
 8007430:	f104 0c14 	add.w	ip, r4, #20
 8007434:	f8bc b000 	ldrh.w	fp, [ip]
 8007438:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800743c:	b289      	uxth	r1, r1
 800743e:	fb09 220b 	mla	r2, r9, fp, r2
 8007442:	4492      	add	sl, r2
 8007444:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007448:	f84e 1b04 	str.w	r1, [lr], #4
 800744c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007450:	f8be 1000 	ldrh.w	r1, [lr]
 8007454:	0c12      	lsrs	r2, r2, #16
 8007456:	fb09 1102 	mla	r1, r9, r2, r1
 800745a:	4567      	cmp	r7, ip
 800745c:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007460:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007464:	d8e6      	bhi.n	8007434 <__multiply+0x108>
 8007466:	9a01      	ldr	r2, [sp, #4]
 8007468:	50a9      	str	r1, [r5, r2]
 800746a:	3504      	adds	r5, #4
 800746c:	e79b      	b.n	80073a6 <__multiply+0x7a>
 800746e:	3e01      	subs	r6, #1
 8007470:	e79d      	b.n	80073ae <__multiply+0x82>
 8007472:	bf00      	nop
 8007474:	080089bf 	.word	0x080089bf
 8007478:	080089d0 	.word	0x080089d0

0800747c <__pow5mult>:
 800747c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007480:	4615      	mov	r5, r2
 8007482:	f012 0203 	ands.w	r2, r2, #3
 8007486:	4606      	mov	r6, r0
 8007488:	460f      	mov	r7, r1
 800748a:	d007      	beq.n	800749c <__pow5mult+0x20>
 800748c:	4c25      	ldr	r4, [pc, #148]	; (8007524 <__pow5mult+0xa8>)
 800748e:	3a01      	subs	r2, #1
 8007490:	2300      	movs	r3, #0
 8007492:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007496:	f7ff fe9f 	bl	80071d8 <__multadd>
 800749a:	4607      	mov	r7, r0
 800749c:	10ad      	asrs	r5, r5, #2
 800749e:	d03d      	beq.n	800751c <__pow5mult+0xa0>
 80074a0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80074a2:	b97c      	cbnz	r4, 80074c4 <__pow5mult+0x48>
 80074a4:	2010      	movs	r0, #16
 80074a6:	f7ff fe11 	bl	80070cc <malloc>
 80074aa:	4602      	mov	r2, r0
 80074ac:	6270      	str	r0, [r6, #36]	; 0x24
 80074ae:	b928      	cbnz	r0, 80074bc <__pow5mult+0x40>
 80074b0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80074b4:	4b1c      	ldr	r3, [pc, #112]	; (8007528 <__pow5mult+0xac>)
 80074b6:	481d      	ldr	r0, [pc, #116]	; (800752c <__pow5mult+0xb0>)
 80074b8:	f000 fc0a 	bl	8007cd0 <__assert_func>
 80074bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80074c0:	6004      	str	r4, [r0, #0]
 80074c2:	60c4      	str	r4, [r0, #12]
 80074c4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80074c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80074cc:	b94c      	cbnz	r4, 80074e2 <__pow5mult+0x66>
 80074ce:	f240 2171 	movw	r1, #625	; 0x271
 80074d2:	4630      	mov	r0, r6
 80074d4:	f7ff ff14 	bl	8007300 <__i2b>
 80074d8:	2300      	movs	r3, #0
 80074da:	4604      	mov	r4, r0
 80074dc:	f8c8 0008 	str.w	r0, [r8, #8]
 80074e0:	6003      	str	r3, [r0, #0]
 80074e2:	f04f 0900 	mov.w	r9, #0
 80074e6:	07eb      	lsls	r3, r5, #31
 80074e8:	d50a      	bpl.n	8007500 <__pow5mult+0x84>
 80074ea:	4639      	mov	r1, r7
 80074ec:	4622      	mov	r2, r4
 80074ee:	4630      	mov	r0, r6
 80074f0:	f7ff ff1c 	bl	800732c <__multiply>
 80074f4:	4680      	mov	r8, r0
 80074f6:	4639      	mov	r1, r7
 80074f8:	4630      	mov	r0, r6
 80074fa:	f7ff fe4b 	bl	8007194 <_Bfree>
 80074fe:	4647      	mov	r7, r8
 8007500:	106d      	asrs	r5, r5, #1
 8007502:	d00b      	beq.n	800751c <__pow5mult+0xa0>
 8007504:	6820      	ldr	r0, [r4, #0]
 8007506:	b938      	cbnz	r0, 8007518 <__pow5mult+0x9c>
 8007508:	4622      	mov	r2, r4
 800750a:	4621      	mov	r1, r4
 800750c:	4630      	mov	r0, r6
 800750e:	f7ff ff0d 	bl	800732c <__multiply>
 8007512:	6020      	str	r0, [r4, #0]
 8007514:	f8c0 9000 	str.w	r9, [r0]
 8007518:	4604      	mov	r4, r0
 800751a:	e7e4      	b.n	80074e6 <__pow5mult+0x6a>
 800751c:	4638      	mov	r0, r7
 800751e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007522:	bf00      	nop
 8007524:	08008b20 	.word	0x08008b20
 8007528:	0800894d 	.word	0x0800894d
 800752c:	080089d0 	.word	0x080089d0

08007530 <__lshift>:
 8007530:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007534:	460c      	mov	r4, r1
 8007536:	4607      	mov	r7, r0
 8007538:	4691      	mov	r9, r2
 800753a:	6923      	ldr	r3, [r4, #16]
 800753c:	6849      	ldr	r1, [r1, #4]
 800753e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007542:	68a3      	ldr	r3, [r4, #8]
 8007544:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007548:	f108 0601 	add.w	r6, r8, #1
 800754c:	42b3      	cmp	r3, r6
 800754e:	db0b      	blt.n	8007568 <__lshift+0x38>
 8007550:	4638      	mov	r0, r7
 8007552:	f7ff fddf 	bl	8007114 <_Balloc>
 8007556:	4605      	mov	r5, r0
 8007558:	b948      	cbnz	r0, 800756e <__lshift+0x3e>
 800755a:	4602      	mov	r2, r0
 800755c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007560:	4b29      	ldr	r3, [pc, #164]	; (8007608 <__lshift+0xd8>)
 8007562:	482a      	ldr	r0, [pc, #168]	; (800760c <__lshift+0xdc>)
 8007564:	f000 fbb4 	bl	8007cd0 <__assert_func>
 8007568:	3101      	adds	r1, #1
 800756a:	005b      	lsls	r3, r3, #1
 800756c:	e7ee      	b.n	800754c <__lshift+0x1c>
 800756e:	2300      	movs	r3, #0
 8007570:	f100 0114 	add.w	r1, r0, #20
 8007574:	f100 0210 	add.w	r2, r0, #16
 8007578:	4618      	mov	r0, r3
 800757a:	4553      	cmp	r3, sl
 800757c:	db37      	blt.n	80075ee <__lshift+0xbe>
 800757e:	6920      	ldr	r0, [r4, #16]
 8007580:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007584:	f104 0314 	add.w	r3, r4, #20
 8007588:	f019 091f 	ands.w	r9, r9, #31
 800758c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007590:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007594:	d02f      	beq.n	80075f6 <__lshift+0xc6>
 8007596:	468a      	mov	sl, r1
 8007598:	f04f 0c00 	mov.w	ip, #0
 800759c:	f1c9 0e20 	rsb	lr, r9, #32
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	fa02 f209 	lsl.w	r2, r2, r9
 80075a6:	ea42 020c 	orr.w	r2, r2, ip
 80075aa:	f84a 2b04 	str.w	r2, [sl], #4
 80075ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80075b2:	4298      	cmp	r0, r3
 80075b4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80075b8:	d8f2      	bhi.n	80075a0 <__lshift+0x70>
 80075ba:	1b03      	subs	r3, r0, r4
 80075bc:	3b15      	subs	r3, #21
 80075be:	f023 0303 	bic.w	r3, r3, #3
 80075c2:	3304      	adds	r3, #4
 80075c4:	f104 0215 	add.w	r2, r4, #21
 80075c8:	4290      	cmp	r0, r2
 80075ca:	bf38      	it	cc
 80075cc:	2304      	movcc	r3, #4
 80075ce:	f841 c003 	str.w	ip, [r1, r3]
 80075d2:	f1bc 0f00 	cmp.w	ip, #0
 80075d6:	d001      	beq.n	80075dc <__lshift+0xac>
 80075d8:	f108 0602 	add.w	r6, r8, #2
 80075dc:	3e01      	subs	r6, #1
 80075de:	4638      	mov	r0, r7
 80075e0:	4621      	mov	r1, r4
 80075e2:	612e      	str	r6, [r5, #16]
 80075e4:	f7ff fdd6 	bl	8007194 <_Bfree>
 80075e8:	4628      	mov	r0, r5
 80075ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075ee:	f842 0f04 	str.w	r0, [r2, #4]!
 80075f2:	3301      	adds	r3, #1
 80075f4:	e7c1      	b.n	800757a <__lshift+0x4a>
 80075f6:	3904      	subs	r1, #4
 80075f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80075fc:	4298      	cmp	r0, r3
 80075fe:	f841 2f04 	str.w	r2, [r1, #4]!
 8007602:	d8f9      	bhi.n	80075f8 <__lshift+0xc8>
 8007604:	e7ea      	b.n	80075dc <__lshift+0xac>
 8007606:	bf00      	nop
 8007608:	080089bf 	.word	0x080089bf
 800760c:	080089d0 	.word	0x080089d0

08007610 <__mcmp>:
 8007610:	4603      	mov	r3, r0
 8007612:	690a      	ldr	r2, [r1, #16]
 8007614:	6900      	ldr	r0, [r0, #16]
 8007616:	b530      	push	{r4, r5, lr}
 8007618:	1a80      	subs	r0, r0, r2
 800761a:	d10d      	bne.n	8007638 <__mcmp+0x28>
 800761c:	3314      	adds	r3, #20
 800761e:	3114      	adds	r1, #20
 8007620:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007624:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007628:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800762c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007630:	4295      	cmp	r5, r2
 8007632:	d002      	beq.n	800763a <__mcmp+0x2a>
 8007634:	d304      	bcc.n	8007640 <__mcmp+0x30>
 8007636:	2001      	movs	r0, #1
 8007638:	bd30      	pop	{r4, r5, pc}
 800763a:	42a3      	cmp	r3, r4
 800763c:	d3f4      	bcc.n	8007628 <__mcmp+0x18>
 800763e:	e7fb      	b.n	8007638 <__mcmp+0x28>
 8007640:	f04f 30ff 	mov.w	r0, #4294967295
 8007644:	e7f8      	b.n	8007638 <__mcmp+0x28>
	...

08007648 <__mdiff>:
 8007648:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800764c:	460d      	mov	r5, r1
 800764e:	4607      	mov	r7, r0
 8007650:	4611      	mov	r1, r2
 8007652:	4628      	mov	r0, r5
 8007654:	4614      	mov	r4, r2
 8007656:	f7ff ffdb 	bl	8007610 <__mcmp>
 800765a:	1e06      	subs	r6, r0, #0
 800765c:	d111      	bne.n	8007682 <__mdiff+0x3a>
 800765e:	4631      	mov	r1, r6
 8007660:	4638      	mov	r0, r7
 8007662:	f7ff fd57 	bl	8007114 <_Balloc>
 8007666:	4602      	mov	r2, r0
 8007668:	b928      	cbnz	r0, 8007676 <__mdiff+0x2e>
 800766a:	f240 2132 	movw	r1, #562	; 0x232
 800766e:	4b3a      	ldr	r3, [pc, #232]	; (8007758 <__mdiff+0x110>)
 8007670:	483a      	ldr	r0, [pc, #232]	; (800775c <__mdiff+0x114>)
 8007672:	f000 fb2d 	bl	8007cd0 <__assert_func>
 8007676:	2301      	movs	r3, #1
 8007678:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800767c:	4610      	mov	r0, r2
 800767e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007682:	bfa4      	itt	ge
 8007684:	4623      	movge	r3, r4
 8007686:	462c      	movge	r4, r5
 8007688:	4638      	mov	r0, r7
 800768a:	6861      	ldr	r1, [r4, #4]
 800768c:	bfa6      	itte	ge
 800768e:	461d      	movge	r5, r3
 8007690:	2600      	movge	r6, #0
 8007692:	2601      	movlt	r6, #1
 8007694:	f7ff fd3e 	bl	8007114 <_Balloc>
 8007698:	4602      	mov	r2, r0
 800769a:	b918      	cbnz	r0, 80076a4 <__mdiff+0x5c>
 800769c:	f44f 7110 	mov.w	r1, #576	; 0x240
 80076a0:	4b2d      	ldr	r3, [pc, #180]	; (8007758 <__mdiff+0x110>)
 80076a2:	e7e5      	b.n	8007670 <__mdiff+0x28>
 80076a4:	f102 0814 	add.w	r8, r2, #20
 80076a8:	46c2      	mov	sl, r8
 80076aa:	f04f 0c00 	mov.w	ip, #0
 80076ae:	6927      	ldr	r7, [r4, #16]
 80076b0:	60c6      	str	r6, [r0, #12]
 80076b2:	692e      	ldr	r6, [r5, #16]
 80076b4:	f104 0014 	add.w	r0, r4, #20
 80076b8:	f105 0914 	add.w	r9, r5, #20
 80076bc:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80076c0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80076c4:	3410      	adds	r4, #16
 80076c6:	f854 bf04 	ldr.w	fp, [r4, #4]!
 80076ca:	f859 3b04 	ldr.w	r3, [r9], #4
 80076ce:	fa1f f18b 	uxth.w	r1, fp
 80076d2:	448c      	add	ip, r1
 80076d4:	b299      	uxth	r1, r3
 80076d6:	0c1b      	lsrs	r3, r3, #16
 80076d8:	ebac 0101 	sub.w	r1, ip, r1
 80076dc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80076e0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80076e4:	b289      	uxth	r1, r1
 80076e6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80076ea:	454e      	cmp	r6, r9
 80076ec:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80076f0:	f84a 3b04 	str.w	r3, [sl], #4
 80076f4:	d8e7      	bhi.n	80076c6 <__mdiff+0x7e>
 80076f6:	1b73      	subs	r3, r6, r5
 80076f8:	3b15      	subs	r3, #21
 80076fa:	f023 0303 	bic.w	r3, r3, #3
 80076fe:	3515      	adds	r5, #21
 8007700:	3304      	adds	r3, #4
 8007702:	42ae      	cmp	r6, r5
 8007704:	bf38      	it	cc
 8007706:	2304      	movcc	r3, #4
 8007708:	4418      	add	r0, r3
 800770a:	4443      	add	r3, r8
 800770c:	461e      	mov	r6, r3
 800770e:	4605      	mov	r5, r0
 8007710:	4575      	cmp	r5, lr
 8007712:	d30e      	bcc.n	8007732 <__mdiff+0xea>
 8007714:	f10e 0103 	add.w	r1, lr, #3
 8007718:	1a09      	subs	r1, r1, r0
 800771a:	f021 0103 	bic.w	r1, r1, #3
 800771e:	3803      	subs	r0, #3
 8007720:	4586      	cmp	lr, r0
 8007722:	bf38      	it	cc
 8007724:	2100      	movcc	r1, #0
 8007726:	4419      	add	r1, r3
 8007728:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800772c:	b18b      	cbz	r3, 8007752 <__mdiff+0x10a>
 800772e:	6117      	str	r7, [r2, #16]
 8007730:	e7a4      	b.n	800767c <__mdiff+0x34>
 8007732:	f855 8b04 	ldr.w	r8, [r5], #4
 8007736:	fa1f f188 	uxth.w	r1, r8
 800773a:	4461      	add	r1, ip
 800773c:	140c      	asrs	r4, r1, #16
 800773e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007742:	b289      	uxth	r1, r1
 8007744:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8007748:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800774c:	f846 1b04 	str.w	r1, [r6], #4
 8007750:	e7de      	b.n	8007710 <__mdiff+0xc8>
 8007752:	3f01      	subs	r7, #1
 8007754:	e7e8      	b.n	8007728 <__mdiff+0xe0>
 8007756:	bf00      	nop
 8007758:	080089bf 	.word	0x080089bf
 800775c:	080089d0 	.word	0x080089d0

08007760 <__d2b>:
 8007760:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007764:	2101      	movs	r1, #1
 8007766:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800776a:	4690      	mov	r8, r2
 800776c:	461d      	mov	r5, r3
 800776e:	f7ff fcd1 	bl	8007114 <_Balloc>
 8007772:	4604      	mov	r4, r0
 8007774:	b930      	cbnz	r0, 8007784 <__d2b+0x24>
 8007776:	4602      	mov	r2, r0
 8007778:	f240 310a 	movw	r1, #778	; 0x30a
 800777c:	4b24      	ldr	r3, [pc, #144]	; (8007810 <__d2b+0xb0>)
 800777e:	4825      	ldr	r0, [pc, #148]	; (8007814 <__d2b+0xb4>)
 8007780:	f000 faa6 	bl	8007cd0 <__assert_func>
 8007784:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007788:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800778c:	bb2d      	cbnz	r5, 80077da <__d2b+0x7a>
 800778e:	9301      	str	r3, [sp, #4]
 8007790:	f1b8 0300 	subs.w	r3, r8, #0
 8007794:	d026      	beq.n	80077e4 <__d2b+0x84>
 8007796:	4668      	mov	r0, sp
 8007798:	9300      	str	r3, [sp, #0]
 800779a:	f7ff fd83 	bl	80072a4 <__lo0bits>
 800779e:	9900      	ldr	r1, [sp, #0]
 80077a0:	b1f0      	cbz	r0, 80077e0 <__d2b+0x80>
 80077a2:	9a01      	ldr	r2, [sp, #4]
 80077a4:	f1c0 0320 	rsb	r3, r0, #32
 80077a8:	fa02 f303 	lsl.w	r3, r2, r3
 80077ac:	430b      	orrs	r3, r1
 80077ae:	40c2      	lsrs	r2, r0
 80077b0:	6163      	str	r3, [r4, #20]
 80077b2:	9201      	str	r2, [sp, #4]
 80077b4:	9b01      	ldr	r3, [sp, #4]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	bf14      	ite	ne
 80077ba:	2102      	movne	r1, #2
 80077bc:	2101      	moveq	r1, #1
 80077be:	61a3      	str	r3, [r4, #24]
 80077c0:	6121      	str	r1, [r4, #16]
 80077c2:	b1c5      	cbz	r5, 80077f6 <__d2b+0x96>
 80077c4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80077c8:	4405      	add	r5, r0
 80077ca:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80077ce:	603d      	str	r5, [r7, #0]
 80077d0:	6030      	str	r0, [r6, #0]
 80077d2:	4620      	mov	r0, r4
 80077d4:	b002      	add	sp, #8
 80077d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80077da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80077de:	e7d6      	b.n	800778e <__d2b+0x2e>
 80077e0:	6161      	str	r1, [r4, #20]
 80077e2:	e7e7      	b.n	80077b4 <__d2b+0x54>
 80077e4:	a801      	add	r0, sp, #4
 80077e6:	f7ff fd5d 	bl	80072a4 <__lo0bits>
 80077ea:	2101      	movs	r1, #1
 80077ec:	9b01      	ldr	r3, [sp, #4]
 80077ee:	6121      	str	r1, [r4, #16]
 80077f0:	6163      	str	r3, [r4, #20]
 80077f2:	3020      	adds	r0, #32
 80077f4:	e7e5      	b.n	80077c2 <__d2b+0x62>
 80077f6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80077fa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80077fe:	6038      	str	r0, [r7, #0]
 8007800:	6918      	ldr	r0, [r3, #16]
 8007802:	f7ff fd2f 	bl	8007264 <__hi0bits>
 8007806:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800780a:	6031      	str	r1, [r6, #0]
 800780c:	e7e1      	b.n	80077d2 <__d2b+0x72>
 800780e:	bf00      	nop
 8007810:	080089bf 	.word	0x080089bf
 8007814:	080089d0 	.word	0x080089d0

08007818 <_calloc_r>:
 8007818:	b570      	push	{r4, r5, r6, lr}
 800781a:	fba1 5402 	umull	r5, r4, r1, r2
 800781e:	b934      	cbnz	r4, 800782e <_calloc_r+0x16>
 8007820:	4629      	mov	r1, r5
 8007822:	f000 f875 	bl	8007910 <_malloc_r>
 8007826:	4606      	mov	r6, r0
 8007828:	b928      	cbnz	r0, 8007836 <_calloc_r+0x1e>
 800782a:	4630      	mov	r0, r6
 800782c:	bd70      	pop	{r4, r5, r6, pc}
 800782e:	220c      	movs	r2, #12
 8007830:	2600      	movs	r6, #0
 8007832:	6002      	str	r2, [r0, #0]
 8007834:	e7f9      	b.n	800782a <_calloc_r+0x12>
 8007836:	462a      	mov	r2, r5
 8007838:	4621      	mov	r1, r4
 800783a:	f7fe f91f 	bl	8005a7c <memset>
 800783e:	e7f4      	b.n	800782a <_calloc_r+0x12>

08007840 <_free_r>:
 8007840:	b538      	push	{r3, r4, r5, lr}
 8007842:	4605      	mov	r5, r0
 8007844:	2900      	cmp	r1, #0
 8007846:	d040      	beq.n	80078ca <_free_r+0x8a>
 8007848:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800784c:	1f0c      	subs	r4, r1, #4
 800784e:	2b00      	cmp	r3, #0
 8007850:	bfb8      	it	lt
 8007852:	18e4      	addlt	r4, r4, r3
 8007854:	f000 fa98 	bl	8007d88 <__malloc_lock>
 8007858:	4a1c      	ldr	r2, [pc, #112]	; (80078cc <_free_r+0x8c>)
 800785a:	6813      	ldr	r3, [r2, #0]
 800785c:	b933      	cbnz	r3, 800786c <_free_r+0x2c>
 800785e:	6063      	str	r3, [r4, #4]
 8007860:	6014      	str	r4, [r2, #0]
 8007862:	4628      	mov	r0, r5
 8007864:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007868:	f000 ba94 	b.w	8007d94 <__malloc_unlock>
 800786c:	42a3      	cmp	r3, r4
 800786e:	d908      	bls.n	8007882 <_free_r+0x42>
 8007870:	6820      	ldr	r0, [r4, #0]
 8007872:	1821      	adds	r1, r4, r0
 8007874:	428b      	cmp	r3, r1
 8007876:	bf01      	itttt	eq
 8007878:	6819      	ldreq	r1, [r3, #0]
 800787a:	685b      	ldreq	r3, [r3, #4]
 800787c:	1809      	addeq	r1, r1, r0
 800787e:	6021      	streq	r1, [r4, #0]
 8007880:	e7ed      	b.n	800785e <_free_r+0x1e>
 8007882:	461a      	mov	r2, r3
 8007884:	685b      	ldr	r3, [r3, #4]
 8007886:	b10b      	cbz	r3, 800788c <_free_r+0x4c>
 8007888:	42a3      	cmp	r3, r4
 800788a:	d9fa      	bls.n	8007882 <_free_r+0x42>
 800788c:	6811      	ldr	r1, [r2, #0]
 800788e:	1850      	adds	r0, r2, r1
 8007890:	42a0      	cmp	r0, r4
 8007892:	d10b      	bne.n	80078ac <_free_r+0x6c>
 8007894:	6820      	ldr	r0, [r4, #0]
 8007896:	4401      	add	r1, r0
 8007898:	1850      	adds	r0, r2, r1
 800789a:	4283      	cmp	r3, r0
 800789c:	6011      	str	r1, [r2, #0]
 800789e:	d1e0      	bne.n	8007862 <_free_r+0x22>
 80078a0:	6818      	ldr	r0, [r3, #0]
 80078a2:	685b      	ldr	r3, [r3, #4]
 80078a4:	4401      	add	r1, r0
 80078a6:	6011      	str	r1, [r2, #0]
 80078a8:	6053      	str	r3, [r2, #4]
 80078aa:	e7da      	b.n	8007862 <_free_r+0x22>
 80078ac:	d902      	bls.n	80078b4 <_free_r+0x74>
 80078ae:	230c      	movs	r3, #12
 80078b0:	602b      	str	r3, [r5, #0]
 80078b2:	e7d6      	b.n	8007862 <_free_r+0x22>
 80078b4:	6820      	ldr	r0, [r4, #0]
 80078b6:	1821      	adds	r1, r4, r0
 80078b8:	428b      	cmp	r3, r1
 80078ba:	bf01      	itttt	eq
 80078bc:	6819      	ldreq	r1, [r3, #0]
 80078be:	685b      	ldreq	r3, [r3, #4]
 80078c0:	1809      	addeq	r1, r1, r0
 80078c2:	6021      	streq	r1, [r4, #0]
 80078c4:	6063      	str	r3, [r4, #4]
 80078c6:	6054      	str	r4, [r2, #4]
 80078c8:	e7cb      	b.n	8007862 <_free_r+0x22>
 80078ca:	bd38      	pop	{r3, r4, r5, pc}
 80078cc:	200003bc 	.word	0x200003bc

080078d0 <sbrk_aligned>:
 80078d0:	b570      	push	{r4, r5, r6, lr}
 80078d2:	4e0e      	ldr	r6, [pc, #56]	; (800790c <sbrk_aligned+0x3c>)
 80078d4:	460c      	mov	r4, r1
 80078d6:	6831      	ldr	r1, [r6, #0]
 80078d8:	4605      	mov	r5, r0
 80078da:	b911      	cbnz	r1, 80078e2 <sbrk_aligned+0x12>
 80078dc:	f000 f9e8 	bl	8007cb0 <_sbrk_r>
 80078e0:	6030      	str	r0, [r6, #0]
 80078e2:	4621      	mov	r1, r4
 80078e4:	4628      	mov	r0, r5
 80078e6:	f000 f9e3 	bl	8007cb0 <_sbrk_r>
 80078ea:	1c43      	adds	r3, r0, #1
 80078ec:	d00a      	beq.n	8007904 <sbrk_aligned+0x34>
 80078ee:	1cc4      	adds	r4, r0, #3
 80078f0:	f024 0403 	bic.w	r4, r4, #3
 80078f4:	42a0      	cmp	r0, r4
 80078f6:	d007      	beq.n	8007908 <sbrk_aligned+0x38>
 80078f8:	1a21      	subs	r1, r4, r0
 80078fa:	4628      	mov	r0, r5
 80078fc:	f000 f9d8 	bl	8007cb0 <_sbrk_r>
 8007900:	3001      	adds	r0, #1
 8007902:	d101      	bne.n	8007908 <sbrk_aligned+0x38>
 8007904:	f04f 34ff 	mov.w	r4, #4294967295
 8007908:	4620      	mov	r0, r4
 800790a:	bd70      	pop	{r4, r5, r6, pc}
 800790c:	200003c0 	.word	0x200003c0

08007910 <_malloc_r>:
 8007910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007914:	1ccd      	adds	r5, r1, #3
 8007916:	f025 0503 	bic.w	r5, r5, #3
 800791a:	3508      	adds	r5, #8
 800791c:	2d0c      	cmp	r5, #12
 800791e:	bf38      	it	cc
 8007920:	250c      	movcc	r5, #12
 8007922:	2d00      	cmp	r5, #0
 8007924:	4607      	mov	r7, r0
 8007926:	db01      	blt.n	800792c <_malloc_r+0x1c>
 8007928:	42a9      	cmp	r1, r5
 800792a:	d905      	bls.n	8007938 <_malloc_r+0x28>
 800792c:	230c      	movs	r3, #12
 800792e:	2600      	movs	r6, #0
 8007930:	603b      	str	r3, [r7, #0]
 8007932:	4630      	mov	r0, r6
 8007934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007938:	4e2e      	ldr	r6, [pc, #184]	; (80079f4 <_malloc_r+0xe4>)
 800793a:	f000 fa25 	bl	8007d88 <__malloc_lock>
 800793e:	6833      	ldr	r3, [r6, #0]
 8007940:	461c      	mov	r4, r3
 8007942:	bb34      	cbnz	r4, 8007992 <_malloc_r+0x82>
 8007944:	4629      	mov	r1, r5
 8007946:	4638      	mov	r0, r7
 8007948:	f7ff ffc2 	bl	80078d0 <sbrk_aligned>
 800794c:	1c43      	adds	r3, r0, #1
 800794e:	4604      	mov	r4, r0
 8007950:	d14d      	bne.n	80079ee <_malloc_r+0xde>
 8007952:	6834      	ldr	r4, [r6, #0]
 8007954:	4626      	mov	r6, r4
 8007956:	2e00      	cmp	r6, #0
 8007958:	d140      	bne.n	80079dc <_malloc_r+0xcc>
 800795a:	6823      	ldr	r3, [r4, #0]
 800795c:	4631      	mov	r1, r6
 800795e:	4638      	mov	r0, r7
 8007960:	eb04 0803 	add.w	r8, r4, r3
 8007964:	f000 f9a4 	bl	8007cb0 <_sbrk_r>
 8007968:	4580      	cmp	r8, r0
 800796a:	d13a      	bne.n	80079e2 <_malloc_r+0xd2>
 800796c:	6821      	ldr	r1, [r4, #0]
 800796e:	3503      	adds	r5, #3
 8007970:	1a6d      	subs	r5, r5, r1
 8007972:	f025 0503 	bic.w	r5, r5, #3
 8007976:	3508      	adds	r5, #8
 8007978:	2d0c      	cmp	r5, #12
 800797a:	bf38      	it	cc
 800797c:	250c      	movcc	r5, #12
 800797e:	4638      	mov	r0, r7
 8007980:	4629      	mov	r1, r5
 8007982:	f7ff ffa5 	bl	80078d0 <sbrk_aligned>
 8007986:	3001      	adds	r0, #1
 8007988:	d02b      	beq.n	80079e2 <_malloc_r+0xd2>
 800798a:	6823      	ldr	r3, [r4, #0]
 800798c:	442b      	add	r3, r5
 800798e:	6023      	str	r3, [r4, #0]
 8007990:	e00e      	b.n	80079b0 <_malloc_r+0xa0>
 8007992:	6822      	ldr	r2, [r4, #0]
 8007994:	1b52      	subs	r2, r2, r5
 8007996:	d41e      	bmi.n	80079d6 <_malloc_r+0xc6>
 8007998:	2a0b      	cmp	r2, #11
 800799a:	d916      	bls.n	80079ca <_malloc_r+0xba>
 800799c:	1961      	adds	r1, r4, r5
 800799e:	42a3      	cmp	r3, r4
 80079a0:	6025      	str	r5, [r4, #0]
 80079a2:	bf18      	it	ne
 80079a4:	6059      	strne	r1, [r3, #4]
 80079a6:	6863      	ldr	r3, [r4, #4]
 80079a8:	bf08      	it	eq
 80079aa:	6031      	streq	r1, [r6, #0]
 80079ac:	5162      	str	r2, [r4, r5]
 80079ae:	604b      	str	r3, [r1, #4]
 80079b0:	4638      	mov	r0, r7
 80079b2:	f104 060b 	add.w	r6, r4, #11
 80079b6:	f000 f9ed 	bl	8007d94 <__malloc_unlock>
 80079ba:	f026 0607 	bic.w	r6, r6, #7
 80079be:	1d23      	adds	r3, r4, #4
 80079c0:	1af2      	subs	r2, r6, r3
 80079c2:	d0b6      	beq.n	8007932 <_malloc_r+0x22>
 80079c4:	1b9b      	subs	r3, r3, r6
 80079c6:	50a3      	str	r3, [r4, r2]
 80079c8:	e7b3      	b.n	8007932 <_malloc_r+0x22>
 80079ca:	6862      	ldr	r2, [r4, #4]
 80079cc:	42a3      	cmp	r3, r4
 80079ce:	bf0c      	ite	eq
 80079d0:	6032      	streq	r2, [r6, #0]
 80079d2:	605a      	strne	r2, [r3, #4]
 80079d4:	e7ec      	b.n	80079b0 <_malloc_r+0xa0>
 80079d6:	4623      	mov	r3, r4
 80079d8:	6864      	ldr	r4, [r4, #4]
 80079da:	e7b2      	b.n	8007942 <_malloc_r+0x32>
 80079dc:	4634      	mov	r4, r6
 80079de:	6876      	ldr	r6, [r6, #4]
 80079e0:	e7b9      	b.n	8007956 <_malloc_r+0x46>
 80079e2:	230c      	movs	r3, #12
 80079e4:	4638      	mov	r0, r7
 80079e6:	603b      	str	r3, [r7, #0]
 80079e8:	f000 f9d4 	bl	8007d94 <__malloc_unlock>
 80079ec:	e7a1      	b.n	8007932 <_malloc_r+0x22>
 80079ee:	6025      	str	r5, [r4, #0]
 80079f0:	e7de      	b.n	80079b0 <_malloc_r+0xa0>
 80079f2:	bf00      	nop
 80079f4:	200003bc 	.word	0x200003bc

080079f8 <__ssputs_r>:
 80079f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80079fc:	688e      	ldr	r6, [r1, #8]
 80079fe:	4682      	mov	sl, r0
 8007a00:	429e      	cmp	r6, r3
 8007a02:	460c      	mov	r4, r1
 8007a04:	4690      	mov	r8, r2
 8007a06:	461f      	mov	r7, r3
 8007a08:	d838      	bhi.n	8007a7c <__ssputs_r+0x84>
 8007a0a:	898a      	ldrh	r2, [r1, #12]
 8007a0c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007a10:	d032      	beq.n	8007a78 <__ssputs_r+0x80>
 8007a12:	6825      	ldr	r5, [r4, #0]
 8007a14:	6909      	ldr	r1, [r1, #16]
 8007a16:	3301      	adds	r3, #1
 8007a18:	eba5 0901 	sub.w	r9, r5, r1
 8007a1c:	6965      	ldr	r5, [r4, #20]
 8007a1e:	444b      	add	r3, r9
 8007a20:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007a24:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007a28:	106d      	asrs	r5, r5, #1
 8007a2a:	429d      	cmp	r5, r3
 8007a2c:	bf38      	it	cc
 8007a2e:	461d      	movcc	r5, r3
 8007a30:	0553      	lsls	r3, r2, #21
 8007a32:	d531      	bpl.n	8007a98 <__ssputs_r+0xa0>
 8007a34:	4629      	mov	r1, r5
 8007a36:	f7ff ff6b 	bl	8007910 <_malloc_r>
 8007a3a:	4606      	mov	r6, r0
 8007a3c:	b950      	cbnz	r0, 8007a54 <__ssputs_r+0x5c>
 8007a3e:	230c      	movs	r3, #12
 8007a40:	f04f 30ff 	mov.w	r0, #4294967295
 8007a44:	f8ca 3000 	str.w	r3, [sl]
 8007a48:	89a3      	ldrh	r3, [r4, #12]
 8007a4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a4e:	81a3      	strh	r3, [r4, #12]
 8007a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a54:	464a      	mov	r2, r9
 8007a56:	6921      	ldr	r1, [r4, #16]
 8007a58:	f7ff fb4e 	bl	80070f8 <memcpy>
 8007a5c:	89a3      	ldrh	r3, [r4, #12]
 8007a5e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007a62:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a66:	81a3      	strh	r3, [r4, #12]
 8007a68:	6126      	str	r6, [r4, #16]
 8007a6a:	444e      	add	r6, r9
 8007a6c:	6026      	str	r6, [r4, #0]
 8007a6e:	463e      	mov	r6, r7
 8007a70:	6165      	str	r5, [r4, #20]
 8007a72:	eba5 0509 	sub.w	r5, r5, r9
 8007a76:	60a5      	str	r5, [r4, #8]
 8007a78:	42be      	cmp	r6, r7
 8007a7a:	d900      	bls.n	8007a7e <__ssputs_r+0x86>
 8007a7c:	463e      	mov	r6, r7
 8007a7e:	4632      	mov	r2, r6
 8007a80:	4641      	mov	r1, r8
 8007a82:	6820      	ldr	r0, [r4, #0]
 8007a84:	f000 f966 	bl	8007d54 <memmove>
 8007a88:	68a3      	ldr	r3, [r4, #8]
 8007a8a:	2000      	movs	r0, #0
 8007a8c:	1b9b      	subs	r3, r3, r6
 8007a8e:	60a3      	str	r3, [r4, #8]
 8007a90:	6823      	ldr	r3, [r4, #0]
 8007a92:	4433      	add	r3, r6
 8007a94:	6023      	str	r3, [r4, #0]
 8007a96:	e7db      	b.n	8007a50 <__ssputs_r+0x58>
 8007a98:	462a      	mov	r2, r5
 8007a9a:	f000 f981 	bl	8007da0 <_realloc_r>
 8007a9e:	4606      	mov	r6, r0
 8007aa0:	2800      	cmp	r0, #0
 8007aa2:	d1e1      	bne.n	8007a68 <__ssputs_r+0x70>
 8007aa4:	4650      	mov	r0, sl
 8007aa6:	6921      	ldr	r1, [r4, #16]
 8007aa8:	f7ff feca 	bl	8007840 <_free_r>
 8007aac:	e7c7      	b.n	8007a3e <__ssputs_r+0x46>
	...

08007ab0 <_svfiprintf_r>:
 8007ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ab4:	4698      	mov	r8, r3
 8007ab6:	898b      	ldrh	r3, [r1, #12]
 8007ab8:	4607      	mov	r7, r0
 8007aba:	061b      	lsls	r3, r3, #24
 8007abc:	460d      	mov	r5, r1
 8007abe:	4614      	mov	r4, r2
 8007ac0:	b09d      	sub	sp, #116	; 0x74
 8007ac2:	d50e      	bpl.n	8007ae2 <_svfiprintf_r+0x32>
 8007ac4:	690b      	ldr	r3, [r1, #16]
 8007ac6:	b963      	cbnz	r3, 8007ae2 <_svfiprintf_r+0x32>
 8007ac8:	2140      	movs	r1, #64	; 0x40
 8007aca:	f7ff ff21 	bl	8007910 <_malloc_r>
 8007ace:	6028      	str	r0, [r5, #0]
 8007ad0:	6128      	str	r0, [r5, #16]
 8007ad2:	b920      	cbnz	r0, 8007ade <_svfiprintf_r+0x2e>
 8007ad4:	230c      	movs	r3, #12
 8007ad6:	603b      	str	r3, [r7, #0]
 8007ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8007adc:	e0d1      	b.n	8007c82 <_svfiprintf_r+0x1d2>
 8007ade:	2340      	movs	r3, #64	; 0x40
 8007ae0:	616b      	str	r3, [r5, #20]
 8007ae2:	2300      	movs	r3, #0
 8007ae4:	9309      	str	r3, [sp, #36]	; 0x24
 8007ae6:	2320      	movs	r3, #32
 8007ae8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007aec:	2330      	movs	r3, #48	; 0x30
 8007aee:	f04f 0901 	mov.w	r9, #1
 8007af2:	f8cd 800c 	str.w	r8, [sp, #12]
 8007af6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007c9c <_svfiprintf_r+0x1ec>
 8007afa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007afe:	4623      	mov	r3, r4
 8007b00:	469a      	mov	sl, r3
 8007b02:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b06:	b10a      	cbz	r2, 8007b0c <_svfiprintf_r+0x5c>
 8007b08:	2a25      	cmp	r2, #37	; 0x25
 8007b0a:	d1f9      	bne.n	8007b00 <_svfiprintf_r+0x50>
 8007b0c:	ebba 0b04 	subs.w	fp, sl, r4
 8007b10:	d00b      	beq.n	8007b2a <_svfiprintf_r+0x7a>
 8007b12:	465b      	mov	r3, fp
 8007b14:	4622      	mov	r2, r4
 8007b16:	4629      	mov	r1, r5
 8007b18:	4638      	mov	r0, r7
 8007b1a:	f7ff ff6d 	bl	80079f8 <__ssputs_r>
 8007b1e:	3001      	adds	r0, #1
 8007b20:	f000 80aa 	beq.w	8007c78 <_svfiprintf_r+0x1c8>
 8007b24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b26:	445a      	add	r2, fp
 8007b28:	9209      	str	r2, [sp, #36]	; 0x24
 8007b2a:	f89a 3000 	ldrb.w	r3, [sl]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	f000 80a2 	beq.w	8007c78 <_svfiprintf_r+0x1c8>
 8007b34:	2300      	movs	r3, #0
 8007b36:	f04f 32ff 	mov.w	r2, #4294967295
 8007b3a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b3e:	f10a 0a01 	add.w	sl, sl, #1
 8007b42:	9304      	str	r3, [sp, #16]
 8007b44:	9307      	str	r3, [sp, #28]
 8007b46:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b4a:	931a      	str	r3, [sp, #104]	; 0x68
 8007b4c:	4654      	mov	r4, sl
 8007b4e:	2205      	movs	r2, #5
 8007b50:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b54:	4851      	ldr	r0, [pc, #324]	; (8007c9c <_svfiprintf_r+0x1ec>)
 8007b56:	f7ff fac1 	bl	80070dc <memchr>
 8007b5a:	9a04      	ldr	r2, [sp, #16]
 8007b5c:	b9d8      	cbnz	r0, 8007b96 <_svfiprintf_r+0xe6>
 8007b5e:	06d0      	lsls	r0, r2, #27
 8007b60:	bf44      	itt	mi
 8007b62:	2320      	movmi	r3, #32
 8007b64:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b68:	0711      	lsls	r1, r2, #28
 8007b6a:	bf44      	itt	mi
 8007b6c:	232b      	movmi	r3, #43	; 0x2b
 8007b6e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b72:	f89a 3000 	ldrb.w	r3, [sl]
 8007b76:	2b2a      	cmp	r3, #42	; 0x2a
 8007b78:	d015      	beq.n	8007ba6 <_svfiprintf_r+0xf6>
 8007b7a:	4654      	mov	r4, sl
 8007b7c:	2000      	movs	r0, #0
 8007b7e:	f04f 0c0a 	mov.w	ip, #10
 8007b82:	9a07      	ldr	r2, [sp, #28]
 8007b84:	4621      	mov	r1, r4
 8007b86:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b8a:	3b30      	subs	r3, #48	; 0x30
 8007b8c:	2b09      	cmp	r3, #9
 8007b8e:	d94e      	bls.n	8007c2e <_svfiprintf_r+0x17e>
 8007b90:	b1b0      	cbz	r0, 8007bc0 <_svfiprintf_r+0x110>
 8007b92:	9207      	str	r2, [sp, #28]
 8007b94:	e014      	b.n	8007bc0 <_svfiprintf_r+0x110>
 8007b96:	eba0 0308 	sub.w	r3, r0, r8
 8007b9a:	fa09 f303 	lsl.w	r3, r9, r3
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	46a2      	mov	sl, r4
 8007ba2:	9304      	str	r3, [sp, #16]
 8007ba4:	e7d2      	b.n	8007b4c <_svfiprintf_r+0x9c>
 8007ba6:	9b03      	ldr	r3, [sp, #12]
 8007ba8:	1d19      	adds	r1, r3, #4
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	9103      	str	r1, [sp, #12]
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	bfbb      	ittet	lt
 8007bb2:	425b      	neglt	r3, r3
 8007bb4:	f042 0202 	orrlt.w	r2, r2, #2
 8007bb8:	9307      	strge	r3, [sp, #28]
 8007bba:	9307      	strlt	r3, [sp, #28]
 8007bbc:	bfb8      	it	lt
 8007bbe:	9204      	strlt	r2, [sp, #16]
 8007bc0:	7823      	ldrb	r3, [r4, #0]
 8007bc2:	2b2e      	cmp	r3, #46	; 0x2e
 8007bc4:	d10c      	bne.n	8007be0 <_svfiprintf_r+0x130>
 8007bc6:	7863      	ldrb	r3, [r4, #1]
 8007bc8:	2b2a      	cmp	r3, #42	; 0x2a
 8007bca:	d135      	bne.n	8007c38 <_svfiprintf_r+0x188>
 8007bcc:	9b03      	ldr	r3, [sp, #12]
 8007bce:	3402      	adds	r4, #2
 8007bd0:	1d1a      	adds	r2, r3, #4
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	9203      	str	r2, [sp, #12]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	bfb8      	it	lt
 8007bda:	f04f 33ff 	movlt.w	r3, #4294967295
 8007bde:	9305      	str	r3, [sp, #20]
 8007be0:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8007ca0 <_svfiprintf_r+0x1f0>
 8007be4:	2203      	movs	r2, #3
 8007be6:	4650      	mov	r0, sl
 8007be8:	7821      	ldrb	r1, [r4, #0]
 8007bea:	f7ff fa77 	bl	80070dc <memchr>
 8007bee:	b140      	cbz	r0, 8007c02 <_svfiprintf_r+0x152>
 8007bf0:	2340      	movs	r3, #64	; 0x40
 8007bf2:	eba0 000a 	sub.w	r0, r0, sl
 8007bf6:	fa03 f000 	lsl.w	r0, r3, r0
 8007bfa:	9b04      	ldr	r3, [sp, #16]
 8007bfc:	3401      	adds	r4, #1
 8007bfe:	4303      	orrs	r3, r0
 8007c00:	9304      	str	r3, [sp, #16]
 8007c02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c06:	2206      	movs	r2, #6
 8007c08:	4826      	ldr	r0, [pc, #152]	; (8007ca4 <_svfiprintf_r+0x1f4>)
 8007c0a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c0e:	f7ff fa65 	bl	80070dc <memchr>
 8007c12:	2800      	cmp	r0, #0
 8007c14:	d038      	beq.n	8007c88 <_svfiprintf_r+0x1d8>
 8007c16:	4b24      	ldr	r3, [pc, #144]	; (8007ca8 <_svfiprintf_r+0x1f8>)
 8007c18:	bb1b      	cbnz	r3, 8007c62 <_svfiprintf_r+0x1b2>
 8007c1a:	9b03      	ldr	r3, [sp, #12]
 8007c1c:	3307      	adds	r3, #7
 8007c1e:	f023 0307 	bic.w	r3, r3, #7
 8007c22:	3308      	adds	r3, #8
 8007c24:	9303      	str	r3, [sp, #12]
 8007c26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c28:	4433      	add	r3, r6
 8007c2a:	9309      	str	r3, [sp, #36]	; 0x24
 8007c2c:	e767      	b.n	8007afe <_svfiprintf_r+0x4e>
 8007c2e:	460c      	mov	r4, r1
 8007c30:	2001      	movs	r0, #1
 8007c32:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c36:	e7a5      	b.n	8007b84 <_svfiprintf_r+0xd4>
 8007c38:	2300      	movs	r3, #0
 8007c3a:	f04f 0c0a 	mov.w	ip, #10
 8007c3e:	4619      	mov	r1, r3
 8007c40:	3401      	adds	r4, #1
 8007c42:	9305      	str	r3, [sp, #20]
 8007c44:	4620      	mov	r0, r4
 8007c46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c4a:	3a30      	subs	r2, #48	; 0x30
 8007c4c:	2a09      	cmp	r2, #9
 8007c4e:	d903      	bls.n	8007c58 <_svfiprintf_r+0x1a8>
 8007c50:	2b00      	cmp	r3, #0
 8007c52:	d0c5      	beq.n	8007be0 <_svfiprintf_r+0x130>
 8007c54:	9105      	str	r1, [sp, #20]
 8007c56:	e7c3      	b.n	8007be0 <_svfiprintf_r+0x130>
 8007c58:	4604      	mov	r4, r0
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c60:	e7f0      	b.n	8007c44 <_svfiprintf_r+0x194>
 8007c62:	ab03      	add	r3, sp, #12
 8007c64:	9300      	str	r3, [sp, #0]
 8007c66:	462a      	mov	r2, r5
 8007c68:	4638      	mov	r0, r7
 8007c6a:	4b10      	ldr	r3, [pc, #64]	; (8007cac <_svfiprintf_r+0x1fc>)
 8007c6c:	a904      	add	r1, sp, #16
 8007c6e:	f7fd ffab 	bl	8005bc8 <_printf_float>
 8007c72:	1c42      	adds	r2, r0, #1
 8007c74:	4606      	mov	r6, r0
 8007c76:	d1d6      	bne.n	8007c26 <_svfiprintf_r+0x176>
 8007c78:	89ab      	ldrh	r3, [r5, #12]
 8007c7a:	065b      	lsls	r3, r3, #25
 8007c7c:	f53f af2c 	bmi.w	8007ad8 <_svfiprintf_r+0x28>
 8007c80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c82:	b01d      	add	sp, #116	; 0x74
 8007c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c88:	ab03      	add	r3, sp, #12
 8007c8a:	9300      	str	r3, [sp, #0]
 8007c8c:	462a      	mov	r2, r5
 8007c8e:	4638      	mov	r0, r7
 8007c90:	4b06      	ldr	r3, [pc, #24]	; (8007cac <_svfiprintf_r+0x1fc>)
 8007c92:	a904      	add	r1, sp, #16
 8007c94:	f7fe fa34 	bl	8006100 <_printf_i>
 8007c98:	e7eb      	b.n	8007c72 <_svfiprintf_r+0x1c2>
 8007c9a:	bf00      	nop
 8007c9c:	08008b2c 	.word	0x08008b2c
 8007ca0:	08008b32 	.word	0x08008b32
 8007ca4:	08008b36 	.word	0x08008b36
 8007ca8:	08005bc9 	.word	0x08005bc9
 8007cac:	080079f9 	.word	0x080079f9

08007cb0 <_sbrk_r>:
 8007cb0:	b538      	push	{r3, r4, r5, lr}
 8007cb2:	2300      	movs	r3, #0
 8007cb4:	4d05      	ldr	r5, [pc, #20]	; (8007ccc <_sbrk_r+0x1c>)
 8007cb6:	4604      	mov	r4, r0
 8007cb8:	4608      	mov	r0, r1
 8007cba:	602b      	str	r3, [r5, #0]
 8007cbc:	f7fa fc44 	bl	8002548 <_sbrk>
 8007cc0:	1c43      	adds	r3, r0, #1
 8007cc2:	d102      	bne.n	8007cca <_sbrk_r+0x1a>
 8007cc4:	682b      	ldr	r3, [r5, #0]
 8007cc6:	b103      	cbz	r3, 8007cca <_sbrk_r+0x1a>
 8007cc8:	6023      	str	r3, [r4, #0]
 8007cca:	bd38      	pop	{r3, r4, r5, pc}
 8007ccc:	200003c4 	.word	0x200003c4

08007cd0 <__assert_func>:
 8007cd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007cd2:	4614      	mov	r4, r2
 8007cd4:	461a      	mov	r2, r3
 8007cd6:	4b09      	ldr	r3, [pc, #36]	; (8007cfc <__assert_func+0x2c>)
 8007cd8:	4605      	mov	r5, r0
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	68d8      	ldr	r0, [r3, #12]
 8007cde:	b14c      	cbz	r4, 8007cf4 <__assert_func+0x24>
 8007ce0:	4b07      	ldr	r3, [pc, #28]	; (8007d00 <__assert_func+0x30>)
 8007ce2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007ce6:	9100      	str	r1, [sp, #0]
 8007ce8:	462b      	mov	r3, r5
 8007cea:	4906      	ldr	r1, [pc, #24]	; (8007d04 <__assert_func+0x34>)
 8007cec:	f000 f80e 	bl	8007d0c <fiprintf>
 8007cf0:	f000 faaa 	bl	8008248 <abort>
 8007cf4:	4b04      	ldr	r3, [pc, #16]	; (8007d08 <__assert_func+0x38>)
 8007cf6:	461c      	mov	r4, r3
 8007cf8:	e7f3      	b.n	8007ce2 <__assert_func+0x12>
 8007cfa:	bf00      	nop
 8007cfc:	2000002c 	.word	0x2000002c
 8007d00:	08008b3d 	.word	0x08008b3d
 8007d04:	08008b4a 	.word	0x08008b4a
 8007d08:	08008b78 	.word	0x08008b78

08007d0c <fiprintf>:
 8007d0c:	b40e      	push	{r1, r2, r3}
 8007d0e:	b503      	push	{r0, r1, lr}
 8007d10:	4601      	mov	r1, r0
 8007d12:	ab03      	add	r3, sp, #12
 8007d14:	4805      	ldr	r0, [pc, #20]	; (8007d2c <fiprintf+0x20>)
 8007d16:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d1a:	6800      	ldr	r0, [r0, #0]
 8007d1c:	9301      	str	r3, [sp, #4]
 8007d1e:	f000 f895 	bl	8007e4c <_vfiprintf_r>
 8007d22:	b002      	add	sp, #8
 8007d24:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d28:	b003      	add	sp, #12
 8007d2a:	4770      	bx	lr
 8007d2c:	2000002c 	.word	0x2000002c

08007d30 <__ascii_mbtowc>:
 8007d30:	b082      	sub	sp, #8
 8007d32:	b901      	cbnz	r1, 8007d36 <__ascii_mbtowc+0x6>
 8007d34:	a901      	add	r1, sp, #4
 8007d36:	b142      	cbz	r2, 8007d4a <__ascii_mbtowc+0x1a>
 8007d38:	b14b      	cbz	r3, 8007d4e <__ascii_mbtowc+0x1e>
 8007d3a:	7813      	ldrb	r3, [r2, #0]
 8007d3c:	600b      	str	r3, [r1, #0]
 8007d3e:	7812      	ldrb	r2, [r2, #0]
 8007d40:	1e10      	subs	r0, r2, #0
 8007d42:	bf18      	it	ne
 8007d44:	2001      	movne	r0, #1
 8007d46:	b002      	add	sp, #8
 8007d48:	4770      	bx	lr
 8007d4a:	4610      	mov	r0, r2
 8007d4c:	e7fb      	b.n	8007d46 <__ascii_mbtowc+0x16>
 8007d4e:	f06f 0001 	mvn.w	r0, #1
 8007d52:	e7f8      	b.n	8007d46 <__ascii_mbtowc+0x16>

08007d54 <memmove>:
 8007d54:	4288      	cmp	r0, r1
 8007d56:	b510      	push	{r4, lr}
 8007d58:	eb01 0402 	add.w	r4, r1, r2
 8007d5c:	d902      	bls.n	8007d64 <memmove+0x10>
 8007d5e:	4284      	cmp	r4, r0
 8007d60:	4623      	mov	r3, r4
 8007d62:	d807      	bhi.n	8007d74 <memmove+0x20>
 8007d64:	1e43      	subs	r3, r0, #1
 8007d66:	42a1      	cmp	r1, r4
 8007d68:	d008      	beq.n	8007d7c <memmove+0x28>
 8007d6a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007d6e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007d72:	e7f8      	b.n	8007d66 <memmove+0x12>
 8007d74:	4601      	mov	r1, r0
 8007d76:	4402      	add	r2, r0
 8007d78:	428a      	cmp	r2, r1
 8007d7a:	d100      	bne.n	8007d7e <memmove+0x2a>
 8007d7c:	bd10      	pop	{r4, pc}
 8007d7e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007d82:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007d86:	e7f7      	b.n	8007d78 <memmove+0x24>

08007d88 <__malloc_lock>:
 8007d88:	4801      	ldr	r0, [pc, #4]	; (8007d90 <__malloc_lock+0x8>)
 8007d8a:	f000 bc19 	b.w	80085c0 <__retarget_lock_acquire_recursive>
 8007d8e:	bf00      	nop
 8007d90:	200003c8 	.word	0x200003c8

08007d94 <__malloc_unlock>:
 8007d94:	4801      	ldr	r0, [pc, #4]	; (8007d9c <__malloc_unlock+0x8>)
 8007d96:	f000 bc14 	b.w	80085c2 <__retarget_lock_release_recursive>
 8007d9a:	bf00      	nop
 8007d9c:	200003c8 	.word	0x200003c8

08007da0 <_realloc_r>:
 8007da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007da4:	4680      	mov	r8, r0
 8007da6:	4614      	mov	r4, r2
 8007da8:	460e      	mov	r6, r1
 8007daa:	b921      	cbnz	r1, 8007db6 <_realloc_r+0x16>
 8007dac:	4611      	mov	r1, r2
 8007dae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007db2:	f7ff bdad 	b.w	8007910 <_malloc_r>
 8007db6:	b92a      	cbnz	r2, 8007dc4 <_realloc_r+0x24>
 8007db8:	f7ff fd42 	bl	8007840 <_free_r>
 8007dbc:	4625      	mov	r5, r4
 8007dbe:	4628      	mov	r0, r5
 8007dc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dc4:	f000 fc64 	bl	8008690 <_malloc_usable_size_r>
 8007dc8:	4284      	cmp	r4, r0
 8007dca:	4607      	mov	r7, r0
 8007dcc:	d802      	bhi.n	8007dd4 <_realloc_r+0x34>
 8007dce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007dd2:	d812      	bhi.n	8007dfa <_realloc_r+0x5a>
 8007dd4:	4621      	mov	r1, r4
 8007dd6:	4640      	mov	r0, r8
 8007dd8:	f7ff fd9a 	bl	8007910 <_malloc_r>
 8007ddc:	4605      	mov	r5, r0
 8007dde:	2800      	cmp	r0, #0
 8007de0:	d0ed      	beq.n	8007dbe <_realloc_r+0x1e>
 8007de2:	42bc      	cmp	r4, r7
 8007de4:	4622      	mov	r2, r4
 8007de6:	4631      	mov	r1, r6
 8007de8:	bf28      	it	cs
 8007dea:	463a      	movcs	r2, r7
 8007dec:	f7ff f984 	bl	80070f8 <memcpy>
 8007df0:	4631      	mov	r1, r6
 8007df2:	4640      	mov	r0, r8
 8007df4:	f7ff fd24 	bl	8007840 <_free_r>
 8007df8:	e7e1      	b.n	8007dbe <_realloc_r+0x1e>
 8007dfa:	4635      	mov	r5, r6
 8007dfc:	e7df      	b.n	8007dbe <_realloc_r+0x1e>

08007dfe <__sfputc_r>:
 8007dfe:	6893      	ldr	r3, [r2, #8]
 8007e00:	b410      	push	{r4}
 8007e02:	3b01      	subs	r3, #1
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	6093      	str	r3, [r2, #8]
 8007e08:	da07      	bge.n	8007e1a <__sfputc_r+0x1c>
 8007e0a:	6994      	ldr	r4, [r2, #24]
 8007e0c:	42a3      	cmp	r3, r4
 8007e0e:	db01      	blt.n	8007e14 <__sfputc_r+0x16>
 8007e10:	290a      	cmp	r1, #10
 8007e12:	d102      	bne.n	8007e1a <__sfputc_r+0x1c>
 8007e14:	bc10      	pop	{r4}
 8007e16:	f000 b949 	b.w	80080ac <__swbuf_r>
 8007e1a:	6813      	ldr	r3, [r2, #0]
 8007e1c:	1c58      	adds	r0, r3, #1
 8007e1e:	6010      	str	r0, [r2, #0]
 8007e20:	7019      	strb	r1, [r3, #0]
 8007e22:	4608      	mov	r0, r1
 8007e24:	bc10      	pop	{r4}
 8007e26:	4770      	bx	lr

08007e28 <__sfputs_r>:
 8007e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e2a:	4606      	mov	r6, r0
 8007e2c:	460f      	mov	r7, r1
 8007e2e:	4614      	mov	r4, r2
 8007e30:	18d5      	adds	r5, r2, r3
 8007e32:	42ac      	cmp	r4, r5
 8007e34:	d101      	bne.n	8007e3a <__sfputs_r+0x12>
 8007e36:	2000      	movs	r0, #0
 8007e38:	e007      	b.n	8007e4a <__sfputs_r+0x22>
 8007e3a:	463a      	mov	r2, r7
 8007e3c:	4630      	mov	r0, r6
 8007e3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e42:	f7ff ffdc 	bl	8007dfe <__sfputc_r>
 8007e46:	1c43      	adds	r3, r0, #1
 8007e48:	d1f3      	bne.n	8007e32 <__sfputs_r+0xa>
 8007e4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007e4c <_vfiprintf_r>:
 8007e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e50:	460d      	mov	r5, r1
 8007e52:	4614      	mov	r4, r2
 8007e54:	4698      	mov	r8, r3
 8007e56:	4606      	mov	r6, r0
 8007e58:	b09d      	sub	sp, #116	; 0x74
 8007e5a:	b118      	cbz	r0, 8007e64 <_vfiprintf_r+0x18>
 8007e5c:	6983      	ldr	r3, [r0, #24]
 8007e5e:	b90b      	cbnz	r3, 8007e64 <_vfiprintf_r+0x18>
 8007e60:	f000 fb10 	bl	8008484 <__sinit>
 8007e64:	4b89      	ldr	r3, [pc, #548]	; (800808c <_vfiprintf_r+0x240>)
 8007e66:	429d      	cmp	r5, r3
 8007e68:	d11b      	bne.n	8007ea2 <_vfiprintf_r+0x56>
 8007e6a:	6875      	ldr	r5, [r6, #4]
 8007e6c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e6e:	07d9      	lsls	r1, r3, #31
 8007e70:	d405      	bmi.n	8007e7e <_vfiprintf_r+0x32>
 8007e72:	89ab      	ldrh	r3, [r5, #12]
 8007e74:	059a      	lsls	r2, r3, #22
 8007e76:	d402      	bmi.n	8007e7e <_vfiprintf_r+0x32>
 8007e78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e7a:	f000 fba1 	bl	80085c0 <__retarget_lock_acquire_recursive>
 8007e7e:	89ab      	ldrh	r3, [r5, #12]
 8007e80:	071b      	lsls	r3, r3, #28
 8007e82:	d501      	bpl.n	8007e88 <_vfiprintf_r+0x3c>
 8007e84:	692b      	ldr	r3, [r5, #16]
 8007e86:	b9eb      	cbnz	r3, 8007ec4 <_vfiprintf_r+0x78>
 8007e88:	4629      	mov	r1, r5
 8007e8a:	4630      	mov	r0, r6
 8007e8c:	f000 f96e 	bl	800816c <__swsetup_r>
 8007e90:	b1c0      	cbz	r0, 8007ec4 <_vfiprintf_r+0x78>
 8007e92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e94:	07dc      	lsls	r4, r3, #31
 8007e96:	d50e      	bpl.n	8007eb6 <_vfiprintf_r+0x6a>
 8007e98:	f04f 30ff 	mov.w	r0, #4294967295
 8007e9c:	b01d      	add	sp, #116	; 0x74
 8007e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ea2:	4b7b      	ldr	r3, [pc, #492]	; (8008090 <_vfiprintf_r+0x244>)
 8007ea4:	429d      	cmp	r5, r3
 8007ea6:	d101      	bne.n	8007eac <_vfiprintf_r+0x60>
 8007ea8:	68b5      	ldr	r5, [r6, #8]
 8007eaa:	e7df      	b.n	8007e6c <_vfiprintf_r+0x20>
 8007eac:	4b79      	ldr	r3, [pc, #484]	; (8008094 <_vfiprintf_r+0x248>)
 8007eae:	429d      	cmp	r5, r3
 8007eb0:	bf08      	it	eq
 8007eb2:	68f5      	ldreq	r5, [r6, #12]
 8007eb4:	e7da      	b.n	8007e6c <_vfiprintf_r+0x20>
 8007eb6:	89ab      	ldrh	r3, [r5, #12]
 8007eb8:	0598      	lsls	r0, r3, #22
 8007eba:	d4ed      	bmi.n	8007e98 <_vfiprintf_r+0x4c>
 8007ebc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ebe:	f000 fb80 	bl	80085c2 <__retarget_lock_release_recursive>
 8007ec2:	e7e9      	b.n	8007e98 <_vfiprintf_r+0x4c>
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	9309      	str	r3, [sp, #36]	; 0x24
 8007ec8:	2320      	movs	r3, #32
 8007eca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007ece:	2330      	movs	r3, #48	; 0x30
 8007ed0:	f04f 0901 	mov.w	r9, #1
 8007ed4:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ed8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008098 <_vfiprintf_r+0x24c>
 8007edc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007ee0:	4623      	mov	r3, r4
 8007ee2:	469a      	mov	sl, r3
 8007ee4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ee8:	b10a      	cbz	r2, 8007eee <_vfiprintf_r+0xa2>
 8007eea:	2a25      	cmp	r2, #37	; 0x25
 8007eec:	d1f9      	bne.n	8007ee2 <_vfiprintf_r+0x96>
 8007eee:	ebba 0b04 	subs.w	fp, sl, r4
 8007ef2:	d00b      	beq.n	8007f0c <_vfiprintf_r+0xc0>
 8007ef4:	465b      	mov	r3, fp
 8007ef6:	4622      	mov	r2, r4
 8007ef8:	4629      	mov	r1, r5
 8007efa:	4630      	mov	r0, r6
 8007efc:	f7ff ff94 	bl	8007e28 <__sfputs_r>
 8007f00:	3001      	adds	r0, #1
 8007f02:	f000 80aa 	beq.w	800805a <_vfiprintf_r+0x20e>
 8007f06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f08:	445a      	add	r2, fp
 8007f0a:	9209      	str	r2, [sp, #36]	; 0x24
 8007f0c:	f89a 3000 	ldrb.w	r3, [sl]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	f000 80a2 	beq.w	800805a <_vfiprintf_r+0x20e>
 8007f16:	2300      	movs	r3, #0
 8007f18:	f04f 32ff 	mov.w	r2, #4294967295
 8007f1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f20:	f10a 0a01 	add.w	sl, sl, #1
 8007f24:	9304      	str	r3, [sp, #16]
 8007f26:	9307      	str	r3, [sp, #28]
 8007f28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007f2c:	931a      	str	r3, [sp, #104]	; 0x68
 8007f2e:	4654      	mov	r4, sl
 8007f30:	2205      	movs	r2, #5
 8007f32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f36:	4858      	ldr	r0, [pc, #352]	; (8008098 <_vfiprintf_r+0x24c>)
 8007f38:	f7ff f8d0 	bl	80070dc <memchr>
 8007f3c:	9a04      	ldr	r2, [sp, #16]
 8007f3e:	b9d8      	cbnz	r0, 8007f78 <_vfiprintf_r+0x12c>
 8007f40:	06d1      	lsls	r1, r2, #27
 8007f42:	bf44      	itt	mi
 8007f44:	2320      	movmi	r3, #32
 8007f46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f4a:	0713      	lsls	r3, r2, #28
 8007f4c:	bf44      	itt	mi
 8007f4e:	232b      	movmi	r3, #43	; 0x2b
 8007f50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007f54:	f89a 3000 	ldrb.w	r3, [sl]
 8007f58:	2b2a      	cmp	r3, #42	; 0x2a
 8007f5a:	d015      	beq.n	8007f88 <_vfiprintf_r+0x13c>
 8007f5c:	4654      	mov	r4, sl
 8007f5e:	2000      	movs	r0, #0
 8007f60:	f04f 0c0a 	mov.w	ip, #10
 8007f64:	9a07      	ldr	r2, [sp, #28]
 8007f66:	4621      	mov	r1, r4
 8007f68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f6c:	3b30      	subs	r3, #48	; 0x30
 8007f6e:	2b09      	cmp	r3, #9
 8007f70:	d94e      	bls.n	8008010 <_vfiprintf_r+0x1c4>
 8007f72:	b1b0      	cbz	r0, 8007fa2 <_vfiprintf_r+0x156>
 8007f74:	9207      	str	r2, [sp, #28]
 8007f76:	e014      	b.n	8007fa2 <_vfiprintf_r+0x156>
 8007f78:	eba0 0308 	sub.w	r3, r0, r8
 8007f7c:	fa09 f303 	lsl.w	r3, r9, r3
 8007f80:	4313      	orrs	r3, r2
 8007f82:	46a2      	mov	sl, r4
 8007f84:	9304      	str	r3, [sp, #16]
 8007f86:	e7d2      	b.n	8007f2e <_vfiprintf_r+0xe2>
 8007f88:	9b03      	ldr	r3, [sp, #12]
 8007f8a:	1d19      	adds	r1, r3, #4
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	9103      	str	r1, [sp, #12]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	bfbb      	ittet	lt
 8007f94:	425b      	neglt	r3, r3
 8007f96:	f042 0202 	orrlt.w	r2, r2, #2
 8007f9a:	9307      	strge	r3, [sp, #28]
 8007f9c:	9307      	strlt	r3, [sp, #28]
 8007f9e:	bfb8      	it	lt
 8007fa0:	9204      	strlt	r2, [sp, #16]
 8007fa2:	7823      	ldrb	r3, [r4, #0]
 8007fa4:	2b2e      	cmp	r3, #46	; 0x2e
 8007fa6:	d10c      	bne.n	8007fc2 <_vfiprintf_r+0x176>
 8007fa8:	7863      	ldrb	r3, [r4, #1]
 8007faa:	2b2a      	cmp	r3, #42	; 0x2a
 8007fac:	d135      	bne.n	800801a <_vfiprintf_r+0x1ce>
 8007fae:	9b03      	ldr	r3, [sp, #12]
 8007fb0:	3402      	adds	r4, #2
 8007fb2:	1d1a      	adds	r2, r3, #4
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	9203      	str	r2, [sp, #12]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	bfb8      	it	lt
 8007fbc:	f04f 33ff 	movlt.w	r3, #4294967295
 8007fc0:	9305      	str	r3, [sp, #20]
 8007fc2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800809c <_vfiprintf_r+0x250>
 8007fc6:	2203      	movs	r2, #3
 8007fc8:	4650      	mov	r0, sl
 8007fca:	7821      	ldrb	r1, [r4, #0]
 8007fcc:	f7ff f886 	bl	80070dc <memchr>
 8007fd0:	b140      	cbz	r0, 8007fe4 <_vfiprintf_r+0x198>
 8007fd2:	2340      	movs	r3, #64	; 0x40
 8007fd4:	eba0 000a 	sub.w	r0, r0, sl
 8007fd8:	fa03 f000 	lsl.w	r0, r3, r0
 8007fdc:	9b04      	ldr	r3, [sp, #16]
 8007fde:	3401      	adds	r4, #1
 8007fe0:	4303      	orrs	r3, r0
 8007fe2:	9304      	str	r3, [sp, #16]
 8007fe4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fe8:	2206      	movs	r2, #6
 8007fea:	482d      	ldr	r0, [pc, #180]	; (80080a0 <_vfiprintf_r+0x254>)
 8007fec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007ff0:	f7ff f874 	bl	80070dc <memchr>
 8007ff4:	2800      	cmp	r0, #0
 8007ff6:	d03f      	beq.n	8008078 <_vfiprintf_r+0x22c>
 8007ff8:	4b2a      	ldr	r3, [pc, #168]	; (80080a4 <_vfiprintf_r+0x258>)
 8007ffa:	bb1b      	cbnz	r3, 8008044 <_vfiprintf_r+0x1f8>
 8007ffc:	9b03      	ldr	r3, [sp, #12]
 8007ffe:	3307      	adds	r3, #7
 8008000:	f023 0307 	bic.w	r3, r3, #7
 8008004:	3308      	adds	r3, #8
 8008006:	9303      	str	r3, [sp, #12]
 8008008:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800800a:	443b      	add	r3, r7
 800800c:	9309      	str	r3, [sp, #36]	; 0x24
 800800e:	e767      	b.n	8007ee0 <_vfiprintf_r+0x94>
 8008010:	460c      	mov	r4, r1
 8008012:	2001      	movs	r0, #1
 8008014:	fb0c 3202 	mla	r2, ip, r2, r3
 8008018:	e7a5      	b.n	8007f66 <_vfiprintf_r+0x11a>
 800801a:	2300      	movs	r3, #0
 800801c:	f04f 0c0a 	mov.w	ip, #10
 8008020:	4619      	mov	r1, r3
 8008022:	3401      	adds	r4, #1
 8008024:	9305      	str	r3, [sp, #20]
 8008026:	4620      	mov	r0, r4
 8008028:	f810 2b01 	ldrb.w	r2, [r0], #1
 800802c:	3a30      	subs	r2, #48	; 0x30
 800802e:	2a09      	cmp	r2, #9
 8008030:	d903      	bls.n	800803a <_vfiprintf_r+0x1ee>
 8008032:	2b00      	cmp	r3, #0
 8008034:	d0c5      	beq.n	8007fc2 <_vfiprintf_r+0x176>
 8008036:	9105      	str	r1, [sp, #20]
 8008038:	e7c3      	b.n	8007fc2 <_vfiprintf_r+0x176>
 800803a:	4604      	mov	r4, r0
 800803c:	2301      	movs	r3, #1
 800803e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008042:	e7f0      	b.n	8008026 <_vfiprintf_r+0x1da>
 8008044:	ab03      	add	r3, sp, #12
 8008046:	9300      	str	r3, [sp, #0]
 8008048:	462a      	mov	r2, r5
 800804a:	4630      	mov	r0, r6
 800804c:	4b16      	ldr	r3, [pc, #88]	; (80080a8 <_vfiprintf_r+0x25c>)
 800804e:	a904      	add	r1, sp, #16
 8008050:	f7fd fdba 	bl	8005bc8 <_printf_float>
 8008054:	4607      	mov	r7, r0
 8008056:	1c78      	adds	r0, r7, #1
 8008058:	d1d6      	bne.n	8008008 <_vfiprintf_r+0x1bc>
 800805a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800805c:	07d9      	lsls	r1, r3, #31
 800805e:	d405      	bmi.n	800806c <_vfiprintf_r+0x220>
 8008060:	89ab      	ldrh	r3, [r5, #12]
 8008062:	059a      	lsls	r2, r3, #22
 8008064:	d402      	bmi.n	800806c <_vfiprintf_r+0x220>
 8008066:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008068:	f000 faab 	bl	80085c2 <__retarget_lock_release_recursive>
 800806c:	89ab      	ldrh	r3, [r5, #12]
 800806e:	065b      	lsls	r3, r3, #25
 8008070:	f53f af12 	bmi.w	8007e98 <_vfiprintf_r+0x4c>
 8008074:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008076:	e711      	b.n	8007e9c <_vfiprintf_r+0x50>
 8008078:	ab03      	add	r3, sp, #12
 800807a:	9300      	str	r3, [sp, #0]
 800807c:	462a      	mov	r2, r5
 800807e:	4630      	mov	r0, r6
 8008080:	4b09      	ldr	r3, [pc, #36]	; (80080a8 <_vfiprintf_r+0x25c>)
 8008082:	a904      	add	r1, sp, #16
 8008084:	f7fe f83c 	bl	8006100 <_printf_i>
 8008088:	e7e4      	b.n	8008054 <_vfiprintf_r+0x208>
 800808a:	bf00      	nop
 800808c:	08008ca4 	.word	0x08008ca4
 8008090:	08008cc4 	.word	0x08008cc4
 8008094:	08008c84 	.word	0x08008c84
 8008098:	08008b2c 	.word	0x08008b2c
 800809c:	08008b32 	.word	0x08008b32
 80080a0:	08008b36 	.word	0x08008b36
 80080a4:	08005bc9 	.word	0x08005bc9
 80080a8:	08007e29 	.word	0x08007e29

080080ac <__swbuf_r>:
 80080ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080ae:	460e      	mov	r6, r1
 80080b0:	4614      	mov	r4, r2
 80080b2:	4605      	mov	r5, r0
 80080b4:	b118      	cbz	r0, 80080be <__swbuf_r+0x12>
 80080b6:	6983      	ldr	r3, [r0, #24]
 80080b8:	b90b      	cbnz	r3, 80080be <__swbuf_r+0x12>
 80080ba:	f000 f9e3 	bl	8008484 <__sinit>
 80080be:	4b21      	ldr	r3, [pc, #132]	; (8008144 <__swbuf_r+0x98>)
 80080c0:	429c      	cmp	r4, r3
 80080c2:	d12b      	bne.n	800811c <__swbuf_r+0x70>
 80080c4:	686c      	ldr	r4, [r5, #4]
 80080c6:	69a3      	ldr	r3, [r4, #24]
 80080c8:	60a3      	str	r3, [r4, #8]
 80080ca:	89a3      	ldrh	r3, [r4, #12]
 80080cc:	071a      	lsls	r2, r3, #28
 80080ce:	d52f      	bpl.n	8008130 <__swbuf_r+0x84>
 80080d0:	6923      	ldr	r3, [r4, #16]
 80080d2:	b36b      	cbz	r3, 8008130 <__swbuf_r+0x84>
 80080d4:	6923      	ldr	r3, [r4, #16]
 80080d6:	6820      	ldr	r0, [r4, #0]
 80080d8:	b2f6      	uxtb	r6, r6
 80080da:	1ac0      	subs	r0, r0, r3
 80080dc:	6963      	ldr	r3, [r4, #20]
 80080de:	4637      	mov	r7, r6
 80080e0:	4283      	cmp	r3, r0
 80080e2:	dc04      	bgt.n	80080ee <__swbuf_r+0x42>
 80080e4:	4621      	mov	r1, r4
 80080e6:	4628      	mov	r0, r5
 80080e8:	f000 f938 	bl	800835c <_fflush_r>
 80080ec:	bb30      	cbnz	r0, 800813c <__swbuf_r+0x90>
 80080ee:	68a3      	ldr	r3, [r4, #8]
 80080f0:	3001      	adds	r0, #1
 80080f2:	3b01      	subs	r3, #1
 80080f4:	60a3      	str	r3, [r4, #8]
 80080f6:	6823      	ldr	r3, [r4, #0]
 80080f8:	1c5a      	adds	r2, r3, #1
 80080fa:	6022      	str	r2, [r4, #0]
 80080fc:	701e      	strb	r6, [r3, #0]
 80080fe:	6963      	ldr	r3, [r4, #20]
 8008100:	4283      	cmp	r3, r0
 8008102:	d004      	beq.n	800810e <__swbuf_r+0x62>
 8008104:	89a3      	ldrh	r3, [r4, #12]
 8008106:	07db      	lsls	r3, r3, #31
 8008108:	d506      	bpl.n	8008118 <__swbuf_r+0x6c>
 800810a:	2e0a      	cmp	r6, #10
 800810c:	d104      	bne.n	8008118 <__swbuf_r+0x6c>
 800810e:	4621      	mov	r1, r4
 8008110:	4628      	mov	r0, r5
 8008112:	f000 f923 	bl	800835c <_fflush_r>
 8008116:	b988      	cbnz	r0, 800813c <__swbuf_r+0x90>
 8008118:	4638      	mov	r0, r7
 800811a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800811c:	4b0a      	ldr	r3, [pc, #40]	; (8008148 <__swbuf_r+0x9c>)
 800811e:	429c      	cmp	r4, r3
 8008120:	d101      	bne.n	8008126 <__swbuf_r+0x7a>
 8008122:	68ac      	ldr	r4, [r5, #8]
 8008124:	e7cf      	b.n	80080c6 <__swbuf_r+0x1a>
 8008126:	4b09      	ldr	r3, [pc, #36]	; (800814c <__swbuf_r+0xa0>)
 8008128:	429c      	cmp	r4, r3
 800812a:	bf08      	it	eq
 800812c:	68ec      	ldreq	r4, [r5, #12]
 800812e:	e7ca      	b.n	80080c6 <__swbuf_r+0x1a>
 8008130:	4621      	mov	r1, r4
 8008132:	4628      	mov	r0, r5
 8008134:	f000 f81a 	bl	800816c <__swsetup_r>
 8008138:	2800      	cmp	r0, #0
 800813a:	d0cb      	beq.n	80080d4 <__swbuf_r+0x28>
 800813c:	f04f 37ff 	mov.w	r7, #4294967295
 8008140:	e7ea      	b.n	8008118 <__swbuf_r+0x6c>
 8008142:	bf00      	nop
 8008144:	08008ca4 	.word	0x08008ca4
 8008148:	08008cc4 	.word	0x08008cc4
 800814c:	08008c84 	.word	0x08008c84

08008150 <__ascii_wctomb>:
 8008150:	4603      	mov	r3, r0
 8008152:	4608      	mov	r0, r1
 8008154:	b141      	cbz	r1, 8008168 <__ascii_wctomb+0x18>
 8008156:	2aff      	cmp	r2, #255	; 0xff
 8008158:	d904      	bls.n	8008164 <__ascii_wctomb+0x14>
 800815a:	228a      	movs	r2, #138	; 0x8a
 800815c:	f04f 30ff 	mov.w	r0, #4294967295
 8008160:	601a      	str	r2, [r3, #0]
 8008162:	4770      	bx	lr
 8008164:	2001      	movs	r0, #1
 8008166:	700a      	strb	r2, [r1, #0]
 8008168:	4770      	bx	lr
	...

0800816c <__swsetup_r>:
 800816c:	4b32      	ldr	r3, [pc, #200]	; (8008238 <__swsetup_r+0xcc>)
 800816e:	b570      	push	{r4, r5, r6, lr}
 8008170:	681d      	ldr	r5, [r3, #0]
 8008172:	4606      	mov	r6, r0
 8008174:	460c      	mov	r4, r1
 8008176:	b125      	cbz	r5, 8008182 <__swsetup_r+0x16>
 8008178:	69ab      	ldr	r3, [r5, #24]
 800817a:	b913      	cbnz	r3, 8008182 <__swsetup_r+0x16>
 800817c:	4628      	mov	r0, r5
 800817e:	f000 f981 	bl	8008484 <__sinit>
 8008182:	4b2e      	ldr	r3, [pc, #184]	; (800823c <__swsetup_r+0xd0>)
 8008184:	429c      	cmp	r4, r3
 8008186:	d10f      	bne.n	80081a8 <__swsetup_r+0x3c>
 8008188:	686c      	ldr	r4, [r5, #4]
 800818a:	89a3      	ldrh	r3, [r4, #12]
 800818c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008190:	0719      	lsls	r1, r3, #28
 8008192:	d42c      	bmi.n	80081ee <__swsetup_r+0x82>
 8008194:	06dd      	lsls	r5, r3, #27
 8008196:	d411      	bmi.n	80081bc <__swsetup_r+0x50>
 8008198:	2309      	movs	r3, #9
 800819a:	6033      	str	r3, [r6, #0]
 800819c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80081a0:	f04f 30ff 	mov.w	r0, #4294967295
 80081a4:	81a3      	strh	r3, [r4, #12]
 80081a6:	e03e      	b.n	8008226 <__swsetup_r+0xba>
 80081a8:	4b25      	ldr	r3, [pc, #148]	; (8008240 <__swsetup_r+0xd4>)
 80081aa:	429c      	cmp	r4, r3
 80081ac:	d101      	bne.n	80081b2 <__swsetup_r+0x46>
 80081ae:	68ac      	ldr	r4, [r5, #8]
 80081b0:	e7eb      	b.n	800818a <__swsetup_r+0x1e>
 80081b2:	4b24      	ldr	r3, [pc, #144]	; (8008244 <__swsetup_r+0xd8>)
 80081b4:	429c      	cmp	r4, r3
 80081b6:	bf08      	it	eq
 80081b8:	68ec      	ldreq	r4, [r5, #12]
 80081ba:	e7e6      	b.n	800818a <__swsetup_r+0x1e>
 80081bc:	0758      	lsls	r0, r3, #29
 80081be:	d512      	bpl.n	80081e6 <__swsetup_r+0x7a>
 80081c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80081c2:	b141      	cbz	r1, 80081d6 <__swsetup_r+0x6a>
 80081c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80081c8:	4299      	cmp	r1, r3
 80081ca:	d002      	beq.n	80081d2 <__swsetup_r+0x66>
 80081cc:	4630      	mov	r0, r6
 80081ce:	f7ff fb37 	bl	8007840 <_free_r>
 80081d2:	2300      	movs	r3, #0
 80081d4:	6363      	str	r3, [r4, #52]	; 0x34
 80081d6:	89a3      	ldrh	r3, [r4, #12]
 80081d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80081dc:	81a3      	strh	r3, [r4, #12]
 80081de:	2300      	movs	r3, #0
 80081e0:	6063      	str	r3, [r4, #4]
 80081e2:	6923      	ldr	r3, [r4, #16]
 80081e4:	6023      	str	r3, [r4, #0]
 80081e6:	89a3      	ldrh	r3, [r4, #12]
 80081e8:	f043 0308 	orr.w	r3, r3, #8
 80081ec:	81a3      	strh	r3, [r4, #12]
 80081ee:	6923      	ldr	r3, [r4, #16]
 80081f0:	b94b      	cbnz	r3, 8008206 <__swsetup_r+0x9a>
 80081f2:	89a3      	ldrh	r3, [r4, #12]
 80081f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80081f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80081fc:	d003      	beq.n	8008206 <__swsetup_r+0x9a>
 80081fe:	4621      	mov	r1, r4
 8008200:	4630      	mov	r0, r6
 8008202:	f000 fa05 	bl	8008610 <__smakebuf_r>
 8008206:	89a0      	ldrh	r0, [r4, #12]
 8008208:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800820c:	f010 0301 	ands.w	r3, r0, #1
 8008210:	d00a      	beq.n	8008228 <__swsetup_r+0xbc>
 8008212:	2300      	movs	r3, #0
 8008214:	60a3      	str	r3, [r4, #8]
 8008216:	6963      	ldr	r3, [r4, #20]
 8008218:	425b      	negs	r3, r3
 800821a:	61a3      	str	r3, [r4, #24]
 800821c:	6923      	ldr	r3, [r4, #16]
 800821e:	b943      	cbnz	r3, 8008232 <__swsetup_r+0xc6>
 8008220:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008224:	d1ba      	bne.n	800819c <__swsetup_r+0x30>
 8008226:	bd70      	pop	{r4, r5, r6, pc}
 8008228:	0781      	lsls	r1, r0, #30
 800822a:	bf58      	it	pl
 800822c:	6963      	ldrpl	r3, [r4, #20]
 800822e:	60a3      	str	r3, [r4, #8]
 8008230:	e7f4      	b.n	800821c <__swsetup_r+0xb0>
 8008232:	2000      	movs	r0, #0
 8008234:	e7f7      	b.n	8008226 <__swsetup_r+0xba>
 8008236:	bf00      	nop
 8008238:	2000002c 	.word	0x2000002c
 800823c:	08008ca4 	.word	0x08008ca4
 8008240:	08008cc4 	.word	0x08008cc4
 8008244:	08008c84 	.word	0x08008c84

08008248 <abort>:
 8008248:	2006      	movs	r0, #6
 800824a:	b508      	push	{r3, lr}
 800824c:	f000 fa50 	bl	80086f0 <raise>
 8008250:	2001      	movs	r0, #1
 8008252:	f7fa f906 	bl	8002462 <_exit>
	...

08008258 <__sflush_r>:
 8008258:	898a      	ldrh	r2, [r1, #12]
 800825a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800825c:	4605      	mov	r5, r0
 800825e:	0710      	lsls	r0, r2, #28
 8008260:	460c      	mov	r4, r1
 8008262:	d457      	bmi.n	8008314 <__sflush_r+0xbc>
 8008264:	684b      	ldr	r3, [r1, #4]
 8008266:	2b00      	cmp	r3, #0
 8008268:	dc04      	bgt.n	8008274 <__sflush_r+0x1c>
 800826a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800826c:	2b00      	cmp	r3, #0
 800826e:	dc01      	bgt.n	8008274 <__sflush_r+0x1c>
 8008270:	2000      	movs	r0, #0
 8008272:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008274:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008276:	2e00      	cmp	r6, #0
 8008278:	d0fa      	beq.n	8008270 <__sflush_r+0x18>
 800827a:	2300      	movs	r3, #0
 800827c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008280:	682f      	ldr	r7, [r5, #0]
 8008282:	602b      	str	r3, [r5, #0]
 8008284:	d032      	beq.n	80082ec <__sflush_r+0x94>
 8008286:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008288:	89a3      	ldrh	r3, [r4, #12]
 800828a:	075a      	lsls	r2, r3, #29
 800828c:	d505      	bpl.n	800829a <__sflush_r+0x42>
 800828e:	6863      	ldr	r3, [r4, #4]
 8008290:	1ac0      	subs	r0, r0, r3
 8008292:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008294:	b10b      	cbz	r3, 800829a <__sflush_r+0x42>
 8008296:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008298:	1ac0      	subs	r0, r0, r3
 800829a:	2300      	movs	r3, #0
 800829c:	4602      	mov	r2, r0
 800829e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80082a0:	4628      	mov	r0, r5
 80082a2:	6a21      	ldr	r1, [r4, #32]
 80082a4:	47b0      	blx	r6
 80082a6:	1c43      	adds	r3, r0, #1
 80082a8:	89a3      	ldrh	r3, [r4, #12]
 80082aa:	d106      	bne.n	80082ba <__sflush_r+0x62>
 80082ac:	6829      	ldr	r1, [r5, #0]
 80082ae:	291d      	cmp	r1, #29
 80082b0:	d82c      	bhi.n	800830c <__sflush_r+0xb4>
 80082b2:	4a29      	ldr	r2, [pc, #164]	; (8008358 <__sflush_r+0x100>)
 80082b4:	40ca      	lsrs	r2, r1
 80082b6:	07d6      	lsls	r6, r2, #31
 80082b8:	d528      	bpl.n	800830c <__sflush_r+0xb4>
 80082ba:	2200      	movs	r2, #0
 80082bc:	6062      	str	r2, [r4, #4]
 80082be:	6922      	ldr	r2, [r4, #16]
 80082c0:	04d9      	lsls	r1, r3, #19
 80082c2:	6022      	str	r2, [r4, #0]
 80082c4:	d504      	bpl.n	80082d0 <__sflush_r+0x78>
 80082c6:	1c42      	adds	r2, r0, #1
 80082c8:	d101      	bne.n	80082ce <__sflush_r+0x76>
 80082ca:	682b      	ldr	r3, [r5, #0]
 80082cc:	b903      	cbnz	r3, 80082d0 <__sflush_r+0x78>
 80082ce:	6560      	str	r0, [r4, #84]	; 0x54
 80082d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80082d2:	602f      	str	r7, [r5, #0]
 80082d4:	2900      	cmp	r1, #0
 80082d6:	d0cb      	beq.n	8008270 <__sflush_r+0x18>
 80082d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80082dc:	4299      	cmp	r1, r3
 80082de:	d002      	beq.n	80082e6 <__sflush_r+0x8e>
 80082e0:	4628      	mov	r0, r5
 80082e2:	f7ff faad 	bl	8007840 <_free_r>
 80082e6:	2000      	movs	r0, #0
 80082e8:	6360      	str	r0, [r4, #52]	; 0x34
 80082ea:	e7c2      	b.n	8008272 <__sflush_r+0x1a>
 80082ec:	6a21      	ldr	r1, [r4, #32]
 80082ee:	2301      	movs	r3, #1
 80082f0:	4628      	mov	r0, r5
 80082f2:	47b0      	blx	r6
 80082f4:	1c41      	adds	r1, r0, #1
 80082f6:	d1c7      	bne.n	8008288 <__sflush_r+0x30>
 80082f8:	682b      	ldr	r3, [r5, #0]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d0c4      	beq.n	8008288 <__sflush_r+0x30>
 80082fe:	2b1d      	cmp	r3, #29
 8008300:	d001      	beq.n	8008306 <__sflush_r+0xae>
 8008302:	2b16      	cmp	r3, #22
 8008304:	d101      	bne.n	800830a <__sflush_r+0xb2>
 8008306:	602f      	str	r7, [r5, #0]
 8008308:	e7b2      	b.n	8008270 <__sflush_r+0x18>
 800830a:	89a3      	ldrh	r3, [r4, #12]
 800830c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008310:	81a3      	strh	r3, [r4, #12]
 8008312:	e7ae      	b.n	8008272 <__sflush_r+0x1a>
 8008314:	690f      	ldr	r7, [r1, #16]
 8008316:	2f00      	cmp	r7, #0
 8008318:	d0aa      	beq.n	8008270 <__sflush_r+0x18>
 800831a:	0793      	lsls	r3, r2, #30
 800831c:	bf18      	it	ne
 800831e:	2300      	movne	r3, #0
 8008320:	680e      	ldr	r6, [r1, #0]
 8008322:	bf08      	it	eq
 8008324:	694b      	ldreq	r3, [r1, #20]
 8008326:	1bf6      	subs	r6, r6, r7
 8008328:	600f      	str	r7, [r1, #0]
 800832a:	608b      	str	r3, [r1, #8]
 800832c:	2e00      	cmp	r6, #0
 800832e:	dd9f      	ble.n	8008270 <__sflush_r+0x18>
 8008330:	4633      	mov	r3, r6
 8008332:	463a      	mov	r2, r7
 8008334:	4628      	mov	r0, r5
 8008336:	6a21      	ldr	r1, [r4, #32]
 8008338:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800833c:	47e0      	blx	ip
 800833e:	2800      	cmp	r0, #0
 8008340:	dc06      	bgt.n	8008350 <__sflush_r+0xf8>
 8008342:	89a3      	ldrh	r3, [r4, #12]
 8008344:	f04f 30ff 	mov.w	r0, #4294967295
 8008348:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800834c:	81a3      	strh	r3, [r4, #12]
 800834e:	e790      	b.n	8008272 <__sflush_r+0x1a>
 8008350:	4407      	add	r7, r0
 8008352:	1a36      	subs	r6, r6, r0
 8008354:	e7ea      	b.n	800832c <__sflush_r+0xd4>
 8008356:	bf00      	nop
 8008358:	20400001 	.word	0x20400001

0800835c <_fflush_r>:
 800835c:	b538      	push	{r3, r4, r5, lr}
 800835e:	690b      	ldr	r3, [r1, #16]
 8008360:	4605      	mov	r5, r0
 8008362:	460c      	mov	r4, r1
 8008364:	b913      	cbnz	r3, 800836c <_fflush_r+0x10>
 8008366:	2500      	movs	r5, #0
 8008368:	4628      	mov	r0, r5
 800836a:	bd38      	pop	{r3, r4, r5, pc}
 800836c:	b118      	cbz	r0, 8008376 <_fflush_r+0x1a>
 800836e:	6983      	ldr	r3, [r0, #24]
 8008370:	b90b      	cbnz	r3, 8008376 <_fflush_r+0x1a>
 8008372:	f000 f887 	bl	8008484 <__sinit>
 8008376:	4b14      	ldr	r3, [pc, #80]	; (80083c8 <_fflush_r+0x6c>)
 8008378:	429c      	cmp	r4, r3
 800837a:	d11b      	bne.n	80083b4 <_fflush_r+0x58>
 800837c:	686c      	ldr	r4, [r5, #4]
 800837e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d0ef      	beq.n	8008366 <_fflush_r+0xa>
 8008386:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008388:	07d0      	lsls	r0, r2, #31
 800838a:	d404      	bmi.n	8008396 <_fflush_r+0x3a>
 800838c:	0599      	lsls	r1, r3, #22
 800838e:	d402      	bmi.n	8008396 <_fflush_r+0x3a>
 8008390:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008392:	f000 f915 	bl	80085c0 <__retarget_lock_acquire_recursive>
 8008396:	4628      	mov	r0, r5
 8008398:	4621      	mov	r1, r4
 800839a:	f7ff ff5d 	bl	8008258 <__sflush_r>
 800839e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80083a0:	4605      	mov	r5, r0
 80083a2:	07da      	lsls	r2, r3, #31
 80083a4:	d4e0      	bmi.n	8008368 <_fflush_r+0xc>
 80083a6:	89a3      	ldrh	r3, [r4, #12]
 80083a8:	059b      	lsls	r3, r3, #22
 80083aa:	d4dd      	bmi.n	8008368 <_fflush_r+0xc>
 80083ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80083ae:	f000 f908 	bl	80085c2 <__retarget_lock_release_recursive>
 80083b2:	e7d9      	b.n	8008368 <_fflush_r+0xc>
 80083b4:	4b05      	ldr	r3, [pc, #20]	; (80083cc <_fflush_r+0x70>)
 80083b6:	429c      	cmp	r4, r3
 80083b8:	d101      	bne.n	80083be <_fflush_r+0x62>
 80083ba:	68ac      	ldr	r4, [r5, #8]
 80083bc:	e7df      	b.n	800837e <_fflush_r+0x22>
 80083be:	4b04      	ldr	r3, [pc, #16]	; (80083d0 <_fflush_r+0x74>)
 80083c0:	429c      	cmp	r4, r3
 80083c2:	bf08      	it	eq
 80083c4:	68ec      	ldreq	r4, [r5, #12]
 80083c6:	e7da      	b.n	800837e <_fflush_r+0x22>
 80083c8:	08008ca4 	.word	0x08008ca4
 80083cc:	08008cc4 	.word	0x08008cc4
 80083d0:	08008c84 	.word	0x08008c84

080083d4 <std>:
 80083d4:	2300      	movs	r3, #0
 80083d6:	b510      	push	{r4, lr}
 80083d8:	4604      	mov	r4, r0
 80083da:	e9c0 3300 	strd	r3, r3, [r0]
 80083de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80083e2:	6083      	str	r3, [r0, #8]
 80083e4:	8181      	strh	r1, [r0, #12]
 80083e6:	6643      	str	r3, [r0, #100]	; 0x64
 80083e8:	81c2      	strh	r2, [r0, #14]
 80083ea:	6183      	str	r3, [r0, #24]
 80083ec:	4619      	mov	r1, r3
 80083ee:	2208      	movs	r2, #8
 80083f0:	305c      	adds	r0, #92	; 0x5c
 80083f2:	f7fd fb43 	bl	8005a7c <memset>
 80083f6:	4b05      	ldr	r3, [pc, #20]	; (800840c <std+0x38>)
 80083f8:	6224      	str	r4, [r4, #32]
 80083fa:	6263      	str	r3, [r4, #36]	; 0x24
 80083fc:	4b04      	ldr	r3, [pc, #16]	; (8008410 <std+0x3c>)
 80083fe:	62a3      	str	r3, [r4, #40]	; 0x28
 8008400:	4b04      	ldr	r3, [pc, #16]	; (8008414 <std+0x40>)
 8008402:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008404:	4b04      	ldr	r3, [pc, #16]	; (8008418 <std+0x44>)
 8008406:	6323      	str	r3, [r4, #48]	; 0x30
 8008408:	bd10      	pop	{r4, pc}
 800840a:	bf00      	nop
 800840c:	08008729 	.word	0x08008729
 8008410:	0800874b 	.word	0x0800874b
 8008414:	08008783 	.word	0x08008783
 8008418:	080087a7 	.word	0x080087a7

0800841c <_cleanup_r>:
 800841c:	4901      	ldr	r1, [pc, #4]	; (8008424 <_cleanup_r+0x8>)
 800841e:	f000 b8af 	b.w	8008580 <_fwalk_reent>
 8008422:	bf00      	nop
 8008424:	0800835d 	.word	0x0800835d

08008428 <__sfmoreglue>:
 8008428:	2268      	movs	r2, #104	; 0x68
 800842a:	b570      	push	{r4, r5, r6, lr}
 800842c:	1e4d      	subs	r5, r1, #1
 800842e:	4355      	muls	r5, r2
 8008430:	460e      	mov	r6, r1
 8008432:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008436:	f7ff fa6b 	bl	8007910 <_malloc_r>
 800843a:	4604      	mov	r4, r0
 800843c:	b140      	cbz	r0, 8008450 <__sfmoreglue+0x28>
 800843e:	2100      	movs	r1, #0
 8008440:	e9c0 1600 	strd	r1, r6, [r0]
 8008444:	300c      	adds	r0, #12
 8008446:	60a0      	str	r0, [r4, #8]
 8008448:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800844c:	f7fd fb16 	bl	8005a7c <memset>
 8008450:	4620      	mov	r0, r4
 8008452:	bd70      	pop	{r4, r5, r6, pc}

08008454 <__sfp_lock_acquire>:
 8008454:	4801      	ldr	r0, [pc, #4]	; (800845c <__sfp_lock_acquire+0x8>)
 8008456:	f000 b8b3 	b.w	80085c0 <__retarget_lock_acquire_recursive>
 800845a:	bf00      	nop
 800845c:	200003c9 	.word	0x200003c9

08008460 <__sfp_lock_release>:
 8008460:	4801      	ldr	r0, [pc, #4]	; (8008468 <__sfp_lock_release+0x8>)
 8008462:	f000 b8ae 	b.w	80085c2 <__retarget_lock_release_recursive>
 8008466:	bf00      	nop
 8008468:	200003c9 	.word	0x200003c9

0800846c <__sinit_lock_acquire>:
 800846c:	4801      	ldr	r0, [pc, #4]	; (8008474 <__sinit_lock_acquire+0x8>)
 800846e:	f000 b8a7 	b.w	80085c0 <__retarget_lock_acquire_recursive>
 8008472:	bf00      	nop
 8008474:	200003ca 	.word	0x200003ca

08008478 <__sinit_lock_release>:
 8008478:	4801      	ldr	r0, [pc, #4]	; (8008480 <__sinit_lock_release+0x8>)
 800847a:	f000 b8a2 	b.w	80085c2 <__retarget_lock_release_recursive>
 800847e:	bf00      	nop
 8008480:	200003ca 	.word	0x200003ca

08008484 <__sinit>:
 8008484:	b510      	push	{r4, lr}
 8008486:	4604      	mov	r4, r0
 8008488:	f7ff fff0 	bl	800846c <__sinit_lock_acquire>
 800848c:	69a3      	ldr	r3, [r4, #24]
 800848e:	b11b      	cbz	r3, 8008498 <__sinit+0x14>
 8008490:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008494:	f7ff bff0 	b.w	8008478 <__sinit_lock_release>
 8008498:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800849c:	6523      	str	r3, [r4, #80]	; 0x50
 800849e:	4b13      	ldr	r3, [pc, #76]	; (80084ec <__sinit+0x68>)
 80084a0:	4a13      	ldr	r2, [pc, #76]	; (80084f0 <__sinit+0x6c>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	62a2      	str	r2, [r4, #40]	; 0x28
 80084a6:	42a3      	cmp	r3, r4
 80084a8:	bf08      	it	eq
 80084aa:	2301      	moveq	r3, #1
 80084ac:	4620      	mov	r0, r4
 80084ae:	bf08      	it	eq
 80084b0:	61a3      	streq	r3, [r4, #24]
 80084b2:	f000 f81f 	bl	80084f4 <__sfp>
 80084b6:	6060      	str	r0, [r4, #4]
 80084b8:	4620      	mov	r0, r4
 80084ba:	f000 f81b 	bl	80084f4 <__sfp>
 80084be:	60a0      	str	r0, [r4, #8]
 80084c0:	4620      	mov	r0, r4
 80084c2:	f000 f817 	bl	80084f4 <__sfp>
 80084c6:	2200      	movs	r2, #0
 80084c8:	2104      	movs	r1, #4
 80084ca:	60e0      	str	r0, [r4, #12]
 80084cc:	6860      	ldr	r0, [r4, #4]
 80084ce:	f7ff ff81 	bl	80083d4 <std>
 80084d2:	2201      	movs	r2, #1
 80084d4:	2109      	movs	r1, #9
 80084d6:	68a0      	ldr	r0, [r4, #8]
 80084d8:	f7ff ff7c 	bl	80083d4 <std>
 80084dc:	2202      	movs	r2, #2
 80084de:	2112      	movs	r1, #18
 80084e0:	68e0      	ldr	r0, [r4, #12]
 80084e2:	f7ff ff77 	bl	80083d4 <std>
 80084e6:	2301      	movs	r3, #1
 80084e8:	61a3      	str	r3, [r4, #24]
 80084ea:	e7d1      	b.n	8008490 <__sinit+0xc>
 80084ec:	08008908 	.word	0x08008908
 80084f0:	0800841d 	.word	0x0800841d

080084f4 <__sfp>:
 80084f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084f6:	4607      	mov	r7, r0
 80084f8:	f7ff ffac 	bl	8008454 <__sfp_lock_acquire>
 80084fc:	4b1e      	ldr	r3, [pc, #120]	; (8008578 <__sfp+0x84>)
 80084fe:	681e      	ldr	r6, [r3, #0]
 8008500:	69b3      	ldr	r3, [r6, #24]
 8008502:	b913      	cbnz	r3, 800850a <__sfp+0x16>
 8008504:	4630      	mov	r0, r6
 8008506:	f7ff ffbd 	bl	8008484 <__sinit>
 800850a:	3648      	adds	r6, #72	; 0x48
 800850c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008510:	3b01      	subs	r3, #1
 8008512:	d503      	bpl.n	800851c <__sfp+0x28>
 8008514:	6833      	ldr	r3, [r6, #0]
 8008516:	b30b      	cbz	r3, 800855c <__sfp+0x68>
 8008518:	6836      	ldr	r6, [r6, #0]
 800851a:	e7f7      	b.n	800850c <__sfp+0x18>
 800851c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008520:	b9d5      	cbnz	r5, 8008558 <__sfp+0x64>
 8008522:	4b16      	ldr	r3, [pc, #88]	; (800857c <__sfp+0x88>)
 8008524:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008528:	60e3      	str	r3, [r4, #12]
 800852a:	6665      	str	r5, [r4, #100]	; 0x64
 800852c:	f000 f847 	bl	80085be <__retarget_lock_init_recursive>
 8008530:	f7ff ff96 	bl	8008460 <__sfp_lock_release>
 8008534:	2208      	movs	r2, #8
 8008536:	4629      	mov	r1, r5
 8008538:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800853c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008540:	6025      	str	r5, [r4, #0]
 8008542:	61a5      	str	r5, [r4, #24]
 8008544:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008548:	f7fd fa98 	bl	8005a7c <memset>
 800854c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008550:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008554:	4620      	mov	r0, r4
 8008556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008558:	3468      	adds	r4, #104	; 0x68
 800855a:	e7d9      	b.n	8008510 <__sfp+0x1c>
 800855c:	2104      	movs	r1, #4
 800855e:	4638      	mov	r0, r7
 8008560:	f7ff ff62 	bl	8008428 <__sfmoreglue>
 8008564:	4604      	mov	r4, r0
 8008566:	6030      	str	r0, [r6, #0]
 8008568:	2800      	cmp	r0, #0
 800856a:	d1d5      	bne.n	8008518 <__sfp+0x24>
 800856c:	f7ff ff78 	bl	8008460 <__sfp_lock_release>
 8008570:	230c      	movs	r3, #12
 8008572:	603b      	str	r3, [r7, #0]
 8008574:	e7ee      	b.n	8008554 <__sfp+0x60>
 8008576:	bf00      	nop
 8008578:	08008908 	.word	0x08008908
 800857c:	ffff0001 	.word	0xffff0001

08008580 <_fwalk_reent>:
 8008580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008584:	4606      	mov	r6, r0
 8008586:	4688      	mov	r8, r1
 8008588:	2700      	movs	r7, #0
 800858a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800858e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008592:	f1b9 0901 	subs.w	r9, r9, #1
 8008596:	d505      	bpl.n	80085a4 <_fwalk_reent+0x24>
 8008598:	6824      	ldr	r4, [r4, #0]
 800859a:	2c00      	cmp	r4, #0
 800859c:	d1f7      	bne.n	800858e <_fwalk_reent+0xe>
 800859e:	4638      	mov	r0, r7
 80085a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80085a4:	89ab      	ldrh	r3, [r5, #12]
 80085a6:	2b01      	cmp	r3, #1
 80085a8:	d907      	bls.n	80085ba <_fwalk_reent+0x3a>
 80085aa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80085ae:	3301      	adds	r3, #1
 80085b0:	d003      	beq.n	80085ba <_fwalk_reent+0x3a>
 80085b2:	4629      	mov	r1, r5
 80085b4:	4630      	mov	r0, r6
 80085b6:	47c0      	blx	r8
 80085b8:	4307      	orrs	r7, r0
 80085ba:	3568      	adds	r5, #104	; 0x68
 80085bc:	e7e9      	b.n	8008592 <_fwalk_reent+0x12>

080085be <__retarget_lock_init_recursive>:
 80085be:	4770      	bx	lr

080085c0 <__retarget_lock_acquire_recursive>:
 80085c0:	4770      	bx	lr

080085c2 <__retarget_lock_release_recursive>:
 80085c2:	4770      	bx	lr

080085c4 <__swhatbuf_r>:
 80085c4:	b570      	push	{r4, r5, r6, lr}
 80085c6:	460e      	mov	r6, r1
 80085c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80085cc:	4614      	mov	r4, r2
 80085ce:	2900      	cmp	r1, #0
 80085d0:	461d      	mov	r5, r3
 80085d2:	b096      	sub	sp, #88	; 0x58
 80085d4:	da08      	bge.n	80085e8 <__swhatbuf_r+0x24>
 80085d6:	2200      	movs	r2, #0
 80085d8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80085dc:	602a      	str	r2, [r5, #0]
 80085de:	061a      	lsls	r2, r3, #24
 80085e0:	d410      	bmi.n	8008604 <__swhatbuf_r+0x40>
 80085e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80085e6:	e00e      	b.n	8008606 <__swhatbuf_r+0x42>
 80085e8:	466a      	mov	r2, sp
 80085ea:	f000 f903 	bl	80087f4 <_fstat_r>
 80085ee:	2800      	cmp	r0, #0
 80085f0:	dbf1      	blt.n	80085d6 <__swhatbuf_r+0x12>
 80085f2:	9a01      	ldr	r2, [sp, #4]
 80085f4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80085f8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80085fc:	425a      	negs	r2, r3
 80085fe:	415a      	adcs	r2, r3
 8008600:	602a      	str	r2, [r5, #0]
 8008602:	e7ee      	b.n	80085e2 <__swhatbuf_r+0x1e>
 8008604:	2340      	movs	r3, #64	; 0x40
 8008606:	2000      	movs	r0, #0
 8008608:	6023      	str	r3, [r4, #0]
 800860a:	b016      	add	sp, #88	; 0x58
 800860c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008610 <__smakebuf_r>:
 8008610:	898b      	ldrh	r3, [r1, #12]
 8008612:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008614:	079d      	lsls	r5, r3, #30
 8008616:	4606      	mov	r6, r0
 8008618:	460c      	mov	r4, r1
 800861a:	d507      	bpl.n	800862c <__smakebuf_r+0x1c>
 800861c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008620:	6023      	str	r3, [r4, #0]
 8008622:	6123      	str	r3, [r4, #16]
 8008624:	2301      	movs	r3, #1
 8008626:	6163      	str	r3, [r4, #20]
 8008628:	b002      	add	sp, #8
 800862a:	bd70      	pop	{r4, r5, r6, pc}
 800862c:	466a      	mov	r2, sp
 800862e:	ab01      	add	r3, sp, #4
 8008630:	f7ff ffc8 	bl	80085c4 <__swhatbuf_r>
 8008634:	9900      	ldr	r1, [sp, #0]
 8008636:	4605      	mov	r5, r0
 8008638:	4630      	mov	r0, r6
 800863a:	f7ff f969 	bl	8007910 <_malloc_r>
 800863e:	b948      	cbnz	r0, 8008654 <__smakebuf_r+0x44>
 8008640:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008644:	059a      	lsls	r2, r3, #22
 8008646:	d4ef      	bmi.n	8008628 <__smakebuf_r+0x18>
 8008648:	f023 0303 	bic.w	r3, r3, #3
 800864c:	f043 0302 	orr.w	r3, r3, #2
 8008650:	81a3      	strh	r3, [r4, #12]
 8008652:	e7e3      	b.n	800861c <__smakebuf_r+0xc>
 8008654:	4b0d      	ldr	r3, [pc, #52]	; (800868c <__smakebuf_r+0x7c>)
 8008656:	62b3      	str	r3, [r6, #40]	; 0x28
 8008658:	89a3      	ldrh	r3, [r4, #12]
 800865a:	6020      	str	r0, [r4, #0]
 800865c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008660:	81a3      	strh	r3, [r4, #12]
 8008662:	9b00      	ldr	r3, [sp, #0]
 8008664:	6120      	str	r0, [r4, #16]
 8008666:	6163      	str	r3, [r4, #20]
 8008668:	9b01      	ldr	r3, [sp, #4]
 800866a:	b15b      	cbz	r3, 8008684 <__smakebuf_r+0x74>
 800866c:	4630      	mov	r0, r6
 800866e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008672:	f000 f8d1 	bl	8008818 <_isatty_r>
 8008676:	b128      	cbz	r0, 8008684 <__smakebuf_r+0x74>
 8008678:	89a3      	ldrh	r3, [r4, #12]
 800867a:	f023 0303 	bic.w	r3, r3, #3
 800867e:	f043 0301 	orr.w	r3, r3, #1
 8008682:	81a3      	strh	r3, [r4, #12]
 8008684:	89a0      	ldrh	r0, [r4, #12]
 8008686:	4305      	orrs	r5, r0
 8008688:	81a5      	strh	r5, [r4, #12]
 800868a:	e7cd      	b.n	8008628 <__smakebuf_r+0x18>
 800868c:	0800841d 	.word	0x0800841d

08008690 <_malloc_usable_size_r>:
 8008690:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008694:	1f18      	subs	r0, r3, #4
 8008696:	2b00      	cmp	r3, #0
 8008698:	bfbc      	itt	lt
 800869a:	580b      	ldrlt	r3, [r1, r0]
 800869c:	18c0      	addlt	r0, r0, r3
 800869e:	4770      	bx	lr

080086a0 <_raise_r>:
 80086a0:	291f      	cmp	r1, #31
 80086a2:	b538      	push	{r3, r4, r5, lr}
 80086a4:	4604      	mov	r4, r0
 80086a6:	460d      	mov	r5, r1
 80086a8:	d904      	bls.n	80086b4 <_raise_r+0x14>
 80086aa:	2316      	movs	r3, #22
 80086ac:	6003      	str	r3, [r0, #0]
 80086ae:	f04f 30ff 	mov.w	r0, #4294967295
 80086b2:	bd38      	pop	{r3, r4, r5, pc}
 80086b4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80086b6:	b112      	cbz	r2, 80086be <_raise_r+0x1e>
 80086b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80086bc:	b94b      	cbnz	r3, 80086d2 <_raise_r+0x32>
 80086be:	4620      	mov	r0, r4
 80086c0:	f000 f830 	bl	8008724 <_getpid_r>
 80086c4:	462a      	mov	r2, r5
 80086c6:	4601      	mov	r1, r0
 80086c8:	4620      	mov	r0, r4
 80086ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086ce:	f000 b817 	b.w	8008700 <_kill_r>
 80086d2:	2b01      	cmp	r3, #1
 80086d4:	d00a      	beq.n	80086ec <_raise_r+0x4c>
 80086d6:	1c59      	adds	r1, r3, #1
 80086d8:	d103      	bne.n	80086e2 <_raise_r+0x42>
 80086da:	2316      	movs	r3, #22
 80086dc:	6003      	str	r3, [r0, #0]
 80086de:	2001      	movs	r0, #1
 80086e0:	e7e7      	b.n	80086b2 <_raise_r+0x12>
 80086e2:	2400      	movs	r4, #0
 80086e4:	4628      	mov	r0, r5
 80086e6:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80086ea:	4798      	blx	r3
 80086ec:	2000      	movs	r0, #0
 80086ee:	e7e0      	b.n	80086b2 <_raise_r+0x12>

080086f0 <raise>:
 80086f0:	4b02      	ldr	r3, [pc, #8]	; (80086fc <raise+0xc>)
 80086f2:	4601      	mov	r1, r0
 80086f4:	6818      	ldr	r0, [r3, #0]
 80086f6:	f7ff bfd3 	b.w	80086a0 <_raise_r>
 80086fa:	bf00      	nop
 80086fc:	2000002c 	.word	0x2000002c

08008700 <_kill_r>:
 8008700:	b538      	push	{r3, r4, r5, lr}
 8008702:	2300      	movs	r3, #0
 8008704:	4d06      	ldr	r5, [pc, #24]	; (8008720 <_kill_r+0x20>)
 8008706:	4604      	mov	r4, r0
 8008708:	4608      	mov	r0, r1
 800870a:	4611      	mov	r1, r2
 800870c:	602b      	str	r3, [r5, #0]
 800870e:	f7f9 fe98 	bl	8002442 <_kill>
 8008712:	1c43      	adds	r3, r0, #1
 8008714:	d102      	bne.n	800871c <_kill_r+0x1c>
 8008716:	682b      	ldr	r3, [r5, #0]
 8008718:	b103      	cbz	r3, 800871c <_kill_r+0x1c>
 800871a:	6023      	str	r3, [r4, #0]
 800871c:	bd38      	pop	{r3, r4, r5, pc}
 800871e:	bf00      	nop
 8008720:	200003c4 	.word	0x200003c4

08008724 <_getpid_r>:
 8008724:	f7f9 be86 	b.w	8002434 <_getpid>

08008728 <__sread>:
 8008728:	b510      	push	{r4, lr}
 800872a:	460c      	mov	r4, r1
 800872c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008730:	f000 f894 	bl	800885c <_read_r>
 8008734:	2800      	cmp	r0, #0
 8008736:	bfab      	itete	ge
 8008738:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800873a:	89a3      	ldrhlt	r3, [r4, #12]
 800873c:	181b      	addge	r3, r3, r0
 800873e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008742:	bfac      	ite	ge
 8008744:	6563      	strge	r3, [r4, #84]	; 0x54
 8008746:	81a3      	strhlt	r3, [r4, #12]
 8008748:	bd10      	pop	{r4, pc}

0800874a <__swrite>:
 800874a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800874e:	461f      	mov	r7, r3
 8008750:	898b      	ldrh	r3, [r1, #12]
 8008752:	4605      	mov	r5, r0
 8008754:	05db      	lsls	r3, r3, #23
 8008756:	460c      	mov	r4, r1
 8008758:	4616      	mov	r6, r2
 800875a:	d505      	bpl.n	8008768 <__swrite+0x1e>
 800875c:	2302      	movs	r3, #2
 800875e:	2200      	movs	r2, #0
 8008760:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008764:	f000 f868 	bl	8008838 <_lseek_r>
 8008768:	89a3      	ldrh	r3, [r4, #12]
 800876a:	4632      	mov	r2, r6
 800876c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008770:	81a3      	strh	r3, [r4, #12]
 8008772:	4628      	mov	r0, r5
 8008774:	463b      	mov	r3, r7
 8008776:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800877a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800877e:	f000 b817 	b.w	80087b0 <_write_r>

08008782 <__sseek>:
 8008782:	b510      	push	{r4, lr}
 8008784:	460c      	mov	r4, r1
 8008786:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800878a:	f000 f855 	bl	8008838 <_lseek_r>
 800878e:	1c43      	adds	r3, r0, #1
 8008790:	89a3      	ldrh	r3, [r4, #12]
 8008792:	bf15      	itete	ne
 8008794:	6560      	strne	r0, [r4, #84]	; 0x54
 8008796:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800879a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800879e:	81a3      	strheq	r3, [r4, #12]
 80087a0:	bf18      	it	ne
 80087a2:	81a3      	strhne	r3, [r4, #12]
 80087a4:	bd10      	pop	{r4, pc}

080087a6 <__sclose>:
 80087a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087aa:	f000 b813 	b.w	80087d4 <_close_r>
	...

080087b0 <_write_r>:
 80087b0:	b538      	push	{r3, r4, r5, lr}
 80087b2:	4604      	mov	r4, r0
 80087b4:	4608      	mov	r0, r1
 80087b6:	4611      	mov	r1, r2
 80087b8:	2200      	movs	r2, #0
 80087ba:	4d05      	ldr	r5, [pc, #20]	; (80087d0 <_write_r+0x20>)
 80087bc:	602a      	str	r2, [r5, #0]
 80087be:	461a      	mov	r2, r3
 80087c0:	f7f9 fe76 	bl	80024b0 <_write>
 80087c4:	1c43      	adds	r3, r0, #1
 80087c6:	d102      	bne.n	80087ce <_write_r+0x1e>
 80087c8:	682b      	ldr	r3, [r5, #0]
 80087ca:	b103      	cbz	r3, 80087ce <_write_r+0x1e>
 80087cc:	6023      	str	r3, [r4, #0]
 80087ce:	bd38      	pop	{r3, r4, r5, pc}
 80087d0:	200003c4 	.word	0x200003c4

080087d4 <_close_r>:
 80087d4:	b538      	push	{r3, r4, r5, lr}
 80087d6:	2300      	movs	r3, #0
 80087d8:	4d05      	ldr	r5, [pc, #20]	; (80087f0 <_close_r+0x1c>)
 80087da:	4604      	mov	r4, r0
 80087dc:	4608      	mov	r0, r1
 80087de:	602b      	str	r3, [r5, #0]
 80087e0:	f7f9 fe82 	bl	80024e8 <_close>
 80087e4:	1c43      	adds	r3, r0, #1
 80087e6:	d102      	bne.n	80087ee <_close_r+0x1a>
 80087e8:	682b      	ldr	r3, [r5, #0]
 80087ea:	b103      	cbz	r3, 80087ee <_close_r+0x1a>
 80087ec:	6023      	str	r3, [r4, #0]
 80087ee:	bd38      	pop	{r3, r4, r5, pc}
 80087f0:	200003c4 	.word	0x200003c4

080087f4 <_fstat_r>:
 80087f4:	b538      	push	{r3, r4, r5, lr}
 80087f6:	2300      	movs	r3, #0
 80087f8:	4d06      	ldr	r5, [pc, #24]	; (8008814 <_fstat_r+0x20>)
 80087fa:	4604      	mov	r4, r0
 80087fc:	4608      	mov	r0, r1
 80087fe:	4611      	mov	r1, r2
 8008800:	602b      	str	r3, [r5, #0]
 8008802:	f7f9 fe7c 	bl	80024fe <_fstat>
 8008806:	1c43      	adds	r3, r0, #1
 8008808:	d102      	bne.n	8008810 <_fstat_r+0x1c>
 800880a:	682b      	ldr	r3, [r5, #0]
 800880c:	b103      	cbz	r3, 8008810 <_fstat_r+0x1c>
 800880e:	6023      	str	r3, [r4, #0]
 8008810:	bd38      	pop	{r3, r4, r5, pc}
 8008812:	bf00      	nop
 8008814:	200003c4 	.word	0x200003c4

08008818 <_isatty_r>:
 8008818:	b538      	push	{r3, r4, r5, lr}
 800881a:	2300      	movs	r3, #0
 800881c:	4d05      	ldr	r5, [pc, #20]	; (8008834 <_isatty_r+0x1c>)
 800881e:	4604      	mov	r4, r0
 8008820:	4608      	mov	r0, r1
 8008822:	602b      	str	r3, [r5, #0]
 8008824:	f7f9 fe7a 	bl	800251c <_isatty>
 8008828:	1c43      	adds	r3, r0, #1
 800882a:	d102      	bne.n	8008832 <_isatty_r+0x1a>
 800882c:	682b      	ldr	r3, [r5, #0]
 800882e:	b103      	cbz	r3, 8008832 <_isatty_r+0x1a>
 8008830:	6023      	str	r3, [r4, #0]
 8008832:	bd38      	pop	{r3, r4, r5, pc}
 8008834:	200003c4 	.word	0x200003c4

08008838 <_lseek_r>:
 8008838:	b538      	push	{r3, r4, r5, lr}
 800883a:	4604      	mov	r4, r0
 800883c:	4608      	mov	r0, r1
 800883e:	4611      	mov	r1, r2
 8008840:	2200      	movs	r2, #0
 8008842:	4d05      	ldr	r5, [pc, #20]	; (8008858 <_lseek_r+0x20>)
 8008844:	602a      	str	r2, [r5, #0]
 8008846:	461a      	mov	r2, r3
 8008848:	f7f9 fe72 	bl	8002530 <_lseek>
 800884c:	1c43      	adds	r3, r0, #1
 800884e:	d102      	bne.n	8008856 <_lseek_r+0x1e>
 8008850:	682b      	ldr	r3, [r5, #0]
 8008852:	b103      	cbz	r3, 8008856 <_lseek_r+0x1e>
 8008854:	6023      	str	r3, [r4, #0]
 8008856:	bd38      	pop	{r3, r4, r5, pc}
 8008858:	200003c4 	.word	0x200003c4

0800885c <_read_r>:
 800885c:	b538      	push	{r3, r4, r5, lr}
 800885e:	4604      	mov	r4, r0
 8008860:	4608      	mov	r0, r1
 8008862:	4611      	mov	r1, r2
 8008864:	2200      	movs	r2, #0
 8008866:	4d05      	ldr	r5, [pc, #20]	; (800887c <_read_r+0x20>)
 8008868:	602a      	str	r2, [r5, #0]
 800886a:	461a      	mov	r2, r3
 800886c:	f7f9 fe03 	bl	8002476 <_read>
 8008870:	1c43      	adds	r3, r0, #1
 8008872:	d102      	bne.n	800887a <_read_r+0x1e>
 8008874:	682b      	ldr	r3, [r5, #0]
 8008876:	b103      	cbz	r3, 800887a <_read_r+0x1e>
 8008878:	6023      	str	r3, [r4, #0]
 800887a:	bd38      	pop	{r3, r4, r5, pc}
 800887c:	200003c4 	.word	0x200003c4

08008880 <_init>:
 8008880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008882:	bf00      	nop
 8008884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008886:	bc08      	pop	{r3}
 8008888:	469e      	mov	lr, r3
 800888a:	4770      	bx	lr

0800888c <_fini>:
 800888c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800888e:	bf00      	nop
 8008890:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008892:	bc08      	pop	{r3}
 8008894:	469e      	mov	lr, r3
 8008896:	4770      	bx	lr
