<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="IO_SIMUL_4BIT.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="ADD_SUB_32b.vhf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="ALU_ENV.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CONTROL.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="Comparator.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DATA_PATH.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="DATA_PATH.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="DLX.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="DLX.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="EDAC_2x4BIT.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="EDAC_2x4BIT_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="EDAC_decode_4BIT.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="GPR.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="IO_SIM_DLX.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VHDL" xil_pn:name="IO_SIM_DLX.vhf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IO_SIM_DLX_IO_SIM_DLX_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IO_SIM_DLX_IO_SIM_DLX_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="IO_SIM_DLX_IO_SIM_DLX_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="IO_SIM_DLX_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1751809774" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1751809774">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1751873432" xil_pn:in_ck="-8134414080367428553" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1751873431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="AEQZ.v"/>
      <outfile xil_pn:name="AND32.v"/>
      <outfile xil_pn:name="CONST_011.v"/>
      <outfile xil_pn:name="CONTROL.v"/>
      <outfile xil_pn:name="DLX_CTRL.v"/>
      <outfile xil_pn:name="EDAC_2x4BIT.v"/>
      <outfile xil_pn:name="EDAC_2x4BIT_TB.v"/>
      <outfile xil_pn:name="EDAC_4BIT_A.v"/>
      <outfile xil_pn:name="EDAC_4BIT_TB.v"/>
      <outfile xil_pn:name="EDAC_decode_4BIT.v"/>
      <outfile xil_pn:name="IO_DLX_TB.v"/>
      <outfile xil_pn:name="IO_SIM.v"/>
      <outfile xil_pn:name="IO_SIM_TEST.v"/>
      <outfile xil_pn:name="IR_ENV.v"/>
      <outfile xil_pn:name="IR_TB.v"/>
      <outfile xil_pn:name="MAC.v"/>
      <outfile xil_pn:name="MMU.v"/>
      <outfile xil_pn:name="MUX16bit.v"/>
      <outfile xil_pn:name="MUX32bit.v"/>
      <outfile xil_pn:name="MUX3bit.v"/>
      <outfile xil_pn:name="MUX4_32bit.v"/>
      <outfile xil_pn:name="MUX5bit.v"/>
      <outfile xil_pn:name="OR32.v"/>
      <outfile xil_pn:name="RAM16x16_4BIT.v"/>
      <outfile xil_pn:name="RAM32x32.v"/>
      <outfile xil_pn:name="RE32RST.v"/>
      <outfile xil_pn:name="REG32CE.v"/>
      <outfile xil_pn:name="REG_sram.v"/>
      <outfile xil_pn:name="SHIFT_ENV.v"/>
      <outfile xil_pn:name="XOR32.v"/>
      <outfile xil_pn:name="ZERO.v"/>
      <outfile xil_pn:name="ZERO_BUF_32.v"/>
      <outfile xil_pn:name="control_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1751875122" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="303446466588152165" xil_pn:start_ts="1751875122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1751875124" xil_pn:in_ck="-3520381219116094388" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-79245742860852125" xil_pn:start_ts="1751875122">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD_SUB_32b.vhf"/>
      <outfile xil_pn:name="ALU_ENV.vhf"/>
      <outfile xil_pn:name="Comparator.vhf"/>
      <outfile xil_pn:name="DATA_PATH.vhf"/>
      <outfile xil_pn:name="DLX.vhf"/>
      <outfile xil_pn:name="GPR.vhf"/>
      <outfile xil_pn:name="IO_SIM_DLX.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1749741621" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4320023183603340728" xil_pn:start_ts="1749741621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1751873432" xil_pn:in_ck="8093614894931505997" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1751873432">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD_SUB_32b.vhf"/>
      <outfile xil_pn:name="AEQZ.v"/>
      <outfile xil_pn:name="ALU_ENV.vhf"/>
      <outfile xil_pn:name="AND32.v"/>
      <outfile xil_pn:name="CONST_011.v"/>
      <outfile xil_pn:name="CONTROL.v"/>
      <outfile xil_pn:name="Comparator.vhf"/>
      <outfile xil_pn:name="DATA_PATH.vhf"/>
      <outfile xil_pn:name="DLX.vhf"/>
      <outfile xil_pn:name="DLX_CTRL.v"/>
      <outfile xil_pn:name="EDAC_2x4BIT.v"/>
      <outfile xil_pn:name="EDAC_2x4BIT_TB.v"/>
      <outfile xil_pn:name="EDAC_4BIT_A.v"/>
      <outfile xil_pn:name="EDAC_4BIT_TB.v"/>
      <outfile xil_pn:name="EDAC_decode_4BIT.v"/>
      <outfile xil_pn:name="GPR.vhf"/>
      <outfile xil_pn:name="IO_DLX_TB.v"/>
      <outfile xil_pn:name="IO_SIM.v"/>
      <outfile xil_pn:name="IO_SIM_DLX.vhf"/>
      <outfile xil_pn:name="IO_SIM_TEST.v"/>
      <outfile xil_pn:name="IR_ENV.v"/>
      <outfile xil_pn:name="IR_TB.v"/>
      <outfile xil_pn:name="MAC.v"/>
      <outfile xil_pn:name="MMU.v"/>
      <outfile xil_pn:name="MUX16bit.v"/>
      <outfile xil_pn:name="MUX32bit.v"/>
      <outfile xil_pn:name="MUX3bit.v"/>
      <outfile xil_pn:name="MUX4_32bit.v"/>
      <outfile xil_pn:name="MUX5bit.v"/>
      <outfile xil_pn:name="OR32.v"/>
      <outfile xil_pn:name="RAM16x16_4BIT.v"/>
      <outfile xil_pn:name="RAM32x32.v"/>
      <outfile xil_pn:name="RE32RST.v"/>
      <outfile xil_pn:name="REG32CE.v"/>
      <outfile xil_pn:name="REG_sram.v"/>
      <outfile xil_pn:name="SHIFT_ENV.v"/>
      <outfile xil_pn:name="XOR32.v"/>
      <outfile xil_pn:name="ZERO.v"/>
      <outfile xil_pn:name="ZERO_BUF_32.v"/>
      <outfile xil_pn:name="control_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1751875137" xil_pn:in_ck="8093614894931505997" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5929322999309723130" xil_pn:start_ts="1751875124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IO_SIM_DLX_IO_SIM_DLX_sch_tb_beh.prj"/>
      <outfile xil_pn:name="IO_SIM_DLX_IO_SIM_DLX_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1751893280" xil_pn:in_ck="-436495348207348165" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1252723512769307943" xil_pn:start_ts="1751893280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IO_SIM_DLX_IO_SIM_DLX_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
