#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Oct 31 15:43:00 2025
# Process ID         : 94713
# Current directory  : /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_norm_top_0_0_synth_1
# Command line       : vivado -log LayerNorm_cal_norm_top_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source LayerNorm_cal_norm_top_0_0.tcl
# Log file           : /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_norm_top_0_0_synth_1/LayerNorm_cal_norm_top_0_0.vds
# Journal file       : /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_norm_top_0_0_synth_1/vivado.jou
# Running On         : Hua
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700H
# CPU Frequency      : 519.966 MHz
# CPU Physical cores : 14
# CPU Logical cores  : 20
# Host memory        : 16476 MB
# Swap memory        : 0 MB
# Total Virtual      : 16476 MB
# Available Virtual  : 7399 MB
#-----------------------------------------------------------
source LayerNorm_cal_norm_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/alhua/vivado/Vivado/2024.2/data/ip'.
Command: synth_design -top LayerNorm_cal_norm_top_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 94792
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2446.332 ; gain = 126.688 ; free physical = 341 ; free virtual = 4303
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'tvalid_gethalf', assumed default net type 'wire' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_sqrt.v:64]
INFO: [Synth 8-11241] undeclared symbol 'tready_gethalf', assumed default net type 'wire' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_sqrt.v:65]
INFO: [Synth 8-11241] undeclared symbol 'tvalid_newton1', assumed default net type 'wire' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_sqrt.v:81]
INFO: [Synth 8-11241] undeclared symbol 'tready_newton1', assumed default net type 'wire' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_sqrt.v:82]
INFO: [Synth 8-11241] undeclared symbol 'tvalid_newton2', assumed default net type 'wire' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_sqrt.v:96]
INFO: [Synth 8-11241] undeclared symbol 'tready_newton2', assumed default net type 'wire' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_sqrt.v:97]
INFO: [Synth 8-11241] undeclared symbol 'tvalid_newton3', assumed default net type 'wire' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_sqrt.v:110]
INFO: [Synth 8-11241] undeclared symbol 'tready_newton3', assumed default net type 'wire' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_sqrt.v:111]
INFO: [Synth 8-11241] undeclared symbol 'rms_data', assumed default net type 'wire' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_sqrt_top.v:60]
INFO: [Synth 8-6157] synthesizing module 'LayerNorm_cal_norm_top_0_0' [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_cal_norm_top_0_0/synth/LayerNorm_cal_norm_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cal_norm_top' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/new/norm_result_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'bf_mul' [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_norm_top_0_0_synth_1/.Xil/Vivado-94713-Hua/realtime/bf_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bf_mul' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_norm_top_0_0_synth_1/.Xil/Vivado-94713-Hua/realtime/bf_mul_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'inv_sqrt_top' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_sqrt_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'inv_fifo' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'c_shift_ram_3' [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_norm_top_0_0_synth_1/.Xil/Vivado-94713-Hua/realtime/c_shift_ram_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_shift_ram_3' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_norm_top_0_0_synth_1/.Xil/Vivado-94713-Hua/realtime/c_shift_ram_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inv_fifo' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_fifo.v:23]
WARNING: [Synth 8-7071] port 'M_AXIS_TLAST' of module 'inv_fifo' is unconnected for instance 'u_inv_fifo' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_sqrt_top.v:72]
WARNING: [Synth 8-7023] instance 'u_inv_fifo' of module 'inv_fifo' has 9 connections declared, but only 8 given [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_sqrt_top.v:72]
INFO: [Synth 8-6157] synthesizing module 'bf_add' [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_norm_top_0_0_synth_1/.Xil/Vivado-94713-Hua/realtime/bf_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bf_add' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_norm_top_0_0_synth_1/.Xil/Vivado-94713-Hua/realtime/bf_add_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'inv_sqrt' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_sqrt.v:23]
INFO: [Synth 8-6157] synthesizing module 'bf_sub' [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_norm_top_0_0_synth_1/.Xil/Vivado-94713-Hua/realtime/bf_sub_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bf_sub' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_norm_top_0_0_synth_1/.Xil/Vivado-94713-Hua/realtime/bf_sub_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bf_fifo' [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/bf_fifo.v:21]
INFO: [Synth 8-6155] done synthesizing module 'bf_fifo' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/bf_fifo.v:21]
INFO: [Synth 8-6155] done synthesizing module 'inv_sqrt' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_sqrt.v:23]
INFO: [Synth 8-6155] done synthesizing module 'inv_sqrt_top' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_sqrt_top.v:24]
INFO: [Synth 8-6155] done synthesizing module 'cal_norm_top' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/new/norm_result_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'LayerNorm_cal_norm_top_0_0' (0#1) [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_cal_norm_top_0_0/synth/LayerNorm_cal_norm_top_0_0.v:53]
WARNING: [Synth 8-3848] Net M_AXIS_TLAST in module/entity inv_fifo does not have driver. [/home/alhua/VivadoProject/Normslize/Normslize.srcs/sources_1/imports/norm_port/inv_fifo.v:33]
WARNING: [Synth 8-7129] Port M_AXIS_TLAST in module inv_fifo is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2522.301 ; gain = 202.656 ; free physical = 173 ; free virtual = 4072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2528.238 ; gain = 208.594 ; free physical = 173 ; free virtual = 4072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2528.238 ; gain = 208.594 ; free physical = 173 ; free virtual = 4072
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2528.238 ; gain = 0.000 ; free physical = 173 ; free virtual = 4076
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/mul_invsqrtrms[0].mul'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/mul_invsqrtrms[0].mul'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/mul_invsqrtrms[1].mul'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/mul_invsqrtrms[1].mul'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/mul_invsqrtrms[2].mul'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/mul_invsqrtrms[2].mul'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/mul_invsqrtrms[3].mul'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/mul_invsqrtrms[3].mul'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/mul_invsqrtrms[4].mul'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/mul_invsqrtrms[4].mul'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/mul_invsqrtrms[5].mul'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/mul_invsqrtrms[5].mul'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/mul_invsqrtrms[6].mul'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/mul_invsqrtrms[6].mul'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/mul_invsqrtrms[7].mul'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/mul_invsqrtrms[7].mul'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_inv_sqrt_top/u_inv_sqrt/u_gethalf'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_inv_sqrt_top/u_inv_sqrt/u_gethalf'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_inv_sqrt_top/u_inv_sqrt/u_newton1'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_inv_sqrt_top/u_inv_sqrt/u_newton1'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_inv_sqrt_top/u_inv_sqrt/u_newton2'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_inv_sqrt_top/u_inv_sqrt/u_newton2'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_inv_sqrt_top/u_inv_sqrt/u_newton4'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_mul/bf_mul/bf_mul_in_context.xdc] for cell 'inst/u_inv_sqrt_top/u_inv_sqrt/u_newton4'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/u_inv_sqrt_top/u_inv_sqrt/u_newton3'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_sub/bf_sub/bf_sub_in_context.xdc] for cell 'inst/u_inv_sqrt_top/u_inv_sqrt/u_newton3'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_add/bf_add/bf_add_in_context.xdc] for cell 'inst/u_inv_sqrt_top/u_epsilon'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/bf_add/bf_add/bf_add_in_context.xdc] for cell 'inst/u_inv_sqrt_top/u_epsilon'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/c_shift_ram_3/c_shift_ram_3/c_shift_ram_3_in_context.xdc] for cell 'inst/u_inv_sqrt_top/u_inv_fifo/shift_ram_u'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/ip/c_shift_ram_3/c_shift_ram_3/c_shift_ram_3_in_context.xdc] for cell 'inst/u_inv_sqrt_top/u_inv_fifo/shift_ram_u'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_cal_norm_top_0_0/LayerNorm_cal_norm_top_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.gen/sources_1/bd/LayerNorm/ip/LayerNorm_cal_norm_top_0_0/LayerNorm_cal_norm_top_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_norm_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_norm_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2643.914 ; gain = 0.000 ; free physical = 194 ; free virtual = 3995
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2643.914 ; gain = 0.000 ; free physical = 194 ; free virtual = 3995
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2643.914 ; gain = 324.270 ; free physical = 200 ; free virtual = 4005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2651.918 ; gain = 332.273 ; free physical = 200 ; free virtual = 4005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_norm_top_0_0_synth_1/dont_touch.xdc, line 21).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\mul_invsqrtrms[0].mul . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\mul_invsqrtrms[1].mul . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\mul_invsqrtrms[2].mul . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\mul_invsqrtrms[3].mul . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\mul_invsqrtrms[4].mul . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\mul_invsqrtrms[5].mul . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\mul_invsqrtrms[6].mul . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\mul_invsqrtrms[7].mul . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_inv_sqrt_top/u_inv_sqrt/u_gethalf. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_inv_sqrt_top/u_inv_sqrt/u_newton1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_inv_sqrt_top/u_inv_sqrt/u_newton2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_inv_sqrt_top/u_inv_sqrt/u_newton4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_inv_sqrt_top/u_inv_sqrt/u_newton3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_inv_sqrt_top/u_epsilon. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_inv_sqrt_top/u_inv_fifo/shift_ram_u. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2651.918 ; gain = 332.273 ; free physical = 200 ; free virtual = 4005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2651.918 ; gain = 332.273 ; free physical = 198 ; free virtual = 4005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               45 Bit    Registers := 1     
	               16 Bit    Registers := 27    
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2651.918 ; gain = 332.273 ; free physical = 180 ; free virtual = 3990
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3244.930 ; gain = 925.285 ; free physical = 169 ; free virtual = 2860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3265.961 ; gain = 946.316 ; free physical = 169 ; free virtual = 2837
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3265.961 ; gain = 946.316 ; free physical = 195 ; free virtual = 2815
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3415.773 ; gain = 1096.129 ; free physical = 185 ; free virtual = 2608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3415.773 ; gain = 1096.129 ; free physical = 177 ; free virtual = 2601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3415.773 ; gain = 1096.129 ; free physical = 168 ; free virtual = 2600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3415.773 ; gain = 1096.129 ; free physical = 168 ; free virtual = 2601
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3415.773 ; gain = 1096.129 ; free physical = 168 ; free virtual = 2603
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3415.773 ; gain = 1096.129 ; free physical = 168 ; free virtual = 2604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bf_mul        |        12|
|2     |bf_add        |         1|
|3     |c_shift_ram_3 |         1|
|4     |bf_sub        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |bf_add      |     1|
|2     |bf_mul      |    12|
|14    |bf_sub      |     1|
|15    |c_shift_ram |     1|
|16    |LUT1        |     4|
|17    |LUT2        |     8|
|18    |LUT3        |    23|
|19    |LUT4        |    18|
|20    |LUT5        |    15|
|21    |LUT6        |    24|
|22    |FDCE        |   504|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3415.773 ; gain = 1096.129 ; free physical = 168 ; free virtual = 2606
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3415.773 ; gain = 980.453 ; free physical = 320 ; free virtual = 2760
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 3415.773 ; gain = 1096.129 ; free physical = 320 ; free virtual = 2760
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3415.773 ; gain = 0.000 ; free physical = 481 ; free virtual = 2922
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3415.773 ; gain = 0.000 ; free physical = 379 ; free virtual = 2867
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 431cc52d
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 3415.773 ; gain = 1975.871 ; free physical = 377 ; free virtual = 2865
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2409.788; main = 2322.006; forked = 227.572
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4260.754; main = 3397.973; forked = 924.789
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3421.980 ; gain = 0.000 ; free physical = 375 ; free virtual = 2863
INFO: [Common 17-1381] The checkpoint '/home/alhua/VivadoProject/Normslize/Normslize.runs/LayerNorm_cal_norm_top_0_0_synth_1/LayerNorm_cal_norm_top_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file LayerNorm_cal_norm_top_0_0_utilization_synth.rpt -pb LayerNorm_cal_norm_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 31 15:43:31 2025...
