$comment
	File created using the following command:
		vcd file PROYECTO.msim.vcd -direction
$end
$date
	Mon Sep 04 04:18:58 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module proyecto_vhd_vec_tst $end
$var wire 1 ! ALARMA $end
$var wire 1 " CARGADO $end
$var wire 1 # CargarRam $end
$var wire 1 $ clk $end
$var wire 1 % Consultar $end
$var wire 1 & dato1 [11] $end
$var wire 1 ' dato1 [10] $end
$var wire 1 ( dato1 [9] $end
$var wire 1 ) dato1 [8] $end
$var wire 1 * dato1 [7] $end
$var wire 1 + dato1 [6] $end
$var wire 1 , dato1 [5] $end
$var wire 1 - dato1 [4] $end
$var wire 1 . dato1 [3] $end
$var wire 1 / dato1 [2] $end
$var wire 1 0 dato1 [1] $end
$var wire 1 1 dato1 [0] $end
$var wire 1 2 dato2 [11] $end
$var wire 1 3 dato2 [10] $end
$var wire 1 4 dato2 [9] $end
$var wire 1 5 dato2 [8] $end
$var wire 1 6 dato2 [7] $end
$var wire 1 7 dato2 [6] $end
$var wire 1 8 dato2 [5] $end
$var wire 1 9 dato2 [4] $end
$var wire 1 : dato2 [3] $end
$var wire 1 ; dato2 [2] $end
$var wire 1 < dato2 [1] $end
$var wire 1 = dato2 [0] $end
$var wire 1 > display1 [6] $end
$var wire 1 ? display1 [5] $end
$var wire 1 @ display1 [4] $end
$var wire 1 A display1 [3] $end
$var wire 1 B display1 [2] $end
$var wire 1 C display1 [1] $end
$var wire 1 D display1 [0] $end
$var wire 1 E display2 [6] $end
$var wire 1 F display2 [5] $end
$var wire 1 G display2 [4] $end
$var wire 1 H display2 [3] $end
$var wire 1 I display2 [2] $end
$var wire 1 J display2 [1] $end
$var wire 1 K display2 [0] $end
$var wire 1 L ERROR $end
$var wire 1 M ESTADOS [4] $end
$var wire 1 N ESTADOS [3] $end
$var wire 1 O ESTADOS [2] $end
$var wire 1 P ESTADOS [1] $end
$var wire 1 Q ESTADOS [0] $end
$var wire 1 R EVENTO $end
$var wire 1 S FIN $end
$var wire 1 T FINALIZAR $end
$var wire 1 U nivel_sensor [6] $end
$var wire 1 V nivel_sensor [5] $end
$var wire 1 W nivel_sensor [4] $end
$var wire 1 X nivel_sensor [3] $end
$var wire 1 Y nivel_sensor [2] $end
$var wire 1 Z nivel_sensor [1] $end
$var wire 1 [ nivel_sensor [0] $end
$var wire 1 \ NO_LLENAR $end
$var wire 1 ] Resetn $end
$var wire 1 ^ START $end
$var wire 1 _ T_sensor [6] $end
$var wire 1 ` T_sensor [5] $end
$var wire 1 a T_sensor [4] $end
$var wire 1 b T_sensor [3] $end
$var wire 1 c T_sensor [2] $end
$var wire 1 d T_sensor [1] $end
$var wire 1 e T_sensor [0] $end
$var wire 1 f TEMP_ALTA $end
$var wire 1 g TEMP_BAJA $end
$var wire 1 h time_Actual [4] $end
$var wire 1 i time_Actual [3] $end
$var wire 1 j time_Actual [2] $end
$var wire 1 k time_Actual [1] $end
$var wire 1 l time_Actual [0] $end
$var wire 1 m VALVULA_OFF $end
$var wire 1 n VALVULA_ON $end

$scope module i1 $end
$var wire 1 o gnd $end
$var wire 1 p vcc $end
$var wire 1 q unknown $end
$var wire 1 r devoe $end
$var wire 1 s devclrn $end
$var wire 1 t devpor $end
$var wire 1 u ww_devoe $end
$var wire 1 v ww_devclrn $end
$var wire 1 w ww_devpor $end
$var wire 1 x ww_ERROR $end
$var wire 1 y ww_Resetn $end
$var wire 1 z ww_clk $end
$var wire 1 { ww_START $end
$var wire 1 | ww_nivel_sensor [6] $end
$var wire 1 } ww_nivel_sensor [5] $end
$var wire 1 ~ ww_nivel_sensor [4] $end
$var wire 1 !! ww_nivel_sensor [3] $end
$var wire 1 "! ww_nivel_sensor [2] $end
$var wire 1 #! ww_nivel_sensor [1] $end
$var wire 1 $! ww_nivel_sensor [0] $end
$var wire 1 %! ww_dato2 [11] $end
$var wire 1 &! ww_dato2 [10] $end
$var wire 1 '! ww_dato2 [9] $end
$var wire 1 (! ww_dato2 [8] $end
$var wire 1 )! ww_dato2 [7] $end
$var wire 1 *! ww_dato2 [6] $end
$var wire 1 +! ww_dato2 [5] $end
$var wire 1 ,! ww_dato2 [4] $end
$var wire 1 -! ww_dato2 [3] $end
$var wire 1 .! ww_dato2 [2] $end
$var wire 1 /! ww_dato2 [1] $end
$var wire 1 0! ww_dato2 [0] $end
$var wire 1 1! ww_T_sensor [6] $end
$var wire 1 2! ww_T_sensor [5] $end
$var wire 1 3! ww_T_sensor [4] $end
$var wire 1 4! ww_T_sensor [3] $end
$var wire 1 5! ww_T_sensor [2] $end
$var wire 1 6! ww_T_sensor [1] $end
$var wire 1 7! ww_T_sensor [0] $end
$var wire 1 8! ww_dato1 [11] $end
$var wire 1 9! ww_dato1 [10] $end
$var wire 1 :! ww_dato1 [9] $end
$var wire 1 ;! ww_dato1 [8] $end
$var wire 1 <! ww_dato1 [7] $end
$var wire 1 =! ww_dato1 [6] $end
$var wire 1 >! ww_dato1 [5] $end
$var wire 1 ?! ww_dato1 [4] $end
$var wire 1 @! ww_dato1 [3] $end
$var wire 1 A! ww_dato1 [2] $end
$var wire 1 B! ww_dato1 [1] $end
$var wire 1 C! ww_dato1 [0] $end
$var wire 1 D! ww_time_Actual [4] $end
$var wire 1 E! ww_time_Actual [3] $end
$var wire 1 F! ww_time_Actual [2] $end
$var wire 1 G! ww_time_Actual [1] $end
$var wire 1 H! ww_time_Actual [0] $end
$var wire 1 I! ww_CargarRam $end
$var wire 1 J! ww_Consultar $end
$var wire 1 K! ww_FINALIZAR $end
$var wire 1 L! ww_NO_LLENAR $end
$var wire 1 M! ww_ALARMA $end
$var wire 1 N! ww_VALVULA_ON $end
$var wire 1 O! ww_VALVULA_OFF $end
$var wire 1 P! ww_EVENTO $end
$var wire 1 Q! ww_FIN $end
$var wire 1 R! ww_TEMP_ALTA $end
$var wire 1 S! ww_TEMP_BAJA $end
$var wire 1 T! ww_CARGADO $end
$var wire 1 U! ww_display1 [6] $end
$var wire 1 V! ww_display1 [5] $end
$var wire 1 W! ww_display1 [4] $end
$var wire 1 X! ww_display1 [3] $end
$var wire 1 Y! ww_display1 [2] $end
$var wire 1 Z! ww_display1 [1] $end
$var wire 1 [! ww_display1 [0] $end
$var wire 1 \! ww_display2 [6] $end
$var wire 1 ]! ww_display2 [5] $end
$var wire 1 ^! ww_display2 [4] $end
$var wire 1 _! ww_display2 [3] $end
$var wire 1 `! ww_display2 [2] $end
$var wire 1 a! ww_display2 [1] $end
$var wire 1 b! ww_display2 [0] $end
$var wire 1 c! ww_ESTADOS [4] $end
$var wire 1 d! ww_ESTADOS [3] $end
$var wire 1 e! ww_ESTADOS [2] $end
$var wire 1 f! ww_ESTADOS [1] $end
$var wire 1 g! ww_ESTADOS [0] $end
$var wire 1 h! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [19] $end
$var wire 1 i! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [18] $end
$var wire 1 j! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [17] $end
$var wire 1 k! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [16] $end
$var wire 1 l! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [15] $end
$var wire 1 m! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [14] $end
$var wire 1 n! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [13] $end
$var wire 1 o! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [12] $end
$var wire 1 p! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [11] $end
$var wire 1 q! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [10] $end
$var wire 1 r! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [9] $end
$var wire 1 s! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [8] $end
$var wire 1 t! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [7] $end
$var wire 1 u! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [6] $end
$var wire 1 v! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [5] $end
$var wire 1 w! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [4] $end
$var wire 1 x! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [3] $end
$var wire 1 y! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [2] $end
$var wire 1 z! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [1] $end
$var wire 1 {! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ [0] $end
$var wire 1 |! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [3] $end
$var wire 1 }! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [2] $end
$var wire 1 ~! \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [1] $end
$var wire 1 !" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ [0] $end
$var wire 1 "" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [19] $end
$var wire 1 #" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [18] $end
$var wire 1 $" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [17] $end
$var wire 1 %" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [16] $end
$var wire 1 &" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [15] $end
$var wire 1 '" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [14] $end
$var wire 1 (" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [13] $end
$var wire 1 )" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [12] $end
$var wire 1 *" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [11] $end
$var wire 1 +" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [10] $end
$var wire 1 ," \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [9] $end
$var wire 1 -" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [8] $end
$var wire 1 ." \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [7] $end
$var wire 1 /" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [6] $end
$var wire 1 0" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [5] $end
$var wire 1 1" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [4] $end
$var wire 1 2" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [3] $end
$var wire 1 3" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [2] $end
$var wire 1 4" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [1] $end
$var wire 1 5" \inst100|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ [0] $end
$var wire 1 6" \inst25|Mult0~8_ACLR_bus\ [1] $end
$var wire 1 7" \inst25|Mult0~8_ACLR_bus\ [0] $end
$var wire 1 8" \inst25|Mult0~8_CLK_bus\ [2] $end
$var wire 1 9" \inst25|Mult0~8_CLK_bus\ [1] $end
$var wire 1 :" \inst25|Mult0~8_CLK_bus\ [0] $end
$var wire 1 ;" \inst25|Mult0~8_ENA_bus\ [2] $end
$var wire 1 <" \inst25|Mult0~8_ENA_bus\ [1] $end
$var wire 1 =" \inst25|Mult0~8_ENA_bus\ [0] $end
$var wire 1 >" \inst25|Mult0~8_AX_bus\ [6] $end
$var wire 1 ?" \inst25|Mult0~8_AX_bus\ [5] $end
$var wire 1 @" \inst25|Mult0~8_AX_bus\ [4] $end
$var wire 1 A" \inst25|Mult0~8_AX_bus\ [3] $end
$var wire 1 B" \inst25|Mult0~8_AX_bus\ [2] $end
$var wire 1 C" \inst25|Mult0~8_AX_bus\ [1] $end
$var wire 1 D" \inst25|Mult0~8_AX_bus\ [0] $end
$var wire 1 E" \inst25|Mult0~8_AY_bus\ [11] $end
$var wire 1 F" \inst25|Mult0~8_AY_bus\ [10] $end
$var wire 1 G" \inst25|Mult0~8_AY_bus\ [9] $end
$var wire 1 H" \inst25|Mult0~8_AY_bus\ [8] $end
$var wire 1 I" \inst25|Mult0~8_AY_bus\ [7] $end
$var wire 1 J" \inst25|Mult0~8_AY_bus\ [6] $end
$var wire 1 K" \inst25|Mult0~8_AY_bus\ [5] $end
$var wire 1 L" \inst25|Mult0~8_AY_bus\ [4] $end
$var wire 1 M" \inst25|Mult0~8_AY_bus\ [3] $end
$var wire 1 N" \inst25|Mult0~8_AY_bus\ [2] $end
$var wire 1 O" \inst25|Mult0~8_AY_bus\ [1] $end
$var wire 1 P" \inst25|Mult0~8_AY_bus\ [0] $end
$var wire 1 Q" \inst25|Mult0~8_RESULTA_bus\ [63] $end
$var wire 1 R" \inst25|Mult0~8_RESULTA_bus\ [62] $end
$var wire 1 S" \inst25|Mult0~8_RESULTA_bus\ [61] $end
$var wire 1 T" \inst25|Mult0~8_RESULTA_bus\ [60] $end
$var wire 1 U" \inst25|Mult0~8_RESULTA_bus\ [59] $end
$var wire 1 V" \inst25|Mult0~8_RESULTA_bus\ [58] $end
$var wire 1 W" \inst25|Mult0~8_RESULTA_bus\ [57] $end
$var wire 1 X" \inst25|Mult0~8_RESULTA_bus\ [56] $end
$var wire 1 Y" \inst25|Mult0~8_RESULTA_bus\ [55] $end
$var wire 1 Z" \inst25|Mult0~8_RESULTA_bus\ [54] $end
$var wire 1 [" \inst25|Mult0~8_RESULTA_bus\ [53] $end
$var wire 1 \" \inst25|Mult0~8_RESULTA_bus\ [52] $end
$var wire 1 ]" \inst25|Mult0~8_RESULTA_bus\ [51] $end
$var wire 1 ^" \inst25|Mult0~8_RESULTA_bus\ [50] $end
$var wire 1 _" \inst25|Mult0~8_RESULTA_bus\ [49] $end
$var wire 1 `" \inst25|Mult0~8_RESULTA_bus\ [48] $end
$var wire 1 a" \inst25|Mult0~8_RESULTA_bus\ [47] $end
$var wire 1 b" \inst25|Mult0~8_RESULTA_bus\ [46] $end
$var wire 1 c" \inst25|Mult0~8_RESULTA_bus\ [45] $end
$var wire 1 d" \inst25|Mult0~8_RESULTA_bus\ [44] $end
$var wire 1 e" \inst25|Mult0~8_RESULTA_bus\ [43] $end
$var wire 1 f" \inst25|Mult0~8_RESULTA_bus\ [42] $end
$var wire 1 g" \inst25|Mult0~8_RESULTA_bus\ [41] $end
$var wire 1 h" \inst25|Mult0~8_RESULTA_bus\ [40] $end
$var wire 1 i" \inst25|Mult0~8_RESULTA_bus\ [39] $end
$var wire 1 j" \inst25|Mult0~8_RESULTA_bus\ [38] $end
$var wire 1 k" \inst25|Mult0~8_RESULTA_bus\ [37] $end
$var wire 1 l" \inst25|Mult0~8_RESULTA_bus\ [36] $end
$var wire 1 m" \inst25|Mult0~8_RESULTA_bus\ [35] $end
$var wire 1 n" \inst25|Mult0~8_RESULTA_bus\ [34] $end
$var wire 1 o" \inst25|Mult0~8_RESULTA_bus\ [33] $end
$var wire 1 p" \inst25|Mult0~8_RESULTA_bus\ [32] $end
$var wire 1 q" \inst25|Mult0~8_RESULTA_bus\ [31] $end
$var wire 1 r" \inst25|Mult0~8_RESULTA_bus\ [30] $end
$var wire 1 s" \inst25|Mult0~8_RESULTA_bus\ [29] $end
$var wire 1 t" \inst25|Mult0~8_RESULTA_bus\ [28] $end
$var wire 1 u" \inst25|Mult0~8_RESULTA_bus\ [27] $end
$var wire 1 v" \inst25|Mult0~8_RESULTA_bus\ [26] $end
$var wire 1 w" \inst25|Mult0~8_RESULTA_bus\ [25] $end
$var wire 1 x" \inst25|Mult0~8_RESULTA_bus\ [24] $end
$var wire 1 y" \inst25|Mult0~8_RESULTA_bus\ [23] $end
$var wire 1 z" \inst25|Mult0~8_RESULTA_bus\ [22] $end
$var wire 1 {" \inst25|Mult0~8_RESULTA_bus\ [21] $end
$var wire 1 |" \inst25|Mult0~8_RESULTA_bus\ [20] $end
$var wire 1 }" \inst25|Mult0~8_RESULTA_bus\ [19] $end
$var wire 1 ~" \inst25|Mult0~8_RESULTA_bus\ [18] $end
$var wire 1 !# \inst25|Mult0~8_RESULTA_bus\ [17] $end
$var wire 1 "# \inst25|Mult0~8_RESULTA_bus\ [16] $end
$var wire 1 ## \inst25|Mult0~8_RESULTA_bus\ [15] $end
$var wire 1 $# \inst25|Mult0~8_RESULTA_bus\ [14] $end
$var wire 1 %# \inst25|Mult0~8_RESULTA_bus\ [13] $end
$var wire 1 &# \inst25|Mult0~8_RESULTA_bus\ [12] $end
$var wire 1 '# \inst25|Mult0~8_RESULTA_bus\ [11] $end
$var wire 1 (# \inst25|Mult0~8_RESULTA_bus\ [10] $end
$var wire 1 )# \inst25|Mult0~8_RESULTA_bus\ [9] $end
$var wire 1 *# \inst25|Mult0~8_RESULTA_bus\ [8] $end
$var wire 1 +# \inst25|Mult0~8_RESULTA_bus\ [7] $end
$var wire 1 ,# \inst25|Mult0~8_RESULTA_bus\ [6] $end
$var wire 1 -# \inst25|Mult0~8_RESULTA_bus\ [5] $end
$var wire 1 .# \inst25|Mult0~8_RESULTA_bus\ [4] $end
$var wire 1 /# \inst25|Mult0~8_RESULTA_bus\ [3] $end
$var wire 1 0# \inst25|Mult0~8_RESULTA_bus\ [2] $end
$var wire 1 1# \inst25|Mult0~8_RESULTA_bus\ [1] $end
$var wire 1 2# \inst25|Mult0~8_RESULTA_bus\ [0] $end
$var wire 1 3# \inst24|Mult0~8_ACLR_bus\ [1] $end
$var wire 1 4# \inst24|Mult0~8_ACLR_bus\ [0] $end
$var wire 1 5# \inst24|Mult0~8_CLK_bus\ [2] $end
$var wire 1 6# \inst24|Mult0~8_CLK_bus\ [1] $end
$var wire 1 7# \inst24|Mult0~8_CLK_bus\ [0] $end
$var wire 1 8# \inst24|Mult0~8_ENA_bus\ [2] $end
$var wire 1 9# \inst24|Mult0~8_ENA_bus\ [1] $end
$var wire 1 :# \inst24|Mult0~8_ENA_bus\ [0] $end
$var wire 1 ;# \inst24|Mult0~8_AX_bus\ [6] $end
$var wire 1 <# \inst24|Mult0~8_AX_bus\ [5] $end
$var wire 1 =# \inst24|Mult0~8_AX_bus\ [4] $end
$var wire 1 ># \inst24|Mult0~8_AX_bus\ [3] $end
$var wire 1 ?# \inst24|Mult0~8_AX_bus\ [2] $end
$var wire 1 @# \inst24|Mult0~8_AX_bus\ [1] $end
$var wire 1 A# \inst24|Mult0~8_AX_bus\ [0] $end
$var wire 1 B# \inst24|Mult0~8_AY_bus\ [11] $end
$var wire 1 C# \inst24|Mult0~8_AY_bus\ [10] $end
$var wire 1 D# \inst24|Mult0~8_AY_bus\ [9] $end
$var wire 1 E# \inst24|Mult0~8_AY_bus\ [8] $end
$var wire 1 F# \inst24|Mult0~8_AY_bus\ [7] $end
$var wire 1 G# \inst24|Mult0~8_AY_bus\ [6] $end
$var wire 1 H# \inst24|Mult0~8_AY_bus\ [5] $end
$var wire 1 I# \inst24|Mult0~8_AY_bus\ [4] $end
$var wire 1 J# \inst24|Mult0~8_AY_bus\ [3] $end
$var wire 1 K# \inst24|Mult0~8_AY_bus\ [2] $end
$var wire 1 L# \inst24|Mult0~8_AY_bus\ [1] $end
$var wire 1 M# \inst24|Mult0~8_AY_bus\ [0] $end
$var wire 1 N# \inst24|Mult0~8_RESULTA_bus\ [63] $end
$var wire 1 O# \inst24|Mult0~8_RESULTA_bus\ [62] $end
$var wire 1 P# \inst24|Mult0~8_RESULTA_bus\ [61] $end
$var wire 1 Q# \inst24|Mult0~8_RESULTA_bus\ [60] $end
$var wire 1 R# \inst24|Mult0~8_RESULTA_bus\ [59] $end
$var wire 1 S# \inst24|Mult0~8_RESULTA_bus\ [58] $end
$var wire 1 T# \inst24|Mult0~8_RESULTA_bus\ [57] $end
$var wire 1 U# \inst24|Mult0~8_RESULTA_bus\ [56] $end
$var wire 1 V# \inst24|Mult0~8_RESULTA_bus\ [55] $end
$var wire 1 W# \inst24|Mult0~8_RESULTA_bus\ [54] $end
$var wire 1 X# \inst24|Mult0~8_RESULTA_bus\ [53] $end
$var wire 1 Y# \inst24|Mult0~8_RESULTA_bus\ [52] $end
$var wire 1 Z# \inst24|Mult0~8_RESULTA_bus\ [51] $end
$var wire 1 [# \inst24|Mult0~8_RESULTA_bus\ [50] $end
$var wire 1 \# \inst24|Mult0~8_RESULTA_bus\ [49] $end
$var wire 1 ]# \inst24|Mult0~8_RESULTA_bus\ [48] $end
$var wire 1 ^# \inst24|Mult0~8_RESULTA_bus\ [47] $end
$var wire 1 _# \inst24|Mult0~8_RESULTA_bus\ [46] $end
$var wire 1 `# \inst24|Mult0~8_RESULTA_bus\ [45] $end
$var wire 1 a# \inst24|Mult0~8_RESULTA_bus\ [44] $end
$var wire 1 b# \inst24|Mult0~8_RESULTA_bus\ [43] $end
$var wire 1 c# \inst24|Mult0~8_RESULTA_bus\ [42] $end
$var wire 1 d# \inst24|Mult0~8_RESULTA_bus\ [41] $end
$var wire 1 e# \inst24|Mult0~8_RESULTA_bus\ [40] $end
$var wire 1 f# \inst24|Mult0~8_RESULTA_bus\ [39] $end
$var wire 1 g# \inst24|Mult0~8_RESULTA_bus\ [38] $end
$var wire 1 h# \inst24|Mult0~8_RESULTA_bus\ [37] $end
$var wire 1 i# \inst24|Mult0~8_RESULTA_bus\ [36] $end
$var wire 1 j# \inst24|Mult0~8_RESULTA_bus\ [35] $end
$var wire 1 k# \inst24|Mult0~8_RESULTA_bus\ [34] $end
$var wire 1 l# \inst24|Mult0~8_RESULTA_bus\ [33] $end
$var wire 1 m# \inst24|Mult0~8_RESULTA_bus\ [32] $end
$var wire 1 n# \inst24|Mult0~8_RESULTA_bus\ [31] $end
$var wire 1 o# \inst24|Mult0~8_RESULTA_bus\ [30] $end
$var wire 1 p# \inst24|Mult0~8_RESULTA_bus\ [29] $end
$var wire 1 q# \inst24|Mult0~8_RESULTA_bus\ [28] $end
$var wire 1 r# \inst24|Mult0~8_RESULTA_bus\ [27] $end
$var wire 1 s# \inst24|Mult0~8_RESULTA_bus\ [26] $end
$var wire 1 t# \inst24|Mult0~8_RESULTA_bus\ [25] $end
$var wire 1 u# \inst24|Mult0~8_RESULTA_bus\ [24] $end
$var wire 1 v# \inst24|Mult0~8_RESULTA_bus\ [23] $end
$var wire 1 w# \inst24|Mult0~8_RESULTA_bus\ [22] $end
$var wire 1 x# \inst24|Mult0~8_RESULTA_bus\ [21] $end
$var wire 1 y# \inst24|Mult0~8_RESULTA_bus\ [20] $end
$var wire 1 z# \inst24|Mult0~8_RESULTA_bus\ [19] $end
$var wire 1 {# \inst24|Mult0~8_RESULTA_bus\ [18] $end
$var wire 1 |# \inst24|Mult0~8_RESULTA_bus\ [17] $end
$var wire 1 }# \inst24|Mult0~8_RESULTA_bus\ [16] $end
$var wire 1 ~# \inst24|Mult0~8_RESULTA_bus\ [15] $end
$var wire 1 !$ \inst24|Mult0~8_RESULTA_bus\ [14] $end
$var wire 1 "$ \inst24|Mult0~8_RESULTA_bus\ [13] $end
$var wire 1 #$ \inst24|Mult0~8_RESULTA_bus\ [12] $end
$var wire 1 $$ \inst24|Mult0~8_RESULTA_bus\ [11] $end
$var wire 1 %$ \inst24|Mult0~8_RESULTA_bus\ [10] $end
$var wire 1 &$ \inst24|Mult0~8_RESULTA_bus\ [9] $end
$var wire 1 '$ \inst24|Mult0~8_RESULTA_bus\ [8] $end
$var wire 1 ($ \inst24|Mult0~8_RESULTA_bus\ [7] $end
$var wire 1 )$ \inst24|Mult0~8_RESULTA_bus\ [6] $end
$var wire 1 *$ \inst24|Mult0~8_RESULTA_bus\ [5] $end
$var wire 1 +$ \inst24|Mult0~8_RESULTA_bus\ [4] $end
$var wire 1 ,$ \inst24|Mult0~8_RESULTA_bus\ [3] $end
$var wire 1 -$ \inst24|Mult0~8_RESULTA_bus\ [2] $end
$var wire 1 .$ \inst24|Mult0~8_RESULTA_bus\ [1] $end
$var wire 1 /$ \inst24|Mult0~8_RESULTA_bus\ [0] $end
$var wire 1 0$ \inst25|Mult0~8_resulta\ $end
$var wire 1 1$ \inst25|Mult0~9\ $end
$var wire 1 2$ \inst25|Mult0~10\ $end
$var wire 1 3$ \inst25|Mult0~11\ $end
$var wire 1 4$ \inst25|Mult0~12\ $end
$var wire 1 5$ \inst25|Mult0~13\ $end
$var wire 1 6$ \inst25|Mult0~14\ $end
$var wire 1 7$ \inst25|Mult0~15\ $end
$var wire 1 8$ \inst25|Mult0~16\ $end
$var wire 1 9$ \inst25|Mult0~17\ $end
$var wire 1 :$ \inst25|Mult0~18\ $end
$var wire 1 ;$ \inst25|Mult0~19\ $end
$var wire 1 <$ \inst25|Mult0~27\ $end
$var wire 1 =$ \inst25|Mult0~28\ $end
$var wire 1 >$ \inst25|Mult0~29\ $end
$var wire 1 ?$ \inst25|Mult0~30\ $end
$var wire 1 @$ \inst25|Mult0~31\ $end
$var wire 1 A$ \inst25|Mult0~32\ $end
$var wire 1 B$ \inst25|Mult0~33\ $end
$var wire 1 C$ \inst25|Mult0~34\ $end
$var wire 1 D$ \inst25|Mult0~35\ $end
$var wire 1 E$ \inst25|Mult0~36\ $end
$var wire 1 F$ \inst25|Mult0~37\ $end
$var wire 1 G$ \inst25|Mult0~38\ $end
$var wire 1 H$ \inst25|Mult0~39\ $end
$var wire 1 I$ \inst25|Mult0~40\ $end
$var wire 1 J$ \inst25|Mult0~41\ $end
$var wire 1 K$ \inst25|Mult0~42\ $end
$var wire 1 L$ \inst25|Mult0~43\ $end
$var wire 1 M$ \inst25|Mult0~44\ $end
$var wire 1 N$ \inst25|Mult0~45\ $end
$var wire 1 O$ \inst25|Mult0~46\ $end
$var wire 1 P$ \inst25|Mult0~47\ $end
$var wire 1 Q$ \inst25|Mult0~48\ $end
$var wire 1 R$ \inst25|Mult0~49\ $end
$var wire 1 S$ \inst25|Mult0~50\ $end
$var wire 1 T$ \inst25|Mult0~51\ $end
$var wire 1 U$ \inst25|Mult0~52\ $end
$var wire 1 V$ \inst25|Mult0~53\ $end
$var wire 1 W$ \inst25|Mult0~54\ $end
$var wire 1 X$ \inst25|Mult0~55\ $end
$var wire 1 Y$ \inst25|Mult0~56\ $end
$var wire 1 Z$ \inst25|Mult0~57\ $end
$var wire 1 [$ \inst25|Mult0~58\ $end
$var wire 1 \$ \inst25|Mult0~59\ $end
$var wire 1 ]$ \inst25|Mult0~60\ $end
$var wire 1 ^$ \inst25|Mult0~61\ $end
$var wire 1 _$ \inst25|Mult0~62\ $end
$var wire 1 `$ \inst25|Mult0~63\ $end
$var wire 1 a$ \inst25|Mult0~64\ $end
$var wire 1 b$ \inst25|Mult0~65\ $end
$var wire 1 c$ \inst25|Mult0~66\ $end
$var wire 1 d$ \inst25|Mult0~67\ $end
$var wire 1 e$ \inst25|Mult0~68\ $end
$var wire 1 f$ \inst25|Mult0~69\ $end
$var wire 1 g$ \inst25|Mult0~70\ $end
$var wire 1 h$ \inst25|Mult0~71\ $end
$var wire 1 i$ \inst24|Mult0~8_resulta\ $end
$var wire 1 j$ \inst24|Mult0~9\ $end
$var wire 1 k$ \inst24|Mult0~10\ $end
$var wire 1 l$ \inst24|Mult0~11\ $end
$var wire 1 m$ \inst24|Mult0~12\ $end
$var wire 1 n$ \inst24|Mult0~13\ $end
$var wire 1 o$ \inst24|Mult0~14\ $end
$var wire 1 p$ \inst24|Mult0~15\ $end
$var wire 1 q$ \inst24|Mult0~16\ $end
$var wire 1 r$ \inst24|Mult0~17\ $end
$var wire 1 s$ \inst24|Mult0~18\ $end
$var wire 1 t$ \inst24|Mult0~19\ $end
$var wire 1 u$ \inst24|Mult0~27\ $end
$var wire 1 v$ \inst24|Mult0~28\ $end
$var wire 1 w$ \inst24|Mult0~29\ $end
$var wire 1 x$ \inst24|Mult0~30\ $end
$var wire 1 y$ \inst24|Mult0~31\ $end
$var wire 1 z$ \inst24|Mult0~32\ $end
$var wire 1 {$ \inst24|Mult0~33\ $end
$var wire 1 |$ \inst24|Mult0~34\ $end
$var wire 1 }$ \inst24|Mult0~35\ $end
$var wire 1 ~$ \inst24|Mult0~36\ $end
$var wire 1 !% \inst24|Mult0~37\ $end
$var wire 1 "% \inst24|Mult0~38\ $end
$var wire 1 #% \inst24|Mult0~39\ $end
$var wire 1 $% \inst24|Mult0~40\ $end
$var wire 1 %% \inst24|Mult0~41\ $end
$var wire 1 &% \inst24|Mult0~42\ $end
$var wire 1 '% \inst24|Mult0~43\ $end
$var wire 1 (% \inst24|Mult0~44\ $end
$var wire 1 )% \inst24|Mult0~45\ $end
$var wire 1 *% \inst24|Mult0~46\ $end
$var wire 1 +% \inst24|Mult0~47\ $end
$var wire 1 ,% \inst24|Mult0~48\ $end
$var wire 1 -% \inst24|Mult0~49\ $end
$var wire 1 .% \inst24|Mult0~50\ $end
$var wire 1 /% \inst24|Mult0~51\ $end
$var wire 1 0% \inst24|Mult0~52\ $end
$var wire 1 1% \inst24|Mult0~53\ $end
$var wire 1 2% \inst24|Mult0~54\ $end
$var wire 1 3% \inst24|Mult0~55\ $end
$var wire 1 4% \inst24|Mult0~56\ $end
$var wire 1 5% \inst24|Mult0~57\ $end
$var wire 1 6% \inst24|Mult0~58\ $end
$var wire 1 7% \inst24|Mult0~59\ $end
$var wire 1 8% \inst24|Mult0~60\ $end
$var wire 1 9% \inst24|Mult0~61\ $end
$var wire 1 :% \inst24|Mult0~62\ $end
$var wire 1 ;% \inst24|Mult0~63\ $end
$var wire 1 <% \inst24|Mult0~64\ $end
$var wire 1 =% \inst24|Mult0~65\ $end
$var wire 1 >% \inst24|Mult0~66\ $end
$var wire 1 ?% \inst24|Mult0~67\ $end
$var wire 1 @% \inst24|Mult0~68\ $end
$var wire 1 A% \inst24|Mult0~69\ $end
$var wire 1 B% \inst24|Mult0~70\ $end
$var wire 1 C% \inst24|Mult0~71\ $end
$var wire 1 D% \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 E% \clk~input_o\ $end
$var wire 1 F% \clk~inputCLKENA0_outclk\ $end
$var wire 1 G% \Resetn~input_o\ $end
$var wire 1 H% \Consultar~input_o\ $end
$var wire 1 I% \START~input_o\ $end
$var wire 1 J% \FINALIZAR~input_o\ $end
$var wire 1 K% \inst23|temp~3_combout\ $end
$var wire 1 L% \inst23|temp[0]~DUPLICATE_q\ $end
$var wire 1 M% \inst27|y.TAN~DUPLICATE_q\ $end
$var wire 1 N% \inst27|y~33_combout\ $end
$var wire 1 O% \inst27|y.TAO~DUPLICATE_q\ $end
$var wire 1 P% \inst23|temp~0_combout\ $end
$var wire 1 Q% \inst23|temp[3]~DUPLICATE_q\ $end
$var wire 1 R% \inst27|y~35_combout\ $end
$var wire 1 S% \inst27|y.TAR~q\ $end
$var wire 1 T% \inst27|y~41_combout\ $end
$var wire 1 U% \inst27|y.TAB~q\ $end
$var wire 1 V% \dato1[0]~input_o\ $end
$var wire 1 W% \dato1[1]~input_o\ $end
$var wire 1 X% \dato1[2]~input_o\ $end
$var wire 1 Y% \dato1[3]~input_o\ $end
$var wire 1 Z% \dato1[4]~input_o\ $end
$var wire 1 [% \dato1[5]~input_o\ $end
$var wire 1 \% \dato1[6]~input_o\ $end
$var wire 1 ]% \dato1[7]~input_o\ $end
$var wire 1 ^% \dato1[8]~input_o\ $end
$var wire 1 _% \dato1[9]~input_o\ $end
$var wire 1 `% \dato1[10]~input_o\ $end
$var wire 1 a% \dato1[11]~input_o\ $end
$var wire 1 b% \inst27|mss_transiciones~1_combout\ $end
$var wire 1 c% \dato2[0]~input_o\ $end
$var wire 1 d% \dato2[1]~input_o\ $end
$var wire 1 e% \dato2[2]~input_o\ $end
$var wire 1 f% \dato2[3]~input_o\ $end
$var wire 1 g% \dato2[4]~input_o\ $end
$var wire 1 h% \dato2[5]~input_o\ $end
$var wire 1 i% \dato2[6]~input_o\ $end
$var wire 1 j% \dato2[7]~input_o\ $end
$var wire 1 k% \dato2[8]~input_o\ $end
$var wire 1 l% \dato2[9]~input_o\ $end
$var wire 1 m% \dato2[10]~input_o\ $end
$var wire 1 n% \dato2[11]~input_o\ $end
$var wire 1 o% \inst103|q[3]~feeder_combout\ $end
$var wire 1 p% \inst103|q[2]~feeder_combout\ $end
$var wire 1 q% \inst103|q[5]~feeder_combout\ $end
$var wire 1 r% \inst103|q[4]~feeder_combout\ $end
$var wire 1 s% \inst11|LessThan0~0_combout\ $end
$var wire 1 t% \inst103|q[0]~feeder_combout\ $end
$var wire 1 u% \inst27|y~28_combout\ $end
$var wire 1 v% \inst27|y.TAF~q\ $end
$var wire 1 w% \inst27|Selector2~0_combout\ $end
$var wire 1 x% \inst27|y.TAG~q\ $end
$var wire 1 y% \inst27|y.TAM~q\ $end
$var wire 1 z% \inst27|mss_transiciones~0_combout\ $end
$var wire 1 {% \inst27|Selector5~0_combout\ $end
$var wire 1 |% \inst27|y.TAS~q\ $end
$var wire 1 }% \inst27|y~31_combout\ $end
$var wire 1 ~% \inst27|y.TAU~q\ $end
$var wire 1 !& \inst27|y~30_combout\ $end
$var wire 1 "& \inst27|y.TAT~q\ $end
$var wire 1 #& \inst27|y~36_combout\ $end
$var wire 1 $& \inst27|y.TAV~q\ $end
$var wire 1 %& \inst27|y~40_combout\ $end
$var wire 1 && \inst27|y.TAD~q\ $end
$var wire 1 '& \inst27|EnH~0_combout\ $end
$var wire 1 (& \inst19|temp~4_combout\ $end
$var wire 1 )& \inst19|temp[1]~DUPLICATE_q\ $end
$var wire 1 *& \inst19|temp[0]~DUPLICATE_q\ $end
$var wire 1 +& \inst19|temp~2_combout\ $end
$var wire 1 ,& \inst19|temp~1_combout\ $end
$var wire 1 -& \inst19|temp[3]~DUPLICATE_q\ $end
$var wire 1 .& \inst19|temp[2]~DUPLICATE_q\ $end
$var wire 1 /& \inst27|y~39_combout\ $end
$var wire 1 0& \inst27|y.TAE~q\ $end
$var wire 1 1& \inst27|Selector1~0_combout\ $end
$var wire 1 2& \inst27|Selector1~3_combout\ $end
$var wire 1 3& \inst27|y.TAD~DUPLICATE_q\ $end
$var wire 1 4& \inst27|Selector1~2_combout\ $end
$var wire 1 5& \inst27|y~29_combout\ $end
$var wire 1 6& \inst27|y.TAH~q\ $end
$var wire 1 7& \inst27|y~27_combout\ $end
$var wire 1 8& \inst27|y.TAI~DUPLICATE_q\ $end
$var wire 1 9& \inst27|Alarma~combout\ $end
$var wire 1 :& \inst27|y.TAJ~q\ $end
$var wire 1 ;& \inst27|Selector1~1_combout\ $end
$var wire 1 <& \inst27|Selector1~4_combout\ $end
$var wire 1 =& \inst27|y.TAC~q\ $end
$var wire 1 >& \inst19|temp~3_combout\ $end
$var wire 1 ?& \inst19|temp~0_combout\ $end
$var wire 1 @& \inst19|temp[4]~DUPLICATE_q\ $end
$var wire 1 A& \inst104|q[4]~DUPLICATE_q\ $end
$var wire 1 B& \inst27|y~32_combout\ $end
$var wire 1 C& \inst27|y.TAW~q\ $end
$var wire 1 D& \inst27|Selector0~0_combout\ $end
$var wire 1 E& \inst27|y.TAA~q\ $end
$var wire 1 F& \inst23|temp~1_combout\ $end
$var wire 1 G& \inst23|temp[2]~DUPLICATE_q\ $end
$var wire 1 H& \inst27|y.TAO~q\ $end
$var wire 1 I& \inst27|y~34_combout\ $end
$var wire 1 J& \inst27|y.TAQ~q\ $end
$var wire 1 K& \inst26|AND_result~combout\ $end
$var wire 1 L& \inst27|Selector4~0_combout\ $end
$var wire 1 M& \inst27|y.TAP~q\ $end
$var wire 1 N& \inst27|y.TAM~DUPLICATE_q\ $end
$var wire 1 O& \inst27|WideOr11~combout\ $end
$var wire 1 P& \CargarRam~input_o\ $end
$var wire 1 Q& \inst27|Selector3~0_combout\ $end
$var wire 1 R& \inst27|y.TAK~q\ $end
$var wire 1 S& \inst27|y~37_combout\ $end
$var wire 1 T& \inst27|y.TAN~q\ $end
$var wire 1 U& \inst23|temp~2_combout\ $end
$var wire 1 V& \inst23|temp[1]~DUPLICATE_q\ $end
$var wire 1 W& \inst27|y~38_combout\ $end
$var wire 1 X& \inst27|y.TAL~q\ $end
$var wire 1 Y& \inst104|q[0]~feeder_combout\ $end
$var wire 1 Z& \inst104|q[1]~DUPLICATE_q\ $end
$var wire 1 [& \inst34|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~18\ $end
$var wire 1 \& \inst34|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~19\ $end
$var wire 1 ]& \inst34|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~14\ $end
$var wire 1 ^& \inst34|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~15\ $end
$var wire 1 _& \inst34|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~10\ $end
$var wire 1 `& \inst34|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~11\ $end
$var wire 1 a& \inst34|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~6\ $end
$var wire 1 b& \inst34|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~7\ $end
$var wire 1 c& \inst34|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ $end
$var wire 1 d& \inst34|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5_sumout\ $end
$var wire 1 e& \inst34|Div0|auto_generated|divider|divider|StageOut[18]~0_combout\ $end
$var wire 1 f& \inst34|Div0|auto_generated|divider|divider|StageOut[18]~1_combout\ $end
$var wire 1 g& \inst34|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9_sumout\ $end
$var wire 1 h& \inst34|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13_sumout\ $end
$var wire 1 i& \inst34|Div0|auto_generated|divider|divider|StageOut[16]~2_combout\ $end
$var wire 1 j& \inst34|Div0|auto_generated|divider|divider|StageOut[16]~3_combout\ $end
$var wire 1 k& \inst34|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17_sumout\ $end
$var wire 1 l& \inst34|Div0|auto_generated|divider|divider|op_5~26_cout\ $end
$var wire 1 m& \inst34|Div0|auto_generated|divider|divider|op_5~22_cout\ $end
$var wire 1 n& \inst34|Div0|auto_generated|divider|divider|op_5~18_cout\ $end
$var wire 1 o& \inst34|Div0|auto_generated|divider|divider|op_5~14_cout\ $end
$var wire 1 p& \inst34|Div0|auto_generated|divider|divider|op_5~10_cout\ $end
$var wire 1 q& \inst34|Div0|auto_generated|divider|divider|op_5~6_cout\ $end
$var wire 1 r& \inst34|Div0|auto_generated|divider|divider|op_5~1_sumout\ $end
$var wire 1 s& \inst30|Mux1~0_combout\ $end
$var wire 1 t& \inst30|Mux6~0_combout\ $end
$var wire 1 u& \inst34|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~14\ $end
$var wire 1 v& \inst34|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~15\ $end
$var wire 1 w& \inst34|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10\ $end
$var wire 1 x& \inst34|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11\ $end
$var wire 1 y& \inst34|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~6\ $end
$var wire 1 z& \inst34|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~7\ $end
$var wire 1 {& \inst34|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18\ $end
$var wire 1 |& \inst34|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19\ $end
$var wire 1 }& \inst34|Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout\ $end
$var wire 1 ~& \inst34|Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout\ $end
$var wire 1 !' \inst34|Mod0|auto_generated|divider|divider|StageOut[18]~6_combout\ $end
$var wire 1 "' \inst34|Mod0|auto_generated|divider|divider|StageOut[18]~7_combout\ $end
$var wire 1 #' \inst34|Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~5_sumout\ $end
$var wire 1 $' \inst34|Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout\ $end
$var wire 1 %' \inst34|Mod0|auto_generated|divider|divider|StageOut[16]~1_combout\ $end
$var wire 1 &' \inst34|Mod0|auto_generated|divider|divider|StageOut[16]~2_combout\ $end
$var wire 1 '' \inst34|Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~13_sumout\ $end
$var wire 1 (' \inst34|Mod0|auto_generated|divider|divider|op_5~26_cout\ $end
$var wire 1 )' \inst34|Mod0|auto_generated|divider|divider|op_5~18\ $end
$var wire 1 *' \inst34|Mod0|auto_generated|divider|divider|op_5~14\ $end
$var wire 1 +' \inst34|Mod0|auto_generated|divider|divider|op_5~10\ $end
$var wire 1 ,' \inst34|Mod0|auto_generated|divider|divider|op_5~2\ $end
$var wire 1 -' \inst34|Mod0|auto_generated|divider|divider|op_5~22_cout\ $end
$var wire 1 .' \inst34|Mod0|auto_generated|divider|divider|op_5~5_sumout\ $end
$var wire 1 /' \inst34|Mod0|auto_generated|divider|divider|op_5~1_sumout\ $end
$var wire 1 0' \inst34|Mod0|auto_generated|divider|divider|StageOut[23]~0_combout\ $end
$var wire 1 1' \inst34|Mod0|auto_generated|divider|divider|op_5~13_sumout\ $end
$var wire 1 2' \inst34|Mod0|auto_generated|divider|divider|StageOut[21]~4_combout\ $end
$var wire 1 3' \inst34|Mod0|auto_generated|divider|divider|op_5~17_sumout\ $end
$var wire 1 4' \inst34|Mod0|auto_generated|divider|divider|StageOut[20]~5_combout\ $end
$var wire 1 5' \inst34|Mod0|auto_generated|divider|divider|op_5~9_sumout\ $end
$var wire 1 6' \inst34|Mod0|auto_generated|divider|divider|StageOut[22]~3_combout\ $end
$var wire 1 7' \inst29|Mux0~0_combout\ $end
$var wire 1 8' \inst29|Mux1~0_combout\ $end
$var wire 1 9' \inst29|Mux2~0_combout\ $end
$var wire 1 :' \inst29|Mux3~0_combout\ $end
$var wire 1 ;' \inst29|Mux4~0_combout\ $end
$var wire 1 <' \inst29|Mux5~0_combout\ $end
$var wire 1 =' \inst29|Mux6~0_combout\ $end
$var wire 1 >' \inst27|y.TAF~DUPLICATE_q\ $end
$var wire 1 ?' \inst27|y.TAI~q\ $end
$var wire 1 @' \inst27|WideOr12~combout\ $end
$var wire 1 A' \inst27|WideOr6~0_combout\ $end
$var wire 1 B' \inst27|WideOr6~combout\ $end
$var wire 1 C' \inst27|WideOr7~0_combout\ $end
$var wire 1 D' \inst27|WideOr7~combout\ $end
$var wire 1 E' \inst27|WideOr8~0_combout\ $end
$var wire 1 F' \inst27|WideOr8~1_combout\ $end
$var wire 1 G' \inst27|WideOr8~combout\ $end
$var wire 1 H' \inst27|WideOr9~combout\ $end
$var wire 1 I' \inst27|WideOr10~0_combout\ $end
$var wire 1 J' \inst27|WideOr10~combout\ $end
$var wire 1 K' \inst25|mapped_value\ [6] $end
$var wire 1 L' \inst25|mapped_value\ [5] $end
$var wire 1 M' \inst25|mapped_value\ [4] $end
$var wire 1 N' \inst25|mapped_value\ [3] $end
$var wire 1 O' \inst25|mapped_value\ [2] $end
$var wire 1 P' \inst25|mapped_value\ [1] $end
$var wire 1 Q' \inst25|mapped_value\ [0] $end
$var wire 1 R' \inst100|altsyncram_component|auto_generated|q_a\ [4] $end
$var wire 1 S' \inst100|altsyncram_component|auto_generated|q_a\ [3] $end
$var wire 1 T' \inst100|altsyncram_component|auto_generated|q_a\ [2] $end
$var wire 1 U' \inst100|altsyncram_component|auto_generated|q_a\ [1] $end
$var wire 1 V' \inst100|altsyncram_component|auto_generated|q_a\ [0] $end
$var wire 1 W' \inst104|q\ [4] $end
$var wire 1 X' \inst104|q\ [3] $end
$var wire 1 Y' \inst104|q\ [2] $end
$var wire 1 Z' \inst104|q\ [1] $end
$var wire 1 [' \inst104|q\ [0] $end
$var wire 1 \' \inst102|q\ [6] $end
$var wire 1 ]' \inst102|q\ [5] $end
$var wire 1 ^' \inst102|q\ [4] $end
$var wire 1 _' \inst102|q\ [3] $end
$var wire 1 `' \inst102|q\ [2] $end
$var wire 1 a' \inst102|q\ [1] $end
$var wire 1 b' \inst102|q\ [0] $end
$var wire 1 c' \inst24|mapped_value\ [6] $end
$var wire 1 d' \inst24|mapped_value\ [5] $end
$var wire 1 e' \inst24|mapped_value\ [4] $end
$var wire 1 f' \inst24|mapped_value\ [3] $end
$var wire 1 g' \inst24|mapped_value\ [2] $end
$var wire 1 h' \inst24|mapped_value\ [1] $end
$var wire 1 i' \inst24|mapped_value\ [0] $end
$var wire 1 j' \inst103|q\ [6] $end
$var wire 1 k' \inst103|q\ [5] $end
$var wire 1 l' \inst103|q\ [4] $end
$var wire 1 m' \inst103|q\ [3] $end
$var wire 1 n' \inst103|q\ [2] $end
$var wire 1 o' \inst103|q\ [1] $end
$var wire 1 p' \inst103|q\ [0] $end
$var wire 1 q' \inst19|temp\ [4] $end
$var wire 1 r' \inst19|temp\ [3] $end
$var wire 1 s' \inst19|temp\ [2] $end
$var wire 1 t' \inst19|temp\ [1] $end
$var wire 1 u' \inst19|temp\ [0] $end
$var wire 1 v' \inst23|temp\ [3] $end
$var wire 1 w' \inst23|temp\ [2] $end
$var wire 1 x' \inst23|temp\ [1] $end
$var wire 1 y' \inst23|temp\ [0] $end
$var wire 1 z' \inst25|ALT_INV_mapped_value\ [5] $end
$var wire 1 {' \inst25|ALT_INV_mapped_value\ [4] $end
$var wire 1 |' \inst25|ALT_INV_mapped_value\ [3] $end
$var wire 1 }' \inst25|ALT_INV_mapped_value\ [2] $end
$var wire 1 ~' \inst25|ALT_INV_mapped_value\ [1] $end
$var wire 1 !( \inst25|ALT_INV_mapped_value\ [0] $end
$var wire 1 "( \inst34|Mod0|auto_generated|divider|divider|ALT_INV_op_5~17_sumout\ $end
$var wire 1 #( \inst100|altsyncram_component|auto_generated|ALT_INV_q_a\ [4] $end
$var wire 1 $( \inst100|altsyncram_component|auto_generated|ALT_INV_q_a\ [3] $end
$var wire 1 %( \inst100|altsyncram_component|auto_generated|ALT_INV_q_a\ [2] $end
$var wire 1 &( \inst100|altsyncram_component|auto_generated|ALT_INV_q_a\ [1] $end
$var wire 1 '( \inst100|altsyncram_component|auto_generated|ALT_INV_q_a\ [0] $end
$var wire 1 (( \inst34|Mod0|auto_generated|divider|divider|ALT_INV_op_5~13_sumout\ $end
$var wire 1 )( \inst34|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~13_sumout\ $end
$var wire 1 *( \inst34|Mod0|auto_generated|divider|divider|ALT_INV_op_5~9_sumout\ $end
$var wire 1 +( \inst34|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~9_sumout\ $end
$var wire 1 ,( \inst34|Mod0|auto_generated|divider|divider|ALT_INV_op_5~5_sumout\ $end
$var wire 1 -( \inst34|Mod0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ $end
$var wire 1 .( \inst34|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~5_sumout\ $end
$var wire 1 /( \inst34|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ $end
$var wire 1 0( \inst34|Div0|auto_generated|divider|divider|ALT_INV_op_5~1_sumout\ $end
$var wire 1 1( \inst34|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[4]~1_sumout\ $end
$var wire 1 2( \inst34|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[1]~13_sumout\ $end
$var wire 1 3( \inst34|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[2]~9_sumout\ $end
$var wire 1 4( \inst34|Mod0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~17_sumout\ $end
$var wire 1 5( \inst34|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[3]~5_sumout\ $end
$var wire 1 6( \inst27|ALT_INV_y.TAA~q\ $end
$var wire 1 7( \inst27|ALT_INV_Selector1~3_combout\ $end
$var wire 1 8( \inst27|ALT_INV_Selector1~2_combout\ $end
$var wire 1 9( \inst27|ALT_INV_Selector1~1_combout\ $end
$var wire 1 :( \inst34|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[20]~5_combout\ $end
$var wire 1 ;( \inst34|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[21]~4_combout\ $end
$var wire 1 <( \inst34|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[22]~3_combout\ $end
$var wire 1 =( \inst34|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~2_combout\ $end
$var wire 1 >( \inst34|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[16]~1_combout\ $end
$var wire 1 ?( \inst34|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[23]~0_combout\ $end
$var wire 1 @( \inst26|ALT_INV_AND_result~combout\ $end
$var wire 1 A( \inst23|ALT_INV_temp\ [3] $end
$var wire 1 B( \inst23|ALT_INV_temp\ [2] $end
$var wire 1 C( \inst23|ALT_INV_temp\ [1] $end
$var wire 1 D( \inst23|ALT_INV_temp\ [0] $end
$var wire 1 E( \inst27|ALT_INV_Selector1~0_combout\ $end
$var wire 1 F( \inst19|ALT_INV_temp\ [4] $end
$var wire 1 G( \inst19|ALT_INV_temp\ [3] $end
$var wire 1 H( \inst19|ALT_INV_temp\ [2] $end
$var wire 1 I( \inst19|ALT_INV_temp\ [1] $end
$var wire 1 J( \inst19|ALT_INV_temp\ [0] $end
$var wire 1 K( \inst11|ALT_INV_LessThan0~0_combout\ $end
$var wire 1 L( \inst27|ALT_INV_mss_transiciones~1_combout\ $end
$var wire 1 M( \inst27|ALT_INV_mss_transiciones~0_combout\ $end
$var wire 1 N( \inst27|ALT_INV_WideOr10~0_combout\ $end
$var wire 1 O( \inst27|ALT_INV_y.TAB~q\ $end
$var wire 1 P( \inst27|ALT_INV_EnH~0_combout\ $end
$var wire 1 Q( \inst27|ALT_INV_y.TAD~q\ $end
$var wire 1 R( \inst27|ALT_INV_y.TAC~q\ $end
$var wire 1 S( \inst27|ALT_INV_WideOr8~1_combout\ $end
$var wire 1 T( \inst27|ALT_INV_y.TAG~q\ $end
$var wire 1 U( \inst27|ALT_INV_y.TAE~q\ $end
$var wire 1 V( \inst27|ALT_INV_WideOr8~0_combout\ $end
$var wire 1 W( \inst27|ALT_INV_WideOr7~0_combout\ $end
$var wire 1 X( \inst27|ALT_INV_y.TAP~q\ $end
$var wire 1 Y( \inst27|ALT_INV_y.TAL~q\ $end
$var wire 1 Z( \inst27|ALT_INV_y.TAN~q\ $end
$var wire 1 [( \inst27|ALT_INV_y.TAM~q\ $end
$var wire 1 \( \inst27|ALT_INV_y.TAJ~q\ $end
$var wire 1 ]( \inst27|ALT_INV_WideOr6~0_combout\ $end
$var wire 1 ^( \inst27|ALT_INV_y.TAS~q\ $end
$var wire 1 _( \inst27|ALT_INV_y.TAV~q\ $end
$var wire 1 `( \inst27|ALT_INV_y.TAR~q\ $end
$var wire 1 a( \inst27|ALT_INV_y.TAQ~q\ $end
$var wire 1 b( \inst27|ALT_INV_y.TAO~q\ $end
$var wire 1 c( \inst27|ALT_INV_y.TAW~q\ $end
$var wire 1 d( \inst27|ALT_INV_y.TAK~q\ $end
$var wire 1 e( \inst27|ALT_INV_y.TAU~q\ $end
$var wire 1 f( \inst27|ALT_INV_y.TAT~q\ $end
$var wire 1 g( \inst104|ALT_INV_q\ [4] $end
$var wire 1 h( \inst104|ALT_INV_q\ [3] $end
$var wire 1 i( \inst104|ALT_INV_q\ [2] $end
$var wire 1 j( \inst104|ALT_INV_q\ [1] $end
$var wire 1 k( \inst102|ALT_INV_q\ [6] $end
$var wire 1 l( \inst102|ALT_INV_q\ [5] $end
$var wire 1 m( \inst102|ALT_INV_q\ [4] $end
$var wire 1 n( \inst102|ALT_INV_q\ [3] $end
$var wire 1 o( \inst102|ALT_INV_q\ [2] $end
$var wire 1 p( \inst102|ALT_INV_q\ [1] $end
$var wire 1 q( \inst102|ALT_INV_q\ [0] $end
$var wire 1 r( \inst103|ALT_INV_q\ [6] $end
$var wire 1 s( \inst103|ALT_INV_q\ [5] $end
$var wire 1 t( \inst103|ALT_INV_q\ [4] $end
$var wire 1 u( \inst103|ALT_INV_q\ [3] $end
$var wire 1 v( \inst103|ALT_INV_q\ [2] $end
$var wire 1 w( \inst103|ALT_INV_q\ [1] $end
$var wire 1 x( \inst103|ALT_INV_q\ [0] $end
$var wire 1 y( \inst27|ALT_INV_y.TAH~q\ $end
$var wire 1 z( \inst27|ALT_INV_y.TAF~q\ $end
$var wire 1 {( \inst27|ALT_INV_y.TAI~q\ $end
$var wire 1 |( \inst34|Div0|auto_generated|divider|divider|ALT_INV_add_sub_3_result_int[0]~17_sumout\ $end
$var wire 1 }( \inst23|ALT_INV_temp[0]~DUPLICATE_q\ $end
$var wire 1 ~( \inst23|ALT_INV_temp[1]~DUPLICATE_q\ $end
$var wire 1 !) \inst23|ALT_INV_temp[2]~DUPLICATE_q\ $end
$var wire 1 ") \inst23|ALT_INV_temp[3]~DUPLICATE_q\ $end
$var wire 1 #) \inst19|ALT_INV_temp[0]~DUPLICATE_q\ $end
$var wire 1 $) \inst19|ALT_INV_temp[1]~DUPLICATE_q\ $end
$var wire 1 %) \inst19|ALT_INV_temp[2]~DUPLICATE_q\ $end
$var wire 1 &) \inst19|ALT_INV_temp[3]~DUPLICATE_q\ $end
$var wire 1 ') \inst19|ALT_INV_temp[4]~DUPLICATE_q\ $end
$var wire 1 () \inst27|ALT_INV_y.TAD~DUPLICATE_q\ $end
$var wire 1 )) \inst27|ALT_INV_y.TAN~DUPLICATE_q\ $end
$var wire 1 *) \inst27|ALT_INV_y.TAM~DUPLICATE_q\ $end
$var wire 1 +) \inst27|ALT_INV_y.TAO~DUPLICATE_q\ $end
$var wire 1 ,) \inst104|ALT_INV_q[4]~DUPLICATE_q\ $end
$var wire 1 -) \inst27|ALT_INV_y.TAF~DUPLICATE_q\ $end
$var wire 1 .) \inst27|ALT_INV_y.TAI~DUPLICATE_q\ $end
$var wire 1 /) \ALT_INV_START~input_o\ $end
$var wire 1 0) \ALT_INV_Consultar~input_o\ $end
$var wire 1 1) \ALT_INV_FINALIZAR~input_o\ $end
$var wire 1 2) \ALT_INV_CargarRam~input_o\ $end
$var wire 1 3) \inst34|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~3_combout\ $end
$var wire 1 4) \inst34|Div0|auto_generated|divider|divider|ALT_INV_StageOut[16]~2_combout\ $end
$var wire 1 5) \inst34|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[18]~7_combout\ $end
$var wire 1 6) \inst34|Mod0|auto_generated|divider|divider|ALT_INV_StageOut[18]~6_combout\ $end
$var wire 1 7) \inst34|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~1_combout\ $end
$var wire 1 8) \inst34|Div0|auto_generated|divider|divider|ALT_INV_StageOut[18]~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0L
0R
0S
0T
0\
x]
0^
0f
0g
0m
0n
0h
0i
0j
0k
0l
0o
1p
xq
1r
1s
1t
1u
1v
1w
0x
xy
0z
0{
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
x0$
x1$
x2$
x3$
x4$
x5$
x6$
x7$
x8$
x9$
x:$
x;$
x<$
x=$
x>$
x?$
x@$
xA$
xB$
xC$
xD$
xE$
xF$
xG$
xH$
xI$
xJ$
xK$
xL$
xM$
xN$
xO$
xP$
xQ$
xR$
xS$
xT$
xU$
xV$
xW$
xX$
xY$
xZ$
x[$
x\$
x]$
x^$
x_$
x`$
xa$
xb$
xc$
xd$
xe$
xf$
xg$
xh$
xi$
xj$
xk$
xl$
xm$
xn$
xo$
xp$
xq$
xr$
xs$
xt$
xu$
xv$
xw$
xx$
xy$
xz$
x{$
x|$
x}$
x~$
x!%
x"%
x#%
x$%
x%%
x&%
x'%
x(%
x)%
x*%
x+%
x,%
x-%
x.%
x/%
x0%
x1%
x2%
x3%
x4%
x5%
x6%
x7%
x8%
x9%
x:%
x;%
x<%
x=%
x>%
x?%
x@%
xA%
xB%
xC%
xD%
0E%
0F%
xG%
0H%
0I%
0J%
0K%
0L%
0M%
0N%
0O%
0P%
0Q%
0R%
0S%
0T%
0U%
0V%
0W%
1X%
0Y%
0Z%
1[%
1\%
0]%
0^%
0_%
0`%
0a%
0b%
0c%
0d%
0e%
0f%
1g%
0h%
1i%
1j%
1k%
1l%
1m%
0n%
xo%
xp%
xq%
xr%
0s%
xt%
0u%
0v%
0w%
0x%
0y%
1z%
0{%
0|%
0}%
0~%
0!&
0"&
0#&
0$&
0%&
0&&
0'&
1(&
0)&
0*&
0+&
0,&
0-&
0.&
0/&
00&
11&
02&
03&
04&
05&
06&
07&
08&
09&
0:&
0;&
0<&
0=&
0>&
0?&
0@&
0A&
0B&
0C&
0D&
0E&
0F&
0G&
0H&
0I&
0J&
0K&
0L&
0M&
0N&
1O&
0P&
0Q&
0R&
0S&
0T&
0U&
0V&
0W&
0X&
0Y&
0Z&
0[&
1\&
0]&
0^&
0_&
0`&
0a&
0b&
1c&
0d&
0e&
0f&
1g&
1h&
0i&
0j&
0k&
1l&
1m&
0n&
0o&
0p&
0q&
1r&
0s&
1t&
0u&
1v&
0w&
0x&
0y&
0z&
0{&
0|&
1}&
0~&
0!'
0"'
1#'
1$'
0%'
0&'
0''
1('
1)'
0*'
0+'
0,'
0-'
1.'
0/'
00'
11'
02'
03'
04'
15'
16'
07'
08'
09'
0:'
0;'
0<'
1='
0>'
0?'
0@'
1A'
0B'
1C'
0D'
1E'
1F'
0G'
0H'
1I'
0J'
1"(
0((
1)(
0*(
0+(
0,(
1-(
0.(
0/(
00(
01(
02(
03(
14(
15(
16(
17(
18(
19(
1:(
1;(
0<(
1=(
1>(
1?(
1@(
0E(
1K(
1L(
0M(
0N(
1O(
1P(
1Q(
1R(
0S(
1T(
1U(
0V(
0W(
1X(
1Y(
1Z(
1[(
1\(
0](
1^(
1_(
1`(
1a(
1b(
1c(
1d(
1e(
1f(
1y(
1z(
1{(
1|(
1}(
1~(
1!)
1")
1#)
1$)
1%)
1&)
1')
1()
1))
1*)
1+)
1,)
1-)
1.)
1/)
10)
11)
12)
13)
14)
15)
16)
17)
18)
0&
0'
0(
0)
0*
1+
1,
0-
0.
1/
00
01
02
13
14
15
16
17
08
19
0:
0;
0<
0=
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
1&!
1'!
1(!
1)!
1*!
0+!
1,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
1=!
1>!
0?!
0@!
1A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
zU!
zV!
zW!
zX!
zY!
zZ!
z[!
z\!
z]!
z^!
z_!
z`!
za!
zb!
0c!
0d!
0e!
0f!
0g!
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
xQ"
xR"
xS"
xT"
xU"
xV"
xW"
xX"
xY"
xZ"
x["
x\"
x]"
x^"
x_"
x`"
xa"
xb"
xc"
xd"
xe"
xf"
xg"
xh"
xi"
xj"
xk"
xl"
xm"
xn"
xo"
xp"
xq"
xr"
xs"
xt"
xu"
xv"
xw"
xx"
xy"
xz"
x{"
x|"
x}"
x~"
x!#
x"#
x##
x$#
x%#
x&#
x'#
x(#
x)#
x*#
x+#
x,#
x-#
x.#
x/#
x0#
x1#
x2#
xN#
xO#
xP#
xQ#
xR#
xS#
xT#
xU#
xV#
xW#
xX#
xY#
xZ#
x[#
x\#
x]#
x^#
x_#
x`#
xa#
xb#
xc#
xd#
xe#
xf#
xg#
xh#
xi#
xj#
xk#
xl#
xm#
xn#
xo#
xp#
xq#
xr#
xs#
xt#
xu#
xv#
xw#
xx#
xy#
xz#
x{#
x|#
x}#
x~#
x!$
x"$
x#$
x$$
x%$
x&$
x'$
x($
x)$
x*$
x+$
x,$
x-$
x.$
x/$
xK'
xL'
xM'
xN'
xO'
xP'
xQ'
0R'
0S'
0T'
0U'
0V'
0W'
0X'
0Y'
0Z'
0['
0\'
0]'
0^'
0_'
0`'
0a'
0b'
xc'
xd'
xe'
xf'
xg'
xh'
xi'
0j'
0k'
0l'
0m'
0n'
0o'
0p'
0q'
0r'
0s'
0t'
0u'
0v'
0w'
0x'
0y'
xz'
x{'
x|'
x}'
x~'
x!(
1#(
1$(
1%(
1&(
1'(
1A(
1B(
1C(
1D(
1F(
1G(
1H(
1I(
1J(
1g(
1h(
1i(
1j(
1k(
1l(
1m(
1n(
1o(
1p(
1q(
1r(
1s(
1t(
1u(
1v(
1w(
1x(
1;#
0<#
0=#
0>#
1?#
1@#
0A#
0B#
0C#
0D#
0E#
0F#
1G#
1H#
0I#
0J#
1K#
0L#
0M#
05#
06#
07#
18#
19#
1:#
03#
04#
1>"
0?"
0@"
0A"
1B"
1C"
0D"
0E"
1F"
1G"
1H"
1I"
1J"
0K"
1L"
0M"
0N"
0O"
0P"
08"
09"
0:"
1;"
1<"
1="
06"
07"
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
z>
z?
z@
zA
zB
zC
zD
zE
zF
zG
zH
zI
zJ
zK
0M
0N
0O
0P
0Q
0U
0V
0W
0X
0Y
0Z
0[
0_
0`
0a
0b
0c
0d
0e
$end
#10000
1$
1z
1E%
1F%
17#
1:"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
1!#
0"#
0##
0$#
1%#
0&#
0'#
0(#
1)#
0*#
1+#
1,#
1-#
0.#
0/#
00#
01#
02#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
1#$
1$$
0%$
1&$
1'$
0($
1)$
0*$
1+$
1,$
0-$
0.$
0/$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0K'
1L'
0M'
0N'
0O'
1P'
0Q'
0;$
0:$
19$
08$
17$
16$
15$
04$
03$
02$
01$
00$
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0c'
0d'
0e'
0f'
0g'
0h'
1i'
1t$
0s$
1r$
1q$
0p$
1o$
0n$
1m$
1l$
0k$
0j$
0i$
1!(
1}'
1|'
1{'
0z'
1q%
0r%
0o%
0p%
0t%
#20000
0$
0z
0E%
0F%
07#
0:"
#30000
1$
1z
1E%
1F%
17#
1:"
#40000
0$
1^
0z
1{
1I%
0E%
0F%
0/)
07#
0:"
1T%
1D&
#50000
1$
1&
1'
1(
1)
1*
0+
0/
12
18
1<
1z
0A!
0=!
1<!
1;!
1:!
19!
18!
1/!
1+!
1%!
1n%
1h%
1d%
1a%
1`%
1_%
1^%
1]%
0\%
0X%
1E%
1F%
1O"
1K"
1E"
0K#
0G#
1F#
1E#
1D#
1C#
1B#
17#
1:"
1U%
1E&
06(
0O(
0I'
1K%
0O&
1N(
1J'
1g!
1Q
1~"
0!#
1$#
0%#
1&#
1'#
1(#
0)#
0+#
0,#
1/#
10#
1{#
1!$
0#$
0$$
1%$
0&$
1($
0+$
0,$
1K'
0L'
1O'
0P'
1Q'
1;$
1:$
09$
07$
06$
13$
12$
1c'
1g'
0i'
0t$
1s$
0r$
1p$
0m$
0l$
0!(
0}'
1z'
0q%
1p%
1t%
#60000
0$
0^
0z
0{
0I%
0E%
0F%
1/)
07#
0:"
0T%
1<&
#70000
1$
1z
1E%
1F%
17#
1:"
0U%
1=&
0R(
1O(
0<&
1I'
1%&
1'&
0(&
0P(
0N(
0J'
1H'
1f!
0g!
0Q
1P
#80000
0$
0z
0E%
0F%
07#
0:"
#90000
1$
1+
08
0<
1-
1.
10
04
05
06
07
1:
1z
1B!
1@!
1?!
1=!
0/!
1-!
0+!
0*!
0)!
0(!
0'!
0l%
0k%
0j%
0i%
0h%
1f%
0d%
1\%
1Z%
1Y%
1W%
1E%
1F%
0O"
1M"
0K"
0J"
0I"
0H"
0G"
1L#
1J#
1I#
1G#
17#
1:"
1&&
13&
0=&
1R(
0()
0Q(
1/&
0I'
0%&
1(&
1N(
1J'
1g!
1Q
0~"
1!#
1"#
0&#
1)#
1+#
0-#
1.#
0/#
00#
1#$
1$$
1&$
0'$
0($
1+$
1,$
1-$
0K'
1L'
1M'
0Q'
19$
17$
05$
14$
03$
02$
1i'
1t$
1r$
0q$
0p$
1m$
1l$
1k$
1!(
0{'
0z'
1q%
1r%
0t%
#100000
0$
0z
0E%
0F%
07#
0:"
#110000
1$
1z
1E%
1F%
17#
1:"
0&&
1u'
1*&
10&
03&
1()
0U(
0#)
0J(
1Q(
0'&
1I'
0(&
0/&
1Y&
1>&
1w%
0F'
1S(
0N(
1P(
0H'
0J'
1G'
1e!
0g!
0f!
0Q
0P
1O
#120000
0$
0z
0E%
0F%
07#
0:"
#130000
1$
0+
0.
00
0'
0(
0)
0*
1z
0B!
0@!
0=!
0<!
0;!
0:!
09!
0`%
0_%
0^%
0]%
0\%
0Y%
0W%
1E%
1F%
0L#
0J#
0G#
0F#
0E#
0D#
0C#
17#
1:"
1`'
1b'
1n'
1k'
1l'
1x%
1\'
00&
1U(
0k(
0T(
0t(
0s(
0v(
0q(
0o(
01&
1H'
17&
0w%
1E(
11!
1~
1}
1"!
17!
15!
1e
1c
1_
1Y
1W
1V
1f!
1P
0{#
1|#
0!$
1"$
0&$
1'$
0)$
1*$
0+$
0,$
0-$
0c'
1d'
0g'
1h'
0r$
1q$
0o$
1n$
0m$
0l$
0k$
#140000
0$
0z
0E%
0F%
07#
0:"
#150000
1$
18
0:
03
1z
0-!
1+!
0&!
0m%
1h%
0f%
1E%
1F%
0M"
1K"
0F"
17#
1:"
0x%
18&
1?'
0{(
0.)
1T(
07&
1F'
0H'
19&
1D'
1@'
0S(
1R!
0G'
1f
1x
1d!
1M!
0f!
1L
0P
1N
1!
0e!
0O
0"#
0$#
1%#
1&#
0)#
1*#
0+#
1-#
0.#
0M'
0O'
1P'
1Q'
09$
18$
07$
15$
04$
0!(
1}'
1{'
0r%
0p%
1t%
#160000
0$
0z
0E%
0F%
07#
0:"
#170000
1$
1z
1E%
1F%
17#
1:"
08&
1:&
0?'
1{(
0\(
1.)
09&
1Q&
0I'
0@'
1N(
0R!
1J'
0f
0x
0M!
0L
0!
1g!
1Q
#180000
0$
0z
0E%
0F%
07#
0:"
#190000
1$
1#
1z
1I!
1P&
1E%
1F%
02)
17#
1:"
0:&
1R&
1['
0d(
1\(
1{!
0D'
1I'
0Q&
1W&
0C'
1W(
0N(
1H!
1P!
0J'
1D'
1H'
1l
1R
0d!
0N
1f!
1d!
0g!
0Q
1P
1N
#200000
0$
0z
0E%
0F%
07#
0:"
#210000
1$
0#
1+
1.
1(
1)
1*
0-
15
16
17
1/
02
0,
1;
1z
0I!
1A!
1@!
0?!
0>!
1=!
1<!
1;!
1:!
1.!
1*!
1)!
1(!
0%!
0n%
1k%
1j%
1i%
1e%
1_%
1^%
1]%
1\%
0[%
0Z%
1Y%
1X%
0P&
1E%
1F%
12)
1N"
1J"
1I"
1H"
0E"
1K#
1J#
0I#
0H#
1G#
1F#
1E#
1D#
17#
1:"
1Q&
0W&
0R&
1X&
0Y(
1d(
0Q&
0I'
1N(
0P!
1J'
0R
1g!
1Q
0!#
1##
0%#
0&#
0(#
0*#
1+#
1.#
1/#
1}#
0%$
1($
1)$
0*$
1,$
0L'
1N'
0P'
0Q'
0:$
08$
17$
14$
13$
1e'
0s$
1p$
1o$
0n$
1l$
1!(
0|'
1z'
0q%
1o%
0t%
#220000
0$
0z
0E%
0F%
07#
0:"
#230000
1$
1z
1E%
1F%
17#
1:"
1y%
1N&
0X&
1Y(
0*)
0[(
1{%
0F'
1O&
1C'
1I'
0N(
0W(
1S(
1G'
0H'
0J'
0g!
0f!
1e!
0Q
0P
1O
#240000
0$
0z
0E%
0F%
07#
0:"
#250000
1$
0+
0.
0(
0)
0*
05
06
07
0/
0;
08
0&
09
1z
0A!
0@!
0=!
0<!
0;!
0:!
08!
0.!
0,!
0+!
0*!
0)!
0(!
0k%
0j%
0i%
0h%
0g%
0e%
0a%
0_%
0^%
0]%
0\%
0Y%
0X%
1E%
1F%
0N"
0L"
0K"
0J"
0I"
0H"
0K#
0J#
0G#
0F#
0E#
0D#
0B#
17#
1:"
1y'
1L%
0y%
1|%
0N&
1*)
0^(
1[(
0}(
0D(
1!"
0K%
1U&
0{%
0D'
1F'
1!&
0A'
0O&
1](
0S(
0G'
1B'
1H'
0d!
0N
1f!
1c!
0e!
1P
0O
1M
0##
0'#
0+#
0-#
0.#
0/#
0|#
0}#
0"$
0#$
0$$
0'$
0($
0)$
0,$
15"
0N'
0;$
07$
05$
04$
03$
0d'
0e'
0h'
0i'
0t$
0q$
0p$
0o$
0l$
1V'
0'(
1|'
0o%
13'
14'
0:(
0"(
0='
#260000
0$
0z
0E%
0F%
07#
0:"
#270000
1$
1z
1E%
1F%
17#
1:"
0|%
1"&
0f(
1^(
0!&
1#&
1J'
1N!
1n
1g!
1Q
#280000
0$
0z
0E%
0F%
07#
0:"
#290000
1$
1z
1E%
1F%
17#
1:"
0"&
1$&
0_(
1f(
0#&
1A'
0J'
1%&
0E'
1V(
0](
0N!
0H'
1G'
1J'
0n
0g!
0Q
1g!
1e!
0f!
1Q
0P
1O
05"
0V'
1'(
03'
04'
1:(
1"(
1='
#300000
0$
0z
0E%
0F%
07#
0:"
#310000
1$
1z
1E%
1F%
17#
1:"
0$&
1&&
13&
0()
0Q(
1_(
0%&
0B'
1E'
1'&
1/&
0I'
1N(
0P(
0V(
0G'
1H'
0c!
0M
1f!
0e!
1P
0O
#320000
0$
0z
0E%
0F%
07#
0:"
#330000
1$
1z
1E%
1F%
17#
1:"
0&&
0u'
1)&
0*&
10&
03&
1t'
0I(
1()
0U(
1#)
0$)
1J(
1Q(
0'&
1I'
1(&
0Y&
0/&
1w%
0F'
1S(
0N(
1P(
0H'
0J'
1G'
1e!
0g!
0f!
0Q
0P
1O
#340000
0$
0z
0E%
0F%
07#
0:"
#350000
1$
1z
1E%
1F%
17#
1:"
0`'
0b'
0n'
0k'
0l'
1x%
0\'
00&
1U(
1k(
0T(
1t(
1s(
1v(
1q(
1o(
11&
1H'
15&
0w%
0E(
01!
0~
0}
0"!
07!
05!
0e
0c
0_
0Y
0W
0V
1f!
1P
#360000
0$
0z
0E%
0F%
07#
0:"
#370000
1$
1z
1E%
1F%
17#
1:"
0x%
16&
0y(
1T(
05&
1F'
19&
1@'
0E'
1V(
0S(
1S!
1J'
1g
1x
1M!
1L
1!
1g!
1Q
#380000
0$
0z
0E%
0F%
07#
0:"
#390000
1$
1z
1E%
1F%
17#
1:"
06&
1:&
0\(
1y(
09&
0@'
1E'
0H'
1Q&
1D'
0I'
1N(
0V(
0S!
0G'
0g
1d!
0f!
0x
0M!
0P
1N
0L
0!
0e!
0O
#400000
0$
0z
0E%
0F%
07#
0:"
#410000
1$
1z
1E%
1F%
17#
1:"
0:&
1Z'
1R&
0['
1Z&
0d(
0j(
1\(
0{!
1z!
0D'
1I'
0C'
1W(
0N(
1G!
0H!
1P!
0J'
1D'
1H'
0l
1k
1R
0d!
0N
1f!
1d!
0g!
0Q
1P
1N
#420000
0$
0z
0E%
0F%
07#
0:"
#430000
1$
1z
1E%
1F%
17#
1:"
#440000
0$
0z
0E%
0F%
07#
0:"
#450000
1$
1z
1E%
1F%
17#
1:"
#460000
0$
0z
0E%
0F%
07#
0:"
#470000
1$
1z
1E%
1F%
17#
1:"
#480000
0$
0z
0E%
0F%
07#
0:"
#490000
1$
1z
1E%
1F%
17#
1:"
#500000
0$
0z
0E%
0F%
07#
0:"
#510000
1$
1z
1E%
1F%
17#
1:"
#520000
0$
0z
0E%
0F%
07#
0:"
#530000
1$
1z
1E%
1F%
17#
1:"
#540000
0$
0z
0E%
0F%
07#
0:"
#550000
1$
1z
1E%
1F%
17#
1:"
#560000
0$
0z
0E%
0F%
07#
0:"
#570000
1$
1z
1E%
1F%
17#
1:"
#580000
0$
0z
0E%
0F%
07#
0:"
#590000
1$
1z
1E%
1F%
17#
1:"
#600000
0$
0z
0E%
0F%
07#
0:"
#610000
1$
1z
1E%
1F%
17#
1:"
#620000
0$
0z
0E%
0F%
07#
0:"
#630000
1$
1z
1E%
1F%
17#
1:"
#640000
0$
0z
0E%
0F%
07#
0:"
#650000
1$
1z
1E%
1F%
17#
1:"
#660000
0$
0z
0E%
0F%
07#
0:"
#670000
1$
1z
1E%
1F%
17#
1:"
#680000
0$
0z
0E%
0F%
07#
0:"
#690000
1$
1z
1E%
1F%
17#
1:"
#700000
0$
0z
0E%
0F%
07#
0:"
#710000
1$
1z
1E%
1F%
17#
1:"
#720000
0$
0z
0E%
0F%
07#
0:"
#730000
1$
1z
1E%
1F%
17#
1:"
#740000
0$
0z
0E%
0F%
07#
0:"
#750000
1$
1z
1E%
1F%
17#
1:"
#760000
0$
0z
0E%
0F%
07#
0:"
#770000
1$
1z
1E%
1F%
17#
1:"
#780000
0$
0z
0E%
0F%
07#
0:"
#790000
1$
1z
1E%
1F%
17#
1:"
#800000
0$
0z
0E%
0F%
07#
0:"
#810000
1$
1z
1E%
1F%
17#
1:"
#820000
0$
0z
0E%
0F%
07#
0:"
#830000
1$
1z
1E%
1F%
17#
1:"
#840000
0$
0z
0E%
0F%
07#
0:"
#850000
1$
1z
1E%
1F%
17#
1:"
#860000
0$
0z
0E%
0F%
07#
0:"
#870000
1$
1z
1E%
1F%
17#
1:"
#880000
0$
0z
0E%
0F%
07#
0:"
#890000
1$
1z
1E%
1F%
17#
1:"
#900000
0$
0z
0E%
0F%
07#
0:"
#910000
1$
1z
1E%
1F%
17#
1:"
#920000
0$
0z
0E%
0F%
07#
0:"
#930000
1$
1z
1E%
1F%
17#
1:"
#940000
0$
0z
0E%
0F%
07#
0:"
#950000
1$
1z
1E%
1F%
17#
1:"
#960000
0$
0z
0E%
0F%
07#
0:"
#970000
1$
1z
1E%
1F%
17#
1:"
#980000
0$
0z
0E%
0F%
07#
0:"
#990000
1$
1z
1E%
1F%
17#
1:"
#1000000
