
Selected circuits
===================
 - **Circuit**: 9-bit unsigned adders (no overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mae parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add9se_07Y | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add9se_07Y.v)]  [[C](add9se_07Y.c)] |
| add9se_09H | 0.068 | 0.20 | 62.45 | 1.64 | 1.0 |  [[Verilog](add9se_09H.v)]  [[C](add9se_09H.c)] |
| add9se_014 | 0.14 | 0.39 | 78.12 | 3.25 | 3.0 |  [[Verilog](add9se_014.v)]  [[C](add9se_014.c)] |
| add9se_0DX | 0.23 | 0.68 | 84.38 | 5.20 | 9.0 |  [[Verilog](add9se_0DX.v)]  [[C](add9se_0DX.c)] |
| add9se_0CU | 0.51 | 1.46 | 92.58 | 10.51 | 41 |  [[Verilog](add9se_0CU.v)]  [[C](add9se_0CU.c)] |
| add9se_09M | 0.91 | 3.03 | 96.88 | 15.90 | 128 |  [[Verilog](add9se_09M.v)]  [[C](add9se_09M.c)] |
| add9se_0A3 | 1.82 | 6.05 | 98.39 | 26.55 | 514 |  [[Verilog](add9se_0A3.v)]  [[C](add9se_0A3.c)] |
| add9se_080 | 3.66 | 12.30 | 99.21 | 44.90 | 2070 |  [[Verilog](add9se_080.v)]  [[C](add9se_080.c)] |
| add9se_0DV | 7.19 | 24.80 | 99.53 | 69.54 | 8574 |  [[Verilog](add9se_0DV.v)]  [[C](add9se_0DV.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             