FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"CLOCKS_DATA_RDY_MZ";
2"BCKP_CLK_IN_USE_MZ";
3"CLK100_IN_MZ";
4"RESET_CLK_MZ";
5"CLK100_IN";
6"BCKP_CLK_IN_USE";
7"GND\G";
8"GND\G";
9"EXT_TRIG<7>";
10"GND\G";
11"GENERIC_DELAY_IN";
12"SMELLIE_PRE_DELAY";
13"TELLIE_PRE_DELAY";
14"GND\G";
15"V3P3\G";
16"CAEN_DATA_RDY";
17"GENERIC_PULSE";
18"GENERIC_DELAY_OUT";
19"CLOCKS_DATA_RDY";
20"RESET_CLK";
21"TELLIE_PULSE";
22"SMELLIE_PULSE";
23"TELLIE_DELAY";
24"SMELLIE_DELAY";
25"UN$1$LEDL$I102$A";
26"VCC\G";
27"VCC\G";
28"GND\G";
29"V3P3\G";
30"VCCIO\G";
31"VCC\G";
32"VCC\G";
33"V3P3";
34"GND\G";
35"V3P3\G";
36"V3P3\G";
37"VCCIO\G";
38"EXT_TRIG<1>";
39"V3P3\G";
40"EXT_TRIG<0>";
41"SCALER<4>";
42"SCALER<5>";
43"READ_CNTRL_REG_BIT";
44"SCALER<6>";
45"TUBII_RT_OUT";
46"CNTRL_REG_CHK";
47"JX1_GUIDE_PIN2";
48"GND\G";
49"GND\G";
50"GND\G";
51"SPKR";
52"UNNUSED_MZ<0>";
53"V3P3\G";
54"V3P3\G";
55"MTCA_MIMIC_TRIG2";
56"GT";
57"SYNC24";
58"GND\G";
59"UNNUSED_MZ<2>";
60"UNNUSED_MZ<4>";
61"UNNUSED_MZ<6>";
62"CLK";
63"MTCA_MIMIC_DATA_RDY";
64"DATA";
65"UNNUSED_MZ<3>";
66"VCC\G";
67"SYNC";
68"VCCIO\G";
69"EXT_TRIG<15>";
70"JX1_GUIDE_PIN1";
71"UNNUSED_MZ<7>";
72"V3P3\G";
73"UNNUSED_MZ<8>";
74"UNNUSED_MZ<9>";
75"UNNUSED_MZ<10>";
76"UNNUSED_MZ<11>";
77"UNNUSED_MZ<12>";
78"UNNUSED_MZ<13>";
79"UNNUSED_MZ<15>";
80"UNNUSED_MZ<14>";
81"EXT_TRIG<4>";
82"EXT_TRIG<5>";
83"UNNUSED_MZ<1>";
84"SMELLIE_PULSE_MZ";
85"SPKR_MZ";
86"CLK_MZ";
87"DATA_MZ";
88"GND\G";
89"MTCA_MIMIC_TRIG1";
90"EXT_TRIG<12>";
91"TELLIE_DELAY_MZ";
92"TELLIE_PULSE_MZ";
93"EXT_TRIG<9>";
94"EXT_TRIG<14>";
95"EXT_TRIG<13>";
96"VCCIO\G";
97"UNNUSED_MZ<5>";
98"EXT_TRIG<11>";
99"EXT_TRIG<8>";
100"SYNC_MZ";
101"MUX_ENABLE";
102"LE<2>";
103"VCC\G";
104"GND\G";
105"SMELLIE_DELAY_MZ";
106"SCALER4_MZ";
107"EXT_TRIG<3>";
108"EXT_TRIG<2>";
109"VCC\G";
110"JX2_GUIDE_PIN1";
111"SCALER5_MZ";
112"READ_CNTRL_REG_BIT_MZ";
113"VCC\G";
114"EXT_TRIG<6>";
115"MTCA_MIMIC_DATA_RDY_MZ";
116"SYNC24_MZ";
117"V3P3\G";
118"GT_MZ";
119"EXT_TRIG<10>";
120"VCC\G";
121"JX2_GUIDE_PIN2";
122"CNTRL_REG_CHK_MZ";
123"SCALER6_MZ";
124"GENERIC_DELAY_OUT_MZ";
125"GENERIC_PULSE_MZ";
126"GND\G";
127"GPIO4";
128"GPIO2";
129"GPIO0";
130"CAEN_DATA_RDY_MZ";
131"JTAG_TDI";
132"CARRIER_SRST#";
133"TUBII_RT_OUT_MZ";
134"MZ_HAPPY";
135"GND\G";
136"UN$1$FCI61083-101400LF$I23$14";
137"FPGA_DONE";
138"VBAT";
139"JX1_SE_0";
140"CNTRL_RDY_MZ";
141"LE<1>";
142"CNTRL_RDY";
143"LE<0>";
144"JTAG_TMS";
145"MUX_ENABLE_MZ";
146"MTCA_MIMIC_TRIG1_MZ";
147"MTCA_MIMIC_TRIG2_MZ";
148"I2C_SCL";
149"PWR_GOOD";
150"JX2_SE_0";
151"INIT#";
152"JX1_SE_1";
153"JX2_SE_1";
154"VCC\G";
155"I2C_SDA";
156"SMELLIE_PRE_DELAY_MZ";
157"TELLIE_PRE_DELAY_MZ";
158"LE0_MZ";
159"LE1_MZ";
160"LE2_MZ";
161"V3P3\G";
162"UN$1$BSS138$I128$1";
163"V3P3\G";
164"VCC\G";
165"VCC\G";
166"GND\G";
167"VCC_IO_EN";
168"V3P3\G";
169"GND\G";
170"GPIO1";
171"GPIO3";
172"GPIO5";
173"GENERIC_DELAY_IN_MZ";
174"VCCIO_EN_0";
175"GND\G";
176"JTAG_TDO";
177"JTAG_TCK";
178"PWR_EN";
179"GND\G";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"70;
"100"
$PN"100"0;
"96"
$PN"96"175;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"175;
"88"
$PN"88"0;
"84"
$PN"84"71;
"82"
$PN"82"61;
"80"
$PN"80"96;
"76"
$PN"76"97;
"78"
$PN"78"96;
"74"
$PN"74"60;
"72"
$PN"72"175;
"70"
$PN"70"65;
"66"
$PN"66"175;
"68"
$PN"68"59;
"64"
$PN"64"83;
"62"
$PN"62"52;
"60"
$PN"60"66;
"58"
$PN"58"66;
"56"
$PN"56"0;
"52"
$PN"52"175;
"50"
$PN"50"91;
"54"
$PN"54"105;
"48"
$PN"48"84;
"46"
$PN"46"175;
"42"
$PN"42"85;
"40"
$PN"40"175;
"44"
$PN"44"92;
"38"
$PN"38"86;
"36"
$PN"36"87;
"34"
$PN"34"175;
"32"
$PN"32"115;
"30"
$PN"30"146;
"28"
$PN"28"175;
"26"
$PN"26"147;
"24"
$PN"24"118;
"22"
$PN"22"175;
"20"
$PN"20"100;
"18"
$PN"18"116;
"16"
$PN"16"175;
"14"
$PN"14"153;
"12"
$PN"12"154;
"10"
$PN"10"174;
"8"
$PN"8"172;
"6"
$PN"6"171;
"4"
$PN"4"170;
"2"
$PN"2"155;
"101"
$PN"101"47;
"99"
$PN"99"0;
"95"
$PN"95"175;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"175;
"87"
$PN"87"0;
"83"
$PN"83"69;
"81"
$PN"81"90;
"79"
$PN"79"68;
"75"
$PN"75"95;
"77"
$PN"77"175;
"73"
$PN"73"94;
"71"
$PN"71"175;
"69"
$PN"69"98;
"65"
$PN"65"175;
"67"
$PN"67"99;
"63"
$PN"63"93;
"61"
$PN"61"119;
"59"
$PN"59"120;
"57"
$PN"57"120;
"55"
$PN"55"145;
"51"
$PN"51"175;
"49"
$PN"49"159;
"53"
$PN"53"160;
"47"
$PN"47"158;
"45"
$PN"45"175;
"41"
$PN"41"0;
"39"
$PN"39"175;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"175;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"175;
"25"
$PN"25"0;
"23"
$PN"23"173;
"21"
$PN"21"175;
"19"
$PN"19"157;
"15"
$PN"15"175;
"17"
$PN"17"156;
"13"
$PN"13"150;
"9"
$PN"9"151;
"11"
$PN"11"149;
"5"
$PN"5"128;
"7"
$PN"7"127;
"3"
$PN"3"129;
"1"
$PN"1"148;
%"LED_L"
"1","(175,3450)","1","misc","I102";
;
$LOCATION"D15"
CDS_LOCATION"D15"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"LED"
ABBREV"LED"
NEEDS_NO_SIZE"TRUE";
"A\NAC"
$PN"2"25;
"B\NAC"
$PN"1"135;
%"RSMD0805"
"1","(400,3450)","0","resistors","I103";
;
$LOCATION"R367"
CDS_LOCATION"R367"
$SEC"1"
CDS_SEC"1"
VALUE"100"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"25;
"B<0>"
$PN"2"134;
%"74LV07A"
"1","(-3550,2950)","0","ttl","I104";
;
$LOCATION"U76"
CDS_LOCATION"U76"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"117;
"GND"
$PN"7"58;
"Y6"
$PN"12"0;
"Y5"
$PN"10"147;
"Y4"
$PN"8"146;
"Y3"
$PN"6"118;
"Y2"
$PN"4"100;
"Y1"
$PN"2"116;
"A6"
$PN"13"55;
"A5"
$PN"11"55;
"A4"
$PN"9"89;
"A3"
$PN"5"56;
"A2"
$PN"3"67;
"A1"
$PN"1"57;
%"INPORT"
"1","(-4275,3075)","0","standard","I105";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"57;
%"INPORT"
"1","(-4275,3025)","0","standard","I106";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"67;
%"INPORT"
"1","(-4275,2975)","0","standard","I107";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"56;
%"INPORT"
"1","(-4275,2925)","0","standard","I108";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"89;
%"INPORT"
"1","(-4275,2875)","0","standard","I109";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"55;
%"RSMD0603"
"1","(-3275,3675)","1","resistors","I111";
;
$LOCATION"R140"
CDS_LOCATION"R140"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"116;
"B<0>"
$PN"2"72;
%"RSMD0603"
"1","(-3225,3675)","1","resistors","I112";
;
$LOCATION"R141"
CDS_LOCATION"R141"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"100;
"B<0>"
$PN"2"72;
%"RSMD0603"
"1","(-3100,3675)","1","resistors","I113";
;
$LOCATION"R142"
CDS_LOCATION"R142"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"118;
"B<0>"
$PN"2"72;
%"RSMD0603"
"1","(-3075,3675)","1","resistors","I114";
;
$LOCATION"R143"
CDS_LOCATION"R143"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"147;
"B<0>"
$PN"2"72;
%"RSMD0603"
"1","(-3050,3675)","1","resistors","I115";
;
$LOCATION"R144"
CDS_LOCATION"R144"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"146;
"B<0>"
$PN"2"72;
%"CSMD0603"
"1","(-3525,3425)","0","capacitors","I116";
;
$LOCATION"C203"
CDS_LOCATION"C203"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"117;
"A<0>"
$PN"1"58;
%"74LV07A"
"1","(3250,2775)","2","ttl","I117";
;
$LOCATION"U161"
CDS_LOCATION"U161"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"33;
"GND"
$PN"7"48;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"2;
"Y1"
$PN"2"3;
"A6"
$PN"13"7;
"A5"
$PN"11"7;
"A4"
$PN"9"7;
"A3"
$PN"5"7;
"A2"
$PN"3"5;
"A1"
$PN"1"6;
%"INPORT"
"1","(3025,2350)","0","standard","I118";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"INPORT"
"1","(3025,2450)","0","standard","I119";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"CSMD0603"
"1","(3250,3250)","0","capacitors","I120";
;
$LOCATION"C206"
CDS_LOCATION"C206"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"48;
"A<0>"
$PN"1"33;
%"BSS138"
"1","(2140,4585)","0","transistors","I128";
;
$LOCATION"U218"
CDS_LOCATION"U218"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-150,150,100,-100"
CDS_LIB"transistors";
"1"
$PN"1"162;
"2"
$PN"2"179;
"3"
$PN"3"178;
%"RSMD0805"
"1","(1900,4775)","0","resistors","I129";
;
$LOCATION"R420"
CDS_LOCATION"R420"
$SEC"1"
CDS_SEC"1"
VALUE"NS"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"163;
"B<0>"
$PN"2"178;
%"RSMD0805"
"1","(1575,4575)","0","resistors","I130";
;
$LOCATION"R418"
CDS_LOCATION"R418"
$SEC"1"
CDS_SEC"1"
VALUE"1000"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"164;
"B<0>"
$PN"2"162;
%"RSMD0805"
"1","(1750,4425)","1","resistors","I131";
;
$LOCATION"R419"
CDS_LOCATION"R419"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"
$PN"1"179;
"B<0>"
$PN"2"162;
%"CSMD0805"
"1","(1875,4425)","1","capacitors","I132";
;
$LOCATION"C217"
CDS_LOCATION"C217"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0805"
VALUE"5PF"
TOL"5%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"162;
"A<0>"
$PN"1"179;
%"TESTPOINT_L"
"1","(-3600,4525)","2","misc","I133";
;
$LOCATION"TP53"
CDS_LOCATION"TP53"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"174;
%"TESTPOINT_L"
"1","(2325,4775)","0","misc","I134";
;
$LOCATION"TP52"
CDS_LOCATION"TP52"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"178;
%"74LV07A"
"1","(-3550,2350)","2","ttl","I135";
;
$LOCATION"U221"
CDS_LOCATION"U221"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"54;
"GND"
$PN"7"88;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"51;
"Y3"
$PN"6"62;
"Y2"
$PN"4"64;
"Y1"
$PN"2"63;
"A6"
$PN"13"49;
"A5"
$PN"11"49;
"A4"
$PN"9"85;
"A3"
$PN"5"86;
"A2"
$PN"3"87;
"A1"
$PN"1"115;
%"74LV07A"
"1","(-3550,1825)","2","ttl","I136";
;
$LOCATION"U222"
CDS_LOCATION"U222"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"53;
"GND"
$PN"7"50;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"24;
"Y3"
$PN"6"23;
"Y2"
$PN"4"22;
"Y1"
$PN"2"21;
"A6"
$PN"13"14;
"A5"
$PN"11"14;
"A4"
$PN"9"105;
"A3"
$PN"5"91;
"A2"
$PN"3"84;
"A1"
$PN"1"92;
%"OUTPORT"
"1","(-4200,2475)","2","standard","I138";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"63;
%"OUTPORT"
"1","(-4200,2425)","2","standard","I139";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"64;
%"OUTPORT"
"1","(-4200,2375)","2","standard","I140";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"62;
%"OUTPORT"
"1","(-4200,2325)","2","standard","I141";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"51;
%"OUTPORT"
"1","(-4175,1975)","2","standard","I142";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"21;
%"OUTPORT"
"1","(-4175,1925)","2","standard","I143";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"22;
%"OUTPORT"
"1","(-4175,1875)","2","standard","I144";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"23;
%"OUTPORT"
"1","(-4175,1825)","2","standard","I145";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"24;
%"CSMD0603"
"1","(-3575,2750)","0","capacitors","I146";
;
$LOCATION"C218"
CDS_LOCATION"C218"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"88;
"A<0>"
$PN"1"54;
%"CSMD0603"
"1","(-3550,2175)","0","capacitors","I147";
;
$LOCATION"C219"
CDS_LOCATION"C219"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"50;
"A<0>"
$PN"1"53;
%"RSMD0805"
"1","(-3825,1650)","1","resistors","I149";
;
$LOCATION"R431"
CDS_LOCATION"R431"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"26;
"B<0>"
$PN"2"21;
%"RSMD0805"
"1","(-3875,1650)","1","resistors","I150";
;
$LOCATION"R430"
CDS_LOCATION"R430"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"26;
"B<0>"
$PN"2"22;
%"RSMD0805"
"1","(-3925,1650)","1","resistors","I151";
;
$LOCATION"R428"
CDS_LOCATION"R428"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"26;
"B<0>"
$PN"2"23;
%"RSMD0805"
"1","(-3975,1650)","1","resistors","I152";
;
$LOCATION"R426"
CDS_LOCATION"R426"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"26;
"B<0>"
$PN"2"24;
%"RSMD0805"
"1","(-3900,2200)","1","resistors","I153";
;
$LOCATION"R429"
CDS_LOCATION"R429"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"
$PN"1"27;
"B<0>"
$PN"2"63;
%"RSMD0805"
"1","(-3950,2200)","1","resistors","I154";
;
$LOCATION"R427"
CDS_LOCATION"R427"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"27;
"B<0>"
$PN"2"64;
%"RSMD0805"
"1","(-4000,2200)","1","resistors","I155";
;
$LOCATION"R425"
CDS_LOCATION"R425"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"27;
"B<0>"
$PN"2"62;
%"RSMD0805"
"1","(-4050,2200)","1","resistors","I156";
;
$LOCATION"R424"
CDS_LOCATION"R424"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"27;
"B<0>"
$PN"2"51;
%"74LV07A"
"1","(2950,3775)","0","ttl","I157";
;
$LOCATION"U223"
CDS_LOCATION"U223"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"15;
"GND"
$PN"7"8;
"Y6"
$PN"12"0;
"Y5"
$PN"10"20;
"Y4"
$PN"8"19;
"Y3"
$PN"6"18;
"Y2"
$PN"4"17;
"Y1"
$PN"2"16;
"A6"
$PN"13"0;
"A5"
$PN"11"4;
"A4"
$PN"9"1;
"A3"
$PN"5"124;
"A2"
$PN"3"125;
"A1"
$PN"1"130;
%"OUTPORT"
"1","(3475,3900)","0","standard","I158";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"16;
%"OUTPORT"
"1","(3475,3850)","0","standard","I159";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"17;
%"OUTPORT"
"1","(3475,3800)","0","standard","I160";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"18;
%"OUTPORT"
"1","(3475,3750)","0","standard","I161";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"19;
%"OUTPORT"
"1","(3475,3700)","0","standard","I162";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"20;
%"CSMD0603"
"1","(2950,4275)","0","capacitors","I163";
;
$LOCATION"C220"
CDS_LOCATION"C220"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"15;
"A<0>"
$PN"1"8;
%"RSMD0805"
"1","(3375,4125)","1","resistors","I164";
;
$LOCATION"R436"
CDS_LOCATION"R436"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"20;
"B<0>"
$PN"2"31;
%"RSMD0805"
"1","(3350,4125)","1","resistors","I165";
;
$LOCATION"R435"
CDS_LOCATION"R435"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"19;
"B<0>"
$PN"2"31;
%"RSMD0805"
"1","(3325,4125)","1","resistors","I166";
;
$LOCATION"R434"
CDS_LOCATION"R434"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"18;
"B<0>"
$PN"2"31;
%"RSMD0805"
"1","(3300,4125)","1","resistors","I167";
;
$LOCATION"R433"
CDS_LOCATION"R433"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"17;
"B<0>"
$PN"2"31;
%"RSMD0805"
"1","(3250,4125)","1","resistors","I168";
;
$LOCATION"R432"
CDS_LOCATION"R432"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"16;
"B<0>"
$PN"2"31;
%"74LV07A"
"1","(-1100,4400)","0","ttl","I169";
;
$LOCATION"U224"
CDS_LOCATION"U224"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"29;
"GND"
$PN"7"28;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"173;
"Y2"
$PN"4"157;
"Y1"
$PN"2"156;
"A6"
$PN"13"10;
"A5"
$PN"11"10;
"A4"
$PN"9"10;
"A3"
$PN"5"11;
"A2"
$PN"3"13;
"A1"
$PN"1"12;
%"CSMD0603"
"1","(-1075,4775)","0","capacitors","I170";
;
$LOCATION"C221"
CDS_LOCATION"C221"
$SEC"1"
CDS_SEC"1"
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"
$PN"2"29;
"A<0>"
$PN"1"28;
%"INPORT"
"1","(-1675,4525)","0","standard","I171";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"12;
%"INPORT"
"1","(-1675,4475)","0","standard","I172";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"13;
%"INPORT"
"1","(-1675,4425)","0","standard","I173";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"11;
%"74LV07A"
"1","(75,4450)","0","ttl","I174";
;
$LOCATION"U225"
CDS_LOCATION"U225"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"VCC"
$PN"14"161;
"GND"
$PN"7"126;
"Y6"
$PN"12"0;
"Y5"
$PN"10"142;
"Y4"
$PN"8"101;
"Y3"
$PN"6"102;
"Y2"
$PN"4"141;
"Y1"
$PN"2"143;
"A6"
$PN"13"104;
"A5"
$PN"11"140;
"A4"
$PN"9"145;
"A3"
$PN"5"160;
"A2"
$PN"3"159;
"A1"
$PN"1"158;
%"OUTPORT"
"1","(600,4575)","0","standard","I175";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"143;
%"OUTPORT"
"1","(600,4525)","0","standard","I176";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"141;
%"OUTPORT"
"1","(600,4475)","0","standard","I177";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"102;
%"OUTPORT"
"1","(600,4425)","0","standard","I178";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"101;
%"RSMD0603"
"1","(-775,4300)","1","resistors","I179";
;
$LOCATION"R437"
CDS_LOCATION"R437"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"36;
"B<0>"
$PN"2"173;
%"RSMD0603"
"1","(-725,4300)","1","resistors","I180";
;
$LOCATION"R438"
CDS_LOCATION"R438"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"36;
"B<0>"
$PN"2"157;
%"RSMD0603"
"1","(-675,4300)","1","resistors","I181";
;
$LOCATION"R439"
CDS_LOCATION"R439"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"36;
"B<0>"
$PN"2"156;
%"RSMD0603"
"1","(525,4150)","1","resistors","I183";
;
$LOCATION"R443"
CDS_LOCATION"R443"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%";
"A<0>"
$PN"1"103;
"B<0>"
$PN"2"143;
%"RSMD0603"
"1","(475,4175)","1","resistors","I184";
;
$LOCATION"R442"
CDS_LOCATION"R442"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"103;
"B<0>"
$PN"2"141;
%"RSMD0603"
"1","(375,4150)","1","resistors","I185";
;
$LOCATION"R440"
CDS_LOCATION"R440"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"103;
"B<0>"
$PN"2"101;
%"RSMD0603"
"1","(425,4150)","1","resistors","I186";
;
$LOCATION"R441"
CDS_LOCATION"R441"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"103;
"B<0>"
$PN"2"102;
%"CSMD0603"
"1","(100,4825)","0","capacitors","I187";
;
$LOCATION"C222"
CDS_LOCATION"C222"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"161;
"A<0>"
$PN"1"126;
%"OUTPORT"
"1","(600,4375)","0","standard","I188";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"142;
%"RSMD0603"
"1","(325,4150)","1","resistors","I189";
;
$LOCATION"R444"
CDS_LOCATION"R444"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"103;
"B<0>"
$PN"2"142;
%"74LVC07A"
"1","(175,725)","0","ttl","I190";
;
$LOCATION"U226"
CDS_LOCATION"U226"
$SEC"1"
CDS_SEC"1"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150";
"VCC"
$PN"14"35;
"GND"
$PN"7"34;
"Y6"
$PN"12"45;
"Y5"
$PN"10"122;
"Y4"
$PN"8"43;
"Y3"
$PN"6"42;
"Y2"
$PN"4"44;
"Y1"
$PN"2"41;
"A6"
$PN"13"133;
"A5"
$PN"11"46;
"A4"
$PN"9"112;
"A3"
$PN"5"123;
"A2"
$PN"3"111;
"A1"
$PN"1"106;
%"INPORT"
"1","(-650,650)","0","standard","I191";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"46;
%"OUTPORT"
"1","(1150,850)","0","standard","I192";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"41;
%"OUTPORT"
"1","(1150,750)","0","standard","I193";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"42;
%"OUTPORT"
"1","(1150,800)","0","standard","I194";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"44;
%"OUTPORT"
"1","(1150,700)","0","standard","I195";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"43;
%"OUTPORT"
"1","(1125,625)","0","standard","I196";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"45;
%"CSMD0603"
"1","(200,1075)","0","capacitors","I197";
;
$LOCATION"C223"
CDS_LOCATION"C223"
$SEC"1"
CDS_SEC"1"
VALUE"0.1UF"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VOLTAGE"50V"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
TOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"
$PN"2"34;
"A<0>"
$PN"1"35;
%"RSMD0603"
"1","(-100,325)","1","resistors","I198";
;
$LOCATION"R445"
CDS_LOCATION"R445"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors";
"A<0>"
$PN"1"39;
"B<0>"
$PN"2"122;
%"RSMD0603"
"1","(900,1075)","2","resistors","I200";
;
$LOCATION"R448"
CDS_LOCATION"R448"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25";
"A<0>"
$PN"1"109;
"B<0>"
$PN"2"41;
%"RSMD0603"
"1","(1150,1050)","2","resistors","I201";
;
$LOCATION"R450"
CDS_LOCATION"R450"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"109;
"B<0>"
$PN"2"44;
%"RSMD0603"
"1","(775,1025)","2","resistors","I202";
;
$LOCATION"R446"
CDS_LOCATION"R446"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"109;
"B<0>"
$PN"2"42;
%"RSMD0603"
"1","(1050,1000)","2","resistors","I203";
;
$LOCATION"R449"
CDS_LOCATION"R449"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"109;
"B<0>"
$PN"2"43;
%"RSMD0603"
"1","(825,975)","2","resistors","I204";
;
$LOCATION"R447"
CDS_LOCATION"R447"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POSTOL"1%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"1%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"0.1%"
PACKTYPE"0603";
"A<0>"
$PN"1"109;
"B<0>"
$PN"2"45;
%"OUTPORT"
"1","(-2625,2350)","2","standard","I205";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"52;
%"OUTPORT"
"1","(-2625,2300)","2","standard","I206";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"83;
%"OUTPORT"
"1","(-2625,2200)","2","standard","I207";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"59;
%"OUTPORT"
"1","(-2625,2150)","2","standard","I208";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"65;
%"OUTPORT"
"1","(-2625,2050)","2","standard","I209";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"60;
%"OUTPORT"
"1","(-2625,2000)","2","standard","I210";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"97;
%"OUTPORT"
"1","(-2625,1850)","2","standard","I211";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"61;
%"OUTPORT"
"1","(-2625,1800)","2","standard","I212";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"71;
%"TESTPOINT_L"
"1","(300,3850)","2","misc","I227";
;
$LOCATION"TP67"
CDS_LOCATION"TP67"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"144;
%"TESTPOINT_L"
"1","(300,3550)","2","misc","I228";
;
$LOCATION"TP68"
CDS_LOCATION"TP68"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"136;
%"OUTPORT"
"1","(2500,2350)","0","standard","I229";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"73;
%"FCI_61083-101400LF"
"1","(1450,2500)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"110;
"100"
$PN"100"0;
"96"
$PN"96"135;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"135;
"88"
$PN"88"0;
"84"
$PN"84"40;
"82"
$PN"82"38;
"80"
$PN"80"37;
"76"
$PN"76"108;
"78"
$PN"78"37;
"74"
$PN"74"107;
"72"
$PN"72"135;
"70"
$PN"70"81;
"66"
$PN"66"135;
"68"
$PN"68"82;
"64"
$PN"64"114;
"62"
$PN"62"9;
"60"
$PN"60"113;
"58"
$PN"58"113;
"56"
$PN"56"0;
"52"
$PN"52"135;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"135;
"42"
$PN"42"0;
"40"
$PN"40"135;
"44"
$PN"44"0;
"38"
$PN"38"140;
"36"
$PN"36"112;
"34"
$PN"34"135;
"32"
$PN"32"122;
"30"
$PN"30"123;
"28"
$PN"28"135;
"26"
$PN"26"111;
"24"
$PN"24"106;
"22"
$PN"22"135;
"20"
$PN"20"133;
"18"
$PN"18"134;
"16"
$PN"16"135;
"14"
$PN"14"136;
"12"
$PN"12"0;
"10"
$PN"10"152;
"8"
$PN"8"137;
"6"
$PN"6"132;
"4"
$PN"4"131;
"2"
$PN"2"144;
"101"
$PN"101"121;
"99"
$PN"99"0;
"95"
$PN"95"135;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"135;
"87"
$PN"87"0;
"83"
$PN"83"79;
"81"
$PN"81"80;
"79"
$PN"79"30;
"75"
$PN"75"78;
"77"
$PN"77"135;
"73"
$PN"73"77;
"71"
$PN"71"135;
"69"
$PN"69"76;
"65"
$PN"65"135;
"67"
$PN"67"75;
"63"
$PN"63"74;
"61"
$PN"61"73;
"59"
$PN"59"32;
"57"
$PN"57"32;
"55"
$PN"55"0;
"51"
$PN"51"135;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"4;
"45"
$PN"45"135;
"41"
$PN"41"2;
"39"
$PN"39"135;
"43"
$PN"43"3;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"135;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"135;
"25"
$PN"25"1;
"23"
$PN"23"124;
"21"
$PN"21"135;
"19"
$PN"19"125;
"15"
$PN"15"135;
"17"
$PN"17"130;
"13"
$PN"13"0;
"9"
$PN"9"139;
"11"
$PN"11"0;
"5"
$PN"5"178;
"7"
$PN"7"138;
"3"
$PN"3"176;
"1"
$PN"1"177;
%"OUTPORT"
"1","(2500,2300)","0","standard","I230";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"74;
%"OUTPORT"
"1","(2500,2200)","0","standard","I231";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"75;
%"OUTPORT"
"1","(2500,2150)","0","standard","I232";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"76;
%"OUTPORT"
"1","(2500,2050)","0","standard","I233";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"77;
%"OUTPORT"
"1","(2500,2000)","0","standard","I234";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"78;
%"OUTPORT"
"1","(2500,1850)","0","standard","I235";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"80;
%"OUTPORT"
"1","(2500,1800)","0","standard","I236";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"79;
%"74LV06A"
"1","(-2875,4400)","0","ttl","I237";
;
$LOCATION"U219"
CDS_LOCATION"U219"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,250,125,-150"
CDS_LIB"ttl";
"GND"
$PN"7"169;
"VCC"
$PN"14"168;
"Y6"
$PN"12"0;
"Y5"
$PN"10"0;
"Y4"
$PN"8"0;
"Y3"
$PN"6"0;
"Y2"
$PN"4"0;
"Y1"
$PN"2"167;
"A6"
$PN"13"166;
"A5"
$PN"11"166;
"A4"
$PN"9"166;
"A3"
$PN"5"166;
"A2"
$PN"3"166;
"A1"
$PN"1"174;
%"CSMD0603"
"1","(-2850,4800)","0","capacitors","I238";
;
$LOCATION"C224"
CDS_LOCATION"C224"
$SEC"1"
CDS_SEC"1"
VOLTAGE"50V"
PART_NAME"CSMD0603"
PACKTYPE"0603"
VALUE"0.1UF"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"
$PN"2"169;
"A<0>"
$PN"1"168;
%"RSMD0603"
"1","(-2325,4375)","1","resistors","I239";
;
$LOCATION"R421"
CDS_LOCATION"R421"
$SEC"1"
CDS_SEC"1"
VALUE"4K"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0603"
TOL"0.1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"1%"
NEEDS_NO_SIZE"TRUE"
POSTOL"1%";
"A<0>"
$PN"1"165;
"B<0>"
$PN"2"167;
%"OUTPORT"
"1","(-2125,4525)","0","standard","I240";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"167;
%"TESTPOINT_L"
"1","(300,3800)","2","misc","I241";
;
$LOCATION"TP64"
CDS_LOCATION"TP64"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"131;
%"TESTPOINT_L"
"1","(300,3750)","2","misc","I242";
;
$LOCATION"TP65"
CDS_LOCATION"TP65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"132;
%"TESTPOINT_L"
"1","(300,3700)","2","misc","I243";
;
$LOCATION"TP66"
CDS_LOCATION"TP66"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"137;
%"TESTPOINT_L"
"1","(2550,3850)","0","misc","I244";
;
$LOCATION"TP69"
CDS_LOCATION"TP69"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"177;
%"TESTPOINT_L"
"1","(2550,3800)","0","misc","I245";
;
$LOCATION"TP70"
CDS_LOCATION"TP70"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"176;
%"TESTPOINT_L"
"1","(2550,3700)","0","misc","I247";
;
$LOCATION"TP71"
CDS_LOCATION"TP71"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"138;
%"TESTPOINT_L"
"1","(2550,3650)","0","misc","I248";
;
$LOCATION"TP72"
CDS_LOCATION"TP72"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"139;
%"TESTPOINT_L"
"1","(-600,3850)","0","misc","I249";
;
$LOCATION"TP60"
CDS_LOCATION"TP60"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"148;
%"TESTPOINT_L"
"1","(-600,3600)","0","misc","I250";
;
$LOCATION"TP62"
CDS_LOCATION"TP62"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"149;
%"TESTPOINT_L"
"1","(-600,3550)","0","misc","I251";
;
$LOCATION"TP63"
CDS_LOCATION"TP63"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"
$PN"1"150;
%"TESTPOINT_L"
"1","(-600,3650)","0","misc","I252";
;
$LOCATION"TP61"
CDS_LOCATION"TP61"
$SEC"1"
CDS_SEC"1"
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"151;
%"TESTPOINT_L"
"1","(-2850,3850)","2","misc","I253";
;
$LOCATION"TP54"
CDS_LOCATION"TP54"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"
$PN"1"155;
%"TESTPOINT_L"
"1","(-2850,3550)","2","misc","I254";
;
$LOCATION"TP59"
CDS_LOCATION"TP59"
$SEC"1"
CDS_SEC"1"
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"
$PN"1"153;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"119;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"93;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"99;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"98;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"94;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"95;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"90;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"69;
%"INPORT"
"1","(350,2350)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"INPORT"
"1","(350,2300)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"114;
%"INPORT"
"1","(350,2200)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"82;
%"INPORT"
"1","(350,2150)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"81;
%"INPORT"
"1","(350,2050)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"107;
%"INPORT"
"1","(350,2000)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"108;
%"INPORT"
"1","(350,1850)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"38;
%"INPORT"
"1","(350,1800)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"40;
END.
