Microsemi Libero Software
Version: 11.9.0.4
Release: v11.9


 Netlist Reading Time = 1.0 seconds
Imported the file:
   C:\D3120005043_zjh\synthesis\zjh_CE3.edn

The Import command succeeded ( 00:00:02 )
Info: The design C:\D3120005043_zjh\designer\impl1\zjh_CE3.adb was last modified by software
      version 11.9.0.4.
Opened an existing Libero design C:\D3120005043_zjh\designer\impl1\zjh_CE3.adb.
'BA_NAME' set to 'zjh_CE3_ba'
'KEEP_EXISTING_PHYSICAL_CONSTRAINTS' set to '1'
'SDC_IMPORT_MERGE' set to '1'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\D3120005043_zjh\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'

The Execute Script command succeeded ( 00:00:00 )
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3P060
Package     : 100 VQFP
Source      : C:\D3120005043_zjh\synthesis\zjh_CE3.edn
Format      : EDIF
Topcell     : zjh_CE3
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : Yes
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...


Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        0

    Total macros optimized  0

Warning: CMP503: Remapped 1 enable flip-flop(s) to a 2-tile implementation because the CLR/PRE
         pin on the enable flip-flop is not being driven by a global net.

There were 0 error(s) and 1 warning(s) in this design.
=====================================================================

Reading previous post-compile physical placement constraints.


There were 0 error(s) and 0 warning(s).

=====================================================================
Compile report:
===============

    CORE                       Used:     10  Total:   1536   (0.65%)
    IO (W/ clocks)             Used:     13  Total:     71   (18.31%)
    GLOBAL (Chip+Quadrant)     Used:      1  Total:     18   (5.56%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      0  Total:      4   (0.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 1      | 6  (16.67%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 8            | 8
    SEQ     | 2            | 2

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 2             | 0            | 0
    Output I/O                            | 11            | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVTTL                           | 3.30v | N/A   | 2     | 11     | 0

I/O Placement:

    Locked  :  13 ( 100.00% )
    Placed  :   0
    UnPlaced:   0

Net information report:
=======================

The following nets drive enable flip-flops that have been remapped to a 2-tile implementation:
    EffCnt  Type          Name
    --------------------------
    1       SET/RESET_NET Net   : Aclr_c
                          Driver: Aclr_pad

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    2       CLK_NET       Net   : Clock_c
                          Driver: Clock_pad
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    6       INT_NET       Net   : newCore_0_Q[0]
                          Driver: newCore_0/DFN1C0_NU_0
    6       INT_NET       Net   : newCore_0_Q[1]
                          Driver: newCore_0/DFN1E1C0_NU_1/U1
    3       INT_NET       Net   : un1_A_6
                          Driver: zjh_74HC138_0/un1_A_6
    2       INT_NET       Net   : Reg_0_M[1]
                          Driver: Reg_0/un1_S_1
    2       INT_NET       Net   : un1_A_7
                          Driver: zjh_74HC138_0/un1_A_7
    2       INT_NET       Net   : un1_A_8
                          Driver: zjh_74HC138_0/un1_A_8
    2       SET/RESET_NET Net   : Aclr_c
                          Driver: Aclr_pad
    2       INT_NET       Net   : zjh_74HC138_0.un1_A_7_i
                          Driver: zjh_74HC138_0/un1_A_7_i
    1       INT_NET       Net   : newCore_0/INV_1_Y
                          Driver: newCore_0/INV_1
    1       INT_NET       Net   : newCore_0/INV_0_Y
                          Driver: newCore_0/INV_0

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    6       INT_NET       Net   : newCore_0_Q[0]
                          Driver: newCore_0/DFN1C0_NU_0
    6       INT_NET       Net   : newCore_0_Q[1]
                          Driver: newCore_0/DFN1E1C0_NU_1/U1
    3       INT_NET       Net   : un1_A_6
                          Driver: zjh_74HC138_0/un1_A_6
    3       INT_NET       Net   : un1_A_7
                          Driver: zjh_74HC138_0/un1_A_7
    2       INT_NET       Net   : Reg_0_M[1]
                          Driver: Reg_0/un1_S_1
    2       INT_NET       Net   : un1_A_8
                          Driver: zjh_74HC138_0/un1_A_8
    2       SET/RESET_NET Net   : Aclr_c
                          Driver: Aclr_pad
    1       INT_NET       Net   : newCore_0/DFN1E1C0_NU_1/Y
                          Driver: newCore_0/DFN1E1C0_NU_1/U0

The Compile command succeeded ( 00:00:00 )
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...


Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Tue Jan 04 10:57:41 2022

Placer Finished: Tue Jan 04 10:57:43 2022
Total Placer CPU Time:     00:00:02

                        o - o - o - o - o - o


Timing-driven Router 
Design: zjh_CE3                         Started: Tue Jan 04 10:57:44 2022

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: zjh_CE3                         
Finished: Tue Jan 04 10:57:48 2022
Total CPU Time:     00:00:02            Total Elapsed Time: 00:00:04
Total Memory Usage: 108.0 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.

The Layout command succeeded ( 00:00:11 )
Warning: File C:\D3120005043_zjh\designer\impl1\zjh_CE3_ba.sdf
         already exists.
         Do you want to replace the file? [YES]
Back-annotated to the file(s):
   .\zjh_CE3_ba.sdf
   .\zjh_CE3_ba.v

The Back-Annotate command succeeded ( 00:00:00 )
Warning: The following files already exist:
         
         C:\D3120005043_zjh\designer\impl1\zjh_CE3.pdb
         
         Do you want to replace the files? [YES]

The Export-map command succeeded ( 00:00:09 )
Warning: Overwriting the existing file: C:\D3120005043_zjh\designer\impl1\zjh_CE3.pdb.
Wrote to the file: C:\D3120005043_zjh\designer\impl1\zjh_CE3.pdb
CHECKSUM: D2CE

The Generate programming file command succeeded ( 00:00:10 )
Design saved to file C:\D3120005043_zjh\designer\impl1\zjh_CE3.adb.
Wrote pin report to file: C:\D3120005043_zjh\designer\impl1\zjh_CE3_report_pin_byname.txt

The Report command succeeded ( 00:00:01 )
Wrote pin report to file: C:\D3120005043_zjh\designer\impl1\zjh_CE3_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )

The Execute Script command succeeded ( 00:00:02 )
Design closed.

