// Seed: 1915523128
module module_0 (
    output wand id_0,
    input  tri  id_1
);
  assign id_0 = id_1;
  always $display;
  assign {id_1, 1 * id_1, id_1} = id_1;
  assign id_0 = id_1;
  wand id_3 = 1;
  tri1 id_4;
  assign id_0 = id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input  tri0  id_0,
    output wand  id_1,
    output tri1  id_2,
    output logic id_3,
    input  wand  id_4,
    input  uwire id_5,
    input  tri1  id_6,
    input  wor   id_7,
    input  logic id_8
);
  always id_3 <= id_8;
  wire id_10;
  always id_3 = 1;
  wire id_11, id_12, id_13;
  wire id_14, id_15;
  module_0(
      id_2, id_5
  );
endmodule
