{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577005586366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577005586366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 20:06:26 2019 " "Processing started: Sun Dec 22 20:06:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577005586366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577005586366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off First_Niosii -c First_Niosii " "Command: quartus_map --read_settings_files=on --write_settings_files=off First_Niosii -c First_Niosii" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577005586366 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1577005587179 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "De0_Nano_Qsys2019.qsys " "Elaborating Qsys system entity \"De0_Nano_Qsys2019.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577005587273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:29 Progress: Loading Niosii_FPGA/De0_Nano_Qsys2019.qsys " "2019.12.22.20:06:29 Progress: Loading Niosii_FPGA/De0_Nano_Qsys2019.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005589959 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:30 Progress: Reading input file " "2019.12.22.20:06:30 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005590272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:30 Progress: Adding clk_50 \[clock_source 13.0\] " "2019.12.22.20:06:30 Progress: Adding clk_50 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005590318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:30 Progress: Parameterizing module clk_50 " "2019.12.22.20:06:30 Progress: Parameterizing module clk_50" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005590490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:30 Progress: Adding cpu \[altera_nios2_qsys 13.0\] " "2019.12.22.20:06:30 Progress: Adding cpu \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005590506 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Parameterizing module cpu " "2019.12.22.20:06:31 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2019.12.22.20:06:31 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591322 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Parameterizing module jtag_uart " "2019.12.22.20:06:31 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2019.12.22.20:06:31 Progress: Adding onchip_memory2 \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Parameterizing module onchip_memory2 " "2019.12.22.20:06:31 Progress: Parameterizing module onchip_memory2" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Adding sysid \[altera_avalon_sysid_qsys 13.0\] " "2019.12.22.20:06:31 Progress: Adding sysid \[altera_avalon_sysid_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591447 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Parameterizing module sysid " "2019.12.22.20:06:31 Progress: Parameterizing module sysid" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Adding pio_led \[altera_avalon_pio 13.0.1.99.2\] " "2019.12.22.20:06:31 Progress: Adding pio_led \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Parameterizing module pio_led " "2019.12.22.20:06:31 Progress: Parameterizing module pio_led" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Adding sdram \[altera_avalon_new_sdram_controller 13.0.1.99.2\] " "2019.12.22.20:06:31 Progress: Adding sdram \[altera_avalon_new_sdram_controller 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Parameterizing module sdram " "2019.12.22.20:06:31 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Adding uart_0 \[altera_avalon_uart 13.0.1.99.2\] " "2019.12.22.20:06:31 Progress: Adding uart_0 \[altera_avalon_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Parameterizing module uart_0 " "2019.12.22.20:06:31 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Adding pio_data \[altera_avalon_pio 13.0.1.99.2\] " "2019.12.22.20:06:31 Progress: Adding pio_data \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Parameterizing module pio_data " "2019.12.22.20:06:31 Progress: Parameterizing module pio_data" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Adding pio_command \[altera_avalon_pio 13.0.1.99.2\] " "2019.12.22.20:06:31 Progress: Adding pio_command \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Parameterizing module pio_command " "2019.12.22.20:06:31 Progress: Parameterizing module pio_command" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:31 Progress: Building connections " "2019.12.22.20:06:31 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005591837 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:32 Progress: Parameterizing connections " "2019.12.22.20:06:32 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005592228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:32 Progress: Validating " "2019.12.22.20:06:32 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005592228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.12.22.20:06:32 Progress: Done reading input file " "2019.12.22.20:06:32 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005592696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_Nano_Qsys2019.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "De0_Nano_Qsys2019.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005592962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_Nano_Qsys2019.sysid: Time stamp will be automatically updated when this component is generated. " "De0_Nano_Qsys2019.sysid: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005592962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_Nano_Qsys2019.pio_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "De0_Nano_Qsys2019.pio_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005592962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_Nano_Qsys2019: Generating De0_Nano_Qsys2019 \"De0_Nano_Qsys2019\" for QUARTUS_SYNTH " "De0_Nano_Qsys2019: Generating De0_Nano_Qsys2019 \"De0_Nano_Qsys2019\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005593777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 10 modules, 41 connections " "Pipeline_bridge_swap_transform: After transform: 10 modules, 41 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005594002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005594013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 21 modules, 85 connections " "Merlin_translator_transform: After transform: 21 modules, 85 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005594615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 43 modules, 230 connections " "Merlin_domain_transform: After transform: 43 modules, 230 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005595427 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 54 modules, 274 connections " "Merlin_router_transform: After transform: 54 modules, 274 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005595657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_traffic_limiter_transform: After transform: 56 modules, 284 connections " "Merlin_traffic_limiter_transform: After transform: 56 modules, 284 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005595754 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_burst_transform: After transform: 57 modules, 288 connections " "Merlin_burst_transform: After transform: 57 modules, 288 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005595933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 58 modules, 225 connections " "Reset_adaptation_transform: After transform: 58 modules, 225 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005596003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 79 modules, 271 connections " "Merlin_network_to_switch_transform: After transform: 79 modules, 271 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005596170 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_width_transform: After transform: 81 modules, 277 connections " "Merlin_width_transform: After transform: 81 modules, 277 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005596312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter_update_transform: After transform: 81 modules, 279 connections " "Limiter_update_transform: After transform: 81 modules, 279 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005596404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 81 modules, 279 connections " "Merlin_mm_transform: After transform: 81 modules, 279 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005596411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 82 modules, 282 connections " "Merlin_interrupt_mapper_transform: After transform: 82 modules, 282 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005596437 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for uart_0:s1:dataavailable (dataavailable)\" " "De0_Nano_Qsys2019: \"No matching role found for uart_0:s1:dataavailable (dataavailable)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for uart_0:s1:readyfordata (readyfordata)\" " "De0_Nano_Qsys2019: \"No matching role found for uart_0:s1:readyfordata (readyfordata)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597107 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597122 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "De0_Nano_Qsys2019: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597138 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'De0_Nano_Qsys2019_cpu' " "Cpu: Starting RTL generation for module 'De0_Nano_Qsys2019_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=De0_Nano_Qsys2019_cpu --dir=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0001_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0001_cpu_gen//De0_Nano_Qsys2019_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Cpu:   Generation command is \[exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=De0_Nano_Qsys2019_cpu --dir=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0001_cpu_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0001_cpu_gen//De0_Nano_Qsys2019_cpu_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005597497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:38 (*) Starting Nios II generation " "Cpu: # 2019.12.22 20:06:38 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:38 (*)   Checking for plaintext license. " "Cpu: # 2019.12.22 20:06:38 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:38 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus " "Cpu: # 2019.12.22 20:06:38 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.12.22 20:06:38 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:38 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.12.22 20:06:38 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:38 (*)   Plaintext license not found. " "Cpu: # 2019.12.22 20:06:38 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:38 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2019.12.22 20:06:38 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:39 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus " "Cpu: # 2019.12.22 20:06:39 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2019.12.22 20:06:39 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:39 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2019.12.22 20:06:39 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:39 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2019.12.22 20:06:39 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:39 (*)   Elaborating CPU configuration settings " "Cpu: # 2019.12.22 20:06:39 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:39 (*)   Creating all objects for CPU " "Cpu: # 2019.12.22 20:06:39 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:39 (*)     Testbench " "Cpu: # 2019.12.22 20:06:39 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:39 (*)     Instruction decoding " "Cpu: # 2019.12.22 20:06:39 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:39 (*)       Instruction fields " "Cpu: # 2019.12.22 20:06:39 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:39 (*)       Instruction decodes " "Cpu: # 2019.12.22 20:06:39 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:39 (*)       Signals for RTL simulation waveforms " "Cpu: # 2019.12.22 20:06:39 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:39 (*)       Instruction controls " "Cpu: # 2019.12.22 20:06:39 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:39 (*)     Pipeline frontend " "Cpu: # 2019.12.22 20:06:39 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:40 (*)     Pipeline backend " "Cpu: # 2019.12.22 20:06:40 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:42 (*)   Generating RTL from CPU objects " "Cpu: # 2019.12.22 20:06:42 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:45 (*)   Creating encrypted RTL " "Cpu: # 2019.12.22 20:06:45 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2019.12.22 20:06:46 (*) Done Nios II generation " "Cpu: # 2019.12.22 20:06:46 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'De0_Nano_Qsys2019_cpu' " "Cpu: Done RTL generation for module 'De0_Nano_Qsys2019_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"De0_Nano_Qsys2019\" instantiated altera_nios2_qsys \"cpu\" " "Cpu: \"De0_Nano_Qsys2019\" instantiated altera_nios2_qsys \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'De0_Nano_Qsys2019_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'De0_Nano_Qsys2019_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=De0_Nano_Qsys2019_jtag_uart --dir=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0002_jtag_uart_gen//De0_Nano_Qsys2019_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=De0_Nano_Qsys2019_jtag_uart --dir=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0002_jtag_uart_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0002_jtag_uart_gen//De0_Nano_Qsys2019_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'De0_Nano_Qsys2019_jtag_uart' " "Jtag_uart: Done RTL generation for module 'De0_Nano_Qsys2019_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005606985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"De0_Nano_Qsys2019\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"De0_Nano_Qsys2019\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005607016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Starting RTL generation for module 'De0_Nano_Qsys2019_onchip_memory2' " "Onchip_memory2: Starting RTL generation for module 'De0_Nano_Qsys2019_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005607032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=De0_Nano_Qsys2019_onchip_memory2 --dir=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0003_onchip_memory2_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0003_onchip_memory2_gen//De0_Nano_Qsys2019_onchip_memory2_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=De0_Nano_Qsys2019_onchip_memory2 --dir=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0003_onchip_memory2_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0003_onchip_memory2_gen//De0_Nano_Qsys2019_onchip_memory2_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005607032 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: Done RTL generation for module 'De0_Nano_Qsys2019_onchip_memory2' " "Onchip_memory2: Done RTL generation for module 'De0_Nano_Qsys2019_onchip_memory2'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005607391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2: \"De0_Nano_Qsys2019\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\" " "Onchip_memory2: \"De0_Nano_Qsys2019\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005607407 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid: \"De0_Nano_Qsys2019\" instantiated altera_avalon_sysid_qsys \"sysid\" " "Sysid: \"De0_Nano_Qsys2019\" instantiated altera_avalon_sysid_qsys \"sysid\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005607438 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Starting RTL generation for module 'De0_Nano_Qsys2019_pio_led' " "Pio_led: Starting RTL generation for module 'De0_Nano_Qsys2019_pio_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005607454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=De0_Nano_Qsys2019_pio_led --dir=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0005_pio_led_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0005_pio_led_gen//De0_Nano_Qsys2019_pio_led_component_configuration.pl  --do_build_sim=0  \] " "Pio_led:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=De0_Nano_Qsys2019_pio_led --dir=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0005_pio_led_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0005_pio_led_gen//De0_Nano_Qsys2019_pio_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005607454 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: Done RTL generation for module 'De0_Nano_Qsys2019_pio_led' " "Pio_led: Done RTL generation for module 'De0_Nano_Qsys2019_pio_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005607719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_led: \"De0_Nano_Qsys2019\" instantiated altera_avalon_pio \"pio_led\" " "Pio_led: \"De0_Nano_Qsys2019\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005607719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'De0_Nano_Qsys2019_sdram' " "Sdram: Starting RTL generation for module 'De0_Nano_Qsys2019_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005607735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=De0_Nano_Qsys2019_sdram --dir=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0006_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0006_sdram_gen//De0_Nano_Qsys2019_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=De0_Nano_Qsys2019_sdram --dir=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0006_sdram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0006_sdram_gen//De0_Nano_Qsys2019_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005607735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'De0_Nano_Qsys2019_sdram' " "Sdram: Done RTL generation for module 'De0_Nano_Qsys2019_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005608469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"De0_Nano_Qsys2019\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"De0_Nano_Qsys2019\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005608485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'De0_Nano_Qsys2019_uart_0' " "Uart_0: Starting RTL generation for module 'De0_Nano_Qsys2019_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005608516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=De0_Nano_Qsys2019_uart_0 --dir=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0007_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0007_uart_0_gen//De0_Nano_Qsys2019_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=De0_Nano_Qsys2019_uart_0 --dir=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0007_uart_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0007_uart_0_gen//De0_Nano_Qsys2019_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005608516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'De0_Nano_Qsys2019_uart_0' " "Uart_0: Done RTL generation for module 'De0_Nano_Qsys2019_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"De0_Nano_Qsys2019\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"De0_Nano_Qsys2019\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_data: Starting RTL generation for module 'De0_Nano_Qsys2019_pio_data' " "Pio_data: Starting RTL generation for module 'De0_Nano_Qsys2019_pio_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_data:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=De0_Nano_Qsys2019_pio_data --dir=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0008_pio_data_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0008_pio_data_gen//De0_Nano_Qsys2019_pio_data_component_configuration.pl  --do_build_sim=0  \] " "Pio_data:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=De0_Nano_Qsys2019_pio_data --dir=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0008_pio_data_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0008_pio_data_gen//De0_Nano_Qsys2019_pio_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_data: Done RTL generation for module 'De0_Nano_Qsys2019_pio_data' " "Pio_data: Done RTL generation for module 'De0_Nano_Qsys2019_pio_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_data: \"De0_Nano_Qsys2019\" instantiated altera_avalon_pio \"pio_data\" " "Pio_data: \"De0_Nano_Qsys2019\" instantiated altera_avalon_pio \"pio_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_command: Starting RTL generation for module 'De0_Nano_Qsys2019_pio_command' " "Pio_command: Starting RTL generation for module 'De0_Nano_Qsys2019_pio_command'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_command:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=De0_Nano_Qsys2019_pio_command --dir=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0009_pio_command_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0009_pio_command_gen//De0_Nano_Qsys2019_pio_command_component_configuration.pl  --do_build_sim=0  \] " "Pio_command:   Generation command is \[exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=De0_Nano_Qsys2019_pio_command --dir=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0009_pio_command_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/damit/AppData/Local/Temp/alt8252_6714387554153744563.dir/0009_pio_command_gen//De0_Nano_Qsys2019_pio_command_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_command: Done RTL generation for module 'De0_Nano_Qsys2019_pio_command' " "Pio_command: Done RTL generation for module 'De0_Nano_Qsys2019_pio_command'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_command: \"De0_Nano_Qsys2019\" instantiated altera_avalon_pio \"pio_command\" " "Pio_command: \"De0_Nano_Qsys2019\" instantiated altera_avalon_pio \"pio_command\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_instruction_master_translator: \"De0_Nano_Qsys2019\" instantiated altera_merlin_master_translator \"cpu_instruction_master_translator\" " "Cpu_instruction_master_translator: \"De0_Nano_Qsys2019\" instantiated altera_merlin_master_translator \"cpu_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_jtag_debug_module_translator: \"De0_Nano_Qsys2019\" instantiated altera_merlin_slave_translator \"cpu_jtag_debug_module_translator\" " "Cpu_jtag_debug_module_translator: \"De0_Nano_Qsys2019\" instantiated altera_merlin_slave_translator \"cpu_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_instruction_master_translator_avalon_universal_master_0_agent: \"De0_Nano_Qsys2019\" instantiated altera_merlin_master_agent \"cpu_instruction_master_translator_avalon_universal_master_0_agent\" " "Cpu_instruction_master_translator_avalon_universal_master_0_agent: \"De0_Nano_Qsys2019\" instantiated altera_merlin_master_agent \"cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"De0_Nano_Qsys2019\" instantiated altera_merlin_slave_agent \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"De0_Nano_Qsys2019\" instantiated altera_merlin_slave_agent \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"De0_Nano_Qsys2019\" instantiated altera_avalon_sc_fifo \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"De0_Nano_Qsys2019\" instantiated altera_avalon_sc_fifo \"cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router_001: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"addr_router_001\" " "Addr_router_001: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"addr_router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_002: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"id_router_002\" " "Id_router_002: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"id_router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router_003: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"id_router_003\" " "Id_router_003: \"De0_Nano_Qsys2019\" instantiated altera_merlin_router \"id_router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Limiter: \"De0_Nano_Qsys2019\" instantiated altera_merlin_traffic_limiter \"limiter\" " "Limiter: \"De0_Nano_Qsys2019\" instantiated altera_merlin_traffic_limiter \"limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Burst_adapter: \"De0_Nano_Qsys2019\" instantiated altera_merlin_burst_adapter \"burst_adapter\" " "Burst_adapter: \"De0_Nano_Qsys2019\" instantiated altera_merlin_burst_adapter \"burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"De0_Nano_Qsys2019\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"De0_Nano_Qsys2019\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"De0_Nano_Qsys2019\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"De0_Nano_Qsys2019\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux_001: \"De0_Nano_Qsys2019\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\" " "Cmd_xbar_demux_001: \"De0_Nano_Qsys2019\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"De0_Nano_Qsys2019\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"De0_Nano_Qsys2019\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005609962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"De0_Nano_Qsys2019\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"De0_Nano_Qsys2019\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005610008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux_003: \"De0_Nano_Qsys2019\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\" " "Rsp_xbar_demux_003: \"De0_Nano_Qsys2019\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005610024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"De0_Nano_Qsys2019\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"De0_Nano_Qsys2019\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005610071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005610071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux_001: \"De0_Nano_Qsys2019\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\" " "Rsp_xbar_mux_001: \"De0_Nano_Qsys2019\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005610133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005610133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Width_adapter: \"De0_Nano_Qsys2019\" instantiated altera_merlin_width_adapter \"width_adapter\" " "Width_adapter: \"De0_Nano_Qsys2019\" instantiated altera_merlin_width_adapter \"width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005610149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005610149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005610149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"De0_Nano_Qsys2019\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"De0_Nano_Qsys2019\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005610180 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "De0_Nano_Qsys2019: Done De0_Nano_Qsys2019\" with 32 modules, 110 files, 2579274 bytes " "De0_Nano_Qsys2019: Done De0_Nano_Qsys2019\" with 32 modules, 110 files, 2579274 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1577005610180 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "De0_Nano_Qsys2019.qsys " "Finished elaborating Qsys system entity \"De0_Nano_Qsys2019.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577005611122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_qsys2019/synthesis/de0_nano_qsys2019.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_qsys2019/synthesis/de0_nano_qsys2019.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019 " "Found entity 1: De0_Nano_Qsys2019" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005611169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005611169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_niosii.bdf 1 1 " "Found 1 design units, including 1 entities, in source file first_niosii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 First_Niosii " "Found entity 1: First_Niosii" {  } { { "First_Niosii.bdf" "" { Schematic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/First_Niosii.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005611169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005611169 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "edge_detect.v(18) " "Verilog HDL warning at edge_detect.v(18): extended using \"x\" or \"z\"" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1577005611169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005611169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005611169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/de0_nano_qsys2019.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/de0_nano_qsys2019.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019 " "Found entity 1: De0_Nano_Qsys2019" {  } { { "db/ip/De0_Nano_Qsys2019/De0_Nano_Qsys2019.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/De0_Nano_Qsys2019.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005611201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005611201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel De0_Nano_Qsys2019_addr_router.sv(48) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1577005611201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel De0_Nano_Qsys2019_addr_router.sv(49) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1577005611201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_addr_router_default_decode " "Found entity 1: De0_Nano_Qsys2019_addr_router_default_decode" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005611201 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_addr_router " "Found entity 2: De0_Nano_Qsys2019_addr_router" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005611201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005611201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel De0_Nano_Qsys2019_addr_router_001.sv(48) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1577005611216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel De0_Nano_Qsys2019_addr_router_001.sv(49) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1577005611216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_addr_router_001_default_decode " "Found entity 1: De0_Nano_Qsys2019_addr_router_001_default_decode" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005611217 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_addr_router_001 " "Found entity 2: De0_Nano_Qsys2019_addr_router_001" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005611217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005611217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cmd_xbar_demux " "Found entity 1: De0_Nano_Qsys2019_cmd_xbar_demux" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_demux.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005611222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005611222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cmd_xbar_demux_001 " "Found entity 1: De0_Nano_Qsys2019_cmd_xbar_demux_001" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_demux_001.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005611228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005611228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cmd_xbar_mux " "Found entity 1: De0_Nano_Qsys2019_cmd_xbar_mux" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_mux.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005611233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005611233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cpu_ic_data_module " "Found entity 1: De0_Nano_Qsys2019_cpu_ic_data_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_cpu_ic_tag_module " "Found entity 2: De0_Nano_Qsys2019_cpu_ic_tag_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "3 De0_Nano_Qsys2019_cpu_bht_module " "Found entity 3: De0_Nano_Qsys2019_cpu_bht_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "4 De0_Nano_Qsys2019_cpu_register_bank_a_module " "Found entity 4: De0_Nano_Qsys2019_cpu_register_bank_a_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "5 De0_Nano_Qsys2019_cpu_register_bank_b_module " "Found entity 5: De0_Nano_Qsys2019_cpu_register_bank_b_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "6 De0_Nano_Qsys2019_cpu_dc_tag_module " "Found entity 6: De0_Nano_Qsys2019_cpu_dc_tag_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "7 De0_Nano_Qsys2019_cpu_dc_data_module " "Found entity 7: De0_Nano_Qsys2019_cpu_dc_data_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "8 De0_Nano_Qsys2019_cpu_dc_victim_module " "Found entity 8: De0_Nano_Qsys2019_cpu_dc_victim_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "9 De0_Nano_Qsys2019_cpu_nios2_oci_debug " "Found entity 9: De0_Nano_Qsys2019_cpu_nios2_oci_debug" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "10 De0_Nano_Qsys2019_cpu_ociram_sp_ram_module " "Found entity 10: De0_Nano_Qsys2019_cpu_ociram_sp_ram_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "11 De0_Nano_Qsys2019_cpu_nios2_ocimem " "Found entity 11: De0_Nano_Qsys2019_cpu_nios2_ocimem" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "12 De0_Nano_Qsys2019_cpu_nios2_avalon_reg " "Found entity 12: De0_Nano_Qsys2019_cpu_nios2_avalon_reg" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "13 De0_Nano_Qsys2019_cpu_nios2_oci_break " "Found entity 13: De0_Nano_Qsys2019_cpu_nios2_oci_break" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "14 De0_Nano_Qsys2019_cpu_nios2_oci_xbrk " "Found entity 14: De0_Nano_Qsys2019_cpu_nios2_oci_xbrk" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "15 De0_Nano_Qsys2019_cpu_nios2_oci_dbrk " "Found entity 15: De0_Nano_Qsys2019_cpu_nios2_oci_dbrk" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "16 De0_Nano_Qsys2019_cpu_nios2_oci_itrace " "Found entity 16: De0_Nano_Qsys2019_cpu_nios2_oci_itrace" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "17 De0_Nano_Qsys2019_cpu_nios2_oci_td_mode " "Found entity 17: De0_Nano_Qsys2019_cpu_nios2_oci_td_mode" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "18 De0_Nano_Qsys2019_cpu_nios2_oci_dtrace " "Found entity 18: De0_Nano_Qsys2019_cpu_nios2_oci_dtrace" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "19 De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count " "Found entity 19: De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "20 De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc " "Found entity 20: De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "21 De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc " "Found entity 21: De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "22 De0_Nano_Qsys2019_cpu_nios2_oci_fifo " "Found entity 22: De0_Nano_Qsys2019_cpu_nios2_oci_fifo" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "23 De0_Nano_Qsys2019_cpu_nios2_oci_pib " "Found entity 23: De0_Nano_Qsys2019_cpu_nios2_oci_pib" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "24 De0_Nano_Qsys2019_cpu_nios2_oci_im " "Found entity 24: De0_Nano_Qsys2019_cpu_nios2_oci_im" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "25 De0_Nano_Qsys2019_cpu_nios2_performance_monitors " "Found entity 25: De0_Nano_Qsys2019_cpu_nios2_performance_monitors" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "26 De0_Nano_Qsys2019_cpu_nios2_oci " "Found entity 26: De0_Nano_Qsys2019_cpu_nios2_oci" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""} { "Info" "ISGN_ENTITY_NAME" "27 De0_Nano_Qsys2019_cpu " "Found entity 27: De0_Nano_Qsys2019_cpu" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk " "Found entity 1: De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cpu_jtag_debug_module_tck " "Found entity 1: De0_Nano_Qsys2019_cpu_jtag_debug_module_tck" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper " "Found entity 1: De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cpu_mult_cell " "Found entity 1: De0_Nano_Qsys2019_cpu_mult_cell" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_mult_cell.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cpu_oci_test_bench " "Found entity 1: De0_Nano_Qsys2019_cpu_oci_test_bench" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_oci_test_bench.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_cpu_test_bench " "Found entity 1: De0_Nano_Qsys2019_cpu_test_bench" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_test_bench.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel De0_Nano_Qsys2019_id_router.sv(48) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1577005612257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel De0_Nano_Qsys2019_id_router.sv(49) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1577005612257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_id_router_default_decode " "Found entity 1: De0_Nano_Qsys2019_id_router_default_decode" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612257 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_id_router " "Found entity 2: De0_Nano_Qsys2019_id_router" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel De0_Nano_Qsys2019_id_router_002.sv(48) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1577005612257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel De0_Nano_Qsys2019_id_router_002.sv(49) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1577005612257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_id_router_002_default_decode " "Found entity 1: De0_Nano_Qsys2019_id_router_002_default_decode" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612273 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_id_router_002 " "Found entity 2: De0_Nano_Qsys2019_id_router_002" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel De0_Nano_Qsys2019_id_router_003.sv(48) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1577005612273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel De0_Nano_Qsys2019_id_router_003.sv(49) " "Verilog HDL Declaration information at De0_Nano_Qsys2019_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1577005612273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_id_router_003_default_decode " "Found entity 1: De0_Nano_Qsys2019_id_router_003_default_decode" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612273 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_id_router_003 " "Found entity 2: De0_Nano_Qsys2019_id_router_003" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_irq_mapper " "Found entity 1: De0_Nano_Qsys2019_irq_mapper" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_irq_mapper.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_jtag_uart_sim_scfifo_w " "Found entity 1: De0_Nano_Qsys2019_jtag_uart_sim_scfifo_w" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612288 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_jtag_uart_scfifo_w " "Found entity 2: De0_Nano_Qsys2019_jtag_uart_scfifo_w" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612288 ""} { "Info" "ISGN_ENTITY_NAME" "3 De0_Nano_Qsys2019_jtag_uart_sim_scfifo_r " "Found entity 3: De0_Nano_Qsys2019_jtag_uart_sim_scfifo_r" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612288 ""} { "Info" "ISGN_ENTITY_NAME" "4 De0_Nano_Qsys2019_jtag_uart_scfifo_r " "Found entity 4: De0_Nano_Qsys2019_jtag_uart_scfifo_r" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612288 ""} { "Info" "ISGN_ENTITY_NAME" "5 De0_Nano_Qsys2019_jtag_uart " "Found entity 5: De0_Nano_Qsys2019_jtag_uart" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_onchip_memory2 " "Found entity 1: De0_Nano_Qsys2019_onchip_memory2" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_pio_command.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_pio_command.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_pio_command " "Found entity 1: De0_Nano_Qsys2019_pio_command" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_pio_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_pio_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_pio_data " "Found entity 1: De0_Nano_Qsys2019_pio_data" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_data.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_pio_led " "Found entity 1: De0_Nano_Qsys2019_pio_led" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_led.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_rsp_xbar_demux " "Found entity 1: De0_Nano_Qsys2019_rsp_xbar_demux" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_demux.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_rsp_xbar_demux_003 " "Found entity 1: De0_Nano_Qsys2019_rsp_xbar_demux_003" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_demux_003.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_rsp_xbar_mux " "Found entity 1: De0_Nano_Qsys2019_rsp_xbar_mux" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_rsp_xbar_mux_001 " "Found entity 1: De0_Nano_Qsys2019_rsp_xbar_mux_001" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux_001.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_sdram_input_efifo_module " "Found entity 1: De0_Nano_Qsys2019_sdram_input_efifo_module" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612335 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_sdram " "Found entity 2: De0_Nano_Qsys2019_sdram" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_sysid " "Found entity 1: De0_Nano_Qsys2019_sysid" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sysid.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/de0_nano_qsys2019/submodules/de0_nano_qsys2019_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 De0_Nano_Qsys2019_uart_0_tx " "Found entity 1: De0_Nano_Qsys2019_uart_0_tx" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612351 ""} { "Info" "ISGN_ENTITY_NAME" "2 De0_Nano_Qsys2019_uart_0_rx_stimulus_source " "Found entity 2: De0_Nano_Qsys2019_uart_0_rx_stimulus_source" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612351 ""} { "Info" "ISGN_ENTITY_NAME" "3 De0_Nano_Qsys2019_uart_0_rx " "Found entity 3: De0_Nano_Qsys2019_uart_0_rx" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612351 ""} { "Info" "ISGN_ENTITY_NAME" "4 De0_Nano_Qsys2019_uart_0_regs " "Found entity 4: De0_Nano_Qsys2019_uart_0_regs" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612351 ""} { "Info" "ISGN_ENTITY_NAME" "5 De0_Nano_Qsys2019_uart_0 " "Found entity 5: De0_Nano_Qsys2019_uart_0" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612367 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612382 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612382 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612382 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612382 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612382 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612382 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_reset_controller.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/de0_nano_qsys2019/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/de0_nano_qsys2019/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005612429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005612429 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "De0_Nano_Qsys2019_cpu.v(2074) " "Verilog HDL or VHDL warning at De0_Nano_Qsys2019_cpu.v(2074): conditional expression evaluates to a constant" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1577005612460 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "De0_Nano_Qsys2019_cpu.v(2076) " "Verilog HDL or VHDL warning at De0_Nano_Qsys2019_cpu.v(2076): conditional expression evaluates to a constant" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1577005612460 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "De0_Nano_Qsys2019_cpu.v(2232) " "Verilog HDL or VHDL warning at De0_Nano_Qsys2019_cpu.v(2232): conditional expression evaluates to a constant" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1577005612460 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "De0_Nano_Qsys2019_cpu.v(3060) " "Verilog HDL or VHDL warning at De0_Nano_Qsys2019_cpu.v(3060): conditional expression evaluates to a constant" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1577005612460 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "De0_Nano_Qsys2019_sdram.v(316) " "Verilog HDL or VHDL warning at De0_Nano_Qsys2019_sdram.v(316): conditional expression evaluates to a constant" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1577005612476 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "De0_Nano_Qsys2019_sdram.v(326) " "Verilog HDL or VHDL warning at De0_Nano_Qsys2019_sdram.v(326): conditional expression evaluates to a constant" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1577005612476 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "De0_Nano_Qsys2019_sdram.v(336) " "Verilog HDL or VHDL warning at De0_Nano_Qsys2019_sdram.v(336): conditional expression evaluates to a constant" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1577005612476 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "De0_Nano_Qsys2019_sdram.v(680) " "Verilog HDL or VHDL warning at De0_Nano_Qsys2019_sdram.v(680): conditional expression evaluates to a constant" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1577005612476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "First_Niosii " "Elaborating entity \"First_Niosii\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1577005612913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019 De0_Nano_Qsys2019:inst " "Elaborating entity \"De0_Nano_Qsys2019\" for hierarchy \"De0_Nano_Qsys2019:inst\"" {  } { { "First_Niosii.bdf" "inst" { Schematic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/First_Niosii.bdf" { { 200 800 1376 704 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005612945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu " "Elaborating entity \"De0_Nano_Qsys2019_cpu\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cpu" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005612991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_test_bench De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_test_bench:the_De0_Nano_Qsys2019_cpu_test_bench " "Elaborating entity \"De0_Nano_Qsys2019_cpu_test_bench\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_test_bench:the_De0_Nano_Qsys2019_cpu_test_bench\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_test_bench" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 6001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005613554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_ic_data_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data " "Elaborating entity \"De0_Nano_Qsys2019_cpu_ic_data_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_ic_data" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 7026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005613616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005613726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005613835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005613835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_data_module:De0_Nano_Qsys2019_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005613851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_ic_tag_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag " "Elaborating entity \"De0_Nano_Qsys2019_cpu_ic_tag_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_ic_tag" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 7092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005613851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005613898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_joh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_joh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_joh1 " "Found entity 1: altsyncram_joh1" {  } { { "db/altsyncram_joh1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_joh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005614007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005614007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_joh1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_joh1:auto_generated " "Elaborating entity \"altsyncram_joh1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_ic_tag_module:De0_Nano_Qsys2019_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_joh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_bht_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht " "Elaborating entity \"De0_Nano_Qsys2019_cpu_bht_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_bht" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 7296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ch1 " "Found entity 1: altsyncram_9ch1" {  } { { "db/altsyncram_9ch1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_9ch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005614194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005614194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ch1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_9ch1:auto_generated " "Elaborating entity \"altsyncram_9ch1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_bht_module:De0_Nano_Qsys2019_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_9ch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_register_bank_a_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a " "Elaborating entity \"De0_Nano_Qsys2019_cpu_register_bank_a_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_register_bank_a" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 7442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9qg1 " "Found entity 1: altsyncram_9qg1" {  } { { "db/altsyncram_9qg1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_9qg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005614304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005614304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9qg1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated " "Elaborating entity \"altsyncram_9qg1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_a_module:De0_Nano_Qsys2019_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_register_bank_b_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b " "Elaborating entity \"De0_Nano_Qsys2019_cpu_register_bank_b_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_register_bank_b" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 7463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aqg1 " "Found entity 1: altsyncram_aqg1" {  } { { "db/altsyncram_aqg1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_aqg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005614491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005614491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aqg1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_aqg1:auto_generated " "Elaborating entity \"altsyncram_aqg1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_register_bank_b_module:De0_Nano_Qsys2019_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_aqg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_dc_tag_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag " "Elaborating entity \"De0_Nano_Qsys2019_cpu_dc_tag_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_dc_tag" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 7896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_71h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_71h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_71h1 " "Found entity 1: altsyncram_71h1" {  } { { "db/altsyncram_71h1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_71h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005614663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005614663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_71h1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_71h1:auto_generated " "Elaborating entity \"altsyncram_71h1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_tag_module:De0_Nano_Qsys2019_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_71h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_dc_data_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data " "Elaborating entity \"De0_Nano_Qsys2019_cpu_dc_data_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_dc_data" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 7950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005614850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005614850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_data_module:De0_Nano_Qsys2019_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_dc_victim_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim " "Elaborating entity \"De0_Nano_Qsys2019_cpu_dc_victim_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_dc_victim" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 8077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005614975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005614975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_dc_victim_module:De0_Nano_Qsys2019_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_mult_cell De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell " "Elaborating entity \"De0_Nano_Qsys2019_cpu_mult_cell\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_mult_cell" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 9729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005614991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altera_mult_add_q1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005615132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005615132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altera_mult_add_q1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615178 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1577005615178 "|First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005615948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altera_mult_add_s1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005616073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005616073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005616073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altera_mult_add_s1u2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005616089 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1577005616089 "|First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005616510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 9969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005616526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_debug De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_debug\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_debug" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005616573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_debug:the_De0_Nano_Qsys2019_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005616620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_ocimem De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_ocimem\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_ocimem" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005616620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_ociram_sp_ram_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem\|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram " "Elaborating entity \"De0_Nano_Qsys2019_cpu_ociram_sp_ram_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem\|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_ociram_sp_ram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005616667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem\|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem\|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005616698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4b81 " "Found entity 1: altsyncram_4b81" {  } { { "db/altsyncram_4b81.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_4b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005616792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005616792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4b81 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem\|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4b81:auto_generated " "Elaborating entity \"altsyncram_4b81\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_ocimem:the_De0_Nano_Qsys2019_cpu_nios2_ocimem\|De0_Nano_Qsys2019_cpu_ociram_sp_ram_module:De0_Nano_Qsys2019_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4b81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005616792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_avalon_reg De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_avalon_reg\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_avalon_reg:the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_avalon_reg" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005616861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_break De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_break:the_De0_Nano_Qsys2019_cpu_nios2_oci_break " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_break\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_break:the_De0_Nano_Qsys2019_cpu_nios2_oci_break\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_break" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005616893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_xbrk De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_xbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_xbrk " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_xbrk\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_xbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_xbrk" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005616939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_dbrk De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_dbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_dbrk " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_dbrk\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_dbrk:the_De0_Nano_Qsys2019_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_dbrk" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005616971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_itrace De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_itrace:the_De0_Nano_Qsys2019_cpu_nios2_oci_itrace " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_itrace\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_itrace:the_De0_Nano_Qsys2019_cpu_nios2_oci_itrace\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_itrace" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_dtrace De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_dtrace:the_De0_Nano_Qsys2019_cpu_nios2_oci_dtrace " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_dtrace\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_dtrace:the_De0_Nano_Qsys2019_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_dtrace" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_td_mode De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_dtrace:the_De0_Nano_Qsys2019_cpu_nios2_oci_dtrace\|De0_Nano_Qsys2019_cpu_nios2_oci_td_mode:De0_Nano_Qsys2019_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_td_mode\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_dtrace:the_De0_Nano_Qsys2019_cpu_nios2_oci_dtrace\|De0_Nano_Qsys2019_cpu_nios2_oci_td_mode:De0_Nano_Qsys2019_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_fifo De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_fifo\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\|De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count:De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\|De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count:De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\|De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc:De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\|De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc:De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\|De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc:De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\|De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc:De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "De0_Nano_Qsys2019_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_oci_test_bench De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\|De0_Nano_Qsys2019_cpu_oci_test_bench:the_De0_Nano_Qsys2019_cpu_oci_test_bench " "Elaborating entity \"De0_Nano_Qsys2019_cpu_oci_test_bench\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_fifo:the_De0_Nano_Qsys2019_cpu_nios2_oci_fifo\|De0_Nano_Qsys2019_cpu_oci_test_bench:the_De0_Nano_Qsys2019_cpu_oci_test_bench\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_oci_test_bench" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617267 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "De0_Nano_Qsys2019_cpu_oci_test_bench " "Entity \"De0_Nano_Qsys2019_cpu_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_oci_test_bench" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 2582 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1577005617267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_pib De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_pib:the_De0_Nano_Qsys2019_cpu_nios2_oci_pib " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_pib\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_pib:the_De0_Nano_Qsys2019_cpu_nios2_oci_pib\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_pib" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_nios2_oci_im De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_im:the_De0_Nano_Qsys2019_cpu_nios2_oci_im " "Elaborating entity \"De0_Nano_Qsys2019_cpu_nios2_oci_im\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_nios2_oci_im:the_De0_Nano_Qsys2019_cpu_nios2_oci_im\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_im" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper " "Elaborating entity \"De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_jtag_debug_module_tck De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck " "Elaborating entity \"De0_Nano_Qsys2019_cpu_jtag_debug_module_tck\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\|De0_Nano_Qsys2019_cpu_jtag_debug_module_tck:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v" "the_De0_Nano_Qsys2019_cpu_jtag_debug_module_tck" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\|De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk " "Elaborating entity \"De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\|De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v" "the_De0_Nano_Qsys2019_cpu_jtag_debug_module_sysclk" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:De0_Nano_Qsys2019_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:De0_Nano_Qsys2019_cpu_jtag_debug_module_phy\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v" "De0_Nano_Qsys2019_cpu_jtag_debug_module_phy" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:De0_Nano_Qsys2019_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci\|De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper:the_De0_Nano_Qsys2019_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:De0_Nano_Qsys2019_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_jtag_uart De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart " "Elaborating entity \"De0_Nano_Qsys2019_jtag_uart\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "jtag_uart" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_jtag_uart_scfifo_w De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w " "Elaborating entity \"De0_Nano_Qsys2019_jtag_uart_scfifo_w\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "the_De0_Nano_Qsys2019_jtag_uart_scfifo_w" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "wfifo" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577005617813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617813 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617813 ""}  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577005617813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005617922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005617922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005617953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005617953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005617953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005617984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005617984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005618078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005618078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005618141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005618141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005618219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005618219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005618266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005618266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_w:the_De0_Nano_Qsys2019_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_jtag_uart_scfifo_r De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r " "Elaborating entity \"De0_Nano_Qsys2019_jtag_uart_scfifo_r\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|De0_Nano_Qsys2019_jtag_uart_scfifo_r:the_De0_Nano_Qsys2019_jtag_uart_scfifo_r\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "the_De0_Nano_Qsys2019_jtag_uart_scfifo_r" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577005618453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_jtag_uart:jtag_uart\|alt_jtag_atlantic:De0_Nano_Qsys2019_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618453 ""}  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577005618453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_onchip_memory2 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2 " "Elaborating entity \"De0_Nano_Qsys2019_onchip_memory2\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "onchip_memory2" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v" "the_altsyncram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577005618484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file De0_Nano_Qsys2019_onchip_memory2.hex " "Parameter \"init_file\" = \"De0_Nano_Qsys2019_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618484 ""}  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_onchip_memory2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577005618484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dnd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dnd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dnd1 " "Found entity 1: altsyncram_dnd1" {  } { { "db/altsyncram_dnd1.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/altsyncram_dnd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005618547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005618547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dnd1 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_dnd1:auto_generated " "Elaborating entity \"altsyncram_dnd1\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_dnd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_sysid De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sysid:sysid " "Elaborating entity \"De0_Nano_Qsys2019_sysid\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sysid:sysid\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "sysid" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_pio_led De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_led:pio_led " "Elaborating entity \"De0_Nano_Qsys2019_pio_led\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_led:pio_led\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "pio_led" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_sdram De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram " "Elaborating entity \"De0_Nano_Qsys2019_sdram\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "sdram" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_sdram_input_efifo_module De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram\|De0_Nano_Qsys2019_sdram_input_efifo_module:the_De0_Nano_Qsys2019_sdram_input_efifo_module " "Elaborating entity \"De0_Nano_Qsys2019_sdram_input_efifo_module\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_sdram:sdram\|De0_Nano_Qsys2019_sdram_input_efifo_module:the_De0_Nano_Qsys2019_sdram_input_efifo_module\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "the_De0_Nano_Qsys2019_sdram_input_efifo_module" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_uart_0 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0 " "Elaborating entity \"De0_Nano_Qsys2019_uart_0\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "uart_0" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_uart_0_tx De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\|De0_Nano_Qsys2019_uart_0_tx:the_De0_Nano_Qsys2019_uart_0_tx " "Elaborating entity \"De0_Nano_Qsys2019_uart_0_tx\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\|De0_Nano_Qsys2019_uart_0_tx:the_De0_Nano_Qsys2019_uart_0_tx\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "the_De0_Nano_Qsys2019_uart_0_tx" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_uart_0_rx De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx " "Elaborating entity \"De0_Nano_Qsys2019_uart_0_rx\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "the_De0_Nano_Qsys2019_uart_0_rx" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_uart_0_rx_stimulus_source De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx\|De0_Nano_Qsys2019_uart_0_rx_stimulus_source:the_De0_Nano_Qsys2019_uart_0_rx_stimulus_source " "Elaborating entity \"De0_Nano_Qsys2019_uart_0_rx_stimulus_source\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\|De0_Nano_Qsys2019_uart_0_rx:the_De0_Nano_Qsys2019_uart_0_rx\|De0_Nano_Qsys2019_uart_0_rx_stimulus_source:the_De0_Nano_Qsys2019_uart_0_rx_stimulus_source\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "the_De0_Nano_Qsys2019_uart_0_rx_stimulus_source" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_uart_0_regs De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\|De0_Nano_Qsys2019_uart_0_regs:the_De0_Nano_Qsys2019_uart_0_regs " "Elaborating entity \"De0_Nano_Qsys2019_uart_0_regs\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_uart_0:uart_0\|De0_Nano_Qsys2019_uart_0_regs:the_De0_Nano_Qsys2019_uart_0_regs\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "the_De0_Nano_Qsys2019_uart_0_regs" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005618976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_pio_data De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_data:pio_data " "Elaborating entity \"De0_Nano_Qsys2019_pio_data\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_data:pio_data\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "pio_data" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005619008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_pio_command De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command " "Elaborating entity \"De0_Nano_Qsys2019_pio_command\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "pio_command" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005619039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator De0_Nano_Qsys2019:inst\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cpu_instruction_master_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005619070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator De0_Nano_Qsys2019:inst\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cpu_data_master_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005619101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005619148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "onchip_memory2_s1_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005619195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "sdram_s1_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005619226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005619273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "sysid_control_slave_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005619351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "pio_led_s1_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005619414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:uart_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_translator:uart_0_s1_translator\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "uart_0_s1_translator" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005619508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent De0_Nano_Qsys2019:inst\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005619586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent De0_Nano_Qsys2019:inst\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005619633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent De0_Nano_Qsys2019:inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005619679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor De0_Nano_Qsys2019:inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005619961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo De0_Nano_Qsys2019:inst\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 1815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005620023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent De0_Nano_Qsys2019:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005620164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor De0_Nano_Qsys2019:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005620242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo De0_Nano_Qsys2019:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 2059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005620302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo De0_Nano_Qsys2019:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005620507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_addr_router De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_addr_router:addr_router " "Elaborating entity \"De0_Nano_Qsys2019_addr_router\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_addr_router:addr_router\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "addr_router" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 2848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005620648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_addr_router_default_decode De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_addr_router:addr_router\|De0_Nano_Qsys2019_addr_router_default_decode:the_default_decode " "Elaborating entity \"De0_Nano_Qsys2019_addr_router_default_decode\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_addr_router:addr_router\|De0_Nano_Qsys2019_addr_router_default_decode:the_default_decode\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" "the_default_decode" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005620726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_addr_router_001 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_addr_router_001:addr_router_001 " "Elaborating entity \"De0_Nano_Qsys2019_addr_router_001\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_addr_router_001:addr_router_001\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "addr_router_001" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 2864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005620742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_addr_router_001_default_decode De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_addr_router_001:addr_router_001\|De0_Nano_Qsys2019_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"De0_Nano_Qsys2019_addr_router_001_default_decode\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_addr_router_001:addr_router_001\|De0_Nano_Qsys2019_addr_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" "the_default_decode" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_addr_router_001.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_id_router De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router:id_router " "Elaborating entity \"De0_Nano_Qsys2019_id_router\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router:id_router\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "id_router" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_id_router_default_decode De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router:id_router\|De0_Nano_Qsys2019_id_router_default_decode:the_default_decode " "Elaborating entity \"De0_Nano_Qsys2019_id_router_default_decode\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router:id_router\|De0_Nano_Qsys2019_id_router_default_decode:the_default_decode\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" "the_default_decode" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_id_router_002 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router_002:id_router_002 " "Elaborating entity \"De0_Nano_Qsys2019_id_router_002\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router_002:id_router_002\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "id_router_002" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_id_router_002_default_decode De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router_002:id_router_002\|De0_Nano_Qsys2019_id_router_002_default_decode:the_default_decode " "Elaborating entity \"De0_Nano_Qsys2019_id_router_002_default_decode\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router_002:id_router_002\|De0_Nano_Qsys2019_id_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" "the_default_decode" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_id_router_003 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router_003:id_router_003 " "Elaborating entity \"De0_Nano_Qsys2019_id_router_003\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router_003:id_router_003\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "id_router_003" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 2928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_id_router_003_default_decode De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router_003:id_router_003\|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode " "Elaborating entity \"De0_Nano_Qsys2019_id_router_003_default_decode\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_id_router_003:id_router_003\|De0_Nano_Qsys2019_id_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" "the_default_decode" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter De0_Nano_Qsys2019:inst\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_traffic_limiter:limiter\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "limiter" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter De0_Nano_Qsys2019:inst\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "burst_adapter" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only De0_Nano_Qsys2019:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller De0_Nano_Qsys2019:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_reset_controller:rst_controller\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "rst_controller" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer De0_Nano_Qsys2019:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cmd_xbar_demux De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"De0_Nano_Qsys2019_cmd_xbar_demux\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cmd_xbar_demux" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cmd_xbar_demux_001 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"De0_Nano_Qsys2019_cmd_xbar_demux_001\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cmd_xbar_demux_001" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_cmd_xbar_mux De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"De0_Nano_Qsys2019_cmd_xbar_mux\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "cmd_xbar_mux" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_mux.sv" "arb" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_rsp_xbar_demux De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"De0_Nano_Qsys2019_rsp_xbar_demux\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "rsp_xbar_demux" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_rsp_xbar_demux_003 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"De0_Nano_Qsys2019_rsp_xbar_demux_003\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "rsp_xbar_demux_003" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005621992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_rsp_xbar_mux De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"De0_Nano_Qsys2019_rsp_xbar_mux\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "rsp_xbar_mux" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005622024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux.sv" "arb" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005622070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005622164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_rsp_xbar_mux_001 De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"De0_Nano_Qsys2019_rsp_xbar_mux_001\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "rsp_xbar_mux_001" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005622195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_rsp_xbar_mux_001.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005622352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005622383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter De0_Nano_Qsys2019:inst\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_width_adapter:width_adapter\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "width_adapter" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005622414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter De0_Nano_Qsys2019:inst\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"De0_Nano_Qsys2019:inst\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "width_adapter_001" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005622523 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1577005622539 "|First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1577005622539 "|First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1577005622539 "|First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1577005622586 "|First_Niosii|De0_Nano_Qsys2019:inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "De0_Nano_Qsys2019_irq_mapper De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_irq_mapper:irq_mapper " "Elaborating entity \"De0_Nano_Qsys2019_irq_mapper\" for hierarchy \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_irq_mapper:irq_mapper\"" {  } { { "De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" "irq_mapper" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/De0_Nano_Qsys2019/synthesis/De0_Nano_Qsys2019.v" 3725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005622664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect edge_detect:inst2 " "Elaborating entity \"edge_detect\" for hierarchy \"edge_detect:inst2\"" {  } { { "First_Niosii.bdf" "inst2" { Schematic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/First_Niosii.bdf" { { 832 448 680 912 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005622711 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data_in edge_detect.v(23) " "Verilog HDL Always Construct warning at edge_detect.v(23): variable \"Data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data_in edge_detect.v(24) " "Verilog HDL Always Construct warning at edge_detect.v(24): variable \"Data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data_in edge_detect.v(25) " "Verilog HDL Always Construct warning at edge_detect.v(25): variable \"Data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data_in edge_detect.v(26) " "Verilog HDL Always Construct warning at edge_detect.v(26): variable \"Data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data_in edge_detect.v(27) " "Verilog HDL Always Construct warning at edge_detect.v(27): variable \"Data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data_in edge_detect.v(28) " "Verilog HDL Always Construct warning at edge_detect.v(28): variable \"Data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data_in edge_detect.v(29) " "Verilog HDL Always Construct warning at edge_detect.v(29): variable \"Data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data_in edge_detect.v(30) " "Verilog HDL Always Construct warning at edge_detect.v(30): variable \"Data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Data_in edge_detect.v(31) " "Verilog HDL Always Construct warning at edge_detect.v(31): variable \"Data_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Conv edge_detect.v(32) " "Verilog HDL Always Construct warning at edge_detect.v(32): variable \"Conv\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "edge_detect.v(22) " "Verilog HDL Case Statement information at edge_detect.v(22): all case item expressions in this case statement are onehot" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 22 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pixel1 edge_detect.v(20) " "Verilog HDL Always Construct warning at edge_detect.v(20): inferring latch(es) for variable \"pixel1\", which holds its previous value in one or more paths through the always construct" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pixel2 edge_detect.v(20) " "Verilog HDL Always Construct warning at edge_detect.v(20): inferring latch(es) for variable \"pixel2\", which holds its previous value in one or more paths through the always construct" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pixel3 edge_detect.v(20) " "Verilog HDL Always Construct warning at edge_detect.v(20): inferring latch(es) for variable \"pixel3\", which holds its previous value in one or more paths through the always construct" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pixel4 edge_detect.v(20) " "Verilog HDL Always Construct warning at edge_detect.v(20): inferring latch(es) for variable \"pixel4\", which holds its previous value in one or more paths through the always construct" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pixel5 edge_detect.v(20) " "Verilog HDL Always Construct warning at edge_detect.v(20): inferring latch(es) for variable \"pixel5\", which holds its previous value in one or more paths through the always construct" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pixel6 edge_detect.v(20) " "Verilog HDL Always Construct warning at edge_detect.v(20): inferring latch(es) for variable \"pixel6\", which holds its previous value in one or more paths through the always construct" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pixel7 edge_detect.v(20) " "Verilog HDL Always Construct warning at edge_detect.v(20): inferring latch(es) for variable \"pixel7\", which holds its previous value in one or more paths through the always construct" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pixel8 edge_detect.v(20) " "Verilog HDL Always Construct warning at edge_detect.v(20): inferring latch(es) for variable \"pixel8\", which holds its previous value in one or more paths through the always construct" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pixel9 edge_detect.v(20) " "Verilog HDL Always Construct warning at edge_detect.v(20): inferring latch(es) for variable \"pixel9\", which holds its previous value in one or more paths through the always construct" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Data_out_buf edge_detect.v(20) " "Verilog HDL Always Construct warning at edge_detect.v(20): inferring latch(es) for variable \"Data_out_buf\", which holds its previous value in one or more paths through the always construct" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[0\] edge_detect.v(20) " "Inferred latch for \"Data_out_buf\[0\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[1\] edge_detect.v(20) " "Inferred latch for \"Data_out_buf\[1\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[2\] edge_detect.v(20) " "Inferred latch for \"Data_out_buf\[2\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[3\] edge_detect.v(20) " "Inferred latch for \"Data_out_buf\[3\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[4\] edge_detect.v(20) " "Inferred latch for \"Data_out_buf\[4\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[5\] edge_detect.v(20) " "Inferred latch for \"Data_out_buf\[5\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622711 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[6\] edge_detect.v(20) " "Inferred latch for \"Data_out_buf\[6\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[7\] edge_detect.v(20) " "Inferred latch for \"Data_out_buf\[7\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[8\] edge_detect.v(20) " "Inferred latch for \"Data_out_buf\[8\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[9\] edge_detect.v(20) " "Inferred latch for \"Data_out_buf\[9\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[10\] edge_detect.v(20) " "Inferred latch for \"Data_out_buf\[10\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[11\] edge_detect.v(20) " "Inferred latch for \"Data_out_buf\[11\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[12\] edge_detect.v(20) " "Inferred latch for \"Data_out_buf\[12\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[13\] edge_detect.v(20) " "Inferred latch for \"Data_out_buf\[13\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[14\] edge_detect.v(20) " "Inferred latch for \"Data_out_buf\[14\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out_buf\[15\] edge_detect.v(20) " "Inferred latch for \"Data_out_buf\[15\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel9\[0\] edge_detect.v(20) " "Inferred latch for \"pixel9\[0\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel9\[1\] edge_detect.v(20) " "Inferred latch for \"pixel9\[1\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel9\[2\] edge_detect.v(20) " "Inferred latch for \"pixel9\[2\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel9\[3\] edge_detect.v(20) " "Inferred latch for \"pixel9\[3\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel9\[4\] edge_detect.v(20) " "Inferred latch for \"pixel9\[4\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel9\[5\] edge_detect.v(20) " "Inferred latch for \"pixel9\[5\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel9\[6\] edge_detect.v(20) " "Inferred latch for \"pixel9\[6\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel9\[7\] edge_detect.v(20) " "Inferred latch for \"pixel9\[7\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel9\[8\] edge_detect.v(20) " "Inferred latch for \"pixel9\[8\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel9\[9\] edge_detect.v(20) " "Inferred latch for \"pixel9\[9\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel9\[10\] edge_detect.v(20) " "Inferred latch for \"pixel9\[10\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel9\[11\] edge_detect.v(20) " "Inferred latch for \"pixel9\[11\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel9\[12\] edge_detect.v(20) " "Inferred latch for \"pixel9\[12\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel9\[13\] edge_detect.v(20) " "Inferred latch for \"pixel9\[13\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel9\[14\] edge_detect.v(20) " "Inferred latch for \"pixel9\[14\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel9\[15\] edge_detect.v(20) " "Inferred latch for \"pixel9\[15\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel8\[0\] edge_detect.v(20) " "Inferred latch for \"pixel8\[0\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel8\[1\] edge_detect.v(20) " "Inferred latch for \"pixel8\[1\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel8\[2\] edge_detect.v(20) " "Inferred latch for \"pixel8\[2\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel8\[3\] edge_detect.v(20) " "Inferred latch for \"pixel8\[3\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel8\[4\] edge_detect.v(20) " "Inferred latch for \"pixel8\[4\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel8\[5\] edge_detect.v(20) " "Inferred latch for \"pixel8\[5\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel8\[6\] edge_detect.v(20) " "Inferred latch for \"pixel8\[6\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel8\[7\] edge_detect.v(20) " "Inferred latch for \"pixel8\[7\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel8\[8\] edge_detect.v(20) " "Inferred latch for \"pixel8\[8\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel8\[9\] edge_detect.v(20) " "Inferred latch for \"pixel8\[9\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel8\[10\] edge_detect.v(20) " "Inferred latch for \"pixel8\[10\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel8\[11\] edge_detect.v(20) " "Inferred latch for \"pixel8\[11\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel8\[12\] edge_detect.v(20) " "Inferred latch for \"pixel8\[12\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel8\[13\] edge_detect.v(20) " "Inferred latch for \"pixel8\[13\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel8\[14\] edge_detect.v(20) " "Inferred latch for \"pixel8\[14\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel8\[15\] edge_detect.v(20) " "Inferred latch for \"pixel8\[15\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel7\[0\] edge_detect.v(20) " "Inferred latch for \"pixel7\[0\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel7\[1\] edge_detect.v(20) " "Inferred latch for \"pixel7\[1\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel7\[2\] edge_detect.v(20) " "Inferred latch for \"pixel7\[2\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel7\[3\] edge_detect.v(20) " "Inferred latch for \"pixel7\[3\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel7\[4\] edge_detect.v(20) " "Inferred latch for \"pixel7\[4\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel7\[5\] edge_detect.v(20) " "Inferred latch for \"pixel7\[5\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel7\[6\] edge_detect.v(20) " "Inferred latch for \"pixel7\[6\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel7\[7\] edge_detect.v(20) " "Inferred latch for \"pixel7\[7\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel7\[8\] edge_detect.v(20) " "Inferred latch for \"pixel7\[8\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel7\[9\] edge_detect.v(20) " "Inferred latch for \"pixel7\[9\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel7\[10\] edge_detect.v(20) " "Inferred latch for \"pixel7\[10\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel7\[11\] edge_detect.v(20) " "Inferred latch for \"pixel7\[11\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel7\[12\] edge_detect.v(20) " "Inferred latch for \"pixel7\[12\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel7\[13\] edge_detect.v(20) " "Inferred latch for \"pixel7\[13\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel7\[14\] edge_detect.v(20) " "Inferred latch for \"pixel7\[14\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel7\[15\] edge_detect.v(20) " "Inferred latch for \"pixel7\[15\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel6\[0\] edge_detect.v(20) " "Inferred latch for \"pixel6\[0\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel6\[1\] edge_detect.v(20) " "Inferred latch for \"pixel6\[1\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel6\[2\] edge_detect.v(20) " "Inferred latch for \"pixel6\[2\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel6\[3\] edge_detect.v(20) " "Inferred latch for \"pixel6\[3\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel6\[4\] edge_detect.v(20) " "Inferred latch for \"pixel6\[4\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel6\[5\] edge_detect.v(20) " "Inferred latch for \"pixel6\[5\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel6\[6\] edge_detect.v(20) " "Inferred latch for \"pixel6\[6\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel6\[7\] edge_detect.v(20) " "Inferred latch for \"pixel6\[7\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel6\[8\] edge_detect.v(20) " "Inferred latch for \"pixel6\[8\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel6\[9\] edge_detect.v(20) " "Inferred latch for \"pixel6\[9\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel6\[10\] edge_detect.v(20) " "Inferred latch for \"pixel6\[10\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel6\[11\] edge_detect.v(20) " "Inferred latch for \"pixel6\[11\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel6\[12\] edge_detect.v(20) " "Inferred latch for \"pixel6\[12\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel6\[13\] edge_detect.v(20) " "Inferred latch for \"pixel6\[13\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel6\[14\] edge_detect.v(20) " "Inferred latch for \"pixel6\[14\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622726 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel6\[15\] edge_detect.v(20) " "Inferred latch for \"pixel6\[15\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel5\[0\] edge_detect.v(20) " "Inferred latch for \"pixel5\[0\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel5\[1\] edge_detect.v(20) " "Inferred latch for \"pixel5\[1\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel5\[2\] edge_detect.v(20) " "Inferred latch for \"pixel5\[2\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel5\[3\] edge_detect.v(20) " "Inferred latch for \"pixel5\[3\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel5\[4\] edge_detect.v(20) " "Inferred latch for \"pixel5\[4\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel5\[5\] edge_detect.v(20) " "Inferred latch for \"pixel5\[5\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel5\[6\] edge_detect.v(20) " "Inferred latch for \"pixel5\[6\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel5\[7\] edge_detect.v(20) " "Inferred latch for \"pixel5\[7\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel5\[8\] edge_detect.v(20) " "Inferred latch for \"pixel5\[8\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel5\[9\] edge_detect.v(20) " "Inferred latch for \"pixel5\[9\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel5\[10\] edge_detect.v(20) " "Inferred latch for \"pixel5\[10\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel5\[11\] edge_detect.v(20) " "Inferred latch for \"pixel5\[11\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel5\[12\] edge_detect.v(20) " "Inferred latch for \"pixel5\[12\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel4\[0\] edge_detect.v(20) " "Inferred latch for \"pixel4\[0\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel4\[1\] edge_detect.v(20) " "Inferred latch for \"pixel4\[1\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel4\[2\] edge_detect.v(20) " "Inferred latch for \"pixel4\[2\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel4\[3\] edge_detect.v(20) " "Inferred latch for \"pixel4\[3\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel4\[4\] edge_detect.v(20) " "Inferred latch for \"pixel4\[4\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel4\[5\] edge_detect.v(20) " "Inferred latch for \"pixel4\[5\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel4\[6\] edge_detect.v(20) " "Inferred latch for \"pixel4\[6\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel4\[7\] edge_detect.v(20) " "Inferred latch for \"pixel4\[7\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel4\[8\] edge_detect.v(20) " "Inferred latch for \"pixel4\[8\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel4\[9\] edge_detect.v(20) " "Inferred latch for \"pixel4\[9\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel4\[10\] edge_detect.v(20) " "Inferred latch for \"pixel4\[10\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel4\[11\] edge_detect.v(20) " "Inferred latch for \"pixel4\[11\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel4\[12\] edge_detect.v(20) " "Inferred latch for \"pixel4\[12\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel4\[13\] edge_detect.v(20) " "Inferred latch for \"pixel4\[13\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel4\[14\] edge_detect.v(20) " "Inferred latch for \"pixel4\[14\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel4\[15\] edge_detect.v(20) " "Inferred latch for \"pixel4\[15\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[0\] edge_detect.v(20) " "Inferred latch for \"pixel3\[0\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[1\] edge_detect.v(20) " "Inferred latch for \"pixel3\[1\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[2\] edge_detect.v(20) " "Inferred latch for \"pixel3\[2\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[3\] edge_detect.v(20) " "Inferred latch for \"pixel3\[3\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[4\] edge_detect.v(20) " "Inferred latch for \"pixel3\[4\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[5\] edge_detect.v(20) " "Inferred latch for \"pixel3\[5\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[6\] edge_detect.v(20) " "Inferred latch for \"pixel3\[6\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[7\] edge_detect.v(20) " "Inferred latch for \"pixel3\[7\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[8\] edge_detect.v(20) " "Inferred latch for \"pixel3\[8\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[9\] edge_detect.v(20) " "Inferred latch for \"pixel3\[9\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[10\] edge_detect.v(20) " "Inferred latch for \"pixel3\[10\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[11\] edge_detect.v(20) " "Inferred latch for \"pixel3\[11\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[12\] edge_detect.v(20) " "Inferred latch for \"pixel3\[12\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[13\] edge_detect.v(20) " "Inferred latch for \"pixel3\[13\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[14\] edge_detect.v(20) " "Inferred latch for \"pixel3\[14\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel3\[15\] edge_detect.v(20) " "Inferred latch for \"pixel3\[15\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel2\[0\] edge_detect.v(20) " "Inferred latch for \"pixel2\[0\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel2\[1\] edge_detect.v(20) " "Inferred latch for \"pixel2\[1\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel2\[2\] edge_detect.v(20) " "Inferred latch for \"pixel2\[2\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel2\[3\] edge_detect.v(20) " "Inferred latch for \"pixel2\[3\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel2\[4\] edge_detect.v(20) " "Inferred latch for \"pixel2\[4\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel2\[5\] edge_detect.v(20) " "Inferred latch for \"pixel2\[5\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel2\[6\] edge_detect.v(20) " "Inferred latch for \"pixel2\[6\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel2\[7\] edge_detect.v(20) " "Inferred latch for \"pixel2\[7\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel2\[8\] edge_detect.v(20) " "Inferred latch for \"pixel2\[8\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel2\[9\] edge_detect.v(20) " "Inferred latch for \"pixel2\[9\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel2\[10\] edge_detect.v(20) " "Inferred latch for \"pixel2\[10\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel2\[11\] edge_detect.v(20) " "Inferred latch for \"pixel2\[11\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel2\[12\] edge_detect.v(20) " "Inferred latch for \"pixel2\[12\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel2\[13\] edge_detect.v(20) " "Inferred latch for \"pixel2\[13\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel2\[14\] edge_detect.v(20) " "Inferred latch for \"pixel2\[14\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel2\[15\] edge_detect.v(20) " "Inferred latch for \"pixel2\[15\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel1\[0\] edge_detect.v(20) " "Inferred latch for \"pixel1\[0\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel1\[1\] edge_detect.v(20) " "Inferred latch for \"pixel1\[1\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel1\[2\] edge_detect.v(20) " "Inferred latch for \"pixel1\[2\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel1\[3\] edge_detect.v(20) " "Inferred latch for \"pixel1\[3\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel1\[4\] edge_detect.v(20) " "Inferred latch for \"pixel1\[4\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel1\[5\] edge_detect.v(20) " "Inferred latch for \"pixel1\[5\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel1\[6\] edge_detect.v(20) " "Inferred latch for \"pixel1\[6\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel1\[7\] edge_detect.v(20) " "Inferred latch for \"pixel1\[7\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel1\[8\] edge_detect.v(20) " "Inferred latch for \"pixel1\[8\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel1\[9\] edge_detect.v(20) " "Inferred latch for \"pixel1\[9\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel1\[10\] edge_detect.v(20) " "Inferred latch for \"pixel1\[10\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel1\[11\] edge_detect.v(20) " "Inferred latch for \"pixel1\[11\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel1\[12\] edge_detect.v(20) " "Inferred latch for \"pixel1\[12\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel1\[13\] edge_detect.v(20) " "Inferred latch for \"pixel1\[13\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel1\[14\] edge_detect.v(20) " "Inferred latch for \"pixel1\[14\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pixel1\[15\] edge_detect.v(20) " "Inferred latch for \"pixel1\[15\]\" at edge_detect.v(20)" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1577005622742 "|First_Niosii|edge_detect:inst2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_De0_Nano_Qsys2019_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_De0_Nano_Qsys2019_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "the_De0_Nano_Qsys2019_cpu_nios2_oci_itrace" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1577005624806 "|First_Niosii|De0_Nano_Qsys2019:inst|De0_Nano_Qsys2019_cpu:cpu|De0_Nano_Qsys2019_cpu_nios2_oci:the_De0_Nano_Qsys2019_cpu_nios2_oci|De0_Nano_Qsys2019_cpu_nios2_oci_itrace:the_De0_Nano_Qsys2019_cpu_nios2_oci_itrace"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "edge_detect:inst2\|Data_out\[0\] " "Converted tri-state buffer \"edge_detect:inst2\|Data_out\[0\]\" feeding internal logic into a wire" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1577005628300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "edge_detect:inst2\|Data_out\[1\] " "Converted tri-state buffer \"edge_detect:inst2\|Data_out\[1\]\" feeding internal logic into a wire" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1577005628300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "edge_detect:inst2\|Data_out\[2\] " "Converted tri-state buffer \"edge_detect:inst2\|Data_out\[2\]\" feeding internal logic into a wire" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1577005628300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "edge_detect:inst2\|Data_out\[3\] " "Converted tri-state buffer \"edge_detect:inst2\|Data_out\[3\]\" feeding internal logic into a wire" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1577005628300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "edge_detect:inst2\|Data_out\[4\] " "Converted tri-state buffer \"edge_detect:inst2\|Data_out\[4\]\" feeding internal logic into a wire" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1577005628300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "edge_detect:inst2\|Data_out\[5\] " "Converted tri-state buffer \"edge_detect:inst2\|Data_out\[5\]\" feeding internal logic into a wire" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1577005628300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "edge_detect:inst2\|Data_out\[6\] " "Converted tri-state buffer \"edge_detect:inst2\|Data_out\[6\]\" feeding internal logic into a wire" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1577005628300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "edge_detect:inst2\|Data_out\[7\] " "Converted tri-state buffer \"edge_detect:inst2\|Data_out\[7\]\" feeding internal logic into a wire" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1577005628300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "edge_detect:inst2\|Data_out\[8\] " "Converted tri-state buffer \"edge_detect:inst2\|Data_out\[8\]\" feeding internal logic into a wire" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1577005628300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "edge_detect:inst2\|Data_out\[9\] " "Converted tri-state buffer \"edge_detect:inst2\|Data_out\[9\]\" feeding internal logic into a wire" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1577005628300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "edge_detect:inst2\|Data_out\[10\] " "Converted tri-state buffer \"edge_detect:inst2\|Data_out\[10\]\" feeding internal logic into a wire" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1577005628300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "edge_detect:inst2\|Data_out\[11\] " "Converted tri-state buffer \"edge_detect:inst2\|Data_out\[11\]\" feeding internal logic into a wire" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1577005628300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "edge_detect:inst2\|Data_out\[12\] " "Converted tri-state buffer \"edge_detect:inst2\|Data_out\[12\]\" feeding internal logic into a wire" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1577005628300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "edge_detect:inst2\|Data_out\[13\] " "Converted tri-state buffer \"edge_detect:inst2\|Data_out\[13\]\" feeding internal logic into a wire" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1577005628300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "edge_detect:inst2\|Data_out\[14\] " "Converted tri-state buffer \"edge_detect:inst2\|Data_out\[14\]\" feeding internal logic into a wire" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1577005628300 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "edge_detect:inst2\|Data_out\[15\] " "Converted tri-state buffer \"edge_detect:inst2\|Data_out\[15\]\" feeding internal logic into a wire" {  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1577005628300 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1577005628300 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "De0_Nano_Qsys2019:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"De0_Nano_Qsys2019:inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1577005630056 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1577005630056 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|Add18\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "Add18" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 8661 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577005633823 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577005633823 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577005633823 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1577005633823 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|lpm_add_sub:Add18 " "Elaborated megafunction instantiation \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|lpm_add_sub:Add18\"" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 8661 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577005633870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|lpm_add_sub:Add18 " "Instantiated megafunction \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|lpm_add_sub:Add18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005633870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005633870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005633870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005633870 ""}  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 8661 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577005633870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qvi " "Found entity 1: add_sub_qvi" {  } { { "db/add_sub_qvi.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/add_sub_qvi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005633948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005633948 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577005633995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005633995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005633995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005633995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005633995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005633995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005633995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005633995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005633995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005633995 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577005633995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005634058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005634058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577005634073 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_cpu:cpu\|De0_Nano_Qsys2019_cpu_mult_cell:the_De0_Nano_Qsys2019_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005634073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005634073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005634073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005634073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005634073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005634073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005634073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005634073 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1577005634073 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1577005634073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577005634136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577005634136 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1577005635604 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1577005635604 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1577005635986 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1577005635986 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1577005635986 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1577005635986 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1577005635986 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1577005636009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:inst2\|Data_out_buf\[7\] " "Latch edge_detect:inst2\|Data_out_buf\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577005636331 ""}  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577005636331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:inst2\|Data_out_buf\[15\] " "Latch edge_detect:inst2\|Data_out_buf\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577005636331 ""}  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577005636331 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:inst2\|Data_out_buf\[4\] " "Latch edge_detect:inst2\|Data_out_buf\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577005636332 ""}  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577005636332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:inst2\|Data_out_buf\[12\] " "Latch edge_detect:inst2\|Data_out_buf\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577005636332 ""}  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577005636332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:inst2\|Data_out_buf\[14\] " "Latch edge_detect:inst2\|Data_out_buf\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577005636332 ""}  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577005636332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:inst2\|Data_out_buf\[13\] " "Latch edge_detect:inst2\|Data_out_buf\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577005636332 ""}  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577005636332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:inst2\|Data_out_buf\[11\] " "Latch edge_detect:inst2\|Data_out_buf\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577005636332 ""}  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577005636332 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:inst2\|Data_out_buf\[10\] " "Latch edge_detect:inst2\|Data_out_buf\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577005636333 ""}  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577005636333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:inst2\|Data_out_buf\[9\] " "Latch edge_detect:inst2\|Data_out_buf\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577005636333 ""}  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577005636333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:inst2\|Data_out_buf\[8\] " "Latch edge_detect:inst2\|Data_out_buf\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577005636333 ""}  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577005636333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:inst2\|Data_out_buf\[6\] " "Latch edge_detect:inst2\|Data_out_buf\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577005636333 ""}  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577005636333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:inst2\|Data_out_buf\[5\] " "Latch edge_detect:inst2\|Data_out_buf\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577005636333 ""}  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577005636333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:inst2\|Data_out_buf\[3\] " "Latch edge_detect:inst2\|Data_out_buf\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577005636333 ""}  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577005636333 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:inst2\|Data_out_buf\[2\] " "Latch edge_detect:inst2\|Data_out_buf\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577005636334 ""}  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577005636334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:inst2\|Data_out_buf\[1\] " "Latch edge_detect:inst2\|Data_out_buf\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577005636334 ""}  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577005636334 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "edge_detect:inst2\|Data_out_buf\[0\] " "Latch edge_detect:inst2\|Data_out_buf\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\] " "Ports D and ENA on the latch are fed by the same signal De0_Nano_Qsys2019:inst\|De0_Nano_Qsys2019_pio_command:pio_command\|data_out\[0\]" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_pio_command.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1577005636334 ""}  } { { "edge_detect.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/edge_detect.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1577005636334 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 440 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 44 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 354 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 60 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_sdram.v" 304 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 5505 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 5901 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_jtag_uart.v" 393 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 42 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 5933 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 9157 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 9306 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 5864 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_cpu.v" 990 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" "" { Text "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/db/ip/De0_Nano_Qsys2019/submodules/De0_Nano_Qsys2019_uart_0.v" 43 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1577005636372 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1577005636373 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "First_Niosii.bdf" "" { Schematic "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/First_Niosii.bdf" { { 504 120 296 520 "DRAM_CKE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577005639433 "|First_Niosii|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1577005639433 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577005639997 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "325 " "325 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1577005642700 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577005643184 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1577005643387 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1577005643387 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577005643497 "|First_Niosii|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1577005643497 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577005643657 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/output_files/First_Niosii.map.smsg " "Generated suppressed messages file C:/Users/damit/Desktop/FPGA_Deo_Nano/DE0-Nano_v.1.2.2_SystemCD/Demonstration/Niosii_FPGA/output_files/First_Niosii.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1577005644512 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1577005646123 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577005646123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6140 " "Implemented 6140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1577005647264 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1577005647264 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1577005647264 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5798 " "Implemented 5798 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1577005647264 ""} { "Info" "ICUT_CUT_TM_RAMS" "283 " "Implemented 283 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1577005647264 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1577005647264 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1577005647264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 177 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 177 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "500 " "Peak virtual memory: 500 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577005647545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 20:07:27 2019 " "Processing ended: Sun Dec 22 20:07:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577005647545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577005647545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577005647545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577005647545 ""}
