Analysis & Synthesis report for project3_frame
Thu Sep 26 12:48:04 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Registers Added for RAM Pass-Through Logic
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated
 18. Source assignments for altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated
 19. Parameter Settings for User Entity Instance: Top-level Entity: |project3_frame
 20. Parameter Settings for User Entity Instance: Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i
 21. Parameter Settings for User Entity Instance: SXT:mysxt
 22. Parameter Settings for Inferred Entity Instance: altsyncram:imem_rtl_0
 23. Parameter Settings for Inferred Entity Instance: altsyncram:dmem_rtl_0
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "SevenSeg:ss0"
 26. Port Connectivity Checks: "SevenSeg:ss1"
 27. Port Connectivity Checks: "SevenSeg:ss2"
 28. Port Connectivity Checks: "SevenSeg:ss3"
 29. Port Connectivity Checks: "SevenSeg:ss4"
 30. Port Connectivity Checks: "SevenSeg:ss5"
 31. Port Connectivity Checks: "SXT:mysxt"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Sep 26 12:48:04 2019       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; project3_frame                              ;
; Top-level Entity Name           ; project3_frame                              ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 379                                         ;
; Total pins                      ; 68                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 884,736                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA4F23C7        ;                    ;
; Top-level entity name                                                           ; project3_frame     ; project3_frame     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                       ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                             ; Library ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+
; tests/test2.mif                                        ; yes             ; User Memory Initialization File                       ; C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tests/test2.mif                                        ;         ;
; tests/test2.hex                                        ; yes             ; User Hexadecimal (Intel-Format) File                  ; C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tests/test2.hex                                        ;         ;
; Pll.v                                                  ; yes             ; User Wizard-Generated File                            ; C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/Pll.v                                                  ; Pll     ;
; Pll/Pll_0002.v                                         ; yes             ; User Verilog HDL File                                 ; C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/Pll/Pll_0002.v                                         ; Pll     ;
; SevenSeg.v                                             ; yes             ; User Verilog HDL File                                 ; C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/SevenSeg.v                                             ;         ;
; project3_frame.v                                       ; yes             ; User Verilog HDL File                                 ; C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v                                       ;         ;
; altera_pll.v                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v                                                      ;         ;
; altsyncram.tdf                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf                                                    ;         ;
; stratix_ram_block.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                             ;         ;
; lpm_mux.inc                                            ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                                                       ;         ;
; lpm_decode.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc                                                    ;         ;
; aglobal180.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc                                                    ;         ;
; a_rdenreg.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                     ;         ;
; altrom.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                                                        ;         ;
; altram.inc                                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                                                        ;         ;
; altdpram.inc                                           ; yes             ; Megafunction                                          ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                                                      ;         ;
; db/altsyncram_jkf1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf                                 ;         ;
; db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif ;         ;
; db/mux_2hb.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/mux_2hb.tdf                                         ;         ;
; db/altsyncram_qgl1.tdf                                 ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_qgl1.tdf                                 ;         ;
; db/decode_5la.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/decode_5la.tdf                                      ;         ;
; db/decode_u0a.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/decode_u0a.tdf                                      ;         ;
+--------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                      ;
+---------------------------------------------+--------------------------------------------------------------------+
; Resource                                    ; Usage                                                              ;
+---------------------------------------------+--------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 475                                                                ;
;                                             ;                                                                    ;
; Combinational ALUT usage for logic          ; 651                                                                ;
;     -- 7 input functions                    ; 4                                                                  ;
;     -- 6 input functions                    ; 265                                                                ;
;     -- 5 input functions                    ; 128                                                                ;
;     -- 4 input functions                    ; 111                                                                ;
;     -- <=3 input functions                  ; 143                                                                ;
;                                             ;                                                                    ;
; Dedicated logic registers                   ; 379                                                                ;
;                                             ;                                                                    ;
; I/O pins                                    ; 68                                                                 ;
; Total MLAB memory bits                      ; 0                                                                  ;
; Total block memory bits                     ; 884736                                                             ;
;                                             ;                                                                    ;
; Total DSP Blocks                            ; 0                                                                  ;
;                                             ;                                                                    ;
; Total PLLs                                  ; 1                                                                  ;
;     -- PLLs                                 ; 1                                                                  ;
;                                             ;                                                                    ;
; Maximum fan-out node                        ; Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 488                                                                ;
; Total fan-out                               ; 6712                                                               ;
; Average fan-out                             ; 5.26                                                               ;
+---------------------------------------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                        ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Entity Name     ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
; |project3_frame                        ; 651 (606)           ; 379 (377)                 ; 884736            ; 0          ; 68   ; 0            ; |project3_frame                                                                         ; project3_frame  ; work         ;
;    |Pll:myPll|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project3_frame|Pll:myPll                                                               ; Pll             ; Pll          ;
;       |Pll_0002:pll_inst|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project3_frame|Pll:myPll|Pll_0002:pll_inst                                             ; Pll_0002        ; Pll          ;
;          |altera_pll:altera_pll_i|     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project3_frame|Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i                     ; altera_pll      ; work         ;
;    |SevenSeg:ss0|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project3_frame|SevenSeg:ss0                                                            ; SevenSeg        ; work         ;
;    |SevenSeg:ss1|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project3_frame|SevenSeg:ss1                                                            ; SevenSeg        ; work         ;
;    |SevenSeg:ss2|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project3_frame|SevenSeg:ss2                                                            ; SevenSeg        ; work         ;
;    |SevenSeg:ss3|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project3_frame|SevenSeg:ss3                                                            ; SevenSeg        ; work         ;
;    |SevenSeg:ss4|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project3_frame|SevenSeg:ss4                                                            ; SevenSeg        ; work         ;
;    |SevenSeg:ss5|                      ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project3_frame|SevenSeg:ss5                                                            ; SevenSeg        ; work         ;
;    |altsyncram:dmem_rtl_0|             ; 1 (0)               ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |project3_frame|altsyncram:dmem_rtl_0                                                   ; altsyncram      ; work         ;
;       |altsyncram_qgl1:auto_generated| ; 1 (0)               ; 1 (1)                     ; 524288            ; 0          ; 0    ; 0            ; |project3_frame|altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated                    ; altsyncram_qgl1 ; work         ;
;          |decode_5la:decode2|          ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project3_frame|altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|decode_5la:decode2 ; decode_5la      ; work         ;
;    |altsyncram:imem_rtl_0|             ; 2 (0)               ; 1 (0)                     ; 360448            ; 0          ; 0    ; 0            ; |project3_frame|altsyncram:imem_rtl_0                                                   ; altsyncram      ; work         ;
;       |altsyncram_jkf1:auto_generated| ; 2 (0)               ; 1 (1)                     ; 360448            ; 0          ; 0    ; 0            ; |project3_frame|altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated                    ; altsyncram_jkf1 ; work         ;
;          |mux_2hb:mux2|                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |project3_frame|altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|mux_2hb:mux2       ; mux_2hb         ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                        ;
+-----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------+
; Name                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                    ;
+-----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------+
; altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; tests/test2.mif                                        ;
; altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 16384        ; 32           ; --           ; --           ; 524288 ; db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif ;
+-----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Altera ; altera_pll   ; 15.1    ; N/A          ; N/A          ; |project3_frame|Pll:myPll ; Pll.v           ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; wregno_ID[0..3]                         ; Stuck at GND due to stuck port data_in ;
; wregno_EX[0..3]                         ; Stuck at GND due to stuck port data_in ;
; wregno_MEM[0..3]                        ; Stuck at GND due to stuck port data_in ;
; regs[9][18]                             ; Merged with regs[15][31]               ;
; regs[3][2]                              ; Merged with regs[15][31]               ;
; regs[15][20]                            ; Merged with regs[15][31]               ;
; regs[3][0]                              ; Merged with regs[15][31]               ;
; regs[9][16]                             ; Merged with regs[15][31]               ;
; regs[2][30]                             ; Merged with regs[15][31]               ;
; regs[12][24]                            ; Merged with regs[15][31]               ;
; regs[2][28]                             ; Merged with regs[15][31]               ;
; regs[9][14]                             ; Merged with regs[15][31]               ;
; regs[2][26]                             ; Merged with regs[15][31]               ;
; regs[14][12]                            ; Merged with regs[15][31]               ;
; regs[2][24]                             ; Merged with regs[15][31]               ;
; regs[9][12]                             ; Merged with regs[15][31]               ;
; regs[2][22]                             ; Merged with regs[15][31]               ;
; regs[12][22]                            ; Merged with regs[15][31]               ;
; regs[2][20]                             ; Merged with regs[15][31]               ;
; regs[9][10]                             ; Merged with regs[15][31]               ;
; regs[2][18]                             ; Merged with regs[15][31]               ;
; regs[15][6]                             ; Merged with regs[15][31]               ;
; regs[2][16]                             ; Merged with regs[15][31]               ;
; regs[9][8]                              ; Merged with regs[15][31]               ;
; regs[2][14]                             ; Merged with regs[15][31]               ;
; regs[12][20]                            ; Merged with regs[15][31]               ;
; regs[2][12]                             ; Merged with regs[15][31]               ;
; regs[9][6]                              ; Merged with regs[15][31]               ;
; regs[2][10]                             ; Merged with regs[15][31]               ;
; regs[14][10]                            ; Merged with regs[15][31]               ;
; regs[2][8]                              ; Merged with regs[15][31]               ;
; regs[9][4]                              ; Merged with regs[15][31]               ;
; regs[2][6]                              ; Merged with regs[15][31]               ;
; regs[12][18]                            ; Merged with regs[15][31]               ;
; regs[2][4]                              ; Merged with regs[15][31]               ;
; regs[9][2]                              ; Merged with regs[15][31]               ;
; regs[2][2]                              ; Merged with regs[15][31]               ;
; regs[15][26]                            ; Merged with regs[15][31]               ;
; regs[2][0]                              ; Merged with regs[15][31]               ;
; regs[9][0]                              ; Merged with regs[15][31]               ;
; regs[1][30]                             ; Merged with regs[15][31]               ;
; regs[12][16]                            ; Merged with regs[15][31]               ;
; regs[1][28]                             ; Merged with regs[15][31]               ;
; regs[8][30]                             ; Merged with regs[15][31]               ;
; regs[1][26]                             ; Merged with regs[15][31]               ;
; regs[14][8]                             ; Merged with regs[15][31]               ;
; regs[1][24]                             ; Merged with regs[15][31]               ;
; regs[8][28]                             ; Merged with regs[15][31]               ;
; regs[1][22]                             ; Merged with regs[15][31]               ;
; regs[12][14]                            ; Merged with regs[15][31]               ;
; regs[1][20]                             ; Merged with regs[15][31]               ;
; regs[8][26]                             ; Merged with regs[15][31]               ;
; regs[1][18]                             ; Merged with regs[15][31]               ;
; regs[15][4]                             ; Merged with regs[15][31]               ;
; regs[1][16]                             ; Merged with regs[15][31]               ;
; regs[8][24]                             ; Merged with regs[15][31]               ;
; regs[1][14]                             ; Merged with regs[15][31]               ;
; regs[12][12]                            ; Merged with regs[15][31]               ;
; regs[1][12]                             ; Merged with regs[15][31]               ;
; regs[8][22]                             ; Merged with regs[15][31]               ;
; regs[1][10]                             ; Merged with regs[15][31]               ;
; regs[14][6]                             ; Merged with regs[15][31]               ;
; regs[1][8]                              ; Merged with regs[15][31]               ;
; regs[8][20]                             ; Merged with regs[15][31]               ;
; regs[1][6]                              ; Merged with regs[15][31]               ;
; regs[12][10]                            ; Merged with regs[15][31]               ;
; regs[1][4]                              ; Merged with regs[15][31]               ;
; regs[8][18]                             ; Merged with regs[15][31]               ;
; regs[1][2]                              ; Merged with regs[15][31]               ;
; regs[15][18]                            ; Merged with regs[15][31]               ;
; regs[8][16]                             ; Merged with regs[15][31]               ;
; regs[15][29]                            ; Merged with regs[15][31]               ;
; regs[15][25]                            ; Merged with regs[15][31]               ;
; regs[15][17]                            ; Merged with regs[15][31]               ;
; regs[15][1]                             ; Merged with regs[15][31]               ;
; regs[14][1]                             ; Merged with regs[15][31]               ;
; regs[12][1]                             ; Merged with regs[15][31]               ;
; regs[8][1]                              ; Merged with regs[15][31]               ;
; regs[6][8]                              ; Merged with regs[15][30]               ;
; regs[11][4]                             ; Merged with regs[15][30]               ;
; regs[6][6]                              ; Merged with regs[15][30]               ;
; regs[13][18]                            ; Merged with regs[15][30]               ;
; regs[6][4]                              ; Merged with regs[15][30]               ;
; regs[11][2]                             ; Merged with regs[15][30]               ;
; regs[6][2]                              ; Merged with regs[15][30]               ;
; regs[15][28]                            ; Merged with regs[15][30]               ;
; regs[6][0]                              ; Merged with regs[15][30]               ;
; regs[11][0]                             ; Merged with regs[15][30]               ;
; regs[5][30]                             ; Merged with regs[15][30]               ;
; regs[13][16]                            ; Merged with regs[15][30]               ;
; regs[5][28]                             ; Merged with regs[15][30]               ;
; regs[10][30]                            ; Merged with regs[15][30]               ;
; regs[5][26]                             ; Merged with regs[15][30]               ;
; regs[14][24]                            ; Merged with regs[15][30]               ;
; regs[5][24]                             ; Merged with regs[15][30]               ;
; regs[10][28]                            ; Merged with regs[15][30]               ;
; regs[5][22]                             ; Merged with regs[15][30]               ;
; regs[13][14]                            ; Merged with regs[15][30]               ;
; regs[5][20]                             ; Merged with regs[15][30]               ;
; regs[10][26]                            ; Merged with regs[15][30]               ;
; regs[5][18]                             ; Merged with regs[15][30]               ;
; regs[15][12]                            ; Merged with regs[15][30]               ;
; regs[5][16]                             ; Merged with regs[15][30]               ;
; regs[10][24]                            ; Merged with regs[15][30]               ;
; regs[5][14]                             ; Merged with regs[15][30]               ;
; regs[13][12]                            ; Merged with regs[15][30]               ;
; regs[5][12]                             ; Merged with regs[15][30]               ;
; regs[10][22]                            ; Merged with regs[15][30]               ;
; regs[5][10]                             ; Merged with regs[15][30]               ;
; regs[14][22]                            ; Merged with regs[15][30]               ;
; regs[5][8]                              ; Merged with regs[15][30]               ;
; regs[10][20]                            ; Merged with regs[15][30]               ;
; regs[5][6]                              ; Merged with regs[15][30]               ;
; regs[13][10]                            ; Merged with regs[15][30]               ;
; regs[5][4]                              ; Merged with regs[15][30]               ;
; regs[10][18]                            ; Merged with regs[15][30]               ;
; regs[5][2]                              ; Merged with regs[15][30]               ;
; regs[15][22]                            ; Merged with regs[15][30]               ;
; regs[5][0]                              ; Merged with regs[15][30]               ;
; regs[10][16]                            ; Merged with regs[15][30]               ;
; regs[4][30]                             ; Merged with regs[15][30]               ;
; regs[13][8]                             ; Merged with regs[15][30]               ;
; regs[4][28]                             ; Merged with regs[15][30]               ;
; regs[10][14]                            ; Merged with regs[15][30]               ;
; regs[4][26]                             ; Merged with regs[15][30]               ;
; regs[14][20]                            ; Merged with regs[15][30]               ;
; regs[4][24]                             ; Merged with regs[15][30]               ;
; regs[10][12]                            ; Merged with regs[15][30]               ;
; regs[4][22]                             ; Merged with regs[15][30]               ;
; regs[13][6]                             ; Merged with regs[15][30]               ;
; regs[4][20]                             ; Merged with regs[15][30]               ;
; regs[10][10]                            ; Merged with regs[15][30]               ;
; regs[4][18]                             ; Merged with regs[15][30]               ;
; regs[15][10]                            ; Merged with regs[15][30]               ;
; regs[4][16]                             ; Merged with regs[15][30]               ;
; regs[10][8]                             ; Merged with regs[15][30]               ;
; regs[4][14]                             ; Merged with regs[15][30]               ;
; regs[13][4]                             ; Merged with regs[15][30]               ;
; regs[4][12]                             ; Merged with regs[15][30]               ;
; regs[10][6]                             ; Merged with regs[15][30]               ;
; regs[4][10]                             ; Merged with regs[15][30]               ;
; regs[14][18]                            ; Merged with regs[15][30]               ;
; regs[4][8]                              ; Merged with regs[15][30]               ;
; regs[10][4]                             ; Merged with regs[15][30]               ;
; regs[4][6]                              ; Merged with regs[15][30]               ;
; regs[13][2]                             ; Merged with regs[15][30]               ;
; regs[4][4]                              ; Merged with regs[15][30]               ;
; regs[10][2]                             ; Merged with regs[15][30]               ;
; regs[4][2]                              ; Merged with regs[15][30]               ;
; regs[4][0]                              ; Merged with regs[15][30]               ;
; regs[10][0]                             ; Merged with regs[15][30]               ;
; regs[3][30]                             ; Merged with regs[15][30]               ;
; regs[13][0]                             ; Merged with regs[15][30]               ;
; regs[3][28]                             ; Merged with regs[15][30]               ;
; regs[9][30]                             ; Merged with regs[15][30]               ;
; regs[3][26]                             ; Merged with regs[15][30]               ;
; regs[14][16]                            ; Merged with regs[15][30]               ;
; regs[3][24]                             ; Merged with regs[15][30]               ;
; regs[9][28]                             ; Merged with regs[15][30]               ;
; regs[3][22]                             ; Merged with regs[15][30]               ;
; regs[12][30]                            ; Merged with regs[15][30]               ;
; regs[3][20]                             ; Merged with regs[15][30]               ;
; regs[9][26]                             ; Merged with regs[15][30]               ;
; regs[3][18]                             ; Merged with regs[15][30]               ;
; regs[15][8]                             ; Merged with regs[15][30]               ;
; regs[3][16]                             ; Merged with regs[15][30]               ;
; regs[9][24]                             ; Merged with regs[15][30]               ;
; regs[3][14]                             ; Merged with regs[15][30]               ;
; regs[12][28]                            ; Merged with regs[15][30]               ;
; regs[3][12]                             ; Merged with regs[15][30]               ;
; regs[9][22]                             ; Merged with regs[15][30]               ;
; regs[3][10]                             ; Merged with regs[15][30]               ;
; regs[14][14]                            ; Merged with regs[15][30]               ;
; regs[3][8]                              ; Merged with regs[15][30]               ;
; regs[9][20]                             ; Merged with regs[15][30]               ;
; regs[3][6]                              ; Merged with regs[15][30]               ;
; regs[12][26]                            ; Merged with regs[15][30]               ;
; regs[3][4]                              ; Merged with regs[15][30]               ;
; regs[2][13]                             ; Merged with regs[15][27]               ;
; regs[9][5]                              ; Merged with regs[15][27]               ;
; regs[2][5]                              ; Merged with regs[15][27]               ;
; regs[15][5]                             ; Merged with regs[15][27]               ;
; regs[1][29]                             ; Merged with regs[15][27]               ;
; regs[8][29]                             ; Merged with regs[15][27]               ;
; regs[1][21]                             ; Merged with regs[15][27]               ;
; regs[12][13]                            ; Merged with regs[15][27]               ;
; regs[1][13]                             ; Merged with regs[15][27]               ;
; regs[8][21]                             ; Merged with regs[15][27]               ;
; regs[1][5]                              ; Merged with regs[15][27]               ;
; regs[14][5]                             ; Merged with regs[15][27]               ;
; regs[8][15]                             ; Merged with regs[15][27]               ;
; regs[12][7]                             ; Merged with regs[15][27]               ;
; regs[8][11]                             ; Merged with regs[15][27]               ;
; regs[14][3]                             ; Merged with regs[15][27]               ;
; regs[8][7]                              ; Merged with regs[15][27]               ;
; regs[12][3]                             ; Merged with regs[15][27]               ;
; regs[7][31]                             ; Merged with regs[15][27]               ;
; regs[8][3]                              ; Merged with regs[15][27]               ;
; regs[11][31]                            ; Merged with regs[15][27]               ;
; regs[7][27]                             ; Merged with regs[15][27]               ;
; regs[13][31]                            ; Merged with regs[15][27]               ;
; regs[7][23]                             ; Merged with regs[15][27]               ;
; regs[11][27]                            ; Merged with regs[15][27]               ;
; regs[7][19]                             ; Merged with regs[15][27]               ;
; regs[14][31]                            ; Merged with regs[15][27]               ;
; regs[7][15]                             ; Merged with regs[15][27]               ;
; regs[11][23]                            ; Merged with regs[15][27]               ;
; regs[7][11]                             ; Merged with regs[15][27]               ;
; regs[13][27]                            ; Merged with regs[15][27]               ;
; regs[7][7]                              ; Merged with regs[15][27]               ;
; regs[11][19]                            ; Merged with regs[15][27]               ;
; regs[7][3]                              ; Merged with regs[15][27]               ;
; regs[15][15]                            ; Merged with regs[15][27]               ;
; regs[6][31]                             ; Merged with regs[15][27]               ;
; regs[11][15]                            ; Merged with regs[15][27]               ;
; regs[6][27]                             ; Merged with regs[15][27]               ;
; regs[13][23]                            ; Merged with regs[15][27]               ;
; regs[6][23]                             ; Merged with regs[15][27]               ;
; regs[11][11]                            ; Merged with regs[15][27]               ;
; regs[6][19]                             ; Merged with regs[15][27]               ;
; regs[14][27]                            ; Merged with regs[15][27]               ;
; regs[6][15]                             ; Merged with regs[15][27]               ;
; regs[11][7]                             ; Merged with regs[15][27]               ;
; regs[6][11]                             ; Merged with regs[15][27]               ;
; regs[13][19]                            ; Merged with regs[15][27]               ;
; regs[6][7]                              ; Merged with regs[15][27]               ;
; regs[11][3]                             ; Merged with regs[15][27]               ;
; regs[6][3]                              ; Merged with regs[15][27]               ;
; regs[15][23]                            ; Merged with regs[15][27]               ;
; regs[5][31]                             ; Merged with regs[15][27]               ;
; regs[10][31]                            ; Merged with regs[15][27]               ;
; regs[5][27]                             ; Merged with regs[15][27]               ;
; regs[13][15]                            ; Merged with regs[15][27]               ;
; regs[5][23]                             ; Merged with regs[15][27]               ;
; regs[10][27]                            ; Merged with regs[15][27]               ;
; regs[5][19]                             ; Merged with regs[15][27]               ;
; regs[14][23]                            ; Merged with regs[15][27]               ;
; regs[5][15]                             ; Merged with regs[15][27]               ;
; regs[10][23]                            ; Merged with regs[15][27]               ;
; regs[5][11]                             ; Merged with regs[15][27]               ;
; regs[13][11]                            ; Merged with regs[15][27]               ;
; regs[5][7]                              ; Merged with regs[15][27]               ;
; regs[10][19]                            ; Merged with regs[15][27]               ;
; regs[5][3]                              ; Merged with regs[15][27]               ;
; regs[15][11]                            ; Merged with regs[15][27]               ;
; regs[4][31]                             ; Merged with regs[15][27]               ;
; regs[10][15]                            ; Merged with regs[15][27]               ;
; regs[4][27]                             ; Merged with regs[15][27]               ;
; regs[13][7]                             ; Merged with regs[15][27]               ;
; regs[4][23]                             ; Merged with regs[15][27]               ;
; regs[10][11]                            ; Merged with regs[15][27]               ;
; regs[4][19]                             ; Merged with regs[15][27]               ;
; regs[14][19]                            ; Merged with regs[15][27]               ;
; regs[4][15]                             ; Merged with regs[15][27]               ;
; regs[10][7]                             ; Merged with regs[15][27]               ;
; regs[4][11]                             ; Merged with regs[15][27]               ;
; regs[13][3]                             ; Merged with regs[15][27]               ;
; regs[4][7]                              ; Merged with regs[15][27]               ;
; regs[10][3]                             ; Merged with regs[15][27]               ;
; regs[4][3]                              ; Merged with regs[15][27]               ;
; regs[3][31]                             ; Merged with regs[15][27]               ;
; regs[9][31]                             ; Merged with regs[15][27]               ;
; regs[3][27]                             ; Merged with regs[15][27]               ;
; regs[12][31]                            ; Merged with regs[15][27]               ;
; regs[3][23]                             ; Merged with regs[15][27]               ;
; regs[9][27]                             ; Merged with regs[15][27]               ;
; regs[3][19]                             ; Merged with regs[15][27]               ;
; regs[14][15]                            ; Merged with regs[15][27]               ;
; regs[3][15]                             ; Merged with regs[15][27]               ;
; regs[9][23]                             ; Merged with regs[15][27]               ;
; regs[3][11]                             ; Merged with regs[15][27]               ;
; regs[12][27]                            ; Merged with regs[15][27]               ;
; regs[3][7]                              ; Merged with regs[15][27]               ;
; regs[9][19]                             ; Merged with regs[15][27]               ;
; regs[3][3]                              ; Merged with regs[15][27]               ;
; regs[15][7]                             ; Merged with regs[15][27]               ;
; regs[2][31]                             ; Merged with regs[15][27]               ;
; regs[9][15]                             ; Merged with regs[15][27]               ;
; regs[2][27]                             ; Merged with regs[15][24]               ;
; regs[12][23]                            ; Merged with regs[15][24]               ;
; regs[2][23]                             ; Merged with regs[15][24]               ;
; regs[9][11]                             ; Merged with regs[15][24]               ;
; regs[2][19]                             ; Merged with regs[15][24]               ;
; regs[14][11]                            ; Merged with regs[15][24]               ;
; regs[2][15]                             ; Merged with regs[15][24]               ;
; regs[9][7]                              ; Merged with regs[15][24]               ;
; regs[2][11]                             ; Merged with regs[15][24]               ;
; regs[12][19]                            ; Merged with regs[15][24]               ;
; regs[2][7]                              ; Merged with regs[15][24]               ;
; regs[9][3]                              ; Merged with regs[15][24]               ;
; regs[2][3]                              ; Merged with regs[15][24]               ;
; regs[15][19]                            ; Merged with regs[15][24]               ;
; regs[1][31]                             ; Merged with regs[15][24]               ;
; regs[8][31]                             ; Merged with regs[15][24]               ;
; regs[1][27]                             ; Merged with regs[15][24]               ;
; regs[12][15]                            ; Merged with regs[15][24]               ;
; regs[1][23]                             ; Merged with regs[15][24]               ;
; regs[8][27]                             ; Merged with regs[15][24]               ;
; regs[1][19]                             ; Merged with regs[15][24]               ;
; regs[14][7]                             ; Merged with regs[15][24]               ;
; regs[1][15]                             ; Merged with regs[15][24]               ;
; regs[8][23]                             ; Merged with regs[15][24]               ;
; regs[1][11]                             ; Merged with regs[15][24]               ;
; regs[12][11]                            ; Merged with regs[15][24]               ;
; regs[1][7]                              ; Merged with regs[15][24]               ;
; regs[8][19]                             ; Merged with regs[15][24]               ;
; regs[1][3]                              ; Merged with regs[15][24]               ;
; regs[15][3]                             ; Merged with regs[15][24]               ;
; regs[1][0]                              ; Merged with regs[15][24]               ;
; regs[12][8]                             ; Merged with regs[15][24]               ;
; regs[8][14]                             ; Merged with regs[15][24]               ;
; regs[14][4]                             ; Merged with regs[15][24]               ;
; regs[8][12]                             ; Merged with regs[15][24]               ;
; regs[12][6]                             ; Merged with regs[15][24]               ;
; regs[8][10]                             ; Merged with regs[15][24]               ;
; regs[15][2]                             ; Merged with regs[15][24]               ;
; regs[8][8]                              ; Merged with regs[15][24]               ;
; regs[12][4]                             ; Merged with regs[15][24]               ;
; regs[8][6]                              ; Merged with regs[15][24]               ;
; regs[14][2]                             ; Merged with regs[15][24]               ;
; regs[8][4]                              ; Merged with regs[15][24]               ;
; regs[12][2]                             ; Merged with regs[15][24]               ;
; regs[8][0]                              ; Merged with regs[15][24]               ;
; regs[8][2]                              ; Merged with regs[15][24]               ;
; regs[12][0]                             ; Merged with regs[15][24]               ;
; regs[7][30]                             ; Merged with regs[15][24]               ;
; regs[14][0]                             ; Merged with regs[15][24]               ;
; regs[7][28]                             ; Merged with regs[15][24]               ;
; regs[11][30]                            ; Merged with regs[15][24]               ;
; regs[7][26]                             ; Merged with regs[15][24]               ;
; regs[15][0]                             ; Merged with regs[15][24]               ;
; regs[7][24]                             ; Merged with regs[15][24]               ;
; regs[11][28]                            ; Merged with regs[15][24]               ;
; regs[7][22]                             ; Merged with regs[15][24]               ;
; regs[13][30]                            ; Merged with regs[15][24]               ;
; regs[7][20]                             ; Merged with regs[15][24]               ;
; regs[11][26]                            ; Merged with regs[15][24]               ;
; regs[7][18]                             ; Merged with regs[15][24]               ;
; regs[15][16]                            ; Merged with regs[15][24]               ;
; regs[7][16]                             ; Merged with regs[15][24]               ;
; regs[11][24]                            ; Merged with regs[15][24]               ;
; regs[7][14]                             ; Merged with regs[15][24]               ;
; regs[13][28]                            ; Merged with regs[15][24]               ;
; regs[7][12]                             ; Merged with regs[15][24]               ;
; regs[11][22]                            ; Merged with regs[15][24]               ;
; regs[7][10]                             ; Merged with regs[15][24]               ;
; regs[14][30]                            ; Merged with regs[15][24]               ;
; regs[7][8]                              ; Merged with regs[15][24]               ;
; regs[11][20]                            ; Merged with regs[15][24]               ;
; regs[7][6]                              ; Merged with regs[15][24]               ;
; regs[13][26]                            ; Merged with regs[15][24]               ;
; regs[7][4]                              ; Merged with regs[15][24]               ;
; regs[11][18]                            ; Merged with regs[15][24]               ;
; regs[7][2]                              ; Merged with regs[15][24]               ;
; regs[7][0]                              ; Merged with regs[15][24]               ;
; regs[11][16]                            ; Merged with regs[15][24]               ;
; regs[6][30]                             ; Merged with regs[15][24]               ;
; regs[13][24]                            ; Merged with regs[15][24]               ;
; regs[6][28]                             ; Merged with regs[15][24]               ;
; regs[11][14]                            ; Merged with regs[15][24]               ;
; regs[6][26]                             ; Merged with regs[15][24]               ;
; regs[14][28]                            ; Merged with regs[15][24]               ;
; regs[6][24]                             ; Merged with regs[15][24]               ;
; regs[11][12]                            ; Merged with regs[15][24]               ;
; regs[6][22]                             ; Merged with regs[15][24]               ;
; regs[13][22]                            ; Merged with regs[15][24]               ;
; regs[6][20]                             ; Merged with regs[15][24]               ;
; regs[11][10]                            ; Merged with regs[15][24]               ;
; regs[6][18]                             ; Merged with regs[15][24]               ;
; regs[15][14]                            ; Merged with regs[15][24]               ;
; regs[6][16]                             ; Merged with regs[15][24]               ;
; regs[11][8]                             ; Merged with regs[15][24]               ;
; regs[6][14]                             ; Merged with regs[15][24]               ;
; regs[13][20]                            ; Merged with regs[15][24]               ;
; regs[6][12]                             ; Merged with regs[15][24]               ;
; regs[11][6]                             ; Merged with regs[15][24]               ;
; regs[6][10]                             ; Merged with regs[15][24]               ;
; regs[14][26]                            ; Merged with regs[15][24]               ;
; regs[6][1]                              ; Merged with regs[15][21]               ;
; regs[4][1]                              ; Merged with regs[15][21]               ;
; regs[10][1]                             ; Merged with regs[15][21]               ;
; regs[7][1]                              ; Merged with regs[15][21]               ;
; regs[2][1]                              ; Merged with regs[15][21]               ;
; regs[11][1]                             ; Merged with regs[15][21]               ;
; regs[5][1]                              ; Merged with regs[15][21]               ;
; regs[13][1]                             ; Merged with regs[15][21]               ;
; regs[3][1]                              ; Merged with regs[15][21]               ;
; regs[9][1]                              ; Merged with regs[15][21]               ;
; regs[7][17]                             ; Merged with regs[15][21]               ;
; regs[1][1]                              ; Merged with regs[15][21]               ;
; regs[11][17]                            ; Merged with regs[15][21]               ;
; regs[6][17]                             ; Merged with regs[15][21]               ;
; regs[13][17]                            ; Merged with regs[15][21]               ;
; regs[5][17]                             ; Merged with regs[15][21]               ;
; regs[10][17]                            ; Merged with regs[15][21]               ;
; regs[4][17]                             ; Merged with regs[15][21]               ;
; regs[14][17]                            ; Merged with regs[15][21]               ;
; regs[3][17]                             ; Merged with regs[15][21]               ;
; regs[9][17]                             ; Merged with regs[15][21]               ;
; regs[2][17]                             ; Merged with regs[15][21]               ;
; regs[12][17]                            ; Merged with regs[15][21]               ;
; regs[1][17]                             ; Merged with regs[15][21]               ;
; regs[8][17]                             ; Merged with regs[15][21]               ;
; regs[7][25]                             ; Merged with regs[15][21]               ;
; regs[8][9]                              ; Merged with regs[15][21]               ;
; regs[11][25]                            ; Merged with regs[15][21]               ;
; regs[7][9]                              ; Merged with regs[15][21]               ;
; regs[13][25]                            ; Merged with regs[15][21]               ;
; regs[6][25]                             ; Merged with regs[15][21]               ;
; regs[11][9]                             ; Merged with regs[15][21]               ;
; regs[6][9]                              ; Merged with regs[15][21]               ;
; regs[14][25]                            ; Merged with regs[15][21]               ;
; regs[5][25]                             ; Merged with regs[15][21]               ;
; regs[10][25]                            ; Merged with regs[15][21]               ;
; regs[5][9]                              ; Merged with regs[15][21]               ;
; regs[13][9]                             ; Merged with regs[15][21]               ;
; regs[4][25]                             ; Merged with regs[15][21]               ;
; regs[10][9]                             ; Merged with regs[15][21]               ;
; regs[4][9]                              ; Merged with regs[15][21]               ;
; regs[15][9]                             ; Merged with regs[15][21]               ;
; regs[3][25]                             ; Merged with regs[15][21]               ;
; regs[9][25]                             ; Merged with regs[15][21]               ;
; regs[3][9]                              ; Merged with regs[15][21]               ;
; regs[12][25]                            ; Merged with regs[15][21]               ;
; regs[2][25]                             ; Merged with regs[15][21]               ;
; regs[9][9]                              ; Merged with regs[15][21]               ;
; regs[2][9]                              ; Merged with regs[15][21]               ;
; regs[14][9]                             ; Merged with regs[15][21]               ;
; regs[1][25]                             ; Merged with regs[15][21]               ;
; regs[8][25]                             ; Merged with regs[15][21]               ;
; regs[1][9]                              ; Merged with regs[15][21]               ;
; regs[12][9]                             ; Merged with regs[15][21]               ;
; regs[8][13]                             ; Merged with regs[15][21]               ;
; regs[12][5]                             ; Merged with regs[15][21]               ;
; regs[7][29]                             ; Merged with regs[15][21]               ;
; regs[8][5]                              ; Merged with regs[15][21]               ;
; regs[11][29]                            ; Merged with regs[15][21]               ;
; regs[7][21]                             ; Merged with regs[15][21]               ;
; regs[13][29]                            ; Merged with regs[15][21]               ;
; regs[7][13]                             ; Merged with regs[15][21]               ;
; regs[11][21]                            ; Merged with regs[15][21]               ;
; regs[7][5]                              ; Merged with regs[15][21]               ;
; regs[14][29]                            ; Merged with regs[15][21]               ;
; regs[6][29]                             ; Merged with regs[15][21]               ;
; regs[11][13]                            ; Merged with regs[15][21]               ;
; regs[6][21]                             ; Merged with regs[15][21]               ;
; regs[13][21]                            ; Merged with regs[15][21]               ;
; regs[6][13]                             ; Merged with regs[15][21]               ;
; regs[11][5]                             ; Merged with regs[15][21]               ;
; regs[6][5]                              ; Merged with regs[15][21]               ;
; regs[15][13]                            ; Merged with regs[15][21]               ;
; regs[5][29]                             ; Merged with regs[15][21]               ;
; regs[10][29]                            ; Merged with regs[15][21]               ;
; regs[5][21]                             ; Merged with regs[15][21]               ;
; regs[13][13]                            ; Merged with regs[15][21]               ;
; regs[5][13]                             ; Merged with regs[15][21]               ;
; regs[10][21]                            ; Merged with regs[15][21]               ;
; regs[5][5]                              ; Merged with regs[15][21]               ;
; regs[14][21]                            ; Merged with regs[15][21]               ;
; regs[4][29]                             ; Merged with regs[15][21]               ;
; regs[10][13]                            ; Merged with regs[15][21]               ;
; regs[4][21]                             ; Merged with regs[15][21]               ;
; regs[13][5]                             ; Merged with regs[15][21]               ;
; regs[4][13]                             ; Merged with regs[15][21]               ;
; regs[10][5]                             ; Merged with regs[15][21]               ;
; regs[4][5]                              ; Merged with regs[15][21]               ;
; regs[3][29]                             ; Merged with regs[15][21]               ;
; regs[9][29]                             ; Merged with regs[15][21]               ;
; regs[3][21]                             ; Merged with regs[15][21]               ;
; regs[12][29]                            ; Merged with regs[15][21]               ;
; regs[3][13]                             ; Merged with regs[15][21]               ;
; regs[9][21]                             ; Merged with regs[15][21]               ;
; regs[3][5]                              ; Merged with regs[15][21]               ;
; regs[14][13]                            ; Merged with regs[15][21]               ;
; regs[2][29]                             ; Merged with regs[15][21]               ;
; regs[9][13]                             ; Merged with regs[15][21]               ;
; regs[2][21]                             ; Merged with regs[15][21]               ;
; regs[12][21]                            ; Merged with regs[15][21]               ;
; regs[15][30]                            ; Merged with regs[15][31]               ;
; regs[15][27]                            ; Merged with regs[15][31]               ;
; regs[15][24]                            ; Merged with regs[15][31]               ;
; regs[15][21]                            ; Merged with regs[15][31]               ;
; regs[15][31]                            ; Stuck at GND due to stuck port data_in ;
; PC_FE[16..31]                           ; Lost fanout                            ;
; Total Number of Removed Registers = 508 ;                                        ;
+-----------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                           ;
+---------------+---------------------------+-------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register    ;
+---------------+---------------------------+-------------------------------------------+
; wregno_ID[3]  ; Stuck at GND              ; wregno_EX[3], wregno_MEM[3], regs[15][31] ;
;               ; due to stuck port data_in ;                                           ;
; wregno_ID[2]  ; Stuck at GND              ; wregno_EX[2], wregno_MEM[2]               ;
;               ; due to stuck port data_in ;                                           ;
; wregno_ID[1]  ; Stuck at GND              ; wregno_EX[1], wregno_MEM[1]               ;
;               ; due to stuck port data_in ;                                           ;
; wregno_ID[0]  ; Stuck at GND              ; wregno_EX[0], wregno_MEM[0]               ;
;               ; due to stuck port data_in ;                                           ;
+---------------+---------------------------+-------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 379   ;
; Number of registers using Synchronous Clear  ; 76    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 266   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 104   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; HEX_out[0]                              ; 7       ;
; HEX_out[3]                              ; 7       ;
; HEX_out[2]                              ; 7       ;
; HEX_out[7]                              ; 7       ;
; HEX_out[5]                              ; 7       ;
; HEX_out[10]                             ; 7       ;
; HEX_out[11]                             ; 7       ;
; HEX_out[9]                              ; 7       ;
; HEX_out[15]                             ; 7       ;
; HEX_out[14]                             ; 7       ;
; HEX_out[12]                             ; 7       ;
; HEX_out[18]                             ; 7       ;
; HEX_out[19]                             ; 7       ;
; HEX_out[17]                             ; 7       ;
; HEX_out[23]                             ; 7       ;
; HEX_out[21]                             ; 7       ;
; HEX_out[22]                             ; 7       ;
; HEX_out[20]                             ; 7       ;
; PC_FE[8]                                ; 2       ;
; dmem_rtl_0_bypass[32]                   ; 1       ;
; dmem_rtl_0_bypass[52]                   ; 1       ;
; dmem_rtl_0_bypass[38]                   ; 1       ;
; dmem_rtl_0_bypass[50]                   ; 1       ;
; dmem_rtl_0_bypass[48]                   ; 1       ;
; dmem_rtl_0_bypass[64]                   ; 1       ;
; dmem_rtl_0_bypass[62]                   ; 1       ;
; dmem_rtl_0_bypass[60]                   ; 1       ;
; dmem_rtl_0_bypass[58]                   ; 1       ;
; dmem_rtl_0_bypass[56]                   ; 1       ;
; dmem_rtl_0_bypass[54]                   ; 1       ;
; dmem_rtl_0_bypass[44]                   ; 1       ;
; dmem_rtl_0_bypass[76]                   ; 1       ;
; dmem_rtl_0_bypass[74]                   ; 1       ;
; dmem_rtl_0_bypass[70]                   ; 1       ;
; dmem_rtl_0_bypass[68]                   ; 1       ;
; dmem_rtl_0_bypass[46]                   ; 1       ;
; dmem_rtl_0_bypass[42]                   ; 1       ;
; dmem_rtl_0_bypass[40]                   ; 1       ;
; dmem_rtl_0_bypass[72]                   ; 1       ;
; dmem_rtl_0_bypass[66]                   ; 1       ;
; dmem_rtl_0_bypass[92]                   ; 1       ;
; dmem_rtl_0_bypass[90]                   ; 1       ;
; dmem~30                                 ; 1       ;
; dmem_rtl_0_bypass[88]                   ; 1       ;
; dmem_rtl_0_bypass[87]                   ; 1       ;
; dmem_rtl_0_bypass[86]                   ; 1       ;
; dmem_rtl_0_bypass[84]                   ; 1       ;
; dmem_rtl_0_bypass[82]                   ; 1       ;
; dmem_rtl_0_bypass[80]                   ; 1       ;
; dmem_rtl_0_bypass[78]                   ; 1       ;
; dmem_rtl_0_bypass[36]                   ; 1       ;
; dmem_rtl_0_bypass[34]                   ; 1       ;
; dmem_rtl_0_bypass[30]                   ; 1       ;
; Total number of inverted registers = 53 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------+
; Registers Packed Into Inferred Megafunctions ;
+----------------------+--------------+--------+
; Register Name        ; Megafunction ; Type   ;
+----------------------+--------------+--------+
; inst_FE[0..7,18..31] ; imem_rtl_0   ; RAM    ;
+----------------------+--------------+--------+


+--------------------------------------------+
; Registers Added for RAM Pass-Through Logic ;
+-----------------------+--------------------+
; Register Name         ; RAM Name           ;
+-----------------------+--------------------+
; dmem_rtl_0_bypass[0]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[1]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[2]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[3]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[4]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[5]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[6]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[7]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[8]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[9]  ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[10] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[11] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[12] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[13] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[14] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[15] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[16] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[17] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[18] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[19] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[20] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[21] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[22] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[23] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[24] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[25] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[26] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[27] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[28] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[29] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[30] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[31] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[32] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[33] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[34] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[35] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[36] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[37] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[38] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[39] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[40] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[41] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[42] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[43] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[44] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[45] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[46] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[47] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[48] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[49] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[50] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[51] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[52] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[53] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[54] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[55] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[56] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[57] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[58] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[59] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[60] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[61] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[62] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[63] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[64] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[65] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[66] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[67] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[68] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[69] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[70] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[71] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[72] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[73] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[74] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[75] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[76] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[77] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[78] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[79] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[80] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[81] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[82] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[83] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[84] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[85] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[86] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[87] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[88] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[89] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[90] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[91] ; dmem_rtl_0         ;
; dmem_rtl_0_bypass[92] ; dmem_rtl_0         ;
+-----------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 267:1              ; 12 bits   ; 2136 LEs      ; 96 LEs               ; 2040 LEs               ; Yes        ; |project3_frame|aluout_EX[20]   ;
; 270:1              ; 4 bits    ; 720 LEs       ; 92 LEs               ; 628 LEs                ; Yes        ; |project3_frame|aluout_EX[31]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |project3_frame|ShiftRight0     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |project3_frame|ShiftLeft0      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |project3_frame|ShiftLeft0      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project3_frame|ShiftRight0     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |project3_frame|ShiftLeft0      ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |project3_frame|ShiftLeft0      ;
; 267:1              ; 12 bits   ; 2136 LEs      ; 264 LEs              ; 1872 LEs               ; No         ; |project3_frame|aluout_EX_r[12] ;
; 270:1              ; 2 bits    ; 360 LEs       ; 46 LEs               ; 314 LEs                ; No         ; |project3_frame|aluout_EX_r[3]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated ;
+---------------------------------+--------------------+------+---------------+
; Assignment                      ; Value              ; From ; To            ;
+---------------------------------+--------------------+------+---------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -             ;
+---------------------------------+--------------------+------+---------------+


+-----------------------------------------------------------------------------+
; Source assignments for altsyncram:dmem_rtl_0|altsyncram_qgl1:auto_generated ;
+---------------------------------+--------------------+------+---------------+
; Assignment                      ; Value              ; From ; To            ;
+---------------------------------+--------------------+------+---------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -             ;
+---------------------------------+--------------------+------+---------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |project3_frame ;
+----------------+----------------------------------+----------------------------+
; Parameter Name ; Value                            ; Type                       ;
+----------------+----------------------------------+----------------------------+
; DBITS          ; 32                               ; Signed Integer             ;
; INSTSIZE       ; 00000000000000000000000000000100 ; Unsigned Binary            ;
; INSTBITS       ; 32                               ; Signed Integer             ;
; REGNOBITS      ; 4                                ; Signed Integer             ;
; REGWORDS       ; 16                               ; Signed Integer             ;
; IMMBITS        ; 16                               ; Signed Integer             ;
; STARTPC        ; 00000000000000000000000100000000 ; Unsigned Binary            ;
; ADDRHEX        ; 11111111111111111111000000000000 ; Unsigned Binary            ;
; ADDRLEDR       ; 11111111111111111111000000100000 ; Unsigned Binary            ;
; ADDRKEY        ; 11111111111111111111000010000000 ; Unsigned Binary            ;
; ADDRSW         ; 11111111111111111111000010010000 ; Unsigned Binary            ;
; IMEMINITFILE   ; tests/test2.mif                  ; String                     ;
; IMEMADDRBITS   ; 16                               ; Signed Integer             ;
; IMEMWORDBITS   ; 2                                ; Signed Integer             ;
; IMEMWORDS      ; 16384                            ; Signed Integer             ;
; DMEMADDRBITS   ; 16                               ; Signed Integer             ;
; DMEMWORDBITS   ; 2                                ; Signed Integer             ;
; DMEMWORDS      ; 16384                            ; Signed Integer             ;
; OP1BITS        ; 6                                ; Signed Integer             ;
; OP1_ALUR       ; 000000                           ; Unsigned Binary            ;
; OP1_BEQ        ; 001000                           ; Unsigned Binary            ;
; OP1_BLT        ; 001001                           ; Unsigned Binary            ;
; OP1_BLE        ; 001010                           ; Unsigned Binary            ;
; OP1_BNE        ; 001011                           ; Unsigned Binary            ;
; OP1_JAL        ; 001100                           ; Unsigned Binary            ;
; OP1_LW         ; 010010                           ; Unsigned Binary            ;
; OP1_SW         ; 011010                           ; Unsigned Binary            ;
; OP1_ADDI       ; 100000                           ; Unsigned Binary            ;
; OP1_ANDI       ; 100100                           ; Unsigned Binary            ;
; OP1_ORI        ; 100101                           ; Unsigned Binary            ;
; OP1_XORI       ; 100110                           ; Unsigned Binary            ;
; OP2BITS        ; 8                                ; Signed Integer             ;
; OP2_EQ         ; 00001000                         ; Unsigned Binary            ;
; OP2_LT         ; 00001001                         ; Unsigned Binary            ;
; OP2_LE         ; 00001010                         ; Unsigned Binary            ;
; OP2_NE         ; 00001011                         ; Unsigned Binary            ;
; OP2_ADD        ; 00100000                         ; Unsigned Binary            ;
; OP2_AND        ; 00100100                         ; Unsigned Binary            ;
; OP2_OR         ; 00100101                         ; Unsigned Binary            ;
; OP2_XOR        ; 00100110                         ; Unsigned Binary            ;
; OP2_SUB        ; 00101000                         ; Unsigned Binary            ;
; OP2_NAND       ; 00101100                         ; Unsigned Binary            ;
; OP2_NOR        ; 00101101                         ; Unsigned Binary            ;
; OP2_NXOR       ; 00101110                         ; Unsigned Binary            ;
; OP2_RSHF       ; 00110000                         ; Unsigned Binary            ;
; OP2_LSHF       ; 00110001                         ; Unsigned Binary            ;
; HEXBITS        ; 24                               ; Signed Integer             ;
; LEDRBITS       ; 10                               ; Signed Integer             ;
; KEYBITS        ; 4                                ; Signed Integer             ;
+----------------+----------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------+
; Parameter Name                       ; Value                  ; Type                             ;
+--------------------------------------+------------------------+----------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                           ;
; fractional_vco_multiplier            ; false                  ; String                           ;
; pll_type                             ; General                ; String                           ;
; pll_subtype                          ; General                ; String                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                   ;
; operation_mode                       ; direct                 ; String                           ;
; deserialization_factor               ; 4                      ; Signed Integer                   ;
; data_rate                            ; 0                      ; Signed Integer                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                   ;
; output_clock_frequency0              ; 50.000000 MHz          ; String                           ;
; phase_shift0                         ; 0 ps                   ; String                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                           ;
; phase_shift1                         ; 0 ps                   ; String                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                           ;
; phase_shift2                         ; 0 ps                   ; String                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                           ;
; phase_shift3                         ; 0 ps                   ; String                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                           ;
; phase_shift4                         ; 0 ps                   ; String                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                           ;
; phase_shift5                         ; 0 ps                   ; String                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                           ;
; phase_shift6                         ; 0 ps                   ; String                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                           ;
; phase_shift7                         ; 0 ps                   ; String                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                           ;
; phase_shift8                         ; 0 ps                   ; String                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                           ;
; phase_shift9                         ; 0 ps                   ; String                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                           ;
; phase_shift10                        ; 0 ps                   ; String                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                           ;
; phase_shift11                        ; 0 ps                   ; String                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                           ;
; phase_shift12                        ; 0 ps                   ; String                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                           ;
; phase_shift13                        ; 0 ps                   ; String                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                           ;
; phase_shift14                        ; 0 ps                   ; String                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                           ;
; phase_shift15                        ; 0 ps                   ; String                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                           ;
; phase_shift16                        ; 0 ps                   ; String                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                           ;
; phase_shift17                        ; 0 ps                   ; String                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                   ;
; clock_name_0                         ;                        ; String                           ;
; clock_name_1                         ;                        ; String                           ;
; clock_name_2                         ;                        ; String                           ;
; clock_name_3                         ;                        ; String                           ;
; clock_name_4                         ;                        ; String                           ;
; clock_name_5                         ;                        ; String                           ;
; clock_name_6                         ;                        ; String                           ;
; clock_name_7                         ;                        ; String                           ;
; clock_name_8                         ;                        ; String                           ;
; clock_name_global_0                  ; false                  ; String                           ;
; clock_name_global_1                  ; false                  ; String                           ;
; clock_name_global_2                  ; false                  ; String                           ;
; clock_name_global_3                  ; false                  ; String                           ;
; clock_name_global_4                  ; false                  ; String                           ;
; clock_name_global_5                  ; false                  ; String                           ;
; clock_name_global_6                  ; false                  ; String                           ;
; clock_name_global_7                  ; false                  ; String                           ;
; clock_name_global_8                  ; false                  ; String                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; m_cnt_bypass_en                      ; false                  ; String                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                   ;
; n_cnt_bypass_en                      ; false                  ; String                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en0                     ; false                  ; String                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en1                     ; false                  ; String                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en2                     ; false                  ; String                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en3                     ; false                  ; String                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en4                     ; false                  ; String                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en5                     ; false                  ; String                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en6                     ; false                  ; String                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en7                     ; false                  ; String                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en8                     ; false                  ; String                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en9                     ; false                  ; String                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en10                    ; false                  ; String                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en11                    ; false                  ; String                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en12                    ; false                  ; String                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en13                    ; false                  ; String                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en14                    ; false                  ; String                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en15                    ; false                  ; String                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en16                    ; false                  ; String                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                   ;
; c_cnt_bypass_en17                    ; false                  ; String                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                   ;
; pll_slf_rst                          ; false                  ; String                           ;
; pll_bw_sel                           ; low                    ; String                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                           ;
; mimic_fbclk_type                     ; gclk                   ; String                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                           ;
+--------------------------------------+------------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: SXT:mysxt ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; IBITS          ; 16    ; Signed Integer                ;
; OBITS          ; 32    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:imem_rtl_0                                       ;
+------------------------------------+--------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                  ; Type           ;
+------------------------------------+--------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped        ;
; OPERATION_MODE                     ; ROM                                                    ; Untyped        ;
; WIDTH_A                            ; 32                                                     ; Untyped        ;
; WIDTHAD_A                          ; 14                                                     ; Untyped        ;
; NUMWORDS_A                         ; 16384                                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped        ;
; WIDTH_B                            ; 1                                                      ; Untyped        ;
; WIDTHAD_B                          ; 1                                                      ; Untyped        ;
; NUMWORDS_B                         ; 1                                                      ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                   ; Untyped        ;
; BYTE_SIZE                          ; 8                                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped        ;
; INIT_FILE                          ; db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                              ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_jkf1                                        ; Untyped        ;
+------------------------------------+--------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:dmem_rtl_0     ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 32                   ; Untyped        ;
; WIDTHAD_A                          ; 14                   ; Untyped        ;
; NUMWORDS_A                         ; 16384                ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 32                   ; Untyped        ;
; WIDTHAD_B                          ; 14                   ; Untyped        ;
; NUMWORDS_B                         ; 16384                ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; tests/test2.mif      ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_qgl1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                  ;
+-------------------------------------------+-----------------------+
; Name                                      ; Value                 ;
+-------------------------------------------+-----------------------+
; Number of entity instances                ; 2                     ;
; Entity Instance                           ; altsyncram:imem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                   ;
;     -- WIDTH_A                            ; 32                    ;
;     -- NUMWORDS_A                         ; 16384                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED          ;
;     -- WIDTH_B                            ; 1                     ;
;     -- NUMWORDS_B                         ; 1                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ;
; Entity Instance                           ; altsyncram:dmem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT             ;
;     -- WIDTH_A                            ; 32                    ;
;     -- NUMWORDS_A                         ; 16384                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED          ;
;     -- WIDTH_B                            ; 32                    ;
;     -- NUMWORDS_B                         ; 16384                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ;
+-------------------------------------------+-----------------------+


+------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss0" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; OFF  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss1" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; OFF  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss2" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; OFF  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss3" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; OFF  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss4" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; OFF  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+------------------------------------------+
; Port Connectivity Checks: "SevenSeg:ss5" ;
+------+-------+----------+----------------+
; Port ; Type  ; Severity ; Details        ;
+------+-------+----------+----------------+
; OFF  ; Input ; Info     ; Stuck at GND   ;
+------+-------+----------+----------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SXT:mysxt"                                                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; OUT[31..30] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 379                         ;
;     CLR               ; 87                          ;
;     CLR SCLR          ; 76                          ;
;     CLR SLD           ; 32                          ;
;     ENA               ; 33                          ;
;     ENA CLR           ; 71                          ;
;     plain             ; 80                          ;
; arriav_lcell_comb     ; 661                         ;
;     arith             ; 45                          ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 33                          ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 580                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 19                          ;
;         3 data inputs ; 24                          ;
;         4 data inputs ; 111                         ;
;         5 data inputs ; 128                         ;
;         6 data inputs ; 265                         ;
;     shared            ; 32                          ;
;         2 data inputs ; 32                          ;
; boundary_port         ; 68                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 108                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.52                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Thu Sep 26 12:47:12 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project3 -c project3_frame
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: Pll File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/Pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: Pll_0002 File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/Pll/Pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: SevenSeg File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/SevenSeg.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file project3_frame.v
    Info (12023): Found entity 1: project3_frame File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 1
    Info (12023): Found entity 2: SXT File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 507
Info (12021): Found 1 design units, including 1 entities, in source file tb_project3.v
    Info (12023): Found entity 1: tb_project3 File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tb_project3.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at project3_frame.v(228): created implicit net for "wrenno_ID_w" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 228
Info (12127): Elaborating entity "project3_frame" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at project3_frame.v(228): object "wrenno_ID_w" assigned a value but never read File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 228
Warning (10858): Verilog HDL warning at project3_frame.v(165): object wregno_ID_w used but never assigned File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 165
Warning (10036): Verilog HDL or VHDL warning at project3_frame.v(167): object "wr_reg_MEM_w" assigned a value but never read File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 167
Warning (10036): Verilog HDL or VHDL warning at project3_frame.v(173): object "PC_ID" assigned a value but never read File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 173
Warning (10858): Verilog HDL warning at project3_frame.v(177): object immval_ID used but never assigned File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 177
Warning (10036): Verilog HDL or VHDL warning at project3_frame.v(265): object "is_jmp_EX_w" assigned a value but never read File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 265
Warning (10036): Verilog HDL or VHDL warning at project3_frame.v(269): object "br_cond_EX" assigned a value but never read File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 269
Warning (10036): Verilog HDL or VHDL warning at project3_frame.v(281): object "rd_EX_w" assigned a value but never read File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 281
Warning (10036): Verilog HDL or VHDL warning at project3_frame.v(283): object "rt_EX_w" assigned a value but never read File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 283
Warning (10036): Verilog HDL or VHDL warning at project3_frame.v(284): object "is_op2_EX" assigned a value but never read File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 284
Warning (10036): Verilog HDL or VHDL warning at project3_frame.v(392): object "inst_MEM" assigned a value but never read File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 392
Warning (10036): Verilog HDL or VHDL warning at project3_frame.v(405): object "rd_MEM_w" assigned a value but never read File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 405
Warning (10036): Verilog HDL or VHDL warning at project3_frame.v(407): object "rt_MEM_w" assigned a value but never read File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 407
Warning (10036): Verilog HDL or VHDL warning at project3_frame.v(408): object "is_op2_MEM" assigned a value but never read File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 408
Warning (10858): Verilog HDL warning at project3_frame.v(498): object LEDR_out used but never assigned File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 498
Warning (10850): Verilog HDL warning at project3_frame.v(112): number of words (70) in memory file does not match the number of elements in the address range [0:16383] File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 112
Warning (10230): Verilog HDL assignment warning at project3_frame.v(206): truncated value with size 32 to match size of target (1) File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 206
Warning (10230): Verilog HDL assignment warning at project3_frame.v(210): truncated value with size 32 to match size of target (1) File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 210
Warning (10230): Verilog HDL assignment warning at project3_frame.v(211): truncated value with size 32 to match size of target (1) File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 211
Warning (10230): Verilog HDL assignment warning at project3_frame.v(212): truncated value with size 32 to match size of target (1) File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 212
Warning (10230): Verilog HDL assignment warning at project3_frame.v(213): truncated value with size 32 to match size of target (1) File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 213
Warning (10230): Verilog HDL assignment warning at project3_frame.v(228): truncated value with size 4 to match size of target (1) File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 228
Warning (10230): Verilog HDL assignment warning at project3_frame.v(235): truncated value with size 32 to match size of target (1) File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 235
Warning (10230): Verilog HDL assignment warning at project3_frame.v(318): truncated value with size 63 to match size of target (32) File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 318
Warning (10230): Verilog HDL assignment warning at project3_frame.v(319): truncated value with size 63 to match size of target (32) File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 319
Warning (10230): Verilog HDL assignment warning at project3_frame.v(320): truncated value with size 63 to match size of target (32) File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 320
Warning (10230): Verilog HDL assignment warning at project3_frame.v(321): truncated value with size 63 to match size of target (32) File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 321
Warning (10230): Verilog HDL assignment warning at project3_frame.v(322): truncated value with size 63 to match size of target (32) File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 322
Warning (10764): Verilog HDL warning at project3_frame.v(326): converting signed shift amount to unsigned File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 326
Warning (10230): Verilog HDL assignment warning at project3_frame.v(326): truncated value with size 63 to match size of target (32) File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 326
Warning (10764): Verilog HDL warning at project3_frame.v(327): converting signed shift amount to unsigned File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 327
Warning (10230): Verilog HDL assignment warning at project3_frame.v(327): truncated value with size 63 to match size of target (32) File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 327
Warning (10240): Verilog HDL Always Construct warning at project3_frame.v(362): inferring latch(es) for variable "mispred_EX", which holds its previous value in one or more paths through the always construct File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 362
Warning (10030): Net "imem.data_a" at project3_frame.v(106) has no driver or initial value, using a default initial value '0' File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 106
Warning (10030): Net "imem.waddr_a" at project3_frame.v(106) has no driver or initial value, using a default initial value '0' File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 106
Warning (10030): Net "wregno_ID_w" at project3_frame.v(165) has no driver or initial value, using a default initial value '0' File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 165
Warning (10030): Net "immval_ID" at project3_frame.v(177) has no driver or initial value, using a default initial value '0' File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 177
Warning (10030): Net "LEDR_out" at project3_frame.v(498) has no driver or initial value, using a default initial value '0' File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 498
Warning (10030): Net "imem.we_a" at project3_frame.v(106) has no driver or initial value, using a default initial value '0' File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 106
Info (10041): Inferred latch for "mispred_EX" at project3_frame.v(362) File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 362
Info (12128): Elaborating entity "Pll" for hierarchy "Pll:myPll" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 88
Info (12128): Elaborating entity "Pll_0002" for hierarchy "Pll:myPll|Pll_0002:pll_inst" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/Pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/Pll/Pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/Pll/Pll_0002.v Line: 85
Info (12133): Instantiated megafunction "Pll:myPll|Pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/Pll/Pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SXT" for hierarchy "SXT:mysxt" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 202
Info (12128): Elaborating entity "SevenSeg" for hierarchy "SevenSeg:ss5" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 482
Warning (113031): 192 out of 16384 addresses are reinitialized. The latest initialized data will replace the existing data. There are 192 warnings found, and 10 warnings are reported. File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/tests/test2.mif Line: 1
    Warning (113030): Memory Initialization File address 64 is reinitialized File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/ Line: 15
    Warning (113030): Memory Initialization File address 65 is reinitialized File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/ Line: 16
    Warning (113030): Memory Initialization File address 66 is reinitialized File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/ Line: 17
    Warning (113030): Memory Initialization File address 67 is reinitialized File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/ Line: 18
    Warning (113030): Memory Initialization File address 68 is reinitialized File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/ Line: 19
    Warning (113030): Memory Initialization File address 69 is reinitialized File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/ Line: 20
    Warning (113030): Memory Initialization File address 70 is reinitialized File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/ Line: 21
    Warning (113030): Memory Initialization File address 71 is reinitialized File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/ Line: 21
    Warning (113030): Memory Initialization File address 72 is reinitialized File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/ Line: 21
    Warning (113030): Memory Initialization File address 73 is reinitialized File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/ Line: 21
Warning (276020): Inferred RAM node "dmem_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "imem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "dmem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to tests/test2.mif
Info (12130): Elaborated megafunction instantiation "altsyncram:imem_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:imem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jkf1.tdf
    Info (12023): Found entity 1: altsyncram_jkf1 File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 29
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/project3_frame.ram0_project3_frame_aafa3dba.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/mux_2hb.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "altsyncram:dmem_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:dmem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "tests/test2.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qgl1.tdf
    Info (12023): Found entity 1: altsyncram_qgl1 File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_qgl1.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/decode_5la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u0a.tdf
    Info (12023): Found entity 1: decode_u0a File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/decode_u0a.tdf Line: 22
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a8" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 207
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a9" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 228
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a10" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 249
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a11" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 270
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a12" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 291
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a13" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 312
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a14" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 333
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a15" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 354
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a16" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 375
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a17" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 396
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a40" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 879
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a41" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 900
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a42" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 921
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a43" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 942
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a44" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 963
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a45" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 984
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a46" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 1005
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a47" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 1026
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a48" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 1047
        Warning (14320): Synthesized away node "altsyncram:imem_rtl_0|altsyncram_jkf1:auto_generated|ram_block1a49" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/db/altsyncram_jkf1.tdf Line: 1068
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 13
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 13
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 13
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 13
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 13
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 13
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 13
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 13
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 13
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "DE0_CV" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "assignment2_frame" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity assignment2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity assignment2_frame -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "project2_frame" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity project2_frame -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity project2_frame -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 5
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 5
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 5
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 5
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 5
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 5
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 5
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 5
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 5
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/benar/OneDrive/Documents/School/ProcessorDesign/project3/project3_frame.v Line: 5
Info (21057): Implemented 1113 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 936 logic cells
    Info (21064): Implemented 108 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 176 warnings
    Info: Peak virtual memory: 4981 megabytes
    Info: Processing ended: Thu Sep 26 12:48:04 2019
    Info: Elapsed time: 00:00:52
    Info: Total CPU time (on all processors): 00:01:05


