#*****************************************************************************************
# Vivado (TM) v2020.2 (64-bit)
#
# pacman-rev5-pdts-10tile.tcl: Tcl script for re-creating project 'pacman-rev4-dtsbutler-fw'
#
# Generated by Vivado on Thu Nov 14 11:50:55 PST 2024
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (pacman-rev5-pdts-10tile.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/axi_lite_reg_space.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/clk_ddr_out.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/obuftds_out.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/obuft_out.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/new/mux.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/larpix_periodic_trig_gen.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/larpix_trig_to_axi_stream.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/larpix_trig_gen.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/ip/axis_interconnect_merge/axis_interconnect_merge.xci"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/ip/fifo_64x512/fifo_64x512.xci"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/uart_types.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/larpix_to_axi_stream.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/larpix_uart_rx.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/uart_rx.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/uart_tx.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/uart_channel_top.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/ibufds_diff_out_armin.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/ip/dcsk_mod_fifo/dcsk_mod_fifo.xci"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/outputlogic_crc16.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_defs.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_acmd_arb.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_cdr_sampler.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_cksum.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_clock_defs.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_defs.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/decoder/firmware/hdl/pdts_cmd_decoder.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_code8b10bpkg.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_dec8b10b.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_del.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_enc8b10b.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_cdr.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_synchro.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_synchro_pulse.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_sm.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_rx_phy.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_rx_pkt.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_rx.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_lutram.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_pktbuf.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_transactor.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_ctrl.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_ctrlmux.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_regfile.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_idle_gen.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_tx_pkt.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_tx_phy.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_tx.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_tstamp.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_core.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_mod.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_endpoint.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/pdts_endpoint_top.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/axi_stream_to_larpix.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/larpix_uart_tx.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/onepps/firmware/hdl/clk10_gen.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/onepps/firmware/hdl/modulo_top.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/projects/boreas/firmware/hdl/ipbus_decode_top_tlu.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/larpix_mclk_sel.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/obuft_out_array.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_scmd_merge.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_rx_div_mmcm.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/master/firmware/hdl/pdts_master_defs.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_decoder.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_wrapper_defs.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_prio_enc.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/larpix_reset_gen.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/fw/larpix_counter.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/ipbus_decode_pdts_endpoint_wrapper.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/common/firmware/hdl/ipbus_decode_pdts_scmd_gen.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/projects/master/firmware/hdl/ipbus_decode_top_pc059.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/hw/firmware/hdl/ipbus_decode_pdts_fmc_io.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/ipbus_decode_pdts_ep_mon.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/onepps/firmware/hdl/pps_sub.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/projects/ouroboros/firmware/hdl/ipbus_decode_top.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/projects/ouroboros/firmware/hdl/ipbus_decode_top_sim.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/hw/firmware/hdl/ipbus_decode_pdts_tlu_io.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/onepps/firmware/hdl/modulo62_5M.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/master/firmware/hdl/ipbus_decode_pdts_global.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/master/firmware/hdl/ipbus_decode_pdts_ts_source.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/hw/firmware/hdl/old/net_addr.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/hw/firmware/hdl/ipbus_decode_pdts_pc059_io.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/projects/chronos/firmware/hdl/ipbus_decode_top_fmc.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/master/firmware/sim_hdl/pdts_master_defs.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/hw/firmware/hdl/ipbus_decode_pdts_sim_io.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/imports/srcs/ip/timing-board-firmware/components/master/firmware/hdl/ipbus_decode_pdts_master.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/archive_project_summary.txt"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/ip/axi_dwidth_converter_0/axi_dwidth_converter_0.xci"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sources_1/ip/pdts_evt_fifo/pdts_evt_fifo.xci"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/constrs_1/imports/constraints/clk.xdc"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/constrs_1/imports/constraints/gpio.xdc"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/constrs_1/imports/constraints/pacman_rev5.xdc"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/junk/imports/constraints/clk.xdc"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/junk/imports/constraints/gpio.xdc"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/junk/imports/constraints/pacman_rev5.xdc"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_axi4stream_vip_0_0/sim/test_atg_axi4stream_vip_0_0_pkg.sv"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_axis_broadcaster_0_0/hdl/tdata_test_atg_axis_broadcaster_0_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_axis_subset_converter_0_0/hdl/tdata_test_atg_axis_subset_converter_0_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_axis_subset_converter_0_0/hdl/tdest_test_atg_axis_subset_converter_0_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_auto_pc_0/sim/test_atg_auto_pc_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_auto_pc_1/sim/test_atg_auto_pc_1.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_auto_pc_2/sim/test_atg_auto_pc_2.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_auto_pc_3/sim/test_atg_auto_pc_3.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_auto_pc_4/sim/test_atg_auto_pc_4.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_axis_broadcaster_0_0/sim/test_atg_axis_broadcaster_0_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_axis_subset_converter_0_0/sim/test_atg_axis_subset_converter_0_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m00_data_fifo_0/sim/test_atg_m00_data_fifo_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m00_regslice_0/sim/test_atg_m00_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m01_regslice_0/sim/test_atg_m01_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m02_regslice_0/sim/test_atg_m02_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m03_regslice_0/sim/test_atg_m03_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m04_regslice_0/sim/test_atg_m04_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m05_regslice_0/sim/test_atg_m05_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m06_regslice_0/sim/test_atg_m06_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m07_regslice_0/sim/test_atg_m07_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m08_regslice_0/sim/test_atg_m08_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m09_regslice_0/sim/test_atg_m09_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m10_regslice_0/sim/test_atg_m10_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m11_regslice_0/sim/test_atg_m11_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m12_regslice_0/sim/test_atg_m12_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m13_regslice_0/sim/test_atg_m13_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m14_regslice_0/sim/test_atg_m14_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m15_regslice_0/sim/test_atg_m15_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m16_regslice_0/sim/test_atg_m16_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m17_regslice_0/sim/test_atg_m17_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m18_regslice_0/sim/test_atg_m18_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m19_regslice_0/sim/test_atg_m19_regslice_0.v"

#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m25_regslice_0/sim/test_atg_m25_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m26_regslice_0/sim/test_atg_m26_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m27_regslice_0/sim/test_atg_m27_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m28_regslice_0/sim/test_atg_m28_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m29_regslice_0/sim/test_atg_m29_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m30_regslice_0/sim/test_atg_m30_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m31_regslice_0/sim/test_atg_m31_regslice_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_s_arb_req_suppress_concat_0/sim/test_atg_s_arb_req_suppress_concat_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_tier2_xbar_0_0/sim/test_atg_tier2_xbar_0_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_tier2_xbar_1_0/sim/test_atg_tier2_xbar_1_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_tier2_xbar_2_0/sim/test_atg_tier2_xbar_2_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_tier2_xbar_3_0/sim/test_atg_tier2_xbar_3_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_tier2_xbar_4_0/sim/test_atg_tier2_xbar_4_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_xbar_0/sim/test_atg_xbar_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_xbar_1/sim/test_atg_xbar_1.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_axis_subset_converter_0_0/hdl/tid_test_atg_axis_subset_converter_0_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_axis_subset_converter_0_0/hdl/tkeep_test_atg_axis_subset_converter_0_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_axis_subset_converter_0_0/hdl/tlast_test_atg_axis_subset_converter_0_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_axis_broadcaster_0_0/hdl/top_test_atg_axis_broadcaster_0_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_axis_subset_converter_0_0/hdl/top_test_atg_axis_subset_converter_0_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_axis_subset_converter_0_0/hdl/tstrb_test_atg_axis_subset_converter_0_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_axis_broadcaster_0_0/hdl/tuser_test_atg_axis_broadcaster_0_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_axis_subset_converter_0_0/hdl/tuser_test_atg_axis_subset_converter_0_0.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_uart_channel_top_0_0/sim/test_atg_uart_channel_top_0_0.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/larpix_uart_tx.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/axi_loopback_tb.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/axi_stream_to_larpix_tb.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/larpix_clk_to_axi_stream_tb.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/larpix_counter_tb.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/larpix_mclk_sel_tb.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/larpix_periodic_trig_gen_tb.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/larpix_reset_gen_tb.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/larpix_trig_gen_tb.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/larpix_trig_to_axi_stream_tb.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/uart_loopback_tb.vhd"
#
# 3. The following remote source files that were added to the original project:-
#
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/pacman/srcs/fw/bufgmux.v"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/pacman/srcs/fw/larpix_clk_to_axi_stream.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/pacman/srcs/fw/uart_types.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/pacman/srcs/fw/axi_stream_to_larpix_all_channels.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/pacman/srcs/fw/uart_channel.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/pacman/srcs/fw/larpix_uart_tx_noAXIS.vhd"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/pacman/srcs/fw/uart_channel_array.vhd"
#    "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/pacman/srcs/fw_sim/src/ex_sim_axi4stream_vip_mst_0_pkg.sv"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/pacman/srcs/fw_sim/src/ex_sim_axi4stream_vip_passthrough_0_pkg.sv"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/pacman/srcs/fw_sim/src/ex_sim_axi4stream_vip_slv_0_pkg.sv"
#    "/home/psundara/DUNE/GIT/pacman/pacman_rev5/pacman/srcs/fw_sim/src/tb_axis_vip.sv"
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
   "$origin_dir/srcs/fw/axi_lite_reg_space.vhd" \
   "$origin_dir/srcs/fw/clk_ddr_out.vhd" \
   "$origin_dir/srcs/fw/obuftds_out.vhd" \
   "$origin_dir/srcs/fw/obuft_out.vhd" \
   "$origin_dir/srcs/fw/mux.v" \
   "$origin_dir/srcs/fw/larpix_periodic_trig_gen.vhd" \
   "$origin_dir/srcs/fw/larpix_trig_to_axi_stream.vhd" \
   "$origin_dir/srcs/fw/larpix_trig_gen.vhd" \
   "$origin_dir/srcs/ip/axis_interconnect_merge/axis_interconnect_merge.xci" \
   "$origin_dir/srcs/ip/fifo_64x512/fifo_64x512.xci" \
   "$origin_dir/srcs/fw/uart_types.vhd" \
   "$origin_dir/srcs/fw/larpix_to_axi_stream.vhd" \
   "$origin_dir/srcs/fw/larpix_uart_rx.vhd" \
   "$origin_dir/srcs/fw/uart_rx.vhd" \
   "$origin_dir/srcs/fw/uart_tx.vhd" \
   "$origin_dir/srcs/fw/uart_channel_top.vhd" \
   "$origin_dir/srcs/fw/ibufds_diff_out_armin.vhd" \
   "$origin_dir/srcs/ip/dcsk_mod_fifo/dcsk_mod_fifo.xci" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/outputlogic_crc16.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_defs.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_acmd_arb.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_cdr_sampler.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_cksum.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_clock_defs.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_defs.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/decoder/firmware/hdl/pdts_cmd_decoder.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_code8b10bpkg.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_dec8b10b.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_del.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_enc8b10b.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_cdr.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_synchro.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_synchro_pulse.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_sm.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_rx_phy.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_rx_pkt.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_rx.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_lutram.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_pktbuf.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_transactor.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_ctrl.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_ctrlmux.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_regfile.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_idle_gen.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_tx_pkt.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_tx_phy.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_tx.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_tstamp.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_core.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_mod.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_endpoint.vhd" \
   "$origin_dir/srcs/fw/pdts_endpoint_top.vhd" \
   "$origin_dir/srcs/fw/axi_stream_to_larpix.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/onepps/firmware/hdl/clk10_gen.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/onepps/firmware/hdl/modulo_top.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/projects/boreas/firmware/hdl/ipbus_decode_top_tlu.vhd" \
   "$origin_dir/srcs/fw/larpix_mclk_sel.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd" \
   "$origin_dir/srcs/fw/obuft_out_array.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_scmd_merge.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_rx_div_mmcm.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/master/firmware/hdl/pdts_master_defs.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_decoder.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_wrapper_defs.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_prio_enc.vhd" \
   "$origin_dir/srcs/fw/larpix_reset_gen.vhd" \
   "$origin_dir/srcs/fw/larpix_counter.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/ipbus_decode_pdts_endpoint_wrapper.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/ipbus_decode_pdts_scmd_gen.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/projects/master/firmware/hdl/ipbus_decode_top_pc059.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/hw/firmware/hdl/ipbus_decode_pdts_fmc_io.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/ipbus_decode_pdts_ep_mon.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/onepps/firmware/hdl/pps_sub.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/projects/ouroboros/firmware/hdl/ipbus_decode_top.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/projects/ouroboros/firmware/hdl/ipbus_decode_top_sim.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/hw/firmware/hdl/ipbus_decode_pdts_tlu_io.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/onepps/firmware/hdl/modulo62_5M.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/master/firmware/hdl/ipbus_decode_pdts_global.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/master/firmware/hdl/ipbus_decode_pdts_ts_source.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/hw/firmware/hdl/old/net_addr.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/hw/firmware/hdl/ipbus_decode_pdts_pc059_io.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/projects/chronos/firmware/hdl/ipbus_decode_top_fmc.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/master/firmware/sim_hdl/pdts_master_defs.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/hw/firmware/hdl/ipbus_decode_pdts_sim_io.vhd" \
   "$origin_dir/srcs/ip/timing-board-firmware/components/master/firmware/hdl/ipbus_decode_pdts_master.vhd" \
   "$origin_dir/srcs//ip/clk_wiz_0/clk_wiz_0.xci" \   
   "$origin_dir/srcs//ip/axi_dwidth_converter_0/axi_dwidth_converter_0.xci" \
   "$origin_dir/srcs//ip/pdts_evt_fifo/pdts_evt_fifo.xci" \
   "$origin_dir/constraints/clk.xdc" \
   "$origin_dir/constraints/gpio.xdc" \
   "$origin_dir/constraints/pacman_rev5.xdc" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_axi4stream_vip_0_0/sim/test_atg_axi4stream_vip_0_0_pkg.sv" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_axis_broadcaster_0_0/hdl/tdata_test_atg_axis_broadcaster_0_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_axis_broadcaster_0_0/sim/test_atg_axis_broadcaster_0_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m00_data_fifo_0/sim/test_atg_m00_data_fifo_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m00_regslice_0/sim/test_atg_m00_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m01_regslice_0/sim/test_atg_m01_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m02_regslice_0/sim/test_atg_m02_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m03_regslice_0/sim/test_atg_m03_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m04_regslice_0/sim/test_atg_m04_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m05_regslice_0/sim/test_atg_m05_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m06_regslice_0/sim/test_atg_m06_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m07_regslice_0/sim/test_atg_m07_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m08_regslice_0/sim/test_atg_m08_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m09_regslice_0/sim/test_atg_m09_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m10_regslice_0/sim/test_atg_m10_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m11_regslice_0/sim/test_atg_m11_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m12_regslice_0/sim/test_atg_m12_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m13_regslice_0/sim/test_atg_m13_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m14_regslice_0/sim/test_atg_m14_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m15_regslice_0/sim/test_atg_m15_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m16_regslice_0/sim/test_atg_m16_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m17_regslice_0/sim/test_atg_m17_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m18_regslice_0/sim/test_atg_m18_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.ip_user_files/bd/test_atg/ip/test_atg_m19_regslice_0/sim/test_atg_m19_regslice_0.v" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/axi_loopback_tb.vhd" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/axi_stream_to_larpix_tb.vhd" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/larpix_clk_to_axi_stream_tb.vhd" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/larpix_counter_tb.vhd" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/larpix_mclk_sel_tb.vhd" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/larpix_periodic_trig_gen_tb.vhd" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/larpix_reset_gen_tb.vhd" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/larpix_trig_gen_tb.vhd" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/larpix_trig_to_axi_stream_tb.vhd" \
   "/home/psundara/DUNE/GIT/pacman/pacman_rev5/archive/vivado_prj/pacman-rev5-10tile/pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/sim_1/imports/fw/tb/uart_loopback_tb.vhd" \
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  set files [list \
   "$origin_dir/srcs/fw/bufgmux.v" \
   "$origin_dir/srcs/fw/larpix_clk_to_axi_stream.vhd" \
   "$origin_dir/srcs/fw/uart_types.vhd" \
   "$origin_dir/srcs/fw/axi_stream_to_larpix_all_channels.vhd" \
   "$origin_dir/srcs/fw/uart_channel.vhd" \
   "$origin_dir/srcs/fw/larpix_uart_tx_noAXIS.vhd" \
   "$origin_dir/srcs/fw/uart_channel_array.vhd" \
   "/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv" \
   "$origin_dir/srcs/fw_sim/src/ex_sim_axi4stream_vip_mst_0_pkg.sv" \
   "$origin_dir/srcs/fw_sim/src/ex_sim_axi4stream_vip_passthrough_0_pkg.sv" \
   "$origin_dir/srcs/fw_sim/src/ex_sim_axi4stream_vip_slv_0_pkg.sv" \
   "$origin_dir/srcs/fw_sim/src/tb_axis_vip.sv" \
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find remote file $ifile "
      set status false
    }
  }

  set paths [list \
   [file normalize "$origin_dir/../../../pacman/srcs/ip"] \
  ]
  foreach ipath $paths {
    if { ![file isdirectory $ipath] } {
      puts " Could not access $ipath "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "pacman-rev5-fw"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "recreate_pacman_rev5.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/pacman-rev4-dtsbutler-fw"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xc7z020clg484-1

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Set project properties
set obj [current_project]
set_property -name "board_part" -value "" -objects $obj
set_property -name "compxlib.activehdl_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/activehdl" -objects $obj
set_property -name "compxlib.funcsim" -value "1" -objects $obj
set_property -name "compxlib.ies_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/ies" -objects $obj
set_property -name "compxlib.modelsim_compiled_library_dir" -value "/nfspool-0/.xilinx_sim_libs/2020.2/questasim_10.7c" -objects $obj
set_property -name "compxlib.overwrite_libs" -value "0" -objects $obj
set_property -name "compxlib.questa_compiled_library_dir" -value "/tools/Xilinx_Sim_Lib" -objects $obj
set_property -name "compxlib.riviera_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/riviera" -objects $obj
set_property -name "compxlib.timesim" -value "1" -objects $obj
set_property -name "compxlib.vcs_compiled_library_dir" -value "$proj_dir/${_xil_proj_name_}.cache/compile_simlib/vcs" -objects $obj
set_property -name "compxlib.xsim_compiled_library_dir" -value "" -objects $obj
set_property -name "corecontainer.enable" -value "0" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_optional_runs_sta" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "generate_ip_upgrade_log" -value "1" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_interface_inference_priority" -value "" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "legacy_ip_repo_paths" -value "" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "part" -value "xc7z020clg484-1" -objects $obj
set_property -name "platform.default_output_type" -value "undefined" -objects $obj
set_property -name "platform.description" -value "Vivado generated DSA" -objects $obj
set_property -name "platform.design_intent.datacenter" -value "undefined" -objects $obj
set_property -name "platform.design_intent.embedded" -value "undefined" -objects $obj
set_property -name "platform.design_intent.external_host" -value "undefined" -objects $obj
set_property -name "platform.design_intent.server_managed" -value "undefined" -objects $obj
set_property -name "platform.emu_dir" -value "emu" -objects $obj
set_property -name "platform.rom.debug_type" -value "0" -objects $obj
set_property -name "platform.rom.prom_type" -value "0" -objects $obj
set_property -name "platform.slrconstraintmode" -value "0" -objects $obj
set_property -name "preferred_sim_model" -value "rtl" -objects $obj
set_property -name "project_type" -value "Default" -objects $obj
set_property -name "pr_flow" -value "0" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "sim.use_ip_compiled_libs" -value "1" -objects $obj
set_property -name "simulator.activehdl_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.activehdl_install_dir" -value "" -objects $obj
set_property -name "simulator.ies_gcc_install_dir" -value "" -objects $obj
set_property -name "simulator.ies_install_dir" -value "" -objects $obj
#set_property -name "simulator.modelsim_gcc_install_dir" -value "" -objects $obj
#set_property -name "simulator.modelsim_install_dir" -value "" -objects $obj
#set_property -name "simulator.questa_gcc_install_dir" -value "" -objects $obj
#set_property -name "simulator.questa_install_dir" -value "" -objects $obj
#set_property -name "simulator.riviera_gcc_install_dir" -value "" -objects $obj
#set_property -name "simulator.riviera_install_dir" -value "" -objects $obj
#set_property -name "simulator.vcs_gcc_install_dir" -value "" -objects $obj
#set_property -name "simulator.vcs_install_dir" -value "" -objects $obj
#set_property -name "simulator.xcelium_gcc_install_dir" -value "" -objects $obj
#set_property -name "simulator.xcelium_install_dir" -value "" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "source_mgmt_mode" -value "All" -objects $obj
set_property -name "target_language" -value "VHDL" -objects $obj
set_property -name "target_simulator" -value "Questa" -objects $obj
set_property -name "tool_flow" -value "Vivado" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "163" -objects $obj
set_property -name "webtalk.ies_export_sim" -value "163" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "163" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "163" -objects $obj
set_property -name "webtalk.questa_launch_sim" -value "68" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "163" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "163" -objects $obj
set_property -name "webtalk.xcelium_export_sim" -value "1" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "163" -objects $obj
set_property -name "webtalk.xsim_launch_sim" -value "470" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj
set_property -name "xsim.array_display_limit" -value "1024" -objects $obj
set_property -name "xsim.radix" -value "hex" -objects $obj
set_property -name "xsim.time_unit" -value "ns" -objects $obj
set_property -name "xsim.trace_limit" -value "65536" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set IP repository paths
set obj [get_filesets sources_1]
if { $obj != {} } {
   set_property "ip_repo_paths" "[file normalize "$origin_dir/srcs/ip"]" $obj

   # Rebuild user ip_repo's index before adding any source files
   update_ip_catalog -rebuild
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
set files [list \
 [file normalize "${origin_dir}/srcs/fw/bufgmux.v"] \
 [file normalize "${origin_dir}/srcs/fw/larpix_clk_to_axi_stream.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/uart_types.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/axi_stream_to_larpix_all_channels.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/uart_channel.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/larpix_uart_tx_noAXIS.vhd"] \
 [file normalize "${origin_dir}/srcs/fw/uart_channel_array.vhd"] \
]
add_files -norecurse -fileset $obj $files

# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/srcs/fw/axi_lite_reg_space.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/clk_ddr_out.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/obuftds_out.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/obuft_out.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/mux.v" ]\
 [file normalize "${origin_dir}/srcs/fw/larpix_periodic_trig_gen.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/larpix_trig_to_axi_stream.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/larpix_trig_gen.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/axis_interconnect_merge/axis_interconnect_merge.xci"]\
 [file normalize "${origin_dir}/srcs/ip/fifo_64x512/fifo_64x512.xci"]\
 [file normalize "${origin_dir}/srcs/fw/uart_types.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/larpix_to_axi_stream.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/larpix_uart_rx.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/uart_rx.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/uart_tx.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/uart_channel_top.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/ibufds_diff_out_armin.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/dcsk_mod_fifo/dcsk_mod_fifo.xci"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/outputlogic_crc16.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_defs.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_acmd_arb.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_cdr_sampler.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_cksum.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_clock_defs.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_defs.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/decoder/firmware/hdl/pdts_cmd_decoder.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_code8b10bpkg.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_dec8b10b.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_del.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_enc8b10b.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_cdr.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_synchro.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_synchro_pulse.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_sm.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_rx_phy.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_rx_pkt.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_rx.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_lutram.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_pktbuf.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_transactor.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_ctrl.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_ctrlmux.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_regfile.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_idle_gen.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_tx_pkt.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_tx_phy.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_tx.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_tstamp.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_core.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_mod.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_endpoint.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/pdts_endpoint_top.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/axi_stream_to_larpix.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/onepps/firmware/hdl/clk10_gen.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/onepps/firmware/hdl/modulo_top.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/projects/boreas/firmware/hdl/ipbus_decode_top_tlu.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/larpix_mclk_sel.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/rng_n1024_r32_t5_k32_s1c48.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/obuft_out_array.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_scmd_merge.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_rx_div_mmcm.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/master/firmware/hdl/pdts_master_defs.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_decoder.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_wrapper_defs.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_prio_enc.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/larpix_reset_gen.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/larpix_counter.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/ipbus_decode_pdts_endpoint_wrapper.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/hdl/ipbus_decode_pdts_scmd_gen.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/projects/master/firmware/hdl/ipbus_decode_top_pc059.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/hw/firmware/hdl/ipbus_decode_pdts_fmc_io.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/ipbus_decode_pdts_ep_mon.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/onepps/firmware/hdl/pps_sub.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/projects/ouroboros/firmware/hdl/ipbus_decode_top.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/projects/ouroboros/firmware/hdl/ipbus_decode_top_sim.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/hw/firmware/hdl/ipbus_decode_pdts_tlu_io.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/onepps/firmware/hdl/modulo62_5M.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/master/firmware/hdl/ipbus_decode_pdts_global.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/master/firmware/hdl/ipbus_decode_pdts_ts_source.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/hw/firmware/hdl/old/net_addr.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/hw/firmware/hdl/ipbus_decode_pdts_pc059_io.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/projects/chronos/firmware/hdl/ipbus_decode_top_fmc.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/master/firmware/sim_hdl/pdts_master_defs.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/hw/firmware/hdl/ipbus_decode_pdts_sim_io.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/master/firmware/hdl/ipbus_decode_pdts_master.vhd"]\
 [file normalize "${origin_dir}/srcs/ip/clk_wiz_0/clk_wiz_0.xci"]
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
set file "$origin_dir/srcs/fw/bufgmux.v"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/srcs/fw/larpix_clk_to_axi_stream.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj



set file "$origin_dir/srcs/fw/axi_stream_to_larpix_all_channels.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/srcs/fw/uart_channel.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/srcs/fw/larpix_uart_tx_noAXIS.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL 2008" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/srcs/fw/uart_channel_array.vhd"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL 2008" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sources_1' fileset file properties for local files
set file "fw/axi_lite_reg_space.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/clk_ddr_out.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/obuftds_out.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/obuft_out.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/mux.v"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/larpix_periodic_trig_gen.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/larpix_trig_to_axi_stream.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/larpix_trig_gen.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "axis_interconnect_merge/axis_interconnect_merge.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "None" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fifo_64x512/fifo_64x512.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "None" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/uart_types.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/larpix_to_axi_stream.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/larpix_uart_rx.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/uart_rx.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/uart_tx.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/uart_channel_top.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/ibufds_diff_out_armin.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "dcsk_mod_fifo/dcsk_mod_fifo.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "None" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/outputlogic_crc16.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_defs.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_acmd_arb.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_cdr_sampler.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_cksum.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_clock_defs.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_ep_defs.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_cmd_decoder.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_code8b10bpkg.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_dec8b10b.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_del.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_enc8b10b.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_ep_cdr.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_synchro.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_synchro_pulse.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_ep_sm.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_rx_phy.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_rx_pkt.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_rx.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_lutram.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_pktbuf.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_ep_transactor.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_ep_ctrl.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_ep_ctrlmux.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_ep_regfile.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_idle_gen.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_tx_pkt.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_tx_phy.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_tx.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_ep_tstamp.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_ep_core.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_mod.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL 2008" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_endpoint.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/pdts_endpoint_top.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/axi_stream_to_larpix.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


set file "hdl/clk10_gen.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/modulo_top.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/ipbus_decode_top_tlu.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/larpix_mclk_sel.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/rng_n1024_r32_t5_k32_s1c48.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/obuft_out_array.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "0" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_scmd_merge.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_rx_div_mmcm.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_master_defs.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_ep_decoder.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL 2008" -objects $file_obj
set_property -name "is_enabled" -value "0" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_wrapper_defs.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pdts_prio_enc.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/larpix_reset_gen.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "fw/larpix_counter.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/ipbus_decode_pdts_endpoint_wrapper.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/ipbus_decode_pdts_scmd_gen.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/ipbus_decode_top_pc059.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/ipbus_decode_pdts_fmc_io.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/ipbus_decode_pdts_ep_mon.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/pps_sub.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/ipbus_decode_top.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/ipbus_decode_top_sim.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/ipbus_decode_pdts_tlu_io.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/modulo62_5M.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/ipbus_decode_pdts_global.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/ipbus_decode_pdts_ts_source.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "old/net_addr.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/ipbus_decode_pdts_pc059_io.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/ipbus_decode_top_fmc.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim_hdl/pdts_master_defs.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/ipbus_decode_pdts_sim_io.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/ipbus_decode_pdts_master.vhd"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "clk_wiz_0/clk_wiz_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj




# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "design_mode" -value "RTL" -objects $obj
set_property -name "edif_extra_search_paths" -value "" -objects $obj
set_property -name "elab_link_dcps" -value "1" -objects $obj
set_property -name "elab_load_timing_constraints" -value "1" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "lib_map_file" -value "" -objects $obj
set_property -name "loop_count" -value "1000" -objects $obj
set_property -name "name" -value "sources_1" -objects $obj
set_property -name "top" -value "zsys_wrapper" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj
set_property -name "verilog_version" -value "verilog_2001" -objects $obj
set_property -name "vhdl_version" -value "vhdl_2k" -objects $obj



# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/srcs/ip/timing-board-firmware/components/common/firmware/cgn/pdts_evt_fifo.xci"]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "pdts_evt_fifo/pdts_evt_fifo.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "generate_synth_checkpoint" -value "1" -objects $file_obj
}
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize ${origin_dir}/constraints/clk.xdc]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "constraints/clk.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize ${origin_dir}/constraints/gpio.xdc]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "constraints/gpio.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize ${origin_dir}/constraints/pacman_rev5.xdc]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "constraints/pacman_rev5.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]
set_property -name "constrs_type" -value "XDC" -objects $obj
set_property -name "name" -value "constrs_1" -objects $obj
set_property -name "target_constrs_file" -value "$origin_dir/constraints/pacman_rev5.xdc" -objects $obj
set_property -name "target_part" -value "xc7z020clg484-1" -objects $obj
set_property -name "target_ucf" -value "$origin_dir/constraints/pacman_rev5.xdc" -objects $obj


# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir//constraints/clk.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir//constraints/clk.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "processing_order" -value "NORMAL" -objects $file_obj
set_property -name "scoped_to_cells" -value "" -objects $file_obj
set_property -name "scoped_to_ref" -value "" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir//constraints/gpio.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir//constraints/gpio.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj


# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/constraints/pacman_rev5.xdc"]"
set file_added [add_files -norecurse -fileset $obj [list $file]]
set file "$origin_dir//constraints/pacman_rev5.xdc"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj




set_property -name "constrs_type" -value "XDC" -objects $obj
set_property -name "target_part" -value "xc7z020clg484-1" -objects $obj


# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
set files [list \
 [file normalize "${origin_dir}/../../../../../../../../../tools/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv"] \
 [file normalize "${origin_dir}/srcs/fw_sim/src/ex_sim_axi4stream_vip_mst_0_pkg.sv"] \
 [file normalize "${origin_dir}/srcs/fw_sim/src/ex_sim_axi4stream_vip_passthrough_0_pkg.sv"] \
 [file normalize "${origin_dir}/srcs/fw_sim/src/ex_sim_axi4stream_vip_slv_0_pkg.sv"] \
 [file normalize "${origin_dir}/srcs/fw_sim/src/tb_axis_vip.sv"] \
]
add_files -norecurse -fileset $obj $files

# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/srcs/fw/tb/axi_loopback_tb.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/tb/axi_stream_to_larpix_tb.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/tb/larpix_clk_to_axi_stream_tb.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/tb/larpix_counter_tb.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/tb/larpix_mclk_sel_tb.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/tb/larpix_periodic_trig_gen_tb.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/tb/larpix_reset_gen_tb.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/tb/larpix_trig_gen_tb.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/tb/larpix_trig_to_axi_stream_tb.vhd"]\
 [file normalize "${origin_dir}/srcs/fw/tb/uart_loopback_tb.vhd"]\
]
set imported_files [import_files -fileset sim_1 $files]

# Set 'sim_1' fileset file properties for remote files
set file "$origin_dir/../../../../../../../../../tools/Xilinx/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "0" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj

set file "$origin_dir/srcs/fw_sim/src/ex_sim_axi4stream_vip_mst_0_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/srcs/fw_sim/src/ex_sim_axi4stream_vip_passthrough_0_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/srcs/fw_sim/src/ex_sim_axi4stream_vip_slv_0_pkg.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "$origin_dir/srcs/fw_sim/src/tb_axis_vip.sv"
set file [file normalize $file]
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sim_1' fileset file properties for local files
set file "sim/test_atg_axi4stream_vip_0_0_pkg.sv"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/tdata_test_atg_axis_broadcaster_0_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/tdata_test_atg_axis_subset_converter_0_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "hdl/tdest_test_atg_axis_subset_converter_0_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


set file "sim/test_atg_axis_broadcaster_0_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_axis_subset_converter_0_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m00_data_fifo_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m00_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m01_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m02_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m03_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m04_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m05_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m06_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m07_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m08_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m09_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m10_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m11_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m12_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m13_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m14_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m15_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m16_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m17_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m18_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "sim/test_atg_m19_regslice_0.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "Verilog" -objects $file_obj
set_property -name "is_enabled" -value "1" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation simulation" -objects $file_obj
set_property -name "used_in_implementation" -value "1" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


set file "tb/axi_loopback_tb.vhd"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "0" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "tb/axi_stream_to_larpix_tb.vhd"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "0" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "tb/larpix_clk_to_axi_stream_tb.vhd"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "0" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "tb/larpix_counter_tb.vhd"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "0" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "tb/larpix_mclk_sel_tb.vhd"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "0" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "tb/larpix_periodic_trig_gen_tb.vhd"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "0" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "tb/larpix_reset_gen_tb.vhd"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "0" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "tb/larpix_trig_gen_tb.vhd"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "0" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "tb/larpix_trig_to_axi_stream_tb.vhd"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "0" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj

set file "tb/uart_loopback_tb.vhd"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "file_type" -value "VHDL" -objects $file_obj
set_property -name "is_enabled" -value "0" -objects $file_obj
set_property -name "is_global_include" -value "0" -objects $file_obj
set_property -name "library" -value "xil_defaultlib" -objects $file_obj
set_property -name "path_mode" -value "RelativeFirst" -objects $file_obj
set_property -name "used_in" -value "synthesis simulation" -objects $file_obj
set_property -name "used_in_simulation" -value "1" -objects $file_obj
set_property -name "used_in_synthesis" -value "1" -objects $file_obj


# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "32bit" -value "0" -objects $obj
set_property -name "force_compile_glbl" -value "0" -objects $obj
set_property -name "generate_scripts_only" -value "0" -objects $obj
set_property -name "generic" -value "" -objects $obj
set_property -name "hbs.configure_design_for_hier_access" -value "1" -objects $obj
set_property -name "include_dirs" -value "" -objects $obj
set_property -name "incremental" -value "1" -objects $obj
set_property -name "name" -value "sim_1" -objects $obj
set_property -name "nl.cell" -value "" -objects $obj
set_property -name "nl.incl_unisim_models" -value "0" -objects $obj
set_property -name "nl.mode" -value "funcsim" -objects $obj
set_property -name "nl.process_corner" -value "slow" -objects $obj
set_property -name "nl.rename_top" -value "" -objects $obj
set_property -name "nl.sdf_anno" -value "1" -objects $obj
set_property -name "nl.write_all_overrides" -value "0" -objects $obj
set_property -name "questa.compile.load_glbl" -value "1" -objects $obj
set_property -name "questa.compile.sccom.cores" -value "off" -objects $obj
set_property -name "questa.compile.sccom.more_options" -value "" -objects $obj
set_property -name "questa.compile.tcl.pre" -value "" -objects $obj
set_property -name "questa.compile.use_explicit_decl" -value "1" -objects $obj
set_property -name "questa.compile.vcom.more_options" -value "" -objects $obj
set_property -name "questa.compile.vhdl_syntax" -value "93" -objects $obj
set_property -name "questa.compile.vlog.more_options" -value "-L /tools/Xilinx_Sim_Lib/axi4stream_vip_v1_1_8" -objects $obj
set_property -name "questa.elaborate.acc" -value "acc=npr" -objects $obj
set_property -name "questa.elaborate.sccom.more_options" -value "" -objects $obj
set_property -name "questa.elaborate.vopt.more_options" -value "" -objects $obj
set_property -name "questa.simulate.custom_do" -value "" -objects $obj
set_property -name "questa.simulate.custom_udo" -value "" -objects $obj
set_property -name "questa.simulate.custom_wave_do" -value "" -objects $obj
set_property -name "questa.simulate.ieee_warnings" -value "1" -objects $obj
set_property -name "questa.simulate.log_all_signals" -value "0" -objects $obj
set_property -name "questa.simulate.runtime" -value "1000ns" -objects $obj
set_property -name "questa.simulate.saif" -value "" -objects $obj
set_property -name "questa.simulate.saif_scope" -value "" -objects $obj
set_property -name "questa.simulate.sdf_delay" -value "sdfmax" -objects $obj
set_property -name "questa.simulate.tcl.post" -value "" -objects $obj
set_property -name "questa.simulate.vsim.more_options" -value "" -objects $obj
set_property -name "source_set" -value "sources_1" -objects $obj
set_property -name "systemc_include_dirs" -value "" -objects $obj
set_property -name "top" -value "axi4stream_vip_0_exdes_tb" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj
set_property -name "transport_int_delay" -value "0" -objects $obj
set_property -name "transport_path_delay" -value "0" -objects $obj
set_property -name "unifast" -value "0" -objects $obj
set_property -name "verilog_define" -value "" -objects $obj
set_property -name "verilog_uppercase" -value "0" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Empty (no sources present)

# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]
set_property -name "name" -value "utils_1" -objects $obj


# Adding sources referenced in BDs, if not already added
if { [get_files axi_lite_reg_space.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/axi_lite_reg_space.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files clk_ddr_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/clk_ddr_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files obuftds_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuftds_out.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files axi_lite_reg_space.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/axi_lite_reg_space.vhd
}
if { [get_files bufgmux.v] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/bufgmux.v
}
if { [get_files mux.v] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/mux.v
}
if { [get_files larpix_clk_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/larpix_clk_to_axi_stream.vhd
}
if { [get_files axi_lite_reg_space.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/axi_lite_reg_space.vhd
}
if { [get_files larpix_periodic_trig_gen.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/larpix_periodic_trig_gen.vhd
}
if { [get_files larpix_trig_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/larpix_trig_to_axi_stream.vhd
}
if { [get_files larpix_trig_gen.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/larpix_trig_gen.vhd
}
if { [get_files axis_interconnect_merge.xci] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/axis_interconnect_merge/axis_interconnect_merge.xci
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_lite_reg_space.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/axi_lite_reg_space.vhd
}
if { [get_files uart_types.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/uart_types.vhd
}
if { [get_files uart_types.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/uart_types.vhd
}
if { [get_files axi_stream_to_larpix_all_channels.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/axi_stream_to_larpix_all_channels.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files uart_channel.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/uart_channel.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/uart_rx.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx_noAXIS.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/larpix_uart_tx_noAXIS.vhd
}
if { [get_files uart_channel_array.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/uart_channel_array.vhd
}
if { [get_files uart_channel_top.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/uart_channel_top.vhd
}
if { [get_files axi_lite_reg_space.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/axi_lite_reg_space.vhd
}
if { [get_files ibufds_diff_out_armin.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/ibufds_diff_out_armin.vhd
}
if { [get_files dcsk_mod_fifo.xci] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/dcsk_mod_fifo/dcsk_mod_fifo.xci
}
if { [get_files outputlogic_crc16.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/outputlogic_crc16.vhd
}
if { [get_files pdts_defs.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_defs.vhd
}
if { [get_files pdts_acmd_arb.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_acmd_arb.vhd
}
if { [get_files pdts_cdr_sampler.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_cdr_sampler.vhd
}
if { [get_files pdts_cksum.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_cksum.vhd
}
if { [get_files pdts_clock_defs.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_clock_defs.vhd
}
if { [get_files pdts_ep_defs.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_defs.vhd
}
if { [get_files pdts_cmd_decoder.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/decoder/firmware/hdl/pdts_cmd_decoder.vhd
}
if { [get_files pdts_code8b10bpkg.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_code8b10bpkg.vhd
}
if { [get_files pdts_dec8b10b.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_dec8b10b.vhd
}
if { [get_files pdts_del.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_del.vhd
}
if { [get_files pdts_enc8b10b.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_enc8b10b.vhd
}
if { [get_files pdts_ep_cdr.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_cdr.vhd
}
if { [get_files pdts_synchro.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_synchro.vhd
}
if { [get_files pdts_synchro_pulse.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_synchro_pulse.vhd
}
if { [get_files pdts_ep_sm.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_sm.vhd
}
if { [get_files pdts_rx_phy.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_rx_phy.vhd
}
if { [get_files pdts_rx_pkt.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_rx_pkt.vhd
}
if { [get_files pdts_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_rx.vhd
}
if { [get_files pdts_lutram.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_lutram.vhd
}
if { [get_files pdts_pktbuf.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_pktbuf.vhd
}
if { [get_files pdts_ep_transactor.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_transactor.vhd
}
if { [get_files pdts_ep_ctrl.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_ctrl.vhd
}
if { [get_files pdts_ep_ctrlmux.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_ctrlmux.vhd
}
if { [get_files pdts_ep_regfile.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_regfile.vhd
}
if { [get_files pdts_idle_gen.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_idle_gen.vhd
}
if { [get_files pdts_tx_pkt.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_tx_pkt.vhd
}
if { [get_files pdts_tx_phy.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_tx_phy.vhd
}
if { [get_files pdts_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_tx.vhd
}
if { [get_files pdts_ep_tstamp.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_tstamp.vhd
}
if { [get_files pdts_ep_core.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_ep_core.vhd
}
if { [get_files pdts_mod.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/common/firmware/hdl/pdts_mod.vhd
}
if { [get_files pdts_endpoint.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/timing-board-firmware/components/endpoint/firmware/hdl/pdts_endpoint.vhd
}
if { [get_files pdts_endpoint_top.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/pdts_endpoint_top.vhd
}
if { [get_files mux.v] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/mux.v
}


# Proc to create BD zsys
proc cr_bd_zsys { parentCell } {
# The design that will be created by this Tcl proc contains the following 
# module references:
# mux, axi_lite_reg_space, bufgmux_utility, larpix_clk_to_axi_stream, mux, larpix_periodic_trig_gen, larpix_trig_gen, larpix_trig_to_axi_stream, uart_channel_top, axi_lite_reg_space, d_clk, pdts_endpoint_top, axi_lite_reg_space, axi_lite_reg_space, clk_ddr_out, clk_ddr_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, clk_ddr_out, clk_ddr_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, clk_ddr_out, clk_ddr_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, clk_ddr_out, clk_ddr_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, clk_ddr_out, clk_ddr_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, clk_ddr_out, clk_ddr_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, clk_ddr_out, clk_ddr_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, clk_ddr_out, clk_ddr_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, clk_ddr_out, clk_ddr_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, clk_ddr_out, clk_ddr_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out, obuft_out, obuftds_out



  # CHANGE DESIGN NAME HERE
  set design_name zsys

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:ip:ila:6.2\
  xilinx.com:ip:processing_system7:5.5\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:xlconcat:2.1\
  xilinx.com:ip:xlslice:1.0\
  xilinx.com:ip:axis_broadcaster:1.1\
  xilinx.com:ip:axis_subset_converter:1.1\
  xilinx.com:ip:axi_dma:7.1\
  xilinx.com:ip:clk_wiz:6.0\
  xilinx.com:ip:c_counter_binary:12.0\
  xilinx.com:ip:util_vector_logic:2.0\
  xilinx.com:ip:util_ds_buf:2.1\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  ##################################################################
  # CHECK Modules
  ##################################################################
  set bCheckModules 1
  if { $bCheckModules == 1 } {
     set list_check_mods "\ 
  mux\
  axi_lite_reg_space\
  bufgmux_utility\
  larpix_clk_to_axi_stream\
  mux\
  larpix_periodic_trig_gen\
  larpix_trig_gen\
  larpix_trig_to_axi_stream\
  uart_channel_top\
  axi_lite_reg_space\
  d_clk\
  pdts_endpoint_top\
  axi_lite_reg_space\
  axi_lite_reg_space\
  clk_ddr_out\
  clk_ddr_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  clk_ddr_out\
  clk_ddr_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  clk_ddr_out\
  clk_ddr_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  clk_ddr_out\
  clk_ddr_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  clk_ddr_out\
  clk_ddr_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  clk_ddr_out\
  clk_ddr_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  clk_ddr_out\
  clk_ddr_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  clk_ddr_out\
  clk_ddr_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  clk_ddr_out\
  clk_ddr_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  clk_ddr_out\
  clk_ddr_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  obuft_out\
  obuftds_out\
  "

   set list_mods_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."

   foreach mod_vlnv $list_check_mods {
      if { [can_resolve_reference $mod_vlnv] == 0 } {
         lappend list_mods_missing $mod_vlnv
      }
   }

   if { $list_mods_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
      common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
      set bCheckIPsPassed 0
   }
}

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: TRIG_OUT
proc create_hier_cell_TRIG_OUT_9 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_TRIG_OUT_9() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_TRIG] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_TRIG] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_TRIG_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_TRIG_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: SYNC_OUT
proc create_hier_cell_SYNC_OUT_9 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_SYNC_OUT_9() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_SYNC_N
  create_bd_pin -dir O O_SYNC_P
  create_bd_pin -dir I SYNC_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_SYNC] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_SYNC] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_SYNC_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_SYNC_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: RESETN_OUT
proc create_hier_cell_RESETN_OUT_9 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_RESETN_OUT_9() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_RESETN] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_RESETN] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_RESETN_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_RESETN_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: CLK_OUT
proc create_hier_cell_CLK_OUT_9 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_CLK_OUT_9() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir I TILE_EN

  # Create instance: clk_ddr_out_0, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_0
  if { [catch {set clk_ddr_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: clk_ddr_out_1, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_1
  if { [catch {set clk_ddr_out_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuft_out_0, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_0
  if { [catch {set obuft_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_0, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_0
  if { [catch {set obuftds_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins clk_ddr_out_0/i] [get_bd_pins clk_ddr_out_1/i]
  connect_bd_net -net O_MOSI_EN_P_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_0/en] [get_bd_pins obuftds_out_0/en]
  connect_bd_net -net clk_ddr_out_0_o [get_bd_pins clk_ddr_out_0/o] [get_bd_pins obuft_out_0/i]
  connect_bd_net -net clk_ddr_out_1_o [get_bd_pins clk_ddr_out_1/o] [get_bd_pins obuftds_out_0/i]
  connect_bd_net -net obuft_out_0_o [get_bd_pins O_CLK] [get_bd_pins obuft_out_0/o]
  connect_bd_net -net obuftds_out_0_o_n [get_bd_pins O_CLK_N] [get_bd_pins obuftds_out_0/o_n]
  connect_bd_net -net obuftds_out_0_o_p [get_bd_pins O_CLK_P] [get_bd_pins obuftds_out_0/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: TRIG_OUT
proc create_hier_cell_TRIG_OUT_8 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_TRIG_OUT_8() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_TRIG] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_TRIG] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_TRIG_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_TRIG_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: SYNC_OUT
proc create_hier_cell_SYNC_OUT_8 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_SYNC_OUT_8() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_SYNC_N
  create_bd_pin -dir O O_SYNC_P
  create_bd_pin -dir I SYNC_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_SYNC] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_SYNC] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_SYNC_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_SYNC_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: RESETN_OUT
proc create_hier_cell_RESETN_OUT_8 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_RESETN_OUT_8() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_RESETN] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_RESETN] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_RESETN_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_RESETN_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: CLK_OUT
proc create_hier_cell_CLK_OUT_8 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_CLK_OUT_8() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir I TILE_EN

  # Create instance: clk_ddr_out_0, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_0
  if { [catch {set clk_ddr_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: clk_ddr_out_1, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_1
  if { [catch {set clk_ddr_out_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuft_out_0, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_0
  if { [catch {set obuft_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_0, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_0
  if { [catch {set obuftds_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins clk_ddr_out_0/i] [get_bd_pins clk_ddr_out_1/i]
  connect_bd_net -net O_MOSI_EN_P_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_0/en] [get_bd_pins obuftds_out_0/en]
  connect_bd_net -net clk_ddr_out_0_o [get_bd_pins clk_ddr_out_0/o] [get_bd_pins obuft_out_0/i]
  connect_bd_net -net clk_ddr_out_1_o [get_bd_pins clk_ddr_out_1/o] [get_bd_pins obuftds_out_0/i]
  connect_bd_net -net obuft_out_0_o [get_bd_pins O_CLK] [get_bd_pins obuft_out_0/o]
  connect_bd_net -net obuftds_out_0_o_n [get_bd_pins O_CLK_N] [get_bd_pins obuftds_out_0/o_n]
  connect_bd_net -net obuftds_out_0_o_p [get_bd_pins O_CLK_P] [get_bd_pins obuftds_out_0/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: TRIG_OUT
proc create_hier_cell_TRIG_OUT_7 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_TRIG_OUT_7() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_TRIG] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_TRIG] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_TRIG_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_TRIG_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: SYNC_OUT
proc create_hier_cell_SYNC_OUT_7 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_SYNC_OUT_7() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_SYNC_N
  create_bd_pin -dir O O_SYNC_P
  create_bd_pin -dir I SYNC_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_SYNC] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_SYNC] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_SYNC_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_SYNC_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: RESETN_OUT
proc create_hier_cell_RESETN_OUT_7 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_RESETN_OUT_7() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_RESETN] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_RESETN] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_RESETN_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_RESETN_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: CLK_OUT
proc create_hier_cell_CLK_OUT_7 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_CLK_OUT_7() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir I TILE_EN

  # Create instance: clk_ddr_out_0, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_0
  if { [catch {set clk_ddr_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: clk_ddr_out_1, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_1
  if { [catch {set clk_ddr_out_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuft_out_0, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_0
  if { [catch {set obuft_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_0, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_0
  if { [catch {set obuftds_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins clk_ddr_out_0/i] [get_bd_pins clk_ddr_out_1/i]
  connect_bd_net -net O_MOSI_EN_P_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_0/en] [get_bd_pins obuftds_out_0/en]
  connect_bd_net -net clk_ddr_out_0_o [get_bd_pins clk_ddr_out_0/o] [get_bd_pins obuft_out_0/i]
  connect_bd_net -net clk_ddr_out_1_o [get_bd_pins clk_ddr_out_1/o] [get_bd_pins obuftds_out_0/i]
  connect_bd_net -net obuft_out_0_o [get_bd_pins O_CLK] [get_bd_pins obuft_out_0/o]
  connect_bd_net -net obuftds_out_0_o_n [get_bd_pins O_CLK_N] [get_bd_pins obuftds_out_0/o_n]
  connect_bd_net -net obuftds_out_0_o_p [get_bd_pins O_CLK_P] [get_bd_pins obuftds_out_0/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: TRIG_OUT
proc create_hier_cell_TRIG_OUT_6 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_TRIG_OUT_6() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_TRIG] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_TRIG] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_TRIG_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_TRIG_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: SYNC_OUT
proc create_hier_cell_SYNC_OUT_6 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_SYNC_OUT_6() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_SYNC_N
  create_bd_pin -dir O O_SYNC_P
  create_bd_pin -dir I SYNC_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_SYNC] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_SYNC] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_SYNC_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_SYNC_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: RESETN_OUT
proc create_hier_cell_RESETN_OUT_6 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_RESETN_OUT_6() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_RESETN] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_RESETN] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_RESETN_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_RESETN_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: CLK_OUT
proc create_hier_cell_CLK_OUT_6 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_CLK_OUT_6() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir I TILE_EN

  # Create instance: clk_ddr_out_0, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_0
  if { [catch {set clk_ddr_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: clk_ddr_out_1, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_1
  if { [catch {set clk_ddr_out_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuft_out_0, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_0
  if { [catch {set obuft_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_0, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_0
  if { [catch {set obuftds_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins clk_ddr_out_0/i] [get_bd_pins clk_ddr_out_1/i]
  connect_bd_net -net O_MOSI_EN_P_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_0/en] [get_bd_pins obuftds_out_0/en]
  connect_bd_net -net clk_ddr_out_0_o [get_bd_pins clk_ddr_out_0/o] [get_bd_pins obuft_out_0/i]
  connect_bd_net -net clk_ddr_out_1_o [get_bd_pins clk_ddr_out_1/o] [get_bd_pins obuftds_out_0/i]
  connect_bd_net -net obuft_out_0_o [get_bd_pins O_CLK] [get_bd_pins obuft_out_0/o]
  connect_bd_net -net obuftds_out_0_o_n [get_bd_pins O_CLK_N] [get_bd_pins obuftds_out_0/o_n]
  connect_bd_net -net obuftds_out_0_o_p [get_bd_pins O_CLK_P] [get_bd_pins obuftds_out_0/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: TRIG_OUT
proc create_hier_cell_TRIG_OUT_5 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_TRIG_OUT_5() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_TRIG] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_TRIG] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_TRIG_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_TRIG_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: SYNC_OUT
proc create_hier_cell_SYNC_OUT_5 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_SYNC_OUT_5() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_SYNC_N
  create_bd_pin -dir O O_SYNC_P
  create_bd_pin -dir I SYNC_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_SYNC] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_SYNC] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_SYNC_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_SYNC_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: RESETN_OUT
proc create_hier_cell_RESETN_OUT_5 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_RESETN_OUT_5() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_RESETN] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_RESETN] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_RESETN_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_RESETN_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: CLK_OUT
proc create_hier_cell_CLK_OUT_5 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_CLK_OUT_5() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir I TILE_EN

  # Create instance: clk_ddr_out_0, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_0
  if { [catch {set clk_ddr_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: clk_ddr_out_1, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_1
  if { [catch {set clk_ddr_out_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuft_out_0, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_0
  if { [catch {set obuft_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_0, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_0
  if { [catch {set obuftds_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins clk_ddr_out_0/i] [get_bd_pins clk_ddr_out_1/i]
  connect_bd_net -net O_MOSI_EN_P_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_0/en] [get_bd_pins obuftds_out_0/en]
  connect_bd_net -net clk_ddr_out_0_o [get_bd_pins clk_ddr_out_0/o] [get_bd_pins obuft_out_0/i]
  connect_bd_net -net clk_ddr_out_1_o [get_bd_pins clk_ddr_out_1/o] [get_bd_pins obuftds_out_0/i]
  connect_bd_net -net obuft_out_0_o [get_bd_pins O_CLK] [get_bd_pins obuft_out_0/o]
  connect_bd_net -net obuftds_out_0_o_n [get_bd_pins O_CLK_N] [get_bd_pins obuftds_out_0/o_n]
  connect_bd_net -net obuftds_out_0_o_p [get_bd_pins O_CLK_P] [get_bd_pins obuftds_out_0/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: TRIG_OUT
proc create_hier_cell_TRIG_OUT_4 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_TRIG_OUT_4() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_TRIG] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_TRIG] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_TRIG_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_TRIG_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: SYNC_OUT
proc create_hier_cell_SYNC_OUT_4 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_SYNC_OUT_4() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_SYNC_N
  create_bd_pin -dir O O_SYNC_P
  create_bd_pin -dir I SYNC_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_SYNC] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_SYNC] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_SYNC_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_SYNC_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: RESETN_OUT
proc create_hier_cell_RESETN_OUT_4 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_RESETN_OUT_4() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_RESETN] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_RESETN] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_RESETN_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_RESETN_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: CLK_OUT
proc create_hier_cell_CLK_OUT_4 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_CLK_OUT_4() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir I TILE_EN

  # Create instance: clk_ddr_out_0, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_0
  if { [catch {set clk_ddr_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: clk_ddr_out_1, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_1
  if { [catch {set clk_ddr_out_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuft_out_0, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_0
  if { [catch {set obuft_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_0, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_0
  if { [catch {set obuftds_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins clk_ddr_out_0/i] [get_bd_pins clk_ddr_out_1/i]
  connect_bd_net -net O_MOSI_EN_P_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_0/en] [get_bd_pins obuftds_out_0/en]
  connect_bd_net -net clk_ddr_out_0_o [get_bd_pins clk_ddr_out_0/o] [get_bd_pins obuft_out_0/i]
  connect_bd_net -net clk_ddr_out_1_o [get_bd_pins clk_ddr_out_1/o] [get_bd_pins obuftds_out_0/i]
  connect_bd_net -net obuft_out_0_o [get_bd_pins O_CLK] [get_bd_pins obuft_out_0/o]
  connect_bd_net -net obuftds_out_0_o_n [get_bd_pins O_CLK_N] [get_bd_pins obuftds_out_0/o_n]
  connect_bd_net -net obuftds_out_0_o_p [get_bd_pins O_CLK_P] [get_bd_pins obuftds_out_0/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: TRIG_OUT
proc create_hier_cell_TRIG_OUT_3 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_TRIG_OUT_3() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_TRIG] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_TRIG] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_TRIG_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_TRIG_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: SYNC_OUT
proc create_hier_cell_SYNC_OUT_3 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_SYNC_OUT_3() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_SYNC_N
  create_bd_pin -dir O O_SYNC_P
  create_bd_pin -dir I SYNC_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_SYNC] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_SYNC] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_SYNC_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_SYNC_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: RESETN_OUT
proc create_hier_cell_RESETN_OUT_3 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_RESETN_OUT_3() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_RESETN] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_RESETN] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_RESETN_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_RESETN_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: CLK_OUT
proc create_hier_cell_CLK_OUT_3 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_CLK_OUT_3() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir I TILE_EN

  # Create instance: clk_ddr_out_0, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_0
  if { [catch {set clk_ddr_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: clk_ddr_out_1, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_1
  if { [catch {set clk_ddr_out_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuft_out_0, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_0
  if { [catch {set obuft_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_0, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_0
  if { [catch {set obuftds_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins clk_ddr_out_0/i] [get_bd_pins clk_ddr_out_1/i]
  connect_bd_net -net O_MOSI_EN_P_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_0/en] [get_bd_pins obuftds_out_0/en]
  connect_bd_net -net clk_ddr_out_0_o [get_bd_pins clk_ddr_out_0/o] [get_bd_pins obuft_out_0/i]
  connect_bd_net -net clk_ddr_out_1_o [get_bd_pins clk_ddr_out_1/o] [get_bd_pins obuftds_out_0/i]
  connect_bd_net -net obuft_out_0_o [get_bd_pins O_CLK] [get_bd_pins obuft_out_0/o]
  connect_bd_net -net obuftds_out_0_o_n [get_bd_pins O_CLK_N] [get_bd_pins obuftds_out_0/o_n]
  connect_bd_net -net obuftds_out_0_o_p [get_bd_pins O_CLK_P] [get_bd_pins obuftds_out_0/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: TRIG_OUT
proc create_hier_cell_TRIG_OUT_2 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_TRIG_OUT_2() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_TRIG] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_TRIG] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_TRIG_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_TRIG_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: SYNC_OUT
proc create_hier_cell_SYNC_OUT_2 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_SYNC_OUT_2() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_SYNC_N
  create_bd_pin -dir O O_SYNC_P
  create_bd_pin -dir I SYNC_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_SYNC] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_SYNC] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_SYNC_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_SYNC_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: RESETN_OUT
proc create_hier_cell_RESETN_OUT_2 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_RESETN_OUT_2() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_RESETN] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_RESETN] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_RESETN_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_RESETN_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: CLK_OUT
proc create_hier_cell_CLK_OUT_2 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_CLK_OUT_2() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir I TILE_EN

  # Create instance: clk_ddr_out_0, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_0
  if { [catch {set clk_ddr_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: clk_ddr_out_1, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_1
  if { [catch {set clk_ddr_out_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuft_out_0, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_0
  if { [catch {set obuft_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_0, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_0
  if { [catch {set obuftds_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins clk_ddr_out_0/i] [get_bd_pins clk_ddr_out_1/i]
  connect_bd_net -net O_MOSI_EN_P_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_0/en] [get_bd_pins obuftds_out_0/en]
  connect_bd_net -net clk_ddr_out_0_o [get_bd_pins clk_ddr_out_0/o] [get_bd_pins obuft_out_0/i]
  connect_bd_net -net clk_ddr_out_1_o [get_bd_pins clk_ddr_out_1/o] [get_bd_pins obuftds_out_0/i]
  connect_bd_net -net obuft_out_0_o [get_bd_pins O_CLK] [get_bd_pins obuft_out_0/o]
  connect_bd_net -net obuftds_out_0_o_n [get_bd_pins O_CLK_N] [get_bd_pins obuftds_out_0/o_n]
  connect_bd_net -net obuftds_out_0_o_p [get_bd_pins O_CLK_P] [get_bd_pins obuftds_out_0/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: TRIG_OUT
proc create_hier_cell_TRIG_OUT_1 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_TRIG_OUT_1() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_TRIG] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_TRIG] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_TRIG_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_TRIG_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: SYNC_OUT
proc create_hier_cell_SYNC_OUT_1 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_SYNC_OUT_1() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_SYNC_N
  create_bd_pin -dir O O_SYNC_P
  create_bd_pin -dir I SYNC_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_SYNC] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_SYNC] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_SYNC_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_SYNC_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: RESETN_OUT
proc create_hier_cell_RESETN_OUT_1 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_RESETN_OUT_1() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_RESETN] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_RESETN] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_RESETN_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_RESETN_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: CLK_OUT
proc create_hier_cell_CLK_OUT_1 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_CLK_OUT_1() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir I TILE_EN

  # Create instance: clk_ddr_out_0, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_0
  if { [catch {set clk_ddr_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: clk_ddr_out_1, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_1
  if { [catch {set clk_ddr_out_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuft_out_0, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_0
  if { [catch {set obuft_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_0, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_0
  if { [catch {set obuftds_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins clk_ddr_out_0/i] [get_bd_pins clk_ddr_out_1/i]
  connect_bd_net -net O_MOSI_EN_P_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_0/en] [get_bd_pins obuftds_out_0/en]
  connect_bd_net -net clk_ddr_out_0_o [get_bd_pins clk_ddr_out_0/o] [get_bd_pins obuft_out_0/i]
  connect_bd_net -net clk_ddr_out_1_o [get_bd_pins clk_ddr_out_1/o] [get_bd_pins obuftds_out_0/i]
  connect_bd_net -net obuft_out_0_o [get_bd_pins O_CLK] [get_bd_pins obuft_out_0/o]
  connect_bd_net -net obuftds_out_0_o_n [get_bd_pins O_CLK_N] [get_bd_pins obuftds_out_0/o_n]
  connect_bd_net -net obuftds_out_0_o_p [get_bd_pins O_CLK_P] [get_bd_pins obuftds_out_0/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: TRIG_OUT
proc create_hier_cell_TRIG_OUT { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_TRIG_OUT() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_TRIG] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_TRIG] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_TRIG_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_TRIG_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: SYNC_OUT
proc create_hier_cell_SYNC_OUT { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_SYNC_OUT() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_SYNC_N
  create_bd_pin -dir O O_SYNC_P
  create_bd_pin -dir I SYNC_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_SYNC] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_SYNC] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_SYNC_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_SYNC_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: RESETN_OUT
proc create_hier_cell_RESETN_OUT { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_RESETN_OUT() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir I TILE_EN

  # Create instance: obuft_out_6, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_6
  if { [catch {set obuft_out_6 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_6 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_2, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_2
  if { [catch {set obuftds_out_2 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_2 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net O_TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_6/en] [get_bd_pins obuftds_out_2/en]
  connect_bd_net -net TRIG_0_SLICE_Dout [get_bd_pins I_RESETN] [get_bd_pins obuft_out_6/i] [get_bd_pins obuftds_out_2/i]
  connect_bd_net -net obuft_out_6_o [get_bd_pins O_RESETN] [get_bd_pins obuft_out_6/o]
  connect_bd_net -net obuftds_out_2_o_n [get_bd_pins O_RESETN_N] [get_bd_pins obuftds_out_2/o_n]
  connect_bd_net -net obuftds_out_2_o_p [get_bd_pins O_RESETN_P] [get_bd_pins obuftds_out_2/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: CLK_OUT
proc create_hier_cell_CLK_OUT { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_CLK_OUT() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir I TILE_EN

  # Create instance: clk_ddr_out_0, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_0
  if { [catch {set clk_ddr_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: clk_ddr_out_1, and set properties
  set block_name clk_ddr_out
  set block_cell_name clk_ddr_out_1
  if { [catch {set clk_ddr_out_1 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $clk_ddr_out_1 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuft_out_0, and set properties
  set block_name obuft_out
  set block_cell_name obuft_out_0
  if { [catch {set obuft_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuft_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: obuftds_out_0, and set properties
  set block_name obuftds_out
  set block_cell_name obuftds_out_0
  if { [catch {set obuftds_out_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $obuftds_out_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create port connections
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins clk_ddr_out_0/i] [get_bd_pins clk_ddr_out_1/i]
  connect_bd_net -net O_MOSI_EN_P_1 [get_bd_pins TILE_EN] [get_bd_pins obuft_out_0/en] [get_bd_pins obuftds_out_0/en]
  connect_bd_net -net clk_ddr_out_0_o [get_bd_pins clk_ddr_out_0/o] [get_bd_pins obuft_out_0/i]
  connect_bd_net -net clk_ddr_out_1_o [get_bd_pins clk_ddr_out_1/o] [get_bd_pins obuftds_out_0/i]
  connect_bd_net -net obuft_out_0_o [get_bd_pins O_CLK] [get_bd_pins obuft_out_0/o]
  connect_bd_net -net obuftds_out_0_o_n [get_bd_pins O_CLK_N] [get_bd_pins obuftds_out_0/o_n]
  connect_bd_net -net obuftds_out_0_o_p [get_bd_pins O_CLK_P] [get_bd_pins obuftds_out_0/o_p]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: aximm
proc create_hier_cell_aximm { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_aximm() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M01_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M02_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M03_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M04_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M05_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M06_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M07_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M08_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M09_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M10_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M11_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M12_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M13_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M14_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M15_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M16_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M17_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M18_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M19_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M20_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M21_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M22_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M23_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M24_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M25_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M26_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M27_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M28_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M29_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M30_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M31_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M32_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M33_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M34_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M35_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M36_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M37_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M38_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M39_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXIMM


  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN

  # Create instance: aximm_interconnect_0, and set properties
  set aximm_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 aximm_interconnect_0 ]
  set_property -dict [ list \
   CONFIG.M00_HAS_REGSLICE {1} \
   CONFIG.M01_HAS_REGSLICE {1} \
   CONFIG.M02_HAS_REGSLICE {1} \
   CONFIG.M03_HAS_REGSLICE {1} \
   CONFIG.M04_HAS_REGSLICE {1} \
   CONFIG.M05_HAS_REGSLICE {1} \
   CONFIG.M06_HAS_REGSLICE {1} \
   CONFIG.M07_HAS_REGSLICE {1} \
   CONFIG.M08_HAS_REGSLICE {1} \
   CONFIG.M09_HAS_REGSLICE {1} \
   CONFIG.M10_HAS_REGSLICE {1} \
   CONFIG.M11_HAS_REGSLICE {1} \
   CONFIG.M12_HAS_REGSLICE {1} \
   CONFIG.M13_HAS_REGSLICE {1} \
   CONFIG.M14_HAS_REGSLICE {1} \
   CONFIG.M15_HAS_REGSLICE {1} \
   CONFIG.M16_HAS_REGSLICE {1} \
   CONFIG.M17_HAS_REGSLICE {1} \
   CONFIG.M18_HAS_REGSLICE {1} \
   CONFIG.M19_HAS_REGSLICE {1} \
   CONFIG.M20_HAS_REGSLICE {1} \
   CONFIG.M21_HAS_REGSLICE {1} \
   CONFIG.M22_HAS_REGSLICE {1} \
   CONFIG.M23_HAS_REGSLICE {1} \
   CONFIG.M24_HAS_REGSLICE {1} \
   CONFIG.M25_HAS_REGSLICE {1} \
   CONFIG.M26_HAS_REGSLICE {1} \
   CONFIG.M27_HAS_REGSLICE {1} \
   CONFIG.M28_HAS_REGSLICE {1} \
   CONFIG.M29_HAS_REGSLICE {1} \
   CONFIG.M30_HAS_REGSLICE {1} \
   CONFIG.M31_HAS_REGSLICE {1} \
   CONFIG.NUM_MI {40} \
   CONFIG.S00_HAS_DATA_FIFO {0} \
   CONFIG.S00_HAS_REGSLICE {0} \
   CONFIG.STRATEGY {1} \
 ] $aximm_interconnect_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S_AXIMM] [get_bd_intf_pins aximm_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M00_AXI [get_bd_intf_pins M00_AXI] [get_bd_intf_pins aximm_interconnect_0/M00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M01_AXI [get_bd_intf_pins M01_AXI] [get_bd_intf_pins aximm_interconnect_0/M01_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M02_AXI [get_bd_intf_pins M02_AXI] [get_bd_intf_pins aximm_interconnect_0/M02_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M03_AXI [get_bd_intf_pins M03_AXI] [get_bd_intf_pins aximm_interconnect_0/M03_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M04_AXI [get_bd_intf_pins M04_AXI] [get_bd_intf_pins aximm_interconnect_0/M04_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M05_AXI [get_bd_intf_pins M05_AXI] [get_bd_intf_pins aximm_interconnect_0/M05_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M06_AXI [get_bd_intf_pins M06_AXI] [get_bd_intf_pins aximm_interconnect_0/M06_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M07_AXI [get_bd_intf_pins M07_AXI] [get_bd_intf_pins aximm_interconnect_0/M07_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M08_AXI [get_bd_intf_pins M08_AXI] [get_bd_intf_pins aximm_interconnect_0/M08_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M09_AXI [get_bd_intf_pins M09_AXI] [get_bd_intf_pins aximm_interconnect_0/M09_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M10_AXI [get_bd_intf_pins M10_AXI] [get_bd_intf_pins aximm_interconnect_0/M10_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M11_AXI [get_bd_intf_pins M11_AXI] [get_bd_intf_pins aximm_interconnect_0/M11_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M12_AXI [get_bd_intf_pins M12_AXI] [get_bd_intf_pins aximm_interconnect_0/M12_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M13_AXI [get_bd_intf_pins M13_AXI] [get_bd_intf_pins aximm_interconnect_0/M13_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M14_AXI [get_bd_intf_pins M14_AXI] [get_bd_intf_pins aximm_interconnect_0/M14_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M15_AXI [get_bd_intf_pins M15_AXI] [get_bd_intf_pins aximm_interconnect_0/M15_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M16_AXI [get_bd_intf_pins M16_AXI] [get_bd_intf_pins aximm_interconnect_0/M16_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M17_AXI [get_bd_intf_pins M17_AXI] [get_bd_intf_pins aximm_interconnect_0/M17_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M18_AXI [get_bd_intf_pins M18_AXI] [get_bd_intf_pins aximm_interconnect_0/M18_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M19_AXI [get_bd_intf_pins M19_AXI] [get_bd_intf_pins aximm_interconnect_0/M19_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M20_AXI [get_bd_intf_pins M20_AXI] [get_bd_intf_pins aximm_interconnect_0/M20_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M21_AXI [get_bd_intf_pins M21_AXI] [get_bd_intf_pins aximm_interconnect_0/M21_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M22_AXI [get_bd_intf_pins M22_AXI] [get_bd_intf_pins aximm_interconnect_0/M22_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M23_AXI [get_bd_intf_pins M23_AXI] [get_bd_intf_pins aximm_interconnect_0/M23_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M24_AXI [get_bd_intf_pins M24_AXI] [get_bd_intf_pins aximm_interconnect_0/M24_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M25_AXI [get_bd_intf_pins M25_AXI] [get_bd_intf_pins aximm_interconnect_0/M25_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M26_AXI [get_bd_intf_pins M26_AXI] [get_bd_intf_pins aximm_interconnect_0/M26_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M27_AXI [get_bd_intf_pins M27_AXI] [get_bd_intf_pins aximm_interconnect_0/M27_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M28_AXI [get_bd_intf_pins M28_AXI] [get_bd_intf_pins aximm_interconnect_0/M28_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M29_AXI [get_bd_intf_pins M29_AXI] [get_bd_intf_pins aximm_interconnect_0/M29_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M30_AXI [get_bd_intf_pins M30_AXI] [get_bd_intf_pins aximm_interconnect_0/M30_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M31_AXI [get_bd_intf_pins M31_AXI] [get_bd_intf_pins aximm_interconnect_0/M31_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M32_AXI [get_bd_intf_pins M32_AXI] [get_bd_intf_pins aximm_interconnect_0/M32_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M33_AXI [get_bd_intf_pins M33_AXI] [get_bd_intf_pins aximm_interconnect_0/M33_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M34_AXI [get_bd_intf_pins M34_AXI] [get_bd_intf_pins aximm_interconnect_0/M34_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M35_AXI [get_bd_intf_pins M35_AXI] [get_bd_intf_pins aximm_interconnect_0/M35_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M36_AXI [get_bd_intf_pins M36_AXI] [get_bd_intf_pins aximm_interconnect_0/M36_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M37_AXI [get_bd_intf_pins M37_AXI] [get_bd_intf_pins aximm_interconnect_0/M37_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M38_AXI [get_bd_intf_pins M38_AXI] [get_bd_intf_pins aximm_interconnect_0/M38_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M39_AXI [get_bd_intf_pins M39_AXI] [get_bd_intf_pins aximm_interconnect_0/M39_AXI]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins aximm_interconnect_0/ACLK] [get_bd_pins aximm_interconnect_0/M00_ACLK] [get_bd_pins aximm_interconnect_0/M01_ACLK] [get_bd_pins aximm_interconnect_0/M02_ACLK] [get_bd_pins aximm_interconnect_0/M03_ACLK] [get_bd_pins aximm_interconnect_0/M04_ACLK] [get_bd_pins aximm_interconnect_0/M05_ACLK] [get_bd_pins aximm_interconnect_0/M06_ACLK] [get_bd_pins aximm_interconnect_0/M07_ACLK] [get_bd_pins aximm_interconnect_0/M08_ACLK] [get_bd_pins aximm_interconnect_0/M09_ACLK] [get_bd_pins aximm_interconnect_0/M10_ACLK] [get_bd_pins aximm_interconnect_0/M11_ACLK] [get_bd_pins aximm_interconnect_0/M12_ACLK] [get_bd_pins aximm_interconnect_0/M13_ACLK] [get_bd_pins aximm_interconnect_0/M14_ACLK] [get_bd_pins aximm_interconnect_0/M15_ACLK] [get_bd_pins aximm_interconnect_0/M16_ACLK] [get_bd_pins aximm_interconnect_0/M17_ACLK] [get_bd_pins aximm_interconnect_0/M18_ACLK] [get_bd_pins aximm_interconnect_0/M19_ACLK] [get_bd_pins aximm_interconnect_0/M20_ACLK] [get_bd_pins aximm_interconnect_0/M21_ACLK] [get_bd_pins aximm_interconnect_0/M22_ACLK] [get_bd_pins aximm_interconnect_0/M23_ACLK] [get_bd_pins aximm_interconnect_0/M24_ACLK] [get_bd_pins aximm_interconnect_0/M25_ACLK] [get_bd_pins aximm_interconnect_0/M26_ACLK] [get_bd_pins aximm_interconnect_0/M27_ACLK] [get_bd_pins aximm_interconnect_0/M28_ACLK] [get_bd_pins aximm_interconnect_0/M29_ACLK] [get_bd_pins aximm_interconnect_0/M30_ACLK] [get_bd_pins aximm_interconnect_0/M31_ACLK] [get_bd_pins aximm_interconnect_0/M32_ACLK] [get_bd_pins aximm_interconnect_0/M33_ACLK] [get_bd_pins aximm_interconnect_0/M34_ACLK] [get_bd_pins aximm_interconnect_0/M35_ACLK] [get_bd_pins aximm_interconnect_0/M36_ACLK] [get_bd_pins aximm_interconnect_0/M37_ACLK] [get_bd_pins aximm_interconnect_0/M38_ACLK] [get_bd_pins aximm_interconnect_0/M39_ACLK] [get_bd_pins aximm_interconnect_0/S00_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins aximm_interconnect_0/ARESETN] [get_bd_pins aximm_interconnect_0/M00_ARESETN] [get_bd_pins aximm_interconnect_0/M01_ARESETN] [get_bd_pins aximm_interconnect_0/M02_ARESETN] [get_bd_pins aximm_interconnect_0/M03_ARESETN] [get_bd_pins aximm_interconnect_0/M04_ARESETN] [get_bd_pins aximm_interconnect_0/M05_ARESETN] [get_bd_pins aximm_interconnect_0/M06_ARESETN] [get_bd_pins aximm_interconnect_0/M07_ARESETN] [get_bd_pins aximm_interconnect_0/M08_ARESETN] [get_bd_pins aximm_interconnect_0/M09_ARESETN] [get_bd_pins aximm_interconnect_0/M10_ARESETN] [get_bd_pins aximm_interconnect_0/M11_ARESETN] [get_bd_pins aximm_interconnect_0/M12_ARESETN] [get_bd_pins aximm_interconnect_0/M13_ARESETN] [get_bd_pins aximm_interconnect_0/M14_ARESETN] [get_bd_pins aximm_interconnect_0/M15_ARESETN] [get_bd_pins aximm_interconnect_0/M16_ARESETN] [get_bd_pins aximm_interconnect_0/M17_ARESETN] [get_bd_pins aximm_interconnect_0/M18_ARESETN] [get_bd_pins aximm_interconnect_0/M19_ARESETN] [get_bd_pins aximm_interconnect_0/M20_ARESETN] [get_bd_pins aximm_interconnect_0/M21_ARESETN] [get_bd_pins aximm_interconnect_0/M22_ARESETN] [get_bd_pins aximm_interconnect_0/M23_ARESETN] [get_bd_pins aximm_interconnect_0/M24_ARESETN] [get_bd_pins aximm_interconnect_0/M25_ARESETN] [get_bd_pins aximm_interconnect_0/M26_ARESETN] [get_bd_pins aximm_interconnect_0/M27_ARESETN] [get_bd_pins aximm_interconnect_0/M28_ARESETN] [get_bd_pins aximm_interconnect_0/M29_ARESETN] [get_bd_pins aximm_interconnect_0/M30_ARESETN] [get_bd_pins aximm_interconnect_0/M31_ARESETN] [get_bd_pins aximm_interconnect_0/M32_ARESETN] [get_bd_pins aximm_interconnect_0/M33_ARESETN] [get_bd_pins aximm_interconnect_0/M34_ARESETN] [get_bd_pins aximm_interconnect_0/M35_ARESETN] [get_bd_pins aximm_interconnect_0/M36_ARESETN] [get_bd_pins aximm_interconnect_0/M37_ARESETN] [get_bd_pins aximm_interconnect_0/M38_ARESETN] [get_bd_pins aximm_interconnect_0/M39_ARESETN] [get_bd_pins aximm_interconnect_0/S00_ARESETN]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_2 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_axi_lite_reg_space_2() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE


  # Create pins
  create_bd_pin -dir I S_AXI_LITE_ACLK
  create_bd_pin -dir I S_AXI_LITE_ARESETN
  create_bd_pin -dir O -from 31 -to 0 periodic_trig_cycles
  create_bd_pin -dir O -from 0 -to 0 periodic_trig_en
  create_bd_pin -dir O -from 9 -to 0 trig0_mask
  create_bd_pin -dir O -from 9 -to 0 trig1_mask
  create_bd_pin -dir O -from 9 -to 0 trig2_mask
  create_bd_pin -dir O -from 9 -to 0 trig3_mask
  create_bd_pin -dir O -from 7 -to 0 trig_len

  # Create instance: axi_lite_reg_space_0, and set properties
  set block_name axi_lite_reg_space
  set block_cell_name axi_lite_reg_space_0
  if { [catch {set axi_lite_reg_space_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_reg_space_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_RW_REG0_DEFAULT {0x00000004} \
   CONFIG.C_RW_REG2_DEFAULT {0x00989680} \
 ] $axi_lite_reg_space_0

  # Create instance: periodic_trig_en, and set properties
  set periodic_trig_en [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 periodic_trig_en ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {0} \
   CONFIG.DIN_TO {0} \
   CONFIG.DOUT_WIDTH {1} \
 ] $periodic_trig_en

  # Create instance: trig0_mask, and set properties
  set trig0_mask [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 trig0_mask ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {9} \
   CONFIG.DOUT_WIDTH {10} \
 ] $trig0_mask

  # Create instance: trig1_mask, and set properties
  set trig1_mask [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 trig1_mask ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {19} \
   CONFIG.DIN_TO {10} \
   CONFIG.DOUT_WIDTH {10} \
 ] $trig1_mask

  # Create instance: trig2_mask, and set properties
  set trig2_mask [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 trig2_mask ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {29} \
   CONFIG.DIN_TO {20} \
   CONFIG.DOUT_WIDTH {10} \
 ] $trig2_mask

  # Create instance: trig3_mask, and set properties
  set trig3_mask [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 trig3_mask ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {18} \
   CONFIG.DIN_TO {9} \
   CONFIG.DOUT_WIDTH {10} \
 ] $trig3_mask

  # Create instance: trig_len, and set properties
  set trig_len [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 trig_len ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {8} \
   CONFIG.DIN_TO {1} \
   CONFIG.DOUT_WIDTH {8} \
 ] $trig_len

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net S_AXI_LITE_1 [get_bd_intf_pins S_AXI_LITE] [get_bd_intf_pins axi_lite_reg_space_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net S_AXI_LITE_ACLK_1 [get_bd_pins S_AXI_LITE_ACLK] [get_bd_pins axi_lite_reg_space_0/S_AXI_LITE_ACLK]
  connect_bd_net -net S_AXI_LITE_ARESETN_1 [get_bd_pins S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_reg_space_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net axi_lite_reg_space_0_RW_REG0 [get_bd_pins axi_lite_reg_space_0/RW_REG0] [get_bd_pins periodic_trig_en/Din] [get_bd_pins trig3_mask/Din] [get_bd_pins trig_len/Din]
  connect_bd_net -net axi_lite_reg_space_0_RW_REG1 [get_bd_pins axi_lite_reg_space_0/RW_REG1] [get_bd_pins trig0_mask/Din] [get_bd_pins trig1_mask/Din] [get_bd_pins trig2_mask/Din]
  connect_bd_net -net axi_lite_reg_space_0_RW_REG2 [get_bd_pins periodic_trig_cycles] [get_bd_pins axi_lite_reg_space_0/RW_REG2]
  connect_bd_net -net periodic_trig_en_Dout [get_bd_pins periodic_trig_en] [get_bd_pins periodic_trig_en/Dout]
  connect_bd_net -net trig0_mask_Dout [get_bd_pins trig0_mask] [get_bd_pins trig0_mask/Dout]
  connect_bd_net -net trig1_mask_Dout [get_bd_pins trig1_mask] [get_bd_pins trig1_mask/Dout]
  connect_bd_net -net trig2_mask_Dout [get_bd_pins trig2_mask] [get_bd_pins trig2_mask/Dout]
  connect_bd_net -net trig3_mask_Dout [get_bd_pins trig3_mask] [get_bd_pins trig3_mask/Dout]
  connect_bd_net -net trig_len_Dout [get_bd_pins trig_len] [get_bd_pins trig_len/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins axi_lite_reg_space_0/RO_REG0] [get_bd_pins axi_lite_reg_space_0/RO_REG1] [get_bd_pins axi_lite_reg_space_0/RO_REG2] [get_bd_pins axi_lite_reg_space_0/RO_REG3] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space_1 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_axi_lite_reg_space_1() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE


  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir O -from 0 -to 0 clk_sel
  create_bd_pin -dir I -from 0 -to 0 clk_sel_stat
  create_bd_pin -dir O -from 31 -to 0 hb_cycles
  create_bd_pin -dir O -from 0 -to 0 hb_en
  create_bd_pin -dir I -from 0 -to 0 pdts_clk_rdy
  create_bd_pin -dir I -from 0 -to 0 pll_locked
  create_bd_pin -dir O -from 31 -to 0 sw_rst_cycles
  create_bd_pin -dir O -from 0 -to 0 sw_rst_trig

  # Create instance: axi_lite_reg_space_0, and set properties
  set block_name axi_lite_reg_space
  set block_cell_name axi_lite_reg_space_0
  if { [catch {set axi_lite_reg_space_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_reg_space_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_RO_REG0_OFFSET {0x000} \
   CONFIG.C_RW_REG0_DEFAULT {0x00000002} \
   CONFIG.C_RW_REG1_DEFAULT {0x00000100} \
   CONFIG.C_RW_REG2_DEFAULT {0x3B9ACA00} \
   CONFIG.C_RW_REG3_DEFAULT {0x00000000} \
 ] $axi_lite_reg_space_0

  # Create instance: clk_sel, and set properties
  set clk_sel [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 clk_sel ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {0} \
   CONFIG.DIN_TO {0} \
   CONFIG.DOUT_WIDTH {1} \
 ] $clk_sel

  # Create instance: clk_stat, and set properties
  set clk_stat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 clk_stat ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {1} \
   CONFIG.IN1_WIDTH {1} \
   CONFIG.IN2_WIDTH {1} \
   CONFIG.IN3_WIDTH {28} \
   CONFIG.NUM_PORTS {3} \
 ] $clk_stat

  # Create instance: hb_en, and set properties
  set hb_en [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 hb_en ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {1} \
   CONFIG.DIN_TO {1} \
   CONFIG.DOUT_WIDTH {1} \
 ] $hb_en

  # Create instance: sw_rst_trig, and set properties
  set sw_rst_trig [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 sw_rst_trig ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {2} \
   CONFIG.DIN_TO {2} \
   CONFIG.DOUT_WIDTH {1} \
 ] $sw_rst_trig

  # Create interface connections
  connect_bd_intf_net -intf_net S_AXI_LITE_1 [get_bd_intf_pins S_AXI_LITE] [get_bd_intf_pins axi_lite_reg_space_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_0_1 [get_bd_pins pll_locked] [get_bd_pins clk_stat/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_reg_space_0/RW_REG0] [get_bd_pins clk_sel/Din] [get_bd_pins hb_en/Din] [get_bd_pins sw_rst_trig/Din]
  connect_bd_net -net axi_lite_reg_space_0_RW_REG1 [get_bd_pins sw_rst_cycles] [get_bd_pins axi_lite_reg_space_0/RW_REG1]
  connect_bd_net -net axi_lite_reg_space_0_RW_REG2 [get_bd_pins hb_cycles] [get_bd_pins axi_lite_reg_space_0/RW_REG2]
  connect_bd_net -net clk_sel_Dout [get_bd_pins clk_sel] [get_bd_pins clk_sel/Dout]
  connect_bd_net -net clk_sel_stat_1 [get_bd_pins clk_sel_stat] [get_bd_pins clk_stat/In1]
  connect_bd_net -net clk_stat_dout [get_bd_pins axi_lite_reg_space_0/RO_REG0] [get_bd_pins clk_stat/dout]
  connect_bd_net -net clk_valid_1 [get_bd_pins pdts_clk_rdy] [get_bd_pins clk_stat/In2]
  connect_bd_net -net hb_en_Dout [get_bd_pins hb_en] [get_bd_pins hb_en/Dout]
  connect_bd_net -net sw_rst_trig_Dout [get_bd_pins sw_rst_trig] [get_bd_pins sw_rst_trig/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: tile_aux_9
proc create_hier_cell_tile_aux_9 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_tile_aux_9() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I SYNC_EN
  create_bd_pin -dir I TILE_EN

  # Create instance: CLK_OUT
  create_hier_cell_CLK_OUT_9 $hier_obj CLK_OUT

  # Create instance: RESETN_OUT
  create_hier_cell_RESETN_OUT_9 $hier_obj RESETN_OUT

  # Create instance: SYNC_OUT
  create_hier_cell_SYNC_OUT_9 $hier_obj SYNC_OUT

  # Create instance: TRIG_OUT
  create_hier_cell_TRIG_OUT_9 $hier_obj TRIG_OUT

  # Create port connections
  connect_bd_net -net CLK_OUT_O_CLK [get_bd_pins O_CLK] [get_bd_pins CLK_OUT/O_CLK]
  connect_bd_net -net CLK_OUT_O_CLK_N [get_bd_pins O_CLK_N] [get_bd_pins CLK_OUT/O_CLK_N]
  connect_bd_net -net CLK_OUT_O_CLK_P [get_bd_pins O_CLK_P] [get_bd_pins CLK_OUT/O_CLK_P]
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins CLK_OUT/I_CLK]
  connect_bd_net -net I_RESETN_1 [get_bd_pins I_RESETN] [get_bd_pins RESETN_OUT/I_RESETN]
  connect_bd_net -net I_SYNC_1 [get_bd_pins I_SYNC] [get_bd_pins SYNC_OUT/I_SYNC]
  connect_bd_net -net I_TRIG_1 [get_bd_pins I_TRIG] [get_bd_pins TRIG_OUT/I_TRIG]
  connect_bd_net -net RESETN_OUT_O_RESETN [get_bd_pins O_RESETN] [get_bd_pins RESETN_OUT/O_RESETN]
  connect_bd_net -net RESETN_OUT_O_RESETN_N [get_bd_pins O_RESETN_N] [get_bd_pins RESETN_OUT/O_RESETN_N]
  connect_bd_net -net RESETN_OUT_O_RESETN_P [get_bd_pins O_RESETN_P] [get_bd_pins RESETN_OUT/O_RESETN_P]
  connect_bd_net -net SYNC_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins SYNC_OUT/SYNC_EN]
  connect_bd_net -net SYNC_OUT_O_SYNC [get_bd_pins O_SYNC] [get_bd_pins SYNC_OUT/O_SYNC]
  connect_bd_net -net TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins CLK_OUT/TILE_EN] [get_bd_pins RESETN_OUT/TILE_EN] [get_bd_pins TRIG_OUT/TILE_EN]
  connect_bd_net -net TRIG_OUT_O_TRIG [get_bd_pins O_TRIG] [get_bd_pins TRIG_OUT/O_TRIG]
  connect_bd_net -net TRIG_OUT_O_TRIG_N [get_bd_pins O_TRIG_N] [get_bd_pins TRIG_OUT/O_TRIG_N]
  connect_bd_net -net TRIG_OUT_O_TRIG_P [get_bd_pins O_TRIG_P] [get_bd_pins TRIG_OUT/O_TRIG_P]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: tile_aux_8
proc create_hier_cell_tile_aux_8 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_tile_aux_8() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I SYNC_EN
  create_bd_pin -dir I TILE_EN

  # Create instance: CLK_OUT
  create_hier_cell_CLK_OUT_8 $hier_obj CLK_OUT

  # Create instance: RESETN_OUT
  create_hier_cell_RESETN_OUT_8 $hier_obj RESETN_OUT

  # Create instance: SYNC_OUT
  create_hier_cell_SYNC_OUT_8 $hier_obj SYNC_OUT

  # Create instance: TRIG_OUT
  create_hier_cell_TRIG_OUT_8 $hier_obj TRIG_OUT

  # Create port connections
  connect_bd_net -net CLK_OUT_O_CLK [get_bd_pins O_CLK] [get_bd_pins CLK_OUT/O_CLK]
  connect_bd_net -net CLK_OUT_O_CLK_N [get_bd_pins O_CLK_N] [get_bd_pins CLK_OUT/O_CLK_N]
  connect_bd_net -net CLK_OUT_O_CLK_P [get_bd_pins O_CLK_P] [get_bd_pins CLK_OUT/O_CLK_P]
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins CLK_OUT/I_CLK]
  connect_bd_net -net I_RESETN_1 [get_bd_pins I_RESETN] [get_bd_pins RESETN_OUT/I_RESETN]
  connect_bd_net -net I_SYNC_1 [get_bd_pins I_SYNC] [get_bd_pins SYNC_OUT/I_SYNC]
  connect_bd_net -net I_TRIG_1 [get_bd_pins I_TRIG] [get_bd_pins TRIG_OUT/I_TRIG]
  connect_bd_net -net RESETN_OUT_O_RESETN [get_bd_pins O_RESETN] [get_bd_pins RESETN_OUT/O_RESETN]
  connect_bd_net -net RESETN_OUT_O_RESETN_N [get_bd_pins O_RESETN_N] [get_bd_pins RESETN_OUT/O_RESETN_N]
  connect_bd_net -net RESETN_OUT_O_RESETN_P [get_bd_pins O_RESETN_P] [get_bd_pins RESETN_OUT/O_RESETN_P]
  connect_bd_net -net SYNC_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins SYNC_OUT/SYNC_EN]
  connect_bd_net -net SYNC_OUT_O_SYNC [get_bd_pins O_SYNC] [get_bd_pins SYNC_OUT/O_SYNC]
  connect_bd_net -net TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins CLK_OUT/TILE_EN] [get_bd_pins RESETN_OUT/TILE_EN] [get_bd_pins TRIG_OUT/TILE_EN]
  connect_bd_net -net TRIG_OUT_O_TRIG [get_bd_pins O_TRIG] [get_bd_pins TRIG_OUT/O_TRIG]
  connect_bd_net -net TRIG_OUT_O_TRIG_N [get_bd_pins O_TRIG_N] [get_bd_pins TRIG_OUT/O_TRIG_N]
  connect_bd_net -net TRIG_OUT_O_TRIG_P [get_bd_pins O_TRIG_P] [get_bd_pins TRIG_OUT/O_TRIG_P]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: tile_aux_7
proc create_hier_cell_tile_aux_7 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_tile_aux_7() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I SYNC_EN
  create_bd_pin -dir I TILE_EN

  # Create instance: CLK_OUT
  create_hier_cell_CLK_OUT_7 $hier_obj CLK_OUT

  # Create instance: RESETN_OUT
  create_hier_cell_RESETN_OUT_7 $hier_obj RESETN_OUT

  # Create instance: SYNC_OUT
  create_hier_cell_SYNC_OUT_7 $hier_obj SYNC_OUT

  # Create instance: TRIG_OUT
  create_hier_cell_TRIG_OUT_7 $hier_obj TRIG_OUT

  # Create port connections
  connect_bd_net -net CLK_OUT_O_CLK [get_bd_pins O_CLK] [get_bd_pins CLK_OUT/O_CLK]
  connect_bd_net -net CLK_OUT_O_CLK_N [get_bd_pins O_CLK_N] [get_bd_pins CLK_OUT/O_CLK_N]
  connect_bd_net -net CLK_OUT_O_CLK_P [get_bd_pins O_CLK_P] [get_bd_pins CLK_OUT/O_CLK_P]
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins CLK_OUT/I_CLK]
  connect_bd_net -net I_RESETN_1 [get_bd_pins I_RESETN] [get_bd_pins RESETN_OUT/I_RESETN]
  connect_bd_net -net I_SYNC_1 [get_bd_pins I_SYNC] [get_bd_pins SYNC_OUT/I_SYNC]
  connect_bd_net -net I_TRIG_1 [get_bd_pins I_TRIG] [get_bd_pins TRIG_OUT/I_TRIG]
  connect_bd_net -net RESETN_OUT_O_RESETN [get_bd_pins O_RESETN] [get_bd_pins RESETN_OUT/O_RESETN]
  connect_bd_net -net RESETN_OUT_O_RESETN_N [get_bd_pins O_RESETN_N] [get_bd_pins RESETN_OUT/O_RESETN_N]
  connect_bd_net -net RESETN_OUT_O_RESETN_P [get_bd_pins O_RESETN_P] [get_bd_pins RESETN_OUT/O_RESETN_P]
  connect_bd_net -net SYNC_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins SYNC_OUT/SYNC_EN]
  connect_bd_net -net SYNC_OUT_O_SYNC [get_bd_pins O_SYNC] [get_bd_pins SYNC_OUT/O_SYNC]
  connect_bd_net -net TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins CLK_OUT/TILE_EN] [get_bd_pins RESETN_OUT/TILE_EN] [get_bd_pins TRIG_OUT/TILE_EN]
  connect_bd_net -net TRIG_OUT_O_TRIG [get_bd_pins O_TRIG] [get_bd_pins TRIG_OUT/O_TRIG]
  connect_bd_net -net TRIG_OUT_O_TRIG_N [get_bd_pins O_TRIG_N] [get_bd_pins TRIG_OUT/O_TRIG_N]
  connect_bd_net -net TRIG_OUT_O_TRIG_P [get_bd_pins O_TRIG_P] [get_bd_pins TRIG_OUT/O_TRIG_P]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: tile_aux_6
proc create_hier_cell_tile_aux_6 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_tile_aux_6() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I SYNC_EN
  create_bd_pin -dir I TILE_EN

  # Create instance: CLK_OUT
  create_hier_cell_CLK_OUT_6 $hier_obj CLK_OUT

  # Create instance: RESETN_OUT
  create_hier_cell_RESETN_OUT_6 $hier_obj RESETN_OUT

  # Create instance: SYNC_OUT
  create_hier_cell_SYNC_OUT_6 $hier_obj SYNC_OUT

  # Create instance: TRIG_OUT
  create_hier_cell_TRIG_OUT_6 $hier_obj TRIG_OUT

  # Create port connections
  connect_bd_net -net CLK_OUT_O_CLK [get_bd_pins O_CLK] [get_bd_pins CLK_OUT/O_CLK]
  connect_bd_net -net CLK_OUT_O_CLK_N [get_bd_pins O_CLK_N] [get_bd_pins CLK_OUT/O_CLK_N]
  connect_bd_net -net CLK_OUT_O_CLK_P [get_bd_pins O_CLK_P] [get_bd_pins CLK_OUT/O_CLK_P]
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins CLK_OUT/I_CLK]
  connect_bd_net -net I_RESETN_1 [get_bd_pins I_RESETN] [get_bd_pins RESETN_OUT/I_RESETN]
  connect_bd_net -net I_SYNC_1 [get_bd_pins I_SYNC] [get_bd_pins SYNC_OUT/I_SYNC]
  connect_bd_net -net I_TRIG_1 [get_bd_pins I_TRIG] [get_bd_pins TRIG_OUT/I_TRIG]
  connect_bd_net -net RESETN_OUT_O_RESETN [get_bd_pins O_RESETN] [get_bd_pins RESETN_OUT/O_RESETN]
  connect_bd_net -net RESETN_OUT_O_RESETN_N [get_bd_pins O_RESETN_N] [get_bd_pins RESETN_OUT/O_RESETN_N]
  connect_bd_net -net RESETN_OUT_O_RESETN_P [get_bd_pins O_RESETN_P] [get_bd_pins RESETN_OUT/O_RESETN_P]
  connect_bd_net -net SYNC_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins SYNC_OUT/SYNC_EN]
  connect_bd_net -net SYNC_OUT_O_SYNC [get_bd_pins O_SYNC] [get_bd_pins SYNC_OUT/O_SYNC]
  connect_bd_net -net TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins CLK_OUT/TILE_EN] [get_bd_pins RESETN_OUT/TILE_EN] [get_bd_pins TRIG_OUT/TILE_EN]
  connect_bd_net -net TRIG_OUT_O_TRIG [get_bd_pins O_TRIG] [get_bd_pins TRIG_OUT/O_TRIG]
  connect_bd_net -net TRIG_OUT_O_TRIG_N [get_bd_pins O_TRIG_N] [get_bd_pins TRIG_OUT/O_TRIG_N]
  connect_bd_net -net TRIG_OUT_O_TRIG_P [get_bd_pins O_TRIG_P] [get_bd_pins TRIG_OUT/O_TRIG_P]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: tile_aux_5
proc create_hier_cell_tile_aux_5 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_tile_aux_5() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I SYNC_EN
  create_bd_pin -dir I TILE_EN

  # Create instance: CLK_OUT
  create_hier_cell_CLK_OUT_5 $hier_obj CLK_OUT

  # Create instance: RESETN_OUT
  create_hier_cell_RESETN_OUT_5 $hier_obj RESETN_OUT

  # Create instance: SYNC_OUT
  create_hier_cell_SYNC_OUT_5 $hier_obj SYNC_OUT

  # Create instance: TRIG_OUT
  create_hier_cell_TRIG_OUT_5 $hier_obj TRIG_OUT

  # Create port connections
  connect_bd_net -net CLK_OUT_O_CLK [get_bd_pins O_CLK] [get_bd_pins CLK_OUT/O_CLK]
  connect_bd_net -net CLK_OUT_O_CLK_N [get_bd_pins O_CLK_N] [get_bd_pins CLK_OUT/O_CLK_N]
  connect_bd_net -net CLK_OUT_O_CLK_P [get_bd_pins O_CLK_P] [get_bd_pins CLK_OUT/O_CLK_P]
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins CLK_OUT/I_CLK]
  connect_bd_net -net I_RESETN_1 [get_bd_pins I_RESETN] [get_bd_pins RESETN_OUT/I_RESETN]
  connect_bd_net -net I_SYNC_1 [get_bd_pins I_SYNC] [get_bd_pins SYNC_OUT/I_SYNC]
  connect_bd_net -net I_TRIG_1 [get_bd_pins I_TRIG] [get_bd_pins TRIG_OUT/I_TRIG]
  connect_bd_net -net RESETN_OUT_O_RESETN [get_bd_pins O_RESETN] [get_bd_pins RESETN_OUT/O_RESETN]
  connect_bd_net -net RESETN_OUT_O_RESETN_N [get_bd_pins O_RESETN_N] [get_bd_pins RESETN_OUT/O_RESETN_N]
  connect_bd_net -net RESETN_OUT_O_RESETN_P [get_bd_pins O_RESETN_P] [get_bd_pins RESETN_OUT/O_RESETN_P]
  connect_bd_net -net SYNC_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins SYNC_OUT/SYNC_EN]
  connect_bd_net -net SYNC_OUT_O_SYNC [get_bd_pins O_SYNC] [get_bd_pins SYNC_OUT/O_SYNC]
  connect_bd_net -net TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins CLK_OUT/TILE_EN] [get_bd_pins RESETN_OUT/TILE_EN] [get_bd_pins TRIG_OUT/TILE_EN]
  connect_bd_net -net TRIG_OUT_O_TRIG [get_bd_pins O_TRIG] [get_bd_pins TRIG_OUT/O_TRIG]
  connect_bd_net -net TRIG_OUT_O_TRIG_N [get_bd_pins O_TRIG_N] [get_bd_pins TRIG_OUT/O_TRIG_N]
  connect_bd_net -net TRIG_OUT_O_TRIG_P [get_bd_pins O_TRIG_P] [get_bd_pins TRIG_OUT/O_TRIG_P]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: tile_aux_4
proc create_hier_cell_tile_aux_4 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_tile_aux_4() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I SYNC_EN
  create_bd_pin -dir I TILE_EN

  # Create instance: CLK_OUT
  create_hier_cell_CLK_OUT_4 $hier_obj CLK_OUT

  # Create instance: RESETN_OUT
  create_hier_cell_RESETN_OUT_4 $hier_obj RESETN_OUT

  # Create instance: SYNC_OUT
  create_hier_cell_SYNC_OUT_4 $hier_obj SYNC_OUT

  # Create instance: TRIG_OUT
  create_hier_cell_TRIG_OUT_4 $hier_obj TRIG_OUT

  # Create port connections
  connect_bd_net -net CLK_OUT_O_CLK [get_bd_pins O_CLK] [get_bd_pins CLK_OUT/O_CLK]
  connect_bd_net -net CLK_OUT_O_CLK_N [get_bd_pins O_CLK_N] [get_bd_pins CLK_OUT/O_CLK_N]
  connect_bd_net -net CLK_OUT_O_CLK_P [get_bd_pins O_CLK_P] [get_bd_pins CLK_OUT/O_CLK_P]
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins CLK_OUT/I_CLK]
  connect_bd_net -net I_RESETN_1 [get_bd_pins I_RESETN] [get_bd_pins RESETN_OUT/I_RESETN]
  connect_bd_net -net I_SYNC_1 [get_bd_pins I_SYNC] [get_bd_pins SYNC_OUT/I_SYNC]
  connect_bd_net -net I_TRIG_1 [get_bd_pins I_TRIG] [get_bd_pins TRIG_OUT/I_TRIG]
  connect_bd_net -net RESETN_OUT_O_RESETN [get_bd_pins O_RESETN] [get_bd_pins RESETN_OUT/O_RESETN]
  connect_bd_net -net RESETN_OUT_O_RESETN_N [get_bd_pins O_RESETN_N] [get_bd_pins RESETN_OUT/O_RESETN_N]
  connect_bd_net -net RESETN_OUT_O_RESETN_P [get_bd_pins O_RESETN_P] [get_bd_pins RESETN_OUT/O_RESETN_P]
  connect_bd_net -net SYNC_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins SYNC_OUT/SYNC_EN]
  connect_bd_net -net SYNC_OUT_O_SYNC [get_bd_pins O_SYNC] [get_bd_pins SYNC_OUT/O_SYNC]
  connect_bd_net -net TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins CLK_OUT/TILE_EN] [get_bd_pins RESETN_OUT/TILE_EN] [get_bd_pins TRIG_OUT/TILE_EN]
  connect_bd_net -net TRIG_OUT_O_TRIG [get_bd_pins O_TRIG] [get_bd_pins TRIG_OUT/O_TRIG]
  connect_bd_net -net TRIG_OUT_O_TRIG_N [get_bd_pins O_TRIG_N] [get_bd_pins TRIG_OUT/O_TRIG_N]
  connect_bd_net -net TRIG_OUT_O_TRIG_P [get_bd_pins O_TRIG_P] [get_bd_pins TRIG_OUT/O_TRIG_P]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: tile_aux_3
proc create_hier_cell_tile_aux_3 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_tile_aux_3() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I SYNC_EN
  create_bd_pin -dir I TILE_EN

  # Create instance: CLK_OUT
  create_hier_cell_CLK_OUT_3 $hier_obj CLK_OUT

  # Create instance: RESETN_OUT
  create_hier_cell_RESETN_OUT_3 $hier_obj RESETN_OUT

  # Create instance: SYNC_OUT
  create_hier_cell_SYNC_OUT_3 $hier_obj SYNC_OUT

  # Create instance: TRIG_OUT
  create_hier_cell_TRIG_OUT_3 $hier_obj TRIG_OUT

  # Create port connections
  connect_bd_net -net CLK_OUT_O_CLK [get_bd_pins O_CLK] [get_bd_pins CLK_OUT/O_CLK]
  connect_bd_net -net CLK_OUT_O_CLK_N [get_bd_pins O_CLK_N] [get_bd_pins CLK_OUT/O_CLK_N]
  connect_bd_net -net CLK_OUT_O_CLK_P [get_bd_pins O_CLK_P] [get_bd_pins CLK_OUT/O_CLK_P]
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins CLK_OUT/I_CLK]
  connect_bd_net -net I_RESETN_1 [get_bd_pins I_RESETN] [get_bd_pins RESETN_OUT/I_RESETN]
  connect_bd_net -net I_SYNC_1 [get_bd_pins I_SYNC] [get_bd_pins SYNC_OUT/I_SYNC]
  connect_bd_net -net I_TRIG_1 [get_bd_pins I_TRIG] [get_bd_pins TRIG_OUT/I_TRIG]
  connect_bd_net -net RESETN_OUT_O_RESETN [get_bd_pins O_RESETN] [get_bd_pins RESETN_OUT/O_RESETN]
  connect_bd_net -net RESETN_OUT_O_RESETN_N [get_bd_pins O_RESETN_N] [get_bd_pins RESETN_OUT/O_RESETN_N]
  connect_bd_net -net RESETN_OUT_O_RESETN_P [get_bd_pins O_RESETN_P] [get_bd_pins RESETN_OUT/O_RESETN_P]
  connect_bd_net -net SYNC_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins SYNC_OUT/SYNC_EN]
  connect_bd_net -net SYNC_OUT_O_SYNC [get_bd_pins O_SYNC] [get_bd_pins SYNC_OUT/O_SYNC]
  connect_bd_net -net TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins CLK_OUT/TILE_EN] [get_bd_pins RESETN_OUT/TILE_EN] [get_bd_pins TRIG_OUT/TILE_EN]
  connect_bd_net -net TRIG_OUT_O_TRIG [get_bd_pins O_TRIG] [get_bd_pins TRIG_OUT/O_TRIG]
  connect_bd_net -net TRIG_OUT_O_TRIG_N [get_bd_pins O_TRIG_N] [get_bd_pins TRIG_OUT/O_TRIG_N]
  connect_bd_net -net TRIG_OUT_O_TRIG_P [get_bd_pins O_TRIG_P] [get_bd_pins TRIG_OUT/O_TRIG_P]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: tile_aux_2
proc create_hier_cell_tile_aux_2 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_tile_aux_2() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I SYNC_EN
  create_bd_pin -dir I TILE_EN

  # Create instance: CLK_OUT
  create_hier_cell_CLK_OUT_2 $hier_obj CLK_OUT

  # Create instance: RESETN_OUT
  create_hier_cell_RESETN_OUT_2 $hier_obj RESETN_OUT

  # Create instance: SYNC_OUT
  create_hier_cell_SYNC_OUT_2 $hier_obj SYNC_OUT

  # Create instance: TRIG_OUT
  create_hier_cell_TRIG_OUT_2 $hier_obj TRIG_OUT

  # Create port connections
  connect_bd_net -net CLK_OUT_O_CLK [get_bd_pins O_CLK] [get_bd_pins CLK_OUT/O_CLK]
  connect_bd_net -net CLK_OUT_O_CLK_N [get_bd_pins O_CLK_N] [get_bd_pins CLK_OUT/O_CLK_N]
  connect_bd_net -net CLK_OUT_O_CLK_P [get_bd_pins O_CLK_P] [get_bd_pins CLK_OUT/O_CLK_P]
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins CLK_OUT/I_CLK]
  connect_bd_net -net I_RESETN_1 [get_bd_pins I_RESETN] [get_bd_pins RESETN_OUT/I_RESETN]
  connect_bd_net -net I_SYNC_1 [get_bd_pins I_SYNC] [get_bd_pins SYNC_OUT/I_SYNC]
  connect_bd_net -net I_TRIG_1 [get_bd_pins I_TRIG] [get_bd_pins TRIG_OUT/I_TRIG]
  connect_bd_net -net RESETN_OUT_O_RESETN [get_bd_pins O_RESETN] [get_bd_pins RESETN_OUT/O_RESETN]
  connect_bd_net -net RESETN_OUT_O_RESETN_N [get_bd_pins O_RESETN_N] [get_bd_pins RESETN_OUT/O_RESETN_N]
  connect_bd_net -net RESETN_OUT_O_RESETN_P [get_bd_pins O_RESETN_P] [get_bd_pins RESETN_OUT/O_RESETN_P]
  connect_bd_net -net SYNC_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins SYNC_OUT/SYNC_EN]
  connect_bd_net -net SYNC_OUT_O_SYNC [get_bd_pins O_SYNC] [get_bd_pins SYNC_OUT/O_SYNC]
  connect_bd_net -net TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins CLK_OUT/TILE_EN] [get_bd_pins RESETN_OUT/TILE_EN] [get_bd_pins TRIG_OUT/TILE_EN]
  connect_bd_net -net TRIG_OUT_O_TRIG [get_bd_pins O_TRIG] [get_bd_pins TRIG_OUT/O_TRIG]
  connect_bd_net -net TRIG_OUT_O_TRIG_N [get_bd_pins O_TRIG_N] [get_bd_pins TRIG_OUT/O_TRIG_N]
  connect_bd_net -net TRIG_OUT_O_TRIG_P [get_bd_pins O_TRIG_P] [get_bd_pins TRIG_OUT/O_TRIG_P]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: tile_aux_1
proc create_hier_cell_tile_aux_1 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_tile_aux_1() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I SYNC_EN
  create_bd_pin -dir I TILE_EN

  # Create instance: CLK_OUT
  create_hier_cell_CLK_OUT_1 $hier_obj CLK_OUT

  # Create instance: RESETN_OUT
  create_hier_cell_RESETN_OUT_1 $hier_obj RESETN_OUT

  # Create instance: SYNC_OUT
  create_hier_cell_SYNC_OUT_1 $hier_obj SYNC_OUT

  # Create instance: TRIG_OUT
  create_hier_cell_TRIG_OUT_1 $hier_obj TRIG_OUT

  # Create port connections
  connect_bd_net -net CLK_OUT_O_CLK [get_bd_pins O_CLK] [get_bd_pins CLK_OUT/O_CLK]
  connect_bd_net -net CLK_OUT_O_CLK_N [get_bd_pins O_CLK_N] [get_bd_pins CLK_OUT/O_CLK_N]
  connect_bd_net -net CLK_OUT_O_CLK_P [get_bd_pins O_CLK_P] [get_bd_pins CLK_OUT/O_CLK_P]
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins CLK_OUT/I_CLK]
  connect_bd_net -net I_RESETN_1 [get_bd_pins I_RESETN] [get_bd_pins RESETN_OUT/I_RESETN]
  connect_bd_net -net I_SYNC_1 [get_bd_pins I_SYNC] [get_bd_pins SYNC_OUT/I_SYNC]
  connect_bd_net -net I_TRIG_1 [get_bd_pins I_TRIG] [get_bd_pins TRIG_OUT/I_TRIG]
  connect_bd_net -net RESETN_OUT_O_RESETN [get_bd_pins O_RESETN] [get_bd_pins RESETN_OUT/O_RESETN]
  connect_bd_net -net RESETN_OUT_O_RESETN_N [get_bd_pins O_RESETN_N] [get_bd_pins RESETN_OUT/O_RESETN_N]
  connect_bd_net -net RESETN_OUT_O_RESETN_P [get_bd_pins O_RESETN_P] [get_bd_pins RESETN_OUT/O_RESETN_P]
  connect_bd_net -net SYNC_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins SYNC_OUT/SYNC_EN]
  connect_bd_net -net SYNC_OUT_O_SYNC [get_bd_pins O_SYNC] [get_bd_pins SYNC_OUT/O_SYNC]
  connect_bd_net -net TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins CLK_OUT/TILE_EN] [get_bd_pins RESETN_OUT/TILE_EN] [get_bd_pins TRIG_OUT/TILE_EN]
  connect_bd_net -net TRIG_OUT_O_TRIG [get_bd_pins O_TRIG] [get_bd_pins TRIG_OUT/O_TRIG]
  connect_bd_net -net TRIG_OUT_O_TRIG_N [get_bd_pins O_TRIG_N] [get_bd_pins TRIG_OUT/O_TRIG_N]
  connect_bd_net -net TRIG_OUT_O_TRIG_P [get_bd_pins O_TRIG_P] [get_bd_pins TRIG_OUT/O_TRIG_P]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: tile_aux_0
proc create_hier_cell_tile_aux_0 { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_tile_aux_0() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir I I_SYNC
  create_bd_pin -dir I I_TRIG
  create_bd_pin -dir O O_CLK
  create_bd_pin -dir O O_CLK_N
  create_bd_pin -dir O O_CLK_P
  create_bd_pin -dir O O_RESETN
  create_bd_pin -dir O O_RESETN_N
  create_bd_pin -dir O O_RESETN_P
  create_bd_pin -dir O O_SYNC
  create_bd_pin -dir O O_TRIG
  create_bd_pin -dir O O_TRIG_N
  create_bd_pin -dir O O_TRIG_P
  create_bd_pin -dir I SYNC_EN
  create_bd_pin -dir I TILE_EN

  # Create instance: CLK_OUT
  create_hier_cell_CLK_OUT $hier_obj CLK_OUT

  # Create instance: RESETN_OUT
  create_hier_cell_RESETN_OUT $hier_obj RESETN_OUT

  # Create instance: SYNC_OUT
  create_hier_cell_SYNC_OUT $hier_obj SYNC_OUT

  # Create instance: TRIG_OUT
  create_hier_cell_TRIG_OUT $hier_obj TRIG_OUT

  # Create port connections
  connect_bd_net -net CLK_OUT_O_CLK [get_bd_pins O_CLK] [get_bd_pins CLK_OUT/O_CLK]
  connect_bd_net -net CLK_OUT_O_CLK_N [get_bd_pins O_CLK_N] [get_bd_pins CLK_OUT/O_CLK_N]
  connect_bd_net -net CLK_OUT_O_CLK_P [get_bd_pins O_CLK_P] [get_bd_pins CLK_OUT/O_CLK_P]
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins CLK_OUT/I_CLK]
  connect_bd_net -net I_RESETN_1 [get_bd_pins I_RESETN] [get_bd_pins RESETN_OUT/I_RESETN]
  connect_bd_net -net I_SYNC_1 [get_bd_pins I_SYNC] [get_bd_pins SYNC_OUT/I_SYNC]
  connect_bd_net -net I_TRIG_1 [get_bd_pins I_TRIG] [get_bd_pins TRIG_OUT/I_TRIG]
  connect_bd_net -net RESETN_OUT_O_RESETN [get_bd_pins O_RESETN] [get_bd_pins RESETN_OUT/O_RESETN]
  connect_bd_net -net RESETN_OUT_O_RESETN_N [get_bd_pins O_RESETN_N] [get_bd_pins RESETN_OUT/O_RESETN_N]
  connect_bd_net -net RESETN_OUT_O_RESETN_P [get_bd_pins O_RESETN_P] [get_bd_pins RESETN_OUT/O_RESETN_P]
  connect_bd_net -net SYNC_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins SYNC_OUT/SYNC_EN]
  connect_bd_net -net SYNC_OUT_O_SYNC [get_bd_pins O_SYNC] [get_bd_pins SYNC_OUT/O_SYNC]
  connect_bd_net -net TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins CLK_OUT/TILE_EN] [get_bd_pins RESETN_OUT/TILE_EN] [get_bd_pins TRIG_OUT/TILE_EN]
  connect_bd_net -net TRIG_OUT_O_TRIG [get_bd_pins O_TRIG] [get_bd_pins TRIG_OUT/O_TRIG]
  connect_bd_net -net TRIG_OUT_O_TRIG_N [get_bd_pins O_TRIG_N] [get_bd_pins TRIG_OUT/O_TRIG_N]
  connect_bd_net -net TRIG_OUT_O_TRIG_P [get_bd_pins O_TRIG_P] [get_bd_pins TRIG_OUT/O_TRIG_P]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: pdts_endpoint
proc create_hier_cell_pdts_endpoint { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_pdts_endpoint() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 pdts_s_axi_lite

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 rxd


  # Create pins
  create_bd_pin -dir I cdr_lol
  create_bd_pin -dir I cdr_los
  create_bd_pin -dir I pdts_aresetn
  create_bd_pin -dir O -type clk pdts_clk
  create_bd_pin -dir O pdts_rdy
  create_bd_pin -dir I pdts_sclk
  create_bd_pin -dir O pdts_sfp_tx_dis
  create_bd_pin -dir O -from 63 -to 0 pdts_tstamp
  create_bd_pin -dir O -from 0 -to 0 reset_mmcm
  create_bd_pin -dir O -from 0 -to 0 rxd_div2
  create_bd_pin -dir I sfp_los
  create_bd_pin -dir O -from 0 -to 0 -type clk sfp_tx_n
  create_bd_pin -dir O -from 0 -to 0 -type clk sfp_tx_p

  # Create instance: GND, and set properties
  set GND [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 GND ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
 ] $GND

  # Create instance: axi_lite_reg_space_0, and set properties
  set block_name axi_lite_reg_space
  set block_cell_name axi_lite_reg_space_0
  if { [catch {set axi_lite_reg_space_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_reg_space_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_RO_REG10_OFFSET {0x028} \
   CONFIG.C_RO_REG11_OFFSET {0x02C} \
   CONFIG.C_RO_REG4_OFFSET {0x010} \
   CONFIG.C_RO_REG5_OFFSET {0x014} \
   CONFIG.C_RO_REG6_OFFSET {0x018} \
   CONFIG.C_RO_REG7_OFFSET {0x01C} \
   CONFIG.C_RO_REG8_OFFSET {0x020} \
   CONFIG.C_RO_REG9_OFFSET {0x024} \
   CONFIG.C_RW_REG0_DEFAULT {0x00000001} \
   CONFIG.C_RW_REG0_OFFSET {0x030} \
   CONFIG.C_RW_REG1_DEFAULT {0x00000000} \
   CONFIG.C_RW_REG1_OFFSET {0x034} \
   CONFIG.C_RW_REG2_OFFSET {0x038} \
   CONFIG.C_RW_REG3_OFFSET {0x03C} \
   CONFIG.C_S_AXI_LITE_DATA_WIDTH {32} \
 ] $axi_lite_reg_space_0

  # Create instance: d_clk_0, and set properties
  set block_name d_clk
  set block_cell_name d_clk_0
  if { [catch {set d_clk_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $d_clk_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: pdts_endpoint_addr, and set properties
  set pdts_endpoint_addr [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 pdts_endpoint_addr ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {16} \
 ] $pdts_endpoint_addr

  # Create instance: pdts_endpoint_top_0, and set properties
  set block_name pdts_endpoint_top
  set block_cell_name pdts_endpoint_top_0
  if { [catch {set pdts_endpoint_top_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $pdts_endpoint_top_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] [get_bd_pins /pdts_endpoint/pdts_endpoint_top_0/rst]

  # Create instance: pdts_link_status, and set properties
  set pdts_link_status [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 pdts_link_status ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {8} \
 ] $pdts_link_status

  # Create instance: pdts_ts_high, and set properties
  set pdts_ts_high [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 pdts_ts_high ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {63} \
   CONFIG.DIN_TO {32} \
   CONFIG.DIN_WIDTH {64} \
   CONFIG.DOUT_WIDTH {32} \
 ] $pdts_ts_high

  # Create instance: pdts_ts_low, and set properties
  set pdts_ts_low [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 pdts_ts_low ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {31} \
   CONFIG.DIN_WIDTH {64} \
   CONFIG.DOUT_WIDTH {32} \
 ] $pdts_ts_low

  # Create instance: pdts_tx_obufds, and set properties
  set pdts_tx_obufds [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.1 pdts_tx_obufds ]
  set_property -dict [ list \
   CONFIG.C_BUF_TYPE {OBUFDS} \
 ] $pdts_tx_obufds

  # Create instance: rxd_div2, and set properties
  set rxd_div2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 rxd_div2 ]

  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]

  # Create interface connections
  connect_bd_intf_net -intf_net pdts_s_axi_lite_1 [get_bd_intf_pins pdts_s_axi_lite] [get_bd_intf_pins axi_lite_reg_space_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net rxd_1 [get_bd_intf_pins rxd] [get_bd_intf_pins d_clk_0/d_clk]

  # Create port connections
  connect_bd_net -net GND_dout [get_bd_pins GND/dout] [get_bd_pins pdts_link_status/In0]
  connect_bd_net -net axi_lite_reg_space_0_RW_REG0 [get_bd_pins axi_lite_reg_space_0/RW_REG0] [get_bd_pins xlslice_0/Din]
  connect_bd_net -net axi_lite_reg_space_0_RW_REG1 [get_bd_pins axi_lite_reg_space_0/RW_REG1]
  connect_bd_net -net cdr_lol_1 [get_bd_pins cdr_lol] [get_bd_pins pdts_link_status/In2]
  connect_bd_net -net cdr_los_1 [get_bd_pins cdr_los] [get_bd_pins pdts_link_status/In1]
  connect_bd_net -net d_clk_0_o [get_bd_pins d_clk_0/o] [get_bd_pins pdts_endpoint_top_0/rxd]
  connect_bd_net -net pdts_aresetn_1 [get_bd_pins pdts_aresetn] [get_bd_pins axi_lite_reg_space_0/S_AXI_LITE_ARESETN] [get_bd_pins pdts_link_status/In4]
  connect_bd_net -net pdts_endpoint_addr_dout [get_bd_pins pdts_endpoint_addr/dout] [get_bd_pins pdts_endpoint_top_0/addr]
  connect_bd_net -net pdts_endpoint_top_0_clk [get_bd_pins pdts_clk] [get_bd_pins pdts_endpoint_top_0/clk]
  connect_bd_net -net pdts_endpoint_top_0_dcmd [get_bd_pins axi_lite_reg_space_0/RO_REG5] [get_bd_pins pdts_endpoint_top_0/dcmd]
  connect_bd_net -net pdts_endpoint_top_0_debug [get_bd_pins axi_lite_reg_space_0/RO_REG1] [get_bd_pins pdts_endpoint_top_0/pdts_debug] [get_bd_pins rxd_div2/Din]
  connect_bd_net -net pdts_endpoint_top_0_rdy [get_bd_pins pdts_rdy] [get_bd_pins pdts_endpoint_top_0/rdy] [get_bd_pins pdts_link_status/In5]
  connect_bd_net -net pdts_endpoint_top_0_rst [get_bd_pins pdts_endpoint_top_0/rst] [get_bd_pins pdts_link_status/In6]
  connect_bd_net -net pdts_endpoint_top_0_stat [get_bd_pins axi_lite_reg_space_0/RO_REG0] [get_bd_pins pdts_endpoint_top_0/stat]
  connect_bd_net -net pdts_endpoint_top_0_tstamp [get_bd_pins pdts_tstamp] [get_bd_pins pdts_endpoint_top_0/tstamp] [get_bd_pins pdts_ts_high/Din] [get_bd_pins pdts_ts_low/Din]
  connect_bd_net -net pdts_endpoint_top_0_txd [get_bd_pins pdts_endpoint_top_0/txd] [get_bd_pins pdts_tx_obufds/OBUF_IN]
  connect_bd_net -net pdts_endpoint_top_0_txenb [get_bd_pins pdts_sfp_tx_dis] [get_bd_pins pdts_endpoint_top_0/txenb] [get_bd_pins pdts_link_status/In7]
  connect_bd_net -net pdts_link_status_dout [get_bd_pins axi_lite_reg_space_0/RO_REG2] [get_bd_pins pdts_link_status/dout]
  connect_bd_net -net pdts_sclk_1 [get_bd_pins pdts_sclk] [get_bd_pins axi_lite_reg_space_0/S_AXI_LITE_ACLK] [get_bd_pins pdts_endpoint_top_0/sclk]
  connect_bd_net -net pdts_ts_high_Dout [get_bd_pins axi_lite_reg_space_0/RO_REG4] [get_bd_pins pdts_ts_high/Dout]
  connect_bd_net -net pdts_ts_low_Dout [get_bd_pins axi_lite_reg_space_0/RO_REG3] [get_bd_pins pdts_ts_low/Dout]
  connect_bd_net -net pdts_tx_obufds_OBUF_DS_N [get_bd_pins sfp_tx_n] [get_bd_pins pdts_tx_obufds/OBUF_DS_N]
  connect_bd_net -net pdts_tx_obufds_OBUF_DS_P [get_bd_pins sfp_tx_p] [get_bd_pins pdts_tx_obufds/OBUF_DS_P]
  connect_bd_net -net rxd_div2_Dout [get_bd_pins rxd_div2] [get_bd_pins rxd_div2/Dout]
  connect_bd_net -net sfp_los_1 [get_bd_pins sfp_los] [get_bd_pins pdts_endpoint_top_0/sfp_los] [get_bd_pins pdts_link_status/In3]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins reset_mmcm] [get_bd_pins pdts_endpoint_top_0/srst] [get_bd_pins xlslice_0/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_array
proc create_hier_cell_larpix_uart_array { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_larpix_uart_array() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M0_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M1_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M2_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M3_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M4_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M5_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M6_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M7_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M8_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M9_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S0_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S1_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S2_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S3_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S4_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S5_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S6_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S7_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S8_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S9_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXIMM


  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir I -type clk MCLK
  create_bd_pin -dir I -from 39 -to 0 MISO
  create_bd_pin -dir O -from 39 -to 0 MOSI
  create_bd_pin -dir O -from 39 -to 0 MOSI_loopback
  create_bd_pin -dir I MRST
  create_bd_pin -dir I -from 63 -to 0 PACMAN_TS
  create_bd_pin -dir I -from 9 -to 0 TILE_EN
  create_bd_pin -dir O UART_RX_BUSY
  create_bd_pin -dir O UART_TX_BUSY

  # Create instance: aximm
  create_hier_cell_aximm $hier_obj aximm

  # Create instance: uart_channel_top_0, and set properties
  set block_name uart_channel_top
  set block_cell_name uart_channel_top_0
  if { [catch {set uart_channel_top_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $uart_channel_top_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.TOTAL_CHANNELS {4} \
   CONFIG.TOTAL_TILES {10} \
 ] $uart_channel_top_0

  # Create interface connections
  connect_bd_intf_net -intf_net S0_AXIS_1 [get_bd_intf_pins S0_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS0]
  connect_bd_intf_net -intf_net S1_AXIS_1 [get_bd_intf_pins S1_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS1]
  connect_bd_intf_net -intf_net S2_AXIS_1 [get_bd_intf_pins S2_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS2]
  connect_bd_intf_net -intf_net S3_AXIS_1 [get_bd_intf_pins S3_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS3]
  connect_bd_intf_net -intf_net S4_AXIS_1 [get_bd_intf_pins S4_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS4]
  connect_bd_intf_net -intf_net S5_AXIS_1 [get_bd_intf_pins S5_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS5]
  connect_bd_intf_net -intf_net S6_AXIS_1 [get_bd_intf_pins S6_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS6]
  connect_bd_intf_net -intf_net S7_AXIS_1 [get_bd_intf_pins S7_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS7]
  connect_bd_intf_net -intf_net S8_AXIS_1 [get_bd_intf_pins S8_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS8]
  connect_bd_intf_net -intf_net S9_AXIS_1 [get_bd_intf_pins S9_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS9]
  connect_bd_intf_net -intf_net S_AXIMM_1 [get_bd_intf_pins S_AXIMM] [get_bd_intf_pins aximm/S_AXIMM]
  connect_bd_intf_net -intf_net aximm_M00_AXI [get_bd_intf_pins aximm/M00_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE0]
  connect_bd_intf_net -intf_net aximm_M01_AXI [get_bd_intf_pins aximm/M01_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE1]
  connect_bd_intf_net -intf_net aximm_M02_AXI [get_bd_intf_pins aximm/M02_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE2]
  connect_bd_intf_net -intf_net aximm_M03_AXI [get_bd_intf_pins aximm/M03_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE3]
  connect_bd_intf_net -intf_net aximm_M04_AXI [get_bd_intf_pins aximm/M04_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE4]
  connect_bd_intf_net -intf_net aximm_M05_AXI [get_bd_intf_pins aximm/M05_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE5]
  connect_bd_intf_net -intf_net aximm_M06_AXI [get_bd_intf_pins aximm/M06_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE6]
  connect_bd_intf_net -intf_net aximm_M07_AXI [get_bd_intf_pins aximm/M07_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE7]
  connect_bd_intf_net -intf_net aximm_M08_AXI [get_bd_intf_pins aximm/M08_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE8]
  connect_bd_intf_net -intf_net aximm_M09_AXI [get_bd_intf_pins aximm/M09_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE9]
  connect_bd_intf_net -intf_net aximm_M10_AXI [get_bd_intf_pins aximm/M10_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE10]
  connect_bd_intf_net -intf_net aximm_M11_AXI [get_bd_intf_pins aximm/M11_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE11]
  connect_bd_intf_net -intf_net aximm_M12_AXI [get_bd_intf_pins aximm/M12_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE12]
  connect_bd_intf_net -intf_net aximm_M13_AXI [get_bd_intf_pins aximm/M13_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE13]
  connect_bd_intf_net -intf_net aximm_M14_AXI [get_bd_intf_pins aximm/M14_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE14]
  connect_bd_intf_net -intf_net aximm_M15_AXI [get_bd_intf_pins aximm/M15_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE15]
  connect_bd_intf_net -intf_net aximm_M16_AXI [get_bd_intf_pins aximm/M16_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE16]
  connect_bd_intf_net -intf_net aximm_M17_AXI [get_bd_intf_pins aximm/M17_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE17]
  connect_bd_intf_net -intf_net aximm_M18_AXI [get_bd_intf_pins aximm/M18_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE18]
  connect_bd_intf_net -intf_net aximm_M19_AXI [get_bd_intf_pins aximm/M19_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE19]
  connect_bd_intf_net -intf_net aximm_M20_AXI [get_bd_intf_pins aximm/M20_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE20]
  connect_bd_intf_net -intf_net aximm_M21_AXI [get_bd_intf_pins aximm/M21_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE21]
  connect_bd_intf_net -intf_net aximm_M22_AXI [get_bd_intf_pins aximm/M22_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE22]
  connect_bd_intf_net -intf_net aximm_M23_AXI [get_bd_intf_pins aximm/M23_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE23]
  connect_bd_intf_net -intf_net aximm_M24_AXI [get_bd_intf_pins aximm/M24_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE24]
  connect_bd_intf_net -intf_net aximm_M25_AXI [get_bd_intf_pins aximm/M25_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE25]
  connect_bd_intf_net -intf_net aximm_M26_AXI [get_bd_intf_pins aximm/M26_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE26]
  connect_bd_intf_net -intf_net aximm_M27_AXI [get_bd_intf_pins aximm/M27_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE27]
  connect_bd_intf_net -intf_net aximm_M28_AXI [get_bd_intf_pins aximm/M28_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE28]
  connect_bd_intf_net -intf_net aximm_M29_AXI [get_bd_intf_pins aximm/M29_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE29]
  connect_bd_intf_net -intf_net aximm_M30_AXI [get_bd_intf_pins aximm/M30_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE30]
  connect_bd_intf_net -intf_net aximm_M31_AXI [get_bd_intf_pins aximm/M31_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE31]
  connect_bd_intf_net -intf_net aximm_M32_AXI [get_bd_intf_pins aximm/M32_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE32]
  connect_bd_intf_net -intf_net aximm_M33_AXI [get_bd_intf_pins aximm/M33_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE33]
  connect_bd_intf_net -intf_net aximm_M34_AXI [get_bd_intf_pins aximm/M34_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE34]
  connect_bd_intf_net -intf_net aximm_M35_AXI [get_bd_intf_pins aximm/M35_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE35]
  connect_bd_intf_net -intf_net aximm_M36_AXI [get_bd_intf_pins aximm/M36_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE36]
  connect_bd_intf_net -intf_net aximm_M37_AXI [get_bd_intf_pins aximm/M37_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE37]
  connect_bd_intf_net -intf_net aximm_M38_AXI [get_bd_intf_pins aximm/M38_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE38]
  connect_bd_intf_net -intf_net aximm_M39_AXI [get_bd_intf_pins aximm/M39_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE39]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS0 [get_bd_intf_pins M0_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS0]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS1 [get_bd_intf_pins M1_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS1]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS2 [get_bd_intf_pins M2_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS2]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS3 [get_bd_intf_pins M3_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS3]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS4 [get_bd_intf_pins M4_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS4]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS5 [get_bd_intf_pins M5_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS5]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS6 [get_bd_intf_pins M6_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS6]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS7 [get_bd_intf_pins M7_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS7]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS8 [get_bd_intf_pins M8_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS8]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS9 [get_bd_intf_pins M9_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS9]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins aximm/ACLK] [get_bd_pins uart_channel_top_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins aximm/ARESETN] [get_bd_pins uart_channel_top_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins uart_channel_top_0/MCLK]
  connect_bd_net -net MISO_1 [get_bd_pins MISO] [get_bd_pins uart_channel_top_0/MISO]
  connect_bd_net -net MRST_1 [get_bd_pins MRST] [get_bd_pins uart_channel_top_0/MRST]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins uart_channel_top_0/PACMAN_TS]
  connect_bd_net -net TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins uart_channel_top_0/TILE_EN]
  connect_bd_net -net uart_channel_top_0_MOSI [get_bd_pins MOSI] [get_bd_pins uart_channel_top_0/MOSI]
  connect_bd_net -net uart_channel_top_0_MOSI_loopback [get_bd_pins MOSI_loopback] [get_bd_pins uart_channel_top_0/MOSI_loopback]
  connect_bd_net -net uart_channel_top_0_UART_RX_BUSY [get_bd_pins UART_RX_BUSY] [get_bd_pins uart_channel_top_0/UART_RX_BUSY]
  connect_bd_net -net uart_channel_top_0_UART_TX_BUSY [get_bd_pins UART_TX_BUSY] [get_bd_pins uart_channel_top_0/UART_TX_BUSY]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_trig
proc create_hier_cell_larpix_trig { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_larpix_trig() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE


  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir I MCLK
  create_bd_pin -dir I -type rst MCLK_RSTN
  create_bd_pin -dir I -from 63 -to 0 TIMESTAMP
  create_bd_pin -dir O TRIG
  create_bd_pin -dir I TRIG1_IN
  create_bd_pin -dir I TRIG2_IN
  create_bd_pin -dir I TRIG3_IN
  create_bd_pin -dir O -from 9 -to 0 TRIG_MASKED
  create_bd_pin -dir O -from 3 -to 0 TRIG_TYPE

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_2 $hier_obj axi_lite_reg_space

  # Create instance: larpix_periodic_trig_0, and set properties
  set block_name larpix_periodic_trig_gen
  set block_cell_name larpix_periodic_trig_0
  if { [catch {set larpix_periodic_trig_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_periodic_trig_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: larpix_trig_gen_0, and set properties
  set block_name larpix_trig_gen
  set block_cell_name larpix_trig_gen_0
  if { [catch {set larpix_trig_gen_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_trig_gen_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: larpix_trig_to_axi_s_0, and set properties
  set block_name larpix_trig_to_axi_stream
  set block_cell_name larpix_trig_to_axi_s_0
  if { [catch {set larpix_trig_to_axi_s_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_trig_to_axi_s_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {4} \
   CONFIG.IN1_WIDTH {4} \
 ] $xlconcat_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {4} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net S_AXI_LITE_1 [get_bd_intf_pins S_AXI_LITE] [get_bd_intf_pins axi_lite_reg_space/S_AXI_LITE]
  connect_bd_intf_net -intf_net larpix_trig_to_axi_s_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_trig_to_axi_s_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/S_AXI_LITE_ACLK] [get_bd_pins larpix_periodic_trig_0/ACLK] [get_bd_pins larpix_trig_to_axi_s_0/M_AXIS_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space/S_AXI_LITE_ARESETN] [get_bd_pins larpix_periodic_trig_0/ARESETN] [get_bd_pins larpix_trig_to_axi_s_0/M_AXIS_ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins larpix_trig_gen_0/MCLK]
  connect_bd_net -net RSTN_1 [get_bd_pins MCLK_RSTN] [get_bd_pins larpix_trig_gen_0/RSTN]
  connect_bd_net -net TIMESTAMP_1 [get_bd_pins TIMESTAMP] [get_bd_pins larpix_trig_to_axi_s_0/TRIG_TIMESTAMP]
  connect_bd_net -net TRIG1_IN_1 [get_bd_pins TRIG1_IN] [get_bd_pins larpix_trig_gen_0/TRIG1_IN]
  connect_bd_net -net TRIG2_IN_1 [get_bd_pins TRIG2_IN] [get_bd_pins larpix_trig_gen_0/TRIG2_IN]
  connect_bd_net -net TRIG3_IN_1 [get_bd_pins TRIG3_IN] [get_bd_pins larpix_trig_gen_0/TRIG3_IN]
  connect_bd_net -net axi_lite_reg_space_periodic_trig_cycles [get_bd_pins axi_lite_reg_space/periodic_trig_cycles] [get_bd_pins larpix_periodic_trig_0/CYCLES]
  connect_bd_net -net axi_lite_reg_space_periodic_trig_en [get_bd_pins axi_lite_reg_space/periodic_trig_en] [get_bd_pins larpix_periodic_trig_0/EN]
  connect_bd_net -net axi_lite_reg_space_trig0_mask [get_bd_pins axi_lite_reg_space/trig0_mask] [get_bd_pins larpix_trig_gen_0/TRIG0_MASK]
  connect_bd_net -net axi_lite_reg_space_trig1_mask [get_bd_pins axi_lite_reg_space/trig1_mask] [get_bd_pins larpix_trig_gen_0/TRIG1_MASK]
  connect_bd_net -net axi_lite_reg_space_trig2_mask [get_bd_pins axi_lite_reg_space/trig2_mask] [get_bd_pins larpix_trig_gen_0/TRIG2_MASK]
  connect_bd_net -net axi_lite_reg_space_trig3_mask [get_bd_pins axi_lite_reg_space/trig3_mask] [get_bd_pins larpix_trig_gen_0/TRIG3_MASK]
  connect_bd_net -net axi_lite_reg_space_trig_len [get_bd_pins axi_lite_reg_space/trig_len] [get_bd_pins larpix_trig_gen_0/TRIG_LEN]
  connect_bd_net -net larpix_periodic_trig_0_O [get_bd_pins larpix_periodic_trig_0/O] [get_bd_pins larpix_trig_gen_0/TRIG0_IN]
  connect_bd_net -net larpix_trig_gen_0_TRIG [get_bd_pins TRIG] [get_bd_pins larpix_trig_gen_0/TRIG]
  connect_bd_net -net larpix_trig_gen_0_TRIG_MASKED [get_bd_pins TRIG_MASKED] [get_bd_pins larpix_trig_gen_0/TRIG_MASKED]
  connect_bd_net -net larpix_trig_gen_0_TRIG_TYPE [get_bd_pins TRIG_TYPE] [get_bd_pins larpix_trig_gen_0/TRIG_TYPE] [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net xlconcat_0_dout [get_bd_pins larpix_trig_to_axi_s_0/TRIG_TYPE] [get_bd_pins xlconcat_0/dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins xlconcat_0/In1] [get_bd_pins xlconstant_0/dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_clk
proc create_hier_cell_larpix_clk { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_larpix_clk() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE


  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I HW_HARD_RST_TRIG
  create_bd_pin -dir I HW_STATE_RST_TRIG
  create_bd_pin -dir I HW_SYNC_TRIG
  create_bd_pin -dir I RSTN
  create_bd_pin -dir I SoC_CLK
  create_bd_pin -dir I -from 63 -to 0 TIMESTAMP
  create_bd_pin -dir O -from 0 -to 0 clk_sel
  create_bd_pin -dir O larpix_clk
  create_bd_pin -dir O larpix_clk_locked
  create_bd_pin -dir O -from 0 -to 0 larpix_clk_rst
  create_bd_pin -dir O -from 0 -to 0 larpix_clk_rstn
  create_bd_pin -dir O -from 63 -to 0 pacman_ts
  create_bd_pin -dir I pdts_clk
  create_bd_pin -dir I -from 0 -to 0 pdts_rdy
  create_bd_pin -dir I reset_mmcm

  # Create instance: GND, and set properties
  set GND [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 GND ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
 ] $GND

  # Create instance: TILE_CLK, and set properties
  set TILE_CLK [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 TILE_CLK ]
  set_property -dict [ list \
   CONFIG.CLKIN1_JITTER_PS {160.0} \
   CONFIG.CLKIN2_JITTER_PS {160.0} \
   CONFIG.CLKOUT1_DRIVES {BUFGCE} \
   CONFIG.CLKOUT1_JITTER {268.374} \
   CONFIG.CLKOUT1_PHASE_ERROR {117.887} \
   CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10.000} \
   CONFIG.CLKOUT2_DRIVES {BUFGCE} \
   CONFIG.CLKOUT3_DRIVES {BUFGCE} \
   CONFIG.CLKOUT4_DRIVES {BUFGCE} \
   CONFIG.CLKOUT5_DRIVES {BUFGCE} \
   CONFIG.CLKOUT6_DRIVES {BUFGCE} \
   CONFIG.CLKOUT7_DRIVES {BUFGCE} \
   CONFIG.ENABLE_CLOCK_MONITOR {false} \
   CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
   CONFIG.JITTER_SEL {No_Jitter} \
   CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
   CONFIG.MMCM_CLKFBOUT_MULT_F {13.500} \
   CONFIG.MMCM_CLKIN1_PERIOD {16.000} \
   CONFIG.MMCM_CLKIN2_PERIOD {16.000} \
   CONFIG.MMCM_CLKOUT0_DIVIDE_F {84.375} \
   CONFIG.MMCM_COMPENSATION {ZHOLD} \
   CONFIG.MMCM_DIVCLK_DIVIDE {1} \
   CONFIG.PRIMITIVE {MMCM} \
   CONFIG.PRIM_IN_FREQ {62.5} \
   CONFIG.SECONDARY_IN_FREQ {62.5} \
   CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
   CONFIG.USE_INCLK_SWITCHOVER {true} \
   CONFIG.USE_SAFE_CLOCK_STARTUP {true} \
 ] $TILE_CLK

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space_1 $hier_obj axi_lite_reg_space

  # Create instance: bufgmux_utility_0, and set properties
  set block_name bufgmux_utility
  set block_cell_name bufgmux_utility_0
  if { [catch {set bufgmux_utility_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $bufgmux_utility_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: c_counter_binary_0, and set properties
  set c_counter_binary_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0 ]
  set_property -dict [ list \
   CONFIG.CE {true} \
   CONFIG.Final_Count_Value {1} \
   CONFIG.Increment_Value {1} \
   CONFIG.Output_Width {64} \
   CONFIG.Restrict_Count {false} \
   CONFIG.SSET {false} \
 ] $c_counter_binary_0

  # Create instance: larpix_clk_to_axi_st_0, and set properties
  set block_name larpix_clk_to_axi_stream
  set block_cell_name larpix_clk_to_axi_st_0
  if { [catch {set larpix_clk_to_axi_st_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_clk_to_axi_st_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: mux_0, and set properties
  set block_name mux
  set block_cell_name mux_0
  if { [catch {set mux_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $mux_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.WIDTH {64} \
 ] $mux_0

  # Create instance: pdts_rdy_n, and set properties
  set pdts_rdy_n [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 pdts_rdy_n ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {not} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_notgate.png} \
 ] $pdts_rdy_n

  # Create instance: proc_sys_reset_0, and set properties
  set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S_AXI_LITE] [get_bd_intf_pins axi_lite_reg_space/S_AXI_LITE]
  connect_bd_intf_net -intf_net larpix_clk_to_axi_st_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_clk_to_axi_st_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_clk_to_axi_st_0/M_AXIS_ACLK]
  connect_bd_net -net GND_dout [get_bd_pins GND/dout] [get_bd_pins larpix_clk_to_axi_st_0/CLK_SRC] [get_bd_pins larpix_clk_to_axi_st_0/TIMESTAMP_SYNC]
  connect_bd_net -net Op1_0_1 [get_bd_pins pdts_rdy] [get_bd_pins axi_lite_reg_space/pdts_clk_rdy] [get_bd_pins pdts_rdy_n/Op1]
  connect_bd_net -net RSTN_1 [get_bd_pins RSTN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_clk_to_axi_st_0/M_AXIS_ARESETN]
  connect_bd_net -net SoC_CLK_1 [get_bd_pins SoC_CLK] [get_bd_pins TILE_CLK/clk_in2]
  connect_bd_net -net TILE_CLK_clk_out1 [get_bd_pins larpix_clk] [get_bd_pins TILE_CLK/clk_out1] [get_bd_pins c_counter_binary_0/CLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
  connect_bd_net -net TILE_CLK_locked [get_bd_pins larpix_clk_locked] [get_bd_pins TILE_CLK/locked] [get_bd_pins axi_lite_reg_space/pll_locked] [get_bd_pins c_counter_binary_0/CE] [get_bd_pins proc_sys_reset_0/ext_reset_in]
  create_bd_net axi_lite_reg_space_clk_sel
  connect_bd_net -net [get_bd_nets axi_lite_reg_space_clk_sel] [get_bd_pins clk_sel] [get_bd_pins TILE_CLK/clk_in_sel] [get_bd_pins axi_lite_reg_space/clk_sel] [get_bd_pins axi_lite_reg_space/clk_sel_stat] [get_bd_pins bufgmux_utility_0/S] [get_bd_pins mux_0/SEL]
  connect_bd_net -net axi_lite_reg_space_hb_cycles [get_bd_pins axi_lite_reg_space/hb_cycles] [get_bd_pins larpix_clk_to_axi_st_0/HB_CYCLES]
  connect_bd_net -net axi_lite_reg_space_hb_en [get_bd_pins axi_lite_reg_space/hb_en] [get_bd_pins larpix_clk_to_axi_st_0/HB_EN]
  connect_bd_net -net bufgmux_utility_0_O [get_bd_pins TILE_CLK/reset] [get_bd_pins bufgmux_utility_0/O]
  connect_bd_net -net c_counter_binary_0_Q [get_bd_pins c_counter_binary_0/Q] [get_bd_pins mux_0/I0]
  connect_bd_net -net larpix_counter_0_COUNTER [get_bd_pins TIMESTAMP] [get_bd_pins mux_0/I1]
  connect_bd_net -net mux_0_O [get_bd_pins pacman_ts] [get_bd_pins larpix_clk_to_axi_st_0/TIMESTAMP] [get_bd_pins mux_0/O]
  connect_bd_net -net pdts_clk_1 [get_bd_pins pdts_clk] [get_bd_pins TILE_CLK/clk_in1]
  connect_bd_net -net pdts_rdy_n_Res [get_bd_pins bufgmux_utility_0/I1] [get_bd_pins pdts_rdy_n/Res]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins larpix_clk_rstn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_0_peripheral_reset [get_bd_pins larpix_clk_rst] [get_bd_pins proc_sys_reset_0/peripheral_reset]
  connect_bd_net -net reset_mmcm_1 [get_bd_pins reset_mmcm] [get_bd_pins bufgmux_utility_0/I0]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: io
proc create_hier_cell_io { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_io() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins

  # Create pins
  create_bd_pin -dir I I_CLK
  create_bd_pin -dir I I_RESETN
  create_bd_pin -dir I -from 9 -to 0 I_TILE_EN
  create_bd_pin -dir I -from 9 -to 0 I_TRIG
  create_bd_pin -dir O -from 7 -to 0 O_CLK
  create_bd_pin -dir O -from 7 -to 0 O_CLK_N
  create_bd_pin -dir O -from 7 -to 0 O_CLK_P
  create_bd_pin -dir O -from 7 -to 0 O_RESETN
  create_bd_pin -dir O -from 7 -to 0 O_RESETN_N
  create_bd_pin -dir O -from 7 -to 0 O_RESETN_P
  create_bd_pin -dir O -from 9 -to 0 O_SYNC
  create_bd_pin -dir O -from 9 -to 0 O_TRIG
  create_bd_pin -dir O -from 7 -to 0 O_TRIG_N
  create_bd_pin -dir O -from 7 -to 0 O_TRIG_P
  create_bd_pin -dir I SYNC
  create_bd_pin -dir I -from 9 -to 0 SYNC_EN

  # Create instance: tile_aux_0
  create_hier_cell_tile_aux_0 $hier_obj tile_aux_0

  # Create instance: tile_aux_1
  create_hier_cell_tile_aux_1 $hier_obj tile_aux_1

  # Create instance: tile_aux_2
  create_hier_cell_tile_aux_2 $hier_obj tile_aux_2

  # Create instance: tile_aux_3
  create_hier_cell_tile_aux_3 $hier_obj tile_aux_3

  # Create instance: tile_aux_4
  create_hier_cell_tile_aux_4 $hier_obj tile_aux_4

  # Create instance: tile_aux_5
  create_hier_cell_tile_aux_5 $hier_obj tile_aux_5

  # Create instance: tile_aux_6
  create_hier_cell_tile_aux_6 $hier_obj tile_aux_6

  # Create instance: tile_aux_7
  create_hier_cell_tile_aux_7 $hier_obj tile_aux_7

  # Create instance: tile_aux_8
  create_hier_cell_tile_aux_8 $hier_obj tile_aux_8

  # Create instance: tile_aux_9
  create_hier_cell_tile_aux_9 $hier_obj tile_aux_9

  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {8} \
 ] $xlconcat_0

  # Create instance: xlconcat_1, and set properties
  set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {8} \
 ] $xlconcat_1

  # Create instance: xlconcat_2, and set properties
  set xlconcat_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_2 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {8} \
 ] $xlconcat_2

  # Create instance: xlconcat_3, and set properties
  set xlconcat_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_3 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {10} \
 ] $xlconcat_3

  # Create instance: xlconcat_4, and set properties
  set xlconcat_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_4 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {8} \
 ] $xlconcat_4

  # Create instance: xlconcat_5, and set properties
  set xlconcat_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_5 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {8} \
 ] $xlconcat_5

  # Create instance: xlconcat_6, and set properties
  set xlconcat_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_6 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {8} \
 ] $xlconcat_6

  # Create instance: xlconcat_7, and set properties
  set xlconcat_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_7 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {8} \
 ] $xlconcat_7

  # Create instance: xlconcat_8, and set properties
  set xlconcat_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_8 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {8} \
 ] $xlconcat_8

  # Create instance: xlconcat_9, and set properties
  set xlconcat_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_9 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {10} \
 ] $xlconcat_9

  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {0} \
   CONFIG.DIN_TO {0} \
   CONFIG.DIN_WIDTH {8} \
 ] $xlslice_0

  # Create instance: xlslice_1, and set properties
  set xlslice_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {1} \
   CONFIG.DIN_TO {1} \
   CONFIG.DIN_WIDTH {8} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_1

  # Create instance: xlslice_2, and set properties
  set xlslice_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {2} \
   CONFIG.DIN_TO {2} \
   CONFIG.DIN_WIDTH {8} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_2

  # Create instance: xlslice_3, and set properties
  set xlslice_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_3 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {3} \
   CONFIG.DIN_TO {3} \
   CONFIG.DIN_WIDTH {8} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_3

  # Create instance: xlslice_4, and set properties
  set xlslice_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_4 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {4} \
   CONFIG.DIN_TO {4} \
   CONFIG.DIN_WIDTH {8} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_4

  # Create instance: xlslice_5, and set properties
  set xlslice_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_5 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {5} \
   CONFIG.DIN_TO {5} \
   CONFIG.DIN_WIDTH {8} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_5

  # Create instance: xlslice_6, and set properties
  set xlslice_6 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_6 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {6} \
   CONFIG.DIN_TO {6} \
   CONFIG.DIN_WIDTH {8} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_6

  # Create instance: xlslice_7, and set properties
  set xlslice_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_7 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DIN_TO {7} \
   CONFIG.DIN_WIDTH {8} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_7

  # Create instance: xlslice_8, and set properties
  set xlslice_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_8 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {0} \
   CONFIG.DIN_TO {0} \
   CONFIG.DIN_WIDTH {8} \
 ] $xlslice_8

  # Create instance: xlslice_9, and set properties
  set xlslice_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_9 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {1} \
   CONFIG.DIN_TO {1} \
   CONFIG.DIN_WIDTH {8} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_9

  # Create instance: xlslice_10, and set properties
  set xlslice_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_10 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {2} \
   CONFIG.DIN_TO {2} \
   CONFIG.DIN_WIDTH {8} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_10

  # Create instance: xlslice_11, and set properties
  set xlslice_11 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_11 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {3} \
   CONFIG.DIN_TO {3} \
   CONFIG.DIN_WIDTH {8} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_11

  # Create instance: xlslice_12, and set properties
  set xlslice_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_12 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {4} \
   CONFIG.DIN_TO {4} \
   CONFIG.DIN_WIDTH {8} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_12

  # Create instance: xlslice_13, and set properties
  set xlslice_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_13 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {5} \
   CONFIG.DIN_TO {5} \
   CONFIG.DIN_WIDTH {8} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_13

  # Create instance: xlslice_14, and set properties
  set xlslice_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_14 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {6} \
   CONFIG.DIN_TO {6} \
   CONFIG.DIN_WIDTH {8} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_14

  # Create instance: xlslice_15, and set properties
  set xlslice_15 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_15 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DIN_TO {7} \
   CONFIG.DIN_WIDTH {8} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_15

  # Create instance: xlslice_16, and set properties
  set xlslice_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_16 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {8} \
   CONFIG.DIN_TO {8} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_16

  # Create instance: xlslice_17, and set properties
  set xlslice_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_17 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {9} \
   CONFIG.DIN_TO {9} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_17

  # Create instance: xlslice_18, and set properties
  set xlslice_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_18 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {8} \
   CONFIG.DIN_TO {8} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_18

  # Create instance: xlslice_19, and set properties
  set xlslice_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_19 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {9} \
   CONFIG.DIN_TO {9} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_19

  # Create instance: xlslice_20, and set properties
  set xlslice_20 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_20 ]
  set_property -dict [ list \
   CONFIG.DIN_WIDTH {10} \
 ] $xlslice_20

  # Create instance: xlslice_21, and set properties
  set xlslice_21 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_21 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {1} \
   CONFIG.DIN_TO {1} \
   CONFIG.DIN_WIDTH {10} \
 ] $xlslice_21

  # Create instance: xlslice_22, and set properties
  set xlslice_22 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_22 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {2} \
   CONFIG.DIN_TO {2} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_22

  # Create instance: xlslice_23, and set properties
  set xlslice_23 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_23 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {3} \
   CONFIG.DIN_TO {3} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_23

  # Create instance: xlslice_24, and set properties
  set xlslice_24 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_24 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {4} \
   CONFIG.DIN_TO {4} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_24

  # Create instance: xlslice_25, and set properties
  set xlslice_25 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_25 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {5} \
   CONFIG.DIN_TO {5} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_25

  # Create instance: xlslice_26, and set properties
  set xlslice_26 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_26 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {6} \
   CONFIG.DIN_TO {6} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_26

  # Create instance: xlslice_27, and set properties
  set xlslice_27 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_27 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {7} \
   CONFIG.DIN_TO {7} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_27

  # Create instance: xlslice_28, and set properties
  set xlslice_28 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_28 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {8} \
   CONFIG.DIN_TO {8} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_28

  # Create instance: xlslice_29, and set properties
  set xlslice_29 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_29 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {9} \
   CONFIG.DIN_TO {9} \
   CONFIG.DIN_WIDTH {10} \
   CONFIG.DOUT_WIDTH {1} \
 ] $xlslice_29

  # Create port connections
  connect_bd_net -net I_CLK_1 [get_bd_pins I_CLK] [get_bd_pins tile_aux_0/I_CLK] [get_bd_pins tile_aux_1/I_CLK] [get_bd_pins tile_aux_2/I_CLK] [get_bd_pins tile_aux_3/I_CLK] [get_bd_pins tile_aux_4/I_CLK] [get_bd_pins tile_aux_5/I_CLK] [get_bd_pins tile_aux_6/I_CLK] [get_bd_pins tile_aux_7/I_CLK] [get_bd_pins tile_aux_8/I_CLK] [get_bd_pins tile_aux_9/I_CLK]
  connect_bd_net -net I_RESETN_1 [get_bd_pins I_RESETN] [get_bd_pins tile_aux_0/I_RESETN] [get_bd_pins tile_aux_1/I_RESETN] [get_bd_pins tile_aux_2/I_RESETN] [get_bd_pins tile_aux_3/I_RESETN] [get_bd_pins tile_aux_4/I_RESETN] [get_bd_pins tile_aux_5/I_RESETN] [get_bd_pins tile_aux_6/I_RESETN] [get_bd_pins tile_aux_7/I_RESETN] [get_bd_pins tile_aux_8/I_RESETN] [get_bd_pins tile_aux_9/I_RESETN]
  connect_bd_net -net I_SYNC_1 [get_bd_pins SYNC] [get_bd_pins tile_aux_0/I_SYNC] [get_bd_pins tile_aux_1/I_SYNC] [get_bd_pins tile_aux_2/I_SYNC] [get_bd_pins tile_aux_3/I_SYNC] [get_bd_pins tile_aux_4/I_SYNC] [get_bd_pins tile_aux_5/I_SYNC] [get_bd_pins tile_aux_6/I_SYNC] [get_bd_pins tile_aux_7/I_SYNC] [get_bd_pins tile_aux_8/I_SYNC] [get_bd_pins tile_aux_9/I_SYNC]
  connect_bd_net -net I_TILE_EN_1 [get_bd_pins I_TILE_EN] [get_bd_pins xlslice_0/Din] [get_bd_pins xlslice_1/Din] [get_bd_pins xlslice_18/Din] [get_bd_pins xlslice_19/Din] [get_bd_pins xlslice_2/Din] [get_bd_pins xlslice_3/Din] [get_bd_pins xlslice_4/Din] [get_bd_pins xlslice_5/Din] [get_bd_pins xlslice_6/Din] [get_bd_pins xlslice_7/Din]
  connect_bd_net -net I_TRIG_1 [get_bd_pins I_TRIG] [get_bd_pins xlslice_10/Din] [get_bd_pins xlslice_11/Din] [get_bd_pins xlslice_12/Din] [get_bd_pins xlslice_13/Din] [get_bd_pins xlslice_14/Din] [get_bd_pins xlslice_15/Din] [get_bd_pins xlslice_16/Din] [get_bd_pins xlslice_17/Din] [get_bd_pins xlslice_8/Din] [get_bd_pins xlslice_9/Din]
  connect_bd_net -net I_TRIG_2 [get_bd_pins tile_aux_8/I_TRIG] [get_bd_pins xlslice_16/Dout]
  connect_bd_net -net I_TRIG_3 [get_bd_pins tile_aux_9/I_TRIG] [get_bd_pins xlslice_17/Dout]
  connect_bd_net -net SYNC_EN_1 [get_bd_pins SYNC_EN] [get_bd_pins xlslice_20/Din] [get_bd_pins xlslice_21/Din] [get_bd_pins xlslice_22/Din] [get_bd_pins xlslice_23/Din] [get_bd_pins xlslice_24/Din] [get_bd_pins xlslice_25/Din] [get_bd_pins xlslice_26/Din] [get_bd_pins xlslice_27/Din] [get_bd_pins xlslice_28/Din] [get_bd_pins xlslice_29/Din]
  connect_bd_net -net tile_aux_0_O_CLK [get_bd_pins tile_aux_0/O_CLK] [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net tile_aux_0_O_CLK_N [get_bd_pins tile_aux_0/O_CLK_N] [get_bd_pins xlconcat_2/In0]
  connect_bd_net -net tile_aux_0_O_CLK_P [get_bd_pins tile_aux_0/O_CLK_P] [get_bd_pins xlconcat_1/In0]
  connect_bd_net -net tile_aux_0_O_RESETN [get_bd_pins tile_aux_0/O_RESETN] [get_bd_pins xlconcat_6/In0]
  connect_bd_net -net tile_aux_0_O_RESETN_N [get_bd_pins tile_aux_0/O_RESETN_N] [get_bd_pins xlconcat_8/In0]
  connect_bd_net -net tile_aux_0_O_RESETN_P [get_bd_pins tile_aux_0/O_RESETN_P] [get_bd_pins xlconcat_7/In0]
  connect_bd_net -net tile_aux_0_O_SYNC [get_bd_pins tile_aux_0/O_SYNC] [get_bd_pins xlconcat_9/In0]
  connect_bd_net -net tile_aux_0_O_TRIG [get_bd_pins tile_aux_0/O_TRIG] [get_bd_pins xlconcat_3/In0]
  connect_bd_net -net tile_aux_0_O_TRIG_N [get_bd_pins tile_aux_0/O_TRIG_N] [get_bd_pins xlconcat_5/In0]
  connect_bd_net -net tile_aux_0_O_TRIG_P [get_bd_pins tile_aux_0/O_TRIG_P] [get_bd_pins xlconcat_4/In0]
  connect_bd_net -net tile_aux_1_O_CLK [get_bd_pins tile_aux_1/O_CLK] [get_bd_pins xlconcat_0/In1]
  connect_bd_net -net tile_aux_1_O_CLK_N [get_bd_pins tile_aux_1/O_CLK_N] [get_bd_pins xlconcat_2/In1]
  connect_bd_net -net tile_aux_1_O_CLK_P [get_bd_pins tile_aux_1/O_CLK_P] [get_bd_pins xlconcat_1/In1]
  connect_bd_net -net tile_aux_1_O_RESETN [get_bd_pins tile_aux_1/O_RESETN] [get_bd_pins xlconcat_6/In1]
  connect_bd_net -net tile_aux_1_O_RESETN_N [get_bd_pins tile_aux_1/O_RESETN_N] [get_bd_pins xlconcat_8/In1]
  connect_bd_net -net tile_aux_1_O_RESETN_P [get_bd_pins tile_aux_1/O_RESETN_P] [get_bd_pins xlconcat_7/In1]
  connect_bd_net -net tile_aux_1_O_SYNC [get_bd_pins tile_aux_1/O_SYNC] [get_bd_pins xlconcat_9/In1]
  connect_bd_net -net tile_aux_1_O_TRIG [get_bd_pins tile_aux_1/O_TRIG] [get_bd_pins xlconcat_3/In1]
  connect_bd_net -net tile_aux_1_O_TRIG_N [get_bd_pins tile_aux_1/O_TRIG_N] [get_bd_pins xlconcat_5/In1]
  connect_bd_net -net tile_aux_1_O_TRIG_P [get_bd_pins tile_aux_1/O_TRIG_P] [get_bd_pins xlconcat_4/In1]
  connect_bd_net -net tile_aux_2_O_CLK [get_bd_pins tile_aux_2/O_CLK] [get_bd_pins xlconcat_0/In2]
  connect_bd_net -net tile_aux_2_O_CLK_N [get_bd_pins tile_aux_2/O_CLK_N] [get_bd_pins xlconcat_2/In2]
  connect_bd_net -net tile_aux_2_O_CLK_P [get_bd_pins tile_aux_2/O_CLK_P] [get_bd_pins xlconcat_1/In2]
  connect_bd_net -net tile_aux_2_O_RESETN [get_bd_pins tile_aux_2/O_RESETN] [get_bd_pins xlconcat_6/In2]
  connect_bd_net -net tile_aux_2_O_RESETN_N [get_bd_pins tile_aux_2/O_RESETN_N] [get_bd_pins xlconcat_8/In2]
  connect_bd_net -net tile_aux_2_O_RESETN_P [get_bd_pins tile_aux_2/O_RESETN_P] [get_bd_pins xlconcat_7/In2]
  connect_bd_net -net tile_aux_2_O_SYNC [get_bd_pins tile_aux_2/O_SYNC] [get_bd_pins xlconcat_9/In2]
  connect_bd_net -net tile_aux_2_O_TRIG [get_bd_pins tile_aux_2/O_TRIG] [get_bd_pins xlconcat_3/In2]
  connect_bd_net -net tile_aux_2_O_TRIG_N [get_bd_pins tile_aux_2/O_TRIG_N] [get_bd_pins xlconcat_5/In2]
  connect_bd_net -net tile_aux_2_O_TRIG_P [get_bd_pins tile_aux_2/O_TRIG_P] [get_bd_pins xlconcat_4/In2]
  connect_bd_net -net tile_aux_3_O_CLK [get_bd_pins tile_aux_3/O_CLK] [get_bd_pins xlconcat_0/In3]
  connect_bd_net -net tile_aux_3_O_CLK_N [get_bd_pins tile_aux_3/O_CLK_N] [get_bd_pins xlconcat_2/In3]
  connect_bd_net -net tile_aux_3_O_CLK_P [get_bd_pins tile_aux_3/O_CLK_P] [get_bd_pins xlconcat_1/In3]
  connect_bd_net -net tile_aux_3_O_RESETN [get_bd_pins tile_aux_3/O_RESETN] [get_bd_pins xlconcat_6/In3]
  connect_bd_net -net tile_aux_3_O_RESETN_N [get_bd_pins tile_aux_3/O_RESETN_N] [get_bd_pins xlconcat_8/In3]
  connect_bd_net -net tile_aux_3_O_RESETN_P [get_bd_pins tile_aux_3/O_RESETN_P] [get_bd_pins xlconcat_7/In3]
  connect_bd_net -net tile_aux_3_O_SYNC [get_bd_pins tile_aux_3/O_SYNC] [get_bd_pins xlconcat_9/In3]
  connect_bd_net -net tile_aux_3_O_TRIG [get_bd_pins tile_aux_3/O_TRIG] [get_bd_pins xlconcat_3/In3]
  connect_bd_net -net tile_aux_3_O_TRIG_N [get_bd_pins tile_aux_3/O_TRIG_N] [get_bd_pins xlconcat_5/In3]
  connect_bd_net -net tile_aux_3_O_TRIG_P [get_bd_pins tile_aux_3/O_TRIG_P] [get_bd_pins xlconcat_4/In3]
  connect_bd_net -net tile_aux_4_O_CLK [get_bd_pins tile_aux_4/O_CLK] [get_bd_pins xlconcat_0/In4]
  connect_bd_net -net tile_aux_4_O_CLK_N [get_bd_pins tile_aux_4/O_CLK_N] [get_bd_pins xlconcat_2/In4]
  connect_bd_net -net tile_aux_4_O_CLK_P [get_bd_pins tile_aux_4/O_CLK_P] [get_bd_pins xlconcat_1/In4]
  connect_bd_net -net tile_aux_4_O_RESETN [get_bd_pins tile_aux_4/O_RESETN] [get_bd_pins xlconcat_6/In4]
  connect_bd_net -net tile_aux_4_O_RESETN_N [get_bd_pins tile_aux_4/O_RESETN_N] [get_bd_pins xlconcat_8/In4]
  connect_bd_net -net tile_aux_4_O_RESETN_P [get_bd_pins tile_aux_4/O_RESETN_P] [get_bd_pins xlconcat_7/In4]
  connect_bd_net -net tile_aux_4_O_SYNC [get_bd_pins tile_aux_4/O_SYNC] [get_bd_pins xlconcat_9/In4]
  connect_bd_net -net tile_aux_4_O_TRIG [get_bd_pins tile_aux_4/O_TRIG] [get_bd_pins xlconcat_3/In4]
  connect_bd_net -net tile_aux_4_O_TRIG_N [get_bd_pins tile_aux_4/O_TRIG_N] [get_bd_pins xlconcat_5/In4]
  connect_bd_net -net tile_aux_4_O_TRIG_P [get_bd_pins tile_aux_4/O_TRIG_P] [get_bd_pins xlconcat_4/In4]
  connect_bd_net -net tile_aux_5_O_CLK [get_bd_pins tile_aux_5/O_CLK] [get_bd_pins xlconcat_0/In5]
  connect_bd_net -net tile_aux_5_O_CLK_N [get_bd_pins tile_aux_5/O_CLK_N] [get_bd_pins xlconcat_2/In5]
  connect_bd_net -net tile_aux_5_O_CLK_P [get_bd_pins tile_aux_5/O_CLK_P] [get_bd_pins xlconcat_1/In5]
  connect_bd_net -net tile_aux_5_O_RESETN [get_bd_pins tile_aux_5/O_RESETN] [get_bd_pins xlconcat_6/In5]
  connect_bd_net -net tile_aux_5_O_RESETN_N [get_bd_pins tile_aux_5/O_RESETN_N] [get_bd_pins xlconcat_8/In5]
  connect_bd_net -net tile_aux_5_O_RESETN_P [get_bd_pins tile_aux_5/O_RESETN_P] [get_bd_pins xlconcat_7/In5]
  connect_bd_net -net tile_aux_5_O_SYNC [get_bd_pins tile_aux_5/O_SYNC] [get_bd_pins xlconcat_9/In5]
  connect_bd_net -net tile_aux_5_O_TRIG [get_bd_pins tile_aux_5/O_TRIG] [get_bd_pins xlconcat_3/In5]
  connect_bd_net -net tile_aux_5_O_TRIG_N [get_bd_pins tile_aux_5/O_TRIG_N] [get_bd_pins xlconcat_5/In5]
  connect_bd_net -net tile_aux_5_O_TRIG_P [get_bd_pins tile_aux_5/O_TRIG_P] [get_bd_pins xlconcat_4/In5]
  connect_bd_net -net tile_aux_6_O_CLK [get_bd_pins tile_aux_6/O_CLK] [get_bd_pins xlconcat_0/In6]
  connect_bd_net -net tile_aux_6_O_CLK_N [get_bd_pins tile_aux_6/O_CLK_N] [get_bd_pins xlconcat_2/In6]
  connect_bd_net -net tile_aux_6_O_CLK_P [get_bd_pins tile_aux_6/O_CLK_P] [get_bd_pins xlconcat_1/In6]
  connect_bd_net -net tile_aux_6_O_RESETN [get_bd_pins tile_aux_6/O_RESETN] [get_bd_pins xlconcat_6/In6]
  connect_bd_net -net tile_aux_6_O_RESETN_N [get_bd_pins tile_aux_6/O_RESETN_N] [get_bd_pins xlconcat_8/In6]
  connect_bd_net -net tile_aux_6_O_RESETN_P [get_bd_pins tile_aux_6/O_RESETN_P] [get_bd_pins xlconcat_7/In6]
  connect_bd_net -net tile_aux_6_O_SYNC [get_bd_pins tile_aux_6/O_SYNC] [get_bd_pins xlconcat_9/In6]
  connect_bd_net -net tile_aux_6_O_TRIG [get_bd_pins tile_aux_6/O_TRIG] [get_bd_pins xlconcat_3/In6]
  connect_bd_net -net tile_aux_6_O_TRIG_N [get_bd_pins tile_aux_6/O_TRIG_N] [get_bd_pins xlconcat_5/In6]
  connect_bd_net -net tile_aux_6_O_TRIG_P [get_bd_pins tile_aux_6/O_TRIG_P] [get_bd_pins xlconcat_4/In6]
  connect_bd_net -net tile_aux_7_O_CLK [get_bd_pins tile_aux_7/O_CLK] [get_bd_pins xlconcat_0/In7]
  connect_bd_net -net tile_aux_7_O_CLK_N [get_bd_pins tile_aux_7/O_CLK_N] [get_bd_pins xlconcat_2/In7]
  connect_bd_net -net tile_aux_7_O_CLK_P [get_bd_pins tile_aux_7/O_CLK_P] [get_bd_pins xlconcat_1/In7]
  connect_bd_net -net tile_aux_7_O_RESETN [get_bd_pins tile_aux_7/O_RESETN] [get_bd_pins xlconcat_6/In7]
  connect_bd_net -net tile_aux_7_O_RESETN_N [get_bd_pins tile_aux_7/O_RESETN_N] [get_bd_pins xlconcat_8/In7]
  connect_bd_net -net tile_aux_7_O_RESETN_P [get_bd_pins tile_aux_7/O_RESETN_P] [get_bd_pins xlconcat_7/In7]
  connect_bd_net -net tile_aux_7_O_SYNC [get_bd_pins tile_aux_7/O_SYNC] [get_bd_pins xlconcat_9/In7]
  connect_bd_net -net tile_aux_7_O_TRIG [get_bd_pins tile_aux_7/O_TRIG] [get_bd_pins xlconcat_3/In7]
  connect_bd_net -net tile_aux_7_O_TRIG_N [get_bd_pins tile_aux_7/O_TRIG_N] [get_bd_pins xlconcat_5/In7]
  connect_bd_net -net tile_aux_7_O_TRIG_P [get_bd_pins tile_aux_7/O_TRIG_P] [get_bd_pins xlconcat_4/In7]
  connect_bd_net -net tile_aux_8_O_SYNC [get_bd_pins tile_aux_8/O_SYNC] [get_bd_pins xlconcat_9/In8]
  connect_bd_net -net tile_aux_8_O_TRIG [get_bd_pins tile_aux_8/O_TRIG] [get_bd_pins xlconcat_3/In8]
  connect_bd_net -net tile_aux_9_O_SYNC [get_bd_pins tile_aux_9/O_SYNC] [get_bd_pins xlconcat_9/In9]
  connect_bd_net -net tile_aux_9_O_TRIG [get_bd_pins tile_aux_9/O_TRIG] [get_bd_pins xlconcat_3/In9]
  connect_bd_net -net xlconcat_0_dout [get_bd_pins O_CLK] [get_bd_pins xlconcat_0/dout]
  connect_bd_net -net xlconcat_1_dout [get_bd_pins O_CLK_P] [get_bd_pins xlconcat_1/dout]
  connect_bd_net -net xlconcat_2_dout [get_bd_pins O_CLK_N] [get_bd_pins xlconcat_2/dout]
  connect_bd_net -net xlconcat_3_dout [get_bd_pins O_TRIG] [get_bd_pins xlconcat_3/dout]
  connect_bd_net -net xlconcat_4_dout [get_bd_pins O_TRIG_P] [get_bd_pins xlconcat_4/dout]
  connect_bd_net -net xlconcat_5_dout [get_bd_pins O_TRIG_N] [get_bd_pins xlconcat_5/dout]
  connect_bd_net -net xlconcat_6_dout [get_bd_pins O_RESETN] [get_bd_pins xlconcat_6/dout]
  connect_bd_net -net xlconcat_7_dout [get_bd_pins O_RESETN_P] [get_bd_pins xlconcat_7/dout]
  connect_bd_net -net xlconcat_8_dout [get_bd_pins O_RESETN_N] [get_bd_pins xlconcat_8/dout]
  connect_bd_net -net xlconcat_9_dout [get_bd_pins O_SYNC] [get_bd_pins xlconcat_9/dout]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins tile_aux_0/TILE_EN] [get_bd_pins xlslice_0/Dout]
  connect_bd_net -net xlslice_10_Dout [get_bd_pins tile_aux_2/I_TRIG] [get_bd_pins xlslice_10/Dout]
  connect_bd_net -net xlslice_11_Dout [get_bd_pins tile_aux_3/I_TRIG] [get_bd_pins xlslice_11/Dout]
  connect_bd_net -net xlslice_12_Dout [get_bd_pins tile_aux_4/I_TRIG] [get_bd_pins xlslice_12/Dout]
  connect_bd_net -net xlslice_13_Dout [get_bd_pins tile_aux_5/I_TRIG] [get_bd_pins xlslice_13/Dout]
  connect_bd_net -net xlslice_14_Dout [get_bd_pins tile_aux_6/I_TRIG] [get_bd_pins xlslice_14/Dout]
  connect_bd_net -net xlslice_15_Dout [get_bd_pins tile_aux_7/I_TRIG] [get_bd_pins xlslice_15/Dout]
  connect_bd_net -net xlslice_18_Dout [get_bd_pins tile_aux_8/TILE_EN] [get_bd_pins xlslice_18/Dout]
  connect_bd_net -net xlslice_19_Dout [get_bd_pins tile_aux_9/TILE_EN] [get_bd_pins xlslice_19/Dout]
  connect_bd_net -net xlslice_1_Dout [get_bd_pins tile_aux_1/TILE_EN] [get_bd_pins xlslice_1/Dout]
  connect_bd_net -net xlslice_20_Dout [get_bd_pins tile_aux_0/SYNC_EN] [get_bd_pins xlslice_20/Dout]
  connect_bd_net -net xlslice_21_Dout [get_bd_pins tile_aux_1/SYNC_EN] [get_bd_pins xlslice_21/Dout]
  connect_bd_net -net xlslice_22_Dout [get_bd_pins tile_aux_2/SYNC_EN] [get_bd_pins xlslice_22/Dout]
  connect_bd_net -net xlslice_23_Dout [get_bd_pins tile_aux_3/SYNC_EN] [get_bd_pins xlslice_23/Dout]
  connect_bd_net -net xlslice_24_Dout [get_bd_pins tile_aux_4/SYNC_EN] [get_bd_pins xlslice_24/Dout]
  connect_bd_net -net xlslice_25_Dout [get_bd_pins tile_aux_5/SYNC_EN] [get_bd_pins xlslice_25/Dout]
  connect_bd_net -net xlslice_26_Dout [get_bd_pins tile_aux_6/SYNC_EN] [get_bd_pins xlslice_26/Dout]
  connect_bd_net -net xlslice_27_Dout [get_bd_pins tile_aux_7/SYNC_EN] [get_bd_pins xlslice_27/Dout]
  connect_bd_net -net xlslice_28_Dout [get_bd_pins tile_aux_8/SYNC_EN] [get_bd_pins xlslice_28/Dout]
  connect_bd_net -net xlslice_29_Dout [get_bd_pins tile_aux_9/SYNC_EN] [get_bd_pins xlslice_29/Dout]
  connect_bd_net -net xlslice_2_Dout [get_bd_pins tile_aux_2/TILE_EN] [get_bd_pins xlslice_2/Dout]
  connect_bd_net -net xlslice_3_Dout [get_bd_pins tile_aux_3/TILE_EN] [get_bd_pins xlslice_3/Dout]
  connect_bd_net -net xlslice_4_Dout [get_bd_pins tile_aux_4/TILE_EN] [get_bd_pins xlslice_4/Dout]
  connect_bd_net -net xlslice_5_Dout [get_bd_pins tile_aux_5/TILE_EN] [get_bd_pins xlslice_5/Dout]
  connect_bd_net -net xlslice_6_Dout [get_bd_pins tile_aux_6/TILE_EN] [get_bd_pins xlslice_6/Dout]
  connect_bd_net -net xlslice_7_Dout [get_bd_pins tile_aux_7/TILE_EN] [get_bd_pins xlslice_7/Dout]
  connect_bd_net -net xlslice_8_Dout [get_bd_pins tile_aux_0/I_TRIG] [get_bd_pins xlslice_8/Dout]
  connect_bd_net -net xlslice_9_Dout [get_bd_pins tile_aux_1/I_TRIG] [get_bd_pins xlslice_9/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: dma
proc create_hier_cell_dma { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_dma() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS_MM2S

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS_S2MM

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE


  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN

  # Create instance: axi_dma_0, and set properties
  set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ]
  set_property -dict [ list \
   CONFIG.c_addr_width {32} \
   CONFIG.c_enable_multi_channel {0} \
   CONFIG.c_include_mm2s {1} \
   CONFIG.c_include_mm2s_dre {0} \
   CONFIG.c_include_sg {1} \
   CONFIG.c_m_axi_mm2s_data_width {128} \
   CONFIG.c_m_axis_mm2s_tdata_width {128} \
   CONFIG.c_micro_dma {0} \
   CONFIG.c_mm2s_burst_size {16} \
   CONFIG.c_s2mm_burst_size {16} \
   CONFIG.c_sg_include_stscntrl_strm {0} \
   CONFIG.c_sg_length_width {8} \
 ] $axi_dma_0

  # Create instance: axi_interconnect_0, and set properties
  set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
  set_property -dict [ list \
   CONFIG.M00_HAS_DATA_FIFO {1} \
   CONFIG.M00_HAS_REGSLICE {3} \
   CONFIG.NUM_MI {1} \
   CONFIG.NUM_SI {3} \
   CONFIG.S00_HAS_DATA_FIFO {0} \
   CONFIG.S00_HAS_REGSLICE {3} \
   CONFIG.S01_HAS_REGSLICE {3} \
   CONFIG.S02_HAS_REGSLICE {3} \
 ] $axi_interconnect_0

  # Create interface connections
  connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins axi_dma_0/M_AXI_SG] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net S01_AXI_1 [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins axi_interconnect_0/S01_AXI]
  connect_bd_intf_net -intf_net S02_AXI_1 [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins axi_interconnect_0/S02_AXI]
  connect_bd_intf_net -intf_net S_AXIS_S2MM_1 [get_bd_intf_pins S_AXIS_S2MM] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
  connect_bd_intf_net -intf_net S_AXI_LITE_1 [get_bd_intf_pins S_AXI_LITE] [get_bd_intf_pins axi_dma_0/S_AXI_LITE]
  connect_bd_intf_net -intf_net axi_dma_0_M_AXIS_MM2S [get_bd_intf_pins M_AXIS_MM2S] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
  connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins M00_AXI] [get_bd_intf_pins axi_interconnect_0/M00_AXI]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/m_axi_sg_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: data_tx
proc create_hier_cell_data_tx { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_data_tx() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M00_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M01_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M02_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M03_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M04_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M05_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M06_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M07_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M08_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M09_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS


  # Create pins
  create_bd_pin -dir I aclk
  create_bd_pin -dir I aresetn

  # Create instance: axis_broadcaster_0, and set properties
  set axis_broadcaster_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 axis_broadcaster_0 ]
  set_property -dict [ list \
   CONFIG.HAS_TREADY {1} \
   CONFIG.M00_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M01_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M02_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M03_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M04_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M05_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M06_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M07_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M08_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M09_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M_TDATA_NUM_BYTES {16} \
   CONFIG.NUM_MI {10} \
   CONFIG.S_TDATA_NUM_BYTES {16} \
 ] $axis_broadcaster_0

  # Create instance: axis_subset_converter_0, and set properties
  set axis_subset_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0 ]
  set_property -dict [ list \
   CONFIG.M_HAS_TSTRB {1} \
   CONFIG.S_HAS_TREADY {1} \
   CONFIG.S_TDATA_NUM_BYTES {16} \
 ] $axis_subset_converter_0

  # Create interface connections
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins axis_subset_converter_0/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M00_AXIS [get_bd_intf_pins M00_AXIS] [get_bd_intf_pins axis_broadcaster_0/M00_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M01_AXIS [get_bd_intf_pins M01_AXIS] [get_bd_intf_pins axis_broadcaster_0/M01_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M02_AXIS [get_bd_intf_pins M02_AXIS] [get_bd_intf_pins axis_broadcaster_0/M02_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M03_AXIS [get_bd_intf_pins M03_AXIS] [get_bd_intf_pins axis_broadcaster_0/M03_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M04_AXIS [get_bd_intf_pins M04_AXIS] [get_bd_intf_pins axis_broadcaster_0/M04_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M05_AXIS [get_bd_intf_pins M05_AXIS] [get_bd_intf_pins axis_broadcaster_0/M05_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M06_AXIS [get_bd_intf_pins M06_AXIS] [get_bd_intf_pins axis_broadcaster_0/M06_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M07_AXIS [get_bd_intf_pins M07_AXIS] [get_bd_intf_pins axis_broadcaster_0/M07_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M08_AXIS [get_bd_intf_pins M08_AXIS] [get_bd_intf_pins axis_broadcaster_0/M08_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M09_AXIS [get_bd_intf_pins M09_AXIS] [get_bd_intf_pins axis_broadcaster_0/M09_AXIS]
  connect_bd_intf_net -intf_net axis_subset_converter_0_M_AXIS [get_bd_intf_pins axis_broadcaster_0/S_AXIS] [get_bd_intf_pins axis_subset_converter_0/M_AXIS]

  # Create port connections
  connect_bd_net -net aclk_1 [get_bd_pins aclk] [get_bd_pins axis_broadcaster_0/aclk] [get_bd_pins axis_subset_converter_0/aclk]
  connect_bd_net -net aresetn_1 [get_bd_pins aresetn] [get_bd_pins axis_broadcaster_0/aresetn] [get_bd_pins axis_subset_converter_0/aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: data_rx
proc create_hier_cell_data_rx { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_data_rx() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M00_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S00_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S01_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S02_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S03_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S04_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S05_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S06_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S07_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S08_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S09_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S10_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S11_AXIS


  # Create pins
  create_bd_pin -dir I -type clk M00_AXIS_ACLK
  create_bd_pin -dir I -type rst M00_AXIS_ARESETN

  # Create instance: axis_interconnect_1, and set properties
  set axis_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_1 ]
  set_property -dict [ list \
   CONFIG.ARB_ON_NUM_CYCLES {1} \
   CONFIG.ARB_ON_TLAST {1} \
   CONFIG.ENABLE_ADVANCED_OPTIONS {0} \
   CONFIG.M00_FIFO_DEPTH {4096} \
   CONFIG.M00_HAS_REGSLICE {0} \
   CONFIG.NUM_MI {1} \
   CONFIG.NUM_SI {12} \
   CONFIG.S00_FIFO_DEPTH {0} \
   CONFIG.S00_HAS_REGSLICE {0} \
   CONFIG.S01_FIFO_DEPTH {0} \
   CONFIG.S01_HAS_REGSLICE {0} \
   CONFIG.S02_FIFO_DEPTH {0} \
   CONFIG.S02_HAS_REGSLICE {0} \
   CONFIG.S03_FIFO_DEPTH {0} \
   CONFIG.S03_HAS_REGSLICE {0} \
   CONFIG.S04_FIFO_DEPTH {0} \
   CONFIG.S04_HAS_REGSLICE {0} \
   CONFIG.S05_FIFO_DEPTH {0} \
   CONFIG.S05_HAS_REGSLICE {0} \
   CONFIG.S06_FIFO_DEPTH {0} \
   CONFIG.S06_HAS_REGSLICE {0} \
   CONFIG.S07_FIFO_DEPTH {0} \
   CONFIG.S07_HAS_REGSLICE {0} \
   CONFIG.S08_FIFO_DEPTH {0} \
   CONFIG.S08_HAS_REGSLICE {0} \
   CONFIG.S09_FIFO_DEPTH {0} \
   CONFIG.S09_HAS_REGSLICE {0} \
   CONFIG.S10_FIFO_DEPTH {1024} \
   CONFIG.S10_HAS_REGSLICE {1} \
   CONFIG.S11_FIFO_DEPTH {1024} \
   CONFIG.S11_HAS_REGSLICE {1} \
   CONFIG.S12_FIFO_DEPTH {32} \
   CONFIG.S13_FIFO_DEPTH {32} \
   CONFIG.S14_FIFO_DEPTH {32} \
   CONFIG.S15_FIFO_DEPTH {32} \
 ] $axis_interconnect_1

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S02_AXIS] [get_bd_intf_pins axis_interconnect_1/S02_AXIS]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S01_AXIS] [get_bd_intf_pins axis_interconnect_1/S01_AXIS]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins S00_AXIS] [get_bd_intf_pins axis_interconnect_1/S00_AXIS]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins S06_AXIS] [get_bd_intf_pins axis_interconnect_1/S06_AXIS]
  connect_bd_intf_net -intf_net Conn5 [get_bd_intf_pins S05_AXIS] [get_bd_intf_pins axis_interconnect_1/S05_AXIS]
  connect_bd_intf_net -intf_net Conn6 [get_bd_intf_pins S04_AXIS] [get_bd_intf_pins axis_interconnect_1/S04_AXIS]
  connect_bd_intf_net -intf_net Conn7 [get_bd_intf_pins S03_AXIS] [get_bd_intf_pins axis_interconnect_1/S03_AXIS]
  connect_bd_intf_net -intf_net Conn8 [get_bd_intf_pins S07_AXIS] [get_bd_intf_pins axis_interconnect_1/S07_AXIS]
  connect_bd_intf_net -intf_net Conn9 [get_bd_intf_pins S08_AXIS] [get_bd_intf_pins axis_interconnect_1/S08_AXIS]
  connect_bd_intf_net -intf_net Conn10 [get_bd_intf_pins S09_AXIS] [get_bd_intf_pins axis_interconnect_1/S09_AXIS]
  connect_bd_intf_net -intf_net Conn11 [get_bd_intf_pins M00_AXIS] [get_bd_intf_pins axis_interconnect_1/M00_AXIS]
  connect_bd_intf_net -intf_net S09_AXIS1_1 [get_bd_intf_pins S10_AXIS] [get_bd_intf_pins axis_interconnect_1/S10_AXIS]
  connect_bd_intf_net -intf_net S10_AXIS1_1 [get_bd_intf_pins S11_AXIS] [get_bd_intf_pins axis_interconnect_1/S11_AXIS]

  # Create port connections
  connect_bd_net -net M00_AXIS_ACLK_1 [get_bd_pins M00_AXIS_ACLK] [get_bd_pins axis_interconnect_1/ACLK] [get_bd_pins axis_interconnect_1/M00_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S00_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S01_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S02_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S03_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S04_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S05_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S06_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S07_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S08_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S09_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S10_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S11_AXIS_ACLK]
  connect_bd_net -net M00_AXIS_ARESETN_1 [get_bd_pins M00_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/ARESETN] [get_bd_pins axis_interconnect_1/M00_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S00_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S01_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S02_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S03_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S04_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S05_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S06_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S07_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S08_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S09_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S10_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S11_AXIS_ARESETN]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_axi_lite_reg_space() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE


  # Create pins
  create_bd_pin -dir I S_AXI_LITE_ACLK
  create_bd_pin -dir I S_AXI_LITE_ARESETN
  create_bd_pin -dir O -from 0 -to 0 analog_pwr_en
  create_bd_pin -dir O -from 0 -to 0 loopback_en
  create_bd_pin -dir O -from 9 -to 0 tile_en
  create_bd_pin -dir O -from 9 -to 0 tile_sync_en

  # Create instance: FW_BUILD_DATE, and set properties
  set FW_BUILD_DATE [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 FW_BUILD_DATE ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0x10242024} \
   CONFIG.CONST_WIDTH {32} \
 ] $FW_BUILD_DATE

  # Create instance: REV_MAJOR, and set properties
  set REV_MAJOR [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 REV_MAJOR ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {4} \
   CONFIG.CONST_WIDTH {32} \
 ] $REV_MAJOR

  # Create instance: REV_MINOR, and set properties
  set REV_MINOR [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 REV_MINOR ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {32} \
 ] $REV_MINOR

  # Create instance: analog_pwr_en, and set properties
  set analog_pwr_en [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 analog_pwr_en ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {0} \
   CONFIG.DIN_TO {0} \
   CONFIG.DOUT_WIDTH {1} \
 ] $analog_pwr_en

  # Create instance: axi_lite_reg_space_0, and set properties
  set block_name axi_lite_reg_space
  set block_cell_name axi_lite_reg_space_0
  if { [catch {set axi_lite_reg_space_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_reg_space_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_RW_REG0_DEFAULT {0x00000000} \
   CONFIG.C_RW_REG1_DEFAULT {0x00000000} \
   CONFIG.C_RW_REG2_DEFAULT {0x000003ff} \
 ] $axi_lite_reg_space_0

  # Create instance: loop_back_en, and set properties
  set loop_back_en [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 loop_back_en ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {1} \
   CONFIG.DIN_TO {1} \
   CONFIG.DOUT_WIDTH {1} \
 ] $loop_back_en

  # Create instance: tile_en, and set properties
  set tile_en [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 tile_en ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {9} \
   CONFIG.DOUT_WIDTH {10} \
 ] $tile_en

  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {9} \
   CONFIG.DOUT_WIDTH {10} \
 ] $xlslice_0

  # Create interface connections
  connect_bd_intf_net -intf_net S_AXI_LITE_1 [get_bd_intf_pins S_AXI_LITE] [get_bd_intf_pins axi_lite_reg_space_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net REV_MAJOR_dout [get_bd_pins REV_MAJOR/dout] [get_bd_pins axi_lite_reg_space_0/RO_REG0]
  connect_bd_net -net REV_MINOR_dout [get_bd_pins REV_MINOR/dout] [get_bd_pins axi_lite_reg_space_0/RO_REG1]
  connect_bd_net -net S_AXI_LITE_ACLK_1 [get_bd_pins S_AXI_LITE_ACLK] [get_bd_pins axi_lite_reg_space_0/S_AXI_LITE_ACLK]
  connect_bd_net -net S_AXI_LITE_ARESETN_1 [get_bd_pins S_AXI_LITE_ARESETN] [get_bd_pins axi_lite_reg_space_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net analog_pwr_en_Dout [get_bd_pins analog_pwr_en] [get_bd_pins analog_pwr_en/Dout]
  connect_bd_net -net axi_lite_reg_space_0_RW_REG0 [get_bd_pins axi_lite_reg_space_0/RW_REG0] [get_bd_pins tile_en/Din]
  connect_bd_net -net axi_lite_reg_space_0_RW_REG1 [get_bd_pins analog_pwr_en/Din] [get_bd_pins axi_lite_reg_space_0/RW_REG1] [get_bd_pins loop_back_en/Din]
  connect_bd_net -net axi_lite_reg_space_0_RW_REG2 [get_bd_pins axi_lite_reg_space_0/RW_REG2] [get_bd_pins xlslice_0/Din]
  connect_bd_net -net loop_back_en_Dout [get_bd_pins loopback_en] [get_bd_pins loop_back_en/Dout]
  connect_bd_net -net tile_en_0_Dout [get_bd_pins tile_en] [get_bd_pins tile_en/Dout]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins FW_BUILD_DATE/dout] [get_bd_pins axi_lite_reg_space_0/RO_REG2] [get_bd_pins axi_lite_reg_space_0/RO_REG3]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins tile_sync_en] [get_bd_pins xlslice_0/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set DDR [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR ]

  set FIXED_IO [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO ]

  set cdr_clk [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 cdr_clk ]


  # Create ports
  set ANALOG_PWR_EN [ create_bd_port -dir O -from 0 -to 0 ANALOG_PWR_EN ]
  set CLK [ create_bd_port -dir O CLK ]
  set HW_SYNC_TRIG [ create_bd_port -dir I HW_SYNC_TRIG ]
  set MISO_0 [ create_bd_port -dir I -from 39 -to 0 MISO_0 ]
  set MOSI_0 [ create_bd_port -dir O -from 39 -to 0 MOSI_0 ]
  set TILE_EN [ create_bd_port -dir O -from 9 -to 0 TILE_EN ]
  set TILE_SYNC [ create_bd_port -dir O -from 9 -to 0 TILE_SYNC ]
  set TRIG [ create_bd_port -dir O -from 9 -to 0 TRIG ]
  set TRIG1_IN [ create_bd_port -dir I TRIG1_IN ]
  set UART_RX_BUSY [ create_bd_port -dir O UART_RX_BUSY ]
  set UART_TX_BUSY [ create_bd_port -dir O UART_TX_BUSY ]
  set cdr_lol [ create_bd_port -dir I cdr_lol ]
  set cdr_los [ create_bd_port -dir I cdr_los ]
  set pdts_sfp_tx_dis [ create_bd_port -dir O pdts_sfp_tx_dis ]
  set sfp_los [ create_bd_port -dir I sfp_los ]
  set sfp_tx_n [ create_bd_port -dir O -from 0 -to 0 -type clk sfp_tx_n ]
  set sfp_tx_p [ create_bd_port -dir O -from 0 -to 0 -type clk sfp_tx_p ]

  # Create instance: TP_UNUSED, and set properties
  set TP_UNUSED [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 TP_UNUSED ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
   CONFIG.CONST_WIDTH {10} \
 ] $TP_UNUSED

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space [current_bd_instance .] axi_lite_reg_space

  # Create instance: data_rx
  create_hier_cell_data_rx [current_bd_instance .] data_rx

  # Create instance: data_tx
  create_hier_cell_data_tx [current_bd_instance .] data_tx

  # Create instance: dma
  create_hier_cell_dma [current_bd_instance .] dma

  # Create instance: ila_0, and set properties
  set ila_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0 ]
  set_property -dict [ list \
   CONFIG.C_ENABLE_ILA_AXI_MON {false} \
   CONFIG.C_MONITOR_TYPE {Native} \
   CONFIG.C_NUM_OF_PROBES {5} \
   CONFIG.C_PROBE0_TYPE {1} \
   CONFIG.C_PROBE1_TYPE {0} \
   CONFIG.C_PROBE2_TYPE {0} \
   CONFIG.C_PROBE2_WIDTH {40} \
   CONFIG.C_PROBE3_TYPE {0} \
   CONFIG.C_PROBE3_WIDTH {40} \
   CONFIG.C_PROBE4_TYPE {0} \
   CONFIG.C_PROBE5_TYPE {1} \
   CONFIG.C_PROBE6_TYPE {1} \
   CONFIG.C_PROBE6_WIDTH {1} \
   CONFIG.C_PROBE7_TYPE {1} \
 ] $ila_0

  # Create instance: io
  create_hier_cell_io [current_bd_instance .] io

  # Create instance: larpix_clk
  create_hier_cell_larpix_clk [current_bd_instance .] larpix_clk

  # Create instance: larpix_trig
  create_hier_cell_larpix_trig [current_bd_instance .] larpix_trig

  # Create instance: larpix_uart_array
  create_hier_cell_larpix_uart_array [current_bd_instance .] larpix_uart_array

  # Create instance: loopback_mux, and set properties
  set block_name mux
  set block_cell_name loopback_mux
  if { [catch {set loopback_mux [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $loopback_mux eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.WIDTH {40} \
 ] $loopback_mux

  # Create instance: pdts_endpoint
  create_hier_cell_pdts_endpoint [current_bd_instance .] pdts_endpoint

  # Create instance: processing_system7_0, and set properties
  set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
  set_property -dict [ list \
   CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
   CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
   CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
   CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
   CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
   CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {100.000000} \
   CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {62.500000} \
   CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
   CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
   CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {25.000000} \
   CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
   CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
   CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {100.000000} \
   CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
   CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
   CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
   CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666666} \
   CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} \
   CONFIG.PCW_CAN0_GRP_CLK_ENABLE {0} \
   CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
   CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_CAN1_GRP_CLK_ENABLE {0} \
   CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
   CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
   CONFIG.PCW_CLK0_FREQ {100000000} \
   CONFIG.PCW_CLK1_FREQ {62500000} \
   CONFIG.PCW_CLK2_FREQ {10000000} \
   CONFIG.PCW_CLK3_FREQ {10000000} \
   CONFIG.PCW_CORE0_FIQ_INTR {0} \
   CONFIG.PCW_CORE0_IRQ_INTR {0} \
   CONFIG.PCW_CORE1_FIQ_INTR {0} \
   CONFIG.PCW_CORE1_IRQ_INTR {0} \
   CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {667} \
   CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} \
   CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
   CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
   CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
   CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
   CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} \
   CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} \
   CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
   CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} \
   CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} \
   CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
   CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
   CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
   CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
   CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
   CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
   CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
   CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
   CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
   CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
   CONFIG.PCW_DDR_RAM_HIGHADDR {0x3FFFFFFF} \
   CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
   CONFIG.PCW_DM_WIDTH {4} \
   CONFIG.PCW_DQS_WIDTH {4} \
   CONFIG.PCW_DQ_WIDTH {32} \
   CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
   CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
   CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
   CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
   CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
   CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
   CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
   CONFIG.PCW_ENET0_RESET_ENABLE {0} \
   CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
   CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
   CONFIG.PCW_ENET1_RESET_ENABLE {0} \
   CONFIG.PCW_ENET_RESET_ENABLE {1} \
   CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
   CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
   CONFIG.PCW_EN_4K_TIMER {0} \
   CONFIG.PCW_EN_CAN0 {0} \
   CONFIG.PCW_EN_CAN1 {0} \
   CONFIG.PCW_EN_CLK0_PORT {1} \
   CONFIG.PCW_EN_CLK1_PORT {1} \
   CONFIG.PCW_EN_CLK2_PORT {0} \
   CONFIG.PCW_EN_CLK3_PORT {0} \
   CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
   CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
   CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
   CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
   CONFIG.PCW_EN_DDR {1} \
   CONFIG.PCW_EN_EMIO_CAN0 {0} \
   CONFIG.PCW_EN_EMIO_CAN1 {0} \
   CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
   CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
   CONFIG.PCW_EN_EMIO_ENET0 {0} \
   CONFIG.PCW_EN_EMIO_ENET1 {0} \
   CONFIG.PCW_EN_EMIO_GPIO {0} \
   CONFIG.PCW_EN_EMIO_I2C0 {0} \
   CONFIG.PCW_EN_EMIO_I2C1 {1} \
   CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
   CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
   CONFIG.PCW_EN_EMIO_PJTAG {0} \
   CONFIG.PCW_EN_EMIO_SDIO0 {0} \
   CONFIG.PCW_EN_EMIO_SDIO1 {0} \
   CONFIG.PCW_EN_EMIO_SPI0 {0} \
   CONFIG.PCW_EN_EMIO_SPI1 {0} \
   CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
   CONFIG.PCW_EN_EMIO_TRACE {0} \
   CONFIG.PCW_EN_EMIO_TTC0 {0} \
   CONFIG.PCW_EN_EMIO_TTC1 {0} \
   CONFIG.PCW_EN_EMIO_UART0 {0} \
   CONFIG.PCW_EN_EMIO_UART1 {0} \
   CONFIG.PCW_EN_EMIO_WDT {0} \
   CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
   CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
   CONFIG.PCW_EN_ENET0 {1} \
   CONFIG.PCW_EN_ENET1 {0} \
   CONFIG.PCW_EN_GPIO {1} \
   CONFIG.PCW_EN_I2C0 {1} \
   CONFIG.PCW_EN_I2C1 {1} \
   CONFIG.PCW_EN_MODEM_UART0 {0} \
   CONFIG.PCW_EN_MODEM_UART1 {0} \
   CONFIG.PCW_EN_PJTAG {0} \
   CONFIG.PCW_EN_PTP_ENET0 {0} \
   CONFIG.PCW_EN_PTP_ENET1 {0} \
   CONFIG.PCW_EN_QSPI {1} \
   CONFIG.PCW_EN_RST0_PORT {1} \
   CONFIG.PCW_EN_RST1_PORT {0} \
   CONFIG.PCW_EN_RST2_PORT {0} \
   CONFIG.PCW_EN_RST3_PORT {0} \
   CONFIG.PCW_EN_SDIO0 {1} \
   CONFIG.PCW_EN_SDIO1 {1} \
   CONFIG.PCW_EN_SMC {0} \
   CONFIG.PCW_EN_SPI0 {0} \
   CONFIG.PCW_EN_SPI1 {0} \
   CONFIG.PCW_EN_TRACE {0} \
   CONFIG.PCW_EN_TTC0 {0} \
   CONFIG.PCW_EN_TTC1 {0} \
   CONFIG.PCW_EN_UART0 {1} \
   CONFIG.PCW_EN_UART1 {1} \
   CONFIG.PCW_EN_USB0 {0} \
   CONFIG.PCW_EN_USB1 {0} \
   CONFIG.PCW_EN_WDT {0} \
   CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {5} \
   CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
   CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {4} \
   CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {4} \
   CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
   CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
   CONFIG.PCW_FCLK_CLK1_BUF {TRUE} \
   CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
   CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
   CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} \
   CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {62.5} \
   CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
   CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
   CONFIG.PCW_FPGA_FCLK1_ENABLE {1} \
   CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
   CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
   CONFIG.PCW_GP0_EN_MODIFIABLE_TXN {1} \
   CONFIG.PCW_GP0_NUM_READ_THREADS {4} \
   CONFIG.PCW_GP0_NUM_WRITE_THREADS {4} \
   CONFIG.PCW_GP1_EN_MODIFIABLE_TXN {1} \
   CONFIG.PCW_GP1_NUM_READ_THREADS {4} \
   CONFIG.PCW_GP1_NUM_WRITE_THREADS {4} \
   CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
   CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
   CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
   CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
   CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
   CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
   CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
   CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
   CONFIG.PCW_I2C0_I2C0_IO {MIO 10 .. 11} \
   CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_I2C0_RESET_ENABLE {0} \
   CONFIG.PCW_I2C1_GRP_INT_ENABLE {1} \
   CONFIG.PCW_I2C1_GRP_INT_IO {EMIO} \
   CONFIG.PCW_I2C1_I2C1_IO {EMIO} \
   CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_I2C1_RESET_ENABLE {0} \
   CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {111.111115} \
   CONFIG.PCW_I2C_RESET_ENABLE {1} \
   CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
   CONFIG.PCW_I2C_RESET_SELECT {Share reset pin} \
   CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
   CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
   CONFIG.PCW_IOPLL_CTRL_FBDIV {30} \
   CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
   CONFIG.PCW_IRQ_F2P_INTR {1} \
   CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
   CONFIG.PCW_MIO_0_DIRECTION {inout} \
   CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_0_PULLUP {enabled} \
   CONFIG.PCW_MIO_0_SLEW {slow} \
   CONFIG.PCW_MIO_10_DIRECTION {inout} \
   CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_10_PULLUP {enabled} \
   CONFIG.PCW_MIO_10_SLEW {slow} \
   CONFIG.PCW_MIO_11_DIRECTION {inout} \
   CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_11_PULLUP {enabled} \
   CONFIG.PCW_MIO_11_SLEW {slow} \
   CONFIG.PCW_MIO_12_DIRECTION {out} \
   CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_12_PULLUP {enabled} \
   CONFIG.PCW_MIO_12_SLEW {slow} \
   CONFIG.PCW_MIO_13_DIRECTION {in} \
   CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_13_PULLUP {enabled} \
   CONFIG.PCW_MIO_13_SLEW {slow} \
   CONFIG.PCW_MIO_14_DIRECTION {in} \
   CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_14_PULLUP {enabled} \
   CONFIG.PCW_MIO_14_SLEW {slow} \
   CONFIG.PCW_MIO_15_DIRECTION {out} \
   CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_15_PULLUP {enabled} \
   CONFIG.PCW_MIO_15_SLEW {slow} \
   CONFIG.PCW_MIO_16_DIRECTION {out} \
   CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_16_PULLUP {enabled} \
   CONFIG.PCW_MIO_16_SLEW {slow} \
   CONFIG.PCW_MIO_17_DIRECTION {out} \
   CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_17_PULLUP {enabled} \
   CONFIG.PCW_MIO_17_SLEW {slow} \
   CONFIG.PCW_MIO_18_DIRECTION {out} \
   CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_18_PULLUP {enabled} \
   CONFIG.PCW_MIO_18_SLEW {slow} \
   CONFIG.PCW_MIO_19_DIRECTION {out} \
   CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_19_PULLUP {enabled} \
   CONFIG.PCW_MIO_19_SLEW {slow} \
   CONFIG.PCW_MIO_1_DIRECTION {out} \
   CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_1_PULLUP {enabled} \
   CONFIG.PCW_MIO_1_SLEW {slow} \
   CONFIG.PCW_MIO_20_DIRECTION {out} \
   CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_20_PULLUP {enabled} \
   CONFIG.PCW_MIO_20_SLEW {slow} \
   CONFIG.PCW_MIO_21_DIRECTION {out} \
   CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_21_PULLUP {enabled} \
   CONFIG.PCW_MIO_21_SLEW {slow} \
   CONFIG.PCW_MIO_22_DIRECTION {in} \
   CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_22_PULLUP {enabled} \
   CONFIG.PCW_MIO_22_SLEW {slow} \
   CONFIG.PCW_MIO_23_DIRECTION {in} \
   CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_23_PULLUP {enabled} \
   CONFIG.PCW_MIO_23_SLEW {slow} \
   CONFIG.PCW_MIO_24_DIRECTION {in} \
   CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_24_PULLUP {enabled} \
   CONFIG.PCW_MIO_24_SLEW {slow} \
   CONFIG.PCW_MIO_25_DIRECTION {in} \
   CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_25_PULLUP {enabled} \
   CONFIG.PCW_MIO_25_SLEW {slow} \
   CONFIG.PCW_MIO_26_DIRECTION {in} \
   CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_26_PULLUP {enabled} \
   CONFIG.PCW_MIO_26_SLEW {slow} \
   CONFIG.PCW_MIO_27_DIRECTION {in} \
   CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_27_PULLUP {enabled} \
   CONFIG.PCW_MIO_27_SLEW {slow} \
   CONFIG.PCW_MIO_28_DIRECTION {inout} \
   CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_28_PULLUP {enabled} \
   CONFIG.PCW_MIO_28_SLEW {slow} \
   CONFIG.PCW_MIO_29_DIRECTION {inout} \
   CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_29_PULLUP {enabled} \
   CONFIG.PCW_MIO_29_SLEW {slow} \
   CONFIG.PCW_MIO_2_DIRECTION {inout} \
   CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_2_PULLUP {disabled} \
   CONFIG.PCW_MIO_2_SLEW {slow} \
   CONFIG.PCW_MIO_30_DIRECTION {inout} \
   CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_30_PULLUP {enabled} \
   CONFIG.PCW_MIO_30_SLEW {slow} \
   CONFIG.PCW_MIO_31_DIRECTION {inout} \
   CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_31_PULLUP {enabled} \
   CONFIG.PCW_MIO_31_SLEW {slow} \
   CONFIG.PCW_MIO_32_DIRECTION {inout} \
   CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_32_PULLUP {enabled} \
   CONFIG.PCW_MIO_32_SLEW {slow} \
   CONFIG.PCW_MIO_33_DIRECTION {inout} \
   CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_33_PULLUP {enabled} \
   CONFIG.PCW_MIO_33_SLEW {slow} \
   CONFIG.PCW_MIO_34_DIRECTION {inout} \
   CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_34_PULLUP {enabled} \
   CONFIG.PCW_MIO_34_SLEW {slow} \
   CONFIG.PCW_MIO_35_DIRECTION {inout} \
   CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_35_PULLUP {enabled} \
   CONFIG.PCW_MIO_35_SLEW {slow} \
   CONFIG.PCW_MIO_36_DIRECTION {inout} \
   CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_36_PULLUP {enabled} \
   CONFIG.PCW_MIO_36_SLEW {slow} \
   CONFIG.PCW_MIO_37_DIRECTION {inout} \
   CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_37_PULLUP {enabled} \
   CONFIG.PCW_MIO_37_SLEW {slow} \
   CONFIG.PCW_MIO_38_DIRECTION {inout} \
   CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_38_PULLUP {enabled} \
   CONFIG.PCW_MIO_38_SLEW {slow} \
   CONFIG.PCW_MIO_39_DIRECTION {inout} \
   CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_39_PULLUP {enabled} \
   CONFIG.PCW_MIO_39_SLEW {slow} \
   CONFIG.PCW_MIO_3_DIRECTION {inout} \
   CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_3_PULLUP {disabled} \
   CONFIG.PCW_MIO_3_SLEW {slow} \
   CONFIG.PCW_MIO_40_DIRECTION {inout} \
   CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_40_PULLUP {disabled} \
   CONFIG.PCW_MIO_40_SLEW {slow} \
   CONFIG.PCW_MIO_41_DIRECTION {inout} \
   CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_41_PULLUP {disabled} \
   CONFIG.PCW_MIO_41_SLEW {slow} \
   CONFIG.PCW_MIO_42_DIRECTION {inout} \
   CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_42_PULLUP {disabled} \
   CONFIG.PCW_MIO_42_SLEW {slow} \
   CONFIG.PCW_MIO_43_DIRECTION {inout} \
   CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_43_PULLUP {disabled} \
   CONFIG.PCW_MIO_43_SLEW {slow} \
   CONFIG.PCW_MIO_44_DIRECTION {inout} \
   CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_44_PULLUP {disabled} \
   CONFIG.PCW_MIO_44_SLEW {slow} \
   CONFIG.PCW_MIO_45_DIRECTION {inout} \
   CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_45_PULLUP {disabled} \
   CONFIG.PCW_MIO_45_SLEW {slow} \
   CONFIG.PCW_MIO_46_DIRECTION {inout} \
   CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_46_PULLUP {enabled} \
   CONFIG.PCW_MIO_46_SLEW {slow} \
   CONFIG.PCW_MIO_47_DIRECTION {inout} \
   CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_47_PULLUP {enabled} \
   CONFIG.PCW_MIO_47_SLEW {slow} \
   CONFIG.PCW_MIO_48_DIRECTION {inout} \
   CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_48_PULLUP {enabled} \
   CONFIG.PCW_MIO_48_SLEW {slow} \
   CONFIG.PCW_MIO_49_DIRECTION {inout} \
   CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_49_PULLUP {enabled} \
   CONFIG.PCW_MIO_49_SLEW {slow} \
   CONFIG.PCW_MIO_4_DIRECTION {inout} \
   CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_4_PULLUP {disabled} \
   CONFIG.PCW_MIO_4_SLEW {slow} \
   CONFIG.PCW_MIO_50_DIRECTION {inout} \
   CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_50_PULLUP {enabled} \
   CONFIG.PCW_MIO_50_SLEW {slow} \
   CONFIG.PCW_MIO_51_DIRECTION {inout} \
   CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_51_PULLUP {enabled} \
   CONFIG.PCW_MIO_51_SLEW {slow} \
   CONFIG.PCW_MIO_52_DIRECTION {out} \
   CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_52_PULLUP {enabled} \
   CONFIG.PCW_MIO_52_SLEW {slow} \
   CONFIG.PCW_MIO_53_DIRECTION {inout} \
   CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
   CONFIG.PCW_MIO_53_PULLUP {enabled} \
   CONFIG.PCW_MIO_53_SLEW {slow} \
   CONFIG.PCW_MIO_5_DIRECTION {inout} \
   CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_5_PULLUP {disabled} \
   CONFIG.PCW_MIO_5_SLEW {slow} \
   CONFIG.PCW_MIO_6_DIRECTION {out} \
   CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_6_PULLUP {disabled} \
   CONFIG.PCW_MIO_6_SLEW {slow} \
   CONFIG.PCW_MIO_7_DIRECTION {out} \
   CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_7_PULLUP {disabled} \
   CONFIG.PCW_MIO_7_SLEW {slow} \
   CONFIG.PCW_MIO_8_DIRECTION {out} \
   CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_8_PULLUP {disabled} \
   CONFIG.PCW_MIO_8_SLEW {slow} \
   CONFIG.PCW_MIO_9_DIRECTION {inout} \
   CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
   CONFIG.PCW_MIO_9_PULLUP {enabled} \
   CONFIG.PCW_MIO_9_SLEW {slow} \
   CONFIG.PCW_MIO_PRIMITIVE {54} \
   CONFIG.PCW_MIO_TREE_PERIPHERALS {GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#GPIO#I2C 0#I2C 0#UART 1#UART 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#Enet 0#Enet 0} \
   CONFIG.PCW_MIO_TREE_SIGNALS {gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#gpio[9]#scl#sda#tx#rx#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#gpio[28]#gpio[29]#gpio[30]#gpio[31]#gpio[32]#gpio[33]#gpio[34]#gpio[35]#gpio[36]#gpio[37]#gpio[38]#gpio[39]#clk#cmd#data[0]#data[1]#data[2]#data[3]#data[0]#cmd#clk#data[1]#data[2]#data[3]#mdc#mdio} \
   CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
   CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
   CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
   CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
   CONFIG.PCW_NAND_CYCLES_T_AR {1} \
   CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
   CONFIG.PCW_NAND_CYCLES_T_RC {11} \
   CONFIG.PCW_NAND_CYCLES_T_REA {1} \
   CONFIG.PCW_NAND_CYCLES_T_RR {1} \
   CONFIG.PCW_NAND_CYCLES_T_WC {11} \
   CONFIG.PCW_NAND_CYCLES_T_WP {1} \
   CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
   CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_NOR_CS0_T_CEOE {1} \
   CONFIG.PCW_NOR_CS0_T_PC {1} \
   CONFIG.PCW_NOR_CS0_T_RC {11} \
   CONFIG.PCW_NOR_CS0_T_TR {1} \
   CONFIG.PCW_NOR_CS0_T_WC {11} \
   CONFIG.PCW_NOR_CS0_T_WP {1} \
   CONFIG.PCW_NOR_CS0_WE_TIME {0} \
   CONFIG.PCW_NOR_CS1_T_CEOE {1} \
   CONFIG.PCW_NOR_CS1_T_PC {1} \
   CONFIG.PCW_NOR_CS1_T_RC {11} \
   CONFIG.PCW_NOR_CS1_T_TR {1} \
   CONFIG.PCW_NOR_CS1_T_WC {11} \
   CONFIG.PCW_NOR_CS1_T_WP {1} \
   CONFIG.PCW_NOR_CS1_WE_TIME {0} \
   CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
   CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
   CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
   CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
   CONFIG.PCW_NOR_SRAM_CS0_T_RC {11} \
   CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
   CONFIG.PCW_NOR_SRAM_CS0_T_WC {11} \
   CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
   CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
   CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
   CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
   CONFIG.PCW_NOR_SRAM_CS1_T_RC {11} \
   CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
   CONFIG.PCW_NOR_SRAM_CS1_T_WC {11} \
   CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
   CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
   CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
   CONFIG.PCW_P2F_ENET0_INTR {0} \
   CONFIG.PCW_P2F_GPIO_INTR {0} \
   CONFIG.PCW_P2F_I2C0_INTR {0} \
   CONFIG.PCW_P2F_QSPI_INTR {0} \
   CONFIG.PCW_P2F_SDIO0_INTR {0} \
   CONFIG.PCW_P2F_UART0_INTR {0} \
   CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.063} \
   CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.062} \
   CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.065} \
   CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.083} \
   CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.007} \
   CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.010} \
   CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {-0.006} \
   CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.048} \
   CONFIG.PCW_PACKAGE_NAME {clg484} \
   CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
   CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
   CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
   CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
   CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
   CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
   CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
   CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
   CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
   CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
   CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
   CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
   CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
   CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
   CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
   CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
   CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
   CONFIG.PCW_SD0_GRP_CD_ENABLE {0} \
   CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
   CONFIG.PCW_SD0_GRP_WP_ENABLE {0} \
   CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
   CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
   CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
   CONFIG.PCW_SD1_GRP_POW_IO {<Select>} \
   CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
   CONFIG.PCW_SD1_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_SD1_SD1_IO {MIO 46 .. 51} \
   CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
   CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
   CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {40} \
   CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {25} \
   CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
   CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
   CONFIG.PCW_SMC_CYCLE_T0 {NA} \
   CONFIG.PCW_SMC_CYCLE_T1 {NA} \
   CONFIG.PCW_SMC_CYCLE_T2 {NA} \
   CONFIG.PCW_SMC_CYCLE_T3 {NA} \
   CONFIG.PCW_SMC_CYCLE_T4 {NA} \
   CONFIG.PCW_SMC_CYCLE_T5 {NA} \
   CONFIG.PCW_SMC_CYCLE_T6 {NA} \
   CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
   CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
   CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
   CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
   CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
   CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
   CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
   CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
   CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
   CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
   CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
   CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
   CONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0} \
   CONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0} \
   CONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0} \
   CONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0} \
   CONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0} \
   CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
   CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
   CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
   CONFIG.PCW_UART0_BAUD_RATE {115200} \
   CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
   CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
   CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_UART0_UART0_IO {MIO 14 .. 15} \
   CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
   CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
   CONFIG.PCW_UART1_UART1_IO {MIO 12 .. 13} \
   CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
   CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {10} \
   CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {100} \
   CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
   CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
   CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
   CONFIG.PCW_UIPARAM_DDR_AL {0} \
   CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
   CONFIG.PCW_UIPARAM_DDR_BL {8} \
   CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.25} \
   CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.25} \
   CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.25} \
   CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.25} \
   CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \
   CONFIG.PCW_UIPARAM_DDR_CL {7} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {61.0905} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {61.0905} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {61.0905} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {61.0905} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
   CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
   CONFIG.PCW_UIPARAM_DDR_CWL {6} \
   CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
   CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {68.4725} \
   CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {71.086} \
   CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {66.794} \
   CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {108.7385} \
   CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {0.0} \
   CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {0.0} \
   CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.0} \
   CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.0} \
   CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {64.1705} \
   CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {63.686} \
   CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {68.46} \
   CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {0} \
   CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {105.4895} \
   CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
   CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
   CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
   CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
   CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333333} \
   CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
   CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
   CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41J256M16 RE-125} \
   CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
   CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
   CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
   CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
   CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
   CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
   CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
   CONFIG.PCW_UIPARAM_DDR_T_RC {48.91} \
   CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
   CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
   CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {0} \
   CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
   CONFIG.PCW_USB0_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
   CONFIG.PCW_USB0_RESET_ENABLE {0} \
   CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
   CONFIG.PCW_USB1_RESET_ENABLE {0} \
   CONFIG.PCW_USB_RESET_ENABLE {1} \
   CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
   CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
   CONFIG.PCW_USE_AXI_NONSECURE {0} \
   CONFIG.PCW_USE_CORESIGHT {0} \
   CONFIG.PCW_USE_CROSS_TRIGGER {0} \
   CONFIG.PCW_USE_CR_FABRIC {1} \
   CONFIG.PCW_USE_DDR_BYPASS {0} \
   CONFIG.PCW_USE_DEBUG {0} \
   CONFIG.PCW_USE_DMA0 {0} \
   CONFIG.PCW_USE_DMA1 {0} \
   CONFIG.PCW_USE_DMA2 {0} \
   CONFIG.PCW_USE_DMA3 {0} \
   CONFIG.PCW_USE_EXPANDED_IOP {0} \
   CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
   CONFIG.PCW_USE_HIGH_OCM {0} \
   CONFIG.PCW_USE_M_AXI_GP0 {1} \
   CONFIG.PCW_USE_M_AXI_GP1 {0} \
   CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
   CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
   CONFIG.PCW_USE_S_AXI_ACP {0} \
   CONFIG.PCW_USE_S_AXI_GP0 {0} \
   CONFIG.PCW_USE_S_AXI_GP1 {0} \
   CONFIG.PCW_USE_S_AXI_HP0 {1} \
   CONFIG.PCW_USE_S_AXI_HP1 {0} \
   CONFIG.PCW_USE_S_AXI_HP2 {0} \
   CONFIG.PCW_USE_S_AXI_HP3 {0} \
   CONFIG.PCW_USE_TRACE {0} \
   CONFIG.PCW_VALUE_SILVERSION {3} \
   CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
   CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
   CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
   CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
 ] $processing_system7_0

  # Create instance: ps7_0_axi_periph, and set properties
  set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_0_axi_periph ]
  set_property -dict [ list \
   CONFIG.M00_HAS_REGSLICE {0} \
   CONFIG.M01_HAS_DATA_FIFO {0} \
   CONFIG.M01_HAS_REGSLICE {0} \
   CONFIG.M02_HAS_REGSLICE {0} \
   CONFIG.M03_HAS_REGSLICE {0} \
   CONFIG.M04_HAS_REGSLICE {0} \
   CONFIG.NUM_MI {6} \
   CONFIG.STRATEGY {1} \
 ] $ps7_0_axi_periph

  # Create instance: rst_ps7_0_100M, and set properties
  set rst_ps7_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_100M ]
  set_property -dict [ list \
   CONFIG.C_EXT_RST_WIDTH {1} \
 ] $rst_ps7_0_100M

  # Create instance: test_points, and set properties
  set test_points [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 test_points ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {4} \
 ] $test_points

  # Create instance: xlconcat_0, and set properties
  set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]
  set_property -dict [ list \
   CONFIG.NUM_PORTS {3} \
 ] $xlconcat_0

  # Create instance: xlconstant_0, and set properties
  set xlconstant_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0 ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
 ] $xlconstant_0

  # Create interface connections
  connect_bd_intf_net -intf_net S0_AXIS_1 [get_bd_intf_pins data_tx/M00_AXIS] [get_bd_intf_pins larpix_uart_array/S0_AXIS]
  connect_bd_intf_net -intf_net S1_AXIS_1 [get_bd_intf_pins data_tx/M01_AXIS] [get_bd_intf_pins larpix_uart_array/S1_AXIS]
  connect_bd_intf_net -intf_net S2_AXIS_1 [get_bd_intf_pins data_tx/M02_AXIS] [get_bd_intf_pins larpix_uart_array/S2_AXIS]
  connect_bd_intf_net -intf_net S3_AXIS_1 [get_bd_intf_pins data_tx/M03_AXIS] [get_bd_intf_pins larpix_uart_array/S3_AXIS]
  connect_bd_intf_net -intf_net S5_AXIS_1 [get_bd_intf_pins data_tx/M05_AXIS] [get_bd_intf_pins larpix_uart_array/S5_AXIS]
  connect_bd_intf_net -intf_net S6_AXIS_1 [get_bd_intf_pins data_tx/M06_AXIS] [get_bd_intf_pins larpix_uart_array/S6_AXIS]
  connect_bd_intf_net -intf_net S7_AXIS_1 [get_bd_intf_pins data_tx/M07_AXIS] [get_bd_intf_pins larpix_uart_array/S7_AXIS]
  connect_bd_intf_net -intf_net S_AXIMM_1 [get_bd_intf_pins larpix_uart_array/S_AXIMM] [get_bd_intf_pins ps7_0_axi_periph/M04_AXI]
  connect_bd_intf_net -intf_net S_AXIS_S2MM_1 [get_bd_intf_pins data_rx/M00_AXIS] [get_bd_intf_pins dma/S_AXIS_S2MM]
  connect_bd_intf_net -intf_net S_AXI_LITE_1 [get_bd_intf_pins dma/S_AXI_LITE] [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
  connect_bd_intf_net -intf_net S_AXI_LITE_2 [get_bd_intf_pins larpix_trig/S_AXI_LITE] [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
  connect_bd_intf_net -intf_net S_AXI_LITE_3 [get_bd_intf_pins axi_lite_reg_space/S_AXI_LITE] [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
  connect_bd_intf_net -intf_net cdr_clk_1 [get_bd_intf_ports cdr_clk] [get_bd_intf_pins pdts_endpoint/rxd]
  connect_bd_intf_net -intf_net data_tx_M04_AXIS [get_bd_intf_pins data_tx/M04_AXIS] [get_bd_intf_pins larpix_uart_array/S4_AXIS]
  connect_bd_intf_net -intf_net data_tx_M08_AXIS [get_bd_intf_pins data_tx/M08_AXIS] [get_bd_intf_pins larpix_uart_array/S8_AXIS]
  connect_bd_intf_net -intf_net data_tx_M09_AXIS [get_bd_intf_pins data_tx/M09_AXIS] [get_bd_intf_pins larpix_uart_array/S9_AXIS]
  connect_bd_intf_net -intf_net dma_M00_AXI [get_bd_intf_pins dma/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
  connect_bd_intf_net -intf_net dma_M_AXIS_MM2S [get_bd_intf_pins data_tx/S_AXIS] [get_bd_intf_pins dma/M_AXIS_MM2S]
  connect_bd_intf_net -intf_net larpix_clk_M_AXIS [get_bd_intf_pins data_rx/S11_AXIS] [get_bd_intf_pins larpix_clk/M_AXIS]
  connect_bd_intf_net -intf_net larpix_trig_M_AXIS [get_bd_intf_pins data_rx/S10_AXIS] [get_bd_intf_pins larpix_trig/M_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M0_AXIS [get_bd_intf_pins data_rx/S00_AXIS] [get_bd_intf_pins larpix_uart_array/M0_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M1_AXIS [get_bd_intf_pins data_rx/S01_AXIS] [get_bd_intf_pins larpix_uart_array/M1_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M2_AXIS [get_bd_intf_pins data_rx/S02_AXIS] [get_bd_intf_pins larpix_uart_array/M2_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M3_AXIS [get_bd_intf_pins data_rx/S03_AXIS] [get_bd_intf_pins larpix_uart_array/M3_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M4_AXIS [get_bd_intf_pins data_rx/S04_AXIS] [get_bd_intf_pins larpix_uart_array/M4_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M5_AXIS [get_bd_intf_pins data_rx/S05_AXIS] [get_bd_intf_pins larpix_uart_array/M5_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M6_AXIS [get_bd_intf_pins data_rx/S06_AXIS] [get_bd_intf_pins larpix_uart_array/M6_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M7_AXIS [get_bd_intf_pins data_rx/S07_AXIS] [get_bd_intf_pins larpix_uart_array/M7_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M8_AXIS [get_bd_intf_pins data_rx/S08_AXIS] [get_bd_intf_pins larpix_uart_array/M8_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M9_AXIS [get_bd_intf_pins data_rx/S09_AXIS] [get_bd_intf_pins larpix_uart_array/M9_AXIS]
  connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR] [get_bd_intf_pins processing_system7_0/DDR]
  connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO] [get_bd_intf_pins processing_system7_0/FIXED_IO]
  connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
  connect_bd_intf_net -intf_net ps7_0_axi_periph_M03_AXI [get_bd_intf_pins larpix_clk/S_AXI_LITE] [get_bd_intf_pins ps7_0_axi_periph/M03_AXI]
  connect_bd_intf_net -intf_net ps7_0_axi_periph_M05_AXI [get_bd_intf_pins pdts_endpoint/pdts_s_axi_lite] [get_bd_intf_pins ps7_0_axi_periph/M05_AXI]

  # Create port connections
  connect_bd_net -net HW_SYNC_TRIG_1 [get_bd_ports HW_SYNC_TRIG] [get_bd_pins larpix_clk/HW_SYNC_TRIG]
  connect_bd_net -net I_RESETN_1 [get_bd_pins io/I_RESETN] [get_bd_pins larpix_clk/larpix_clk_rstn] [get_bd_pins larpix_trig/MCLK_RSTN]
  connect_bd_net -net MCLK_RSTN_1 [get_bd_pins ila_0/probe1] [get_bd_pins io/SYNC] [get_bd_pins larpix_clk/larpix_clk_locked]
  connect_bd_net -net MISO_0_1 [get_bd_ports MISO_0] [get_bd_pins ila_0/probe2] [get_bd_pins loopback_mux/I0]
  connect_bd_net -net TIMESTAMP_1 [get_bd_pins larpix_clk/pacman_ts] [get_bd_pins larpix_trig/TIMESTAMP] [get_bd_pins larpix_uart_array/PACMAN_TS]
  connect_bd_net -net TRIG1_IN_1 [get_bd_ports TRIG1_IN] [get_bd_pins larpix_trig/TRIG1_IN]
  connect_bd_net -net axi_lite_reg_space_Dout [get_bd_pins axi_lite_reg_space/loopback_en] [get_bd_pins ila_0/probe4] [get_bd_pins loopback_mux/SEL]
  connect_bd_net -net axi_lite_reg_space_analog_pwr_en [get_bd_ports ANALOG_PWR_EN] [get_bd_pins axi_lite_reg_space/analog_pwr_en]
  connect_bd_net -net axi_lite_reg_space_tile_en [get_bd_ports TILE_EN] [get_bd_pins axi_lite_reg_space/tile_en] [get_bd_pins io/I_TILE_EN] [get_bd_pins larpix_uart_array/TILE_EN]
  connect_bd_net -net axi_lite_reg_space_tile_sync_en [get_bd_pins axi_lite_reg_space/tile_sync_en] [get_bd_pins io/SYNC_EN]
  connect_bd_net -net cdr_lol_1 [get_bd_ports cdr_lol] [get_bd_pins pdts_endpoint/cdr_lol]
  connect_bd_net -net cdr_los_1 [get_bd_ports cdr_los] [get_bd_pins pdts_endpoint/cdr_los]
  connect_bd_net -net io_O_SYNC [get_bd_ports TILE_SYNC] [get_bd_pins io/O_SYNC]
  connect_bd_net -net io_O_TRIG [get_bd_ports TRIG] [get_bd_pins io/O_TRIG]
  connect_bd_net -net larpix_clk_clk_sel [get_bd_pins larpix_clk/clk_sel] [get_bd_pins xlconcat_0/In0]
  connect_bd_net -net larpix_clk_larpix_clk [get_bd_ports CLK] [get_bd_pins ila_0/probe0] [get_bd_pins io/I_CLK] [get_bd_pins larpix_clk/larpix_clk] [get_bd_pins larpix_trig/MCLK] [get_bd_pins larpix_uart_array/MCLK]
  connect_bd_net -net larpix_clk_larpix_clk_rst [get_bd_pins larpix_clk/larpix_clk_rst] [get_bd_pins larpix_uart_array/MRST]
  connect_bd_net -net larpix_trig_TRIG_MASKED [get_bd_pins io/I_TRIG] [get_bd_pins larpix_trig/TRIG_MASKED]
  connect_bd_net -net larpix_uart_array_MOSI [get_bd_ports MOSI_0] [get_bd_pins larpix_uart_array/MOSI]
  connect_bd_net -net larpix_uart_array_MOSI_loopback [get_bd_pins ila_0/probe3] [get_bd_pins larpix_uart_array/MOSI_loopback] [get_bd_pins loopback_mux/I1]
  connect_bd_net -net larpix_uart_array_UART_RX_BUSY [get_bd_ports UART_RX_BUSY] [get_bd_pins larpix_uart_array/UART_RX_BUSY]
  connect_bd_net -net larpix_uart_array_UART_TX_BUSY1 [get_bd_ports UART_TX_BUSY] [get_bd_pins larpix_uart_array/UART_TX_BUSY]
  connect_bd_net -net loopback_mux_O [get_bd_pins larpix_uart_array/MISO] [get_bd_pins loopback_mux/O]
  connect_bd_net -net pdts_endpoint_pdts_clk [get_bd_pins larpix_clk/pdts_clk] [get_bd_pins pdts_endpoint/pdts_clk] [get_bd_pins test_points/In0]
  connect_bd_net -net pdts_endpoint_pdts_rdy [get_bd_pins larpix_clk/pdts_rdy] [get_bd_pins pdts_endpoint/pdts_rdy] [get_bd_pins test_points/In2] [get_bd_pins xlconcat_0/In2]
  connect_bd_net -net pdts_endpoint_pdts_sfp_tx_dis [get_bd_ports pdts_sfp_tx_dis] [get_bd_pins pdts_endpoint/pdts_sfp_tx_dis]
  connect_bd_net -net pdts_endpoint_pdts_tstamp [get_bd_pins larpix_clk/TIMESTAMP] [get_bd_pins pdts_endpoint/pdts_tstamp]
  connect_bd_net -net pdts_endpoint_reset_mmcm [get_bd_pins larpix_clk/reset_mmcm] [get_bd_pins pdts_endpoint/reset_mmcm] [get_bd_pins xlconcat_0/In1]
  connect_bd_net -net pdts_endpoint_rxd_div2 [get_bd_pins pdts_endpoint/rxd_div2] [get_bd_pins test_points/In3]
  connect_bd_net -net pdts_endpoint_sfp_tx_n [get_bd_ports sfp_tx_n] [get_bd_pins pdts_endpoint/sfp_tx_n]
  connect_bd_net -net pdts_endpoint_sfp_tx_p [get_bd_ports sfp_tx_p] [get_bd_pins pdts_endpoint/sfp_tx_p]
  connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_pins axi_lite_reg_space/S_AXI_LITE_ACLK] [get_bd_pins data_rx/M00_AXIS_ACLK] [get_bd_pins data_tx/aclk] [get_bd_pins dma/ACLK] [get_bd_pins ila_0/clk] [get_bd_pins larpix_clk/ACLK] [get_bd_pins larpix_trig/ACLK] [get_bd_pins larpix_uart_array/ACLK] [get_bd_pins pdts_endpoint/pdts_sclk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins ps7_0_axi_periph/M04_ACLK] [get_bd_pins ps7_0_axi_periph/M05_ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins rst_ps7_0_100M/slowest_sync_clk]
  connect_bd_net -net processing_system7_0_FCLK_CLK1 [get_bd_pins larpix_clk/SoC_CLK] [get_bd_pins processing_system7_0/FCLK_CLK1]
  connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_100M/ext_reset_in]
  connect_bd_net -net rst_ps7_0_100M_peripheral_aresetn [get_bd_pins axi_lite_reg_space/S_AXI_LITE_ARESETN] [get_bd_pins data_rx/M00_AXIS_ARESETN] [get_bd_pins data_tx/aresetn] [get_bd_pins dma/ARESETN] [get_bd_pins larpix_clk/RSTN] [get_bd_pins larpix_trig/ARESETN] [get_bd_pins larpix_uart_array/ARESETN] [get_bd_pins pdts_endpoint/pdts_aresetn] [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins ps7_0_axi_periph/M03_ARESETN] [get_bd_pins ps7_0_axi_periph/M04_ARESETN] [get_bd_pins ps7_0_axi_periph/M05_ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins rst_ps7_0_100M/peripheral_aresetn]
  connect_bd_net -net sfp_los_1 [get_bd_ports sfp_los] [get_bd_pins pdts_endpoint/sfp_los] [get_bd_pins test_points/In1]
  connect_bd_net -net xlconstant_0_dout [get_bd_pins larpix_clk/HW_HARD_RST_TRIG] [get_bd_pins larpix_clk/HW_STATE_RST_TRIG] [get_bd_pins larpix_trig/TRIG2_IN] [get_bd_pins larpix_trig/TRIG3_IN] [get_bd_pins xlconstant_0/dout]

  # Create address segments
  assign_bd_address -offset 0x40400000 -range 0x00010000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs dma/axi_dma_0/S_AXI_LITE/Reg] -force
  assign_bd_address -offset 0x50030000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs pdts_endpoint/axi_lite_reg_space_0/S_AXI_LITE/reg0] -force
  assign_bd_address -offset 0x50002000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_trig/axi_lite_reg_space/axi_lite_reg_space_0/S_AXI_LITE/reg0] -force
  assign_bd_address -offset 0x50000000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_lite_reg_space/axi_lite_reg_space_0/S_AXI_LITE/reg0] -force
  assign_bd_address -offset 0x50001000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_clk/axi_lite_reg_space/axi_lite_reg_space_0/S_AXI_LITE/reg0] -force
  assign_bd_address -offset 0x50003000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE0/reg0] -force
  assign_bd_address -offset 0x50004000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE1/reg0] -force
  assign_bd_address -offset 0x5000D000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE10/reg0] -force
  assign_bd_address -offset 0x5000E000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE11/reg0] -force
  assign_bd_address -offset 0x5000F000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE12/reg0] -force
  assign_bd_address -offset 0x50010000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE13/reg0] -force
  assign_bd_address -offset 0x50011000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE14/reg0] -force
  assign_bd_address -offset 0x50012000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE15/reg0] -force
  assign_bd_address -offset 0x50013000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE16/reg0] -force
  assign_bd_address -offset 0x50014000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE17/reg0] -force
  assign_bd_address -offset 0x50015000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE18/reg0] -force
  assign_bd_address -offset 0x50016000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE19/reg0] -force
  assign_bd_address -offset 0x50005000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE2/reg0] -force
  assign_bd_address -offset 0x50017000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE20/reg0] -force
  assign_bd_address -offset 0x50018000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE21/reg0] -force
  assign_bd_address -offset 0x50019000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE22/reg0] -force
  assign_bd_address -offset 0x5001A000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE23/reg0] -force
  assign_bd_address -offset 0x5001B000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE24/reg0] -force
  assign_bd_address -offset 0x5001C000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE25/reg0] -force
  assign_bd_address -offset 0x5001D000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE26/reg0] -force
  assign_bd_address -offset 0x5001E000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE27/reg0] -force
  assign_bd_address -offset 0x5001F000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE28/reg0] -force
  assign_bd_address -offset 0x50020000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE29/reg0] -force
  assign_bd_address -offset 0x50006000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE3/reg0] -force
  assign_bd_address -offset 0x50021000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE30/reg0] -force
  assign_bd_address -offset 0x50022000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE31/reg0] -force
  assign_bd_address -offset 0x50023000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE32/reg0] -force
  assign_bd_address -offset 0x50024000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE33/reg0] -force
  assign_bd_address -offset 0x50025000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE34/reg0] -force
  assign_bd_address -offset 0x50026000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE35/reg0] -force
  assign_bd_address -offset 0x50027000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE36/reg0] -force
  assign_bd_address -offset 0x50028000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE37/reg0] -force
  assign_bd_address -offset 0x50029000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE38/reg0] -force
  assign_bd_address -offset 0x5002A000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE39/reg0] -force
  assign_bd_address -offset 0x50007000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE4/reg0] -force
  assign_bd_address -offset 0x50008000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE5/reg0] -force
  assign_bd_address -offset 0x50009000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE6/reg0] -force
  assign_bd_address -offset 0x5000A000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE7/reg0] -force
  assign_bd_address -offset 0x5000B000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE8/reg0] -force
  assign_bd_address -offset 0x5000C000 -range 0x00001000 -target_address_space [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs larpix_uart_array/uart_channel_top_0/S_AXI_LITE9/reg0] -force
  assign_bd_address -offset 0x30000000 -range 0x08000000 -target_address_space [get_bd_addr_spaces dma/axi_dma_0/Data_SG] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
  assign_bd_address -offset 0x30000000 -range 0x08000000 -target_address_space [get_bd_addr_spaces dma/axi_dma_0/Data_MM2S] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force
  assign_bd_address -offset 0x30000000 -range 0x08000000 -target_address_space [get_bd_addr_spaces dma/axi_dma_0/Data_S2MM] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] -force

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.522736",
   "Default View_TopLeft":"1611,-10",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 14 -x 5680 -y 490 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 14 -x 5680 -y 510 -defaultsOSRD
preplace port cdr_clk -pg 1 -lvl 0 -x 0 -y 1460 -defaultsOSRD
preplace port CLK -pg 1 -lvl 14 -x 5680 -y 1250 -defaultsOSRD
preplace port HW_SYNC_TRIG -pg 1 -lvl 0 -x 0 -y 1250 -defaultsOSRD
preplace port TRIG1_IN -pg 1 -lvl 0 -x 0 -y 980 -defaultsOSRD
preplace port UART_RX_BUSY -pg 1 -lvl 14 -x 5680 -y 530 -defaultsOSRD
preplace port UART_TX_BUSY -pg 1 -lvl 14 -x 5680 -y 550 -defaultsOSRD
preplace port cdr_lol -pg 1 -lvl 0 -x 0 -y 1480 -defaultsOSRD
preplace port cdr_los -pg 1 -lvl 0 -x 0 -y 1500 -defaultsOSRD
preplace port pdts_sfp_tx_dis -pg 1 -lvl 14 -x 5680 -y 1470 -defaultsOSRD
preplace port sfp_los -pg 1 -lvl 0 -x 0 -y 1520 -defaultsOSRD
preplace portBus ANALOG_PWR_EN -pg 1 -lvl 14 -x 5680 -y 740 -defaultsOSRD
preplace portBus MISO_0 -pg 1 -lvl 0 -x 0 -y 690 -defaultsOSRD
preplace portBus MOSI_0 -pg 1 -lvl 14 -x 5680 -y 420 -defaultsOSRD
preplace portBus TILE_EN -pg 1 -lvl 14 -x 5680 -y 580 -defaultsOSRD
preplace portBus TRIG -pg 1 -lvl 14 -x 5680 -y 920 -defaultsOSRD
preplace portBus sfp_tx_n -pg 1 -lvl 14 -x 5680 -y 1530 -defaultsOSRD
preplace portBus sfp_tx_p -pg 1 -lvl 14 -x 5680 -y 1550 -defaultsOSRD
preplace portBus TILE_SYNC -pg 1 -lvl 14 -x 5680 -y 980 -defaultsOSRD
preplace inst TP_UNUSED -pg 1 -lvl 10 -x 4520 -y 60 -defaultsOSRD
preplace inst axi_lite_reg_space -pg 1 -lvl 12 -x 5042 -y 770 -defaultsOSRD
preplace inst data_rx -pg 1 -lvl 4 -x 1896 -y 242 -defaultsOSRD
preplace inst data_tx -pg 1 -lvl 2 -x 550 -y 160 -defaultsOSRD
preplace inst dma -pg 1 -lvl 5 -x 2686 -y 590 -defaultsOSRD
preplace inst io -pg 1 -lvl 13 -x 5492 -y 890 -defaultsOSRD
preplace inst larpix_clk -pg 1 -lvl 3 -x 1120 -y 1260 -defaultsOSRD
preplace inst larpix_trig -pg 1 -lvl 3 -x 1120 -y 940 -defaultsOSRD
preplace inst larpix_uart_array -pg 1 -lvl 3 -x 1120 -y 240 -defaultsOSRD
preplace inst pdts_endpoint -pg 1 -lvl 8 -x 3956 -y 1500 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 6 -x 3102 -y 550 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 7 -x 3560 -y 800 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 210 -y 590 -defaultsOSRD
preplace inst test_points -pg 1 -lvl 9 -x 4330 -y 1380 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 550 -y 1040 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 13 -x 5492 -y 1150 -defaultsOSRD
preplace inst loopback_mux -pg 1 -lvl 2 -x 550 -y 570 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 11 -x 4720 -y 1160 -defaultsOSRD
preplace netloc HW_SYNC_TRIG_1 1 0 3 NJ 1250 NJ 1250 660J
preplace netloc I_RESETN_1 1 2 11 740 1070 1310 1272 2060J 1252 NJ 1252 NJ 1252 NJ 1252 NJ 1252 NJ 1252 NJ 1252 4840 1250 5260
preplace netloc MCLK_RSTN_1 1 3 10 1340J 1262 NJ 1262 NJ 1262 NJ 1262 NJ 1262 NJ 1262 NJ 1262 NJ 1262 4830 1230 5270
preplace netloc TRIG1_IN_1 1 0 3 NJ 980 NJ 980 NJ
preplace netloc axi_lite_reg_space_analog_pwr_en 1 12 2 NJ 740 NJ
preplace netloc axi_lite_reg_space_tile_en 1 2 12 710 1080 1360J 1302 NJ 1302 NJ 1302 NJ 1302 NJ 1302 4130J 1242 NJ 1242 NJ 1242 4820 1240 5220 580 NJ
preplace netloc cdr_lol_1 1 0 8 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ
preplace netloc cdr_los_1 1 0 8 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ
preplace netloc io_O_TRIG 1 13 1 NJ 920
preplace netloc larpix_clk_larpix_clk 1 2 12 700 800 1390 1282 2080J 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 NJ 1280 4850 1260 5250 1260 5650J
preplace netloc larpix_clk_larpix_clk_rst 1 2 2 730 480 1290
preplace netloc larpix_trig_TRIG_MASKED 1 3 10 1370J 1312 NJ 1312 NJ 1312 NJ 1312 3720J 1040 NJ 1040 NJ 1040 NJ 1040 N 1040 5240
preplace netloc larpix_uart_array_MOSI 1 3 11 1290J 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 4430J 0 NJ 0 4820 420 NJ 420 NJ
preplace netloc larpix_uart_array_UART_RX_BUSY 1 3 11 1460J 1252 2030J 680 NJ 680 3340J 580 NJ 580 NJ 580 NJ 580 NJ 580 4820 530 NJ 530 NJ
preplace netloc larpix_uart_array_UART_TX_BUSY1 1 3 11 1400J 1322 NJ 1322 NJ 1322 NJ 1322 NJ 1322 4140J 1290 NJ 1290 NJ 1290 4860 1270 NJ 1270 5640J
preplace netloc pdts_endpoint_pdts_clk 1 2 7 750 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 NJ 1630 4180
preplace netloc pdts_endpoint_pdts_rdy 1 2 9 760 1640 NJ 1640 NJ 1640 NJ 1640 NJ 1640 NJ 1640 4160 1180 N 1180 N
preplace netloc pdts_endpoint_pdts_sfp_tx_dis 1 8 6 NJ 1470 NJ 1470 NJ 1470 N 1470 NJ 1470 NJ
preplace netloc pdts_endpoint_pdts_tstamp 1 2 7 730 1650 NJ 1650 NJ 1650 NJ 1650 NJ 1650 NJ 1650 4130
preplace netloc pdts_endpoint_rxd_div2 1 8 1 4170 1410n
preplace netloc pdts_endpoint_sfp_tx_n 1 8 6 NJ 1530 NJ 1530 NJ 1530 N 1530 NJ 1530 NJ
preplace netloc pdts_endpoint_sfp_tx_p 1 8 6 NJ 1550 NJ 1550 NJ 1550 N 1550 NJ 1550 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 0 13 20 300 380 300 690 460 1410 32 2040 670 2840 670 3330 1080 3710 1080 NJ 1080 NJ 1080 N 1080 4820 1100 NJ
preplace netloc processing_system7_0_FCLK_CLK1 1 2 5 760 1100 1300J 1372 NJ 1372 NJ 1372 3320
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 7 20 770 NJ 770 NJ 770 1330J 1382 NJ 1382 NJ 1382 3310
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 11 390 310 670 520 1490 1332 2050 690 NJ 690 3350 1020 3740 790 NJ 790 NJ 790 NJ 790 N
preplace netloc sfp_los_1 1 0 9 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 3700 1620 4190
preplace netloc xlconstant_0_dout 1 2 1 700 1000n
preplace netloc io_O_SYNC 1 13 1 NJ 980
preplace netloc axi_lite_reg_space_tile_sync_en 1 12 1 5280 780n
preplace netloc pdts_endpoint_reset_mmcm 1 2 9 740 1090 1320J 1362 NJ 1362 NJ 1362 NJ 1362 NJ 1362 4150 1160 N 1160 N
preplace netloc loopback_mux_O 1 2 1 680 350n
preplace netloc axi_lite_reg_space_Dout 1 1 12 420 780 NJ 780 1350J 1352 NJ 1352 NJ 1352 NJ 1352 NJ 1352 4120J 1060 NJ 1060 NJ 1060 N 1060 5230
preplace netloc larpix_uart_array_MOSI_loopback 1 1 12 410 650 NJ 650 1450 1242 2040J 1070 NJ 1070 NJ 1070 NJ 1070 NJ 1070 NJ 1070 NJ 1070 N 1070 5210
preplace netloc MISO_0_1 1 0 13 NJ 690 400 760 N 760 1380 1342 N 1342 N 1342 N 1342 N 1342 4110 1050 N 1050 N 1050 N 1050 5240
preplace netloc larpix_clk_clk_sel 1 3 8 1290 1292 2070J 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ
preplace netloc TIMESTAMP_1 1 2 2 720 790 1280
preplace netloc S1_AXIS_1 1 2 1 N 90
preplace netloc dma_M_AXIS_MM2S 1 1 5 380 10 NJ 10 NJ 10 NJ 10 2820
preplace netloc data_tx_M08_AXIS 1 2 1 680 230n
preplace netloc S_AXI_LITE_3 1 7 5 NJ 750 NJ 750 NJ 750 N 750 N
preplace netloc S6_AXIS_1 1 2 1 N 190
preplace netloc larpix_trig_M_AXIS 1 3 1 1470 312n
preplace netloc larpix_clk_M_AXIS 1 3 1 1480 332n
preplace netloc larpix_uart_array_M9_AXIS 1 3 1 1400 270n
preplace netloc larpix_uart_array_M8_AXIS 1 3 1 1420 272n
preplace netloc S_AXIMM_1 1 2 6 690 0 NJ 0 NJ 0 NJ 0 NJ 0 3730
preplace netloc larpix_uart_array_M2_AXIS 1 3 1 1470 150n
preplace netloc S0_AXIS_1 1 2 1 N 70
preplace netloc S3_AXIS_1 1 2 1 N 130
preplace netloc larpix_uart_array_M0_AXIS 1 3 1 1470 110n
preplace netloc S2_AXIS_1 1 2 1 N 110
preplace netloc dma_M00_AXI 1 5 1 2830 530n
preplace netloc larpix_uart_array_M1_AXIS 1 3 1 1470 130n
preplace netloc cdr_clk_1 1 0 8 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ 1460 NJ
preplace netloc S_AXI_LITE_2 1 2 6 740 470 1430J 42 NJ 42 NJ 42 NJ 42 3720
preplace netloc S7_AXIS_1 1 2 1 N 210
preplace netloc S_AXI_LITE_1 1 4 4 2050 430 NJ 430 NJ 430 3700
preplace netloc S_AXIS_S2MM_1 1 4 1 2030 242n
preplace netloc S5_AXIS_1 1 2 1 N 170
preplace netloc processing_system7_0_DDR 1 6 8 NJ 490 NJ 490 NJ 490 NJ 490 NJ 490 N 490 NJ 490 NJ
preplace netloc processing_system7_0_FIXED_IO 1 6 8 NJ 510 NJ 510 NJ 510 NJ 510 NJ 510 N 510 NJ 510 NJ
preplace netloc ps7_0_axi_periph_M05_AXI 1 7 1 3730 850n
preplace netloc processing_system7_0_M_AXI_GP0 1 6 1 3350 550n
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 6 730 490 1440J 52 NJ 52 NJ 52 NJ 52 3710
preplace netloc larpix_uart_array_M5_AXIS 1 3 1 1470 210n
preplace netloc larpix_uart_array_M6_AXIS 1 3 1 1470 230n
preplace netloc larpix_uart_array_M4_AXIS 1 3 1 1470 190n
preplace netloc larpix_uart_array_M3_AXIS 1 3 1 1470 170n
preplace netloc data_tx_M09_AXIS 1 2 1 670 250n
preplace netloc larpix_uart_array_M7_AXIS 1 3 1 1470 250n
preplace netloc data_tx_M04_AXIS 1 2 1 N 150
levelinfo -pg 1 0 210 550 1120 1896 2686 3102 3560 3956 4330 4520 4720 5042 5492 5680
pagesize -pg 1 -db -bbox -sgen -140 -10 5860 2810
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_zsys()
cr_bd_zsys ""
set_property EXCLUDE_DEBUG_LOGIC "0" [get_files zsys.bd ] 
set_property GENERATE_SYNTH_CHECKPOINT "0" [get_files zsys.bd ] 
set_property IS_ENABLED "1" [get_files zsys.bd ] 
set_property IS_GLOBAL_INCLUDE "0" [get_files zsys.bd ] 
set_property IS_LOCKED "0" [get_files zsys.bd ] 
set_property LIBRARY "xil_defaultlib" [get_files zsys.bd ] 
set_property PATH_MODE "RelativeFirst" [get_files zsys.bd ] 
set_property PFM_NAME "" [get_files zsys.bd ] 
set_property REGISTERED_WITH_MANAGER "1" [get_files zsys.bd ] 
set_property SYNTH_CHECKPOINT_MODE "None" [get_files zsys.bd ] 
set_property USED_IN "synthesis implementation simulation" [get_files zsys.bd ] 
set_property USED_IN_IMPLEMENTATION "1" [get_files zsys.bd ] 
set_property USED_IN_SIMULATION "1" [get_files zsys.bd ] 
set_property USED_IN_SYNTHESIS "1" [get_files zsys.bd ] 

if { [get_files axis_interconnect_merge.xci] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/axis_interconnect_merge/axis_interconnect_merge.xci
}
if { [get_files fifo_64x512.xci] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/ip/fifo_64x512/fifo_64x512.xci
}
if { [get_files axi_lite_reg_space.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/axi_lite_reg_space.vhd
}
if { [get_files uart_types.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/uart_types.vhd
}
if { [get_files uart_types.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/uart_types.vhd
}
if { [get_files axi_stream_to_larpix_all_channels.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/axi_stream_to_larpix_all_channels.vhd
}
if { [get_files larpix_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/larpix_to_axi_stream.vhd
}
if { [get_files larpix_uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/larpix_uart_rx.vhd
}
if { [get_files obuft_out.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/obuft_out.vhd
}
if { [get_files uart_channel.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/uart_channel.vhd
}
if { [get_files uart_rx.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/uart_rx.vhd
}
if { [get_files uart_tx.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/uart_tx.vhd
}
if { [get_files larpix_uart_tx_noAXIS.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/larpix_uart_tx_noAXIS.vhd
}
if { [get_files uart_channel_array.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/uart_channel_array.vhd
}
if { [get_files uart_channel_top.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/uart_channel_top.vhd
}
if { [get_files axi_lite_reg_space.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/axi_lite_reg_space.vhd
}
if { [get_files bufgmux.v] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/bufgmux.v
}
if { [get_files mux.v] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/mux.v
}
if { [get_files larpix_clk_to_axi_stream.vhd] == "" } {
  import_files -quiet -fileset sources_1 $origin_dir/srcs/fw/larpix_clk_to_axi_stream.vhd
}



puts "INFO:+++++++++++++++++++++++++++++++"
puts "CREATING WRAPPER FILES"

#call make_wrapper to create wrapper files
if { [get_property IS_LOCKED [ get_files -norecurse zsys.bd] ] == 1  } {
  import_files -fileset sources_1 [file normalize "${origin_dir}/${_xil_proj_name_}/${_xil_proj_name_}.gen/sources_1/bd/zsys/hdl/zsys_wrapper.vhd" ]
} else {
  set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse zsys.bd] -top]
  add_files -norecurse -fileset sources_1 $wrapper_path
}


# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xc7z020clg484-1 -flow {Vivado Synthesis 2018} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2018" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "synth_1_synth_report_utilization_0" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs synth_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "flow" -value "Vivado Synthesis 2018" -objects $obj
set_property -name "name" -value "synth_1" -objects $obj
set_property -name "needs_refresh" -value "0" -objects $obj
set_property -name "part" -value "xc7z020clg484-1" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "0" -objects $obj
set_property -name "incremental_checkpoint.directive" -value "" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "write_incremental_synth_checkpoint" -value "0" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "./pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/utils_1/imports/synth_1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj
set_property -name "steps.synth_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.synth_design.tcl.post" -value "" -objects $obj
set_property -name "steps.synth_design.args.flatten_hierarchy" -value "rebuilt" -objects $obj
set_property -name "steps.synth_design.args.gated_clock_conversion" -value "off" -objects $obj
set_property -name "steps.synth_design.args.bufg" -value "12" -objects $obj
set_property -name "steps.synth_design.args.fanout_limit" -value "10000" -objects $obj
set_property -name "steps.synth_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.synth_design.args.retiming" -value "0" -objects $obj
set_property -name "steps.synth_design.args.fsm_extraction" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.keep_equivalent_registers" -value "0" -objects $obj
set_property -name "steps.synth_design.args.resource_sharing" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.control_set_opt_threshold" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.no_lc" -value "0" -objects $obj
set_property -name "steps.synth_design.args.no_srlextract" -value "0" -objects $obj
set_property -name "steps.synth_design.args.shreg_min_size" -value "3" -objects $obj
set_property -name "steps.synth_design.args.max_bram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_dsp" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_bram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.max_uram_cascade_height" -value "-1" -objects $obj
set_property -name "steps.synth_design.args.cascade_dsp" -value "auto" -objects $obj
set_property -name "steps.synth_design.args.assert" -value "0" -objects $obj
set_property -name "steps.synth_design.args.more options" -value "" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xc7z020clg484-1 -flow {Vivado Implementation 2020} -strategy "Performance_Explore" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Performance_Explore" [get_runs impl_1]
  set_property flow "Vivado Implementation 2020" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Design Initialization" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "DRC - Opt Design" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Power Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "IO - Place Design" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Utilization - Place Design" -objects $obj
set_property -name "options.pblocks" -value "" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.slr" -value "0" -objects $obj
set_property -name "options.packthru" -value "0" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.hierarchical_percentages" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Control Sets - Place Design" -objects $obj
set_property -name "options.verbose" -value "1" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Place Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Place Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Place Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Place Power Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Place Phys Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "DRC - Route Design" -objects $obj
set_property -name "options.upgrade_cw" -value "0" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.ruledecks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Methodology - Route Design" -objects $obj
set_property -name "options.checks" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Power - Route Design" -objects $obj
set_property -name "options.advisory" -value "0" -objects $obj
set_property -name "options.xpe" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Route Status - Route Design" -objects $obj
set_property -name "options.of_objects" -value "" -objects $obj
set_property -name "options.route_type" -value "" -objects $obj
set_property -name "options.list_all_nets" -value "0" -objects $obj
set_property -name "options.show_all" -value "0" -objects $obj
set_property -name "options.has_routing" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Timing Summary - Route Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "0" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Incremental Reuse - Route Design" -objects $obj
set_property -name "options.cells" -value "" -objects $obj
set_property -name "options.hierarchical" -value "0" -objects $obj
set_property -name "options.hierarchical_depth" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Clock Utilization - Route Design" -objects $obj
set_property -name "options.write_xdc" -value "0" -objects $obj
set_property -name "options.clock_roots_only" -value "0" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Bus Skew - Route Design" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Timing Summary - Post-Route Phys Opt Design" -objects $obj
set_property -name "options.check_timing_verbose" -value "0" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.report_unconstrained" -value "0" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.cell" -value "" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "1" -objects $obj
set_property -name "display_name" -value "Bus Skew - Post-Route Phys Opt Design" -objects $obj
set_property -name "options.delay_type" -value "" -objects $obj
set_property -name "options.setup" -value "0" -objects $obj
set_property -name "options.hold" -value "0" -objects $obj
set_property -name "options.max_paths" -value "" -objects $obj
set_property -name "options.nworst" -value "" -objects $obj
set_property -name "options.unique_pins" -value "0" -objects $obj
set_property -name "options.path_type" -value "" -objects $obj
set_property -name "options.slack_lesser_than" -value "" -objects $obj
set_property -name "options.slack_greater_than" -value "" -objects $obj
set_property -name "options.significant_digits" -value "" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj
set_property -name "options.more_options" -value "" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "constrset" -value "constrs_1" -objects $obj
set_property -name "description" -value "Uses multiple algorithms for optimization, placement, and routing to get potentially better results." -objects $obj
set_property -name "flow" -value "Vivado Implementation 2020" -objects $obj
set_property -name "name" -value "impl_1" -objects $obj
set_property -name "needs_refresh" -value "0" -objects $obj
set_property -name "part" -value "xc7z020clg484-1" -objects $obj
set_property -name "pr_configuration" -value "" -objects $obj
set_property -name "srcset" -value "sources_1" -objects $obj
set_property -name "incremental_checkpoint" -value "" -objects $obj
set_property -name "auto_incremental_checkpoint" -value "0" -objects $obj
set_property -name "incremental_checkpoint.directive" -value "" -objects $obj
set_property -name "rqs_files" -value "" -objects $obj
set_property -name "incremental_checkpoint.more_options" -value "" -objects $obj
set_property -name "include_in_archive" -value "1" -objects $obj
set_property -name "gen_full_bitstream" -value "1" -objects $obj
set_property -name "auto_incremental_checkpoint.directory" -value "./pacman-rev4-dtsbutler-fw/pacman-rev4-dtsbutler-fw.srcs/utils_1/imports/impl_1" -objects $obj
set_property -name "strategy" -value "Performance_Explore" -objects $obj
set_property -name "steps.init_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.init_design.tcl.post" -value "" -objects $obj
set_property -name "steps.opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.opt_design.args.verbose" -value "0" -objects $obj
set_property -name "steps.opt_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.place_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.place_design.tcl.post" -value "" -objects $obj
set_property -name "steps.place_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.place_design.args.more options" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_place_power_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.phys_opt_design.is_enabled" -value "1" -objects $obj
set_property -name "steps.phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.phys_opt_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.route_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.route_design.tcl.post" -value "" -objects $obj
set_property -name "steps.route_design.args.directive" -value "Explore" -objects $obj
set_property -name "steps.route_design.args.more options" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.is_enabled" -value "0" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.pre" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.tcl.post" -value "" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.directive" -value "Default" -objects $obj
set_property -name "steps.post_route_phys_opt_design.args.more options" -value "" -objects $obj
set_property -name "steps.write_bitstream.tcl.pre" -value "" -objects $obj
set_property -name "steps.write_bitstream.tcl.post" -value "" -objects $obj
set_property -name "steps.write_bitstream.args.raw_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.mask_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.no_binary_bitfile" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.bin_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.logic_location_file" -value "0" -objects $obj
set_property -name "steps.write_bitstream.args.verbose" -value "1" -objects $obj
set_property -name "steps.write_bitstream.args.more options" -value "" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.critical_warning" -value "1" -objects $obj
set_property -name "statistics.error" -value "1" -objects $obj
set_property -name "statistics.info" -value "1" -objects $obj
set_property -name "statistics.warning" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.clocks" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.gth" -value "1" -objects $obj
set_property -name "statistics.gtp" -value "1" -objects $obj
set_property -name "statistics.gtx" -value "1" -objects $obj
set_property -name "statistics.gtz" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.logic" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.phaser" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.pl_static" -value "1" -objects $obj
set_property -name "statistics.ps7" -value "1" -objects $obj
set_property -name "statistics.ps" -value "1" -objects $obj
set_property -name "statistics.ps_static" -value "1" -objects $obj
set_property -name "statistics.signals" -value "1" -objects $obj
set_property -name "statistics.total_power" -value "1" -objects $obj
set_property -name "statistics.transceiver" -value "1" -objects $obj
set_property -name "statistics.xadc" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj
set_property -name "run.step" -value "route_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.ths" -value "1" -objects $obj
set_property -name "statistics.tns" -value "1" -objects $obj
set_property -name "statistics.tpws" -value "1" -objects $obj
set_property -name "statistics.whs" -value "1" -objects $obj
set_property -name "statistics.wns" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Table" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "active_reports" -value "" -objects $obj
set_property -name "active_reports_invalid" -value "" -objects $obj
set_property -name "active_run" -value "0" -objects $obj
set_property -name "hide_unused_data" -value "1" -objects $obj
set_property -name "incl_new_reports" -value "0" -objects $obj
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj
set_property -name "run.step" -value "place_design" -objects $obj
set_property -name "run.type" -value "implementation" -objects $obj
set_property -name "statistics.bram" -value "1" -objects $obj
set_property -name "statistics.bufg" -value "1" -objects $obj
set_property -name "statistics.dsp" -value "1" -objects $obj
set_property -name "statistics.ff" -value "1" -objects $obj
set_property -name "statistics.gt" -value "1" -objects $obj
set_property -name "statistics.io" -value "1" -objects $obj
set_property -name "statistics.lut" -value "1" -objects $obj
set_property -name "statistics.lutram" -value "1" -objects $obj
set_property -name "statistics.mmcm" -value "1" -objects $obj
set_property -name "statistics.pcie" -value "1" -objects $obj
set_property -name "statistics.pll" -value "1" -objects $obj
set_property -name "statistics.uram" -value "1" -objects $obj
set_property -name "view.orientation" -value "Horizontal" -objects $obj
set_property -name "view.type" -value "Graph" -objects $obj



# Proc to create BD test_atg
proc cr_bd_test_atg { parentCell } {
# The design that will be created by this Tcl proc contains the following 
# module references:
# bufgmux_utility, larpix_clk_to_axi_stream, mux, uart_channel_top, axi_lite_reg_space



  # CHANGE DESIGN NAME HERE
  set design_name test_atg

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:axi_vip:1.1\
  xilinx.com:ip:axi4stream_vip:1.1\
  xilinx.com:ip:sim_clk_gen:1.0\
  xilinx.com:ip:axis_broadcaster:1.1\
  xilinx.com:ip:axis_subset_converter:1.1\
  xilinx.com:ip:xlconstant:1.1\
  xilinx.com:ip:clk_wiz:6.0\
  xilinx.com:ip:c_counter_binary:12.0\
  xilinx.com:ip:util_vector_logic:2.0\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:xlslice:1.0\
  xilinx.com:ip:xlconcat:2.1\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  ##################################################################
  # CHECK Modules
  ##################################################################
  set bCheckModules 1
  if { $bCheckModules == 1 } {
     set list_check_mods "\ 
  bufgmux_utility\
  larpix_clk_to_axi_stream\
  mux\
  uart_channel_top\
  axi_lite_reg_space\
  "

   set list_mods_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2020 -severity "INFO" "Checking if the following modules exist in the project's sources: $list_check_mods ."

   foreach mod_vlnv $list_check_mods {
      if { [can_resolve_reference $mod_vlnv] == 0 } {
         lappend list_mods_missing $mod_vlnv
      }
   }

   if { $list_mods_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2021 -severity "ERROR" "The following module(s) are not found in the project: $list_mods_missing" }
      common::send_gid_msg -ssname BD::TCL -id 2022 -severity "INFO" "Please add source files for the missing module(s) above."
      set bCheckIPsPassed 0
   }
}

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: aximm
proc create_hier_cell_aximm { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_aximm() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M01_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M02_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M03_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M04_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M05_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M06_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M07_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M08_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M09_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M10_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M11_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M12_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M13_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M14_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M15_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M16_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M17_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M18_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M19_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M20_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M21_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M22_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M23_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M24_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M25_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M26_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M27_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M28_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M29_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M30_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M31_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M32_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M33_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M34_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M35_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M36_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M37_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M38_AXI

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M39_AXI

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXIMM


  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN

  # Create instance: aximm_interconnect_0, and set properties
  set aximm_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 aximm_interconnect_0 ]
  set_property -dict [ list \
   CONFIG.M00_HAS_REGSLICE {1} \
   CONFIG.M01_HAS_REGSLICE {1} \
   CONFIG.M02_HAS_REGSLICE {1} \
   CONFIG.M03_HAS_REGSLICE {1} \
   CONFIG.M04_HAS_REGSLICE {1} \
   CONFIG.M05_HAS_REGSLICE {1} \
   CONFIG.M06_HAS_REGSLICE {1} \
   CONFIG.M07_HAS_REGSLICE {1} \
   CONFIG.M08_HAS_REGSLICE {1} \
   CONFIG.M09_HAS_REGSLICE {1} \
   CONFIG.M10_HAS_REGSLICE {1} \
   CONFIG.M11_HAS_REGSLICE {1} \
   CONFIG.M12_HAS_REGSLICE {1} \
   CONFIG.M13_HAS_REGSLICE {1} \
   CONFIG.M14_HAS_REGSLICE {1} \
   CONFIG.M15_HAS_REGSLICE {1} \
   CONFIG.M16_HAS_REGSLICE {1} \
   CONFIG.M17_HAS_REGSLICE {1} \
   CONFIG.M18_HAS_REGSLICE {1} \
   CONFIG.M19_HAS_REGSLICE {1} \
   CONFIG.M20_HAS_REGSLICE {1} \
   CONFIG.M21_HAS_REGSLICE {1} \
   CONFIG.M22_HAS_REGSLICE {1} \
   CONFIG.M23_HAS_REGSLICE {1} \
   CONFIG.M24_HAS_REGSLICE {1} \
   CONFIG.M25_HAS_REGSLICE {1} \
   CONFIG.M26_HAS_REGSLICE {1} \
   CONFIG.M27_HAS_REGSLICE {1} \
   CONFIG.M28_HAS_REGSLICE {1} \
   CONFIG.M29_HAS_REGSLICE {1} \
   CONFIG.M30_HAS_REGSLICE {1} \
   CONFIG.M31_HAS_REGSLICE {1} \
   CONFIG.NUM_MI {40} \
   CONFIG.S00_HAS_DATA_FIFO {0} \
   CONFIG.S00_HAS_REGSLICE {0} \
   CONFIG.STRATEGY {1} \
 ] $aximm_interconnect_0

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S_AXIMM] [get_bd_intf_pins aximm_interconnect_0/S00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M00_AXI [get_bd_intf_pins M00_AXI] [get_bd_intf_pins aximm_interconnect_0/M00_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M01_AXI [get_bd_intf_pins M01_AXI] [get_bd_intf_pins aximm_interconnect_0/M01_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M02_AXI [get_bd_intf_pins M02_AXI] [get_bd_intf_pins aximm_interconnect_0/M02_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M03_AXI [get_bd_intf_pins M03_AXI] [get_bd_intf_pins aximm_interconnect_0/M03_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M04_AXI [get_bd_intf_pins M04_AXI] [get_bd_intf_pins aximm_interconnect_0/M04_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M05_AXI [get_bd_intf_pins M05_AXI] [get_bd_intf_pins aximm_interconnect_0/M05_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M06_AXI [get_bd_intf_pins M06_AXI] [get_bd_intf_pins aximm_interconnect_0/M06_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M07_AXI [get_bd_intf_pins M07_AXI] [get_bd_intf_pins aximm_interconnect_0/M07_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M08_AXI [get_bd_intf_pins M08_AXI] [get_bd_intf_pins aximm_interconnect_0/M08_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M09_AXI [get_bd_intf_pins M09_AXI] [get_bd_intf_pins aximm_interconnect_0/M09_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M10_AXI [get_bd_intf_pins M10_AXI] [get_bd_intf_pins aximm_interconnect_0/M10_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M11_AXI [get_bd_intf_pins M11_AXI] [get_bd_intf_pins aximm_interconnect_0/M11_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M12_AXI [get_bd_intf_pins M12_AXI] [get_bd_intf_pins aximm_interconnect_0/M12_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M13_AXI [get_bd_intf_pins M13_AXI] [get_bd_intf_pins aximm_interconnect_0/M13_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M14_AXI [get_bd_intf_pins M14_AXI] [get_bd_intf_pins aximm_interconnect_0/M14_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M15_AXI [get_bd_intf_pins M15_AXI] [get_bd_intf_pins aximm_interconnect_0/M15_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M16_AXI [get_bd_intf_pins M16_AXI] [get_bd_intf_pins aximm_interconnect_0/M16_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M17_AXI [get_bd_intf_pins M17_AXI] [get_bd_intf_pins aximm_interconnect_0/M17_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M18_AXI [get_bd_intf_pins M18_AXI] [get_bd_intf_pins aximm_interconnect_0/M18_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M19_AXI [get_bd_intf_pins M19_AXI] [get_bd_intf_pins aximm_interconnect_0/M19_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M20_AXI [get_bd_intf_pins M20_AXI] [get_bd_intf_pins aximm_interconnect_0/M20_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M21_AXI [get_bd_intf_pins M21_AXI] [get_bd_intf_pins aximm_interconnect_0/M21_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M22_AXI [get_bd_intf_pins M22_AXI] [get_bd_intf_pins aximm_interconnect_0/M22_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M23_AXI [get_bd_intf_pins M23_AXI] [get_bd_intf_pins aximm_interconnect_0/M23_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M24_AXI [get_bd_intf_pins M24_AXI] [get_bd_intf_pins aximm_interconnect_0/M24_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M25_AXI [get_bd_intf_pins M25_AXI] [get_bd_intf_pins aximm_interconnect_0/M25_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M26_AXI [get_bd_intf_pins M26_AXI] [get_bd_intf_pins aximm_interconnect_0/M26_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M27_AXI [get_bd_intf_pins M27_AXI] [get_bd_intf_pins aximm_interconnect_0/M27_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M28_AXI [get_bd_intf_pins M28_AXI] [get_bd_intf_pins aximm_interconnect_0/M28_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M29_AXI [get_bd_intf_pins M29_AXI] [get_bd_intf_pins aximm_interconnect_0/M29_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M30_AXI [get_bd_intf_pins M30_AXI] [get_bd_intf_pins aximm_interconnect_0/M30_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M31_AXI [get_bd_intf_pins M31_AXI] [get_bd_intf_pins aximm_interconnect_0/M31_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M32_AXI [get_bd_intf_pins M32_AXI] [get_bd_intf_pins aximm_interconnect_0/M32_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M33_AXI [get_bd_intf_pins M33_AXI] [get_bd_intf_pins aximm_interconnect_0/M33_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M34_AXI [get_bd_intf_pins M34_AXI] [get_bd_intf_pins aximm_interconnect_0/M34_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M35_AXI [get_bd_intf_pins M35_AXI] [get_bd_intf_pins aximm_interconnect_0/M35_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M36_AXI [get_bd_intf_pins M36_AXI] [get_bd_intf_pins aximm_interconnect_0/M36_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M37_AXI [get_bd_intf_pins M37_AXI] [get_bd_intf_pins aximm_interconnect_0/M37_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M38_AXI [get_bd_intf_pins M38_AXI] [get_bd_intf_pins aximm_interconnect_0/M38_AXI]
  connect_bd_intf_net -intf_net aximm_interconnect_0_M39_AXI [get_bd_intf_pins M39_AXI] [get_bd_intf_pins aximm_interconnect_0/M39_AXI]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins aximm_interconnect_0/ACLK] [get_bd_pins aximm_interconnect_0/M00_ACLK] [get_bd_pins aximm_interconnect_0/M01_ACLK] [get_bd_pins aximm_interconnect_0/M02_ACLK] [get_bd_pins aximm_interconnect_0/M03_ACLK] [get_bd_pins aximm_interconnect_0/M04_ACLK] [get_bd_pins aximm_interconnect_0/M05_ACLK] [get_bd_pins aximm_interconnect_0/M06_ACLK] [get_bd_pins aximm_interconnect_0/M07_ACLK] [get_bd_pins aximm_interconnect_0/M08_ACLK] [get_bd_pins aximm_interconnect_0/M09_ACLK] [get_bd_pins aximm_interconnect_0/M10_ACLK] [get_bd_pins aximm_interconnect_0/M11_ACLK] [get_bd_pins aximm_interconnect_0/M12_ACLK] [get_bd_pins aximm_interconnect_0/M13_ACLK] [get_bd_pins aximm_interconnect_0/M14_ACLK] [get_bd_pins aximm_interconnect_0/M15_ACLK] [get_bd_pins aximm_interconnect_0/M16_ACLK] [get_bd_pins aximm_interconnect_0/M17_ACLK] [get_bd_pins aximm_interconnect_0/M18_ACLK] [get_bd_pins aximm_interconnect_0/M19_ACLK] [get_bd_pins aximm_interconnect_0/M20_ACLK] [get_bd_pins aximm_interconnect_0/M21_ACLK] [get_bd_pins aximm_interconnect_0/M22_ACLK] [get_bd_pins aximm_interconnect_0/M23_ACLK] [get_bd_pins aximm_interconnect_0/M24_ACLK] [get_bd_pins aximm_interconnect_0/M25_ACLK] [get_bd_pins aximm_interconnect_0/M26_ACLK] [get_bd_pins aximm_interconnect_0/M27_ACLK] [get_bd_pins aximm_interconnect_0/M28_ACLK] [get_bd_pins aximm_interconnect_0/M29_ACLK] [get_bd_pins aximm_interconnect_0/M30_ACLK] [get_bd_pins aximm_interconnect_0/M31_ACLK] [get_bd_pins aximm_interconnect_0/M32_ACLK] [get_bd_pins aximm_interconnect_0/M33_ACLK] [get_bd_pins aximm_interconnect_0/M34_ACLK] [get_bd_pins aximm_interconnect_0/M35_ACLK] [get_bd_pins aximm_interconnect_0/M36_ACLK] [get_bd_pins aximm_interconnect_0/M37_ACLK] [get_bd_pins aximm_interconnect_0/M38_ACLK] [get_bd_pins aximm_interconnect_0/M39_ACLK] [get_bd_pins aximm_interconnect_0/S00_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins aximm_interconnect_0/ARESETN] [get_bd_pins aximm_interconnect_0/M00_ARESETN] [get_bd_pins aximm_interconnect_0/M01_ARESETN] [get_bd_pins aximm_interconnect_0/M02_ARESETN] [get_bd_pins aximm_interconnect_0/M03_ARESETN] [get_bd_pins aximm_interconnect_0/M04_ARESETN] [get_bd_pins aximm_interconnect_0/M05_ARESETN] [get_bd_pins aximm_interconnect_0/M06_ARESETN] [get_bd_pins aximm_interconnect_0/M07_ARESETN] [get_bd_pins aximm_interconnect_0/M08_ARESETN] [get_bd_pins aximm_interconnect_0/M09_ARESETN] [get_bd_pins aximm_interconnect_0/M10_ARESETN] [get_bd_pins aximm_interconnect_0/M11_ARESETN] [get_bd_pins aximm_interconnect_0/M12_ARESETN] [get_bd_pins aximm_interconnect_0/M13_ARESETN] [get_bd_pins aximm_interconnect_0/M14_ARESETN] [get_bd_pins aximm_interconnect_0/M15_ARESETN] [get_bd_pins aximm_interconnect_0/M16_ARESETN] [get_bd_pins aximm_interconnect_0/M17_ARESETN] [get_bd_pins aximm_interconnect_0/M18_ARESETN] [get_bd_pins aximm_interconnect_0/M19_ARESETN] [get_bd_pins aximm_interconnect_0/M20_ARESETN] [get_bd_pins aximm_interconnect_0/M21_ARESETN] [get_bd_pins aximm_interconnect_0/M22_ARESETN] [get_bd_pins aximm_interconnect_0/M23_ARESETN] [get_bd_pins aximm_interconnect_0/M24_ARESETN] [get_bd_pins aximm_interconnect_0/M25_ARESETN] [get_bd_pins aximm_interconnect_0/M26_ARESETN] [get_bd_pins aximm_interconnect_0/M27_ARESETN] [get_bd_pins aximm_interconnect_0/M28_ARESETN] [get_bd_pins aximm_interconnect_0/M29_ARESETN] [get_bd_pins aximm_interconnect_0/M30_ARESETN] [get_bd_pins aximm_interconnect_0/M31_ARESETN] [get_bd_pins aximm_interconnect_0/M32_ARESETN] [get_bd_pins aximm_interconnect_0/M33_ARESETN] [get_bd_pins aximm_interconnect_0/M34_ARESETN] [get_bd_pins aximm_interconnect_0/M35_ARESETN] [get_bd_pins aximm_interconnect_0/M36_ARESETN] [get_bd_pins aximm_interconnect_0/M37_ARESETN] [get_bd_pins aximm_interconnect_0/M38_ARESETN] [get_bd_pins aximm_interconnect_0/M39_ARESETN] [get_bd_pins aximm_interconnect_0/S00_ARESETN]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: axi_lite_reg_space
proc create_hier_cell_axi_lite_reg_space { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_axi_lite_reg_space() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE


  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I ARESETN
  create_bd_pin -dir O -from 0 -to 0 clk_sel
  create_bd_pin -dir I -from 0 -to 0 clk_sel_stat
  create_bd_pin -dir O -from 31 -to 0 hb_cycles
  create_bd_pin -dir O -from 0 -to 0 hb_en
  create_bd_pin -dir I -from 0 -to 0 pdts_clk_rdy
  create_bd_pin -dir I -from 0 -to 0 pll_locked
  create_bd_pin -dir O -from 31 -to 0 sw_rst_cycles
  create_bd_pin -dir O -from 0 -to 0 sw_rst_trig

  # Create instance: axi_lite_reg_space_0, and set properties
  set block_name axi_lite_reg_space
  set block_cell_name axi_lite_reg_space_0
  if { [catch {set axi_lite_reg_space_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $axi_lite_reg_space_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.C_RO_REG0_OFFSET {0x000} \
   CONFIG.C_RW_REG0_DEFAULT {0x00000002} \
   CONFIG.C_RW_REG1_DEFAULT {0x00000100} \
   CONFIG.C_RW_REG2_DEFAULT {0x3B9ACA00} \
   CONFIG.C_RW_REG3_DEFAULT {0x00000000} \
 ] $axi_lite_reg_space_0

  # Create instance: clk_sel, and set properties
  set clk_sel [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 clk_sel ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {0} \
   CONFIG.DIN_TO {0} \
   CONFIG.DOUT_WIDTH {1} \
 ] $clk_sel

  # Create instance: clk_stat, and set properties
  set clk_stat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 clk_stat ]
  set_property -dict [ list \
   CONFIG.IN0_WIDTH {1} \
   CONFIG.IN1_WIDTH {1} \
   CONFIG.IN2_WIDTH {1} \
   CONFIG.IN3_WIDTH {28} \
   CONFIG.NUM_PORTS {3} \
 ] $clk_stat

  # Create instance: hb_en, and set properties
  set hb_en [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 hb_en ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {1} \
   CONFIG.DIN_TO {1} \
   CONFIG.DOUT_WIDTH {1} \
 ] $hb_en

  # Create instance: sw_rst_trig, and set properties
  set sw_rst_trig [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 sw_rst_trig ]
  set_property -dict [ list \
   CONFIG.DIN_FROM {2} \
   CONFIG.DIN_TO {2} \
   CONFIG.DOUT_WIDTH {1} \
 ] $sw_rst_trig

  # Create interface connections
  connect_bd_intf_net -intf_net S_AXI_LITE_1 [get_bd_intf_pins S_AXI_LITE] [get_bd_intf_pins axi_lite_reg_space_0/S_AXI_LITE]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space_0/S_AXI_LITE_ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins axi_lite_reg_space_0/S_AXI_LITE_ARESETN]
  connect_bd_net -net In0_0_1 [get_bd_pins pll_locked] [get_bd_pins clk_stat/In0]
  connect_bd_net -net axi_lite_read_write_0_REG0 [get_bd_pins axi_lite_reg_space_0/RW_REG0] [get_bd_pins clk_sel/Din] [get_bd_pins hb_en/Din] [get_bd_pins sw_rst_trig/Din]
  connect_bd_net -net axi_lite_reg_space_0_RW_REG1 [get_bd_pins sw_rst_cycles] [get_bd_pins axi_lite_reg_space_0/RW_REG1]
  connect_bd_net -net axi_lite_reg_space_0_RW_REG2 [get_bd_pins hb_cycles] [get_bd_pins axi_lite_reg_space_0/RW_REG2]
  connect_bd_net -net clk_sel_Dout [get_bd_pins clk_sel] [get_bd_pins clk_sel/Dout]
  connect_bd_net -net clk_sel_stat_1 [get_bd_pins clk_sel_stat] [get_bd_pins clk_stat/In1]
  connect_bd_net -net clk_stat_dout [get_bd_pins axi_lite_reg_space_0/RO_REG0] [get_bd_pins clk_stat/dout]
  connect_bd_net -net clk_valid_1 [get_bd_pins pdts_clk_rdy] [get_bd_pins clk_stat/In2]
  connect_bd_net -net hb_en_Dout [get_bd_pins hb_en] [get_bd_pins hb_en/Dout]
  connect_bd_net -net sw_rst_trig_Dout [get_bd_pins sw_rst_trig] [get_bd_pins sw_rst_trig/Dout]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_uart_array
proc create_hier_cell_larpix_uart_array { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_larpix_uart_array() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M0_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M1_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M2_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M3_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M4_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M5_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M6_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M7_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M8_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M9_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S0_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S1_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S2_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S3_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S4_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S5_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S6_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S7_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S8_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S9_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXIMM


  # Create pins
  create_bd_pin -dir I -type clk ACLK
  create_bd_pin -dir I -type rst ARESETN
  create_bd_pin -dir I -type clk MCLK
  create_bd_pin -dir I -from 39 -to 0 MISO
  create_bd_pin -dir O -from 39 -to 0 MOSI
  create_bd_pin -dir O -from 39 -to 0 MOSI_loopback
  create_bd_pin -dir I MRST
  create_bd_pin -dir I -from 63 -to 0 PACMAN_TS
  create_bd_pin -dir I -from 9 -to 0 TILE_EN
  create_bd_pin -dir O UART_RX_BUSY
  create_bd_pin -dir O UART_TX_BUSY

  # Create instance: aximm
  create_hier_cell_aximm $hier_obj aximm

  # Create instance: uart_channel_top_0, and set properties
  set block_name uart_channel_top
  set block_cell_name uart_channel_top_0
  if { [catch {set uart_channel_top_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $uart_channel_top_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.TOTAL_CHANNELS {4} \
   CONFIG.TOTAL_TILES {10} \
 ] $uart_channel_top_0

  # Create interface connections
  connect_bd_intf_net -intf_net S0_AXIS_1 [get_bd_intf_pins S0_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS0]
  connect_bd_intf_net -intf_net S1_AXIS_1 [get_bd_intf_pins S1_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS1]
  connect_bd_intf_net -intf_net S2_AXIS_1 [get_bd_intf_pins S2_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS2]
  connect_bd_intf_net -intf_net S3_AXIS_1 [get_bd_intf_pins S3_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS3]
  connect_bd_intf_net -intf_net S4_AXIS_1 [get_bd_intf_pins S4_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS4]
  connect_bd_intf_net -intf_net S5_AXIS_1 [get_bd_intf_pins S5_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS5]
  connect_bd_intf_net -intf_net S6_AXIS_1 [get_bd_intf_pins S6_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS6]
  connect_bd_intf_net -intf_net S7_AXIS_1 [get_bd_intf_pins S7_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS7]
  connect_bd_intf_net -intf_net S8_AXIS_1 [get_bd_intf_pins S8_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS8]
  connect_bd_intf_net -intf_net S9_AXIS_1 [get_bd_intf_pins S9_AXIS] [get_bd_intf_pins uart_channel_top_0/S_AXIS9]
  connect_bd_intf_net -intf_net S_AXIMM_1 [get_bd_intf_pins S_AXIMM] [get_bd_intf_pins aximm/S_AXIMM]
  connect_bd_intf_net -intf_net aximm_M00_AXI [get_bd_intf_pins aximm/M00_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE0]
  connect_bd_intf_net -intf_net aximm_M01_AXI [get_bd_intf_pins aximm/M01_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE1]
  connect_bd_intf_net -intf_net aximm_M02_AXI [get_bd_intf_pins aximm/M02_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE2]
  connect_bd_intf_net -intf_net aximm_M03_AXI [get_bd_intf_pins aximm/M03_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE3]
  connect_bd_intf_net -intf_net aximm_M04_AXI [get_bd_intf_pins aximm/M04_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE4]
  connect_bd_intf_net -intf_net aximm_M05_AXI [get_bd_intf_pins aximm/M05_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE5]
  connect_bd_intf_net -intf_net aximm_M06_AXI [get_bd_intf_pins aximm/M06_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE6]
  connect_bd_intf_net -intf_net aximm_M07_AXI [get_bd_intf_pins aximm/M07_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE7]
  connect_bd_intf_net -intf_net aximm_M08_AXI [get_bd_intf_pins aximm/M08_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE8]
  connect_bd_intf_net -intf_net aximm_M09_AXI [get_bd_intf_pins aximm/M09_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE9]
  connect_bd_intf_net -intf_net aximm_M10_AXI [get_bd_intf_pins aximm/M10_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE10]
  connect_bd_intf_net -intf_net aximm_M11_AXI [get_bd_intf_pins aximm/M11_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE11]
  connect_bd_intf_net -intf_net aximm_M12_AXI [get_bd_intf_pins aximm/M12_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE12]
  connect_bd_intf_net -intf_net aximm_M13_AXI [get_bd_intf_pins aximm/M13_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE13]
  connect_bd_intf_net -intf_net aximm_M14_AXI [get_bd_intf_pins aximm/M14_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE14]
  connect_bd_intf_net -intf_net aximm_M15_AXI [get_bd_intf_pins aximm/M15_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE15]
  connect_bd_intf_net -intf_net aximm_M16_AXI [get_bd_intf_pins aximm/M16_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE16]
  connect_bd_intf_net -intf_net aximm_M17_AXI [get_bd_intf_pins aximm/M17_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE17]
  connect_bd_intf_net -intf_net aximm_M18_AXI [get_bd_intf_pins aximm/M18_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE18]
  connect_bd_intf_net -intf_net aximm_M19_AXI [get_bd_intf_pins aximm/M19_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE19]
  connect_bd_intf_net -intf_net aximm_M20_AXI [get_bd_intf_pins aximm/M20_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE20]
  connect_bd_intf_net -intf_net aximm_M21_AXI [get_bd_intf_pins aximm/M21_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE21]
  connect_bd_intf_net -intf_net aximm_M22_AXI [get_bd_intf_pins aximm/M22_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE22]
  connect_bd_intf_net -intf_net aximm_M23_AXI [get_bd_intf_pins aximm/M23_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE23]
  connect_bd_intf_net -intf_net aximm_M24_AXI [get_bd_intf_pins aximm/M24_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE24]
  connect_bd_intf_net -intf_net aximm_M25_AXI [get_bd_intf_pins aximm/M25_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE25]
  connect_bd_intf_net -intf_net aximm_M26_AXI [get_bd_intf_pins aximm/M26_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE26]
  connect_bd_intf_net -intf_net aximm_M27_AXI [get_bd_intf_pins aximm/M27_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE27]
  connect_bd_intf_net -intf_net aximm_M28_AXI [get_bd_intf_pins aximm/M28_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE28]
  connect_bd_intf_net -intf_net aximm_M29_AXI [get_bd_intf_pins aximm/M29_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE29]
  connect_bd_intf_net -intf_net aximm_M30_AXI [get_bd_intf_pins aximm/M30_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE30]
  connect_bd_intf_net -intf_net aximm_M31_AXI [get_bd_intf_pins aximm/M31_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE31]
  connect_bd_intf_net -intf_net aximm_M32_AXI [get_bd_intf_pins aximm/M32_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE32]
  connect_bd_intf_net -intf_net aximm_M33_AXI [get_bd_intf_pins aximm/M33_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE33]
  connect_bd_intf_net -intf_net aximm_M34_AXI [get_bd_intf_pins aximm/M34_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE34]
  connect_bd_intf_net -intf_net aximm_M35_AXI [get_bd_intf_pins aximm/M35_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE35]
  connect_bd_intf_net -intf_net aximm_M36_AXI [get_bd_intf_pins aximm/M36_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE36]
  connect_bd_intf_net -intf_net aximm_M37_AXI [get_bd_intf_pins aximm/M37_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE37]
  connect_bd_intf_net -intf_net aximm_M38_AXI [get_bd_intf_pins aximm/M38_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE38]
  connect_bd_intf_net -intf_net aximm_M39_AXI [get_bd_intf_pins aximm/M39_AXI] [get_bd_intf_pins uart_channel_top_0/S_AXI_LITE39]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS0 [get_bd_intf_pins M0_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS0]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS1 [get_bd_intf_pins M1_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS1]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS2 [get_bd_intf_pins M2_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS2]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS3 [get_bd_intf_pins M3_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS3]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS4 [get_bd_intf_pins M4_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS4]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS5 [get_bd_intf_pins M5_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS5]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS6 [get_bd_intf_pins M6_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS6]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS7 [get_bd_intf_pins M7_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS7]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS8 [get_bd_intf_pins M8_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS8]
  connect_bd_intf_net -intf_net uart_channel_top_0_M_AXIS9 [get_bd_intf_pins M9_AXIS] [get_bd_intf_pins uart_channel_top_0/M_AXIS9]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins aximm/ACLK] [get_bd_pins uart_channel_top_0/ACLK]
  connect_bd_net -net ARESETN_1 [get_bd_pins ARESETN] [get_bd_pins aximm/ARESETN] [get_bd_pins uart_channel_top_0/ARESETN]
  connect_bd_net -net MCLK_1 [get_bd_pins MCLK] [get_bd_pins uart_channel_top_0/MCLK]
  connect_bd_net -net MISO_1 [get_bd_pins MISO] [get_bd_pins uart_channel_top_0/MISO]
  connect_bd_net -net MRST_1 [get_bd_pins MRST] [get_bd_pins uart_channel_top_0/MRST]
  connect_bd_net -net PACMAN_TS_1 [get_bd_pins PACMAN_TS] [get_bd_pins uart_channel_top_0/PACMAN_TS]
  connect_bd_net -net TILE_EN_1 [get_bd_pins TILE_EN] [get_bd_pins uart_channel_top_0/TILE_EN]
  connect_bd_net -net uart_channel_top_0_MOSI [get_bd_pins MOSI] [get_bd_pins uart_channel_top_0/MOSI]
  connect_bd_net -net uart_channel_top_0_MOSI_loopback [get_bd_pins MOSI_loopback] [get_bd_pins uart_channel_top_0/MOSI_loopback]
  connect_bd_net -net uart_channel_top_0_UART_RX_BUSY [get_bd_pins UART_RX_BUSY] [get_bd_pins uart_channel_top_0/UART_RX_BUSY]
  connect_bd_net -net uart_channel_top_0_UART_TX_BUSY [get_bd_pins UART_TX_BUSY] [get_bd_pins uart_channel_top_0/UART_TX_BUSY]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: larpix_clk
proc create_hier_cell_larpix_clk { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_larpix_clk() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 S_AXI_LITE


  # Create pins
  create_bd_pin -dir I ACLK
  create_bd_pin -dir I HW_HARD_RST_TRIG
  create_bd_pin -dir I HW_STATE_RST_TRIG
  create_bd_pin -dir I HW_SYNC_TRIG
  create_bd_pin -dir I RSTN
  create_bd_pin -dir I SoC_CLK
  create_bd_pin -dir I -from 63 -to 0 TIMESTAMP
  create_bd_pin -dir O -from 0 -to 0 clk_sel
  create_bd_pin -dir O larpix_clk
  create_bd_pin -dir O larpix_clk_locked
  create_bd_pin -dir O -from 0 -to 0 larpix_clk_rst
  create_bd_pin -dir O -from 0 -to 0 larpix_clk_rstn
  create_bd_pin -dir O -from 63 -to 0 pacman_ts
  create_bd_pin -dir I pdts_clk
  create_bd_pin -dir I -from 0 -to 0 pdts_rdy
  create_bd_pin -dir I reset_mmcm

  # Create instance: GND, and set properties
  set GND [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 GND ]
  set_property -dict [ list \
   CONFIG.CONST_VAL {0} \
 ] $GND

  # Create instance: TILE_CLK, and set properties
  set TILE_CLK [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 TILE_CLK ]
  set_property -dict [ list \
   CONFIG.CLKIN1_JITTER_PS {160.0} \
   CONFIG.CLKIN2_JITTER_PS {160.0} \
   CONFIG.CLKOUT1_DRIVES {BUFGCE} \
   CONFIG.CLKOUT1_JITTER {268.374} \
   CONFIG.CLKOUT1_PHASE_ERROR {117.887} \
   CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {10.000} \
   CONFIG.CLKOUT2_DRIVES {BUFGCE} \
   CONFIG.CLKOUT3_DRIVES {BUFGCE} \
   CONFIG.CLKOUT4_DRIVES {BUFGCE} \
   CONFIG.CLKOUT5_DRIVES {BUFGCE} \
   CONFIG.CLKOUT6_DRIVES {BUFGCE} \
   CONFIG.CLKOUT7_DRIVES {BUFGCE} \
   CONFIG.ENABLE_CLOCK_MONITOR {false} \
   CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} \
   CONFIG.JITTER_SEL {No_Jitter} \
   CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
   CONFIG.MMCM_CLKFBOUT_MULT_F {13.500} \
   CONFIG.MMCM_CLKIN1_PERIOD {16.000} \
   CONFIG.MMCM_CLKIN2_PERIOD {16.000} \
   CONFIG.MMCM_CLKOUT0_DIVIDE_F {84.375} \
   CONFIG.MMCM_COMPENSATION {ZHOLD} \
   CONFIG.MMCM_DIVCLK_DIVIDE {1} \
   CONFIG.PRIMITIVE {MMCM} \
   CONFIG.PRIM_IN_FREQ {62.5} \
   CONFIG.SECONDARY_IN_FREQ {62.5} \
   CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} \
   CONFIG.USE_INCLK_SWITCHOVER {true} \
   CONFIG.USE_SAFE_CLOCK_STARTUP {true} \
 ] $TILE_CLK

  # Create instance: axi_lite_reg_space
  create_hier_cell_axi_lite_reg_space $hier_obj axi_lite_reg_space

  # Create instance: bufgmux_utility_0, and set properties
  set block_name bufgmux_utility
  set block_cell_name bufgmux_utility_0
  if { [catch {set bufgmux_utility_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $bufgmux_utility_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: c_counter_binary_0, and set properties
  set c_counter_binary_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:c_counter_binary:12.0 c_counter_binary_0 ]
  set_property -dict [ list \
   CONFIG.CE {true} \
   CONFIG.Final_Count_Value {1} \
   CONFIG.Implementation {Fabric} \
   CONFIG.Increment_Value {1} \
   CONFIG.Output_Width {64} \
   CONFIG.Restrict_Count {false} \
   CONFIG.SCLR {false} \
   CONFIG.SSET {false} \
 ] $c_counter_binary_0

  # Create instance: larpix_clk_to_axi_st_0, and set properties
  set block_name larpix_clk_to_axi_stream
  set block_cell_name larpix_clk_to_axi_st_0
  if { [catch {set larpix_clk_to_axi_st_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $larpix_clk_to_axi_st_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
  
  # Create instance: mux_0, and set properties
  set block_name mux
  set block_cell_name mux_0
  if { [catch {set mux_0 [create_bd_cell -type module -reference $block_name $block_cell_name] } errmsg] } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2095 -severity "ERROR" "Unable to add referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   } elseif { $mux_0 eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2096 -severity "ERROR" "Unable to referenced block <$block_name>. Please add the files for ${block_name}'s definition into the project."}
     return 1
   }
    set_property -dict [ list \
   CONFIG.WIDTH {64} \
 ] $mux_0

  # Create instance: pdts_rdy_n, and set properties
  set pdts_rdy_n [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 pdts_rdy_n ]
  set_property -dict [ list \
   CONFIG.C_OPERATION {not} \
   CONFIG.C_SIZE {1} \
   CONFIG.LOGO_FILE {data/sym_notgate.png} \
 ] $pdts_rdy_n

  # Create instance: proc_sys_reset_0, and set properties
  set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S_AXI_LITE] [get_bd_intf_pins axi_lite_reg_space/S_AXI_LITE]
  connect_bd_intf_net -intf_net larpix_clk_to_axi_st_0_M_AXIS [get_bd_intf_pins M_AXIS] [get_bd_intf_pins larpix_clk_to_axi_st_0/M_AXIS]

  # Create port connections
  connect_bd_net -net ACLK_1 [get_bd_pins ACLK] [get_bd_pins axi_lite_reg_space/ACLK] [get_bd_pins larpix_clk_to_axi_st_0/M_AXIS_ACLK]
  connect_bd_net -net GND_dout [get_bd_pins GND/dout] [get_bd_pins larpix_clk_to_axi_st_0/CLK_SRC] [get_bd_pins larpix_clk_to_axi_st_0/TIMESTAMP_SYNC]
  connect_bd_net -net Op1_0_1 [get_bd_pins pdts_rdy] [get_bd_pins axi_lite_reg_space/pdts_clk_rdy] [get_bd_pins pdts_rdy_n/Op1]
  connect_bd_net -net RSTN_1 [get_bd_pins RSTN] [get_bd_pins axi_lite_reg_space/ARESETN] [get_bd_pins larpix_clk_to_axi_st_0/M_AXIS_ARESETN]
  connect_bd_net -net SoC_CLK_1 [get_bd_pins SoC_CLK] [get_bd_pins TILE_CLK/clk_in2]
  connect_bd_net -net TILE_CLK_clk_out1 [get_bd_pins larpix_clk] [get_bd_pins TILE_CLK/clk_out1] [get_bd_pins c_counter_binary_0/CLK] [get_bd_pins proc_sys_reset_0/slowest_sync_clk]
  connect_bd_net -net TILE_CLK_locked [get_bd_pins larpix_clk_locked] [get_bd_pins TILE_CLK/locked] [get_bd_pins axi_lite_reg_space/pll_locked] [get_bd_pins c_counter_binary_0/CE] [get_bd_pins proc_sys_reset_0/ext_reset_in]
  create_bd_net axi_lite_reg_space_clk_sel
  connect_bd_net -net [get_bd_nets axi_lite_reg_space_clk_sel] [get_bd_pins clk_sel] [get_bd_pins TILE_CLK/clk_in_sel] [get_bd_pins axi_lite_reg_space/clk_sel] [get_bd_pins axi_lite_reg_space/clk_sel_stat] [get_bd_pins bufgmux_utility_0/S] [get_bd_pins mux_0/SEL]
  connect_bd_net -net axi_lite_reg_space_hb_cycles [get_bd_pins axi_lite_reg_space/hb_cycles] [get_bd_pins larpix_clk_to_axi_st_0/HB_CYCLES]
  connect_bd_net -net axi_lite_reg_space_hb_en [get_bd_pins axi_lite_reg_space/hb_en] [get_bd_pins larpix_clk_to_axi_st_0/HB_EN]
  connect_bd_net -net bufgmux_utility_0_O [get_bd_pins TILE_CLK/reset] [get_bd_pins bufgmux_utility_0/O]
  connect_bd_net -net c_counter_binary_0_Q [get_bd_pins c_counter_binary_0/Q] [get_bd_pins mux_0/I0]
  connect_bd_net -net larpix_counter_0_COUNTER [get_bd_pins TIMESTAMP] [get_bd_pins mux_0/I1]
  connect_bd_net -net mux_0_O [get_bd_pins pacman_ts] [get_bd_pins larpix_clk_to_axi_st_0/TIMESTAMP] [get_bd_pins mux_0/O]
  connect_bd_net -net pdts_clk_1 [get_bd_pins pdts_clk] [get_bd_pins TILE_CLK/clk_in1]
  connect_bd_net -net pdts_rdy_n_Res [get_bd_pins bufgmux_utility_0/I1] [get_bd_pins pdts_rdy_n/Res]
  connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_pins larpix_clk_rstn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
  connect_bd_net -net proc_sys_reset_0_peripheral_reset [get_bd_pins larpix_clk_rst] [get_bd_pins proc_sys_reset_0/peripheral_reset]
  connect_bd_net -net reset_mmcm_1 [get_bd_pins reset_mmcm] [get_bd_pins bufgmux_utility_0/I0]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: data_tx
proc create_hier_cell_data_tx { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_data_tx() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M00_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M01_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M02_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M03_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M04_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M05_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M06_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M07_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M08_AXIS

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M09_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S_AXIS


  # Create pins
  create_bd_pin -dir I aclk
  create_bd_pin -dir I aresetn

  # Create instance: axis_broadcaster_0, and set properties
  set axis_broadcaster_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_broadcaster:1.1 axis_broadcaster_0 ]
  set_property -dict [ list \
   CONFIG.HAS_TREADY {1} \
   CONFIG.M00_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M01_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M02_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M03_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M04_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M05_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M06_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M07_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M08_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M09_TDATA_REMAP {tdata[127:0]} \
   CONFIG.M_TDATA_NUM_BYTES {16} \
   CONFIG.NUM_MI {10} \
   CONFIG.S_TDATA_NUM_BYTES {16} \
 ] $axis_broadcaster_0

  # Create instance: axis_subset_converter_0, and set properties
  set axis_subset_converter_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_subset_converter:1.1 axis_subset_converter_0 ]
  set_property -dict [ list \
   CONFIG.M_HAS_TSTRB {1} \
   CONFIG.S_HAS_TREADY {1} \
   CONFIG.S_TDATA_NUM_BYTES {16} \
 ] $axis_subset_converter_0

  # Create interface connections
  connect_bd_intf_net -intf_net S_AXIS_1 [get_bd_intf_pins S_AXIS] [get_bd_intf_pins axis_subset_converter_0/S_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M00_AXIS [get_bd_intf_pins M00_AXIS] [get_bd_intf_pins axis_broadcaster_0/M00_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M01_AXIS [get_bd_intf_pins M01_AXIS] [get_bd_intf_pins axis_broadcaster_0/M01_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M02_AXIS [get_bd_intf_pins M02_AXIS] [get_bd_intf_pins axis_broadcaster_0/M02_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M03_AXIS [get_bd_intf_pins M03_AXIS] [get_bd_intf_pins axis_broadcaster_0/M03_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M04_AXIS [get_bd_intf_pins M04_AXIS] [get_bd_intf_pins axis_broadcaster_0/M04_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M05_AXIS [get_bd_intf_pins M05_AXIS] [get_bd_intf_pins axis_broadcaster_0/M05_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M06_AXIS [get_bd_intf_pins M06_AXIS] [get_bd_intf_pins axis_broadcaster_0/M06_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M07_AXIS [get_bd_intf_pins M07_AXIS] [get_bd_intf_pins axis_broadcaster_0/M07_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M08_AXIS [get_bd_intf_pins M08_AXIS] [get_bd_intf_pins axis_broadcaster_0/M08_AXIS]
  connect_bd_intf_net -intf_net axis_broadcaster_0_M09_AXIS [get_bd_intf_pins M09_AXIS] [get_bd_intf_pins axis_broadcaster_0/M09_AXIS]
  connect_bd_intf_net -intf_net axis_subset_converter_0_M_AXIS [get_bd_intf_pins axis_broadcaster_0/S_AXIS] [get_bd_intf_pins axis_subset_converter_0/M_AXIS]

  # Create port connections
  connect_bd_net -net aclk_1 [get_bd_pins aclk] [get_bd_pins axis_broadcaster_0/aclk] [get_bd_pins axis_subset_converter_0/aclk]
  connect_bd_net -net aresetn_1 [get_bd_pins aresetn] [get_bd_pins axis_broadcaster_0/aresetn] [get_bd_pins axis_subset_converter_0/aresetn]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  
# Hierarchical cell: data_rx
proc create_hier_cell_data_rx { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_data_rx() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 M00_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S00_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S01_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S02_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S03_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S04_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S05_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S06_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S07_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S08_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S09_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S10_AXIS

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 S11_AXIS


  # Create pins
  create_bd_pin -dir I -type clk M00_AXIS_ACLK
  create_bd_pin -dir I -type rst M00_AXIS_ARESETN

  # Create instance: axis_interconnect_1, and set properties
  set axis_interconnect_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_interconnect:2.1 axis_interconnect_1 ]
  set_property -dict [ list \
   CONFIG.ARB_ON_NUM_CYCLES {1} \
   CONFIG.ARB_ON_TLAST {1} \
   CONFIG.ENABLE_ADVANCED_OPTIONS {0} \
   CONFIG.M00_FIFO_DEPTH {4096} \
   CONFIG.M00_HAS_REGSLICE {0} \
   CONFIG.NUM_MI {1} \
   CONFIG.NUM_SI {12} \
   CONFIG.S00_FIFO_DEPTH {0} \
   CONFIG.S00_HAS_REGSLICE {0} \
   CONFIG.S01_FIFO_DEPTH {0} \
   CONFIG.S01_HAS_REGSLICE {0} \
   CONFIG.S02_FIFO_DEPTH {0} \
   CONFIG.S02_HAS_REGSLICE {0} \
   CONFIG.S03_FIFO_DEPTH {0} \
   CONFIG.S03_HAS_REGSLICE {0} \
   CONFIG.S04_FIFO_DEPTH {0} \
   CONFIG.S04_HAS_REGSLICE {0} \
   CONFIG.S05_FIFO_DEPTH {0} \
   CONFIG.S05_HAS_REGSLICE {0} \
   CONFIG.S06_FIFO_DEPTH {0} \
   CONFIG.S06_HAS_REGSLICE {0} \
   CONFIG.S07_FIFO_DEPTH {0} \
   CONFIG.S07_HAS_REGSLICE {0} \
   CONFIG.S08_FIFO_DEPTH {0} \
   CONFIG.S08_HAS_REGSLICE {0} \
   CONFIG.S09_FIFO_DEPTH {0} \
   CONFIG.S09_HAS_REGSLICE {0} \
   CONFIG.S10_FIFO_DEPTH {1024} \
   CONFIG.S10_HAS_REGSLICE {1} \
   CONFIG.S11_FIFO_DEPTH {1024} \
   CONFIG.S11_HAS_REGSLICE {1} \
   CONFIG.S12_FIFO_DEPTH {32} \
   CONFIG.S13_FIFO_DEPTH {32} \
   CONFIG.S14_FIFO_DEPTH {32} \
   CONFIG.S15_FIFO_DEPTH {32} \
 ] $axis_interconnect_1

  # Create interface connections
  connect_bd_intf_net -intf_net Conn1 [get_bd_intf_pins S02_AXIS] [get_bd_intf_pins axis_interconnect_1/S02_AXIS]
  connect_bd_intf_net -intf_net Conn2 [get_bd_intf_pins S01_AXIS] [get_bd_intf_pins axis_interconnect_1/S01_AXIS]
  connect_bd_intf_net -intf_net Conn3 [get_bd_intf_pins S00_AXIS] [get_bd_intf_pins axis_interconnect_1/S00_AXIS]
  connect_bd_intf_net -intf_net Conn4 [get_bd_intf_pins S06_AXIS] [get_bd_intf_pins axis_interconnect_1/S06_AXIS]
  connect_bd_intf_net -intf_net Conn5 [get_bd_intf_pins S05_AXIS] [get_bd_intf_pins axis_interconnect_1/S05_AXIS]
  connect_bd_intf_net -intf_net Conn6 [get_bd_intf_pins S04_AXIS] [get_bd_intf_pins axis_interconnect_1/S04_AXIS]
  connect_bd_intf_net -intf_net Conn7 [get_bd_intf_pins S03_AXIS] [get_bd_intf_pins axis_interconnect_1/S03_AXIS]
  connect_bd_intf_net -intf_net Conn8 [get_bd_intf_pins S07_AXIS] [get_bd_intf_pins axis_interconnect_1/S07_AXIS]
  connect_bd_intf_net -intf_net Conn9 [get_bd_intf_pins S08_AXIS] [get_bd_intf_pins axis_interconnect_1/S08_AXIS]
  connect_bd_intf_net -intf_net Conn10 [get_bd_intf_pins S09_AXIS] [get_bd_intf_pins axis_interconnect_1/S09_AXIS]
  connect_bd_intf_net -intf_net Conn11 [get_bd_intf_pins M00_AXIS] [get_bd_intf_pins axis_interconnect_1/M00_AXIS]
  connect_bd_intf_net -intf_net S10_AXIS_1 [get_bd_intf_pins S10_AXIS] [get_bd_intf_pins axis_interconnect_1/S10_AXIS]
  connect_bd_intf_net -intf_net S11_AXIS_1 [get_bd_intf_pins S11_AXIS] [get_bd_intf_pins axis_interconnect_1/S11_AXIS]

  # Create port connections
  connect_bd_net -net M00_AXIS_ACLK_1 [get_bd_pins M00_AXIS_ACLK] [get_bd_pins axis_interconnect_1/ACLK] [get_bd_pins axis_interconnect_1/M00_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S00_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S01_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S02_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S03_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S04_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S05_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S06_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S07_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S08_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S09_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S10_AXIS_ACLK] [get_bd_pins axis_interconnect_1/S11_AXIS_ACLK]
  connect_bd_net -net M00_AXIS_ARESETN_1 [get_bd_pins M00_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/ARESETN] [get_bd_pins axis_interconnect_1/M00_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S00_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S01_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S02_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S03_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S04_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S05_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S06_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S07_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S08_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S09_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S10_AXIS_ARESETN] [get_bd_pins axis_interconnect_1/S11_AXIS_ARESETN]

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports

  # Create ports
  set MOSI [ create_bd_port -dir O -from 39 -to 0 MOSI ]
  set TILE_EN [ create_bd_port -dir I -from 9 -to 0 TILE_EN ]
  set UART_RX_BUSY [ create_bd_port -dir O UART_RX_BUSY ]
  set UART_TX_BUSY [ create_bd_port -dir O UART_TX_BUSY ]

  # Create instance: aximm_vip_master, and set properties
  set aximm_vip_master [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 aximm_vip_master ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.ARUSER_WIDTH {0} \
   CONFIG.AWUSER_WIDTH {0} \
   CONFIG.BUSER_WIDTH {0} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BRESP {1} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_PROT {1} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.HAS_RRESP {1} \
   CONFIG.HAS_WSTRB {1} \
   CONFIG.ID_WIDTH {0} \
   CONFIG.INTERFACE_MODE {MASTER} \
   CONFIG.PROTOCOL {AXI4LITE} \
   CONFIG.READ_WRITE_MODE {READ_WRITE} \
   CONFIG.RUSER_BITS_PER_BYTE {0} \
   CONFIG.RUSER_WIDTH {0} \
   CONFIG.SUPPORTS_NARROW {0} \
   CONFIG.WUSER_BITS_PER_BYTE {0} \
   CONFIG.WUSER_WIDTH {0} \
 ] $aximm_vip_master

  # Create instance: axis_vip_mst, and set properties
  set axis_vip_mst [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi4stream_vip:1.1 axis_vip_mst ]
  set_property -dict [ list \
   CONFIG.HAS_TKEEP {1} \
   CONFIG.HAS_TLAST {1} \
   CONFIG.HAS_TREADY {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.INTERFACE_MODE {MASTER} \
   CONFIG.TDATA_NUM_BYTES {16} \
   CONFIG.TDEST_WIDTH {0} \
   CONFIG.TID_WIDTH {0} \
   CONFIG.TUSER_WIDTH {0} \
 ] $axis_vip_mst

  # Create instance: axis_vip_mst_notused, and set properties
  set axis_vip_mst_notused [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi4stream_vip:1.1 axis_vip_mst_notused ]
  set_property -dict [ list \
   CONFIG.HAS_TKEEP {1} \
   CONFIG.HAS_TLAST {1} \
   CONFIG.HAS_TREADY {1} \
   CONFIG.HAS_TSTRB {1} \
   CONFIG.INTERFACE_MODE {MASTER} \
   CONFIG.TDATA_NUM_BYTES {16} \
   CONFIG.TDEST_WIDTH {0} \
   CONFIG.TID_WIDTH {0} \
   CONFIG.TUSER_WIDTH {0} \
 ] $axis_vip_mst_notused

  # Create instance: axis_vip_passthrough, and set properties
  set axis_vip_passthrough [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi4stream_vip:1.1 axis_vip_passthrough ]
  set_property -dict [ list \
   CONFIG.INTERFACE_MODE {PASS_THROUGH} \
 ] $axis_vip_passthrough

  # Create instance: axis_vip_slv, and set properties
  set axis_vip_slv [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi4stream_vip:1.1 axis_vip_slv ]
  set_property -dict [ list \
   CONFIG.INTERFACE_MODE {SLAVE} \
 ] $axis_vip_slv

  # Create instance: axis_vip_slv_notused, and set properties
  set axis_vip_slv_notused [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi4stream_vip:1.1 axis_vip_slv_notused ]
  set_property -dict [ list \
   CONFIG.INTERFACE_MODE {SLAVE} \
 ] $axis_vip_slv_notused

  # Create instance: clk_100MHz, and set properties
  set clk_100MHz [ create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 clk_100MHz ]
  set_property -dict [ list \
   CONFIG.RESET_POLARITY {ACTIVE_LOW} \
 ] $clk_100MHz

  # Create instance: clk_62_5MHz, and set properties
  set clk_62_5MHz [ create_bd_cell -type ip -vlnv xilinx.com:ip:sim_clk_gen:1.0 clk_62_5MHz ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {62500000} \
   CONFIG.RESET_POLARITY {ACTIVE_HIGH} \
 ] $clk_62_5MHz

  # Create instance: data_rx
  create_hier_cell_data_rx [current_bd_instance .] data_rx

  # Create instance: data_tx
  create_hier_cell_data_tx [current_bd_instance .] data_tx

  # Create instance: larpix_clk
  create_hier_cell_larpix_clk [current_bd_instance .] larpix_clk

  # Create instance: larpix_uart_array
  create_hier_cell_larpix_uart_array [current_bd_instance .] larpix_uart_array

  # Create interface connections
  connect_bd_intf_net -intf_net S0_AXIS_1 [get_bd_intf_pins data_tx/M00_AXIS] [get_bd_intf_pins larpix_uart_array/S0_AXIS]
  connect_bd_intf_net -intf_net S1_AXIS_1 [get_bd_intf_pins data_tx/M01_AXIS] [get_bd_intf_pins larpix_uart_array/S1_AXIS]
  connect_bd_intf_net -intf_net S2_AXIS_1 [get_bd_intf_pins data_tx/M02_AXIS] [get_bd_intf_pins larpix_uart_array/S2_AXIS]
  connect_bd_intf_net -intf_net S3_AXIS_1 [get_bd_intf_pins data_tx/M03_AXIS] [get_bd_intf_pins larpix_uart_array/S3_AXIS]
  connect_bd_intf_net -intf_net S5_AXIS_1 [get_bd_intf_pins data_tx/M05_AXIS] [get_bd_intf_pins larpix_uart_array/S5_AXIS]
  connect_bd_intf_net -intf_net S6_AXIS_1 [get_bd_intf_pins data_tx/M06_AXIS] [get_bd_intf_pins larpix_uart_array/S6_AXIS]
  connect_bd_intf_net -intf_net S7_AXIS_1 [get_bd_intf_pins data_tx/M07_AXIS] [get_bd_intf_pins larpix_uart_array/S7_AXIS]
  connect_bd_intf_net -intf_net aximm_vip_master_M_AXI [get_bd_intf_pins aximm_vip_master/M_AXI] [get_bd_intf_pins larpix_uart_array/S_AXIMM]
  connect_bd_intf_net -intf_net axis_vip_passthrough1_M_AXIS [get_bd_intf_pins axis_vip_mst_notused/M_AXIS] [get_bd_intf_pins axis_vip_passthrough/S_AXIS]
  connect_bd_intf_net -intf_net axis_vip_passthrough_M_AXIS [get_bd_intf_pins axis_vip_passthrough/M_AXIS] [get_bd_intf_pins axis_vip_slv_notused/S_AXIS]
  connect_bd_intf_net -intf_net data_rx_M00_AXIS [get_bd_intf_pins axis_vip_slv/S_AXIS] [get_bd_intf_pins data_rx/M00_AXIS]
  connect_bd_intf_net -intf_net data_tx_M04_AXIS [get_bd_intf_pins data_tx/M04_AXIS] [get_bd_intf_pins larpix_uart_array/S4_AXIS]
  connect_bd_intf_net -intf_net data_tx_M08_AXIS [get_bd_intf_pins data_tx/M08_AXIS] [get_bd_intf_pins larpix_uart_array/S8_AXIS]
  connect_bd_intf_net -intf_net data_tx_M09_AXIS [get_bd_intf_pins data_tx/M09_AXIS] [get_bd_intf_pins larpix_uart_array/S9_AXIS]
  connect_bd_intf_net -intf_net larpix_clk_M_AXIS [get_bd_intf_pins data_rx/S11_AXIS] [get_bd_intf_pins larpix_clk/M_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M0_AXIS [get_bd_intf_pins data_rx/S00_AXIS] [get_bd_intf_pins larpix_uart_array/M0_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M1_AXIS [get_bd_intf_pins data_rx/S01_AXIS] [get_bd_intf_pins larpix_uart_array/M1_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M2_AXIS [get_bd_intf_pins data_rx/S02_AXIS] [get_bd_intf_pins larpix_uart_array/M2_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M3_AXIS [get_bd_intf_pins data_rx/S03_AXIS] [get_bd_intf_pins larpix_uart_array/M3_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M4_AXIS [get_bd_intf_pins data_rx/S04_AXIS] [get_bd_intf_pins larpix_uart_array/M4_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M5_AXIS [get_bd_intf_pins data_rx/S05_AXIS] [get_bd_intf_pins larpix_uart_array/M5_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M6_AXIS [get_bd_intf_pins data_rx/S06_AXIS] [get_bd_intf_pins larpix_uart_array/M6_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M7_AXIS [get_bd_intf_pins data_rx/S07_AXIS] [get_bd_intf_pins larpix_uart_array/M7_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M8_AXIS [get_bd_intf_pins data_rx/S08_AXIS] [get_bd_intf_pins larpix_uart_array/M8_AXIS]
  connect_bd_intf_net -intf_net larpix_uart_array_M9_AXIS [get_bd_intf_pins data_rx/S09_AXIS] [get_bd_intf_pins larpix_uart_array/M9_AXIS]
  connect_bd_intf_net -intf_net master_M_AXIS [get_bd_intf_pins axis_vip_mst/M_AXIS] [get_bd_intf_pins data_tx/S_AXIS]

  # Create port connections
  connect_bd_net -net TILE_EN_1 [get_bd_ports TILE_EN] [get_bd_pins larpix_uart_array/TILE_EN]
  connect_bd_net -net clk_100MHz1_clk [get_bd_pins clk_62_5MHz/clk] [get_bd_pins larpix_clk/SoC_CLK] [get_bd_pins larpix_clk/pdts_clk]
  connect_bd_net -net clk_100MHz_clk [get_bd_pins aximm_vip_master/aclk] [get_bd_pins axis_vip_mst/aclk] [get_bd_pins axis_vip_mst_notused/aclk] [get_bd_pins axis_vip_passthrough/aclk] [get_bd_pins axis_vip_slv/aclk] [get_bd_pins axis_vip_slv_notused/aclk] [get_bd_pins clk_100MHz/clk] [get_bd_pins data_rx/M00_AXIS_ACLK] [get_bd_pins data_tx/aclk] [get_bd_pins larpix_clk/ACLK] [get_bd_pins larpix_uart_array/ACLK]
  connect_bd_net -net clk_100MHz_sync_rst [get_bd_pins aximm_vip_master/aresetn] [get_bd_pins axis_vip_mst/aresetn] [get_bd_pins axis_vip_mst_notused/aresetn] [get_bd_pins axis_vip_passthrough/aresetn] [get_bd_pins axis_vip_slv/aresetn] [get_bd_pins axis_vip_slv_notused/aresetn] [get_bd_pins clk_100MHz/sync_rst] [get_bd_pins data_rx/M00_AXIS_ARESETN] [get_bd_pins data_tx/aresetn] [get_bd_pins larpix_clk/RSTN] [get_bd_pins larpix_clk/pdts_rdy] [get_bd_pins larpix_uart_array/ARESETN]
  connect_bd_net -net larpix_clk_larpix_clk [get_bd_pins larpix_clk/larpix_clk] [get_bd_pins larpix_uart_array/MCLK]
  connect_bd_net -net larpix_clk_larpix_clk_rst [get_bd_pins larpix_clk/larpix_clk_rst] [get_bd_pins larpix_uart_array/MRST]
  connect_bd_net -net larpix_clk_pacman_ts [get_bd_pins larpix_clk/pacman_ts] [get_bd_pins larpix_uart_array/PACMAN_TS]
  connect_bd_net -net larpix_uart_array_MOSI [get_bd_ports MOSI] [get_bd_pins larpix_uart_array/MOSI]
  create_bd_net larpix_uart_array_MOSI_loopback
  connect_bd_net -net [get_bd_nets larpix_uart_array_MOSI_loopback] [get_bd_pins larpix_uart_array/MISO] [get_bd_pins larpix_uart_array/MOSI_loopback]
  connect_bd_net -net larpix_uart_array_UART_RX_BUSY [get_bd_ports UART_RX_BUSY] [get_bd_pins larpix_uart_array/UART_RX_BUSY]
  connect_bd_net -net larpix_uart_array_UART_TX_BUSY [get_bd_ports UART_TX_BUSY] [get_bd_pins larpix_uart_array/UART_TX_BUSY]
  connect_bd_net -net reset_mmcm_1 [get_bd_pins clk_62_5MHz/sync_rst] [get_bd_pins larpix_clk/reset_mmcm]

  # Create address segments

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.564591",
   "Default View_TopLeft":"-80,73",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port UART_RX_BUSY -pg 1 -lvl 7 -x 2210 -y 170 -defaultsOSRD
preplace port UART_TX_BUSY -pg 1 -lvl 7 -x 2210 -y 710 -defaultsOSRD
preplace portBus TILE_EN -pg 1 -lvl 0 -x -110 -y 400 -defaultsOSRD
preplace portBus MOSI -pg 1 -lvl 7 -x 2210 -y 150 -defaultsOSRD
preplace inst data_rx -pg 1 -lvl 5 -x 1774 -y 230 -defaultsOSRD
preplace inst data_tx -pg 1 -lvl 3 -x 520 -y 150 -defaultsOSRD
preplace inst larpix_uart_array -pg 1 -lvl 4 -x 1140 -y -50 -defaultsOSRD
preplace inst clk_100MHz -pg 1 -lvl 1 -x 20 -y 130 -defaultsOSRD
preplace inst axis_vip_slv -pg 1 -lvl 6 -x 2080 -y 250 -defaultsOSRD
preplace inst axis_vip_mst -pg 1 -lvl 2 -x 250 -y 130 -defaultsOSRD
preplace inst aximm_vip_master -pg 1 -lvl 3 -x 520 -y 830 -defaultsOSRD
preplace inst larpix_clk -pg 1 -lvl 4 -x 1140 -y 850 -defaultsOSRD
preplace inst clk_62_5MHz -pg 1 -lvl 3 -x 520 -y 1420 -defaultsOSRD
preplace inst axis_vip_passthrough -pg 1 -lvl 4 -x 1140 -y 420 -defaultsOSRD
preplace inst axis_vip_slv_notused -pg 1 -lvl 4 -x 1140 -y 560 -defaultsOSRD
preplace inst axis_vip_mst_notused -pg 1 -lvl 4 -x 1140 -y 280 -defaultsOSRD
preplace netloc clk_100MHz_clk 1 1 5 130 60 360 0 750 -282 1420 20 1950
preplace netloc clk_100MHz_sync_rst 1 1 5 130 200 370 290 730 -292 1430 30 1930
preplace netloc TILE_EN_1 1 0 4 NJ 400 NJ 400 NJ 400 800J
preplace netloc larpix_uart_array_MOSI 1 4 3 1400J 10 NJ 10 2190J
preplace netloc larpix_uart_array_UART_RX_BUSY 1 4 3 NJ 40 1940J 170 NJ
preplace netloc larpix_uart_array_UART_TX_BUSY 1 4 3 1350J 598 NJ 598 2190J
preplace netloc clk_100MHz1_clk 1 3 1 810 790n
preplace netloc reset_mmcm_1 1 3 1 840 950n
preplace netloc larpix_clk_pacman_ts 1 3 2 830 200 1320
preplace netloc larpix_clk_larpix_clk 1 3 2 810 180 1340
preplace netloc larpix_clk_larpix_clk_rst 1 3 2 820 190 1330
preplace netloc larpix_uart_array_MOSI_loopback 1 3 2 840 170 1340
preplace netloc S3_AXIS_1 1 3 1 700 -160n
preplace netloc S5_AXIS_1 1 3 1 720 -120n
preplace netloc S6_AXIS_1 1 3 1 740 -100n
preplace netloc S7_AXIS_1 1 3 1 760 -80n
preplace netloc larpix_uart_array_M3_AXIS 1 4 1 1450 -120n
preplace netloc larpix_uart_array_M2_AXIS 1 4 1 1460 -140n
preplace netloc larpix_uart_array_M1_AXIS 1 4 1 1470 -160n
preplace netloc larpix_uart_array_M0_AXIS 1 4 1 1480 -180n
preplace netloc larpix_uart_array_M6_AXIS 1 4 1 1390 -60n
preplace netloc S2_AXIS_1 1 3 1 690 -180n
preplace netloc S1_AXIS_1 1 3 1 680 -200n
preplace netloc S0_AXIS_1 1 3 1 670 -220n
preplace netloc larpix_uart_array_M4_AXIS 1 4 1 1440 -100n
preplace netloc data_tx_M09_AXIS 1 3 1 790 -20n
preplace netloc data_tx_M08_AXIS 1 3 1 770 -40n
preplace netloc data_tx_M04_AXIS 1 3 1 710 -140n
preplace netloc larpix_uart_array_M5_AXIS 1 4 1 1410 -80n
preplace netloc larpix_uart_array_M7_AXIS 1 4 1 1380 -40n
preplace netloc larpix_uart_array_M8_AXIS 1 4 1 1360 0n
preplace netloc larpix_uart_array_M9_AXIS 1 4 1 1370 -20n
preplace netloc data_rx_M00_AXIS 1 5 1 N 230
preplace netloc master_M_AXIS 1 2 1 N 130
preplace netloc axis_vip_passthrough_M_AXIS 1 3 2 840 640 1310
preplace netloc aximm_vip_master_M_AXI 1 3 1 780 -60n
preplace netloc larpix_clk_M_AXIS 1 4 1 1480 320n
preplace netloc axis_vip_passthrough1_M_AXIS 1 3 2 840 210 1310
levelinfo -pg 1 -110 20 250 520 1140 1774 2080 2210
pagesize -pg 1 -db -bbox -sgen -250 -350 2370 2290
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_test_atg()
cr_bd_test_atg ""
set_property EXCLUDE_DEBUG_LOGIC "0" [get_files test_atg.bd ] 
set_property GENERATE_SYNTH_CHECKPOINT "0" [get_files test_atg.bd ] 
set_property IS_ENABLED "1" [get_files test_atg.bd ] 
set_property IS_GLOBAL_INCLUDE "0" [get_files test_atg.bd ] 
set_property IS_LOCKED "0" [get_files test_atg.bd ] 
set_property LIBRARY "xil_defaultlib" [get_files test_atg.bd ] 
set_property PATH_MODE "RelativeFirst" [get_files test_atg.bd ] 
set_property PFM_NAME "" [get_files test_atg.bd ] 
set_property REGISTERED_WITH_MANAGER "1" [get_files test_atg.bd ] 
set_property SYNTH_CHECKPOINT_MODE "None" [get_files test_atg.bd ] 
set_property USED_IN "synthesis implementation simulation" [get_files test_atg.bd ] 
set_property USED_IN_IMPLEMENTATION "1" [get_files test_atg.bd ] 
set_property USED_IN_SIMULATION "1" [get_files test_atg.bd ] 
set_property USED_IN_SYNTHESIS "1" [get_files test_atg.bd ] 

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
