ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1	@ Tag_ABI_FP_denormal
   3              		.eabi_attribute 21, 1	@ Tag_ABI_FP_exceptions
   4              		.eabi_attribute 23, 3	@ Tag_ABI_FP_number_model
   5              		.eabi_attribute 24, 1	@ Tag_ABI_align8_needed
   6              		.eabi_attribute 25, 1	@ Tag_ABI_align8_preserved
   7              		.eabi_attribute 26, 1	@ Tag_ABI_enum_size
   8              		.eabi_attribute 30, 4	@ Tag_ABI_optimization_goals
   9              		.eabi_attribute 34, 1	@ Tag_CPU_unaligned_access
  10              		.eabi_attribute 18, 4	@ Tag_ABI_PCS_wchar_t
  11              		.file	"stm32f3x_system.c"
  12              	@ GNU C17 (GNU Tools for Arm Embedded Processors 9-2019-q4-major) version 9.2.1 20191025 (release) 
  13              	@	compiled by GNU C version 4.2.1 Compatible Apple LLVM 9.0.0 (clang-900.0.39.2), GMP version 6.1.0
  14              	
  15              	@ GGC heuristics: --param ggc-min-expand=100 --param ggc-min-heapsize=131072
  16              	@ options passed:  -I .
  17              	@ -I /Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2
  18              	@ -I /Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2
  19              	@ -I /Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2
  20              	@ -imultilib thumb/v7e-m/nofp
  21              	@ -iprefix /usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/bin/../lib/gcc/arm-none-eabi/9.2
  22              	@ -isysroot /usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/bin/../arm-none-eabi
  23              	@ -D__USES_INITFINI__ -D STM32F30X_MD -D USE_STDPERIPH_DRIVER
  24              	@ -D HSE_VALUE=8000000 -D RUN_FROM_FLASH=1 stm32f3x_system.c
  25              	@ -mcpu=cortex-m4 -mthumb -mfloat-abi=soft -march=armv7e-m
  26              	@ -auxbase-strip stm32f3x_system.o -g -gdwarf-2 -Os -Wall
  27              	@ -fomit-frame-pointer -fverbose-asm
  28              	@ options enabled:  -faggressive-loop-optimizations -fassume-phsa
  29              	@ -fauto-inc-dec -fbranch-count-reg -fcaller-saves -fcode-hoisting
  30              	@ -fcombine-stack-adjustments -fcommon -fcompare-elim -fcprop-registers
  31              	@ -fcrossjumping -fcse-follow-jumps -fdefer-pop
  32              	@ -fdelete-null-pointer-checks -fdevirtualize -fdevirtualize-speculatively
  33              	@ -fdwarf2-cfi-asm -fearly-inlining -feliminate-unused-debug-types
  34              	@ -fexpensive-optimizations -fforward-propagate -ffp-int-builtin-inexact
  35              	@ -ffunction-cse -fgcse -fgcse-lm -fgnu-runtime -fgnu-unique
  36              	@ -fguess-branch-probability -fhoist-adjacent-loads -fident -fif-conversion
  37              	@ -fif-conversion2 -findirect-inlining -finline -finline-atomics
  38              	@ -finline-functions -finline-functions-called-once
  39              	@ -finline-small-functions -fipa-bit-cp -fipa-cp -fipa-icf
  40              	@ -fipa-icf-functions -fipa-icf-variables -fipa-profile -fipa-pure-const
  41              	@ -fipa-ra -fipa-reference -fipa-reference-addressable -fipa-sra
  42              	@ -fipa-stack-alignment -fipa-vrp -fira-hoist-pressure
  43              	@ -fira-share-save-slots -fira-share-spill-slots
  44              	@ -fisolate-erroneous-paths-dereference -fivopts -fkeep-static-consts
  45              	@ -fleading-underscore -flifetime-dse -flra-remat -flto-odr-type-merging
  46              	@ -fmath-errno -fmerge-constants -fmerge-debug-strings
  47              	@ -fmove-loop-invariants -fomit-frame-pointer -foptimize-sibling-calls
  48              	@ -fpartial-inlining -fpeephole -fpeephole2 -fplt -fprefetch-loop-arrays
  49              	@ -freg-struct-return -freorder-blocks -freorder-functions
  50              	@ -frerun-cse-after-loop -fsched-critical-path-heuristic
  51              	@ -fsched-dep-count-heuristic -fsched-group-heuristic -fsched-interblock
  52              	@ -fsched-last-insn-heuristic -fsched-pressure -fsched-rank-heuristic
  53              	@ -fsched-spec -fsched-spec-insn-heuristic -fsched-stalled-insns-dep
  54              	@ -fschedule-insns2 -fsection-anchors -fsemantic-interposition
  55              	@ -fshow-column -fshrink-wrap-separate -fsigned-zeros
  56              	@ -fsplit-ivs-in-unroller -fsplit-wide-types -fssa-backprop -fssa-phiopt
  57              	@ -fstdarg-opt -fstore-merging -fstrict-aliasing
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 2


  58              	@ -fstrict-volatile-bitfields -fsync-libcalls -fthread-jumps
  59              	@ -ftoplevel-reorder -ftrapping-math -ftree-bit-ccp -ftree-builtin-call-dce
  60              	@ -ftree-ccp -ftree-ch -ftree-coalesce-vars -ftree-copy-prop -ftree-cselim
  61              	@ -ftree-dce -ftree-dominator-opts -ftree-dse -ftree-forwprop -ftree-fre
  62              	@ -ftree-loop-if-convert -ftree-loop-im -ftree-loop-ivcanon
  63              	@ -ftree-loop-optimize -ftree-parallelize-loops= -ftree-phiprop -ftree-pre
  64              	@ -ftree-pta -ftree-reassoc -ftree-scev-cprop -ftree-sink -ftree-slsr
  65              	@ -ftree-sra -ftree-switch-conversion -ftree-tail-merge -ftree-ter
  66              	@ -ftree-vrp -funit-at-a-time -fvar-tracking -fvar-tracking-assignments
  67              	@ -fverbose-asm -fzero-initialized-in-bss -masm-syntax-unified -mbe32
  68              	@ -mlittle-endian -mpic-data-is-text-relative -msched-prolog -mthumb
  69              	@ -munaligned-access -mvectorize-with-neon-quad
  70              	
  71              		.text
  72              	.Ltext0:
  73              		.cfi_sections	.debug_frame
  74              		.align	1
  75              		.global	init_timer_pwm
  76              		.arch armv7e-m
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  80              		.fpu softvfp
  81              		.type	init_timer_pwm, %function
  82              	init_timer_pwm:
  83              	.LFB123:
  84              		.file 1 "stm32f3x_system.c"
   1:stm32f3x_system.c **** #include <stm32f30x.h>
   2:stm32f3x_system.c **** #include "stm32f3x_system.h"
   3:stm32f3x_system.c **** 
   4:stm32f3x_system.c **** void init_timer_pwm(){
  85              		.loc 1 4 22 view -0
  86              		.cfi_startproc
  87              		@ args = 0, pretend = 0, frame = 24
  88              		@ frame_needed = 0, uses_anonymous_args = 0
   5:stm32f3x_system.c **** 	/**
   6:stm32f3x_system.c **** 	 * Clock for GPIO A is initialized in the usart.c
   7:stm32f3x_system.c **** 	 * Clock for GPIO B is initialized in initBoardLed
   8:stm32f3x_system.c **** 	 */
   9:stm32f3x_system.c ****   RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
  89              		.loc 1 9 3 view .LVU1
  90              	@ stm32f3x_system.c:4: void init_timer_pwm(){
   4:stm32f3x_system.c **** 	/**
  91              		.loc 1 4 22 is_stmt 0 view .LVU2
  92 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}	@
  93              	.LCFI0:
  94              		.cfi_def_cfa_offset 24
  95              		.cfi_offset 4, -24
  96              		.cfi_offset 5, -20
  97              		.cfi_offset 6, -16
  98              		.cfi_offset 7, -12
  99              		.cfi_offset 8, -8
 100              		.cfi_offset 14, -4
 101              	@ stm32f3x_system.c:9:   RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 102              		.loc 1 9 3 view .LVU3
 103 0004 0121     		movs	r1, #1	@,
 104              	@ stm32f3x_system.c:4: void init_timer_pwm(){
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 3


   4:stm32f3x_system.c **** 	/**
 105              		.loc 1 4 22 view .LVU4
 106 0006 86B0     		sub	sp, sp, #24	@,,
 107              	.LCFI1:
 108              		.cfi_def_cfa_offset 48
 109              	@ stm32f3x_system.c:9:   RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
 110              		.loc 1 9 3 view .LVU5
 111 0008 0220     		movs	r0, #2	@,
 112 000a FFF7FEFF 		bl	RCC_APB1PeriphClockCmd		@
 113              	.LVL0:
  10:stm32f3x_system.c ****   RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM4, ENABLE);
 114              		.loc 1 10 3 is_stmt 1 view .LVU6
 115 000e 0121     		movs	r1, #1	@,
 116 0010 0420     		movs	r0, #4	@,
 117 0012 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd		@
 118              	.LVL1:
  11:stm32f3x_system.c ****   RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM7, ENABLE);
 119              		.loc 1 11 3 view .LVU7
 120 0016 0121     		movs	r1, #1	@,
 121 0018 2020     		movs	r0, #32	@,
 122 001a FFF7FEFF 		bl	RCC_APB1PeriphClockCmd		@
 123              	.LVL2:
  12:stm32f3x_system.c ****   RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM17, ENABLE);
 124              		.loc 1 12 3 view .LVU8
 125 001e 0121     		movs	r1, #1	@,
 126 0020 4FF48020 		mov	r0, #262144	@,
 127 0024 FFF7FEFF 		bl	RCC_APB2PeriphClockCmd		@
 128              	.LVL3:
  13:stm32f3x_system.c ****   RCC_APB2PeriphClockCmd(RCC_APB2Periph_TIM16, ENABLE);      
 129              		.loc 1 13 3 view .LVU9
 130 0028 0121     		movs	r1, #1	@,
 131 002a 4FF40030 		mov	r0, #131072	@,
 132 002e FFF7FEFF 		bl	RCC_APB2PeriphClockCmd		@
 133              	.LVL4:
  14:stm32f3x_system.c **** 
  15:stm32f3x_system.c ****   /**
  16:stm32f3x_system.c ****    * GPIOA Pin 6 and 7 for the PWM1 and2
  17:stm32f3x_system.c ****    */
  18:stm32f3x_system.c ****   GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_2);
 134              		.loc 1 18 3 view .LVU10
 135 0032 0222     		movs	r2, #2	@,
 136 0034 0621     		movs	r1, #6	@,
 137 0036 4FF09040 		mov	r0, #1207959552	@,
 138 003a FFF7FEFF 		bl	GPIO_PinAFConfig		@
 139              	.LVL5:
  19:stm32f3x_system.c ****   GPIO_PinAFConfig(GPIOA, GPIO_PinSource7, GPIO_AF_2);
 140              		.loc 1 19 3 view .LVU11
 141 003e 0222     		movs	r2, #2	@,
 142 0040 0721     		movs	r1, #7	@,
 143 0042 4FF09040 		mov	r0, #1207959552	@,
 144 0046 FFF7FEFF 		bl	GPIO_PinAFConfig		@
 145              	.LVL6:
  20:stm32f3x_system.c **** 
  21:stm32f3x_system.c ****   /**
  22:stm32f3x_system.c ****    * GPIOA Pin 11 and 12 for PWM 3 and 4
  23:stm32f3x_system.c ****    */
  24:stm32f3x_system.c ****    
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 4


  25:stm32f3x_system.c ****   GPIO_PinAFConfig(GPIOA, GPIO_PinSource11, GPIO_AF_10);
 146              		.loc 1 25 3 view .LVU12
 147              	@ stm32f3x_system.c:31:   GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_1);
  26:stm32f3x_system.c ****   GPIO_PinAFConfig(GPIOA, GPIO_PinSource12, GPIO_AF_10);
  27:stm32f3x_system.c ****   /**
  28:stm32f3x_system.c ****    * GIPOB Pin 8 and 9 for the Gimbal
  29:stm32f3x_system.c ****    */
  30:stm32f3x_system.c ****         
  31:stm32f3x_system.c ****   GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_1);
 148              		.loc 1 31 3 is_stmt 0 view .LVU13
 149 004a 6A4C     		ldr	r4, .L2	@ tmp146,
 150              	@ stm32f3x_system.c:25:   GPIO_PinAFConfig(GPIOA, GPIO_PinSource11, GPIO_AF_10);
  25:stm32f3x_system.c ****   GPIO_PinAFConfig(GPIOA, GPIO_PinSource12, GPIO_AF_10);
 151              		.loc 1 25 3 view .LVU14
 152 004c 0A22     		movs	r2, #10	@,
 153 004e 0B21     		movs	r1, #11	@,
 154 0050 4FF09040 		mov	r0, #1207959552	@,
 155 0054 FFF7FEFF 		bl	GPIO_PinAFConfig		@
 156              	.LVL7:
  26:stm32f3x_system.c ****   GPIO_PinAFConfig(GPIOA, GPIO_PinSource12, GPIO_AF_10);
 157              		.loc 1 26 3 is_stmt 1 view .LVU15
 158 0058 0A22     		movs	r2, #10	@,
 159 005a 0C21     		movs	r1, #12	@,
 160 005c 4FF09040 		mov	r0, #1207959552	@,
 161 0060 FFF7FEFF 		bl	GPIO_PinAFConfig		@
 162              	.LVL8:
 163              		.loc 1 31 3 view .LVU16
 164 0064 2046     		mov	r0, r4	@, tmp146
 165 0066 0122     		movs	r2, #1	@,
 166 0068 0821     		movs	r1, #8	@,
 167 006a FFF7FEFF 		bl	GPIO_PinAFConfig		@
 168              	.LVL9:
  32:stm32f3x_system.c ****   GPIO_PinAFConfig(GPIOB, GPIO_PinSource9, GPIO_AF_1);
 169              		.loc 1 32 3 view .LVU17
 170 006e 0122     		movs	r2, #1	@,
 171 0070 2046     		mov	r0, r4	@, tmp146
 172 0072 0921     		movs	r1, #9	@,
 173 0074 FFF7FEFF 		bl	GPIO_PinAFConfig		@
 174              	.LVL10:
  33:stm32f3x_system.c **** 	
  34:stm32f3x_system.c ****   GPIO_InitTypeDef GPIOA_pwm_init;
 175              		.loc 1 34 3 view .LVU18
  35:stm32f3x_system.c ****   GPIOA_pwm_init.GPIO_Mode = GPIO_Mode_AF;
 176              		.loc 1 35 3 view .LVU19
  36:stm32f3x_system.c ****   GPIOA_pwm_init.GPIO_OType = GPIO_OType_PP;
 177              		.loc 1 36 3 view .LVU20
  37:stm32f3x_system.c ****   GPIOA_pwm_init.GPIO_Pin = (GPIO_Pin_6 | GPIO_Pin_7 | GPIO_Pin_11 | GPIO_Pin_12 );
 178              		.loc 1 37 3 view .LVU21
  38:stm32f3x_system.c ****   GPIOA_pwm_init.GPIO_PuPd = GPIO_PuPd_NOPULL;
 179              		.loc 1 38 3 view .LVU22
  39:stm32f3x_system.c ****   GPIOA_pwm_init.GPIO_Speed = GPIO_Speed_Level_3;	
 180              		.loc 1 39 3 view .LVU23
 181              	@ stm32f3x_system.c:35:   GPIOA_pwm_init.GPIO_Mode = GPIO_Mode_AF;
  35:stm32f3x_system.c ****   GPIOA_pwm_init.GPIO_OType = GPIO_OType_PP;
 182              		.loc 1 35 28 is_stmt 0 view .LVU24
 183 0078 40F20235 		movw	r5, #770	@ tmp149,
 184 007c 4FF4C653 		mov	r3, #6336	@ tmp148,
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 5


 185              	@ stm32f3x_system.c:40:   GPIO_Init(GPIOA, &GPIOA_pwm_init);
  40:stm32f3x_system.c ****   GPIO_Init(GPIOA, &GPIOA_pwm_init);
 186              		.loc 1 40 3 view .LVU25
 187 0080 02A9     		add	r1, sp, #8	@,,
 188 0082 4FF09040 		mov	r0, #1207959552	@,
 189              	@ stm32f3x_system.c:35:   GPIOA_pwm_init.GPIO_Mode = GPIO_Mode_AF;
  35:stm32f3x_system.c ****   GPIOA_pwm_init.GPIO_OType = GPIO_OType_PP;
 190              		.loc 1 35 28 view .LVU26
 191 0086 CDE90235 		strd	r3, r5, [sp, #8]	@ tmp148, tmp149,,
 192              		.loc 1 40 3 is_stmt 1 view .LVU27
 193 008a FFF7FEFF 		bl	GPIO_Init		@
 194              	.LVL11:
  41:stm32f3x_system.c **** 
  42:stm32f3x_system.c **** 
  43:stm32f3x_system.c ****   GPIO_InitTypeDef GPIOB_pwm_init;
 195              		.loc 1 43 3 view .LVU28
  44:stm32f3x_system.c ****   GPIOB_pwm_init.GPIO_Mode = GPIO_Mode_AF;
 196              		.loc 1 44 3 view .LVU29
  45:stm32f3x_system.c ****   GPIOB_pwm_init.GPIO_OType = GPIO_OType_PP;
 197              		.loc 1 45 3 view .LVU30
  46:stm32f3x_system.c ****   GPIOB_pwm_init.GPIO_Pin = (GPIO_Pin_8 | GPIO_Pin_9);
 198              		.loc 1 46 3 view .LVU31
  47:stm32f3x_system.c ****   GPIOB_pwm_init.GPIO_PuPd = GPIO_PuPd_NOPULL;
 199              		.loc 1 47 3 view .LVU32
  48:stm32f3x_system.c ****   GPIOB_pwm_init.GPIO_Speed = GPIO_Speed_Level_3;
 200              		.loc 1 48 3 view .LVU33
 201              	@ stm32f3x_system.c:46:   GPIOB_pwm_init.GPIO_Pin = (GPIO_Pin_8 | GPIO_Pin_9);
  46:stm32f3x_system.c ****   GPIOB_pwm_init.GPIO_Pin = (GPIO_Pin_8 | GPIO_Pin_9);
 202              		.loc 1 46 27 is_stmt 0 view .LVU34
 203 008e 4FF44073 		mov	r3, #768	@ tmp151,
 204              	@ stm32f3x_system.c:49:   GPIO_Init(GPIOB, &GPIOB_pwm_init);
  49:stm32f3x_system.c ****   GPIO_Init(GPIOB, &GPIOB_pwm_init);
 205              		.loc 1 49 3 view .LVU35
 206 0092 04A9     		add	r1, sp, #16	@,,
 207 0094 2046     		mov	r0, r4	@, tmp146
 208              	@ stm32f3x_system.c:55: 	TIM_DeInit(TIM3);
  50:stm32f3x_system.c ****    
  51:stm32f3x_system.c **** 	/**
  52:stm32f3x_system.c **** 	 * GPIOA 6 & 7 are using Timer 3 Channel 1 and 2
  53:stm32f3x_system.c **** 	 */	
  54:stm32f3x_system.c **** 
  55:stm32f3x_system.c **** 	TIM_DeInit(TIM3);
 209              		.loc 1 55 2 view .LVU36
 210 0096 04F17844 		add	r4, r4, #-134217728	@ tmp155, tmp155,
 211              	@ stm32f3x_system.c:44:   GPIOB_pwm_init.GPIO_Mode = GPIO_Mode_AF;
  44:stm32f3x_system.c ****   GPIOB_pwm_init.GPIO_OType = GPIO_OType_PP;
 212              		.loc 1 44 28 view .LVU37
 213 009a CDE90435 		strd	r3, r5, [sp, #16]	@ tmp151, tmp149,,
  49:stm32f3x_system.c ****   GPIO_Init(GPIOB, &GPIOB_pwm_init);
 214              		.loc 1 49 3 is_stmt 1 view .LVU38
 215 009e FFF7FEFF 		bl	GPIO_Init		@
 216              	.LVL12:
 217              		.loc 1 55 2 view .LVU39
 218 00a2 2046     		mov	r0, r4	@, tmp155
 219 00a4 FFF7FEFF 		bl	TIM_DeInit		@
 220              	.LVL13:
  56:stm32f3x_system.c **** 	TIM_CounterModeConfig(TIM3, TIM_CounterMode_Up); //CR1 DIR
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 6


 221              		.loc 1 56 2 view .LVU40
 222 00a8 2046     		mov	r0, r4	@, tmp155
 223 00aa 0021     		movs	r1, #0	@,
 224 00ac FFF7FEFF 		bl	TIM_CounterModeConfig		@
 225              	.LVL14:
  57:stm32f3x_system.c **** 	TIM3->CR1 |=(0x01 << 7); //Auto reload preload enable bit set --> TIM3 ARR Register is buffered
 226              		.loc 1 57 2 view .LVU41
 227              	@ stm32f3x_system.c:57: 	TIM3->CR1 |=(0x01 << 7); //Auto reload preload enable bit set --> TIM3 ARR
 228              		.loc 1 57 12 is_stmt 0 view .LVU42
 229 00b0 2388     		ldrh	r3, [r4]	@, MEM[(struct TIM_TypeDef *)1073742848B].CR1
 230 00b2 9BB2     		uxth	r3, r3	@ _1, MEM[(struct TIM_TypeDef *)1073742848B].CR1
 231 00b4 43F08003 		orr	r3, r3, #128	@ _2, _1,
 232 00b8 2380     		strh	r3, [r4]	@ movhi	@ _2, MEM[(struct TIM_TypeDef *)1073742848B].CR1
  58:stm32f3x_system.c **** 	TIM3->CCMR1 |= (0x06 << 4 ) | (0x01 << 3) | (0x06 << 12) | (0x01 << 11);
 233              		.loc 1 58 2 is_stmt 1 view .LVU43
 234              	@ stm32f3x_system.c:58: 	TIM3->CCMR1 |= (0x06 << 4 ) | (0x01 << 3) | (0x06 << 12) | (0x01 << 11);
 235              		.loc 1 58 14 is_stmt 0 view .LVU44
 236 00ba A369     		ldr	r3, [r4, #24]	@ _3, MEM[(struct TIM_TypeDef *)1073742848B].CCMR1
 237 00bc 46F66808 		movw	r8, #26728	@ tmp163,
 238 00c0 43EA0803 		orr	r3, r3, r8	@ _4, _3, tmp163
 239 00c4 A361     		str	r3, [r4, #24]	@ _4, MEM[(struct TIM_TypeDef *)1073742848B].CCMR1
  59:stm32f3x_system.c **** 	TIM3->CCER |= (0x01 ) | (0x01 << 4); 
 240              		.loc 1 59 2 is_stmt 1 view .LVU45
 241              	@ stm32f3x_system.c:59: 	TIM3->CCER |= (0x01 ) | (0x01 << 4); 
 242              		.loc 1 59 13 is_stmt 0 view .LVU46
 243 00c6 236A     		ldr	r3, [r4, #32]	@ _5, MEM[(struct TIM_TypeDef *)1073742848B].CCER
 244              	@ stm32f3x_system.c:61:     	TIM3->ARR = 2000; // Set the refresh rate to 1/2000 500Hz
  60:stm32f3x_system.c **** 	TIM3->PSC = 8; //72 / 8 - 1 for oneshot125
  61:stm32f3x_system.c ****     	TIM3->ARR = 2000; // Set the refresh rate to 1/2000 500Hz
 245              		.loc 1 61 16 view .LVU47
 246 00c8 4FF4FA65 		mov	r5, #2000	@ tmp171,
 247              	@ stm32f3x_system.c:59: 	TIM3->CCER |= (0x01 ) | (0x01 << 4); 
  59:stm32f3x_system.c **** 	TIM3->CCER |= (0x01 ) | (0x01 << 4); 
 248              		.loc 1 59 13 view .LVU48
 249 00cc 43F01103 		orr	r3, r3, #17	@ _6, _5,
 250              	@ stm32f3x_system.c:62: 	TIM3->CCR1 = 985;
  62:stm32f3x_system.c **** 	TIM3->CCR1 = 985;
 251              		.loc 1 62 13 view .LVU49
 252 00d0 40F2D936 		movw	r6, #985	@ tmp173,
 253              	@ stm32f3x_system.c:60: 	TIM3->PSC = 8; //72 / 8 - 1 for oneshot125
  60:stm32f3x_system.c **** 	TIM3->PSC = 8; //72 / 8 - 1 for oneshot125
 254              		.loc 1 60 12 view .LVU50
 255 00d4 0827     		movs	r7, #8	@ tmp169,
 256              	@ stm32f3x_system.c:59: 	TIM3->CCER |= (0x01 ) | (0x01 << 4); 
  59:stm32f3x_system.c **** 	TIM3->CCER |= (0x01 ) | (0x01 << 4); 
 257              		.loc 1 59 13 view .LVU51
 258 00d6 2362     		str	r3, [r4, #32]	@ _6, MEM[(struct TIM_TypeDef *)1073742848B].CCER
  60:stm32f3x_system.c **** 	TIM3->PSC = 8; //72 / 8 - 1 for oneshot125
 259              		.loc 1 60 2 is_stmt 1 view .LVU52
 260              	@ stm32f3x_system.c:65: 	TIM_Cmd(TIM3, ENABLE); //CEN Bit gets written
  63:stm32f3x_system.c **** 	TIM3->CCR2 = 985;
  64:stm32f3x_system.c **** 	//TIM3->EGR |= 0x01;	
  65:stm32f3x_system.c **** 	TIM_Cmd(TIM3, ENABLE); //CEN Bit gets written
 261              		.loc 1 65 2 is_stmt 0 view .LVU53
 262 00d8 2046     		mov	r0, r4	@, tmp155
 263              	@ stm32f3x_system.c:60: 	TIM3->PSC = 8; //72 / 8 - 1 for oneshot125
  60:stm32f3x_system.c ****     	TIM3->ARR = 2000; // Set the refresh rate to 1/2000 500Hz
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 7


 264              		.loc 1 60 12 view .LVU54
 265 00da 2785     		strh	r7, [r4, #40]	@ movhi	@ tmp169, MEM[(struct TIM_TypeDef *)1073742848B].PSC
  61:stm32f3x_system.c **** 	TIM3->CCR1 = 985;
 266              		.loc 1 61 6 is_stmt 1 view .LVU55
 267              	@ stm32f3x_system.c:65: 	TIM_Cmd(TIM3, ENABLE); //CEN Bit gets written
 268              		.loc 1 65 2 is_stmt 0 view .LVU56
 269 00dc 0121     		movs	r1, #1	@,
 270              	@ stm32f3x_system.c:61:     	TIM3->ARR = 2000; // Set the refresh rate to 1/2000 500Hz
  61:stm32f3x_system.c **** 	TIM3->CCR1 = 985;
 271              		.loc 1 61 16 view .LVU57
 272 00de E562     		str	r5, [r4, #44]	@ tmp171, MEM[(struct TIM_TypeDef *)1073742848B].ARR
  62:stm32f3x_system.c **** 	TIM3->CCR2 = 985;
 273              		.loc 1 62 2 is_stmt 1 view .LVU58
 274              	@ stm32f3x_system.c:62: 	TIM3->CCR1 = 985;
  62:stm32f3x_system.c **** 	TIM3->CCR2 = 985;
 275              		.loc 1 62 13 is_stmt 0 view .LVU59
 276 00e0 6663     		str	r6, [r4, #52]	@ tmp173, MEM[(struct TIM_TypeDef *)1073742848B].CCR1
  63:stm32f3x_system.c **** 	//TIM3->EGR |= 0x01;	
 277              		.loc 1 63 2 is_stmt 1 view .LVU60
 278              	@ stm32f3x_system.c:63: 	TIM3->CCR2 = 985;
  63:stm32f3x_system.c **** 	//TIM3->EGR |= 0x01;	
 279              		.loc 1 63 13 is_stmt 0 view .LVU61
 280 00e2 A663     		str	r6, [r4, #56]	@ tmp173, MEM[(struct TIM_TypeDef *)1073742848B].CCR2
 281              		.loc 1 65 2 is_stmt 1 view .LVU62
 282              	@ stm32f3x_system.c:70: 	TIM_DeInit(TIM4);
  66:stm32f3x_system.c **** 
  67:stm32f3x_system.c **** 	/**
  68:stm32f3x_system.c **** 	 * GPIOA 11 and 12 are using Timer 4 Channel 1 and 2
  69:stm32f3x_system.c ****  	 */
  70:stm32f3x_system.c **** 	TIM_DeInit(TIM4);
 283              		.loc 1 70 2 is_stmt 0 view .LVU63
 284 00e4 04F58064 		add	r4, r4, #1024	@ tmp177, tmp177,
 285              	@ stm32f3x_system.c:65: 	TIM_Cmd(TIM3, ENABLE); //CEN Bit gets written
  65:stm32f3x_system.c **** 
 286              		.loc 1 65 2 view .LVU64
 287 00e8 FFF7FEFF 		bl	TIM_Cmd		@
 288              	.LVL15:
 289              		.loc 1 70 2 is_stmt 1 view .LVU65
 290 00ec 2046     		mov	r0, r4	@, tmp177
 291 00ee FFF7FEFF 		bl	TIM_DeInit		@
 292              	.LVL16:
  71:stm32f3x_system.c **** 	TIM_CounterModeConfig(TIM4, TIM_CounterMode_Up); //CR1 DIR
 293              		.loc 1 71 2 view .LVU66
 294 00f2 2046     		mov	r0, r4	@, tmp177
 295 00f4 0021     		movs	r1, #0	@,
 296 00f6 FFF7FEFF 		bl	TIM_CounterModeConfig		@
 297              	.LVL17:
  72:stm32f3x_system.c **** 	TIM4->CR1 |=(0x01 << 7); //Auto reload preload enable bit set --> TIM3 ARR Register is buffered
 298              		.loc 1 72 2 view .LVU67
 299              	@ stm32f3x_system.c:72: 	TIM4->CR1 |=(0x01 << 7); //Auto reload preload enable bit set --> TIM3 ARR
 300              		.loc 1 72 12 is_stmt 0 view .LVU68
 301 00fa 2388     		ldrh	r3, [r4]	@, MEM[(struct TIM_TypeDef *)1073743872B].CR1
 302 00fc 9BB2     		uxth	r3, r3	@ _7, MEM[(struct TIM_TypeDef *)1073743872B].CR1
 303 00fe 43F08003 		orr	r3, r3, #128	@ _8, _7,
 304 0102 2380     		strh	r3, [r4]	@ movhi	@ _8, MEM[(struct TIM_TypeDef *)1073743872B].CR1
  73:stm32f3x_system.c **** 	TIM4->CCMR1 |= (0x06 << 4 ) | (0x01 << 3) | (0x06 << 12) | (0x01 << 11);
 305              		.loc 1 73 2 is_stmt 1 view .LVU69
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 8


 306              	@ stm32f3x_system.c:73: 	TIM4->CCMR1 |= (0x06 << 4 ) | (0x01 << 3) | (0x06 << 12) | (0x01 << 11);
 307              		.loc 1 73 14 is_stmt 0 view .LVU70
 308 0104 A369     		ldr	r3, [r4, #24]	@ _9, MEM[(struct TIM_TypeDef *)1073743872B].CCMR1
 309 0106 43EA0803 		orr	r3, r3, r8	@ _10, _9, tmp163
 310 010a A361     		str	r3, [r4, #24]	@ _10, MEM[(struct TIM_TypeDef *)1073743872B].CCMR1
  74:stm32f3x_system.c **** 	TIM4->CCMR2 |=  (0x06 << 4 ) | (0x01 << 3) | (0x06 << 12) | (0x01 << 11);
 311              		.loc 1 74 2 is_stmt 1 view .LVU71
 312              	@ stm32f3x_system.c:74: 	TIM4->CCMR2 |=  (0x06 << 4 ) | (0x01 << 3) | (0x06 << 12) | (0x01 << 11);
 313              		.loc 1 74 14 is_stmt 0 view .LVU72
 314 010c E369     		ldr	r3, [r4, #28]	@ _11, MEM[(struct TIM_TypeDef *)1073743872B].CCMR2
 315 010e 43EA0803 		orr	r3, r3, r8	@ _12, _11, tmp163
 316 0112 E361     		str	r3, [r4, #28]	@ _12, MEM[(struct TIM_TypeDef *)1073743872B].CCMR2
  75:stm32f3x_system.c **** 	TIM4->CCER |= (0x01 ) | (0x01 << 4) | (0x01 << 8) | (0x01 << 12); 
 317              		.loc 1 75 2 is_stmt 1 view .LVU73
 318              	@ stm32f3x_system.c:75: 	TIM4->CCER |= (0x01 ) | (0x01 << 4) | (0x01 << 8) | (0x01 << 12); 
 319              		.loc 1 75 13 is_stmt 0 view .LVU74
 320 0114 236A     		ldr	r3, [r4, #32]	@ _13, MEM[(struct TIM_TypeDef *)1073743872B].CCER
 321 0116 43F48853 		orr	r3, r3, #4352	@ _14, _13,
 322 011a 43F01103 		orr	r3, r3, #17	@ _14, _14,
 323 011e 2362     		str	r3, [r4, #32]	@ _14, MEM[(struct TIM_TypeDef *)1073743872B].CCER
  76:stm32f3x_system.c **** 	TIM4->PSC = 8;
 324              		.loc 1 76 2 is_stmt 1 view .LVU75
 325              	@ stm32f3x_system.c:80:         TIM_Cmd(TIM4, ENABLE); //CEN Bit gets written
  77:stm32f3x_system.c ****     	TIM4->ARR = 2000; // Set the refresh rate to 1/2000 500Hz
  78:stm32f3x_system.c **** 	TIM4->CCR1 = 985;
  79:stm32f3x_system.c **** 	TIM4->CCR2 = 985;
  80:stm32f3x_system.c ****         TIM_Cmd(TIM4, ENABLE); //CEN Bit gets written
 326              		.loc 1 80 9 is_stmt 0 view .LVU76
 327 0120 0121     		movs	r1, #1	@,
 328              	@ stm32f3x_system.c:76: 	TIM4->PSC = 8;
  76:stm32f3x_system.c **** 	TIM4->PSC = 8;
 329              		.loc 1 76 12 view .LVU77
 330 0122 2785     		strh	r7, [r4, #40]	@ movhi	@ tmp169, MEM[(struct TIM_TypeDef *)1073743872B].PSC
  77:stm32f3x_system.c ****     	TIM4->ARR = 2000; // Set the refresh rate to 1/2000 500Hz
 331              		.loc 1 77 6 is_stmt 1 view .LVU78
 332              	@ stm32f3x_system.c:80:         TIM_Cmd(TIM4, ENABLE); //CEN Bit gets written
 333              		.loc 1 80 9 is_stmt 0 view .LVU79
 334 0124 2046     		mov	r0, r4	@, tmp177
 335              	@ stm32f3x_system.c:77:     	TIM4->ARR = 2000; // Set the refresh rate to 1/2000 500Hz
  77:stm32f3x_system.c ****     	TIM4->ARR = 2000; // Set the refresh rate to 1/2000 500Hz
 336              		.loc 1 77 16 view .LVU80
 337 0126 E562     		str	r5, [r4, #44]	@ tmp171, MEM[(struct TIM_TypeDef *)1073743872B].ARR
  78:stm32f3x_system.c **** 	TIM4->CCR2 = 985;
 338              		.loc 1 78 2 is_stmt 1 view .LVU81
 339              	@ stm32f3x_system.c:78: 	TIM4->CCR1 = 985;
  78:stm32f3x_system.c **** 	TIM4->CCR2 = 985;
 340              		.loc 1 78 13 is_stmt 0 view .LVU82
 341 0128 6663     		str	r6, [r4, #52]	@ tmp173, MEM[(struct TIM_TypeDef *)1073743872B].CCR1
  79:stm32f3x_system.c ****         TIM_Cmd(TIM4, ENABLE); //CEN Bit gets written
 342              		.loc 1 79 2 is_stmt 1 view .LVU83
 343              	@ stm32f3x_system.c:79: 	TIM4->CCR2 = 985;
  79:stm32f3x_system.c ****         TIM_Cmd(TIM4, ENABLE); //CEN Bit gets written
 344              		.loc 1 79 13 is_stmt 0 view .LVU84
 345 012a A663     		str	r6, [r4, #56]	@ tmp173, MEM[(struct TIM_TypeDef *)1073743872B].CCR2
 346              		.loc 1 80 9 is_stmt 1 view .LVU85
 347              	@ stm32f3x_system.c:82:         TIM_DeInit(TIM16);
  81:stm32f3x_system.c **** 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 9


  82:stm32f3x_system.c ****         TIM_DeInit(TIM16);
 348              		.loc 1 82 9 is_stmt 0 view .LVU86
 349 012c 04F59E34 		add	r4, r4, #80896	@ tmp203, tmp203,
 350              	@ stm32f3x_system.c:80:         TIM_Cmd(TIM4, ENABLE); //CEN Bit gets written
  80:stm32f3x_system.c **** 
 351              		.loc 1 80 9 view .LVU87
 352 0130 FFF7FEFF 		bl	TIM_Cmd		@
 353              	.LVL18:
 354              		.loc 1 82 9 is_stmt 1 view .LVU88
 355 0134 2046     		mov	r0, r4	@, tmp203
 356 0136 FFF7FEFF 		bl	TIM_DeInit		@
 357              	.LVL19:
  83:stm32f3x_system.c ****         TIM16->CR1 |= (0x01 << 7);
 358              		.loc 1 83 9 view .LVU89
 359              	@ stm32f3x_system.c:83:         TIM16->CR1 |= (0x01 << 7);
 360              		.loc 1 83 20 is_stmt 0 view .LVU90
 361 013a 2388     		ldrh	r3, [r4]	@, MEM[(struct TIM_TypeDef *)1073824768B].CR1
 362 013c 9BB2     		uxth	r3, r3	@ _15, MEM[(struct TIM_TypeDef *)1073824768B].CR1
 363 013e 43F08003 		orr	r3, r3, #128	@ _16, _15,
 364 0142 2380     		strh	r3, [r4]	@ movhi	@ _16, MEM[(struct TIM_TypeDef *)1073824768B].CR1
  84:stm32f3x_system.c ****         TIM16->CCMR1 |= (0x06 << 4 ) | (0x01 << 3);
 365              		.loc 1 84 9 is_stmt 1 view .LVU91
 366              	@ stm32f3x_system.c:84:         TIM16->CCMR1 |= (0x06 << 4 ) | (0x01 << 3);
 367              		.loc 1 84 22 is_stmt 0 view .LVU92
 368 0144 A369     		ldr	r3, [r4, #24]	@ _17, MEM[(struct TIM_TypeDef *)1073824768B].CCMR1
 369 0146 43F06803 		orr	r3, r3, #104	@ _18, _17,
 370 014a A361     		str	r3, [r4, #24]	@ _18, MEM[(struct TIM_TypeDef *)1073824768B].CCMR1
  85:stm32f3x_system.c ****         TIM16->CCER |= (0x01);
 371              		.loc 1 85 9 is_stmt 1 view .LVU93
 372              	@ stm32f3x_system.c:85:         TIM16->CCER |= (0x01);
 373              		.loc 1 85 21 is_stmt 0 view .LVU94
 374 014c 236A     		ldr	r3, [r4, #32]	@ _19, MEM[(struct TIM_TypeDef *)1073824768B].CCER
 375              	@ stm32f3x_system.c:86:         TIM16->PSC = 71; 
  86:stm32f3x_system.c ****         TIM16->PSC = 71; 
 376              		.loc 1 86 20 view .LVU95
 377 014e 4726     		movs	r6, #71	@ tmp215,
 378              	@ stm32f3x_system.c:87:         TIM16->ARR = 3999;
  87:stm32f3x_system.c ****         TIM16->ARR = 3999;
 379              		.loc 1 87 20 view .LVU96
 380 0150 40F69F77 		movw	r7, #3999	@ tmp217,
 381              	@ stm32f3x_system.c:85:         TIM16->CCER |= (0x01);
  85:stm32f3x_system.c ****         TIM16->CCER |= (0x01);
 382              		.loc 1 85 21 view .LVU97
 383 0154 43F00103 		orr	r3, r3, #1	@ _20, _19,
 384 0158 2362     		str	r3, [r4, #32]	@ _20, MEM[(struct TIM_TypeDef *)1073824768B].CCER
  86:stm32f3x_system.c ****         TIM16->PSC = 71; 
 385              		.loc 1 86 9 is_stmt 1 view .LVU98
 386              	@ stm32f3x_system.c:86:         TIM16->PSC = 71; 
  86:stm32f3x_system.c ****         TIM16->PSC = 71; 
 387              		.loc 1 86 20 is_stmt 0 view .LVU99
 388 015a 2685     		strh	r6, [r4, #40]	@ movhi	@ tmp215, MEM[(struct TIM_TypeDef *)1073824768B].PSC
 389              		.loc 1 87 9 is_stmt 1 view .LVU100
 390              	@ stm32f3x_system.c:87:         TIM16->ARR = 3999;
 391              		.loc 1 87 20 is_stmt 0 view .LVU101
 392 015c E762     		str	r7, [r4, #44]	@ tmp217, MEM[(struct TIM_TypeDef *)1073824768B].ARR
  88:stm32f3x_system.c ****         TIM16->CCR1 = 2000;
 393              		.loc 1 88 9 is_stmt 1 view .LVU102
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 10


 394              	@ stm32f3x_system.c:88:         TIM16->CCR1 = 2000;
 395              		.loc 1 88 21 is_stmt 0 view .LVU103
 396 015e 6563     		str	r5, [r4, #52]	@ tmp171, MEM[(struct TIM_TypeDef *)1073824768B].CCR1
  89:stm32f3x_system.c ****         TIM16->BDTR |= TIM_BDTR_MOE;
 397              		.loc 1 89 9 is_stmt 1 view .LVU104
 398              	@ stm32f3x_system.c:89:         TIM16->BDTR |= TIM_BDTR_MOE;
 399              		.loc 1 89 21 is_stmt 0 view .LVU105
 400 0160 636C     		ldr	r3, [r4, #68]	@ _21, MEM[(struct TIM_TypeDef *)1073824768B].BDTR
 401 0162 43F40043 		orr	r3, r3, #32768	@ _22, _21,
 402 0166 6364     		str	r3, [r4, #68]	@ _22, MEM[(struct TIM_TypeDef *)1073824768B].BDTR
  90:stm32f3x_system.c ****         TIM16->EGR |= 0x01;
 403              		.loc 1 90 9 is_stmt 1 view .LVU106
 404              	@ stm32f3x_system.c:90:         TIM16->EGR |= 0x01;
 405              		.loc 1 90 20 is_stmt 0 view .LVU107
 406 0168 6369     		ldr	r3, [r4, #20]	@ _23, MEM[(struct TIM_TypeDef *)1073824768B].EGR
 407 016a 43F00103 		orr	r3, r3, #1	@ _24, _23,
 408 016e 6361     		str	r3, [r4, #20]	@ _24, MEM[(struct TIM_TypeDef *)1073824768B].EGR
  91:stm32f3x_system.c ****         TIM_Cmd(TIM16, ENABLE); 
 409              		.loc 1 91 9 is_stmt 1 view .LVU108
 410 0170 2046     		mov	r0, r4	@, tmp203
 411 0172 0121     		movs	r1, #1	@,
 412              	@ stm32f3x_system.c:93:         TIM_DeInit(TIM17);
  92:stm32f3x_system.c ****  
  93:stm32f3x_system.c ****         TIM_DeInit(TIM17);
 413              		.loc 1 93 9 is_stmt 0 view .LVU109
 414 0174 04F58064 		add	r4, r4, #1024	@ tmp225, tmp225,
 415              	@ stm32f3x_system.c:91:         TIM_Cmd(TIM16, ENABLE); 
  91:stm32f3x_system.c ****         TIM_Cmd(TIM16, ENABLE); 
 416              		.loc 1 91 9 view .LVU110
 417 0178 FFF7FEFF 		bl	TIM_Cmd		@
 418              	.LVL20:
 419              		.loc 1 93 9 is_stmt 1 view .LVU111
 420 017c 2046     		mov	r0, r4	@, tmp225
 421 017e FFF7FEFF 		bl	TIM_DeInit		@
 422              	.LVL21:
  94:stm32f3x_system.c ****         TIM17->CR1 |= (0x01 << 7);
 423              		.loc 1 94 9 view .LVU112
 424              	@ stm32f3x_system.c:94:         TIM17->CR1 |= (0x01 << 7);
 425              		.loc 1 94 20 is_stmt 0 view .LVU113
 426 0182 2388     		ldrh	r3, [r4]	@, MEM[(struct TIM_TypeDef *)1073825792B].CR1
 427 0184 9BB2     		uxth	r3, r3	@ _25, MEM[(struct TIM_TypeDef *)1073825792B].CR1
 428 0186 43F08003 		orr	r3, r3, #128	@ _26, _25,
 429 018a 2380     		strh	r3, [r4]	@ movhi	@ _26, MEM[(struct TIM_TypeDef *)1073825792B].CR1
  95:stm32f3x_system.c ****   	TIM17->CCMR1 |= (0x06 << 4 ) | (0x01 << 3);
 430              		.loc 1 95 4 is_stmt 1 view .LVU114
 431              	@ stm32f3x_system.c:95:   	TIM17->CCMR1 |= (0x06 << 4 ) | (0x01 << 3);
 432              		.loc 1 95 17 is_stmt 0 view .LVU115
 433 018c A369     		ldr	r3, [r4, #24]	@ _27, MEM[(struct TIM_TypeDef *)1073825792B].CCMR1
 434 018e 43F06803 		orr	r3, r3, #104	@ _28, _27,
 435 0192 A361     		str	r3, [r4, #24]	@ _28, MEM[(struct TIM_TypeDef *)1073825792B].CCMR1
  96:stm32f3x_system.c ****         TIM17->CCER |= (0x01);
 436              		.loc 1 96 9 is_stmt 1 view .LVU116
 437              	@ stm32f3x_system.c:96:         TIM17->CCER |= (0x01);
 438              		.loc 1 96 21 is_stmt 0 view .LVU117
 439 0194 236A     		ldr	r3, [r4, #32]	@ _29, MEM[(struct TIM_TypeDef *)1073825792B].CCER
 440 0196 43F00103 		orr	r3, r3, #1	@ _30, _29,
 441 019a 2362     		str	r3, [r4, #32]	@ _30, MEM[(struct TIM_TypeDef *)1073825792B].CCER
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 11


  97:stm32f3x_system.c ****         TIM17->PSC = 71; 
 442              		.loc 1 97 9 is_stmt 1 view .LVU118
 443              	@ stm32f3x_system.c:97:         TIM17->PSC = 71; 
 444              		.loc 1 97 20 is_stmt 0 view .LVU119
 445 019c 2685     		strh	r6, [r4, #40]	@ movhi	@ tmp215, MEM[(struct TIM_TypeDef *)1073825792B].PSC
  98:stm32f3x_system.c ****         TIM17->ARR = 3999;
 446              		.loc 1 98 9 is_stmt 1 view .LVU120
 447              	@ stm32f3x_system.c:98:         TIM17->ARR = 3999;
 448              		.loc 1 98 20 is_stmt 0 view .LVU121
 449 019e E762     		str	r7, [r4, #44]	@ tmp217, MEM[(struct TIM_TypeDef *)1073825792B].ARR
  99:stm32f3x_system.c ****         TIM17->CCR1 = 2000;
 450              		.loc 1 99 9 is_stmt 1 view .LVU122
 451              	@ stm32f3x_system.c:99:         TIM17->CCR1 = 2000;
 452              		.loc 1 99 21 is_stmt 0 view .LVU123
 453 01a0 6563     		str	r5, [r4, #52]	@ tmp171, MEM[(struct TIM_TypeDef *)1073825792B].CCR1
 100:stm32f3x_system.c ****         TIM17->BDTR |= TIM_BDTR_MOE;
 454              		.loc 1 100 9 is_stmt 1 view .LVU124
 455              	@ stm32f3x_system.c:100:         TIM17->BDTR |= TIM_BDTR_MOE;
 456              		.loc 1 100 21 is_stmt 0 view .LVU125
 457 01a2 636C     		ldr	r3, [r4, #68]	@ _31, MEM[(struct TIM_TypeDef *)1073825792B].BDTR
 458 01a4 43F40043 		orr	r3, r3, #32768	@ _32, _31,
 459 01a8 6364     		str	r3, [r4, #68]	@ _32, MEM[(struct TIM_TypeDef *)1073825792B].BDTR
 101:stm32f3x_system.c ****         TIM17->EGR |= 0x01;
 460              		.loc 1 101 9 is_stmt 1 view .LVU126
 461              	@ stm32f3x_system.c:101:         TIM17->EGR |= 0x01;
 462              		.loc 1 101 20 is_stmt 0 view .LVU127
 463 01aa 6369     		ldr	r3, [r4, #20]	@ _33, MEM[(struct TIM_TypeDef *)1073825792B].EGR
 464 01ac 43F00103 		orr	r3, r3, #1	@ _34, _33,
 465              	@ stm32f3x_system.c:102:         TIM_Cmd(TIM17, ENABLE); 
 102:stm32f3x_system.c ****         TIM_Cmd(TIM17, ENABLE); 
 466              		.loc 1 102 9 view .LVU128
 467 01b0 0121     		movs	r1, #1	@,
 468              	@ stm32f3x_system.c:101:         TIM17->EGR |= 0x01;
 101:stm32f3x_system.c ****         TIM17->EGR |= 0x01;
 469              		.loc 1 101 20 view .LVU129
 470 01b2 6361     		str	r3, [r4, #20]	@ _34, MEM[(struct TIM_TypeDef *)1073825792B].EGR
 471              		.loc 1 102 9 is_stmt 1 view .LVU130
 472 01b4 2046     		mov	r0, r4	@, tmp225
 473 01b6 FFF7FEFF 		bl	TIM_Cmd		@
 474              	.LVL22:
 103:stm32f3x_system.c ****  
 104:stm32f3x_system.c **** 
 105:stm32f3x_system.c ****   NVIC_InitTypeDef nvic_tim7;
 475              		.loc 1 105 3 view .LVU131
 106:stm32f3x_system.c ****   nvic_tim7.NVIC_IRQChannel = TIM7_IRQn;
 476              		.loc 1 106 3 view .LVU132
 107:stm32f3x_system.c ****   nvic_tim7.NVIC_IRQChannelCmd = ENABLE;
 477              		.loc 1 107 3 view .LVU133
 108:stm32f3x_system.c ****   nvic_tim7.NVIC_IRQChannelPreemptionPriority = 0x05;
 478              		.loc 1 108 3 view .LVU134
 109:stm32f3x_system.c ****   nvic_tim7.NVIC_IRQChannelSubPriority = 0x05;
 479              		.loc 1 109 3 view .LVU135
 480              	@ stm32f3x_system.c:112:   TIM_DeInit(TIM7);
 110:stm32f3x_system.c ****   NVIC_Init(&nvic_tim7);
 111:stm32f3x_system.c **** 
 112:stm32f3x_system.c ****   TIM_DeInit(TIM7);
 481              		.loc 1 112 3 is_stmt 0 view .LVU136
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 12


 482 01ba A4F59A34 		sub	r4, r4, #78848	@ tmp249, tmp249,
 483              	@ stm32f3x_system.c:106:   nvic_tim7.NVIC_IRQChannel = TIM7_IRQn;
 106:stm32f3x_system.c ****   nvic_tim7.NVIC_IRQChannelCmd = ENABLE;
 484              		.loc 1 106 29 view .LVU137
 485 01be 0E4B     		ldr	r3, .L2+4	@ tmp247,
 486 01c0 0193     		str	r3, [sp, #4]	@ tmp247, MEM[(void *)&nvic_tim7]
 110:stm32f3x_system.c ****   NVIC_Init(&nvic_tim7);
 487              		.loc 1 110 3 is_stmt 1 view .LVU138
 488 01c2 01A8     		add	r0, sp, #4	@,,
 489 01c4 FFF7FEFF 		bl	NVIC_Init		@
 490              	.LVL23:
 491              		.loc 1 112 3 view .LVU139
 492 01c8 2046     		mov	r0, r4	@, tmp249
 493 01ca FFF7FEFF 		bl	TIM_DeInit		@
 494              	.LVL24:
 113:stm32f3x_system.c ****   TIM7->CR1 |= (0x01 << 7) ;
 495              		.loc 1 113 3 view .LVU140
 496              	@ stm32f3x_system.c:113:   TIM7->CR1 |= (0x01 << 7) ;
 497              		.loc 1 113 13 is_stmt 0 view .LVU141
 498 01ce 2388     		ldrh	r3, [r4]	@, MEM[(struct TIM_TypeDef *)1073746944B].CR1
 499 01d0 9BB2     		uxth	r3, r3	@ _35, MEM[(struct TIM_TypeDef *)1073746944B].CR1
 500 01d2 43F08003 		orr	r3, r3, #128	@ _36, _35,
 501 01d6 2380     		strh	r3, [r4]	@ movhi	@ _36, MEM[(struct TIM_TypeDef *)1073746944B].CR1
 114:stm32f3x_system.c ****  // TIM7->DIER |= (0x01 << 0);
 115:stm32f3x_system.c ****   TIM7->PSC = 71; 
 502              		.loc 1 115 3 is_stmt 1 view .LVU142
 503              	@ stm32f3x_system.c:116:   TIM7->ARR = 0xFFFF;
 116:stm32f3x_system.c ****   TIM7->ARR = 0xFFFF;
 504              		.loc 1 116 13 is_stmt 0 view .LVU143
 505 01d8 4FF6FF73 		movw	r3, #65535	@ tmp259,
 506              	@ stm32f3x_system.c:115:   TIM7->PSC = 71; 
 115:stm32f3x_system.c ****   TIM7->ARR = 0xFFFF;
 507              		.loc 1 115 13 view .LVU144
 508 01dc 2685     		strh	r6, [r4, #40]	@ movhi	@ tmp215, MEM[(struct TIM_TypeDef *)1073746944B].PSC
 509              		.loc 1 116 3 is_stmt 1 view .LVU145
 510              	@ stm32f3x_system.c:116:   TIM7->ARR = 0xFFFF;
 511              		.loc 1 116 13 is_stmt 0 view .LVU146
 512 01de E362     		str	r3, [r4, #44]	@ tmp259, MEM[(struct TIM_TypeDef *)1073746944B].ARR
 117:stm32f3x_system.c ****   TIM7->SR = 0x00; 
 513              		.loc 1 117 3 is_stmt 1 view .LVU147
 514              	@ stm32f3x_system.c:117:   TIM7->SR = 0x00; 
 515              		.loc 1 117 12 is_stmt 0 view .LVU148
 516 01e0 0023     		movs	r3, #0	@ tmp261,
 517 01e2 2361     		str	r3, [r4, #16]	@ tmp261, MEM[(struct TIM_TypeDef *)1073746944B].SR
 118:stm32f3x_system.c ****   TIM_Cmd(TIM7, ENABLE); 
 518              		.loc 1 118 3 is_stmt 1 view .LVU149
 519 01e4 0121     		movs	r1, #1	@,
 520 01e6 2046     		mov	r0, r4	@, tmp249
 521 01e8 FFF7FEFF 		bl	TIM_Cmd		@
 522              	.LVL25:
 523              	@ stm32f3x_system.c:119: };
 119:stm32f3x_system.c **** };
 524              		.loc 1 119 1 is_stmt 0 view .LVU150
 525 01ec 06B0     		add	sp, sp, #24	@,,
 526              	.LCFI2:
 527              		.cfi_def_cfa_offset 24
 528              		@ sp needed	@
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 13


 529 01ee BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}	@
 530              	.L3:
 531 01f2 00BF     		.align	2
 532              	.L2:
 533 01f4 00040048 		.word	1207960576
 534 01f8 37050501 		.word	17106231
 535              		.cfi_endproc
 536              	.LFE123:
 537              		.size	init_timer_pwm, .-init_timer_pwm
 538              		.align	1
 539              		.global	init_timer_ppm
 540              		.syntax unified
 541              		.thumb
 542              		.thumb_func
 543              		.fpu softvfp
 544              		.type	init_timer_ppm, %function
 545              	init_timer_ppm:
 546              	.LFB124:
 120:stm32f3x_system.c **** 
 121:stm32f3x_system.c **** void init_timer_ppm(){	
 547              		.loc 1 121 22 is_stmt 1 view -0
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 16
 550              		@ frame_needed = 0, uses_anonymous_args = 0
 122:stm32f3x_system.c **** 	
 123:stm32f3x_system.c **** 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 551              		.loc 1 123 2 view .LVU152
 552              	@ stm32f3x_system.c:121: void init_timer_ppm(){	
 121:stm32f3x_system.c **** 	
 553              		.loc 1 121 22 is_stmt 0 view .LVU153
 554 01fc 1FB5     		push	{r0, r1, r2, r3, r4, lr}	@
 555              	.LCFI3:
 556              		.cfi_def_cfa_offset 24
 557              		.cfi_offset 4, -8
 558              		.cfi_offset 14, -4
 559              	@ stm32f3x_system.c:125: 	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_1); //TIM2_CH1_ETR
 124:stm32f3x_system.c **** 	
 125:stm32f3x_system.c **** 	GPIO_PinAFConfig(GPIOB, GPIO_PinSource11, GPIO_AF_1); //TIM2_CH1_ETR
 560              		.loc 1 125 2 view .LVU154
 561 01fe 234C     		ldr	r4, .L5	@ tmp117,
 562              	@ stm32f3x_system.c:123: 	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
 123:stm32f3x_system.c **** 	
 563              		.loc 1 123 2 view .LVU155
 564 0200 0121     		movs	r1, #1	@,
 565 0202 0846     		mov	r0, r1	@,
 566 0204 FFF7FEFF 		bl	RCC_APB1PeriphClockCmd		@
 567              	.LVL26:
 568              		.loc 1 125 2 is_stmt 1 view .LVU156
 569 0208 2046     		mov	r0, r4	@, tmp117
 570 020a 0122     		movs	r2, #1	@,
 571 020c 0B21     		movs	r1, #11	@,
 572 020e FFF7FEFF 		bl	GPIO_PinAFConfig		@
 573              	.LVL27:
 126:stm32f3x_system.c **** 	
 127:stm32f3x_system.c **** 	GPIO_InitTypeDef GPIOB_ppm_init;
 574              		.loc 1 127 2 view .LVU157
 128:stm32f3x_system.c **** 	GPIOB_ppm_init.GPIO_Mode = GPIO_Mode_AF;
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 14


 575              		.loc 1 128 2 view .LVU158
 129:stm32f3x_system.c **** 	GPIOB_ppm_init.GPIO_OType = GPIO_OType_PP;
 576              		.loc 1 129 2 view .LVU159
 130:stm32f3x_system.c **** 	GPIOB_ppm_init.GPIO_Pin = GPIO_Pin_11;
 577              		.loc 1 130 2 view .LVU160
 131:stm32f3x_system.c **** 	GPIOB_ppm_init.GPIO_PuPd = GPIO_PuPd_NOPULL;
 578              		.loc 1 131 2 view .LVU161
 132:stm32f3x_system.c **** 	GPIOB_ppm_init.GPIO_Speed = GPIO_Speed_Level_3;	
 579              		.loc 1 132 2 view .LVU162
 580              	@ stm32f3x_system.c:128: 	GPIOB_ppm_init.GPIO_Mode = GPIO_Mode_AF;
 128:stm32f3x_system.c **** 	GPIOB_ppm_init.GPIO_OType = GPIO_OType_PP;
 581              		.loc 1 128 27 is_stmt 0 view .LVU163
 582 0212 4FF40062 		mov	r2, #2048	@,
 583              	@ stm32f3x_system.c:133: 	GPIO_Init(GPIOB, &GPIOB_ppm_init);
 133:stm32f3x_system.c **** 	GPIO_Init(GPIOB, &GPIOB_ppm_init);
 584              		.loc 1 133 2 view .LVU164
 585 0216 02A9     		add	r1, sp, #8	@,,
 586              	@ stm32f3x_system.c:128: 	GPIOB_ppm_init.GPIO_Mode = GPIO_Mode_AF;
 128:stm32f3x_system.c **** 	GPIOB_ppm_init.GPIO_OType = GPIO_OType_PP;
 587              		.loc 1 128 27 view .LVU165
 588 0218 40F20233 		movw	r3, #770	@ tmp119,
 589              	@ stm32f3x_system.c:133: 	GPIO_Init(GPIOB, &GPIOB_ppm_init);
 590              		.loc 1 133 2 view .LVU166
 591 021c 2046     		mov	r0, r4	@, tmp117
 592              	@ stm32f3x_system.c:128: 	GPIOB_ppm_init.GPIO_Mode = GPIO_Mode_AF;
 128:stm32f3x_system.c **** 	GPIOB_ppm_init.GPIO_OType = GPIO_OType_PP;
 593              		.loc 1 128 27 view .LVU167
 594 021e CDE90223 		strd	r2, r3, [sp, #8]	@, tmp119,,
 595              		.loc 1 133 2 is_stmt 1 view .LVU168
 596 0222 FFF7FEFF 		bl	GPIO_Init		@
 597              	.LVL28:
 134:stm32f3x_system.c **** 
 135:stm32f3x_system.c **** 
 136:stm32f3x_system.c **** 	//MISC of the standard library
 137:stm32f3x_system.c **** 	NVIC_InitTypeDef nvic_tim2;
 598              		.loc 1 137 2 view .LVU169
 138:stm32f3x_system.c **** 	nvic_tim2.NVIC_IRQChannel = TIM2_IRQn;
 599              		.loc 1 138 2 view .LVU170
 139:stm32f3x_system.c **** 	nvic_tim2.NVIC_IRQChannelCmd = ENABLE;
 600              		.loc 1 139 2 view .LVU171
 140:stm32f3x_system.c **** 	nvic_tim2.NVIC_IRQChannelPreemptionPriority = 0x05;
 601              		.loc 1 140 2 view .LVU172
 141:stm32f3x_system.c **** 	nvic_tim2.NVIC_IRQChannelSubPriority = 0x05;
 602              		.loc 1 141 2 view .LVU173
 603              	@ stm32f3x_system.c:138: 	nvic_tim2.NVIC_IRQChannel = TIM2_IRQn;
 138:stm32f3x_system.c **** 	nvic_tim2.NVIC_IRQChannelCmd = ENABLE;
 604              		.loc 1 138 28 is_stmt 0 view .LVU174
 605 0226 1A4B     		ldr	r3, .L5+4	@ tmp122,
 606 0228 0193     		str	r3, [sp, #4]	@ tmp122, MEM[(void *)&nvic_tim2]
 142:stm32f3x_system.c **** 	NVIC_Init(&nvic_tim2);
 607              		.loc 1 142 2 is_stmt 1 view .LVU175
 608 022a 01A8     		add	r0, sp, #4	@,,
 609              	@ stm32f3x_system.c:146: 	TIM2->CCMR2 |= (0x01 << 8); //Setting CC4S to 01 to conect the CCR4 is li
 143:stm32f3x_system.c **** 
 144:stm32f3x_system.c **** 	TIM_DeInit(TIM2);
 145:stm32f3x_system.c **** 	TIM_CounterModeConfig(TIM2, TIM_CounterMode_Up);	
 146:stm32f3x_system.c **** 	TIM2->CCMR2 |= (0x01 << 8); //Setting CC4S to 01 to conect the CCR4 is linked to TI1;
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 15


 610              		.loc 1 146 14 is_stmt 0 view .LVU176
 611 022c 4FF08044 		mov	r4, #1073741824	@ tmp124,
 612              	@ stm32f3x_system.c:142: 	NVIC_Init(&nvic_tim2);
 142:stm32f3x_system.c **** 	NVIC_Init(&nvic_tim2);
 613              		.loc 1 142 2 view .LVU177
 614 0230 FFF7FEFF 		bl	NVIC_Init		@
 615              	.LVL29:
 144:stm32f3x_system.c **** 	TIM_CounterModeConfig(TIM2, TIM_CounterMode_Up);	
 616              		.loc 1 144 2 is_stmt 1 view .LVU178
 617 0234 4FF08040 		mov	r0, #1073741824	@,
 618 0238 FFF7FEFF 		bl	TIM_DeInit		@
 619              	.LVL30:
 145:stm32f3x_system.c **** 	TIM2->CCMR2 |= (0x01 << 8); //Setting CC4S to 01 to conect the CCR4 is linked to TI1;
 620              		.loc 1 145 2 view .LVU179
 621 023c 0021     		movs	r1, #0	@,
 622 023e 4FF08040 		mov	r0, #1073741824	@,
 623 0242 FFF7FEFF 		bl	TIM_CounterModeConfig		@
 624              	.LVL31:
 625              		.loc 1 146 2 view .LVU180
 626              	@ stm32f3x_system.c:146: 	TIM2->CCMR2 |= (0x01 << 8); //Setting CC4S to 01 to conect the CCR4 is li
 627              		.loc 1 146 14 is_stmt 0 view .LVU181
 628 0246 E369     		ldr	r3, [r4, #28]	@ _1, MEM[(struct TIM_TypeDef *)1073741824B].CCMR2
 629 0248 43F48073 		orr	r3, r3, #256	@ _2, _1,
 630 024c E361     		str	r3, [r4, #28]	@ _2, MEM[(struct TIM_TypeDef *)1073741824B].CCMR2
 147:stm32f3x_system.c **** 	TIM2->CCMR2 |= (0x1 << 12); // setting the filter to 8 consecutive clock cycles with stable signal
 631              		.loc 1 147 2 is_stmt 1 view .LVU182
 632              	@ stm32f3x_system.c:147: 	TIM2->CCMR2 |= (0x1 << 12); // setting the filter to 8 consecutive clock 
 633              		.loc 1 147 14 is_stmt 0 view .LVU183
 634 024e E369     		ldr	r3, [r4, #28]	@ _3, MEM[(struct TIM_TypeDef *)1073741824B].CCMR2
 635 0250 43F48053 		orr	r3, r3, #4096	@ _4, _3,
 636 0254 E361     		str	r3, [r4, #28]	@ _4, MEM[(struct TIM_TypeDef *)1073741824B].CCMR2
 148:stm32f3x_system.c **** 	TIM2->CCER |= (0x01 << 12); // Seeting the Capture enable CC4E
 637              		.loc 1 148 2 is_stmt 1 view .LVU184
 638              	@ stm32f3x_system.c:148: 	TIM2->CCER |= (0x01 << 12); // Seeting the Capture enable CC4E
 639              		.loc 1 148 13 is_stmt 0 view .LVU185
 640 0256 236A     		ldr	r3, [r4, #32]	@ _5, MEM[(struct TIM_TypeDef *)1073741824B].CCER
 641 0258 43F48053 		orr	r3, r3, #4096	@ _6, _5,
 642 025c 2362     		str	r3, [r4, #32]	@ _6, MEM[(struct TIM_TypeDef *)1073741824B].CCER
 149:stm32f3x_system.c ****     	TIM2->CCER |= (0x00 << 13 ); // Detect the falling edge CC4P
 643              		.loc 1 149 6 is_stmt 1 view .LVU186
 644              	@ stm32f3x_system.c:149:     	TIM2->CCER |= (0x00 << 13 ); // Detect the falling edge CC4P
 645              		.loc 1 149 17 is_stmt 0 view .LVU187
 646 025e 236A     		ldr	r3, [r4, #32]	@ _7, MEM[(struct TIM_TypeDef *)1073741824B].CCER
 647 0260 2362     		str	r3, [r4, #32]	@ _7, MEM[(struct TIM_TypeDef *)1073741824B].CCER
 150:stm32f3x_system.c **** 
 151:stm32f3x_system.c **** 	//TIM2->DIER |= (0x01 << 1);
 152:stm32f3x_system.c **** 	TIM_PrescalerConfig(TIM2, 71, TIM_PSCReloadMode_Update); // Prescaler will be equal to fCK_PSC / (
 648              		.loc 1 152 2 is_stmt 1 view .LVU188
 649 0262 0022     		movs	r2, #0	@,
 650 0264 2046     		mov	r0, r4	@, tmp124
 651 0266 4721     		movs	r1, #71	@,
 652 0268 FFF7FEFF 		bl	TIM_PrescalerConfig		@
 653              	.LVL32:
 153:stm32f3x_system.c ****     	TIM_SetAutoreload(TIM2, 0xFFFF);//TIM2->ARR = 0xFFFF;
 654              		.loc 1 153 6 view .LVU189
 655 026c 2046     		mov	r0, r4	@, tmp124
 656 026e 4FF6FF71 		movw	r1, #65535	@,
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 16


 657 0272 FFF7FEFF 		bl	TIM_SetAutoreload		@
 658              	.LVL33:
 154:stm32f3x_system.c ****     	TIM_ITConfig(TIM2, TIM_IT_CC4, ENABLE); // Eable the Input Compare Interrupt.
 659              		.loc 1 154 6 view .LVU190
 660 0276 0122     		movs	r2, #1	@,
 661 0278 2046     		mov	r0, r4	@, tmp124
 662 027a 1021     		movs	r1, #16	@,
 663 027c FFF7FEFF 		bl	TIM_ITConfig		@
 664              	.LVL34:
 155:stm32f3x_system.c **** 	TIM_Cmd(TIM2, ENABLE); //TIM2->CR1 |= 0x01; Enable the TIMER 1 
 665              		.loc 1 155 2 view .LVU191
 666 0280 0121     		movs	r1, #1	@,
 667 0282 2046     		mov	r0, r4	@, tmp124
 668 0284 FFF7FEFF 		bl	TIM_Cmd		@
 669              	.LVL35:
 670              	@ stm32f3x_system.c:163: };
 156:stm32f3x_system.c ****     
 157:stm32f3x_system.c **** 	/**TI2_Config(TIM2, TIM_ICPolarity_Rising, TIM_ICSelection_DirectTI, 0x00); 
 158:stm32f3x_system.c **** 	 * TIMx_CCR1 must be linked to the TI1 input, so write the CC1S bits to 01 in the TIMx_CCMR1 regis
 159:stm32f3x_system.c **** 	 * As soon as CC1S becomes different from 00, the channel is configured in input and the TIMx_CCR1
 160:stm32f3x_system.c **** 	 * register becomes read-only. Set the CCER register to CC1P or CC1E
 161:stm32f3x_system.c **** 	 */
 162:stm32f3x_system.c ****     
 163:stm32f3x_system.c **** };
 671              		.loc 1 163 1 is_stmt 0 view .LVU192
 672 0288 04B0     		add	sp, sp, #16	@,,
 673              	.LCFI4:
 674              		.cfi_def_cfa_offset 8
 675              		@ sp needed	@
 676 028a 10BD     		pop	{r4, pc}	@
 677              	.L6:
 678              		.align	2
 679              	.L5:
 680 028c 00040048 		.word	1207960576
 681 0290 1C050501 		.word	17106204
 682              		.cfi_endproc
 683              	.LFE124:
 684              		.size	init_timer_ppm, .-init_timer_ppm
 685              		.align	1
 686              		.global	stm32f3x_init
 687              		.syntax unified
 688              		.thumb
 689              		.thumb_func
 690              		.fpu softvfp
 691              		.type	stm32f3x_init, %function
 692              	stm32f3x_init:
 693              	.LFB125:
 164:stm32f3x_system.c **** 
 165:stm32f3x_system.c **** void stm32f3x_init(void){
 694              		.loc 1 165 25 is_stmt 1 view -0
 695              		.cfi_startproc
 696              		@ args = 0, pretend = 0, frame = 0
 697              		@ frame_needed = 0, uses_anonymous_args = 0
 698              		@ link register save eliminated.
 166:stm32f3x_system.c **** 	SysTick_Config(SystemCoreClock / 1000);
 699              		.loc 1 166 2 view .LVU194
 700              	.LVL36:
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 17


 701              	.LBB14:
 702              	.LBI14:
 703              		.file 2 "/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib
   1:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  * @version  V4.00
   5:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  * @date     22. August 2014
   6:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  *
   7:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  * @note
   8:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  *
   9:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  10:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  12:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    All rights reserved.
  13:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****      to endorse or promote products derived from this software without
  22:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****      specific prior written permission.
  23:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    *
  24:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  37:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  38:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #if defined ( __ICCARM__ )
  39:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #endif
  41:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  42:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  43:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  44:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  45:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  46:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  extern "C" {
  47:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #endif
  48:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  49:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  52:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 18


  55:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  58:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
  61:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  62:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  63:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  64:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  65:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  66:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup Cortex_M4
  67:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   @{
  68:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
  69:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  70:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  71:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04)                                   /*!< [31:16] CMSIS HAL m
  72:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x00)                                   /*!< [15:0]  CMSIS HAL s
  73:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  76:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  78:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  79:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  80:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  84:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  85:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  86:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  87:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  89:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  90:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  91:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  92:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  93:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  94:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
  95:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  96:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
  98:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
  99:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 103:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 104:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __packed
 105:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 106:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                    /*use -pc99 on compile line !<
 107:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 108:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 109:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #endif
 110:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 111:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 19


 112:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 113:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** */
 114:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 115:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 116:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 118:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #else
 119:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 121:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 122:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #else
 123:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 124:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 125:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 126:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 127:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 130:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #else
 131:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 133:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 134:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #else
 135:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 136:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 137:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 138:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 139:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 140:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 141:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 142:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #else
 143:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 144:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 145:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 146:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #else
 147:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 148:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 149:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 150:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 151:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 152:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 153:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 154:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #else
 155:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 156:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 157:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 158:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #else
 159:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 160:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 161:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 162:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 163:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 164:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 165:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 166:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #else
 167:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 168:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 20


 169:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 170:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #else
 171:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 172:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 173:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 174:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )		/* Cosmic */
 175:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400)		// FPU present for parser
 176:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 177:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 178:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #else
 179:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 180:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 181:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 182:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #else
 183:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 184:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 185:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #endif
 186:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 187:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 188:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 189:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 190:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cmSimd.h>                 /* Compiler specific SIMD Intrinsics               */
 191:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 192:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 193:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** }
 194:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #endif
 195:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 196:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 197:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 198:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 199:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 200:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 201:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 202:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 203:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 204:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  extern "C" {
 205:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #endif
 206:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 207:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 208:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 209:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 210:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000
 211:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 212:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 213:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 214:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 215:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0
 216:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 217:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 218:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 219:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 220:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0
 221:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 222:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 223:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 224:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 225:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 21


 226:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 227:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 228:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 229:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 230:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 231:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 232:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 233:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #endif
 234:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 235:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 236:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /**
 237:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 238:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 239:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 240:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 241:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 242:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** */
 243:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 244:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 245:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #else
 246:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 247:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #endif
 248:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 249:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 250:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 251:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 252:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 253:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 254:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 255:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 256:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 257:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   Core Register contain:
 258:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   - Core Register
 259:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 260:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 261:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 262:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 263:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 264:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 265:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 266:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 267:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 268:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** */
 269:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 270:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
 271:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 272:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \brief  Core Register type definitions.
 273:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   @{
 274:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 275:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 276:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 277:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 278:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 279:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
 280:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   struct
 281:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   {
 282:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #if (__CORTEX_M != 0x04)
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 22


 283:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 284:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #else
 285:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 286:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 287:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 288:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #endif
 289:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 290:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 291:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 292:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 293:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 294:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 295:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 296:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** } APSR_Type;
 297:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 298:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 299:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 300:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 301:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 302:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
 303:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   struct
 304:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   {
 305:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 306:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 307:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 308:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 309:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 310:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 311:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 312:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 314:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 315:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
 316:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   struct
 317:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   {
 318:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 319:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 320:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 321:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #else
 322:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 323:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 324:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 325:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #endif
 326:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 327:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 328:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 329:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 330:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 331:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 332:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 333:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 334:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 335:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 336:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 337:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 338:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 339:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 23


 340:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 341:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
 342:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   struct
 343:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   {
 344:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 345:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 346:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 347:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 348:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 349:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 350:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 351:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 352:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 353:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 354:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 355:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
 356:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 357:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 358:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   @{
 359:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 360:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 361:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 362:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 363:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 364:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
 365:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 366:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[24];
 367:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 368:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RSERVED1[24];
 369:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 370:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[24];
 371:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 372:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[24];
 373:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 374:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[56];
 375:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 376:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[644];
 377:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 378:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 379:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 380:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 381:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 382:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 383:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 384:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 385:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 386:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 387:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 388:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 389:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 390:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   @{
 391:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 392:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 393:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 394:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 395:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 396:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 24


 397:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 398:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 399:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 400:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 401:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 402:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 403:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 404:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 405:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 406:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 407:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 408:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 409:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 410:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 411:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 412:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 413:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 414:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 415:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 416:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[5];
 417:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 418:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** } SCB_Type;
 419:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 420:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 421:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 422:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 423:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 424:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 425:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 426:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 427:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 428:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 429:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 430:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 431:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 432:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 433:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 434:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 435:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 436:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 437:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 438:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 439:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 440:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 441:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 442:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 443:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 444:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 445:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 446:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 447:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 448:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 449:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 450:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 451:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 452:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 453:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 25


 454:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 455:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 456:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 457:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 458:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 459:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 460:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 461:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 462:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 463:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 464:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 465:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 466:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 467:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 468:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 469:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 470:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 471:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 472:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 473:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 474:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 475:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 476:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 477:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 478:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 479:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 480:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 481:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 482:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 483:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 484:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 485:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 486:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 487:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 488:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 489:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 490:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 491:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 492:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 493:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 494:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 495:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 496:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 497:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 498:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 499:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 500:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 501:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 502:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 503:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 504:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 505:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 506:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 507:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 508:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 509:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 510:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 26


 511:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 512:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 513:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 514:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 515:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 516:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 517:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 518:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 519:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 520:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 521:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 522:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 523:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 524:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 525:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 526:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 527:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 528:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 529:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 530:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 531:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 532:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 533:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 534:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 535:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 536:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 537:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 538:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 539:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 540:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 541:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 542:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 543:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 544:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 545:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 546:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 547:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 548:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 549:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 550:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 551:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 552:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 553:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 554:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 555:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 556:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 557:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 558:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 559:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 560:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 561:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 562:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 563:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 564:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 565:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 566:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 567:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 27


 568:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 569:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 570:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 571:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 572:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 573:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 574:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 575:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 576:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 577:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 578:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 579:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 580:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 581:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 582:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 583:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 584:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 585:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 586:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 587:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 588:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 589:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 590:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 591:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 592:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 593:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 594:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 595:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 596:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 597:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 598:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 599:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 600:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 601:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 602:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 603:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 604:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 605:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 606:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 607:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   @{
 608:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 609:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 610:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 611:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 612:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 613:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
 614:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 615:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 616:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 617:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 618:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 619:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 620:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 621:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 622:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 623:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 624:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 28


 625:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 626:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 627:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 628:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 629:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 630:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 631:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 632:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 633:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 634:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 635:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 636:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 637:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 638:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 639:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 640:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 641:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 642:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 643:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 644:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 645:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   @{
 646:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 647:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 648:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 649:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 650:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 651:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
 652:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 653:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 654:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 655:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 656:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 657:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 658:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 659:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 660:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 661:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 662:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 663:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 664:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 665:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 666:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 667:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 668:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 669:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 670:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 671:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 672:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 673:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 674:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 675:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 676:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 677:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 678:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 679:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 680:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 681:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 29


 682:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 683:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 684:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 685:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 686:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 687:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_CALIB_TENMS_Pos)        /*!< SysT
 688:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 689:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 690:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 691:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 692:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 693:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 694:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 695:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   @{
 696:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 697:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 698:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 699:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 700:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 701:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
 702:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __O  union
 703:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   {
 704:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 705:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 706:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 707:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 708:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[864];
 709:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 710:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[15];
 711:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 712:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[15];
 713:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 714:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[29];
 715:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 716:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 717:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 718:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[43];
 719:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 720:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 721:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[6];
 722:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 723:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 724:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 725:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 726:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 727:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 728:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 729:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 730:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 731:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 732:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 733:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 734:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** } ITM_Type;
 735:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 736:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 737:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 738:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 30


 739:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 740:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 741:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 742:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 743:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 744:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 745:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 746:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 747:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 748:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 749:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 750:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 751:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 752:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 753:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 754:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 755:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 756:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 757:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 758:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 759:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 760:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 761:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 762:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 763:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 764:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 765:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 766:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 767:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 768:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 769:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 770:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 771:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 772:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 773:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 774:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 775:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 776:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 777:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 778:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 779:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 780:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 781:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 782:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 783:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 784:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 785:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 786:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 787:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 788:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 789:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 790:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 791:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 792:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 793:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 794:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 795:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 31


 796:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   @{
 797:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 798:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 799:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 800:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 801:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 802:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
 803:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 804:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 805:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 806:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 807:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 808:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 809:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 810:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 811:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 812:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 813:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 814:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 815:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 816:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 817:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 818:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[1];
 819:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 820:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 821:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 822:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[1];
 823:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 824:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 825:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 826:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** } DWT_Type;
 827:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 828:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 829:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 830:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 831:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 832:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 833:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 834:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 835:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 836:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 837:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 838:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 839:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 840:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 841:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 842:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 843:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 844:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 845:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 846:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 847:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 848:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 849:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 850:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 851:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 852:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 32


 853:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 854:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 855:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 856:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 857:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 858:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 859:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 860:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 861:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 862:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 863:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 864:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 865:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 866:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 867:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 868:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 869:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 870:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 871:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 872:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 873:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 874:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 875:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 876:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 877:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 878:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 879:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 880:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 881:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 882:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 883:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 884:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 885:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
 886:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 887:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 888:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 889:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 890:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 891:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 892:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 893:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 894:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 895:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 896:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 897:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 898:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 899:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 900:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 901:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 902:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 903:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 904:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 905:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 906:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 907:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
 908:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 909:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 33


 910:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 911:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 912:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 913:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 914:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 915:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 916:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 917:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 918:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 919:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 920:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 921:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 922:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 923:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 924:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 925:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 926:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 927:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 928:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 929:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 930:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 931:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 932:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 933:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 934:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 935:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 936:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 937:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 938:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 939:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 940:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 941:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   @{
 942:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 943:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 944:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 945:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
 946:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 947:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
 948:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 949:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 950:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[2];
 951:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 952:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[55];
 953:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 954:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[131];
 955:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 956:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 957:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 958:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[759];
 959:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 960:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 961:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 962:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[1];
 963:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 964:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 965:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 966:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[39];
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 34


 967:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 968:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 969:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED7[8];
 970:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 971:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 972:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** } TPI_Type;
 973:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 974:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 975:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 976:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 977:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 978:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 979:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 980:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 981:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 982:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 983:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 984:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 985:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 986:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 987:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 988:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 989:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 990:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 991:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 992:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 993:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 994:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 995:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 996:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 997:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 998:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
 999:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
1000:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1001:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1002:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1003:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
1004:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
1005:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1006:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1007:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1008:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1009:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1010:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1011:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1012:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1013:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1014:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1015:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1016:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1017:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1018:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1019:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
1020:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1021:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1022:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
1023:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 35


1024:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1025:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
1026:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
1027:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1028:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1029:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1030:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
1031:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1032:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1033:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1034:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1035:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1036:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1037:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1038:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1039:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1040:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1041:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1042:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1043:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1044:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1045:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1046:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1047:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1048:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1049:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1050:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1051:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1052:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1053:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1054:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1055:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1056:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
1057:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1058:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1059:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1060:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1061:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1062:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1063:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1064:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1065:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1066:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1067:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1068:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1069:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1070:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1071:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1072:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1073:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1074:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1075:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1076:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1077:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1078:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1079:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1080:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 36


1081:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1082:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1083:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1084:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1085:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1086:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1087:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1088:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1089:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1090:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1091:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
1092:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1093:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1094:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1095:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   @{
1096:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1097:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1098:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1099:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1100:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
1101:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
1102:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1103:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1104:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1105:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1106:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1107:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1108:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1109:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1110:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1111:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1112:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1113:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** } MPU_Type;
1114:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1115:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Type Register */
1116:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1117:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1118:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1119:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1120:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1121:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1122:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1123:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1124:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1125:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Control Register */
1126:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1127:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1128:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1129:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1130:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1131:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1132:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1133:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1134:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1135:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register */
1136:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1137:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 37


1138:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1139:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register */
1140:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1141:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1142:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1143:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1144:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1145:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1146:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1147:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1148:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1149:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register */
1150:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1151:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1152:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1153:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1154:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1155:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1156:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1157:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1158:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1159:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1160:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1161:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1162:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1163:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1164:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1165:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1166:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1167:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1168:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1169:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1170:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1171:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1172:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1173:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1174:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1175:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1176:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1177:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1178:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1179:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1180:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1181:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #endif
1182:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1183:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1184:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1185:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1186:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1187:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1188:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   @{
1189:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1190:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1191:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1192:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1193:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
1194:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 38


1195:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
1196:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1197:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1198:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1199:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1200:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1201:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** } FPU_Type;
1202:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1203:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register */
1204:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1205:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1206:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1207:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1208:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1209:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1210:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1211:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1212:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1213:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1214:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1215:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1216:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1217:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1218:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1219:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1220:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1221:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1222:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1223:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1224:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1225:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1226:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1227:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1228:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1229:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1230:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1231:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register */
1232:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1233:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1234:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1235:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register */
1236:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1237:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1238:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1239:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1240:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1241:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1242:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1243:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1244:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1245:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1246:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1247:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1248:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 */
1249:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1250:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1251:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 39


1252:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1253:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1254:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1255:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1256:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1257:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1258:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1259:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1260:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1261:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1262:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1263:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1264:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1265:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1266:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1267:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1268:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1269:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1270:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1271:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1272:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1273:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 */
1274:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1275:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1276:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1277:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1278:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1279:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1280:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1281:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1282:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1283:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1284:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
1285:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1286:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1287:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #endif
1288:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1289:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1290:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1291:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1292:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1293:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   @{
1294:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1295:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1296:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1297:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1298:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
1299:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
1300:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1301:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1302:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1303:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1304:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1305:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1306:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register */
1307:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1308:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 40


1309:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1310:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1311:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1312:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1313:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1314:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1315:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1316:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1317:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1318:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1319:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1320:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1321:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1322:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1323:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1324:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1325:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1326:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1327:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1328:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1329:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1330:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1331:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1332:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1333:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1334:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1335:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1336:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1337:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1338:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1339:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1340:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1341:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
1342:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1343:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register */
1344:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1345:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1346:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1347:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1348:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1349:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1350:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register */
1351:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1352:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1353:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1354:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1355:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1356:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1357:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1358:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1359:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1360:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1361:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1362:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1363:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1364:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1365:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 41


1366:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1367:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1368:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1369:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1370:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1371:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1372:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1373:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1374:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1375:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1376:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1377:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1378:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1379:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1380:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1381:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1382:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1383:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1384:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1385:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1386:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1387:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1388:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1389:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1390:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1391:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1392:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1393:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
1394:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1395:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1396:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   @{
1397:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1398:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1399:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1400:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1401:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1402:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1403:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1404:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1405:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1406:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1407:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1408:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1409:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1410:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1411:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1412:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1413:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1414:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1415:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1416:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1417:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1418:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
1419:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1420:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1421:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #endif
1422:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 42


1423:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1424:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1425:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1426:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #endif
1427:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1428:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*@} */
1429:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1430:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1431:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1432:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1433:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1434:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1435:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1436:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1437:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1438:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1439:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1440:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1441:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** */
1442:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1443:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1444:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1445:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1446:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1447:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1448:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1449:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     @{
1450:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1451:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1452:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Set Priority Grouping
1453:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1454:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1455:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1456:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   Only values from 0..7 are used.
1457:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   In case of a conflict between priority grouping and available
1458:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1459:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1460:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1461:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1462:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1463:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
1464:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1465:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1466:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1467:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1468:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1469:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                 |
1470:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1471:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1472:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1473:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** }
1474:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1475:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1476:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Priority Grouping
1477:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1478:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1479:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 43


1480:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1481:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1482:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1483:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
1484:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1485:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** }
1486:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1487:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1488:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Enable External Interrupt
1489:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1490:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1491:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1492:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1493:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1494:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1495:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
1496:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1497:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
1498:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** }
1499:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1500:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1501:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Disable External Interrupt
1502:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1503:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1504:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1505:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1506:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1507:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1508:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
1509:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1510:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** }
1511:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1512:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1513:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Pending Interrupt
1514:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1515:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     The function reads the pending register in the NVIC and returns the pending bit
1516:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     for the specified interrupt.
1517:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1518:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1519:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1520:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \return             0  Interrupt status is not pending.
1521:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \return             1  Interrupt status is pending.
1522:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1523:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1524:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
1525:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1526:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** }
1527:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1528:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1529:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Set Pending Interrupt
1530:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1531:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     The function sets the pending bit of an external interrupt.
1532:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1533:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1534:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1535:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1536:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 44


1537:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1538:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** }
1539:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1540:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1541:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Clear Pending Interrupt
1542:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1543:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     The function clears the pending bit of an external interrupt.
1544:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1545:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1546:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1547:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1548:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
1549:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
1550:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** }
1551:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1552:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1553:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Active Interrupt
1554:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1555:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     The function reads the active register in NVIC and returns the active bit.
1556:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1557:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1558:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1559:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \return             0  Interrupt status is not active.
1560:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \return             1  Interrupt status is active.
1561:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1562:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
1563:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
1564:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /
1565:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** }
1566:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1567:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1568:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Set Interrupt Priority
1569:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1570:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     The function sets the priority of an interrupt.
1571:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1572:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \note The priority cannot be set for every core interrupt.
1573:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1574:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1575:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]  priority  Priority to set.
1576:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1577:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1578:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
1579:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   if(IRQn < 0) {
1580:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
1581:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   else {
1582:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set 
1583:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** }
1584:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1585:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1586:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Interrupt Priority
1587:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1588:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     The function reads the priority of an interrupt. The interrupt
1589:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     number can be positive to specify an external (device specific)
1590:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     interrupt, or negative to specify an internal (core) interrupt.
1591:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1592:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1593:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]   IRQn  Interrupt number.
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 45


1594:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \return             Interrupt Priority. Value is aligned automatically to the implemented
1595:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****                         priority bits of the microcontroller.
1596:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1597:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)
1598:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
1599:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1600:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   if(IRQn < 0) {
1601:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     return((uint32_t)(SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1602:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   else {
1603:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     return((uint32_t)(NVIC->IP[(uint32_t)(IRQn)]           >> (8 - __NVIC_PRIO_BITS)));  } /* get p
1604:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** }
1605:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1606:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1607:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Encode Priority
1608:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1609:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     The function encodes the priority for an interrupt with the given priority group,
1610:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     preemptive priority value, and subpriority value.
1611:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     In case of a conflict between priority grouping and available
1612:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1613:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1614:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1615:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1616:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]       SubPriority  Subpriority value (starting from 0).
1617:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \return                        Encoded priority. Value can be used in the function \ref NVIC_Se
1618:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1619:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1620:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
1621:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1622:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
1623:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1624:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1625:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1626:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1627:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1628:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   return (
1629:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1)) << SubPriorityBits) |
1630:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****            ((SubPriority     & ((1 << (SubPriorityBits    )) - 1)))
1631:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****          );
1632:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** }
1633:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1634:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1635:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Decode Priority
1636:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1637:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     The function decodes an interrupt priority value with a given priority group to
1638:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     preemptive priority value and subpriority value.
1639:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     In case of a conflict between priority grouping and available
1640:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1641:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1642:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]         Priority   Priority value, which can be retrieved with the function \ref NV
1643:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]     PriorityGroup  Used priority group.
1644:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1645:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [out]     pSubPriority  Subpriority value (starting from 0).
1646:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1647:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPre
1648:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
1649:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & 0x07);          /* only values 0..7 are used        
1650:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 46


1651:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
1652:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1653:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ? __NVIC_PRIO_BITS : 7 - Priori
1654:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ? 0 : PriorityGroupTmp - 7 + __
1655:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1656:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & ((1 << (PreemptPriorityBits)) - 1);
1657:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   *pSubPriority     = (Priority                   ) & ((1 << (SubPriorityBits    )) - 1);
1658:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** }
1659:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1660:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1661:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  System Reset
1662:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1663:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     The function initiates a system reset request to reset the MCU.
1664:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1665:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SystemReset(void)
1666:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
1667:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __DSB();                                                     /* Ensure all outstanding memory acc
1668:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****                                                                   buffered write are completed befo
1669:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
1670:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****                  (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
1671:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****                  SCB_AIRCR_SYSRESETREQ_Msk);                   /* Keep priority group unchanged */
1672:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   __DSB();                                                     /* Ensure completion of memory acces
1673:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   while(1);                                                    /* wait until reset */
1674:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** }
1675:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1676:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1677:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1678:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1679:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1680:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /* ##################################    SysTick function  ########################################
1681:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1682:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
1683:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \brief      Functions that configure the System.
1684:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   @{
1685:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1686:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1687:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** #if (__Vendor_SysTickConfig == 0)
1688:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1689:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  System Tick Configuration
1690:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1691:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     The function initializes the System Timer and its interrupt, and starts the System Tick Timer.
1692:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     Counter is in free running mode to generate periodic interrupts.
1693:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1694:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]  ticks  Number of ticks between two interrupts.
1695:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1696:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \return          0  Function succeeded.
1697:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \return          1  Function failed.
1698:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1699:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
1700:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
1701:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     must contain a vendor-specific implementation of this function.
1702:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1703:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****  */
1704:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 704              		.loc 2 1704 26 view .LVU195
 705              	.LBB15:
1705:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 47


1706:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 706              		.loc 2 1706 3 view .LVU196
 707              	.LBE15:
 708              	.LBE14:
 709              	@ stm32f3x_system.c:166: 	SysTick_Config(SystemCoreClock / 1000);
 710              		.loc 1 166 2 is_stmt 0 view .LVU197
 711 0294 0C4B     		ldr	r3, .L9	@ tmp113,
 712              	.LVL37:
 713              		.loc 1 166 2 view .LVU198
 714 0296 4FF47A72 		mov	r2, #1000	@ tmp117,
 715 029a 1B68     		ldr	r3, [r3]	@ SystemCoreClock, SystemCoreClock
 716              	.LVL38:
 717              		.loc 1 166 2 view .LVU199
 718 029c B3FBF2F3 		udiv	r3, r3, r2	@ tmp116, SystemCoreClock, tmp117
 719              	.LVL39:
 720              	.LBB19:
 721              	.LBB18:
 722              	@ /Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/
 723              		.loc 2 1706 14 view .LVU200
 724 02a0 013B     		subs	r3, r3, #1	@ _6, tmp116,
 725              	.LVL40:
 726              	@ /Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/
 727              		.loc 2 1706 6 view .LVU201
 728 02a2 B3F1807F 		cmp	r3, #16777216	@ _6,
 729 02a6 09D2     		bcs	.L8		@,
1707:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** 
1708:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 730              		.loc 2 1708 3 is_stmt 1 view .LVU202
 731              	@ /Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/
 732              		.loc 2 1708 18 is_stmt 0 view .LVU203
 733 02a8 084A     		ldr	r2, .L9+4	@ tmp118,
 734 02aa 5360     		str	r3, [r2, #4]	@ _6, MEM[(struct SysTick_Type *)3758153744B].LOAD
1709:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrup
 735              		.loc 2 1709 3 is_stmt 1 view .LVU204
 736              	.LVL41:
 737              	.LBB16:
 738              	.LBI16:
1577:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h **** {
 739              		.loc 2 1577 22 view .LVU205
 740              	.LBB17:
1579:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****     SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set 
 741              		.loc 2 1579 3 view .LVU206
1580:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   else {
 742              		.loc 2 1580 5 view .LVU207
 743              	@ /Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/
1580:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   else {
 744              		.loc 2 1580 42 is_stmt 0 view .LVU208
 745 02ac 084B     		ldr	r3, .L9+8	@ tmp119,
 746              	.LVL42:
1580:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   else {
 747              		.loc 2 1580 42 view .LVU209
 748 02ae F021     		movs	r1, #240	@ tmp120,
 749 02b0 83F82310 		strb	r1, [r3, #35]	@ tmp120, MEM[(struct SCB_Type *)3758157056B].SHP
 750              	.LVL43:
1580:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   else {
 751              		.loc 2 1580 42 view .LVU210
 752              	.LBE17:
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 48


 753              	.LBE16:
1710:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 754              		.loc 2 1710 3 is_stmt 1 view .LVU211
 755              	@ /Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/
 756              		.loc 2 1710 18 is_stmt 0 view .LVU212
 757 02b4 0023     		movs	r3, #0	@ tmp123,
 758 02b6 9360     		str	r3, [r2, #8]	@ tmp123, MEM[(struct SysTick_Type *)3758153744B].VAL
1711:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 759              		.loc 2 1711 3 is_stmt 1 view .LVU213
 760              	@ /Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/
 761              		.loc 2 1711 18 is_stmt 0 view .LVU214
 762 02b8 0723     		movs	r3, #7	@ tmp125,
 763 02ba 1360     		str	r3, [r2]	@ tmp125, MEM[(struct SysTick_Type *)3758153744B].CTRL
1712:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
1713:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Ti
1714:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cm4.h ****   return (0);                                                  /* Function successful */
 764              		.loc 2 1714 3 is_stmt 1 view .LVU215
 765              	.L8:
 766              		.loc 2 1714 3 is_stmt 0 view .LVU216
 767              	.LBE18:
 768              	.LBE19:
 167:stm32f3x_system.c **** 	// Enable FPU
 168:stm32f3x_system.c ****  	SCB->CPACR = (0x3 << (10 * 2)) | (0x3 << (11 * 2));
 769              		.loc 1 168 3 is_stmt 1 view .LVU217
 770              	@ stm32f3x_system.c:168:  	SCB->CPACR = (0x3 << (10 * 2)) | (0x3 << (11 * 2));
 771              		.loc 1 168 14 is_stmt 0 view .LVU218
 772 02bc 044B     		ldr	r3, .L9+8	@ tmp126,
 773 02be 4FF47002 		mov	r2, #15728640	@ tmp127,
 774 02c2 C3F88820 		str	r2, [r3, #136]	@ tmp127, MEM[(struct SCB_Type *)3758157056B].CPACR
 775              	@ stm32f3x_system.c:177: };
 169:stm32f3x_system.c **** 	//SystemInit();
 170:stm32f3x_system.c **** 
 171:stm32f3x_system.c **** 	/*!< At this stage the microcontroller clock setting is already configured,
 172:stm32f3x_system.c **** 	this is done through SystemInit() function which is called from startup
 173:stm32f3x_system.c ****        	file (startup_stm32f30x_xx.s) before to branch to application main.
 174:stm32f3x_system.c ****        	To reconfigure the default setting of SystemInit() function, refer to
 175:stm32f3x_system.c ****        	system_stm32f30x.c file
 176:stm32f3x_system.c **** 	*/
 177:stm32f3x_system.c **** };
 776              		.loc 1 177 1 view .LVU219
 777 02c6 7047     		bx	lr	@
 778              	.L10:
 779              		.align	2
 780              	.L9:
 781 02c8 00000000 		.word	SystemCoreClock
 782 02cc 10E000E0 		.word	-536813552
 783 02d0 00ED00E0 		.word	-536810240
 784              		.cfi_endproc
 785              	.LFE125:
 786              		.size	stm32f3x_init, .-stm32f3x_init
 787              		.align	1
 788              		.global	checkForBootLoaderRequest
 789              		.syntax unified
 790              		.thumb
 791              		.thumb_func
 792              		.fpu softvfp
 793              		.type	checkForBootLoaderRequest, %function
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 49


 794              	checkForBootLoaderRequest:
 795              	.LFB126:
 178:stm32f3x_system.c **** 
 179:stm32f3x_system.c **** void checkForBootLoaderRequest(void)
 180:stm32f3x_system.c **** {
 796              		.loc 1 180 1 is_stmt 1 view -0
 797              		.cfi_startproc
 798              		@ args = 0, pretend = 0, frame = 0
 799              		@ frame_needed = 1, uses_anonymous_args = 0
 181:stm32f3x_system.c ****     void(*bootJump)(void);
 800              		.loc 1 181 5 view .LVU221
 182:stm32f3x_system.c **** 
 183:stm32f3x_system.c ****     if (*((uint32_t *)0x20009FFC) == 0xDEADBEEF) {
 801              		.loc 1 183 5 view .LVU222
 802              	@ stm32f3x_system.c:180: {
 180:stm32f3x_system.c ****     void(*bootJump)(void);
 803              		.loc 1 180 1 is_stmt 0 view .LVU223
 804 02d4 80B5     		push	{r7, lr}	@
 805              	.LCFI5:
 806              		.cfi_def_cfa_offset 8
 807              		.cfi_offset 7, -8
 808              		.cfi_offset 14, -4
 809              	@ stm32f3x_system.c:183:     if (*((uint32_t *)0x20009FFC) == 0xDEADBEEF) {
 810              		.loc 1 183 9 view .LVU224
 811 02d6 094B     		ldr	r3, .L14	@ tmp114,
 812              	@ stm32f3x_system.c:183:     if (*((uint32_t *)0x20009FFC) == 0xDEADBEEF) {
 813              		.loc 1 183 8 view .LVU225
 814 02d8 094A     		ldr	r2, .L14+4	@ tmp115,
 815 02da 1968     		ldr	r1, [r3]	@ MEM[(uint32_t *)536911868B], MEM[(uint32_t *)536911868B]
 816 02dc 9142     		cmp	r1, r2	@ MEM[(uint32_t *)536911868B], tmp115
 817              	@ stm32f3x_system.c:180: {
 180:stm32f3x_system.c ****     void(*bootJump)(void);
 818              		.loc 1 180 1 view .LVU226
 819 02de 00AF     		add	r7, sp, #0	@,,
 820              	.LCFI6:
 821              		.cfi_def_cfa_register 7
 822              	@ stm32f3x_system.c:183:     if (*((uint32_t *)0x20009FFC) == 0xDEADBEEF) {
 823              		.loc 1 183 8 view .LVU227
 824 02e0 0AD1     		bne	.L11		@,
 184:stm32f3x_system.c **** 
 185:stm32f3x_system.c ****         *((uint32_t *)0x20009FFC) = 0x0;
 825              		.loc 1 185 9 is_stmt 1 view .LVU228
 826              	@ stm32f3x_system.c:185:         *((uint32_t *)0x20009FFC) = 0x0;
 827              		.loc 1 185 35 is_stmt 0 view .LVU229
 828 02e2 0022     		movs	r2, #0	@ tmp118,
 829 02e4 1A60     		str	r2, [r3]	@ tmp118, MEM[(uint32_t *)536911868B]
 186:stm32f3x_system.c **** 
 187:stm32f3x_system.c ****         __enable_irq();
 830              		.loc 1 187 9 is_stmt 1 view .LVU230
 831              	.LBB20:
 832              	.LBI20:
 833              		.file 3 "/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib
   1:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /**************************************************************************//**
   2:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  * @file     core_cmFunc.h
   3:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  * @brief    CMSIS Cortex-M Core Function Access Header File
   4:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  * @version  V4.00
   5:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  * @date     28. August 2014
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 50


   6:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  *
   7:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  * @note
   8:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  *
   9:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  ******************************************************************************/
  10:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /* Copyright (c) 2009 - 2014 ARM LIMITED
  11:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  12:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    All rights reserved.
  13:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    Redistribution and use in source and binary forms, with or without
  14:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    modification, are permitted provided that the following conditions are met:
  15:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    - Redistributions of source code must retain the above copyright
  16:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****      notice, this list of conditions and the following disclaimer.
  17:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    - Redistributions in binary form must reproduce the above copyright
  18:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****      notice, this list of conditions and the following disclaimer in the
  19:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****      documentation and/or other materials provided with the distribution.
  20:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****      to endorse or promote products derived from this software without
  22:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****      specific prior written permission.
  23:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    *
  24:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    ---------------------------------------------------------------------------*/
  36:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  37:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  38:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** #ifndef __CORE_CMFUNC_H
  39:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** #define __CORE_CMFUNC_H
  40:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  41:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  42:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /* ###########################  Core Function Access  ########################### */
  43:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  44:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  45:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   @{
  46:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
  47:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  48:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** #if   defined ( __CC_ARM ) /*------------------RealView Compiler -----------------*/
  49:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /* ARM armcc specific functions */
  50:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  51:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** #if (__ARMCC_VERSION < 400677)
  52:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   #error "Please use ARM Compiler Toolchain V4.0.677 or later!"
  53:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** #endif
  54:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  55:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /* intrinsic void __enable_irq();     */
  56:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /* intrinsic void __disable_irq();    */
  57:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  58:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Get Control Register
  59:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  60:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function returns the content of the Control Register.
  61:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  62:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \return               Control Register value
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 51


  63:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
  64:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_CONTROL(void)
  65:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
  66:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  67:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   return(__regControl);
  68:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
  69:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  70:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  71:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Set Control Register
  72:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  73:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function writes the given value to the Control Register.
  74:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  75:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \param [in]    control  Control Register value to set
  76:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
  77:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE void __set_CONTROL(uint32_t control)
  78:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
  79:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regControl         __ASM("control");
  80:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __regControl = control;
  81:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
  82:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  83:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  84:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Get IPSR Register
  85:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  86:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function returns the content of the IPSR Register.
  87:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  88:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \return               IPSR Register value
  89:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
  90:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_IPSR(void)
  91:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
  92:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regIPSR          __ASM("ipsr");
  93:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   return(__regIPSR);
  94:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
  95:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  96:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  97:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Get APSR Register
  98:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
  99:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function returns the content of the APSR Register.
 100:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 101:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \return               APSR Register value
 102:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 103:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_APSR(void)
 104:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 105:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regAPSR          __ASM("apsr");
 106:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   return(__regAPSR);
 107:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 108:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 109:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 110:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Get xPSR Register
 111:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 112:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function returns the content of the xPSR Register.
 113:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 114:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \return               xPSR Register value
 115:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 116:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_xPSR(void)
 117:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 118:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regXPSR          __ASM("xpsr");
 119:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   return(__regXPSR);
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 52


 120:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 121:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 122:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 123:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Get Process Stack Pointer
 124:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 125:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 126:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 127:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \return               PSP Register value
 128:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 129:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PSP(void)
 130:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 131:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 132:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   return(__regProcessStackPointer);
 133:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 134:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 135:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 136:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Set Process Stack Pointer
 137:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 138:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 139:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 140:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 141:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 142:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 143:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 144:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regProcessStackPointer  __ASM("psp");
 145:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __regProcessStackPointer = topOfProcStack;
 146:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 147:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 148:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 149:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Get Main Stack Pointer
 150:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 151:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 152:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 153:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \return               MSP Register value
 154:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 155:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_MSP(void)
 156:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 157:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 158:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   return(__regMainStackPointer);
 159:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 160:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 161:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 162:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Set Main Stack Pointer
 163:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 164:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 165:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 166:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 167:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 168:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 169:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 170:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regMainStackPointer     __ASM("msp");
 171:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __regMainStackPointer = topOfMainStack;
 172:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 173:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 174:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 175:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Get Priority Mask
 176:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 53


 177:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function returns the current state of the priority mask bit from the Priority Mask Registe
 178:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 179:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \return               Priority Mask value
 180:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 181:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_PRIMASK(void)
 182:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 183:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 184:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   return(__regPriMask);
 185:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 186:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 187:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 188:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Set Priority Mask
 189:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 190:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function assigns the given value to the Priority Mask Register.
 191:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 192:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \param [in]    priMask  Priority Mask
 193:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 194:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 195:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 196:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regPriMask         __ASM("primask");
 197:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __regPriMask = (priMask);
 198:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 199:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 200:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 201:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** #if       (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300)
 202:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 203:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Enable FIQ
 204:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 205:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function enables FIQ interrupts by clearing the F-bit in the CPSR.
 206:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     Can only be executed in Privileged modes.
 207:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 208:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** #define __enable_fault_irq                __enable_fiq
 209:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 210:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 211:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Disable FIQ
 212:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 213:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function disables FIQ interrupts by setting the F-bit in the CPSR.
 214:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     Can only be executed in Privileged modes.
 215:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 216:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** #define __disable_fault_irq               __disable_fiq
 217:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 218:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 219:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Get Base Priority
 220:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 221:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function returns the current value of the Base Priority register.
 222:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 223:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \return               Base Priority register value
 224:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 225:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t  __get_BASEPRI(void)
 226:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 227:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 228:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   return(__regBasePri);
 229:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 230:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 231:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 232:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Set Base Priority
 233:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 54


 234:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function assigns the given value to the Base Priority register.
 235:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 236:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \param [in]    basePri  Base Priority value to set
 237:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 238:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 239:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 240:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regBasePri         __ASM("basepri");
 241:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __regBasePri = (basePri & 0xff);
 242:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 243:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 244:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 245:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Get Fault Mask
 246:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 247:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function returns the current value of the Fault Mask register.
 248:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 249:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \return               Fault Mask register value
 250:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 251:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 252:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 253:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 254:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   return(__regFaultMask);
 255:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 256:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 257:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 258:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Set Fault Mask
 259:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 260:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function assigns the given value to the Fault Mask register.
 261:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 262:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \param [in]    faultMask  Fault Mask value to set
 263:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 264:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 265:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 266:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regFaultMask       __ASM("faultmask");
 267:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __regFaultMask = (faultMask & (uint32_t)1);
 268:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 269:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 270:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** #endif /* (__CORTEX_M >= 0x03) || (__CORTEX_SC >= 300) */
 271:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 272:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 273:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** #if       (__CORTEX_M == 0x04) || (__CORTEX_M == 0x07)
 274:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 275:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Get FPSCR
 276:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 277:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function returns the current value of the Floating Point Status/Control register.
 278:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 279:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \return               Floating Point Status/Control register value
 280:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 281:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE uint32_t __get_FPSCR(void)
 282:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 283:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 284:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 285:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   return(__regfpscr);
 286:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** #else
 287:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****    return(0);
 288:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** #endif
 289:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 290:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 55


 291:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 292:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Set FPSCR
 293:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 294:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function assigns the given value to the Floating Point Status/Control register.
 295:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 296:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \param [in]    fpscr  Floating Point Status/Control value to set
 297:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 298:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 299:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 300:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 301:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t __regfpscr         __ASM("fpscr");
 302:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __regfpscr = (fpscr);
 303:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** #endif
 304:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 305:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 306:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** #endif /* (__CORTEX_M == 0x04) || (__CORTEX_M == 0x07) */
 307:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 308:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 309:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** #elif defined ( __GNUC__ ) /*------------------ GNU Compiler ---------------------*/
 310:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /* GNU gcc specific functions */
 311:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 312:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Enable IRQ Interrupts
 313:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 314:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   This function enables IRQ interrupts by clearing the I-bit in the CPSR.
 315:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   Can only be executed in Privileged modes.
 316:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 317:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
 834              		.loc 3 317 57 view .LVU231
 835              	.LBB21:
 318:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 319:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 836              		.loc 3 319 3 view .LVU232
 837              		.syntax unified
 838              	@ 319 "/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1
 839 02e6 62B6     		cpsie i	
 840              	@ 0 "" 2
 841              		.thumb
 842              		.syntax unified
 843              	.LBE21:
 844              	.LBE20:
 188:stm32f3x_system.c ****         __set_MSP(*((uint32_t *)0x1FFFD800));
 845              		.loc 1 188 9 view .LVU233
 846              	.LVL44:
 847              	.LBB22:
 848              	.LBI22:
 320:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 321:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 322:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 323:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Disable IRQ Interrupts
 324:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 325:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   This function disables IRQ interrupts by setting the I-bit in the CPSR.
 326:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   Can only be executed in Privileged modes.
 327:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 328:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
 329:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 330:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 331:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 56


 332:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 333:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 334:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Get Control Register
 335:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 336:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function returns the content of the Control Register.
 337:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 338:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \return               Control Register value
 339:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 340:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
 341:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 342:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   uint32_t result;
 343:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 344:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 345:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   return(result);
 346:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 347:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 348:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 349:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Set Control Register
 350:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 351:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function writes the given value to the Control Register.
 352:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 353:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \param [in]    control  Control Register value to set
 354:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 355:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 356:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 357:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 358:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 359:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 360:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 361:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Get IPSR Register
 362:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 363:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function returns the content of the IPSR Register.
 364:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 365:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \return               IPSR Register value
 366:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 367:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 368:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 369:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   uint32_t result;
 370:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 371:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 372:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   return(result);
 373:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 374:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 375:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 376:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Get APSR Register
 377:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 378:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function returns the content of the APSR Register.
 379:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 380:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \return               APSR Register value
 381:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 382:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 383:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 384:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   uint32_t result;
 385:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 386:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 387:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   return(result);
 388:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 57


 389:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 390:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 391:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Get xPSR Register
 392:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 393:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function returns the content of the xPSR Register.
 394:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 395:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \return               xPSR Register value
 396:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 397:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 398:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 399:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   uint32_t result;
 400:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 401:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 402:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   return(result);
 403:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 404:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 405:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 406:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Get Process Stack Pointer
 407:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 408:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function returns the current value of the Process Stack Pointer (PSP).
 409:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 410:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \return               PSP Register value
 411:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 412:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 413:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 414:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t result;
 415:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 416:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 417:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   return(result);
 418:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 419:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 420:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 421:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Set Process Stack Pointer
 422:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 423:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function assigns the given value to the Process Stack Pointer (PSP).
 424:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 425:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \param [in]    topOfProcStack  Process Stack Pointer value to set
 426:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 427:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 428:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 429:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 430:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
 431:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 432:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 433:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Get Main Stack Pointer
 434:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 435:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function returns the current value of the Main Stack Pointer (MSP).
 436:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 437:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \return               MSP Register value
 438:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 439:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 440:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 441:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   register uint32_t result;
 442:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 443:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 444:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   return(result);
 445:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** }
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 58


 446:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 447:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 448:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** /** \brief  Set Main Stack Pointer
 449:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 450:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     This function assigns the given value to the Main Stack Pointer (MSP).
 451:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** 
 452:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 453:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****  */
 454:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 849              		.loc 3 454 57 view .LVU234
 850              	.LBB23:
 455:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h **** {
 456:/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/Libraries/CMSIS/Include/core_cmFunc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 851              		.loc 3 456 3 view .LVU235
 852              	.LBE23:
 853              	.LBE22:
 854              	@ stm32f3x_system.c:188:         __set_MSP(*((uint32_t *)0x1FFFD800));
 855              		.loc 1 188 9 is_stmt 0 view .LVU236
 856 02e8 064B     		ldr	r3, .L14+8	@ tmp119,
 857              	.LVL45:
 858              	.LBB25:
 859              	.LBB24:
 860              	@ /Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1.2.3/
 861              		.loc 3 456 3 view .LVU237
 862 02ea 1B68     		ldr	r3, [r3]	@ MEM[(uint32_t *)536860672B], MEM[(uint32_t *)536860672B]
 863              	.LVL46:
 864              		.loc 3 456 3 view .LVU238
 865              		.syntax unified
 866              	@ 456 "/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib_V1
 867 02ec 83F30888 		MSR msp, r3	@ MEM[(uint32_t *)536860672B]
 868              	
 869              	@ 0 "" 2
 870              	.LVL47:
 871              		.loc 3 456 3 view .LVU239
 872              		.thumb
 873              		.syntax unified
 874              	.LBE24:
 875              	.LBE25:
 189:stm32f3x_system.c **** 
 190:stm32f3x_system.c ****         bootJump = (void(*)(void))(*((uint32_t *) 0x1FFFD804));
 876              		.loc 1 190 9 is_stmt 1 view .LVU240
 191:stm32f3x_system.c ****         bootJump();
 877              		.loc 1 191 9 view .LVU241
 878              	@ stm32f3x_system.c:190:         bootJump = (void(*)(void))(*((uint32_t *) 0x1FFFD804));
 190:stm32f3x_system.c ****         bootJump();
 879              		.loc 1 190 36 is_stmt 0 view .LVU242
 880 02f0 054B     		ldr	r3, .L14+12	@ tmp121,
 881              	.LVL48:
 882              	@ stm32f3x_system.c:191:         bootJump();
 883              		.loc 1 191 9 view .LVU243
 884 02f2 1B68     		ldr	r3, [r3]	@ MEM[(uint32_t *)536860676B], MEM[(uint32_t *)536860676B]
 885              	.LVL49:
 886              		.loc 1 191 9 view .LVU244
 887 02f4 9847     		blx	r3		@ MEM[(uint32_t *)536860676B]
 888              	.LVL50:
 889              	.L13:
 192:stm32f3x_system.c ****         while (1);
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 59


 890              		.loc 1 192 9 is_stmt 1 discriminator 1 view .LVU245
 891              		.loc 1 192 18 discriminator 1 view .LVU246
 892              		.loc 1 192 15 discriminator 1 view .LVU247
 893 02f6 FEE7     		b	.L13		@
 894              	.L11:
 895              	@ stm32f3x_system.c:194: };
 193:stm32f3x_system.c ****     }
 194:stm32f3x_system.c **** };
 896              		.loc 1 194 1 is_stmt 0 view .LVU248
 897 02f8 80BD     		pop	{r7, pc}	@
 898              	.L15:
 899 02fa 00BF     		.align	2
 900              	.L14:
 901 02fc FC9F0020 		.word	536911868
 902 0300 EFBEADDE 		.word	-559038737
 903 0304 00D8FF1F 		.word	536860672
 904 0308 04D8FF1F 		.word	536860676
 905              		.cfi_endproc
 906              	.LFE126:
 907              		.size	checkForBootLoaderRequest, .-checkForBootLoaderRequest
 908              		.align	1
 909              		.global	systemReset
 910              		.syntax unified
 911              		.thumb
 912              		.thumb_func
 913              		.fpu softvfp
 914              		.type	systemReset, %function
 915              	systemReset:
 916              	.LFB127:
 195:stm32f3x_system.c **** 
 196:stm32f3x_system.c **** void systemReset(void)
 197:stm32f3x_system.c **** {
 917              		.loc 1 197 1 is_stmt 1 view -0
 918              		.cfi_startproc
 919              		@ args = 0, pretend = 0, frame = 0
 920              		@ frame_needed = 0, uses_anonymous_args = 0
 921              		@ link register save eliminated.
 198:stm32f3x_system.c ****     // Generate system reset
 199:stm32f3x_system.c ****     SCB->AIRCR = AIRCR_VECTKEY_MASK | (uint32_t)0x04;
 922              		.loc 1 199 5 view .LVU250
 923              	@ stm32f3x_system.c:199:     SCB->AIRCR = AIRCR_VECTKEY_MASK | (uint32_t)0x04;
 924              		.loc 1 199 16 is_stmt 0 view .LVU251
 925 030c 014B     		ldr	r3, .L17	@ tmp110,
 926 030e 024A     		ldr	r2, .L17+4	@ tmp111,
 927 0310 DA60     		str	r2, [r3, #12]	@ tmp111, MEM[(struct SCB_Type *)3758157056B].AIRCR
 928              	@ stm32f3x_system.c:200: }
 200:stm32f3x_system.c **** }
 929              		.loc 1 200 1 view .LVU252
 930 0312 7047     		bx	lr	@
 931              	.L18:
 932              		.align	2
 933              	.L17:
 934 0314 00ED00E0 		.word	-536810240
 935 0318 0400FA05 		.word	100270084
 936              		.cfi_endproc
 937              	.LFE127:
 938              		.size	systemReset, .-systemReset
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 60


 939              		.align	1
 940              		.global	systemResetToBootloader
 941              		.syntax unified
 942              		.thumb
 943              		.thumb_func
 944              		.fpu softvfp
 945              		.type	systemResetToBootloader, %function
 946              	systemResetToBootloader:
 947              	.LFB128:
 201:stm32f3x_system.c **** 
 202:stm32f3x_system.c **** void systemResetToBootloader(void)
 203:stm32f3x_system.c **** {
 948              		.loc 1 203 1 is_stmt 1 view -0
 949              		.cfi_startproc
 950              		@ args = 0, pretend = 0, frame = 0
 951              		@ frame_needed = 0, uses_anonymous_args = 0
 952              		@ link register save eliminated.
 204:stm32f3x_system.c ****     // 1FFFF000 -> 20000200 -> SP
 205:stm32f3x_system.c ****     // 1FFFF004 -> 1FFFF021 -> PC
 206:stm32f3x_system.c **** 
 207:stm32f3x_system.c ****     *((uint32_t *)0x20009FFC) = 0xDEADBEEF; // 40KB SRAM STM32F30X
 953              		.loc 1 207 5 view .LVU254
 954              	@ stm32f3x_system.c:207:     *((uint32_t *)0x20009FFC) = 0xDEADBEEF; // 40KB SRAM STM32F30X
 955              		.loc 1 207 31 is_stmt 0 view .LVU255
 956 031c 034B     		ldr	r3, .L20	@ tmp110,
 957 031e 044A     		ldr	r2, .L20+4	@ tmp111,
 958 0320 1A60     		str	r2, [r3]	@ tmp111, MEM[(uint32_t *)536911868B]
 208:stm32f3x_system.c **** 
 209:stm32f3x_system.c ****     systemReset();
 959              		.loc 1 209 5 is_stmt 1 view .LVU256
 960              	.LBB26:
 961              	.LBI26:
 196:stm32f3x_system.c **** {
 962              		.loc 1 196 6 view .LVU257
 963              	.LBB27:
 199:stm32f3x_system.c **** }
 964              		.loc 1 199 5 view .LVU258
 965              	@ stm32f3x_system.c:199:     SCB->AIRCR = AIRCR_VECTKEY_MASK | (uint32_t)0x04;
 199:stm32f3x_system.c **** }
 966              		.loc 1 199 16 is_stmt 0 view .LVU259
 967 0322 044B     		ldr	r3, .L20+8	@ tmp112,
 968 0324 044A     		ldr	r2, .L20+12	@ tmp113,
 969 0326 DA60     		str	r2, [r3, #12]	@ tmp113, MEM[(struct SCB_Type *)3758157056B].AIRCR
 970              	.LBE27:
 971              	.LBE26:
 972              	@ stm32f3x_system.c:210: };
 210:stm32f3x_system.c **** };
 973              		.loc 1 210 1 view .LVU260
 974 0328 7047     		bx	lr	@
 975              	.L21:
 976 032a 00BF     		.align	2
 977              	.L20:
 978 032c FC9F0020 		.word	536911868
 979 0330 EFBEADDE 		.word	-559038737
 980 0334 00ED00E0 		.word	-536810240
 981 0338 0400FA05 		.word	100270084
 982              		.cfi_endproc
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 61


 983              	.LFE128:
 984              		.size	systemResetToBootloader, .-systemResetToBootloader
 985              		.align	1
 986              		.global	initBoardLed
 987              		.syntax unified
 988              		.thumb
 989              		.thumb_func
 990              		.fpu softvfp
 991              		.type	initBoardLed, %function
 992              	initBoardLed:
 993              	.LFB129:
 211:stm32f3x_system.c **** 
 212:stm32f3x_system.c **** void initBoardLed(void){
 994              		.loc 1 212 24 is_stmt 1 view -0
 995              		.cfi_startproc
 996              		@ args = 0, pretend = 0, frame = 8
 997              		@ frame_needed = 0, uses_anonymous_args = 0
 213:stm32f3x_system.c ****   RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 998              		.loc 1 213 3 view .LVU262
 999              	@ stm32f3x_system.c:212: void initBoardLed(void){
 212:stm32f3x_system.c ****   RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 1000              		.loc 1 212 24 is_stmt 0 view .LVU263
 1001 033c 07B5     		push	{r0, r1, r2, lr}	@
 1002              	.LCFI7:
 1003              		.cfi_def_cfa_offset 16
 1004              		.cfi_offset 14, -4
 1005              	@ stm32f3x_system.c:213:   RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 1006              		.loc 1 213 3 view .LVU264
 1007 033e 0121     		movs	r1, #1	@,
 1008 0340 4FF48020 		mov	r0, #262144	@,
 1009 0344 FFF7FEFF 		bl	RCC_AHBPeriphClockCmd		@
 1010              	.LVL51:
 214:stm32f3x_system.c ****   GPIO_InitTypeDef gpio_options;
 1011              		.loc 1 214 3 is_stmt 1 view .LVU265
 215:stm32f3x_system.c ****   gpio_options.GPIO_Mode = GPIO_Mode_OUT;
 1012              		.loc 1 215 3 view .LVU266
 216:stm32f3x_system.c ****   gpio_options.GPIO_OType = GPIO_OType_PP;
 1013              		.loc 1 216 3 view .LVU267
 217:stm32f3x_system.c ****   gpio_options.GPIO_Pin = GPIO_Pin_3;
 1014              		.loc 1 217 3 view .LVU268
 218:stm32f3x_system.c ****   gpio_options.GPIO_Speed = GPIO_Speed_Level_3;	
 1015              		.loc 1 218 3 view .LVU269
 1016              	@ stm32f3x_system.c:217:   gpio_options.GPIO_Pin = GPIO_Pin_3;
 217:stm32f3x_system.c ****   gpio_options.GPIO_Pin = GPIO_Pin_3;
 1017              		.loc 1 217 25 is_stmt 0 view .LVU270
 1018 0348 0823     		movs	r3, #8	@ tmp110,
 1019 034a 0093     		str	r3, [sp]	@ tmp110, gpio_options.GPIO_Pin
 1020              	@ stm32f3x_system.c:215:   gpio_options.GPIO_Mode = GPIO_Mode_OUT;
 215:stm32f3x_system.c ****   gpio_options.GPIO_OType = GPIO_OType_PP;
 1021              		.loc 1 215 26 view .LVU271
 1022 034c 40F20133 		movw	r3, #769	@ tmp112,
 1023 0350 ADF80430 		strh	r3, [sp, #4]	@ movhi	@ tmp112, MEM[(void *)&gpio_options + 4B]
 1024              	@ stm32f3x_system.c:219:   GPIO_Init(GPIOB, &gpio_options);
 219:stm32f3x_system.c ****   GPIO_Init(GPIOB, &gpio_options);
 1025              		.loc 1 219 3 view .LVU272
 1026 0354 0448     		ldr	r0, .L23	@,
 1027              	@ stm32f3x_system.c:216:   gpio_options.GPIO_OType = GPIO_OType_PP;
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 62


 216:stm32f3x_system.c ****   gpio_options.GPIO_Pin = GPIO_Pin_3;
 1028              		.loc 1 216 27 view .LVU273
 1029 0356 0023     		movs	r3, #0	@ tmp113,
 1030              	@ stm32f3x_system.c:219:   GPIO_Init(GPIOB, &gpio_options);
 1031              		.loc 1 219 3 view .LVU274
 1032 0358 6946     		mov	r1, sp	@,
 1033              	@ stm32f3x_system.c:216:   gpio_options.GPIO_OType = GPIO_OType_PP;
 216:stm32f3x_system.c ****   gpio_options.GPIO_Pin = GPIO_Pin_3;
 1034              		.loc 1 216 27 view .LVU275
 1035 035a 8DF80630 		strb	r3, [sp, #6]	@ tmp113, gpio_options.GPIO_OType
 1036              		.loc 1 219 3 is_stmt 1 view .LVU276
 1037 035e FFF7FEFF 		bl	GPIO_Init		@
 1038              	.LVL52:
 1039              	@ stm32f3x_system.c:220: };
 220:stm32f3x_system.c **** };
 1040              		.loc 1 220 1 is_stmt 0 view .LVU277
 1041 0362 03B0     		add	sp, sp, #12	@,,
 1042              	.LCFI8:
 1043              		.cfi_def_cfa_offset 4
 1044              		@ sp needed	@
 1045 0364 5DF804FB 		ldr	pc, [sp], #4	@
 1046              	.L24:
 1047              		.align	2
 1048              	.L23:
 1049 0368 00040048 		.word	1207960576
 1050              		.cfi_endproc
 1051              	.LFE129:
 1052              		.size	initBoardLed, .-initBoardLed
 1053              		.align	1
 1054              		.global	init_Buzzer
 1055              		.syntax unified
 1056              		.thumb
 1057              		.thumb_func
 1058              		.fpu softvfp
 1059              		.type	init_Buzzer, %function
 1060              	init_Buzzer:
 1061              	.LFB130:
 221:stm32f3x_system.c **** 
 222:stm32f3x_system.c **** void init_Buzzer(void){
 1062              		.loc 1 222 23 is_stmt 1 view -0
 1063              		.cfi_startproc
 1064              		@ args = 0, pretend = 0, frame = 8
 1065              		@ frame_needed = 0, uses_anonymous_args = 0
 223:stm32f3x_system.c ****   RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 1066              		.loc 1 223 3 view .LVU279
 1067              	@ stm32f3x_system.c:222: void init_Buzzer(void){
 222:stm32f3x_system.c ****   RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 1068              		.loc 1 222 23 is_stmt 0 view .LVU280
 1069 036c 07B5     		push	{r0, r1, r2, lr}	@
 1070              	.LCFI9:
 1071              		.cfi_def_cfa_offset 16
 1072              		.cfi_offset 14, -4
 1073              	@ stm32f3x_system.c:223:   RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOC, ENABLE);
 1074              		.loc 1 223 3 view .LVU281
 1075 036e 0121     		movs	r1, #1	@,
 1076 0370 4FF40020 		mov	r0, #524288	@,
 1077 0374 FFF7FEFF 		bl	RCC_AHBPeriphClockCmd		@
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 63


 1078              	.LVL53:
 224:stm32f3x_system.c ****   GPIO_InitTypeDef gpioc_init_beeper;
 1079              		.loc 1 224 3 is_stmt 1 view .LVU282
 225:stm32f3x_system.c ****   gpioc_init_beeper.GPIO_Mode = GPIO_Mode_OUT;
 1080              		.loc 1 225 3 view .LVU283
 226:stm32f3x_system.c ****   gpioc_init_beeper.GPIO_OType = GPIO_OType_PP;
 1081              		.loc 1 226 3 view .LVU284
 227:stm32f3x_system.c ****   gpioc_init_beeper.GPIO_Pin = GPIO_Pin_15;
 1082              		.loc 1 227 3 view .LVU285
 228:stm32f3x_system.c ****   gpioc_init_beeper.GPIO_Speed = GPIO_Speed_Level_3;
 1083              		.loc 1 228 3 view .LVU286
 1084              	@ stm32f3x_system.c:227:   gpioc_init_beeper.GPIO_Pin = GPIO_Pin_15;
 227:stm32f3x_system.c ****   gpioc_init_beeper.GPIO_Pin = GPIO_Pin_15;
 1085              		.loc 1 227 30 is_stmt 0 view .LVU287
 1086 0378 4FF40043 		mov	r3, #32768	@ tmp110,
 1087 037c 0093     		str	r3, [sp]	@ tmp110, gpioc_init_beeper.GPIO_Pin
 1088              	@ stm32f3x_system.c:225:   gpioc_init_beeper.GPIO_Mode = GPIO_Mode_OUT;
 225:stm32f3x_system.c ****   gpioc_init_beeper.GPIO_OType = GPIO_OType_PP;
 1089              		.loc 1 225 31 view .LVU288
 1090 037e 40F20133 		movw	r3, #769	@ tmp112,
 1091 0382 ADF80430 		strh	r3, [sp, #4]	@ movhi	@ tmp112, MEM[(void *)&gpioc_init_beeper + 4B]
 1092              	@ stm32f3x_system.c:229:   GPIO_Init(GPIOC, &gpioc_init_beeper);	
 229:stm32f3x_system.c ****   GPIO_Init(GPIOC, &gpioc_init_beeper);	
 1093              		.loc 1 229 3 view .LVU289
 1094 0386 0548     		ldr	r0, .L26	@,
 1095              	@ stm32f3x_system.c:226:   gpioc_init_beeper.GPIO_OType = GPIO_OType_PP;
 226:stm32f3x_system.c ****   gpioc_init_beeper.GPIO_Pin = GPIO_Pin_15;
 1096              		.loc 1 226 32 view .LVU290
 1097 0388 0023     		movs	r3, #0	@ tmp113,
 1098              	@ stm32f3x_system.c:229:   GPIO_Init(GPIOC, &gpioc_init_beeper);	
 1099              		.loc 1 229 3 view .LVU291
 1100 038a 6946     		mov	r1, sp	@,
 1101              	@ stm32f3x_system.c:226:   gpioc_init_beeper.GPIO_OType = GPIO_OType_PP;
 226:stm32f3x_system.c ****   gpioc_init_beeper.GPIO_Pin = GPIO_Pin_15;
 1102              		.loc 1 226 32 view .LVU292
 1103 038c 8DF80630 		strb	r3, [sp, #6]	@ tmp113, gpioc_init_beeper.GPIO_OType
 1104              		.loc 1 229 3 is_stmt 1 view .LVU293
 1105 0390 FFF7FEFF 		bl	GPIO_Init		@
 1106              	.LVL54:
 1107              	@ stm32f3x_system.c:230: };
 230:stm32f3x_system.c **** };
 1108              		.loc 1 230 1 is_stmt 0 view .LVU294
 1109 0394 03B0     		add	sp, sp, #12	@,,
 1110              	.LCFI10:
 1111              		.cfi_def_cfa_offset 4
 1112              		@ sp needed	@
 1113 0396 5DF804FB 		ldr	pc, [sp], #4	@
 1114              	.L27:
 1115 039a 00BF     		.align	2
 1116              	.L26:
 1117 039c 00080048 		.word	1207961600
 1118              		.cfi_endproc
 1119              	.LFE130:
 1120              		.size	init_Buzzer, .-init_Buzzer
 1121              	.Letext0:
 1122              		.file 4 "/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib
 1123              		.file 5 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/_de
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 64


 1124              		.file 6 "/usr/local/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_stdint
 1125              		.file 7 "/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib
 1126              		.file 8 "/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib
 1127              		.file 9 "/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Lib
 1128              		.file 10 "/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Li
 1129              		.file 11 "/Users/rdaneel/Binary/Roaming/C-Code/StmProjects/stm32f3x/lib/STM32F30x_DSP_StdPeriph_Li
 1130              		.section	.debug_info,"",%progbits
 1131              	.Ldebug_info0:
 1132 0000 F9110000 		.4byte	0x11f9
 1133 0004 0200     		.2byte	0x2
 1134 0006 00000000 		.4byte	.Ldebug_abbrev0
 1135 000a 04       		.byte	0x4
 1136 000b 01       		.uleb128 0x1
 1137 000c DF060000 		.4byte	.LASF216
 1138 0010 0C       		.byte	0xc
 1139 0011 E3010000 		.4byte	.LASF217
 1140 0015 3D050000 		.4byte	.LASF218
 1141 0019 00000000 		.4byte	.Ltext0
 1142 001d A0030000 		.4byte	.Letext0
 1143 0021 00000000 		.4byte	.Ldebug_line0
 1144 0025 02       		.uleb128 0x2
 1145 0026 04       		.byte	0x4
 1146 0027 07       		.byte	0x7
 1147 0028 27030000 		.4byte	.LASF74
 1148 002c 03       		.uleb128 0x3
 1149 002d B0040000 		.4byte	.LASF199
 1150 0031 05       		.byte	0x5
 1151 0032 01       		.byte	0x1
 1152 0033 FB010000 		.4byte	0x1fb
 1153 0037 04       		.byte	0x4
 1154 0038 B4       		.byte	0xb4
 1155 0039 0E       		.byte	0xe
 1156 003a FB010000 		.4byte	0x1fb
 1157 003e 04       		.uleb128 0x4
 1158 003f 2B090000 		.4byte	.LASF0
 1159 0043 72       		.sleb128 -14
 1160 0044 04       		.uleb128 0x4
 1161 0045 5A030000 		.4byte	.LASF1
 1162 0049 74       		.sleb128 -12
 1163 004a 04       		.uleb128 0x4
 1164 004b D0020000 		.4byte	.LASF2
 1165 004f 75       		.sleb128 -11
 1166 0050 04       		.uleb128 0x4
 1167 0051 58080000 		.4byte	.LASF3
 1168 0055 76       		.sleb128 -10
 1169 0056 04       		.uleb128 0x4
 1170 0057 65060000 		.4byte	.LASF4
 1171 005b 7B       		.sleb128 -5
 1172 005c 04       		.uleb128 0x4
 1173 005d AE090000 		.4byte	.LASF5
 1174 0061 7C       		.sleb128 -4
 1175 0062 04       		.uleb128 0x4
 1176 0063 74020000 		.4byte	.LASF6
 1177 0067 7E       		.sleb128 -2
 1178 0068 04       		.uleb128 0x4
 1179 0069 41040000 		.4byte	.LASF7
 1180 006d 7F       		.sleb128 -1
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 65


 1181 006e 05       		.uleb128 0x5
 1182 006f 36010000 		.4byte	.LASF8
 1183 0073 00       		.byte	0
 1184 0074 05       		.uleb128 0x5
 1185 0075 3B000000 		.4byte	.LASF9
 1186 0079 01       		.byte	0x1
 1187 007a 05       		.uleb128 0x5
 1188 007b EC0A0000 		.4byte	.LASF10
 1189 007f 02       		.byte	0x2
 1190 0080 05       		.uleb128 0x5
 1191 0081 1F010000 		.4byte	.LASF11
 1192 0085 03       		.byte	0x3
 1193 0086 05       		.uleb128 0x5
 1194 0087 00080000 		.4byte	.LASF12
 1195 008b 04       		.byte	0x4
 1196 008c 05       		.uleb128 0x5
 1197 008d 230B0000 		.4byte	.LASF13
 1198 0091 05       		.byte	0x5
 1199 0092 05       		.uleb128 0x5
 1200 0093 78010000 		.4byte	.LASF14
 1201 0097 06       		.byte	0x6
 1202 0098 05       		.uleb128 0x5
 1203 0099 770A0000 		.4byte	.LASF15
 1204 009d 07       		.byte	0x7
 1205 009e 05       		.uleb128 0x5
 1206 009f 82070000 		.4byte	.LASF16
 1207 00a3 08       		.byte	0x8
 1208 00a4 05       		.uleb128 0x5
 1209 00a5 8E050000 		.4byte	.LASF17
 1210 00a9 09       		.byte	0x9
 1211 00aa 05       		.uleb128 0x5
 1212 00ab BB060000 		.4byte	.LASF18
 1213 00af 0A       		.byte	0xa
 1214 00b0 05       		.uleb128 0x5
 1215 00b1 EE050000 		.4byte	.LASF19
 1216 00b5 0B       		.byte	0xb
 1217 00b6 05       		.uleb128 0x5
 1218 00b7 BA040000 		.4byte	.LASF20
 1219 00bb 0C       		.byte	0xc
 1220 00bc 05       		.uleb128 0x5
 1221 00bd AF070000 		.4byte	.LASF21
 1222 00c1 0D       		.byte	0xd
 1223 00c2 05       		.uleb128 0x5
 1224 00c3 92020000 		.4byte	.LASF22
 1225 00c7 0E       		.byte	0xe
 1226 00c8 05       		.uleb128 0x5
 1227 00c9 94030000 		.4byte	.LASF23
 1228 00cd 0F       		.byte	0xf
 1229 00ce 05       		.uleb128 0x5
 1230 00cf 49090000 		.4byte	.LASF24
 1231 00d3 10       		.byte	0x10
 1232 00d4 05       		.uleb128 0x5
 1233 00d5 820A0000 		.4byte	.LASF25
 1234 00d9 11       		.byte	0x11
 1235 00da 05       		.uleb128 0x5
 1236 00db 45020000 		.4byte	.LASF26
 1237 00df 12       		.byte	0x12
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 66


 1238 00e0 05       		.uleb128 0x5
 1239 00e1 9A060000 		.4byte	.LASF27
 1240 00e5 13       		.byte	0x13
 1241 00e6 05       		.uleb128 0x5
 1242 00e7 C2070000 		.4byte	.LASF28
 1243 00eb 14       		.byte	0x14
 1244 00ec 05       		.uleb128 0x5
 1245 00ed 49000000 		.4byte	.LASF29
 1246 00f1 15       		.byte	0x15
 1247 00f2 05       		.uleb128 0x5
 1248 00f3 150B0000 		.4byte	.LASF30
 1249 00f7 16       		.byte	0x16
 1250 00f8 05       		.uleb128 0x5
 1251 00f9 12020000 		.4byte	.LASF31
 1252 00fd 17       		.byte	0x17
 1253 00fe 05       		.uleb128 0x5
 1254 00ff 450B0000 		.4byte	.LASF32
 1255 0103 18       		.byte	0x18
 1256 0104 05       		.uleb128 0x5
 1257 0105 0B080000 		.4byte	.LASF33
 1258 0109 19       		.byte	0x19
 1259 010a 05       		.uleb128 0x5
 1260 010b 10000000 		.4byte	.LASF34
 1261 010f 1A       		.byte	0x1a
 1262 0110 05       		.uleb128 0x5
 1263 0111 4E040000 		.4byte	.LASF35
 1264 0115 1B       		.byte	0x1b
 1265 0116 05       		.uleb128 0x5
 1266 0117 FE090000 		.4byte	.LASF36
 1267 011b 1C       		.byte	0x1c
 1268 011c 05       		.uleb128 0x5
 1269 011d 3B0B0000 		.4byte	.LASF37
 1270 0121 1D       		.byte	0x1d
 1271 0122 05       		.uleb128 0x5
 1272 0123 15010000 		.4byte	.LASF38
 1273 0127 1E       		.byte	0x1e
 1274 0128 05       		.uleb128 0x5
 1275 0129 7E000000 		.4byte	.LASF39
 1276 012d 1F       		.byte	0x1f
 1277 012e 05       		.uleb128 0x5
 1278 012f CA0A0000 		.4byte	.LASF40
 1279 0133 20       		.byte	0x20
 1280 0134 05       		.uleb128 0x5
 1281 0135 05020000 		.4byte	.LASF41
 1282 0139 21       		.byte	0x21
 1283 013a 05       		.uleb128 0x5
 1284 013b 08010000 		.4byte	.LASF42
 1285 013f 22       		.byte	0x22
 1286 0140 05       		.uleb128 0x5
 1287 0141 E2030000 		.4byte	.LASF43
 1288 0145 23       		.byte	0x23
 1289 0146 05       		.uleb128 0x5
 1290 0147 99050000 		.4byte	.LASF44
 1291 014b 24       		.byte	0x24
 1292 014c 05       		.uleb128 0x5
 1293 014d 1C0A0000 		.4byte	.LASF45
 1294 0151 25       		.byte	0x25
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 67


 1295 0152 05       		.uleb128 0x5
 1296 0153 4C080000 		.4byte	.LASF46
 1297 0157 26       		.byte	0x26
 1298 0158 05       		.uleb128 0x5
 1299 0159 D5090000 		.4byte	.LASF47
 1300 015d 27       		.byte	0x27
 1301 015e 05       		.uleb128 0x5
 1302 015f C2030000 		.4byte	.LASF48
 1303 0163 28       		.byte	0x28
 1304 0164 05       		.uleb128 0x5
 1305 0165 EE000000 		.4byte	.LASF49
 1306 0169 29       		.byte	0x29
 1307 016a 05       		.uleb128 0x5
 1308 016b 9F090000 		.4byte	.LASF50
 1309 016f 2A       		.byte	0x2a
 1310 0170 05       		.uleb128 0x5
 1311 0171 CD040000 		.4byte	.LASF51
 1312 0175 2B       		.byte	0x2b
 1313 0176 05       		.uleb128 0x5
 1314 0177 71060000 		.4byte	.LASF52
 1315 017b 2C       		.byte	0x2c
 1316 017c 05       		.uleb128 0x5
 1317 017d 7A090000 		.4byte	.LASF53
 1318 0181 2D       		.byte	0x2d
 1319 0182 05       		.uleb128 0x5
 1320 0183 BD080000 		.4byte	.LASF54
 1321 0187 2E       		.byte	0x2e
 1322 0188 05       		.uleb128 0x5
 1323 0189 1F020000 		.4byte	.LASF55
 1324 018d 2F       		.byte	0x2f
 1325 018e 05       		.uleb128 0x5
 1326 018f E20A0000 		.4byte	.LASF56
 1327 0193 33       		.byte	0x33
 1328 0194 05       		.uleb128 0x5
 1329 0195 69020000 		.4byte	.LASF57
 1330 0199 34       		.byte	0x34
 1331 019a 05       		.uleb128 0x5
 1332 019b A4070000 		.4byte	.LASF58
 1333 019f 35       		.byte	0x35
 1334 01a0 05       		.uleb128 0x5
 1335 01a1 5B020000 		.4byte	.LASF59
 1336 01a5 36       		.byte	0x36
 1337 01a6 05       		.uleb128 0x5
 1338 01a7 E5080000 		.4byte	.LASF60
 1339 01ab 37       		.byte	0x37
 1340 01ac 05       		.uleb128 0x5
 1341 01ad CE000000 		.4byte	.LASF61
 1342 01b1 38       		.byte	0x38
 1343 01b2 05       		.uleb128 0x5
 1344 01b3 25050000 		.4byte	.LASF62
 1345 01b7 39       		.byte	0x39
 1346 01b8 05       		.uleb128 0x5
 1347 01b9 9D040000 		.4byte	.LASF63
 1348 01bd 3A       		.byte	0x3a
 1349 01be 05       		.uleb128 0x5
 1350 01bf 93080000 		.4byte	.LASF64
 1351 01c3 3B       		.byte	0x3b
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 68


 1352 01c4 05       		.uleb128 0x5
 1353 01c5 67050000 		.4byte	.LASF65
 1354 01c9 3C       		.byte	0x3c
 1355 01ca 05       		.uleb128 0x5
 1356 01cb 50030000 		.4byte	.LASF66
 1357 01cf 3D       		.byte	0x3d
 1358 01d0 05       		.uleb128 0x5
 1359 01d1 D7070000 		.4byte	.LASF67
 1360 01d5 40       		.byte	0x40
 1361 01d6 05       		.uleb128 0x5
 1362 01d7 6C040000 		.4byte	.LASF68
 1363 01db 41       		.byte	0x41
 1364 01dc 05       		.uleb128 0x5
 1365 01dd F5070000 		.4byte	.LASF69
 1366 01e1 42       		.byte	0x42
 1367 01e2 05       		.uleb128 0x5
 1368 01e3 2B040000 		.4byte	.LASF70
 1369 01e7 4A       		.byte	0x4a
 1370 01e8 05       		.uleb128 0x5
 1371 01e9 6E090000 		.4byte	.LASF71
 1372 01ed 4B       		.byte	0x4b
 1373 01ee 05       		.uleb128 0x5
 1374 01ef 68080000 		.4byte	.LASF72
 1375 01f3 4C       		.byte	0x4c
 1376 01f4 05       		.uleb128 0x5
 1377 01f5 950A0000 		.4byte	.LASF73
 1378 01f9 51       		.byte	0x51
 1379 01fa 00       		.byte	0
 1380 01fb 02       		.uleb128 0x2
 1381 01fc 01       		.byte	0x1
 1382 01fd 06       		.byte	0x6
 1383 01fe 67010000 		.4byte	.LASF75
 1384 0202 06       		.uleb128 0x6
 1385 0203 1E080000 		.4byte	.LASF76
 1386 0207 04       		.byte	0x4
 1387 0208 B901     		.2byte	0x1b9
 1388 020a 03       		.byte	0x3
 1389 020b 2C000000 		.4byte	0x2c
 1390 020f 07       		.uleb128 0x7
 1391 0210 8B000000 		.4byte	.LASF77
 1392 0214 05       		.byte	0x5
 1393 0215 2B       		.byte	0x2b
 1394 0216 18       		.byte	0x18
 1395 0217 1B020000 		.4byte	0x21b
 1396 021b 02       		.uleb128 0x2
 1397 021c 01       		.byte	0x1
 1398 021d 08       		.byte	0x8
 1399 021e 86060000 		.4byte	.LASF78
 1400 0222 02       		.uleb128 0x2
 1401 0223 02       		.byte	0x2
 1402 0224 05       		.byte	0x5
 1403 0225 C6060000 		.4byte	.LASF79
 1404 0229 07       		.uleb128 0x7
 1405 022a B2020000 		.4byte	.LASF80
 1406 022e 05       		.byte	0x5
 1407 022f 39       		.byte	0x39
 1408 0230 19       		.byte	0x19
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 69


 1409 0231 35020000 		.4byte	0x235
 1410 0235 02       		.uleb128 0x2
 1411 0236 02       		.byte	0x2
 1412 0237 07       		.byte	0x7
 1413 0238 8C090000 		.4byte	.LASF81
 1414 023c 07       		.uleb128 0x7
 1415 023d 3F090000 		.4byte	.LASF82
 1416 0241 05       		.byte	0x5
 1417 0242 4D       		.byte	0x4d
 1418 0243 18       		.byte	0x18
 1419 0244 48020000 		.4byte	0x248
 1420 0248 02       		.uleb128 0x2
 1421 0249 04       		.byte	0x4
 1422 024a 05       		.byte	0x5
 1423 024b F5010000 		.4byte	.LASF83
 1424 024f 07       		.uleb128 0x7
 1425 0250 C5020000 		.4byte	.LASF84
 1426 0254 05       		.byte	0x5
 1427 0255 4F       		.byte	0x4f
 1428 0256 19       		.byte	0x19
 1429 0257 5B020000 		.4byte	0x25b
 1430 025b 02       		.uleb128 0x2
 1431 025c 04       		.byte	0x4
 1432 025d 07       		.byte	0x7
 1433 025e 70030000 		.4byte	.LASF85
 1434 0262 02       		.uleb128 0x2
 1435 0263 08       		.byte	0x8
 1436 0264 05       		.byte	0x5
 1437 0265 2E020000 		.4byte	.LASF86
 1438 0269 02       		.uleb128 0x2
 1439 026a 08       		.byte	0x8
 1440 026b 07       		.byte	0x7
 1441 026c 8D010000 		.4byte	.LASF87
 1442 0270 08       		.uleb128 0x8
 1443 0271 04       		.byte	0x4
 1444 0272 05       		.byte	0x5
 1445 0273 696E7400 		.ascii	"int\000"
 1446 0277 07       		.uleb128 0x7
 1447 0278 3F0A0000 		.4byte	.LASF88
 1448 027c 06       		.byte	0x6
 1449 027d 18       		.byte	0x18
 1450 027e 13       		.byte	0x13
 1451 027f 0F020000 		.4byte	0x20f
 1452 0283 09       		.uleb128 0x9
 1453 0284 77020000 		.4byte	0x277
 1454 0288 07       		.uleb128 0x7
 1455 0289 3C020000 		.4byte	.LASF89
 1456 028d 06       		.byte	0x6
 1457 028e 24       		.byte	0x24
 1458 028f 14       		.byte	0x14
 1459 0290 29020000 		.4byte	0x229
 1460 0294 09       		.uleb128 0x9
 1461 0295 88020000 		.4byte	0x288
 1462 0299 07       		.uleb128 0x7
 1463 029a 7E060000 		.4byte	.LASF90
 1464 029e 06       		.byte	0x6
 1465 029f 2C       		.byte	0x2c
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 70


 1466 02a0 13       		.byte	0x13
 1467 02a1 3C020000 		.4byte	0x23c
 1468 02a5 09       		.uleb128 0x9
 1469 02a6 99020000 		.4byte	0x299
 1470 02aa 07       		.uleb128 0x7
 1471 02ab 28080000 		.4byte	.LASF91
 1472 02af 06       		.byte	0x6
 1473 02b0 30       		.byte	0x30
 1474 02b1 14       		.byte	0x14
 1475 02b2 4F020000 		.4byte	0x24f
 1476 02b6 09       		.uleb128 0x9
 1477 02b7 AA020000 		.4byte	0x2aa
 1478 02bb 0A       		.uleb128 0xa
 1479 02bc B6020000 		.4byte	0x2b6
 1480 02c0 0B       		.uleb128 0xb
 1481 02c1 040E     		.2byte	0xe04
 1482 02c3 02       		.byte	0x2
 1483 02c4 6B01     		.2byte	0x16b
 1484 02c6 09       		.byte	0x9
 1485 02c7 A6030000 		.4byte	0x3a6
 1486 02cb 0C       		.uleb128 0xc
 1487 02cc D0060000 		.4byte	.LASF92
 1488 02d0 02       		.byte	0x2
 1489 02d1 6D01     		.2byte	0x16d
 1490 02d3 11       		.byte	0x11
 1491 02d4 B6030000 		.4byte	0x3b6
 1492 02d8 02       		.byte	0x2
 1493 02d9 23       		.byte	0x23
 1494 02da 00       		.uleb128 0
 1495 02db 0C       		.uleb128 0xc
 1496 02dc 1F060000 		.4byte	.LASF93
 1497 02e0 02       		.byte	0x2
 1498 02e1 6E01     		.2byte	0x16e
 1499 02e3 11       		.byte	0x11
 1500 02e4 BB030000 		.4byte	0x3bb
 1501 02e8 02       		.byte	0x2
 1502 02e9 23       		.byte	0x23
 1503 02ea 20       		.uleb128 0x20
 1504 02eb 0C       		.uleb128 0xc
 1505 02ec C4050000 		.4byte	.LASF94
 1506 02f0 02       		.byte	0x2
 1507 02f1 6F01     		.2byte	0x16f
 1508 02f3 11       		.byte	0x11
 1509 02f4 B6030000 		.4byte	0x3b6
 1510 02f8 03       		.byte	0x3
 1511 02f9 23       		.byte	0x23
 1512 02fa 8001     		.uleb128 0x80
 1513 02fc 0C       		.uleb128 0xc
 1514 02fd 560A0000 		.4byte	.LASF95
 1515 0301 02       		.byte	0x2
 1516 0302 7001     		.2byte	0x170
 1517 0304 11       		.byte	0x11
 1518 0305 BB030000 		.4byte	0x3bb
 1519 0309 03       		.byte	0x3
 1520 030a 23       		.byte	0x23
 1521 030b A001     		.uleb128 0xa0
 1522 030d 0C       		.uleb128 0xc
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 71


 1523 030e 40010000 		.4byte	.LASF96
 1524 0312 02       		.byte	0x2
 1525 0313 7101     		.2byte	0x171
 1526 0315 11       		.byte	0x11
 1527 0316 B6030000 		.4byte	0x3b6
 1528 031a 03       		.byte	0x3
 1529 031b 23       		.byte	0x23
 1530 031c 8002     		.uleb128 0x100
 1531 031e 0C       		.uleb128 0xc
 1532 031f 33060000 		.4byte	.LASF97
 1533 0323 02       		.byte	0x2
 1534 0324 7201     		.2byte	0x172
 1535 0326 11       		.byte	0x11
 1536 0327 BB030000 		.4byte	0x3bb
 1537 032b 03       		.byte	0x3
 1538 032c 23       		.byte	0x23
 1539 032d A002     		.uleb128 0x120
 1540 032f 0C       		.uleb128 0xc
 1541 0330 05000000 		.4byte	.LASF98
 1542 0334 02       		.byte	0x2
 1543 0335 7301     		.2byte	0x173
 1544 0337 11       		.byte	0x11
 1545 0338 B6030000 		.4byte	0x3b6
 1546 033c 03       		.byte	0x3
 1547 033d 23       		.byte	0x23
 1548 033e 8003     		.uleb128 0x180
 1549 0340 0C       		.uleb128 0xc
 1550 0341 3D060000 		.4byte	.LASF99
 1551 0345 02       		.byte	0x2
 1552 0346 7401     		.2byte	0x174
 1553 0348 11       		.byte	0x11
 1554 0349 BB030000 		.4byte	0x3bb
 1555 034d 03       		.byte	0x3
 1556 034e 23       		.byte	0x23
 1557 034f A003     		.uleb128 0x1a0
 1558 0351 0C       		.uleb128 0xc
 1559 0352 7A050000 		.4byte	.LASF100
 1560 0356 02       		.byte	0x2
 1561 0357 7501     		.2byte	0x175
 1562 0359 11       		.byte	0x11
 1563 035a B6030000 		.4byte	0x3b6
 1564 035e 03       		.byte	0x3
 1565 035f 23       		.byte	0x23
 1566 0360 8004     		.uleb128 0x200
 1567 0362 0C       		.uleb128 0xc
 1568 0363 47060000 		.4byte	.LASF101
 1569 0367 02       		.byte	0x2
 1570 0368 7601     		.2byte	0x176
 1571 036a 11       		.byte	0x11
 1572 036b CB030000 		.4byte	0x3cb
 1573 036f 03       		.byte	0x3
 1574 0370 23       		.byte	0x23
 1575 0371 A004     		.uleb128 0x220
 1576 0373 0D       		.uleb128 0xd
 1577 0374 495000   		.ascii	"IP\000"
 1578 0377 02       		.byte	0x2
 1579 0378 7701     		.2byte	0x177
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 72


 1580 037a 11       		.byte	0x11
 1581 037b EB030000 		.4byte	0x3eb
 1582 037f 03       		.byte	0x3
 1583 0380 23       		.byte	0x23
 1584 0381 8006     		.uleb128 0x300
 1585 0383 0C       		.uleb128 0xc
 1586 0384 51060000 		.4byte	.LASF102
 1587 0388 02       		.byte	0x2
 1588 0389 7801     		.2byte	0x178
 1589 038b 11       		.byte	0x11
 1590 038c F0030000 		.4byte	0x3f0
 1591 0390 03       		.byte	0x3
 1592 0391 23       		.byte	0x23
 1593 0392 F007     		.uleb128 0x3f0
 1594 0394 0C       		.uleb128 0xc
 1595 0395 5F0A0000 		.4byte	.LASF103
 1596 0399 02       		.byte	0x2
 1597 039a 7901     		.2byte	0x179
 1598 039c 11       		.byte	0x11
 1599 039d B6020000 		.4byte	0x2b6
 1600 03a1 03       		.byte	0x3
 1601 03a2 23       		.byte	0x23
 1602 03a3 801C     		.uleb128 0xe00
 1603 03a5 00       		.byte	0
 1604 03a6 0E       		.uleb128 0xe
 1605 03a7 B6020000 		.4byte	0x2b6
 1606 03ab B6030000 		.4byte	0x3b6
 1607 03af 0F       		.uleb128 0xf
 1608 03b0 25000000 		.4byte	0x25
 1609 03b4 07       		.byte	0x7
 1610 03b5 00       		.byte	0
 1611 03b6 09       		.uleb128 0x9
 1612 03b7 A6030000 		.4byte	0x3a6
 1613 03bb 0E       		.uleb128 0xe
 1614 03bc AA020000 		.4byte	0x2aa
 1615 03c0 CB030000 		.4byte	0x3cb
 1616 03c4 0F       		.uleb128 0xf
 1617 03c5 25000000 		.4byte	0x25
 1618 03c9 17       		.byte	0x17
 1619 03ca 00       		.byte	0
 1620 03cb 0E       		.uleb128 0xe
 1621 03cc AA020000 		.4byte	0x2aa
 1622 03d0 DB030000 		.4byte	0x3db
 1623 03d4 0F       		.uleb128 0xf
 1624 03d5 25000000 		.4byte	0x25
 1625 03d9 37       		.byte	0x37
 1626 03da 00       		.byte	0
 1627 03db 0E       		.uleb128 0xe
 1628 03dc 83020000 		.4byte	0x283
 1629 03e0 EB030000 		.4byte	0x3eb
 1630 03e4 0F       		.uleb128 0xf
 1631 03e5 25000000 		.4byte	0x25
 1632 03e9 EF       		.byte	0xef
 1633 03ea 00       		.byte	0
 1634 03eb 09       		.uleb128 0x9
 1635 03ec DB030000 		.4byte	0x3db
 1636 03f0 0E       		.uleb128 0xe
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 73


 1637 03f1 AA020000 		.4byte	0x2aa
 1638 03f5 01040000 		.4byte	0x401
 1639 03f9 10       		.uleb128 0x10
 1640 03fa 25000000 		.4byte	0x25
 1641 03fe 8302     		.2byte	0x283
 1642 0400 00       		.byte	0
 1643 0401 06       		.uleb128 0x6
 1644 0402 D5060000 		.4byte	.LASF104
 1645 0406 02       		.byte	0x2
 1646 0407 7A01     		.2byte	0x17a
 1647 0409 04       		.byte	0x4
 1648 040a C0020000 		.4byte	0x2c0
 1649 040e 11       		.uleb128 0x11
 1650 040f 8C       		.byte	0x8c
 1651 0410 02       		.byte	0x2
 1652 0411 8B01     		.2byte	0x18b
 1653 0413 09       		.byte	0x9
 1654 0414 6A050000 		.4byte	0x56a
 1655 0418 0C       		.uleb128 0xc
 1656 0419 E8050000 		.4byte	.LASF105
 1657 041d 02       		.byte	0x2
 1658 041e 8D01     		.2byte	0x18d
 1659 0420 11       		.byte	0x11
 1660 0421 BB020000 		.4byte	0x2bb
 1661 0425 02       		.byte	0x2
 1662 0426 23       		.byte	0x23
 1663 0427 00       		.uleb128 0
 1664 0428 0C       		.uleb128 0xc
 1665 0429 B2030000 		.4byte	.LASF106
 1666 042d 02       		.byte	0x2
 1667 042e 8E01     		.2byte	0x18e
 1668 0430 11       		.byte	0x11
 1669 0431 B6020000 		.4byte	0x2b6
 1670 0435 02       		.byte	0x2
 1671 0436 23       		.byte	0x23
 1672 0437 04       		.uleb128 0x4
 1673 0438 0C       		.uleb128 0xc
 1674 0439 8F030000 		.4byte	.LASF107
 1675 043d 02       		.byte	0x2
 1676 043e 8F01     		.2byte	0x18f
 1677 0440 11       		.byte	0x11
 1678 0441 B6020000 		.4byte	0x2b6
 1679 0445 02       		.byte	0x2
 1680 0446 23       		.byte	0x23
 1681 0447 08       		.uleb128 0x8
 1682 0448 0C       		.uleb128 0xc
 1683 0449 B7030000 		.4byte	.LASF108
 1684 044d 02       		.byte	0x2
 1685 044e 9001     		.2byte	0x190
 1686 0450 11       		.byte	0x11
 1687 0451 B6020000 		.4byte	0x2b6
 1688 0455 02       		.byte	0x2
 1689 0456 23       		.byte	0x23
 1690 0457 0C       		.uleb128 0xc
 1691 0458 0D       		.uleb128 0xd
 1692 0459 53435200 		.ascii	"SCR\000"
 1693 045d 02       		.byte	0x2
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 74


 1694 045e 9101     		.2byte	0x191
 1695 0460 11       		.byte	0x11
 1696 0461 B6020000 		.4byte	0x2b6
 1697 0465 02       		.byte	0x2
 1698 0466 23       		.byte	0x23
 1699 0467 10       		.uleb128 0x10
 1700 0468 0D       		.uleb128 0xd
 1701 0469 43435200 		.ascii	"CCR\000"
 1702 046d 02       		.byte	0x2
 1703 046e 9201     		.2byte	0x192
 1704 0470 11       		.byte	0x11
 1705 0471 B6020000 		.4byte	0x2b6
 1706 0475 02       		.byte	0x2
 1707 0476 23       		.byte	0x23
 1708 0477 14       		.uleb128 0x14
 1709 0478 0D       		.uleb128 0xd
 1710 0479 53485000 		.ascii	"SHP\000"
 1711 047d 02       		.byte	0x2
 1712 047e 9301     		.2byte	0x193
 1713 0480 11       		.byte	0x11
 1714 0481 7A050000 		.4byte	0x57a
 1715 0485 02       		.byte	0x2
 1716 0486 23       		.byte	0x23
 1717 0487 18       		.uleb128 0x18
 1718 0488 0C       		.uleb128 0xc
 1719 0489 94060000 		.4byte	.LASF109
 1720 048d 02       		.byte	0x2
 1721 048e 9401     		.2byte	0x194
 1722 0490 11       		.byte	0x11
 1723 0491 B6020000 		.4byte	0x2b6
 1724 0495 02       		.byte	0x2
 1725 0496 23       		.byte	0x23
 1726 0497 24       		.uleb128 0x24
 1727 0498 0C       		.uleb128 0xc
 1728 0499 02040000 		.4byte	.LASF110
 1729 049d 02       		.byte	0x2
 1730 049e 9501     		.2byte	0x195
 1731 04a0 11       		.byte	0x11
 1732 04a1 B6020000 		.4byte	0x2b6
 1733 04a5 02       		.byte	0x2
 1734 04a6 23       		.byte	0x23
 1735 04a7 28       		.uleb128 0x28
 1736 04a8 0C       		.uleb128 0xc
 1737 04a9 FE0A0000 		.4byte	.LASF111
 1738 04ad 02       		.byte	0x2
 1739 04ae 9601     		.2byte	0x196
 1740 04b0 11       		.byte	0x11
 1741 04b1 B6020000 		.4byte	0x2b6
 1742 04b5 02       		.byte	0x2
 1743 04b6 23       		.byte	0x23
 1744 04b7 2C       		.uleb128 0x2c
 1745 04b8 0C       		.uleb128 0xc
 1746 04b9 BD030000 		.4byte	.LASF112
 1747 04bd 02       		.byte	0x2
 1748 04be 9701     		.2byte	0x197
 1749 04c0 11       		.byte	0x11
 1750 04c1 B6020000 		.4byte	0x2b6
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 75


 1751 04c5 02       		.byte	0x2
 1752 04c6 23       		.byte	0x23
 1753 04c7 30       		.uleb128 0x30
 1754 04c8 0C       		.uleb128 0xc
 1755 04c9 A7030000 		.4byte	.LASF113
 1756 04cd 02       		.byte	0x2
 1757 04ce 9801     		.2byte	0x198
 1758 04d0 11       		.byte	0x11
 1759 04d1 B6020000 		.4byte	0x2b6
 1760 04d5 02       		.byte	0x2
 1761 04d6 23       		.byte	0x23
 1762 04d7 34       		.uleb128 0x34
 1763 04d8 0C       		.uleb128 0xc
 1764 04d9 AD030000 		.4byte	.LASF114
 1765 04dd 02       		.byte	0x2
 1766 04de 9901     		.2byte	0x199
 1767 04e0 11       		.byte	0x11
 1768 04e1 B6020000 		.4byte	0x2b6
 1769 04e5 02       		.byte	0x2
 1770 04e6 23       		.byte	0x23
 1771 04e7 38       		.uleb128 0x38
 1772 04e8 0C       		.uleb128 0xc
 1773 04e9 5C090000 		.4byte	.LASF115
 1774 04ed 02       		.byte	0x2
 1775 04ee 9A01     		.2byte	0x19a
 1776 04f0 11       		.byte	0x11
 1777 04f1 B6020000 		.4byte	0x2b6
 1778 04f5 02       		.byte	0x2
 1779 04f6 23       		.byte	0x23
 1780 04f7 3C       		.uleb128 0x3c
 1781 04f8 0D       		.uleb128 0xd
 1782 04f9 50465200 		.ascii	"PFR\000"
 1783 04fd 02       		.byte	0x2
 1784 04fe 9B01     		.2byte	0x19b
 1785 0500 11       		.byte	0x11
 1786 0501 94050000 		.4byte	0x594
 1787 0505 02       		.byte	0x2
 1788 0506 23       		.byte	0x23
 1789 0507 40       		.uleb128 0x40
 1790 0508 0D       		.uleb128 0xd
 1791 0509 44465200 		.ascii	"DFR\000"
 1792 050d 02       		.byte	0x2
 1793 050e 9C01     		.2byte	0x19c
 1794 0510 11       		.byte	0x11
 1795 0511 BB020000 		.4byte	0x2bb
 1796 0515 02       		.byte	0x2
 1797 0516 23       		.byte	0x23
 1798 0517 48       		.uleb128 0x48
 1799 0518 0D       		.uleb128 0xd
 1800 0519 41445200 		.ascii	"ADR\000"
 1801 051d 02       		.byte	0x2
 1802 051e 9D01     		.2byte	0x19d
 1803 0520 11       		.byte	0x11
 1804 0521 BB020000 		.4byte	0x2bb
 1805 0525 02       		.byte	0x2
 1806 0526 23       		.byte	0x23
 1807 0527 4C       		.uleb128 0x4c
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 76


 1808 0528 0C       		.uleb128 0xc
 1809 0529 07040000 		.4byte	.LASF116
 1810 052d 02       		.byte	0x2
 1811 052e 9E01     		.2byte	0x19e
 1812 0530 11       		.byte	0x11
 1813 0531 AE050000 		.4byte	0x5ae
 1814 0535 02       		.byte	0x2
 1815 0536 23       		.byte	0x23
 1816 0537 50       		.uleb128 0x50
 1817 0538 0C       		.uleb128 0xc
 1818 0539 B1010000 		.4byte	.LASF117
 1819 053d 02       		.byte	0x2
 1820 053e 9F01     		.2byte	0x19f
 1821 0540 11       		.byte	0x11
 1822 0541 C8050000 		.4byte	0x5c8
 1823 0545 02       		.byte	0x2
 1824 0546 23       		.byte	0x23
 1825 0547 60       		.uleb128 0x60
 1826 0548 0C       		.uleb128 0xc
 1827 0549 1F060000 		.4byte	.LASF93
 1828 054d 02       		.byte	0x2
 1829 054e A001     		.2byte	0x1a0
 1830 0550 11       		.byte	0x11
 1831 0551 CD050000 		.4byte	0x5cd
 1832 0555 02       		.byte	0x2
 1833 0556 23       		.byte	0x23
 1834 0557 74       		.uleb128 0x74
 1835 0558 0C       		.uleb128 0xc
 1836 0559 CF090000 		.4byte	.LASF118
 1837 055d 02       		.byte	0x2
 1838 055e A101     		.2byte	0x1a1
 1839 0560 11       		.byte	0x11
 1840 0561 B6020000 		.4byte	0x2b6
 1841 0565 03       		.byte	0x3
 1842 0566 23       		.byte	0x23
 1843 0567 8801     		.uleb128 0x88
 1844 0569 00       		.byte	0
 1845 056a 0E       		.uleb128 0xe
 1846 056b 83020000 		.4byte	0x283
 1847 056f 7A050000 		.4byte	0x57a
 1848 0573 0F       		.uleb128 0xf
 1849 0574 25000000 		.4byte	0x25
 1850 0578 0B       		.byte	0xb
 1851 0579 00       		.byte	0
 1852 057a 09       		.uleb128 0x9
 1853 057b 6A050000 		.4byte	0x56a
 1854 057f 0E       		.uleb128 0xe
 1855 0580 BB020000 		.4byte	0x2bb
 1856 0584 8F050000 		.4byte	0x58f
 1857 0588 0F       		.uleb128 0xf
 1858 0589 25000000 		.4byte	0x25
 1859 058d 01       		.byte	0x1
 1860 058e 00       		.byte	0
 1861 058f 0A       		.uleb128 0xa
 1862 0590 7F050000 		.4byte	0x57f
 1863 0594 09       		.uleb128 0x9
 1864 0595 8F050000 		.4byte	0x58f
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 77


 1865 0599 0E       		.uleb128 0xe
 1866 059a BB020000 		.4byte	0x2bb
 1867 059e A9050000 		.4byte	0x5a9
 1868 05a2 0F       		.uleb128 0xf
 1869 05a3 25000000 		.4byte	0x25
 1870 05a7 03       		.byte	0x3
 1871 05a8 00       		.byte	0
 1872 05a9 0A       		.uleb128 0xa
 1873 05aa 99050000 		.4byte	0x599
 1874 05ae 09       		.uleb128 0x9
 1875 05af A9050000 		.4byte	0x5a9
 1876 05b3 0E       		.uleb128 0xe
 1877 05b4 BB020000 		.4byte	0x2bb
 1878 05b8 C3050000 		.4byte	0x5c3
 1879 05bc 0F       		.uleb128 0xf
 1880 05bd 25000000 		.4byte	0x25
 1881 05c1 04       		.byte	0x4
 1882 05c2 00       		.byte	0
 1883 05c3 0A       		.uleb128 0xa
 1884 05c4 B3050000 		.4byte	0x5b3
 1885 05c8 09       		.uleb128 0x9
 1886 05c9 C3050000 		.4byte	0x5c3
 1887 05cd 0E       		.uleb128 0xe
 1888 05ce AA020000 		.4byte	0x2aa
 1889 05d2 DD050000 		.4byte	0x5dd
 1890 05d6 0F       		.uleb128 0xf
 1891 05d7 25000000 		.4byte	0x25
 1892 05db 04       		.byte	0x4
 1893 05dc 00       		.byte	0
 1894 05dd 06       		.uleb128 0x6
 1895 05de F6020000 		.4byte	.LASF119
 1896 05e2 02       		.byte	0x2
 1897 05e3 A201     		.2byte	0x1a2
 1898 05e5 03       		.byte	0x3
 1899 05e6 0E040000 		.4byte	0x40e
 1900 05ea 11       		.uleb128 0x11
 1901 05eb 10       		.byte	0x10
 1902 05ec 02       		.byte	0x2
 1903 05ed 8A02     		.2byte	0x28a
 1904 05ef 09       		.byte	0x9
 1905 05f0 35060000 		.4byte	0x635
 1906 05f4 0C       		.uleb128 0xc
 1907 05f5 C0090000 		.4byte	.LASF120
 1908 05f9 02       		.byte	0x2
 1909 05fa 8C02     		.2byte	0x28c
 1910 05fc 11       		.byte	0x11
 1911 05fd B6020000 		.4byte	0x2b6
 1912 0601 02       		.byte	0x2
 1913 0602 23       		.byte	0x23
 1914 0603 00       		.uleb128 0
 1915 0604 0C       		.uleb128 0xc
 1916 0605 00000000 		.4byte	.LASF121
 1917 0609 02       		.byte	0x2
 1918 060a 8D02     		.2byte	0x28d
 1919 060c 11       		.byte	0x11
 1920 060d B6020000 		.4byte	0x2b6
 1921 0611 02       		.byte	0x2
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 78


 1922 0612 23       		.byte	0x23
 1923 0613 04       		.uleb128 0x4
 1924 0614 0D       		.uleb128 0xd
 1925 0615 56414C00 		.ascii	"VAL\000"
 1926 0619 02       		.byte	0x2
 1927 061a 8E02     		.2byte	0x28e
 1928 061c 11       		.byte	0x11
 1929 061d B6020000 		.4byte	0x2b6
 1930 0621 02       		.byte	0x2
 1931 0622 23       		.byte	0x23
 1932 0623 08       		.uleb128 0x8
 1933 0624 0C       		.uleb128 0xc
 1934 0625 3A030000 		.4byte	.LASF122
 1935 0629 02       		.byte	0x2
 1936 062a 8F02     		.2byte	0x28f
 1937 062c 11       		.byte	0x11
 1938 062d BB020000 		.4byte	0x2bb
 1939 0631 02       		.byte	0x2
 1940 0632 23       		.byte	0x23
 1941 0633 0C       		.uleb128 0xc
 1942 0634 00       		.byte	0
 1943 0635 06       		.uleb128 0x6
 1944 0636 EC030000 		.4byte	.LASF123
 1945 063a 02       		.byte	0x2
 1946 063b 9002     		.2byte	0x290
 1947 063d 03       		.byte	0x3
 1948 063e EA050000 		.4byte	0x5ea
 1949 0642 12       		.uleb128 0x12
 1950 0643 AE060000 		.4byte	.LASF124
 1951 0647 02       		.byte	0x2
 1952 0648 C206     		.2byte	0x6c2
 1953 064a 19       		.byte	0x19
 1954 064b A5020000 		.4byte	0x2a5
 1955 064f 01       		.byte	0x1
 1956 0650 01       		.byte	0x1
 1957 0651 13       		.uleb128 0x13
 1958 0652 40030000 		.4byte	.LASF125
 1959 0656 07       		.byte	0x7
 1960 0657 2F       		.byte	0x2f
 1961 0658 11       		.byte	0x11
 1962 0659 AA020000 		.4byte	0x2aa
 1963 065d 01       		.byte	0x1
 1964 065e 01       		.byte	0x1
 1965 065f 14       		.uleb128 0x14
 1966 0660 07       		.byte	0x7
 1967 0661 01       		.byte	0x1
 1968 0662 1B020000 		.4byte	0x21b
 1969 0666 04       		.byte	0x4
 1970 0667 E901     		.2byte	0x1e9
 1971 0669 0E       		.byte	0xe
 1972 066a 7B060000 		.4byte	0x67b
 1973 066e 05       		.uleb128 0x5
 1974 066f B3000000 		.4byte	.LASF126
 1975 0673 00       		.byte	0
 1976 0674 05       		.uleb128 0x5
 1977 0675 FE010000 		.4byte	.LASF127
 1978 0679 01       		.byte	0x1
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 79


 1979 067a 00       		.byte	0
 1980 067b 06       		.uleb128 0x6
 1981 067c B4050000 		.4byte	.LASF128
 1982 0680 04       		.byte	0x4
 1983 0681 E901     		.2byte	0x1e9
 1984 0683 2F       		.byte	0x2f
 1985 0684 5F060000 		.4byte	0x65f
 1986 0688 11       		.uleb128 0x11
 1987 0689 2C       		.byte	0x2c
 1988 068a 04       		.byte	0x4
 1989 068b 2E03     		.2byte	0x32e
 1990 068d 09       		.byte	0x9
 1991 068e 73070000 		.4byte	0x773
 1992 0692 0C       		.uleb128 0xc
 1993 0693 34030000 		.4byte	.LASF129
 1994 0697 04       		.byte	0x4
 1995 0698 3003     		.2byte	0x330
 1996 069a 11       		.byte	0x11
 1997 069b B6020000 		.4byte	0x2b6
 1998 069f 02       		.byte	0x2
 1999 06a0 23       		.byte	0x23
 2000 06a1 00       		.uleb128 0
 2001 06a2 0C       		.uleb128 0xc
 2002 06a3 95000000 		.4byte	.LASF130
 2003 06a7 04       		.byte	0x4
 2004 06a8 3103     		.2byte	0x331
 2005 06aa 11       		.byte	0x11
 2006 06ab 94020000 		.4byte	0x294
 2007 06af 02       		.byte	0x2
 2008 06b0 23       		.byte	0x23
 2009 06b1 04       		.uleb128 0x4
 2010 06b2 0C       		.uleb128 0xc
 2011 06b3 1F060000 		.4byte	.LASF93
 2012 06b7 04       		.byte	0x4
 2013 06b8 3203     		.2byte	0x332
 2014 06ba 0C       		.byte	0xc
 2015 06bb 88020000 		.4byte	0x288
 2016 06bf 02       		.byte	0x2
 2017 06c0 23       		.byte	0x23
 2018 06c1 06       		.uleb128 0x6
 2019 06c2 0C       		.uleb128 0xc
 2020 06c3 BD020000 		.4byte	.LASF131
 2021 06c7 04       		.byte	0x4
 2022 06c8 3303     		.2byte	0x333
 2023 06ca 11       		.byte	0x11
 2024 06cb B6020000 		.4byte	0x2b6
 2025 06cf 02       		.byte	0x2
 2026 06d0 23       		.byte	0x23
 2027 06d1 08       		.uleb128 0x8
 2028 06d2 0C       		.uleb128 0xc
 2029 06d3 0A000000 		.4byte	.LASF132
 2030 06d7 04       		.byte	0x4
 2031 06d8 3403     		.2byte	0x334
 2032 06da 11       		.byte	0x11
 2033 06db B6020000 		.4byte	0x2b6
 2034 06df 02       		.byte	0x2
 2035 06e0 23       		.byte	0x23
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 80


 2036 06e1 0C       		.uleb128 0xc
 2037 06e2 0D       		.uleb128 0xd
 2038 06e3 49445200 		.ascii	"IDR\000"
 2039 06e7 04       		.byte	0x4
 2040 06e8 3503     		.2byte	0x335
 2041 06ea 11       		.byte	0x11
 2042 06eb 94020000 		.4byte	0x294
 2043 06ef 02       		.byte	0x2
 2044 06f0 23       		.byte	0x23
 2045 06f1 10       		.uleb128 0x10
 2046 06f2 0C       		.uleb128 0xc
 2047 06f3 29060000 		.4byte	.LASF133
 2048 06f7 04       		.byte	0x4
 2049 06f8 3603     		.2byte	0x336
 2050 06fa 0C       		.byte	0xc
 2051 06fb 88020000 		.4byte	0x288
 2052 06ff 02       		.byte	0x2
 2053 0700 23       		.byte	0x23
 2054 0701 12       		.uleb128 0x12
 2055 0702 0D       		.uleb128 0xd
 2056 0703 4F445200 		.ascii	"ODR\000"
 2057 0707 04       		.byte	0x4
 2058 0708 3703     		.2byte	0x337
 2059 070a 11       		.byte	0x11
 2060 070b 94020000 		.4byte	0x294
 2061 070f 02       		.byte	0x2
 2062 0710 23       		.byte	0x23
 2063 0711 14       		.uleb128 0x14
 2064 0712 0C       		.uleb128 0xc
 2065 0713 33060000 		.4byte	.LASF97
 2066 0717 04       		.byte	0x4
 2067 0718 3803     		.2byte	0x338
 2068 071a 0C       		.byte	0xc
 2069 071b 88020000 		.4byte	0x288
 2070 071f 02       		.byte	0x2
 2071 0720 23       		.byte	0x23
 2072 0721 16       		.uleb128 0x16
 2073 0722 0C       		.uleb128 0xc
 2074 0723 73010000 		.4byte	.LASF134
 2075 0727 04       		.byte	0x4
 2076 0728 3903     		.2byte	0x339
 2077 072a 11       		.byte	0x11
 2078 072b B6020000 		.4byte	0x2b6
 2079 072f 02       		.byte	0x2
 2080 0730 23       		.byte	0x23
 2081 0731 18       		.uleb128 0x18
 2082 0732 0C       		.uleb128 0xc
 2083 0733 9C000000 		.4byte	.LASF135
 2084 0737 04       		.byte	0x4
 2085 0738 3A03     		.2byte	0x33a
 2086 073a 11       		.byte	0x11
 2087 073b B6020000 		.4byte	0x2b6
 2088 073f 02       		.byte	0x2
 2089 0740 23       		.byte	0x23
 2090 0741 1C       		.uleb128 0x1c
 2091 0742 0D       		.uleb128 0xd
 2092 0743 41465200 		.ascii	"AFR\000"
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 81


 2093 0747 04       		.byte	0x4
 2094 0748 3B03     		.2byte	0x33b
 2095 074a 11       		.byte	0x11
 2096 074b 83070000 		.4byte	0x783
 2097 074f 02       		.byte	0x2
 2098 0750 23       		.byte	0x23
 2099 0751 20       		.uleb128 0x20
 2100 0752 0D       		.uleb128 0xd
 2101 0753 42525200 		.ascii	"BRR\000"
 2102 0757 04       		.byte	0x4
 2103 0758 3C03     		.2byte	0x33c
 2104 075a 11       		.byte	0x11
 2105 075b 94020000 		.4byte	0x294
 2106 075f 02       		.byte	0x2
 2107 0760 23       		.byte	0x23
 2108 0761 28       		.uleb128 0x28
 2109 0762 0C       		.uleb128 0xc
 2110 0763 3D060000 		.4byte	.LASF99
 2111 0767 04       		.byte	0x4
 2112 0768 3D03     		.2byte	0x33d
 2113 076a 0C       		.byte	0xc
 2114 076b 88020000 		.4byte	0x288
 2115 076f 02       		.byte	0x2
 2116 0770 23       		.byte	0x23
 2117 0771 2A       		.uleb128 0x2a
 2118 0772 00       		.byte	0
 2119 0773 0E       		.uleb128 0xe
 2120 0774 B6020000 		.4byte	0x2b6
 2121 0778 83070000 		.4byte	0x783
 2122 077c 0F       		.uleb128 0xf
 2123 077d 25000000 		.4byte	0x25
 2124 0781 01       		.byte	0x1
 2125 0782 00       		.byte	0
 2126 0783 09       		.uleb128 0x9
 2127 0784 73070000 		.4byte	0x773
 2128 0788 06       		.uleb128 0x6
 2129 0789 82030000 		.4byte	.LASF136
 2130 078d 04       		.byte	0x4
 2131 078e 3E03     		.2byte	0x33e
 2132 0790 02       		.byte	0x2
 2133 0791 88060000 		.4byte	0x688
 2134 0795 11       		.uleb128 0x11
 2135 0796 60       		.byte	0x60
 2136 0797 04       		.byte	0x4
 2137 0798 4C04     		.2byte	0x44c
 2138 079a 09       		.byte	0x9
 2139 079b 6E090000 		.4byte	0x96e
 2140 079f 0D       		.uleb128 0xd
 2141 07a0 43523100 		.ascii	"CR1\000"
 2142 07a4 04       		.byte	0x4
 2143 07a5 4E04     		.2byte	0x44e
 2144 07a7 11       		.byte	0x11
 2145 07a8 94020000 		.4byte	0x294
 2146 07ac 02       		.byte	0x2
 2147 07ad 23       		.byte	0x23
 2148 07ae 00       		.uleb128 0
 2149 07af 0C       		.uleb128 0xc
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 82


 2150 07b0 1F060000 		.4byte	.LASF93
 2151 07b4 04       		.byte	0x4
 2152 07b5 4F04     		.2byte	0x44f
 2153 07b7 11       		.byte	0x11
 2154 07b8 88020000 		.4byte	0x288
 2155 07bc 02       		.byte	0x2
 2156 07bd 23       		.byte	0x23
 2157 07be 02       		.uleb128 0x2
 2158 07bf 0D       		.uleb128 0xd
 2159 07c0 43523200 		.ascii	"CR2\000"
 2160 07c4 04       		.byte	0x4
 2161 07c5 5004     		.2byte	0x450
 2162 07c7 10       		.byte	0x10
 2163 07c8 B6020000 		.4byte	0x2b6
 2164 07cc 02       		.byte	0x2
 2165 07cd 23       		.byte	0x23
 2166 07ce 04       		.uleb128 0x4
 2167 07cf 0C       		.uleb128 0xc
 2168 07d0 38050000 		.4byte	.LASF137
 2169 07d4 04       		.byte	0x4
 2170 07d5 5104     		.2byte	0x451
 2171 07d7 11       		.byte	0x11
 2172 07d8 B6020000 		.4byte	0x2b6
 2173 07dc 02       		.byte	0x2
 2174 07dd 23       		.byte	0x23
 2175 07de 08       		.uleb128 0x8
 2176 07df 0C       		.uleb128 0xc
 2177 07e0 44000000 		.4byte	.LASF138
 2178 07e4 04       		.byte	0x4
 2179 07e5 5204     		.2byte	0x452
 2180 07e7 11       		.byte	0x11
 2181 07e8 B6020000 		.4byte	0x2b6
 2182 07ec 02       		.byte	0x2
 2183 07ed 23       		.byte	0x23
 2184 07ee 0C       		.uleb128 0xc
 2185 07ef 0D       		.uleb128 0xd
 2186 07f0 535200   		.ascii	"SR\000"
 2187 07f3 04       		.byte	0x4
 2188 07f4 5304     		.2byte	0x453
 2189 07f6 11       		.byte	0x11
 2190 07f7 B6020000 		.4byte	0x2b6
 2191 07fb 02       		.byte	0x2
 2192 07fc 23       		.byte	0x23
 2193 07fd 10       		.uleb128 0x10
 2194 07fe 0D       		.uleb128 0xd
 2195 07ff 45475200 		.ascii	"EGR\000"
 2196 0803 04       		.byte	0x4
 2197 0804 5404     		.2byte	0x454
 2198 0806 11       		.byte	0x11
 2199 0807 B6020000 		.4byte	0x2b6
 2200 080b 02       		.byte	0x2
 2201 080c 23       		.byte	0x23
 2202 080d 14       		.uleb128 0x14
 2203 080e 0C       		.uleb128 0xc
 2204 080f 45010000 		.4byte	.LASF139
 2205 0813 04       		.byte	0x4
 2206 0814 5504     		.2byte	0x455
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 83


 2207 0816 11       		.byte	0x11
 2208 0817 B6020000 		.4byte	0x2b6
 2209 081b 02       		.byte	0x2
 2210 081c 23       		.byte	0x23
 2211 081d 18       		.uleb128 0x18
 2212 081e 0C       		.uleb128 0xc
 2213 081f 4B010000 		.4byte	.LASF140
 2214 0823 04       		.byte	0x4
 2215 0824 5604     		.2byte	0x456
 2216 0826 11       		.byte	0x11
 2217 0827 B6020000 		.4byte	0x2b6
 2218 082b 02       		.byte	0x2
 2219 082c 23       		.byte	0x23
 2220 082d 1C       		.uleb128 0x1c
 2221 082e 0C       		.uleb128 0xc
 2222 082f 29020000 		.4byte	.LASF141
 2223 0833 04       		.byte	0x4
 2224 0834 5704     		.2byte	0x457
 2225 0836 11       		.byte	0x11
 2226 0837 B6020000 		.4byte	0x2b6
 2227 083b 02       		.byte	0x2
 2228 083c 23       		.byte	0x23
 2229 083d 20       		.uleb128 0x20
 2230 083e 0D       		.uleb128 0xd
 2231 083f 434E5400 		.ascii	"CNT\000"
 2232 0843 04       		.byte	0x4
 2233 0844 5804     		.2byte	0x458
 2234 0846 11       		.byte	0x11
 2235 0847 B6020000 		.4byte	0x2b6
 2236 084b 02       		.byte	0x2
 2237 084c 23       		.byte	0x23
 2238 084d 24       		.uleb128 0x24
 2239 084e 0D       		.uleb128 0xd
 2240 084f 50534300 		.ascii	"PSC\000"
 2241 0853 04       		.byte	0x4
 2242 0854 5904     		.2byte	0x459
 2243 0856 11       		.byte	0x11
 2244 0857 94020000 		.4byte	0x294
 2245 085b 02       		.byte	0x2
 2246 085c 23       		.byte	0x23
 2247 085d 28       		.uleb128 0x28
 2248 085e 0C       		.uleb128 0xc
 2249 085f 5B060000 		.4byte	.LASF142
 2250 0863 04       		.byte	0x4
 2251 0864 5A04     		.2byte	0x45a
 2252 0866 11       		.byte	0x11
 2253 0867 88020000 		.4byte	0x288
 2254 086b 02       		.byte	0x2
 2255 086c 23       		.byte	0x23
 2256 086d 2A       		.uleb128 0x2a
 2257 086e 0D       		.uleb128 0xd
 2258 086f 41525200 		.ascii	"ARR\000"
 2259 0873 04       		.byte	0x4
 2260 0874 5B04     		.2byte	0x45b
 2261 0876 11       		.byte	0x11
 2262 0877 B6020000 		.4byte	0x2b6
 2263 087b 02       		.byte	0x2
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 84


 2264 087c 23       		.byte	0x23
 2265 087d 2C       		.uleb128 0x2c
 2266 087e 0D       		.uleb128 0xd
 2267 087f 52435200 		.ascii	"RCR\000"
 2268 0883 04       		.byte	0x4
 2269 0884 5C04     		.2byte	0x45c
 2270 0886 11       		.byte	0x11
 2271 0887 94020000 		.4byte	0x294
 2272 088b 02       		.byte	0x2
 2273 088c 23       		.byte	0x23
 2274 088d 30       		.uleb128 0x30
 2275 088e 0C       		.uleb128 0xc
 2276 088f B6010000 		.4byte	.LASF143
 2277 0893 04       		.byte	0x4
 2278 0894 5D04     		.2byte	0x45d
 2279 0896 11       		.byte	0x11
 2280 0897 88020000 		.4byte	0x288
 2281 089b 02       		.byte	0x2
 2282 089c 23       		.byte	0x23
 2283 089d 32       		.uleb128 0x32
 2284 089e 0C       		.uleb128 0xc
 2285 089f F9090000 		.4byte	.LASF144
 2286 08a3 04       		.byte	0x4
 2287 08a4 5E04     		.2byte	0x45e
 2288 08a6 11       		.byte	0x11
 2289 08a7 B6020000 		.4byte	0x2b6
 2290 08ab 02       		.byte	0x2
 2291 08ac 23       		.byte	0x23
 2292 08ad 34       		.uleb128 0x34
 2293 08ae 0C       		.uleb128 0xc
 2294 08af C9000000 		.4byte	.LASF145
 2295 08b3 04       		.byte	0x4
 2296 08b4 5F04     		.2byte	0x45f
 2297 08b6 11       		.byte	0x11
 2298 08b7 B6020000 		.4byte	0x2b6
 2299 08bb 02       		.byte	0x2
 2300 08bc 23       		.byte	0x23
 2301 08bd 38       		.uleb128 0x38
 2302 08be 0C       		.uleb128 0xc
 2303 08bf 080A0000 		.4byte	.LASF146
 2304 08c3 04       		.byte	0x4
 2305 08c4 6004     		.2byte	0x460
 2306 08c6 11       		.byte	0x11
 2307 08c7 B6020000 		.4byte	0x2b6
 2308 08cb 02       		.byte	0x2
 2309 08cc 23       		.byte	0x23
 2310 08cd 3C       		.uleb128 0x3c
 2311 08ce 0C       		.uleb128 0xc
 2312 08cf 0D0A0000 		.4byte	.LASF147
 2313 08d3 04       		.byte	0x4
 2314 08d4 6104     		.2byte	0x461
 2315 08d6 11       		.byte	0x11
 2316 08d7 B6020000 		.4byte	0x2b6
 2317 08db 02       		.byte	0x2
 2318 08dc 23       		.byte	0x23
 2319 08dd 40       		.uleb128 0x40
 2320 08de 0C       		.uleb128 0xc
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 85


 2321 08df B5040000 		.4byte	.LASF148
 2322 08e3 04       		.byte	0x4
 2323 08e4 6204     		.2byte	0x462
 2324 08e6 11       		.byte	0x11
 2325 08e7 B6020000 		.4byte	0x2b6
 2326 08eb 02       		.byte	0x2
 2327 08ec 23       		.byte	0x23
 2328 08ed 44       		.uleb128 0x44
 2329 08ee 0D       		.uleb128 0xd
 2330 08ef 44435200 		.ascii	"DCR\000"
 2331 08f3 04       		.byte	0x4
 2332 08f4 6304     		.2byte	0x463
 2333 08f6 11       		.byte	0x11
 2334 08f7 94020000 		.4byte	0x294
 2335 08fb 02       		.byte	0x2
 2336 08fc 23       		.byte	0x23
 2337 08fd 48       		.uleb128 0x48
 2338 08fe 0C       		.uleb128 0xc
 2339 08ff C1010000 		.4byte	.LASF149
 2340 0903 04       		.byte	0x4
 2341 0904 6404     		.2byte	0x464
 2342 0906 11       		.byte	0x11
 2343 0907 88020000 		.4byte	0x288
 2344 090b 02       		.byte	0x2
 2345 090c 23       		.byte	0x23
 2346 090d 4A       		.uleb128 0x4a
 2347 090e 0C       		.uleb128 0xc
 2348 090f D2080000 		.4byte	.LASF150
 2349 0913 04       		.byte	0x4
 2350 0914 6504     		.2byte	0x465
 2351 0916 11       		.byte	0x11
 2352 0917 94020000 		.4byte	0x294
 2353 091b 02       		.byte	0x2
 2354 091c 23       		.byte	0x23
 2355 091d 4C       		.uleb128 0x4c
 2356 091e 0C       		.uleb128 0xc
 2357 091f CC010000 		.4byte	.LASF151
 2358 0923 04       		.byte	0x4
 2359 0924 6604     		.2byte	0x466
 2360 0926 11       		.byte	0x11
 2361 0927 88020000 		.4byte	0x288
 2362 092b 02       		.byte	0x2
 2363 092c 23       		.byte	0x23
 2364 092d 4E       		.uleb128 0x4e
 2365 092e 0D       		.uleb128 0xd
 2366 092f 4F5200   		.ascii	"OR\000"
 2367 0932 04       		.byte	0x4
 2368 0933 6704     		.2byte	0x467
 2369 0935 11       		.byte	0x11
 2370 0936 94020000 		.4byte	0x294
 2371 093a 02       		.byte	0x2
 2372 093b 23       		.byte	0x23
 2373 093c 50       		.uleb128 0x50
 2374 093d 0C       		.uleb128 0xc
 2375 093e A1000000 		.4byte	.LASF152
 2376 0942 04       		.byte	0x4
 2377 0943 6804     		.2byte	0x468
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 86


 2378 0945 11       		.byte	0x11
 2379 0946 B6020000 		.4byte	0x2b6
 2380 094a 02       		.byte	0x2
 2381 094b 23       		.byte	0x23
 2382 094c 54       		.uleb128 0x54
 2383 094d 0C       		.uleb128 0xc
 2384 094e 120A0000 		.4byte	.LASF153
 2385 0952 04       		.byte	0x4
 2386 0953 6904     		.2byte	0x469
 2387 0955 11       		.byte	0x11
 2388 0956 B6020000 		.4byte	0x2b6
 2389 095a 02       		.byte	0x2
 2390 095b 23       		.byte	0x23
 2391 095c 58       		.uleb128 0x58
 2392 095d 0C       		.uleb128 0xc
 2393 095e 170A0000 		.4byte	.LASF154
 2394 0962 04       		.byte	0x4
 2395 0963 6A04     		.2byte	0x46a
 2396 0965 11       		.byte	0x11
 2397 0966 B6020000 		.4byte	0x2b6
 2398 096a 02       		.byte	0x2
 2399 096b 23       		.byte	0x23
 2400 096c 5C       		.uleb128 0x5c
 2401 096d 00       		.byte	0
 2402 096e 06       		.uleb128 0x6
 2403 096f A7000000 		.4byte	.LASF155
 2404 0973 04       		.byte	0x4
 2405 0974 6B04     		.2byte	0x46b
 2406 0976 03       		.byte	0x3
 2407 0977 95070000 		.4byte	0x795
 2408 097b 15       		.uleb128 0x15
 2409 097c 07       		.byte	0x7
 2410 097d 01       		.byte	0x1
 2411 097e 1B020000 		.4byte	0x21b
 2412 0982 08       		.byte	0x8
 2413 0983 44       		.byte	0x44
 2414 0984 01       		.byte	0x1
 2415 0985 A2090000 		.4byte	0x9a2
 2416 0989 05       		.uleb128 0x5
 2417 098a A4010000 		.4byte	.LASF156
 2418 098e 00       		.byte	0
 2419 098f 05       		.uleb128 0x5
 2420 0990 7B080000 		.4byte	.LASF157
 2421 0994 01       		.byte	0x1
 2422 0995 05       		.uleb128 0x5
 2423 0996 E1000000 		.4byte	.LASF158
 2424 099a 02       		.byte	0x2
 2425 099b 05       		.uleb128 0x5
 2426 099c A5020000 		.4byte	.LASF159
 2427 09a0 03       		.byte	0x3
 2428 09a1 00       		.byte	0
 2429 09a2 07       		.uleb128 0x7
 2430 09a3 B90A0000 		.4byte	.LASF160
 2431 09a7 08       		.byte	0x8
 2432 09a8 49       		.byte	0x49
 2433 09a9 02       		.byte	0x2
 2434 09aa 7B090000 		.4byte	0x97b
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 87


 2435 09ae 15       		.uleb128 0x15
 2436 09af 07       		.byte	0x7
 2437 09b0 01       		.byte	0x1
 2438 09b1 1B020000 		.4byte	0x21b
 2439 09b5 08       		.byte	0x8
 2440 09b6 55       		.byte	0x55
 2441 09b7 01       		.byte	0x1
 2442 09b8 C9090000 		.4byte	0x9c9
 2443 09bc 05       		.uleb128 0x5
 2444 09bd BB000000 		.4byte	.LASF161
 2445 09c1 00       		.byte	0
 2446 09c2 05       		.uleb128 0x5
 2447 09c3 EB090000 		.4byte	.LASF162
 2448 09c7 01       		.byte	0x1
 2449 09c8 00       		.byte	0
 2450 09c9 07       		.uleb128 0x7
 2451 09ca 80020000 		.4byte	.LASF163
 2452 09ce 08       		.byte	0x8
 2453 09cf 58       		.byte	0x58
 2454 09d0 02       		.byte	0x2
 2455 09d1 AE090000 		.4byte	0x9ae
 2456 09d5 15       		.uleb128 0x15
 2457 09d6 07       		.byte	0x7
 2458 09d7 01       		.byte	0x1
 2459 09d8 1B020000 		.4byte	0x21b
 2460 09dc 08       		.byte	0x8
 2461 09dd 64       		.byte	0x64
 2462 09de 01       		.byte	0x1
 2463 09df F6090000 		.4byte	0x9f6
 2464 09e3 05       		.uleb128 0x5
 2465 09e4 05090000 		.4byte	.LASF164
 2466 09e8 01       		.byte	0x1
 2467 09e9 05       		.uleb128 0x5
 2468 09ea 18090000 		.4byte	.LASF165
 2469 09ee 02       		.byte	0x2
 2470 09ef 05       		.uleb128 0x5
 2471 09f0 640A0000 		.4byte	.LASF166
 2472 09f4 03       		.byte	0x3
 2473 09f5 00       		.byte	0
 2474 09f6 07       		.uleb128 0x7
 2475 09f7 0C030000 		.4byte	.LASF167
 2476 09fb 08       		.byte	0x8
 2477 09fc 68       		.byte	0x68
 2478 09fd 02       		.byte	0x2
 2479 09fe D5090000 		.4byte	0x9d5
 2480 0a02 15       		.uleb128 0x15
 2481 0a03 07       		.byte	0x7
 2482 0a04 01       		.byte	0x1
 2483 0a05 1B020000 		.4byte	0x21b
 2484 0a09 08       		.byte	0x8
 2485 0a0a 74       		.byte	0x74
 2486 0a0b 01       		.byte	0x1
 2487 0a0c 230A0000 		.4byte	0xa23
 2488 0a10 05       		.uleb128 0x5
 2489 0a11 5B040000 		.4byte	.LASF168
 2490 0a15 00       		.byte	0
 2491 0a16 05       		.uleb128 0x5
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 88


 2492 0a17 71000000 		.4byte	.LASF169
 2493 0a1b 01       		.byte	0x1
 2494 0a1c 05       		.uleb128 0x5
 2495 0a1d 470A0000 		.4byte	.LASF170
 2496 0a21 02       		.byte	0x2
 2497 0a22 00       		.byte	0
 2498 0a23 07       		.uleb128 0x7
 2499 0a24 D1030000 		.4byte	.LASF171
 2500 0a28 08       		.byte	0x8
 2501 0a29 78       		.byte	0x78
 2502 0a2a 02       		.byte	0x2
 2503 0a2b 020A0000 		.4byte	0xa02
 2504 0a2f 16       		.uleb128 0x16
 2505 0a30 08       		.byte	0x8
 2506 0a31 08       		.byte	0x8
 2507 0a32 91       		.byte	0x91
 2508 0a33 09       		.byte	0x9
 2509 0a34 840A0000 		.4byte	0xa84
 2510 0a38 17       		.uleb128 0x17
 2511 0a39 1E030000 		.4byte	.LASF172
 2512 0a3d 08       		.byte	0x8
 2513 0a3e 93       		.byte	0x93
 2514 0a3f 0C       		.byte	0xc
 2515 0a40 AA020000 		.4byte	0x2aa
 2516 0a44 02       		.byte	0x2
 2517 0a45 23       		.byte	0x23
 2518 0a46 00       		.uleb128 0
 2519 0a47 17       		.uleb128 0x17
 2520 0a48 51020000 		.4byte	.LASF173
 2521 0a4c 08       		.byte	0x8
 2522 0a4d 96       		.byte	0x96
 2523 0a4e 14       		.byte	0x14
 2524 0a4f A2090000 		.4byte	0x9a2
 2525 0a53 02       		.byte	0x2
 2526 0a54 23       		.byte	0x23
 2527 0a55 04       		.uleb128 0x4
 2528 0a56 17       		.uleb128 0x17
 2529 0a57 FD000000 		.4byte	.LASF174
 2530 0a5b 08       		.byte	0x8
 2531 0a5c 99       		.byte	0x99
 2532 0a5d 15       		.byte	0x15
 2533 0a5e F6090000 		.4byte	0x9f6
 2534 0a62 02       		.byte	0x2
 2535 0a63 23       		.byte	0x23
 2536 0a64 05       		.uleb128 0x5
 2537 0a65 17       		.uleb128 0x17
 2538 0a66 FD040000 		.4byte	.LASF175
 2539 0a6a 08       		.byte	0x8
 2540 0a6b 9C       		.byte	0x9c
 2541 0a6c 15       		.byte	0x15
 2542 0a6d C9090000 		.4byte	0x9c9
 2543 0a71 02       		.byte	0x2
 2544 0a72 23       		.byte	0x23
 2545 0a73 06       		.uleb128 0x6
 2546 0a74 17       		.uleb128 0x17
 2547 0a75 89080000 		.4byte	.LASF176
 2548 0a79 08       		.byte	0x8
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 89


 2549 0a7a 9F       		.byte	0x9f
 2550 0a7b 14       		.byte	0x14
 2551 0a7c 230A0000 		.4byte	0xa23
 2552 0a80 02       		.byte	0x2
 2553 0a81 23       		.byte	0x23
 2554 0a82 07       		.uleb128 0x7
 2555 0a83 00       		.byte	0
 2556 0a84 07       		.uleb128 0x7
 2557 0a85 A3050000 		.4byte	.LASF177
 2558 0a89 08       		.byte	0x8
 2559 0a8a A1       		.byte	0xa1
 2560 0a8b 02       		.byte	0x2
 2561 0a8c 2F0A0000 		.4byte	0xa2f
 2562 0a90 16       		.uleb128 0x16
 2563 0a91 04       		.byte	0x4
 2564 0a92 09       		.byte	0x9
 2565 0a93 36       		.byte	0x36
 2566 0a94 09       		.byte	0x9
 2567 0a95 D60A0000 		.4byte	0xad6
 2568 0a99 17       		.uleb128 0x17
 2569 0a9a 0C040000 		.4byte	.LASF178
 2570 0a9e 09       		.byte	0x9
 2571 0a9f 38       		.byte	0x38
 2572 0aa0 0B       		.byte	0xb
 2573 0aa1 77020000 		.4byte	0x277
 2574 0aa5 02       		.byte	0x2
 2575 0aa6 23       		.byte	0x23
 2576 0aa7 00       		.uleb128 0
 2577 0aa8 17       		.uleb128 0x17
 2578 0aa9 DB040000 		.4byte	.LASF179
 2579 0aad 09       		.byte	0x9
 2580 0aae 3D       		.byte	0x3d
 2581 0aaf 0B       		.byte	0xb
 2582 0ab0 77020000 		.4byte	0x277
 2583 0ab4 02       		.byte	0x2
 2584 0ab5 23       		.byte	0x23
 2585 0ab6 01       		.uleb128 0x1
 2586 0ab7 17       		.uleb128 0x17
 2587 0ab8 31080000 		.4byte	.LASF180
 2588 0abc 09       		.byte	0x9
 2589 0abd 43       		.byte	0x43
 2590 0abe 0B       		.byte	0xb
 2591 0abf 77020000 		.4byte	0x277
 2592 0ac3 02       		.byte	0x2
 2593 0ac4 23       		.byte	0x23
 2594 0ac5 02       		.uleb128 0x2
 2595 0ac6 17       		.uleb128 0x17
 2596 0ac7 28000000 		.4byte	.LASF181
 2597 0acb 09       		.byte	0x9
 2598 0acc 48       		.byte	0x48
 2599 0acd 13       		.byte	0x13
 2600 0ace 7B060000 		.4byte	0x67b
 2601 0ad2 02       		.byte	0x2
 2602 0ad3 23       		.byte	0x23
 2603 0ad4 03       		.uleb128 0x3
 2604 0ad5 00       		.byte	0
 2605 0ad6 07       		.uleb128 0x7
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 90


 2606 0ad7 7B040000 		.4byte	.LASF182
 2607 0adb 09       		.byte	0x9
 2608 0adc 4B       		.byte	0x4b
 2609 0add 03       		.byte	0x3
 2610 0ade 900A0000 		.4byte	0xa90
 2611 0ae2 18       		.uleb128 0x18
 2612 0ae3 01       		.byte	0x1
 2613 0ae4 D7010000 		.4byte	.LASF183
 2614 0ae8 01       		.byte	0x1
 2615 0ae9 DE       		.byte	0xde
 2616 0aea 06       		.byte	0x6
 2617 0aeb 01       		.byte	0x1
 2618 0aec 6C030000 		.4byte	.LFB130
 2619 0af0 A0030000 		.4byte	.LFE130
 2620 0af4 00000000 		.4byte	.LLST9
 2621 0af8 01       		.byte	0x1
 2622 0af9 400B0000 		.4byte	0xb40
 2623 0afd 19       		.uleb128 0x19
 2624 0afe 030B0000 		.4byte	.LASF185
 2625 0b02 01       		.byte	0x1
 2626 0b03 E0       		.byte	0xe0
 2627 0b04 14       		.byte	0x14
 2628 0b05 840A0000 		.4byte	0xa84
 2629 0b09 02       		.byte	0x2
 2630 0b0a 91       		.byte	0x91
 2631 0b0b 70       		.sleb128 -16
 2632 0b0c 1A       		.uleb128 0x1a
 2633 0b0d 78030000 		.4byte	.LVL53
 2634 0b11 49110000 		.4byte	0x1149
 2635 0b15 260B0000 		.4byte	0xb26
 2636 0b19 1B       		.uleb128 0x1b
 2637 0b1a 01       		.byte	0x1
 2638 0b1b 50       		.byte	0x50
 2639 0b1c 03       		.byte	0x3
 2640 0b1d 40       		.byte	0x40
 2641 0b1e 3F       		.byte	0x3f
 2642 0b1f 24       		.byte	0x24
 2643 0b20 1B       		.uleb128 0x1b
 2644 0b21 01       		.byte	0x1
 2645 0b22 51       		.byte	0x51
 2646 0b23 01       		.byte	0x1
 2647 0b24 31       		.byte	0x31
 2648 0b25 00       		.byte	0
 2649 0b26 1C       		.uleb128 0x1c
 2650 0b27 94030000 		.4byte	.LVL54
 2651 0b2b 58110000 		.4byte	0x1158
 2652 0b2f 1B       		.uleb128 0x1b
 2653 0b30 01       		.byte	0x1
 2654 0b31 50       		.byte	0x50
 2655 0b32 05       		.byte	0x5
 2656 0b33 0C       		.byte	0xc
 2657 0b34 00080048 		.4byte	0x48000800
 2658 0b38 1B       		.uleb128 0x1b
 2659 0b39 01       		.byte	0x1
 2660 0b3a 51       		.byte	0x51
 2661 0b3b 02       		.byte	0x2
 2662 0b3c 7D       		.byte	0x7d
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 91


 2663 0b3d 00       		.sleb128 0
 2664 0b3e 00       		.byte	0
 2665 0b3f 00       		.byte	0
 2666 0b40 18       		.uleb128 0x18
 2667 0b41 01       		.byte	0x1
 2668 0b42 08050000 		.4byte	.LASF184
 2669 0b46 01       		.byte	0x1
 2670 0b47 D4       		.byte	0xd4
 2671 0b48 06       		.byte	0x6
 2672 0b49 01       		.byte	0x1
 2673 0b4a 3C030000 		.4byte	.LFB129
 2674 0b4e 6C030000 		.4byte	.LFE129
 2675 0b52 2C000000 		.4byte	.LLST8
 2676 0b56 01       		.byte	0x1
 2677 0b57 9E0B0000 		.4byte	0xb9e
 2678 0b5b 19       		.uleb128 0x19
 2679 0b5c FF020000 		.4byte	.LASF186
 2680 0b60 01       		.byte	0x1
 2681 0b61 D6       		.byte	0xd6
 2682 0b62 14       		.byte	0x14
 2683 0b63 840A0000 		.4byte	0xa84
 2684 0b67 02       		.byte	0x2
 2685 0b68 91       		.byte	0x91
 2686 0b69 70       		.sleb128 -16
 2687 0b6a 1A       		.uleb128 0x1a
 2688 0b6b 48030000 		.4byte	.LVL51
 2689 0b6f 49110000 		.4byte	0x1149
 2690 0b73 840B0000 		.4byte	0xb84
 2691 0b77 1B       		.uleb128 0x1b
 2692 0b78 01       		.byte	0x1
 2693 0b79 50       		.byte	0x50
 2694 0b7a 03       		.byte	0x3
 2695 0b7b 40       		.byte	0x40
 2696 0b7c 3E       		.byte	0x3e
 2697 0b7d 24       		.byte	0x24
 2698 0b7e 1B       		.uleb128 0x1b
 2699 0b7f 01       		.byte	0x1
 2700 0b80 51       		.byte	0x51
 2701 0b81 01       		.byte	0x1
 2702 0b82 31       		.byte	0x31
 2703 0b83 00       		.byte	0
 2704 0b84 1C       		.uleb128 0x1c
 2705 0b85 62030000 		.4byte	.LVL52
 2706 0b89 58110000 		.4byte	0x1158
 2707 0b8d 1B       		.uleb128 0x1b
 2708 0b8e 01       		.byte	0x1
 2709 0b8f 50       		.byte	0x50
 2710 0b90 05       		.byte	0x5
 2711 0b91 0C       		.byte	0xc
 2712 0b92 00040048 		.4byte	0x48000400
 2713 0b96 1B       		.uleb128 0x1b
 2714 0b97 01       		.byte	0x1
 2715 0b98 51       		.byte	0x51
 2716 0b99 02       		.byte	0x2
 2717 0b9a 7D       		.byte	0x7d
 2718 0b9b 00       		.sleb128 0
 2719 0b9c 00       		.byte	0
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 92


 2720 0b9d 00       		.byte	0
 2721 0b9e 1D       		.uleb128 0x1d
 2722 0b9f 01       		.byte	0x1
 2723 0ba0 DE020000 		.4byte	.LASF187
 2724 0ba4 01       		.byte	0x1
 2725 0ba5 CA       		.byte	0xca
 2726 0ba6 06       		.byte	0x6
 2727 0ba7 01       		.byte	0x1
 2728 0ba8 1C030000 		.4byte	.LFB128
 2729 0bac 3C030000 		.4byte	.LFE128
 2730 0bb0 02       		.byte	0x2
 2731 0bb1 7D       		.byte	0x7d
 2732 0bb2 00       		.sleb128 0
 2733 0bb3 01       		.byte	0x1
 2734 0bb4 CE0B0000 		.4byte	0xbce
 2735 0bb8 1E       		.uleb128 0x1e
 2736 0bb9 CE0B0000 		.4byte	0xbce
 2737 0bbd 22030000 		.4byte	.LBI26
 2738 0bc1 01       		.byte	.LVU257
 2739 0bc2 22030000 		.4byte	.LBB26
 2740 0bc6 28030000 		.4byte	.LBE26
 2741 0bca 01       		.byte	0x1
 2742 0bcb D1       		.byte	0xd1
 2743 0bcc 05       		.byte	0x5
 2744 0bcd 00       		.byte	0
 2745 0bce 1F       		.uleb128 0x1f
 2746 0bcf 01       		.byte	0x1
 2747 0bd0 9E0A0000 		.4byte	.LASF219
 2748 0bd4 01       		.byte	0x1
 2749 0bd5 C4       		.byte	0xc4
 2750 0bd6 06       		.byte	0x6
 2751 0bd7 01       		.byte	0x1
 2752 0bd8 01       		.byte	0x1
 2753 0bd9 20       		.uleb128 0x20
 2754 0bda 01       		.byte	0x1
 2755 0bdb 57000000 		.4byte	.LASF188
 2756 0bdf 01       		.byte	0x1
 2757 0be0 B3       		.byte	0xb3
 2758 0be1 06       		.byte	0x6
 2759 0be2 01       		.byte	0x1
 2760 0be3 D4020000 		.4byte	.LFB126
 2761 0be7 0C030000 		.4byte	.LFE126
 2762 0beb 58000000 		.4byte	.LLST5
 2763 0bef 01       		.byte	0x1
 2764 0bf0 3D0C0000 		.4byte	0xc3d
 2765 0bf4 21       		.uleb128 0x21
 2766 0bf5 2D010000 		.4byte	.LASF189
 2767 0bf9 01       		.byte	0x1
 2768 0bfa B5       		.byte	0xb5
 2769 0bfb 0B       		.byte	0xb
 2770 0bfc 3F0C0000 		.4byte	0xc3f
 2771 0c00 8A000000 		.4byte	.LLST6
 2772 0c04 84000000 		.4byte	.LVUS6
 2773 0c08 1E       		.uleb128 0x1e
 2774 0c09 2D110000 		.4byte	0x112d
 2775 0c0d E6020000 		.4byte	.LBI20
 2776 0c11 01       		.byte	.LVU231
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 93


 2777 0c12 E6020000 		.4byte	.LBB20
 2778 0c16 E8020000 		.4byte	.LBE20
 2779 0c1a 01       		.byte	0x1
 2780 0c1b BB       		.byte	0xbb
 2781 0c1c 09       		.byte	0x9
 2782 0c1d 22       		.uleb128 0x22
 2783 0c1e 10110000 		.4byte	0x1110
 2784 0c22 E8020000 		.4byte	.LBI22
 2785 0c26 01       		.byte	.LVU234
 2786 0c27 18000000 		.4byte	.Ldebug_ranges0+0x18
 2787 0c2b 01       		.byte	0x1
 2788 0c2c BC       		.byte	0xbc
 2789 0c2d 09       		.byte	0x9
 2790 0c2e 23       		.uleb128 0x23
 2791 0c2f 1F110000 		.4byte	0x111f
 2792 0c33 BE000000 		.4byte	.LLST7
 2793 0c37 B8000000 		.4byte	.LVUS7
 2794 0c3b 00       		.byte	0
 2795 0c3c 00       		.byte	0
 2796 0c3d 24       		.uleb128 0x24
 2797 0c3e 01       		.byte	0x1
 2798 0c3f 25       		.uleb128 0x25
 2799 0c40 04       		.byte	0x4
 2800 0c41 3D0C0000 		.4byte	0xc3d
 2801 0c45 1D       		.uleb128 0x1d
 2802 0c46 01       		.byte	0x1
 2803 0c47 D7080000 		.4byte	.LASF190
 2804 0c4b 01       		.byte	0x1
 2805 0c4c A5       		.byte	0xa5
 2806 0c4d 06       		.byte	0x6
 2807 0c4e 01       		.byte	0x1
 2808 0c4f 94020000 		.4byte	.LFB125
 2809 0c53 D4020000 		.4byte	.LFE125
 2810 0c57 02       		.byte	0x2
 2811 0c58 7D       		.byte	0x7d
 2812 0c59 00       		.sleb128 0
 2813 0c5a 01       		.byte	0x1
 2814 0c5b B00C0000 		.4byte	0xcb0
 2815 0c5f 22       		.uleb128 0x22
 2816 0c60 C5100000 		.4byte	0x10c5
 2817 0c64 94020000 		.4byte	.LBI14
 2818 0c68 02       		.byte	.LVU195
 2819 0c69 00000000 		.4byte	.Ldebug_ranges0+0
 2820 0c6d 01       		.byte	0x1
 2821 0c6e A6       		.byte	0xa6
 2822 0c6f 02       		.byte	0x2
 2823 0c70 23       		.uleb128 0x23
 2824 0c71 D8100000 		.4byte	0x10d8
 2825 0c75 F6000000 		.4byte	.LLST2
 2826 0c79 EC000000 		.4byte	.LVUS2
 2827 0c7d 26       		.uleb128 0x26
 2828 0c7e E6100000 		.4byte	0x10e6
 2829 0c82 AC020000 		.4byte	.LBI16
 2830 0c86 01       		.byte	.LVU205
 2831 0c87 AC020000 		.4byte	.LBB16
 2832 0c8b B4020000 		.4byte	.LBE16
 2833 0c8f 02       		.byte	0x2
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 94


 2834 0c90 AD06     		.2byte	0x6ad
 2835 0c92 03       		.byte	0x3
 2836 0c93 23       		.uleb128 0x23
 2837 0c94 02110000 		.4byte	0x1102
 2838 0c98 57010000 		.4byte	.LLST3
 2839 0c9c 55010000 		.4byte	.LVUS3
 2840 0ca0 23       		.uleb128 0x23
 2841 0ca1 F5100000 		.4byte	0x10f5
 2842 0ca5 6D010000 		.4byte	.LLST4
 2843 0ca9 6B010000 		.4byte	.LVUS4
 2844 0cad 00       		.byte	0
 2845 0cae 00       		.byte	0
 2846 0caf 00       		.byte	0
 2847 0cb0 18       		.uleb128 0x18
 2848 0cb1 01       		.byte	0x1
 2849 0cb2 7F050000 		.4byte	.LASF191
 2850 0cb6 01       		.byte	0x1
 2851 0cb7 79       		.byte	0x79
 2852 0cb8 06       		.byte	0x6
 2853 0cb9 01       		.byte	0x1
 2854 0cba FC010000 		.4byte	.LFB124
 2855 0cbe 94020000 		.4byte	.LFE124
 2856 0cc2 82010000 		.4byte	.LLST1
 2857 0cc6 01       		.byte	0x1
 2858 0cc7 E80D0000 		.4byte	0xde8
 2859 0ccb 19       		.uleb128 0x19
 2860 0ccc E6070000 		.4byte	.LASF192
 2861 0cd0 01       		.byte	0x1
 2862 0cd1 7F       		.byte	0x7f
 2863 0cd2 13       		.byte	0x13
 2864 0cd3 840A0000 		.4byte	0xa84
 2865 0cd7 02       		.byte	0x2
 2866 0cd8 91       		.byte	0x91
 2867 0cd9 70       		.sleb128 -16
 2868 0cda 19       		.uleb128 0x19
 2869 0cdb C5090000 		.4byte	.LASF193
 2870 0cdf 01       		.byte	0x1
 2871 0ce0 89       		.byte	0x89
 2872 0ce1 13       		.byte	0x13
 2873 0ce2 D60A0000 		.4byte	0xad6
 2874 0ce6 02       		.byte	0x2
 2875 0ce7 91       		.byte	0x91
 2876 0ce8 6C       		.sleb128 -20
 2877 0ce9 1A       		.uleb128 0x1a
 2878 0cea 08020000 		.4byte	.LVL26
 2879 0cee 67110000 		.4byte	0x1167
 2880 0cf2 010D0000 		.4byte	0xd01
 2881 0cf6 1B       		.uleb128 0x1b
 2882 0cf7 01       		.byte	0x1
 2883 0cf8 50       		.byte	0x50
 2884 0cf9 01       		.byte	0x1
 2885 0cfa 31       		.byte	0x31
 2886 0cfb 1B       		.uleb128 0x1b
 2887 0cfc 01       		.byte	0x1
 2888 0cfd 51       		.byte	0x51
 2889 0cfe 01       		.byte	0x1
 2890 0cff 31       		.byte	0x31
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 95


 2891 0d00 00       		.byte	0
 2892 0d01 1A       		.uleb128 0x1a
 2893 0d02 12020000 		.4byte	.LVL27
 2894 0d06 76110000 		.4byte	0x1176
 2895 0d0a 1F0D0000 		.4byte	0xd1f
 2896 0d0e 1B       		.uleb128 0x1b
 2897 0d0f 01       		.byte	0x1
 2898 0d10 50       		.byte	0x50
 2899 0d11 02       		.byte	0x2
 2900 0d12 74       		.byte	0x74
 2901 0d13 00       		.sleb128 0
 2902 0d14 1B       		.uleb128 0x1b
 2903 0d15 01       		.byte	0x1
 2904 0d16 51       		.byte	0x51
 2905 0d17 01       		.byte	0x1
 2906 0d18 3B       		.byte	0x3b
 2907 0d19 1B       		.uleb128 0x1b
 2908 0d1a 01       		.byte	0x1
 2909 0d1b 52       		.byte	0x52
 2910 0d1c 01       		.byte	0x1
 2911 0d1d 31       		.byte	0x31
 2912 0d1e 00       		.byte	0
 2913 0d1f 1A       		.uleb128 0x1a
 2914 0d20 26020000 		.4byte	.LVL28
 2915 0d24 58110000 		.4byte	0x1158
 2916 0d28 390D0000 		.4byte	0xd39
 2917 0d2c 1B       		.uleb128 0x1b
 2918 0d2d 01       		.byte	0x1
 2919 0d2e 50       		.byte	0x50
 2920 0d2f 02       		.byte	0x2
 2921 0d30 74       		.byte	0x74
 2922 0d31 00       		.sleb128 0
 2923 0d32 1B       		.uleb128 0x1b
 2924 0d33 01       		.byte	0x1
 2925 0d34 51       		.byte	0x51
 2926 0d35 02       		.byte	0x2
 2927 0d36 91       		.byte	0x91
 2928 0d37 70       		.sleb128 -16
 2929 0d38 00       		.byte	0
 2930 0d39 1A       		.uleb128 0x1a
 2931 0d3a 34020000 		.4byte	.LVL29
 2932 0d3e 85110000 		.4byte	0x1185
 2933 0d42 4D0D0000 		.4byte	0xd4d
 2934 0d46 1B       		.uleb128 0x1b
 2935 0d47 01       		.byte	0x1
 2936 0d48 50       		.byte	0x50
 2937 0d49 02       		.byte	0x2
 2938 0d4a 91       		.byte	0x91
 2939 0d4b 6C       		.sleb128 -20
 2940 0d4c 00       		.byte	0
 2941 0d4d 1A       		.uleb128 0x1a
 2942 0d4e 3C020000 		.4byte	.LVL30
 2943 0d52 93110000 		.4byte	0x1193
 2944 0d56 610D0000 		.4byte	0xd61
 2945 0d5a 1B       		.uleb128 0x1b
 2946 0d5b 01       		.byte	0x1
 2947 0d5c 50       		.byte	0x50
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 96


 2948 0d5d 02       		.byte	0x2
 2949 0d5e 74       		.byte	0x74
 2950 0d5f 00       		.sleb128 0
 2951 0d60 00       		.byte	0
 2952 0d61 1A       		.uleb128 0x1a
 2953 0d62 46020000 		.4byte	.LVL31
 2954 0d66 A2110000 		.4byte	0x11a2
 2955 0d6a 7A0D0000 		.4byte	0xd7a
 2956 0d6e 1B       		.uleb128 0x1b
 2957 0d6f 01       		.byte	0x1
 2958 0d70 50       		.byte	0x50
 2959 0d71 02       		.byte	0x2
 2960 0d72 74       		.byte	0x74
 2961 0d73 00       		.sleb128 0
 2962 0d74 1B       		.uleb128 0x1b
 2963 0d75 01       		.byte	0x1
 2964 0d76 51       		.byte	0x51
 2965 0d77 01       		.byte	0x1
 2966 0d78 30       		.byte	0x30
 2967 0d79 00       		.byte	0
 2968 0d7a 1A       		.uleb128 0x1a
 2969 0d7b 6C020000 		.4byte	.LVL32
 2970 0d7f B1110000 		.4byte	0x11b1
 2971 0d83 990D0000 		.4byte	0xd99
 2972 0d87 1B       		.uleb128 0x1b
 2973 0d88 01       		.byte	0x1
 2974 0d89 50       		.byte	0x50
 2975 0d8a 02       		.byte	0x2
 2976 0d8b 74       		.byte	0x74
 2977 0d8c 00       		.sleb128 0
 2978 0d8d 1B       		.uleb128 0x1b
 2979 0d8e 01       		.byte	0x1
 2980 0d8f 51       		.byte	0x51
 2981 0d90 02       		.byte	0x2
 2982 0d91 08       		.byte	0x8
 2983 0d92 47       		.byte	0x47
 2984 0d93 1B       		.uleb128 0x1b
 2985 0d94 01       		.byte	0x1
 2986 0d95 52       		.byte	0x52
 2987 0d96 01       		.byte	0x1
 2988 0d97 30       		.byte	0x30
 2989 0d98 00       		.byte	0
 2990 0d99 1A       		.uleb128 0x1a
 2991 0d9a 76020000 		.4byte	.LVL33
 2992 0d9e C0110000 		.4byte	0x11c0
 2993 0da2 B40D0000 		.4byte	0xdb4
 2994 0da6 1B       		.uleb128 0x1b
 2995 0da7 01       		.byte	0x1
 2996 0da8 50       		.byte	0x50
 2997 0da9 02       		.byte	0x2
 2998 0daa 74       		.byte	0x74
 2999 0dab 00       		.sleb128 0
 3000 0dac 1B       		.uleb128 0x1b
 3001 0dad 01       		.byte	0x1
 3002 0dae 51       		.byte	0x51
 3003 0daf 03       		.byte	0x3
 3004 0db0 0A       		.byte	0xa
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 97


 3005 0db1 FFFF     		.2byte	0xffff
 3006 0db3 00       		.byte	0
 3007 0db4 1A       		.uleb128 0x1a
 3008 0db5 80020000 		.4byte	.LVL34
 3009 0db9 CF110000 		.4byte	0x11cf
 3010 0dbd D20D0000 		.4byte	0xdd2
 3011 0dc1 1B       		.uleb128 0x1b
 3012 0dc2 01       		.byte	0x1
 3013 0dc3 50       		.byte	0x50
 3014 0dc4 02       		.byte	0x2
 3015 0dc5 74       		.byte	0x74
 3016 0dc6 00       		.sleb128 0
 3017 0dc7 1B       		.uleb128 0x1b
 3018 0dc8 01       		.byte	0x1
 3019 0dc9 51       		.byte	0x51
 3020 0dca 01       		.byte	0x1
 3021 0dcb 40       		.byte	0x40
 3022 0dcc 1B       		.uleb128 0x1b
 3023 0dcd 01       		.byte	0x1
 3024 0dce 52       		.byte	0x52
 3025 0dcf 01       		.byte	0x1
 3026 0dd0 31       		.byte	0x31
 3027 0dd1 00       		.byte	0
 3028 0dd2 1C       		.uleb128 0x1c
 3029 0dd3 88020000 		.4byte	.LVL35
 3030 0dd7 DE110000 		.4byte	0x11de
 3031 0ddb 1B       		.uleb128 0x1b
 3032 0ddc 01       		.byte	0x1
 3033 0ddd 50       		.byte	0x50
 3034 0dde 02       		.byte	0x2
 3035 0ddf 74       		.byte	0x74
 3036 0de0 00       		.sleb128 0
 3037 0de1 1B       		.uleb128 0x1b
 3038 0de2 01       		.byte	0x1
 3039 0de3 51       		.byte	0x51
 3040 0de4 01       		.byte	0x1
 3041 0de5 31       		.byte	0x31
 3042 0de6 00       		.byte	0
 3043 0de7 00       		.byte	0
 3044 0de8 18       		.uleb128 0x18
 3045 0de9 01       		.byte	0x1
 3046 0dea 1C040000 		.4byte	.LASF194
 3047 0dee 01       		.byte	0x1
 3048 0def 04       		.byte	0x4
 3049 0df0 06       		.byte	0x6
 3050 0df1 01       		.byte	0x1
 3051 0df2 00000000 		.4byte	.LFB123
 3052 0df6 FC010000 		.4byte	.LFE123
 3053 0dfa AE010000 		.4byte	.LLST0
 3054 0dfe 01       		.byte	0x1
 3055 0dff C5100000 		.4byte	0x10c5
 3056 0e03 19       		.uleb128 0x19
 3057 0e04 01060000 		.4byte	.LASF195
 3058 0e08 01       		.byte	0x1
 3059 0e09 22       		.byte	0x22
 3060 0e0a 14       		.byte	0x14
 3061 0e0b 840A0000 		.4byte	0xa84
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 98


 3062 0e0f 02       		.byte	0x2
 3063 0e10 91       		.byte	0x91
 3064 0e11 58       		.sleb128 -40
 3065 0e12 19       		.uleb128 0x19
 3066 0e13 10060000 		.4byte	.LASF196
 3067 0e17 01       		.byte	0x1
 3068 0e18 2B       		.byte	0x2b
 3069 0e19 14       		.byte	0x14
 3070 0e1a 840A0000 		.4byte	0xa84
 3071 0e1e 02       		.byte	0x2
 3072 0e1f 91       		.byte	0x91
 3073 0e20 60       		.sleb128 -32
 3074 0e21 19       		.uleb128 0x19
 3075 0e22 E1090000 		.4byte	.LASF197
 3076 0e26 01       		.byte	0x1
 3077 0e27 69       		.byte	0x69
 3078 0e28 14       		.byte	0x14
 3079 0e29 D60A0000 		.4byte	0xad6
 3080 0e2d 02       		.byte	0x2
 3081 0e2e 91       		.byte	0x91
 3082 0e2f 54       		.sleb128 -44
 3083 0e30 1A       		.uleb128 0x1a
 3084 0e31 0E000000 		.4byte	.LVL0
 3085 0e35 67110000 		.4byte	0x1167
 3086 0e39 480E0000 		.4byte	0xe48
 3087 0e3d 1B       		.uleb128 0x1b
 3088 0e3e 01       		.byte	0x1
 3089 0e3f 50       		.byte	0x50
 3090 0e40 01       		.byte	0x1
 3091 0e41 32       		.byte	0x32
 3092 0e42 1B       		.uleb128 0x1b
 3093 0e43 01       		.byte	0x1
 3094 0e44 51       		.byte	0x51
 3095 0e45 01       		.byte	0x1
 3096 0e46 31       		.byte	0x31
 3097 0e47 00       		.byte	0
 3098 0e48 1A       		.uleb128 0x1a
 3099 0e49 16000000 		.4byte	.LVL1
 3100 0e4d 67110000 		.4byte	0x1167
 3101 0e51 600E0000 		.4byte	0xe60
 3102 0e55 1B       		.uleb128 0x1b
 3103 0e56 01       		.byte	0x1
 3104 0e57 50       		.byte	0x50
 3105 0e58 01       		.byte	0x1
 3106 0e59 34       		.byte	0x34
 3107 0e5a 1B       		.uleb128 0x1b
 3108 0e5b 01       		.byte	0x1
 3109 0e5c 51       		.byte	0x51
 3110 0e5d 01       		.byte	0x1
 3111 0e5e 31       		.byte	0x31
 3112 0e5f 00       		.byte	0
 3113 0e60 1A       		.uleb128 0x1a
 3114 0e61 1E000000 		.4byte	.LVL2
 3115 0e65 67110000 		.4byte	0x1167
 3116 0e69 790E0000 		.4byte	0xe79
 3117 0e6d 1B       		.uleb128 0x1b
 3118 0e6e 01       		.byte	0x1
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 99


 3119 0e6f 50       		.byte	0x50
 3120 0e70 02       		.byte	0x2
 3121 0e71 08       		.byte	0x8
 3122 0e72 20       		.byte	0x20
 3123 0e73 1B       		.uleb128 0x1b
 3124 0e74 01       		.byte	0x1
 3125 0e75 51       		.byte	0x51
 3126 0e76 01       		.byte	0x1
 3127 0e77 31       		.byte	0x31
 3128 0e78 00       		.byte	0
 3129 0e79 1A       		.uleb128 0x1a
 3130 0e7a 28000000 		.4byte	.LVL3
 3131 0e7e ED110000 		.4byte	0x11ed
 3132 0e82 930E0000 		.4byte	0xe93
 3133 0e86 1B       		.uleb128 0x1b
 3134 0e87 01       		.byte	0x1
 3135 0e88 50       		.byte	0x50
 3136 0e89 03       		.byte	0x3
 3137 0e8a 40       		.byte	0x40
 3138 0e8b 3E       		.byte	0x3e
 3139 0e8c 24       		.byte	0x24
 3140 0e8d 1B       		.uleb128 0x1b
 3141 0e8e 01       		.byte	0x1
 3142 0e8f 51       		.byte	0x51
 3143 0e90 01       		.byte	0x1
 3144 0e91 31       		.byte	0x31
 3145 0e92 00       		.byte	0
 3146 0e93 1A       		.uleb128 0x1a
 3147 0e94 32000000 		.4byte	.LVL4
 3148 0e98 ED110000 		.4byte	0x11ed
 3149 0e9c AD0E0000 		.4byte	0xead
 3150 0ea0 1B       		.uleb128 0x1b
 3151 0ea1 01       		.byte	0x1
 3152 0ea2 50       		.byte	0x50
 3153 0ea3 03       		.byte	0x3
 3154 0ea4 40       		.byte	0x40
 3155 0ea5 3D       		.byte	0x3d
 3156 0ea6 24       		.byte	0x24
 3157 0ea7 1B       		.uleb128 0x1b
 3158 0ea8 01       		.byte	0x1
 3159 0ea9 51       		.byte	0x51
 3160 0eaa 01       		.byte	0x1
 3161 0eab 31       		.byte	0x31
 3162 0eac 00       		.byte	0
 3163 0ead 1A       		.uleb128 0x1a
 3164 0eae 3E000000 		.4byte	.LVL5
 3165 0eb2 76110000 		.4byte	0x1176
 3166 0eb6 CC0E0000 		.4byte	0xecc
 3167 0eba 1B       		.uleb128 0x1b
 3168 0ebb 01       		.byte	0x1
 3169 0ebc 50       		.byte	0x50
 3170 0ebd 03       		.byte	0x3
 3171 0ebe 42       		.byte	0x42
 3172 0ebf 4A       		.byte	0x4a
 3173 0ec0 24       		.byte	0x24
 3174 0ec1 1B       		.uleb128 0x1b
 3175 0ec2 01       		.byte	0x1
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 100


 3176 0ec3 51       		.byte	0x51
 3177 0ec4 01       		.byte	0x1
 3178 0ec5 36       		.byte	0x36
 3179 0ec6 1B       		.uleb128 0x1b
 3180 0ec7 01       		.byte	0x1
 3181 0ec8 52       		.byte	0x52
 3182 0ec9 01       		.byte	0x1
 3183 0eca 32       		.byte	0x32
 3184 0ecb 00       		.byte	0
 3185 0ecc 1A       		.uleb128 0x1a
 3186 0ecd 4A000000 		.4byte	.LVL6
 3187 0ed1 76110000 		.4byte	0x1176
 3188 0ed5 EB0E0000 		.4byte	0xeeb
 3189 0ed9 1B       		.uleb128 0x1b
 3190 0eda 01       		.byte	0x1
 3191 0edb 50       		.byte	0x50
 3192 0edc 03       		.byte	0x3
 3193 0edd 42       		.byte	0x42
 3194 0ede 4A       		.byte	0x4a
 3195 0edf 24       		.byte	0x24
 3196 0ee0 1B       		.uleb128 0x1b
 3197 0ee1 01       		.byte	0x1
 3198 0ee2 51       		.byte	0x51
 3199 0ee3 01       		.byte	0x1
 3200 0ee4 37       		.byte	0x37
 3201 0ee5 1B       		.uleb128 0x1b
 3202 0ee6 01       		.byte	0x1
 3203 0ee7 52       		.byte	0x52
 3204 0ee8 01       		.byte	0x1
 3205 0ee9 32       		.byte	0x32
 3206 0eea 00       		.byte	0
 3207 0eeb 1A       		.uleb128 0x1a
 3208 0eec 58000000 		.4byte	.LVL7
 3209 0ef0 76110000 		.4byte	0x1176
 3210 0ef4 0A0F0000 		.4byte	0xf0a
 3211 0ef8 1B       		.uleb128 0x1b
 3212 0ef9 01       		.byte	0x1
 3213 0efa 50       		.byte	0x50
 3214 0efb 03       		.byte	0x3
 3215 0efc 42       		.byte	0x42
 3216 0efd 4A       		.byte	0x4a
 3217 0efe 24       		.byte	0x24
 3218 0eff 1B       		.uleb128 0x1b
 3219 0f00 01       		.byte	0x1
 3220 0f01 51       		.byte	0x51
 3221 0f02 01       		.byte	0x1
 3222 0f03 3B       		.byte	0x3b
 3223 0f04 1B       		.uleb128 0x1b
 3224 0f05 01       		.byte	0x1
 3225 0f06 52       		.byte	0x52
 3226 0f07 01       		.byte	0x1
 3227 0f08 3A       		.byte	0x3a
 3228 0f09 00       		.byte	0
 3229 0f0a 1A       		.uleb128 0x1a
 3230 0f0b 64000000 		.4byte	.LVL8
 3231 0f0f 76110000 		.4byte	0x1176
 3232 0f13 290F0000 		.4byte	0xf29
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 101


 3233 0f17 1B       		.uleb128 0x1b
 3234 0f18 01       		.byte	0x1
 3235 0f19 50       		.byte	0x50
 3236 0f1a 03       		.byte	0x3
 3237 0f1b 42       		.byte	0x42
 3238 0f1c 4A       		.byte	0x4a
 3239 0f1d 24       		.byte	0x24
 3240 0f1e 1B       		.uleb128 0x1b
 3241 0f1f 01       		.byte	0x1
 3242 0f20 51       		.byte	0x51
 3243 0f21 01       		.byte	0x1
 3244 0f22 3C       		.byte	0x3c
 3245 0f23 1B       		.uleb128 0x1b
 3246 0f24 01       		.byte	0x1
 3247 0f25 52       		.byte	0x52
 3248 0f26 01       		.byte	0x1
 3249 0f27 3A       		.byte	0x3a
 3250 0f28 00       		.byte	0
 3251 0f29 1A       		.uleb128 0x1a
 3252 0f2a 6E000000 		.4byte	.LVL9
 3253 0f2e 76110000 		.4byte	0x1176
 3254 0f32 470F0000 		.4byte	0xf47
 3255 0f36 1B       		.uleb128 0x1b
 3256 0f37 01       		.byte	0x1
 3257 0f38 50       		.byte	0x50
 3258 0f39 02       		.byte	0x2
 3259 0f3a 74       		.byte	0x74
 3260 0f3b 00       		.sleb128 0
 3261 0f3c 1B       		.uleb128 0x1b
 3262 0f3d 01       		.byte	0x1
 3263 0f3e 51       		.byte	0x51
 3264 0f3f 01       		.byte	0x1
 3265 0f40 38       		.byte	0x38
 3266 0f41 1B       		.uleb128 0x1b
 3267 0f42 01       		.byte	0x1
 3268 0f43 52       		.byte	0x52
 3269 0f44 01       		.byte	0x1
 3270 0f45 31       		.byte	0x31
 3271 0f46 00       		.byte	0
 3272 0f47 1A       		.uleb128 0x1a
 3273 0f48 78000000 		.4byte	.LVL10
 3274 0f4c 76110000 		.4byte	0x1176
 3275 0f50 650F0000 		.4byte	0xf65
 3276 0f54 1B       		.uleb128 0x1b
 3277 0f55 01       		.byte	0x1
 3278 0f56 50       		.byte	0x50
 3279 0f57 02       		.byte	0x2
 3280 0f58 74       		.byte	0x74
 3281 0f59 00       		.sleb128 0
 3282 0f5a 1B       		.uleb128 0x1b
 3283 0f5b 01       		.byte	0x1
 3284 0f5c 51       		.byte	0x51
 3285 0f5d 01       		.byte	0x1
 3286 0f5e 39       		.byte	0x39
 3287 0f5f 1B       		.uleb128 0x1b
 3288 0f60 01       		.byte	0x1
 3289 0f61 52       		.byte	0x52
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 102


 3290 0f62 01       		.byte	0x1
 3291 0f63 31       		.byte	0x31
 3292 0f64 00       		.byte	0
 3293 0f65 1A       		.uleb128 0x1a
 3294 0f66 8E000000 		.4byte	.LVL11
 3295 0f6a 58110000 		.4byte	0x1158
 3296 0f6e 800F0000 		.4byte	0xf80
 3297 0f72 1B       		.uleb128 0x1b
 3298 0f73 01       		.byte	0x1
 3299 0f74 50       		.byte	0x50
 3300 0f75 03       		.byte	0x3
 3301 0f76 42       		.byte	0x42
 3302 0f77 4A       		.byte	0x4a
 3303 0f78 24       		.byte	0x24
 3304 0f79 1B       		.uleb128 0x1b
 3305 0f7a 01       		.byte	0x1
 3306 0f7b 51       		.byte	0x51
 3307 0f7c 02       		.byte	0x2
 3308 0f7d 91       		.byte	0x91
 3309 0f7e 58       		.sleb128 -40
 3310 0f7f 00       		.byte	0
 3311 0f80 1A       		.uleb128 0x1a
 3312 0f81 A2000000 		.4byte	.LVL12
 3313 0f85 58110000 		.4byte	0x1158
 3314 0f89 9D0F0000 		.4byte	0xf9d
 3315 0f8d 1B       		.uleb128 0x1b
 3316 0f8e 01       		.byte	0x1
 3317 0f8f 50       		.byte	0x50
 3318 0f90 05       		.byte	0x5
 3319 0f91 0C       		.byte	0xc
 3320 0f92 00040048 		.4byte	0x48000400
 3321 0f96 1B       		.uleb128 0x1b
 3322 0f97 01       		.byte	0x1
 3323 0f98 51       		.byte	0x51
 3324 0f99 02       		.byte	0x2
 3325 0f9a 91       		.byte	0x91
 3326 0f9b 60       		.sleb128 -32
 3327 0f9c 00       		.byte	0
 3328 0f9d 1A       		.uleb128 0x1a
 3329 0f9e A8000000 		.4byte	.LVL13
 3330 0fa2 93110000 		.4byte	0x1193
 3331 0fa6 B10F0000 		.4byte	0xfb1
 3332 0faa 1B       		.uleb128 0x1b
 3333 0fab 01       		.byte	0x1
 3334 0fac 50       		.byte	0x50
 3335 0fad 02       		.byte	0x2
 3336 0fae 74       		.byte	0x74
 3337 0faf 00       		.sleb128 0
 3338 0fb0 00       		.byte	0
 3339 0fb1 1A       		.uleb128 0x1a
 3340 0fb2 B0000000 		.4byte	.LVL14
 3341 0fb6 A2110000 		.4byte	0x11a2
 3342 0fba CA0F0000 		.4byte	0xfca
 3343 0fbe 1B       		.uleb128 0x1b
 3344 0fbf 01       		.byte	0x1
 3345 0fc0 50       		.byte	0x50
 3346 0fc1 02       		.byte	0x2
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 103


 3347 0fc2 74       		.byte	0x74
 3348 0fc3 00       		.sleb128 0
 3349 0fc4 1B       		.uleb128 0x1b
 3350 0fc5 01       		.byte	0x1
 3351 0fc6 51       		.byte	0x51
 3352 0fc7 01       		.byte	0x1
 3353 0fc8 30       		.byte	0x30
 3354 0fc9 00       		.byte	0
 3355 0fca 1A       		.uleb128 0x1a
 3356 0fcb EC000000 		.4byte	.LVL15
 3357 0fcf DE110000 		.4byte	0x11de
 3358 0fd3 E40F0000 		.4byte	0xfe4
 3359 0fd7 1B       		.uleb128 0x1b
 3360 0fd8 01       		.byte	0x1
 3361 0fd9 50       		.byte	0x50
 3362 0fda 03       		.byte	0x3
 3363 0fdb 74       		.byte	0x74
 3364 0fdc 8078     		.sleb128 -1024
 3365 0fde 1B       		.uleb128 0x1b
 3366 0fdf 01       		.byte	0x1
 3367 0fe0 51       		.byte	0x51
 3368 0fe1 01       		.byte	0x1
 3369 0fe2 31       		.byte	0x31
 3370 0fe3 00       		.byte	0
 3371 0fe4 1A       		.uleb128 0x1a
 3372 0fe5 F2000000 		.4byte	.LVL16
 3373 0fe9 93110000 		.4byte	0x1193
 3374 0fed F80F0000 		.4byte	0xff8
 3375 0ff1 1B       		.uleb128 0x1b
 3376 0ff2 01       		.byte	0x1
 3377 0ff3 50       		.byte	0x50
 3378 0ff4 02       		.byte	0x2
 3379 0ff5 74       		.byte	0x74
 3380 0ff6 00       		.sleb128 0
 3381 0ff7 00       		.byte	0
 3382 0ff8 1A       		.uleb128 0x1a
 3383 0ff9 FA000000 		.4byte	.LVL17
 3384 0ffd A2110000 		.4byte	0x11a2
 3385 1001 11100000 		.4byte	0x1011
 3386 1005 1B       		.uleb128 0x1b
 3387 1006 01       		.byte	0x1
 3388 1007 50       		.byte	0x50
 3389 1008 02       		.byte	0x2
 3390 1009 74       		.byte	0x74
 3391 100a 00       		.sleb128 0
 3392 100b 1B       		.uleb128 0x1b
 3393 100c 01       		.byte	0x1
 3394 100d 51       		.byte	0x51
 3395 100e 01       		.byte	0x1
 3396 100f 30       		.byte	0x30
 3397 1010 00       		.byte	0
 3398 1011 1A       		.uleb128 0x1a
 3399 1012 34010000 		.4byte	.LVL18
 3400 1016 DE110000 		.4byte	0x11de
 3401 101a 2C100000 		.4byte	0x102c
 3402 101e 1B       		.uleb128 0x1b
 3403 101f 01       		.byte	0x1
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 104


 3404 1020 50       		.byte	0x50
 3405 1021 04       		.byte	0x4
 3406 1022 74       		.byte	0x74
 3407 1023 80887B   		.sleb128 -80896
 3408 1026 1B       		.uleb128 0x1b
 3409 1027 01       		.byte	0x1
 3410 1028 51       		.byte	0x51
 3411 1029 01       		.byte	0x1
 3412 102a 31       		.byte	0x31
 3413 102b 00       		.byte	0
 3414 102c 1A       		.uleb128 0x1a
 3415 102d 3A010000 		.4byte	.LVL19
 3416 1031 93110000 		.4byte	0x1193
 3417 1035 40100000 		.4byte	0x1040
 3418 1039 1B       		.uleb128 0x1b
 3419 103a 01       		.byte	0x1
 3420 103b 50       		.byte	0x50
 3421 103c 02       		.byte	0x2
 3422 103d 74       		.byte	0x74
 3423 103e 00       		.sleb128 0
 3424 103f 00       		.byte	0
 3425 1040 1A       		.uleb128 0x1a
 3426 1041 7C010000 		.4byte	.LVL20
 3427 1045 DE110000 		.4byte	0x11de
 3428 1049 5A100000 		.4byte	0x105a
 3429 104d 1B       		.uleb128 0x1b
 3430 104e 01       		.byte	0x1
 3431 104f 50       		.byte	0x50
 3432 1050 03       		.byte	0x3
 3433 1051 74       		.byte	0x74
 3434 1052 8078     		.sleb128 -1024
 3435 1054 1B       		.uleb128 0x1b
 3436 1055 01       		.byte	0x1
 3437 1056 51       		.byte	0x51
 3438 1057 01       		.byte	0x1
 3439 1058 31       		.byte	0x31
 3440 1059 00       		.byte	0
 3441 105a 1A       		.uleb128 0x1a
 3442 105b 82010000 		.4byte	.LVL21
 3443 105f 93110000 		.4byte	0x1193
 3444 1063 6E100000 		.4byte	0x106e
 3445 1067 1B       		.uleb128 0x1b
 3446 1068 01       		.byte	0x1
 3447 1069 50       		.byte	0x50
 3448 106a 02       		.byte	0x2
 3449 106b 74       		.byte	0x74
 3450 106c 00       		.sleb128 0
 3451 106d 00       		.byte	0
 3452 106e 1A       		.uleb128 0x1a
 3453 106f BA010000 		.4byte	.LVL22
 3454 1073 DE110000 		.4byte	0x11de
 3455 1077 87100000 		.4byte	0x1087
 3456 107b 1B       		.uleb128 0x1b
 3457 107c 01       		.byte	0x1
 3458 107d 50       		.byte	0x50
 3459 107e 02       		.byte	0x2
 3460 107f 74       		.byte	0x74
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 105


 3461 1080 00       		.sleb128 0
 3462 1081 1B       		.uleb128 0x1b
 3463 1082 01       		.byte	0x1
 3464 1083 51       		.byte	0x51
 3465 1084 01       		.byte	0x1
 3466 1085 31       		.byte	0x31
 3467 1086 00       		.byte	0
 3468 1087 1A       		.uleb128 0x1a
 3469 1088 C8010000 		.4byte	.LVL23
 3470 108c 85110000 		.4byte	0x1185
 3471 1090 9B100000 		.4byte	0x109b
 3472 1094 1B       		.uleb128 0x1b
 3473 1095 01       		.byte	0x1
 3474 1096 50       		.byte	0x50
 3475 1097 02       		.byte	0x2
 3476 1098 91       		.byte	0x91
 3477 1099 54       		.sleb128 -44
 3478 109a 00       		.byte	0
 3479 109b 1A       		.uleb128 0x1a
 3480 109c CE010000 		.4byte	.LVL24
 3481 10a0 93110000 		.4byte	0x1193
 3482 10a4 AF100000 		.4byte	0x10af
 3483 10a8 1B       		.uleb128 0x1b
 3484 10a9 01       		.byte	0x1
 3485 10aa 50       		.byte	0x50
 3486 10ab 02       		.byte	0x2
 3487 10ac 74       		.byte	0x74
 3488 10ad 00       		.sleb128 0
 3489 10ae 00       		.byte	0
 3490 10af 1C       		.uleb128 0x1c
 3491 10b0 EC010000 		.4byte	.LVL25
 3492 10b4 DE110000 		.4byte	0x11de
 3493 10b8 1B       		.uleb128 0x1b
 3494 10b9 01       		.byte	0x1
 3495 10ba 50       		.byte	0x50
 3496 10bb 02       		.byte	0x2
 3497 10bc 74       		.byte	0x74
 3498 10bd 00       		.sleb128 0
 3499 10be 1B       		.uleb128 0x1b
 3500 10bf 01       		.byte	0x1
 3501 10c0 51       		.byte	0x51
 3502 10c1 01       		.byte	0x1
 3503 10c2 31       		.byte	0x31
 3504 10c3 00       		.byte	0
 3505 10c4 00       		.byte	0
 3506 10c5 27       		.uleb128 0x27
 3507 10c6 2C0B0000 		.4byte	.LASF220
 3508 10ca 02       		.byte	0x2
 3509 10cb A806     		.2byte	0x6a8
 3510 10cd 1A       		.byte	0x1a
 3511 10ce 01       		.byte	0x1
 3512 10cf AA020000 		.4byte	0x2aa
 3513 10d3 03       		.byte	0x3
 3514 10d4 E6100000 		.4byte	0x10e6
 3515 10d8 28       		.uleb128 0x28
 3516 10d9 1F050000 		.4byte	.LASF198
 3517 10dd 02       		.byte	0x2
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 106


 3518 10de A806     		.2byte	0x6a8
 3519 10e0 32       		.byte	0x32
 3520 10e1 AA020000 		.4byte	0x2aa
 3521 10e5 00       		.byte	0
 3522 10e6 29       		.uleb128 0x29
 3523 10e7 590B0000 		.4byte	.LASF201
 3524 10eb 02       		.byte	0x2
 3525 10ec 2906     		.2byte	0x629
 3526 10ee 16       		.byte	0x16
 3527 10ef 01       		.byte	0x1
 3528 10f0 03       		.byte	0x3
 3529 10f1 10110000 		.4byte	0x1110
 3530 10f5 28       		.uleb128 0x28
 3531 10f6 B0040000 		.4byte	.LASF199
 3532 10fa 02       		.byte	0x2
 3533 10fb 2906     		.2byte	0x629
 3534 10fd 31       		.byte	0x31
 3535 10fe 02020000 		.4byte	0x202
 3536 1102 28       		.uleb128 0x28
 3537 1103 F9030000 		.4byte	.LASF200
 3538 1107 02       		.byte	0x2
 3539 1108 2906     		.2byte	0x629
 3540 110a 40       		.byte	0x40
 3541 110b AA020000 		.4byte	0x2aa
 3542 110f 00       		.byte	0
 3543 1110 29       		.uleb128 0x29
 3544 1111 37040000 		.4byte	.LASF202
 3545 1115 03       		.byte	0x3
 3546 1116 C601     		.2byte	0x1c6
 3547 1118 39       		.byte	0x39
 3548 1119 01       		.byte	0x1
 3549 111a 03       		.byte	0x3
 3550 111b 2D110000 		.4byte	0x112d
 3551 111f 28       		.uleb128 0x28
 3552 1120 AA0A0000 		.4byte	.LASF203
 3553 1124 03       		.byte	0x3
 3554 1125 C601     		.2byte	0x1c6
 3555 1127 4C       		.byte	0x4c
 3556 1128 AA020000 		.4byte	0x2aa
 3557 112c 00       		.byte	0
 3558 112d 2A       		.uleb128 0x2a
 3559 112e DB050000 		.4byte	.LASF221
 3560 1132 03       		.byte	0x3
 3561 1133 3D01     		.2byte	0x13d
 3562 1135 39       		.byte	0x39
 3563 1136 01       		.byte	0x1
 3564 1137 03       		.byte	0x3
 3565 1138 2B       		.uleb128 0x2b
 3566 1139 CE0B0000 		.4byte	0xbce
 3567 113d 0C030000 		.4byte	.LFB127
 3568 1141 1C030000 		.4byte	.LFE127
 3569 1145 02       		.byte	0x2
 3570 1146 7D       		.byte	0x7d
 3571 1147 00       		.sleb128 0
 3572 1148 01       		.byte	0x1
 3573 1149 2C       		.uleb128 0x2c
 3574 114a 01       		.byte	0x1
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 107


 3575 114b 01       		.byte	0x1
 3576 114c EF080000 		.4byte	.LASF204
 3577 1150 EF080000 		.4byte	.LASF204
 3578 1154 0A       		.byte	0xa
 3579 1155 BE02     		.2byte	0x2be
 3580 1157 06       		.byte	0x6
 3581 1158 2C       		.uleb128 0x2c
 3582 1159 01       		.byte	0x1
 3583 115a 01       		.byte	0x1
 3584 115b 15050000 		.4byte	.LASF205
 3585 115f 15050000 		.4byte	.LASF205
 3586 1163 08       		.byte	0x8
 3587 1164 7601     		.2byte	0x176
 3588 1166 06       		.byte	0x6
 3589 1167 2C       		.uleb128 0x2c
 3590 1168 01       		.byte	0x1
 3591 1169 01       		.byte	0x1
 3592 116a 280A0000 		.4byte	.LASF206
 3593 116e 280A0000 		.4byte	.LASF206
 3594 1172 0A       		.byte	0xa
 3595 1173 C002     		.2byte	0x2c0
 3596 1175 06       		.byte	0x6
 3597 1176 2C       		.uleb128 0x2c
 3598 1177 01       		.byte	0x1
 3599 1178 01       		.byte	0x1
 3600 1179 8C040000 		.4byte	.LASF207
 3601 117d 8C040000 		.4byte	.LASF207
 3602 1181 08       		.byte	0x8
 3603 1182 8501     		.2byte	0x185
 3604 1184 06       		.byte	0x6
 3605 1185 2D       		.uleb128 0x2d
 3606 1186 01       		.byte	0x1
 3607 1187 01       		.byte	0x1
 3608 1188 83010000 		.4byte	.LASF208
 3609 118c 83010000 		.4byte	.LASF208
 3610 1190 09       		.byte	0x9
 3611 1191 B9       		.byte	0xb9
 3612 1192 06       		.byte	0x6
 3613 1193 2C       		.uleb128 0x2c
 3614 1194 01       		.byte	0x1
 3615 1195 01       		.byte	0x1
 3616 1196 D70A0000 		.4byte	.LASF209
 3617 119a D70A0000 		.4byte	.LASF209
 3618 119e 0B       		.byte	0xb
 3619 119f BE04     		.2byte	0x4be
 3620 11a1 06       		.byte	0x6
 3621 11a2 2C       		.uleb128 0x2c
 3622 11a3 01       		.byte	0x1
 3623 11a4 01       		.byte	0x1
 3624 11a5 51010000 		.4byte	.LASF210
 3625 11a9 51010000 		.4byte	.LASF210
 3626 11ad 0B       		.byte	0xb
 3627 11ae C204     		.2byte	0x4c2
 3628 11b0 06       		.byte	0x6
 3629 11b1 2C       		.uleb128 0x2c
 3630 11b2 01       		.byte	0x1
 3631 11b3 01       		.byte	0x1
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 108


 3632 11b4 90070000 		.4byte	.LASF211
 3633 11b8 90070000 		.4byte	.LASF211
 3634 11bc 0B       		.byte	0xb
 3635 11bd C104     		.2byte	0x4c1
 3636 11bf 06       		.byte	0x6
 3637 11c0 2C       		.uleb128 0x2c
 3638 11c1 01       		.byte	0x1
 3639 11c2 01       		.byte	0x1
 3640 11c3 C9050000 		.4byte	.LASF212
 3641 11c7 C9050000 		.4byte	.LASF212
 3642 11cb 0B       		.byte	0xb
 3643 11cc C404     		.2byte	0x4c4
 3644 11ce 06       		.byte	0x6
 3645 11cf 2C       		.uleb128 0x2c
 3646 11d0 01       		.byte	0x1
 3647 11d1 01       		.byte	0x1
 3648 11d2 61090000 		.4byte	.LASF213
 3649 11d6 61090000 		.4byte	.LASF213
 3650 11da 0B       		.byte	0xb
 3651 11db 1D05     		.2byte	0x51d
 3652 11dd 06       		.byte	0x6
 3653 11de 2C       		.uleb128 0x2c
 3654 11df 01       		.byte	0x1
 3655 11e0 01       		.byte	0x1
 3656 11e1 CA080000 		.4byte	.LASF214
 3657 11e5 CA080000 		.4byte	.LASF214
 3658 11e9 0B       		.byte	0xb
 3659 11ea CD04     		.2byte	0x4cd
 3660 11ec 06       		.byte	0x6
 3661 11ed 2C       		.uleb128 0x2c
 3662 11ee 01       		.byte	0x1
 3663 11ef 01       		.byte	0x1
 3664 11f0 A6080000 		.4byte	.LASF215
 3665 11f4 A6080000 		.4byte	.LASF215
 3666 11f8 0A       		.byte	0xa
 3667 11f9 BF02     		.2byte	0x2bf
 3668 11fb 06       		.byte	0x6
 3669 11fc 00       		.byte	0
 3670              		.section	.debug_abbrev,"",%progbits
 3671              	.Ldebug_abbrev0:
 3672 0000 01       		.uleb128 0x1
 3673 0001 11       		.uleb128 0x11
 3674 0002 01       		.byte	0x1
 3675 0003 25       		.uleb128 0x25
 3676 0004 0E       		.uleb128 0xe
 3677 0005 13       		.uleb128 0x13
 3678 0006 0B       		.uleb128 0xb
 3679 0007 03       		.uleb128 0x3
 3680 0008 0E       		.uleb128 0xe
 3681 0009 1B       		.uleb128 0x1b
 3682 000a 0E       		.uleb128 0xe
 3683 000b 11       		.uleb128 0x11
 3684 000c 01       		.uleb128 0x1
 3685 000d 12       		.uleb128 0x12
 3686 000e 01       		.uleb128 0x1
 3687 000f 10       		.uleb128 0x10
 3688 0010 06       		.uleb128 0x6
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 109


 3689 0011 00       		.byte	0
 3690 0012 00       		.byte	0
 3691 0013 02       		.uleb128 0x2
 3692 0014 24       		.uleb128 0x24
 3693 0015 00       		.byte	0
 3694 0016 0B       		.uleb128 0xb
 3695 0017 0B       		.uleb128 0xb
 3696 0018 3E       		.uleb128 0x3e
 3697 0019 0B       		.uleb128 0xb
 3698 001a 03       		.uleb128 0x3
 3699 001b 0E       		.uleb128 0xe
 3700 001c 00       		.byte	0
 3701 001d 00       		.byte	0
 3702 001e 03       		.uleb128 0x3
 3703 001f 04       		.uleb128 0x4
 3704 0020 01       		.byte	0x1
 3705 0021 03       		.uleb128 0x3
 3706 0022 0E       		.uleb128 0xe
 3707 0023 3E       		.uleb128 0x3e
 3708 0024 0B       		.uleb128 0xb
 3709 0025 0B       		.uleb128 0xb
 3710 0026 0B       		.uleb128 0xb
 3711 0027 49       		.uleb128 0x49
 3712 0028 13       		.uleb128 0x13
 3713 0029 3A       		.uleb128 0x3a
 3714 002a 0B       		.uleb128 0xb
 3715 002b 3B       		.uleb128 0x3b
 3716 002c 0B       		.uleb128 0xb
 3717 002d 39       		.uleb128 0x39
 3718 002e 0B       		.uleb128 0xb
 3719 002f 01       		.uleb128 0x1
 3720 0030 13       		.uleb128 0x13
 3721 0031 00       		.byte	0
 3722 0032 00       		.byte	0
 3723 0033 04       		.uleb128 0x4
 3724 0034 28       		.uleb128 0x28
 3725 0035 00       		.byte	0
 3726 0036 03       		.uleb128 0x3
 3727 0037 0E       		.uleb128 0xe
 3728 0038 1C       		.uleb128 0x1c
 3729 0039 0D       		.uleb128 0xd
 3730 003a 00       		.byte	0
 3731 003b 00       		.byte	0
 3732 003c 05       		.uleb128 0x5
 3733 003d 28       		.uleb128 0x28
 3734 003e 00       		.byte	0
 3735 003f 03       		.uleb128 0x3
 3736 0040 0E       		.uleb128 0xe
 3737 0041 1C       		.uleb128 0x1c
 3738 0042 0B       		.uleb128 0xb
 3739 0043 00       		.byte	0
 3740 0044 00       		.byte	0
 3741 0045 06       		.uleb128 0x6
 3742 0046 16       		.uleb128 0x16
 3743 0047 00       		.byte	0
 3744 0048 03       		.uleb128 0x3
 3745 0049 0E       		.uleb128 0xe
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 110


 3746 004a 3A       		.uleb128 0x3a
 3747 004b 0B       		.uleb128 0xb
 3748 004c 3B       		.uleb128 0x3b
 3749 004d 05       		.uleb128 0x5
 3750 004e 39       		.uleb128 0x39
 3751 004f 0B       		.uleb128 0xb
 3752 0050 49       		.uleb128 0x49
 3753 0051 13       		.uleb128 0x13
 3754 0052 00       		.byte	0
 3755 0053 00       		.byte	0
 3756 0054 07       		.uleb128 0x7
 3757 0055 16       		.uleb128 0x16
 3758 0056 00       		.byte	0
 3759 0057 03       		.uleb128 0x3
 3760 0058 0E       		.uleb128 0xe
 3761 0059 3A       		.uleb128 0x3a
 3762 005a 0B       		.uleb128 0xb
 3763 005b 3B       		.uleb128 0x3b
 3764 005c 0B       		.uleb128 0xb
 3765 005d 39       		.uleb128 0x39
 3766 005e 0B       		.uleb128 0xb
 3767 005f 49       		.uleb128 0x49
 3768 0060 13       		.uleb128 0x13
 3769 0061 00       		.byte	0
 3770 0062 00       		.byte	0
 3771 0063 08       		.uleb128 0x8
 3772 0064 24       		.uleb128 0x24
 3773 0065 00       		.byte	0
 3774 0066 0B       		.uleb128 0xb
 3775 0067 0B       		.uleb128 0xb
 3776 0068 3E       		.uleb128 0x3e
 3777 0069 0B       		.uleb128 0xb
 3778 006a 03       		.uleb128 0x3
 3779 006b 08       		.uleb128 0x8
 3780 006c 00       		.byte	0
 3781 006d 00       		.byte	0
 3782 006e 09       		.uleb128 0x9
 3783 006f 35       		.uleb128 0x35
 3784 0070 00       		.byte	0
 3785 0071 49       		.uleb128 0x49
 3786 0072 13       		.uleb128 0x13
 3787 0073 00       		.byte	0
 3788 0074 00       		.byte	0
 3789 0075 0A       		.uleb128 0xa
 3790 0076 26       		.uleb128 0x26
 3791 0077 00       		.byte	0
 3792 0078 49       		.uleb128 0x49
 3793 0079 13       		.uleb128 0x13
 3794 007a 00       		.byte	0
 3795 007b 00       		.byte	0
 3796 007c 0B       		.uleb128 0xb
 3797 007d 13       		.uleb128 0x13
 3798 007e 01       		.byte	0x1
 3799 007f 0B       		.uleb128 0xb
 3800 0080 05       		.uleb128 0x5
 3801 0081 3A       		.uleb128 0x3a
 3802 0082 0B       		.uleb128 0xb
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 111


 3803 0083 3B       		.uleb128 0x3b
 3804 0084 05       		.uleb128 0x5
 3805 0085 39       		.uleb128 0x39
 3806 0086 0B       		.uleb128 0xb
 3807 0087 01       		.uleb128 0x1
 3808 0088 13       		.uleb128 0x13
 3809 0089 00       		.byte	0
 3810 008a 00       		.byte	0
 3811 008b 0C       		.uleb128 0xc
 3812 008c 0D       		.uleb128 0xd
 3813 008d 00       		.byte	0
 3814 008e 03       		.uleb128 0x3
 3815 008f 0E       		.uleb128 0xe
 3816 0090 3A       		.uleb128 0x3a
 3817 0091 0B       		.uleb128 0xb
 3818 0092 3B       		.uleb128 0x3b
 3819 0093 05       		.uleb128 0x5
 3820 0094 39       		.uleb128 0x39
 3821 0095 0B       		.uleb128 0xb
 3822 0096 49       		.uleb128 0x49
 3823 0097 13       		.uleb128 0x13
 3824 0098 38       		.uleb128 0x38
 3825 0099 0A       		.uleb128 0xa
 3826 009a 00       		.byte	0
 3827 009b 00       		.byte	0
 3828 009c 0D       		.uleb128 0xd
 3829 009d 0D       		.uleb128 0xd
 3830 009e 00       		.byte	0
 3831 009f 03       		.uleb128 0x3
 3832 00a0 08       		.uleb128 0x8
 3833 00a1 3A       		.uleb128 0x3a
 3834 00a2 0B       		.uleb128 0xb
 3835 00a3 3B       		.uleb128 0x3b
 3836 00a4 05       		.uleb128 0x5
 3837 00a5 39       		.uleb128 0x39
 3838 00a6 0B       		.uleb128 0xb
 3839 00a7 49       		.uleb128 0x49
 3840 00a8 13       		.uleb128 0x13
 3841 00a9 38       		.uleb128 0x38
 3842 00aa 0A       		.uleb128 0xa
 3843 00ab 00       		.byte	0
 3844 00ac 00       		.byte	0
 3845 00ad 0E       		.uleb128 0xe
 3846 00ae 01       		.uleb128 0x1
 3847 00af 01       		.byte	0x1
 3848 00b0 49       		.uleb128 0x49
 3849 00b1 13       		.uleb128 0x13
 3850 00b2 01       		.uleb128 0x1
 3851 00b3 13       		.uleb128 0x13
 3852 00b4 00       		.byte	0
 3853 00b5 00       		.byte	0
 3854 00b6 0F       		.uleb128 0xf
 3855 00b7 21       		.uleb128 0x21
 3856 00b8 00       		.byte	0
 3857 00b9 49       		.uleb128 0x49
 3858 00ba 13       		.uleb128 0x13
 3859 00bb 2F       		.uleb128 0x2f
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 112


 3860 00bc 0B       		.uleb128 0xb
 3861 00bd 00       		.byte	0
 3862 00be 00       		.byte	0
 3863 00bf 10       		.uleb128 0x10
 3864 00c0 21       		.uleb128 0x21
 3865 00c1 00       		.byte	0
 3866 00c2 49       		.uleb128 0x49
 3867 00c3 13       		.uleb128 0x13
 3868 00c4 2F       		.uleb128 0x2f
 3869 00c5 05       		.uleb128 0x5
 3870 00c6 00       		.byte	0
 3871 00c7 00       		.byte	0
 3872 00c8 11       		.uleb128 0x11
 3873 00c9 13       		.uleb128 0x13
 3874 00ca 01       		.byte	0x1
 3875 00cb 0B       		.uleb128 0xb
 3876 00cc 0B       		.uleb128 0xb
 3877 00cd 3A       		.uleb128 0x3a
 3878 00ce 0B       		.uleb128 0xb
 3879 00cf 3B       		.uleb128 0x3b
 3880 00d0 05       		.uleb128 0x5
 3881 00d1 39       		.uleb128 0x39
 3882 00d2 0B       		.uleb128 0xb
 3883 00d3 01       		.uleb128 0x1
 3884 00d4 13       		.uleb128 0x13
 3885 00d5 00       		.byte	0
 3886 00d6 00       		.byte	0
 3887 00d7 12       		.uleb128 0x12
 3888 00d8 34       		.uleb128 0x34
 3889 00d9 00       		.byte	0
 3890 00da 03       		.uleb128 0x3
 3891 00db 0E       		.uleb128 0xe
 3892 00dc 3A       		.uleb128 0x3a
 3893 00dd 0B       		.uleb128 0xb
 3894 00de 3B       		.uleb128 0x3b
 3895 00df 05       		.uleb128 0x5
 3896 00e0 39       		.uleb128 0x39
 3897 00e1 0B       		.uleb128 0xb
 3898 00e2 49       		.uleb128 0x49
 3899 00e3 13       		.uleb128 0x13
 3900 00e4 3F       		.uleb128 0x3f
 3901 00e5 0C       		.uleb128 0xc
 3902 00e6 3C       		.uleb128 0x3c
 3903 00e7 0C       		.uleb128 0xc
 3904 00e8 00       		.byte	0
 3905 00e9 00       		.byte	0
 3906 00ea 13       		.uleb128 0x13
 3907 00eb 34       		.uleb128 0x34
 3908 00ec 00       		.byte	0
 3909 00ed 03       		.uleb128 0x3
 3910 00ee 0E       		.uleb128 0xe
 3911 00ef 3A       		.uleb128 0x3a
 3912 00f0 0B       		.uleb128 0xb
 3913 00f1 3B       		.uleb128 0x3b
 3914 00f2 0B       		.uleb128 0xb
 3915 00f3 39       		.uleb128 0x39
 3916 00f4 0B       		.uleb128 0xb
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 113


 3917 00f5 49       		.uleb128 0x49
 3918 00f6 13       		.uleb128 0x13
 3919 00f7 3F       		.uleb128 0x3f
 3920 00f8 0C       		.uleb128 0xc
 3921 00f9 3C       		.uleb128 0x3c
 3922 00fa 0C       		.uleb128 0xc
 3923 00fb 00       		.byte	0
 3924 00fc 00       		.byte	0
 3925 00fd 14       		.uleb128 0x14
 3926 00fe 04       		.uleb128 0x4
 3927 00ff 01       		.byte	0x1
 3928 0100 3E       		.uleb128 0x3e
 3929 0101 0B       		.uleb128 0xb
 3930 0102 0B       		.uleb128 0xb
 3931 0103 0B       		.uleb128 0xb
 3932 0104 49       		.uleb128 0x49
 3933 0105 13       		.uleb128 0x13
 3934 0106 3A       		.uleb128 0x3a
 3935 0107 0B       		.uleb128 0xb
 3936 0108 3B       		.uleb128 0x3b
 3937 0109 05       		.uleb128 0x5
 3938 010a 39       		.uleb128 0x39
 3939 010b 0B       		.uleb128 0xb
 3940 010c 01       		.uleb128 0x1
 3941 010d 13       		.uleb128 0x13
 3942 010e 00       		.byte	0
 3943 010f 00       		.byte	0
 3944 0110 15       		.uleb128 0x15
 3945 0111 04       		.uleb128 0x4
 3946 0112 01       		.byte	0x1
 3947 0113 3E       		.uleb128 0x3e
 3948 0114 0B       		.uleb128 0xb
 3949 0115 0B       		.uleb128 0xb
 3950 0116 0B       		.uleb128 0xb
 3951 0117 49       		.uleb128 0x49
 3952 0118 13       		.uleb128 0x13
 3953 0119 3A       		.uleb128 0x3a
 3954 011a 0B       		.uleb128 0xb
 3955 011b 3B       		.uleb128 0x3b
 3956 011c 0B       		.uleb128 0xb
 3957 011d 39       		.uleb128 0x39
 3958 011e 0B       		.uleb128 0xb
 3959 011f 01       		.uleb128 0x1
 3960 0120 13       		.uleb128 0x13
 3961 0121 00       		.byte	0
 3962 0122 00       		.byte	0
 3963 0123 16       		.uleb128 0x16
 3964 0124 13       		.uleb128 0x13
 3965 0125 01       		.byte	0x1
 3966 0126 0B       		.uleb128 0xb
 3967 0127 0B       		.uleb128 0xb
 3968 0128 3A       		.uleb128 0x3a
 3969 0129 0B       		.uleb128 0xb
 3970 012a 3B       		.uleb128 0x3b
 3971 012b 0B       		.uleb128 0xb
 3972 012c 39       		.uleb128 0x39
 3973 012d 0B       		.uleb128 0xb
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 114


 3974 012e 01       		.uleb128 0x1
 3975 012f 13       		.uleb128 0x13
 3976 0130 00       		.byte	0
 3977 0131 00       		.byte	0
 3978 0132 17       		.uleb128 0x17
 3979 0133 0D       		.uleb128 0xd
 3980 0134 00       		.byte	0
 3981 0135 03       		.uleb128 0x3
 3982 0136 0E       		.uleb128 0xe
 3983 0137 3A       		.uleb128 0x3a
 3984 0138 0B       		.uleb128 0xb
 3985 0139 3B       		.uleb128 0x3b
 3986 013a 0B       		.uleb128 0xb
 3987 013b 39       		.uleb128 0x39
 3988 013c 0B       		.uleb128 0xb
 3989 013d 49       		.uleb128 0x49
 3990 013e 13       		.uleb128 0x13
 3991 013f 38       		.uleb128 0x38
 3992 0140 0A       		.uleb128 0xa
 3993 0141 00       		.byte	0
 3994 0142 00       		.byte	0
 3995 0143 18       		.uleb128 0x18
 3996 0144 2E       		.uleb128 0x2e
 3997 0145 01       		.byte	0x1
 3998 0146 3F       		.uleb128 0x3f
 3999 0147 0C       		.uleb128 0xc
 4000 0148 03       		.uleb128 0x3
 4001 0149 0E       		.uleb128 0xe
 4002 014a 3A       		.uleb128 0x3a
 4003 014b 0B       		.uleb128 0xb
 4004 014c 3B       		.uleb128 0x3b
 4005 014d 0B       		.uleb128 0xb
 4006 014e 39       		.uleb128 0x39
 4007 014f 0B       		.uleb128 0xb
 4008 0150 27       		.uleb128 0x27
 4009 0151 0C       		.uleb128 0xc
 4010 0152 11       		.uleb128 0x11
 4011 0153 01       		.uleb128 0x1
 4012 0154 12       		.uleb128 0x12
 4013 0155 01       		.uleb128 0x1
 4014 0156 40       		.uleb128 0x40
 4015 0157 06       		.uleb128 0x6
 4016 0158 9742     		.uleb128 0x2117
 4017 015a 0C       		.uleb128 0xc
 4018 015b 01       		.uleb128 0x1
 4019 015c 13       		.uleb128 0x13
 4020 015d 00       		.byte	0
 4021 015e 00       		.byte	0
 4022 015f 19       		.uleb128 0x19
 4023 0160 34       		.uleb128 0x34
 4024 0161 00       		.byte	0
 4025 0162 03       		.uleb128 0x3
 4026 0163 0E       		.uleb128 0xe
 4027 0164 3A       		.uleb128 0x3a
 4028 0165 0B       		.uleb128 0xb
 4029 0166 3B       		.uleb128 0x3b
 4030 0167 0B       		.uleb128 0xb
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 115


 4031 0168 39       		.uleb128 0x39
 4032 0169 0B       		.uleb128 0xb
 4033 016a 49       		.uleb128 0x49
 4034 016b 13       		.uleb128 0x13
 4035 016c 02       		.uleb128 0x2
 4036 016d 0A       		.uleb128 0xa
 4037 016e 00       		.byte	0
 4038 016f 00       		.byte	0
 4039 0170 1A       		.uleb128 0x1a
 4040 0171 898201   		.uleb128 0x4109
 4041 0174 01       		.byte	0x1
 4042 0175 11       		.uleb128 0x11
 4043 0176 01       		.uleb128 0x1
 4044 0177 31       		.uleb128 0x31
 4045 0178 13       		.uleb128 0x13
 4046 0179 01       		.uleb128 0x1
 4047 017a 13       		.uleb128 0x13
 4048 017b 00       		.byte	0
 4049 017c 00       		.byte	0
 4050 017d 1B       		.uleb128 0x1b
 4051 017e 8A8201   		.uleb128 0x410a
 4052 0181 00       		.byte	0
 4053 0182 02       		.uleb128 0x2
 4054 0183 0A       		.uleb128 0xa
 4055 0184 9142     		.uleb128 0x2111
 4056 0186 0A       		.uleb128 0xa
 4057 0187 00       		.byte	0
 4058 0188 00       		.byte	0
 4059 0189 1C       		.uleb128 0x1c
 4060 018a 898201   		.uleb128 0x4109
 4061 018d 01       		.byte	0x1
 4062 018e 11       		.uleb128 0x11
 4063 018f 01       		.uleb128 0x1
 4064 0190 31       		.uleb128 0x31
 4065 0191 13       		.uleb128 0x13
 4066 0192 00       		.byte	0
 4067 0193 00       		.byte	0
 4068 0194 1D       		.uleb128 0x1d
 4069 0195 2E       		.uleb128 0x2e
 4070 0196 01       		.byte	0x1
 4071 0197 3F       		.uleb128 0x3f
 4072 0198 0C       		.uleb128 0xc
 4073 0199 03       		.uleb128 0x3
 4074 019a 0E       		.uleb128 0xe
 4075 019b 3A       		.uleb128 0x3a
 4076 019c 0B       		.uleb128 0xb
 4077 019d 3B       		.uleb128 0x3b
 4078 019e 0B       		.uleb128 0xb
 4079 019f 39       		.uleb128 0x39
 4080 01a0 0B       		.uleb128 0xb
 4081 01a1 27       		.uleb128 0x27
 4082 01a2 0C       		.uleb128 0xc
 4083 01a3 11       		.uleb128 0x11
 4084 01a4 01       		.uleb128 0x1
 4085 01a5 12       		.uleb128 0x12
 4086 01a6 01       		.uleb128 0x1
 4087 01a7 40       		.uleb128 0x40
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 116


 4088 01a8 0A       		.uleb128 0xa
 4089 01a9 9742     		.uleb128 0x2117
 4090 01ab 0C       		.uleb128 0xc
 4091 01ac 01       		.uleb128 0x1
 4092 01ad 13       		.uleb128 0x13
 4093 01ae 00       		.byte	0
 4094 01af 00       		.byte	0
 4095 01b0 1E       		.uleb128 0x1e
 4096 01b1 1D       		.uleb128 0x1d
 4097 01b2 00       		.byte	0
 4098 01b3 31       		.uleb128 0x31
 4099 01b4 13       		.uleb128 0x13
 4100 01b5 52       		.uleb128 0x52
 4101 01b6 01       		.uleb128 0x1
 4102 01b7 B842     		.uleb128 0x2138
 4103 01b9 0B       		.uleb128 0xb
 4104 01ba 11       		.uleb128 0x11
 4105 01bb 01       		.uleb128 0x1
 4106 01bc 12       		.uleb128 0x12
 4107 01bd 01       		.uleb128 0x1
 4108 01be 58       		.uleb128 0x58
 4109 01bf 0B       		.uleb128 0xb
 4110 01c0 59       		.uleb128 0x59
 4111 01c1 0B       		.uleb128 0xb
 4112 01c2 57       		.uleb128 0x57
 4113 01c3 0B       		.uleb128 0xb
 4114 01c4 00       		.byte	0
 4115 01c5 00       		.byte	0
 4116 01c6 1F       		.uleb128 0x1f
 4117 01c7 2E       		.uleb128 0x2e
 4118 01c8 00       		.byte	0
 4119 01c9 3F       		.uleb128 0x3f
 4120 01ca 0C       		.uleb128 0xc
 4121 01cb 03       		.uleb128 0x3
 4122 01cc 0E       		.uleb128 0xe
 4123 01cd 3A       		.uleb128 0x3a
 4124 01ce 0B       		.uleb128 0xb
 4125 01cf 3B       		.uleb128 0x3b
 4126 01d0 0B       		.uleb128 0xb
 4127 01d1 39       		.uleb128 0x39
 4128 01d2 0B       		.uleb128 0xb
 4129 01d3 27       		.uleb128 0x27
 4130 01d4 0C       		.uleb128 0xc
 4131 01d5 20       		.uleb128 0x20
 4132 01d6 0B       		.uleb128 0xb
 4133 01d7 00       		.byte	0
 4134 01d8 00       		.byte	0
 4135 01d9 20       		.uleb128 0x20
 4136 01da 2E       		.uleb128 0x2e
 4137 01db 01       		.byte	0x1
 4138 01dc 3F       		.uleb128 0x3f
 4139 01dd 0C       		.uleb128 0xc
 4140 01de 03       		.uleb128 0x3
 4141 01df 0E       		.uleb128 0xe
 4142 01e0 3A       		.uleb128 0x3a
 4143 01e1 0B       		.uleb128 0xb
 4144 01e2 3B       		.uleb128 0x3b
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 117


 4145 01e3 0B       		.uleb128 0xb
 4146 01e4 39       		.uleb128 0x39
 4147 01e5 0B       		.uleb128 0xb
 4148 01e6 27       		.uleb128 0x27
 4149 01e7 0C       		.uleb128 0xc
 4150 01e8 11       		.uleb128 0x11
 4151 01e9 01       		.uleb128 0x1
 4152 01ea 12       		.uleb128 0x12
 4153 01eb 01       		.uleb128 0x1
 4154 01ec 40       		.uleb128 0x40
 4155 01ed 06       		.uleb128 0x6
 4156 01ee 9642     		.uleb128 0x2116
 4157 01f0 0C       		.uleb128 0xc
 4158 01f1 01       		.uleb128 0x1
 4159 01f2 13       		.uleb128 0x13
 4160 01f3 00       		.byte	0
 4161 01f4 00       		.byte	0
 4162 01f5 21       		.uleb128 0x21
 4163 01f6 34       		.uleb128 0x34
 4164 01f7 00       		.byte	0
 4165 01f8 03       		.uleb128 0x3
 4166 01f9 0E       		.uleb128 0xe
 4167 01fa 3A       		.uleb128 0x3a
 4168 01fb 0B       		.uleb128 0xb
 4169 01fc 3B       		.uleb128 0x3b
 4170 01fd 0B       		.uleb128 0xb
 4171 01fe 39       		.uleb128 0x39
 4172 01ff 0B       		.uleb128 0xb
 4173 0200 49       		.uleb128 0x49
 4174 0201 13       		.uleb128 0x13
 4175 0202 02       		.uleb128 0x2
 4176 0203 06       		.uleb128 0x6
 4177 0204 B742     		.uleb128 0x2137
 4178 0206 06       		.uleb128 0x6
 4179 0207 00       		.byte	0
 4180 0208 00       		.byte	0
 4181 0209 22       		.uleb128 0x22
 4182 020a 1D       		.uleb128 0x1d
 4183 020b 01       		.byte	0x1
 4184 020c 31       		.uleb128 0x31
 4185 020d 13       		.uleb128 0x13
 4186 020e 52       		.uleb128 0x52
 4187 020f 01       		.uleb128 0x1
 4188 0210 B842     		.uleb128 0x2138
 4189 0212 0B       		.uleb128 0xb
 4190 0213 55       		.uleb128 0x55
 4191 0214 06       		.uleb128 0x6
 4192 0215 58       		.uleb128 0x58
 4193 0216 0B       		.uleb128 0xb
 4194 0217 59       		.uleb128 0x59
 4195 0218 0B       		.uleb128 0xb
 4196 0219 57       		.uleb128 0x57
 4197 021a 0B       		.uleb128 0xb
 4198 021b 00       		.byte	0
 4199 021c 00       		.byte	0
 4200 021d 23       		.uleb128 0x23
 4201 021e 05       		.uleb128 0x5
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 118


 4202 021f 00       		.byte	0
 4203 0220 31       		.uleb128 0x31
 4204 0221 13       		.uleb128 0x13
 4205 0222 02       		.uleb128 0x2
 4206 0223 06       		.uleb128 0x6
 4207 0224 B742     		.uleb128 0x2137
 4208 0226 06       		.uleb128 0x6
 4209 0227 00       		.byte	0
 4210 0228 00       		.byte	0
 4211 0229 24       		.uleb128 0x24
 4212 022a 15       		.uleb128 0x15
 4213 022b 00       		.byte	0
 4214 022c 27       		.uleb128 0x27
 4215 022d 0C       		.uleb128 0xc
 4216 022e 00       		.byte	0
 4217 022f 00       		.byte	0
 4218 0230 25       		.uleb128 0x25
 4219 0231 0F       		.uleb128 0xf
 4220 0232 00       		.byte	0
 4221 0233 0B       		.uleb128 0xb
 4222 0234 0B       		.uleb128 0xb
 4223 0235 49       		.uleb128 0x49
 4224 0236 13       		.uleb128 0x13
 4225 0237 00       		.byte	0
 4226 0238 00       		.byte	0
 4227 0239 26       		.uleb128 0x26
 4228 023a 1D       		.uleb128 0x1d
 4229 023b 01       		.byte	0x1
 4230 023c 31       		.uleb128 0x31
 4231 023d 13       		.uleb128 0x13
 4232 023e 52       		.uleb128 0x52
 4233 023f 01       		.uleb128 0x1
 4234 0240 B842     		.uleb128 0x2138
 4235 0242 0B       		.uleb128 0xb
 4236 0243 11       		.uleb128 0x11
 4237 0244 01       		.uleb128 0x1
 4238 0245 12       		.uleb128 0x12
 4239 0246 01       		.uleb128 0x1
 4240 0247 58       		.uleb128 0x58
 4241 0248 0B       		.uleb128 0xb
 4242 0249 59       		.uleb128 0x59
 4243 024a 05       		.uleb128 0x5
 4244 024b 57       		.uleb128 0x57
 4245 024c 0B       		.uleb128 0xb
 4246 024d 00       		.byte	0
 4247 024e 00       		.byte	0
 4248 024f 27       		.uleb128 0x27
 4249 0250 2E       		.uleb128 0x2e
 4250 0251 01       		.byte	0x1
 4251 0252 03       		.uleb128 0x3
 4252 0253 0E       		.uleb128 0xe
 4253 0254 3A       		.uleb128 0x3a
 4254 0255 0B       		.uleb128 0xb
 4255 0256 3B       		.uleb128 0x3b
 4256 0257 05       		.uleb128 0x5
 4257 0258 39       		.uleb128 0x39
 4258 0259 0B       		.uleb128 0xb
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 119


 4259 025a 27       		.uleb128 0x27
 4260 025b 0C       		.uleb128 0xc
 4261 025c 49       		.uleb128 0x49
 4262 025d 13       		.uleb128 0x13
 4263 025e 20       		.uleb128 0x20
 4264 025f 0B       		.uleb128 0xb
 4265 0260 01       		.uleb128 0x1
 4266 0261 13       		.uleb128 0x13
 4267 0262 00       		.byte	0
 4268 0263 00       		.byte	0
 4269 0264 28       		.uleb128 0x28
 4270 0265 05       		.uleb128 0x5
 4271 0266 00       		.byte	0
 4272 0267 03       		.uleb128 0x3
 4273 0268 0E       		.uleb128 0xe
 4274 0269 3A       		.uleb128 0x3a
 4275 026a 0B       		.uleb128 0xb
 4276 026b 3B       		.uleb128 0x3b
 4277 026c 05       		.uleb128 0x5
 4278 026d 39       		.uleb128 0x39
 4279 026e 0B       		.uleb128 0xb
 4280 026f 49       		.uleb128 0x49
 4281 0270 13       		.uleb128 0x13
 4282 0271 00       		.byte	0
 4283 0272 00       		.byte	0
 4284 0273 29       		.uleb128 0x29
 4285 0274 2E       		.uleb128 0x2e
 4286 0275 01       		.byte	0x1
 4287 0276 03       		.uleb128 0x3
 4288 0277 0E       		.uleb128 0xe
 4289 0278 3A       		.uleb128 0x3a
 4290 0279 0B       		.uleb128 0xb
 4291 027a 3B       		.uleb128 0x3b
 4292 027b 05       		.uleb128 0x5
 4293 027c 39       		.uleb128 0x39
 4294 027d 0B       		.uleb128 0xb
 4295 027e 27       		.uleb128 0x27
 4296 027f 0C       		.uleb128 0xc
 4297 0280 20       		.uleb128 0x20
 4298 0281 0B       		.uleb128 0xb
 4299 0282 01       		.uleb128 0x1
 4300 0283 13       		.uleb128 0x13
 4301 0284 00       		.byte	0
 4302 0285 00       		.byte	0
 4303 0286 2A       		.uleb128 0x2a
 4304 0287 2E       		.uleb128 0x2e
 4305 0288 00       		.byte	0
 4306 0289 03       		.uleb128 0x3
 4307 028a 0E       		.uleb128 0xe
 4308 028b 3A       		.uleb128 0x3a
 4309 028c 0B       		.uleb128 0xb
 4310 028d 3B       		.uleb128 0x3b
 4311 028e 05       		.uleb128 0x5
 4312 028f 39       		.uleb128 0x39
 4313 0290 0B       		.uleb128 0xb
 4314 0291 27       		.uleb128 0x27
 4315 0292 0C       		.uleb128 0xc
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 120


 4316 0293 20       		.uleb128 0x20
 4317 0294 0B       		.uleb128 0xb
 4318 0295 00       		.byte	0
 4319 0296 00       		.byte	0
 4320 0297 2B       		.uleb128 0x2b
 4321 0298 2E       		.uleb128 0x2e
 4322 0299 00       		.byte	0
 4323 029a 31       		.uleb128 0x31
 4324 029b 13       		.uleb128 0x13
 4325 029c 11       		.uleb128 0x11
 4326 029d 01       		.uleb128 0x1
 4327 029e 12       		.uleb128 0x12
 4328 029f 01       		.uleb128 0x1
 4329 02a0 40       		.uleb128 0x40
 4330 02a1 0A       		.uleb128 0xa
 4331 02a2 9742     		.uleb128 0x2117
 4332 02a4 0C       		.uleb128 0xc
 4333 02a5 00       		.byte	0
 4334 02a6 00       		.byte	0
 4335 02a7 2C       		.uleb128 0x2c
 4336 02a8 2E       		.uleb128 0x2e
 4337 02a9 00       		.byte	0
 4338 02aa 3F       		.uleb128 0x3f
 4339 02ab 0C       		.uleb128 0xc
 4340 02ac 3C       		.uleb128 0x3c
 4341 02ad 0C       		.uleb128 0xc
 4342 02ae 8740     		.uleb128 0x2007
 4343 02b0 0E       		.uleb128 0xe
 4344 02b1 03       		.uleb128 0x3
 4345 02b2 0E       		.uleb128 0xe
 4346 02b3 3A       		.uleb128 0x3a
 4347 02b4 0B       		.uleb128 0xb
 4348 02b5 3B       		.uleb128 0x3b
 4349 02b6 05       		.uleb128 0x5
 4350 02b7 39       		.uleb128 0x39
 4351 02b8 0B       		.uleb128 0xb
 4352 02b9 00       		.byte	0
 4353 02ba 00       		.byte	0
 4354 02bb 2D       		.uleb128 0x2d
 4355 02bc 2E       		.uleb128 0x2e
 4356 02bd 00       		.byte	0
 4357 02be 3F       		.uleb128 0x3f
 4358 02bf 0C       		.uleb128 0xc
 4359 02c0 3C       		.uleb128 0x3c
 4360 02c1 0C       		.uleb128 0xc
 4361 02c2 8740     		.uleb128 0x2007
 4362 02c4 0E       		.uleb128 0xe
 4363 02c5 03       		.uleb128 0x3
 4364 02c6 0E       		.uleb128 0xe
 4365 02c7 3A       		.uleb128 0x3a
 4366 02c8 0B       		.uleb128 0xb
 4367 02c9 3B       		.uleb128 0x3b
 4368 02ca 0B       		.uleb128 0xb
 4369 02cb 39       		.uleb128 0x39
 4370 02cc 0B       		.uleb128 0xb
 4371 02cd 00       		.byte	0
 4372 02ce 00       		.byte	0
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 121


 4373 02cf 00       		.byte	0
 4374              		.section	.debug_loc,"",%progbits
 4375              	.Ldebug_loc0:
 4376              	.LLST9:
 4377 0000 6C030000 		.4byte	.LFB130-.Ltext0
 4378 0004 6E030000 		.4byte	.LCFI9-.Ltext0
 4379 0008 0200     		.2byte	0x2
 4380 000a 7D       		.byte	0x7d
 4381 000b 00       		.sleb128 0
 4382 000c 6E030000 		.4byte	.LCFI9-.Ltext0
 4383 0010 96030000 		.4byte	.LCFI10-.Ltext0
 4384 0014 0200     		.2byte	0x2
 4385 0016 7D       		.byte	0x7d
 4386 0017 10       		.sleb128 16
 4387 0018 96030000 		.4byte	.LCFI10-.Ltext0
 4388 001c A0030000 		.4byte	.LFE130-.Ltext0
 4389 0020 0200     		.2byte	0x2
 4390 0022 7D       		.byte	0x7d
 4391 0023 04       		.sleb128 4
 4392 0024 00000000 		.4byte	0
 4393 0028 00000000 		.4byte	0
 4394              	.LLST8:
 4395 002c 3C030000 		.4byte	.LFB129-.Ltext0
 4396 0030 3E030000 		.4byte	.LCFI7-.Ltext0
 4397 0034 0200     		.2byte	0x2
 4398 0036 7D       		.byte	0x7d
 4399 0037 00       		.sleb128 0
 4400 0038 3E030000 		.4byte	.LCFI7-.Ltext0
 4401 003c 64030000 		.4byte	.LCFI8-.Ltext0
 4402 0040 0200     		.2byte	0x2
 4403 0042 7D       		.byte	0x7d
 4404 0043 10       		.sleb128 16
 4405 0044 64030000 		.4byte	.LCFI8-.Ltext0
 4406 0048 6C030000 		.4byte	.LFE129-.Ltext0
 4407 004c 0200     		.2byte	0x2
 4408 004e 7D       		.byte	0x7d
 4409 004f 04       		.sleb128 4
 4410 0050 00000000 		.4byte	0
 4411 0054 00000000 		.4byte	0
 4412              	.LLST5:
 4413 0058 D4020000 		.4byte	.LFB126-.Ltext0
 4414 005c D6020000 		.4byte	.LCFI5-.Ltext0
 4415 0060 0200     		.2byte	0x2
 4416 0062 7D       		.byte	0x7d
 4417 0063 00       		.sleb128 0
 4418 0064 D6020000 		.4byte	.LCFI5-.Ltext0
 4419 0068 E0020000 		.4byte	.LCFI6-.Ltext0
 4420 006c 0200     		.2byte	0x2
 4421 006e 7D       		.byte	0x7d
 4422 006f 08       		.sleb128 8
 4423 0070 E0020000 		.4byte	.LCFI6-.Ltext0
 4424 0074 0C030000 		.4byte	.LFE126-.Ltext0
 4425 0078 0200     		.2byte	0x2
 4426 007a 77       		.byte	0x77
 4427 007b 08       		.sleb128 8
 4428 007c 00000000 		.4byte	0
 4429 0080 00000000 		.4byte	0
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 122


 4430              	.LVUS6:
 4431 0084 02       		.uleb128 .LVU241
 4432 0085 00       		.uleb128 .LVU243
 4433 0086 00       		.uleb128 .LVU243
 4434 0087 00       		.uleb128 .LVU244
 4435 0088 00       		.uleb128 .LVU244
 4436 0089 00       		.uleb128 .LVU245
 4437              	.LLST6:
 4438 008a F0020000 		.4byte	.LVL47-.Ltext0
 4439 008e F2020000 		.4byte	.LVL48-.Ltext0
 4440 0092 0500     		.2byte	0x5
 4441 0094 0C       		.byte	0xc
 4442 0095 04D8FF1F 		.4byte	0x1fffd804
 4443 0099 F2020000 		.4byte	.LVL48-.Ltext0
 4444 009d F4020000 		.4byte	.LVL49-.Ltext0
 4445 00a1 0200     		.2byte	0x2
 4446 00a3 73       		.byte	0x73
 4447 00a4 00       		.sleb128 0
 4448 00a5 F4020000 		.4byte	.LVL49-.Ltext0
 4449 00a9 F5020000 		.4byte	.LVL50-1-.Ltext0
 4450 00ad 0100     		.2byte	0x1
 4451 00af 53       		.byte	0x53
 4452 00b0 00000000 		.4byte	0
 4453 00b4 00000000 		.4byte	0
 4454              	.LVUS7:
 4455 00b8 01       		.uleb128 .LVU234
 4456 00b9 00       		.uleb128 .LVU237
 4457 00ba 00       		.uleb128 .LVU237
 4458 00bb 00       		.uleb128 .LVU238
 4459 00bc 00       		.uleb128 .LVU238
 4460 00bd 00       		.uleb128 .LVU239
 4461              	.LLST7:
 4462 00be E8020000 		.4byte	.LVL44-.Ltext0
 4463 00c2 EA020000 		.4byte	.LVL45-.Ltext0
 4464 00c6 0500     		.2byte	0x5
 4465 00c8 0C       		.byte	0xc
 4466 00c9 00D8FF1F 		.4byte	0x1fffd800
 4467 00cd EA020000 		.4byte	.LVL45-.Ltext0
 4468 00d1 EC020000 		.4byte	.LVL46-.Ltext0
 4469 00d5 0200     		.2byte	0x2
 4470 00d7 73       		.byte	0x73
 4471 00d8 00       		.sleb128 0
 4472 00d9 EC020000 		.4byte	.LVL46-.Ltext0
 4473 00dd F0020000 		.4byte	.LVL47-.Ltext0
 4474 00e1 0100     		.2byte	0x1
 4475 00e3 53       		.byte	0x53
 4476 00e4 00000000 		.4byte	0
 4477 00e8 00000000 		.4byte	0
 4478              	.LVUS2:
 4479 00ec 00       		.uleb128 .LVU198
 4480 00ed 00       		.uleb128 .LVU199
 4481 00ee 00       		.uleb128 .LVU199
 4482 00ef 00       		.uleb128 .LVU200
 4483 00f0 00       		.uleb128 .LVU200
 4484 00f1 00       		.uleb128 .LVU201
 4485 00f2 00       		.uleb128 .LVU201
 4486 00f3 00       		.uleb128 .LVU209
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 123


 4487 00f4 00       		.uleb128 .LVU209
 4488 00f5 00       		.uleb128 .LVU210
 4489              	.LLST2:
 4490 00f6 96020000 		.4byte	.LVL37-.Ltext0
 4491 00fa 9C020000 		.4byte	.LVL38-.Ltext0
 4492 00fe 0E00     		.2byte	0xe
 4493 0100 73       		.byte	0x73
 4494 0101 00       		.sleb128 0
 4495 0102 06       		.byte	0x6
 4496 0103 F7       		.byte	0xf7
 4497 0104 25       		.uleb128 0x25
 4498 0105 0A       		.byte	0xa
 4499 0106 E803     		.2byte	0x3e8
 4500 0108 F7       		.byte	0xf7
 4501 0109 25       		.uleb128 0x25
 4502 010a 1B       		.byte	0x1b
 4503 010b F7       		.byte	0xf7
 4504 010c 00       		.uleb128 0
 4505 010d 9F       		.byte	0x9f
 4506 010e 9C020000 		.4byte	.LVL38-.Ltext0
 4507 0112 A0020000 		.4byte	.LVL39-.Ltext0
 4508 0116 0D00     		.2byte	0xd
 4509 0118 73       		.byte	0x73
 4510 0119 00       		.sleb128 0
 4511 011a F7       		.byte	0xf7
 4512 011b 25       		.uleb128 0x25
 4513 011c 0A       		.byte	0xa
 4514 011d E803     		.2byte	0x3e8
 4515 011f F7       		.byte	0xf7
 4516 0120 25       		.uleb128 0x25
 4517 0121 1B       		.byte	0x1b
 4518 0122 F7       		.byte	0xf7
 4519 0123 00       		.uleb128 0
 4520 0124 9F       		.byte	0x9f
 4521 0125 A0020000 		.4byte	.LVL39-.Ltext0
 4522 0129 A2020000 		.4byte	.LVL40-.Ltext0
 4523 012d 0100     		.2byte	0x1
 4524 012f 53       		.byte	0x53
 4525 0130 A2020000 		.4byte	.LVL40-.Ltext0
 4526 0134 AE020000 		.4byte	.LVL42-.Ltext0
 4527 0138 0300     		.2byte	0x3
 4528 013a 73       		.byte	0x73
 4529 013b 01       		.sleb128 1
 4530 013c 9F       		.byte	0x9f
 4531 013d AE020000 		.4byte	.LVL42-.Ltext0
 4532 0141 B4020000 		.4byte	.LVL43-.Ltext0
 4533 0145 0600     		.2byte	0x6
 4534 0147 72       		.byte	0x72
 4535 0148 04       		.sleb128 4
 4536 0149 06       		.byte	0x6
 4537 014a 23       		.byte	0x23
 4538 014b 01       		.uleb128 0x1
 4539 014c 9F       		.byte	0x9f
 4540 014d 00000000 		.4byte	0
 4541 0151 00000000 		.4byte	0
 4542              	.LVUS3:
 4543 0155 01       		.uleb128 .LVU205
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 124


 4544 0156 00       		.uleb128 .LVU210
 4545              	.LLST3:
 4546 0157 AC020000 		.4byte	.LVL41-.Ltext0
 4547 015b B4020000 		.4byte	.LVL43-.Ltext0
 4548 015f 0200     		.2byte	0x2
 4549 0161 3F       		.byte	0x3f
 4550 0162 9F       		.byte	0x9f
 4551 0163 00000000 		.4byte	0
 4552 0167 00000000 		.4byte	0
 4553              	.LVUS4:
 4554 016b 01       		.uleb128 .LVU205
 4555 016c 00       		.uleb128 .LVU210
 4556              	.LLST4:
 4557 016d AC020000 		.4byte	.LVL41-.Ltext0
 4558 0171 B4020000 		.4byte	.LVL43-.Ltext0
 4559 0175 0300     		.2byte	0x3
 4560 0177 09       		.byte	0x9
 4561 0178 FF       		.byte	0xff
 4562 0179 9F       		.byte	0x9f
 4563 017a 00000000 		.4byte	0
 4564 017e 00000000 		.4byte	0
 4565              	.LLST1:
 4566 0182 FC010000 		.4byte	.LFB124-.Ltext0
 4567 0186 FE010000 		.4byte	.LCFI3-.Ltext0
 4568 018a 0200     		.2byte	0x2
 4569 018c 7D       		.byte	0x7d
 4570 018d 00       		.sleb128 0
 4571 018e FE010000 		.4byte	.LCFI3-.Ltext0
 4572 0192 8A020000 		.4byte	.LCFI4-.Ltext0
 4573 0196 0200     		.2byte	0x2
 4574 0198 7D       		.byte	0x7d
 4575 0199 18       		.sleb128 24
 4576 019a 8A020000 		.4byte	.LCFI4-.Ltext0
 4577 019e 94020000 		.4byte	.LFE124-.Ltext0
 4578 01a2 0200     		.2byte	0x2
 4579 01a4 7D       		.byte	0x7d
 4580 01a5 08       		.sleb128 8
 4581 01a6 00000000 		.4byte	0
 4582 01aa 00000000 		.4byte	0
 4583              	.LLST0:
 4584 01ae 00000000 		.4byte	.LFB123-.Ltext0
 4585 01b2 04000000 		.4byte	.LCFI0-.Ltext0
 4586 01b6 0200     		.2byte	0x2
 4587 01b8 7D       		.byte	0x7d
 4588 01b9 00       		.sleb128 0
 4589 01ba 04000000 		.4byte	.LCFI0-.Ltext0
 4590 01be 08000000 		.4byte	.LCFI1-.Ltext0
 4591 01c2 0200     		.2byte	0x2
 4592 01c4 7D       		.byte	0x7d
 4593 01c5 18       		.sleb128 24
 4594 01c6 08000000 		.4byte	.LCFI1-.Ltext0
 4595 01ca EE010000 		.4byte	.LCFI2-.Ltext0
 4596 01ce 0200     		.2byte	0x2
 4597 01d0 7D       		.byte	0x7d
 4598 01d1 30       		.sleb128 48
 4599 01d2 EE010000 		.4byte	.LCFI2-.Ltext0
 4600 01d6 FC010000 		.4byte	.LFE123-.Ltext0
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 125


 4601 01da 0200     		.2byte	0x2
 4602 01dc 7D       		.byte	0x7d
 4603 01dd 18       		.sleb128 24
 4604 01de 00000000 		.4byte	0
 4605 01e2 00000000 		.4byte	0
 4606              		.section	.debug_aranges,"",%progbits
 4607 0000 1C000000 		.4byte	0x1c
 4608 0004 0200     		.2byte	0x2
 4609 0006 00000000 		.4byte	.Ldebug_info0
 4610 000a 04       		.byte	0x4
 4611 000b 00       		.byte	0
 4612 000c 0000     		.2byte	0
 4613 000e 0000     		.2byte	0
 4614 0010 00000000 		.4byte	.Ltext0
 4615 0014 A0030000 		.4byte	.Letext0-.Ltext0
 4616 0018 00000000 		.4byte	0
 4617 001c 00000000 		.4byte	0
 4618              		.section	.debug_ranges,"",%progbits
 4619              	.Ldebug_ranges0:
 4620 0000 94020000 		.4byte	.LBB14-.Ltext0
 4621 0004 94020000 		.4byte	.LBE14-.Ltext0
 4622 0008 A0020000 		.4byte	.LBB19-.Ltext0
 4623 000c BC020000 		.4byte	.LBE19-.Ltext0
 4624 0010 00000000 		.4byte	0
 4625 0014 00000000 		.4byte	0
 4626 0018 E8020000 		.4byte	.LBB22-.Ltext0
 4627 001c E8020000 		.4byte	.LBE22-.Ltext0
 4628 0020 EA020000 		.4byte	.LBB25-.Ltext0
 4629 0024 F0020000 		.4byte	.LBE25-.Ltext0
 4630 0028 00000000 		.4byte	0
 4631 002c 00000000 		.4byte	0
 4632              		.section	.debug_line,"",%progbits
 4633              	.Ldebug_line0:
 4634 0000 F6060000 		.section	.debug_str,"MS",%progbits,1
 4634      03001303 
 4634      00000201 
 4634      FB0E0D00 
 4634      01010101 
 4635              	.LASF121:
 4636 0000 4C4F4144 		.ascii	"LOAD\000"
 4636      00
 4637              	.LASF98:
 4638 0005 49435052 		.ascii	"ICPR\000"
 4638      00
 4639              	.LASF132:
 4640 000a 50555044 		.ascii	"PUPDR\000"
 4640      5200
 4641              	.LASF34:
 4642 0010 54494D31 		.ascii	"TIM1_TRG_COM_TIM17_IRQn\000"
 4642      5F545247 
 4642      5F434F4D 
 4642      5F54494D 
 4642      31375F49 
 4643              	.LASF181:
 4644 0028 4E564943 		.ascii	"NVIC_IRQChannelCmd\000"
 4644      5F495251 
 4644      4368616E 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 126


 4644      6E656C43 
 4644      6D6400
 4645              	.LASF9:
 4646 003b 5056445F 		.ascii	"PVD_IRQn\000"
 4646      4952516E 
 4646      00
 4647              	.LASF138:
 4648 0044 44494552 		.ascii	"DIER\000"
 4648      00
 4649              	.LASF29:
 4650 0049 43414E31 		.ascii	"CAN1_RX1_IRQn\000"
 4650      5F525831 
 4650      5F495251 
 4650      6E00
 4651              	.LASF188:
 4652 0057 63686563 		.ascii	"checkForBootLoaderRequest\000"
 4652      6B466F72 
 4652      426F6F74 
 4652      4C6F6164 
 4652      65725265 
 4653              	.LASF169:
 4654 0071 4750494F 		.ascii	"GPIO_PuPd_UP\000"
 4654      5F507550 
 4654      645F5550 
 4654      00
 4655              	.LASF39:
 4656 007e 49324331 		.ascii	"I2C1_EV_IRQn\000"
 4656      5F45565F 
 4656      4952516E 
 4656      00
 4657              	.LASF77:
 4658 008b 5F5F7569 		.ascii	"__uint8_t\000"
 4658      6E74385F 
 4658      7400
 4659              	.LASF130:
 4660 0095 4F545950 		.ascii	"OTYPER\000"
 4660      455200
 4661              	.LASF135:
 4662 009c 4C434B52 		.ascii	"LCKR\000"
 4662      00
 4663              	.LASF152:
 4664 00a1 43434D52 		.ascii	"CCMR3\000"
 4664      3300
 4665              	.LASF155:
 4666 00a7 54494D5F 		.ascii	"TIM_TypeDef\000"
 4666      54797065 
 4666      44656600 
 4667              	.LASF126:
 4668 00b3 44495341 		.ascii	"DISABLE\000"
 4668      424C4500 
 4669              	.LASF161:
 4670 00bb 4750494F 		.ascii	"GPIO_OType_PP\000"
 4670      5F4F5479 
 4670      70655F50 
 4670      5000
 4671              	.LASF145:
 4672 00c9 43435232 		.ascii	"CCR2\000"
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 127


 4672      00
 4673              	.LASF61:
 4674 00ce 444D4132 		.ascii	"DMA2_Channel1_IRQn\000"
 4674      5F436861 
 4674      6E6E656C 
 4674      315F4952 
 4674      516E00
 4675              	.LASF158:
 4676 00e1 4750494F 		.ascii	"GPIO_Mode_AF\000"
 4676      5F4D6F64 
 4676      655F4146 
 4676      00
 4677              	.LASF49:
 4678 00ee 5254435F 		.ascii	"RTC_Alarm_IRQn\000"
 4678      416C6172 
 4678      6D5F4952 
 4678      516E00
 4679              	.LASF174:
 4680 00fd 4750494F 		.ascii	"GPIO_Speed\000"
 4680      5F537065 
 4680      656400
 4681              	.LASF42:
 4682 0108 49324332 		.ascii	"I2C2_ER_IRQn\000"
 4682      5F45525F 
 4682      4952516E 
 4682      00
 4683              	.LASF38:
 4684 0115 54494D34 		.ascii	"TIM4_IRQn\000"
 4684      5F495251 
 4684      6E00
 4685              	.LASF11:
 4686 011f 5254435F 		.ascii	"RTC_WKUP_IRQn\000"
 4686      574B5550 
 4686      5F495251 
 4686      6E00
 4687              	.LASF189:
 4688 012d 626F6F74 		.ascii	"bootJump\000"
 4688      4A756D70 
 4688      00
 4689              	.LASF8:
 4690 0136 57574447 		.ascii	"WWDG_IRQn\000"
 4690      5F495251 
 4690      6E00
 4691              	.LASF96:
 4692 0140 49535052 		.ascii	"ISPR\000"
 4692      00
 4693              	.LASF139:
 4694 0145 43434D52 		.ascii	"CCMR1\000"
 4694      3100
 4695              	.LASF140:
 4696 014b 43434D52 		.ascii	"CCMR2\000"
 4696      3200
 4697              	.LASF210:
 4698 0151 54494D5F 		.ascii	"TIM_CounterModeConfig\000"
 4698      436F756E 
 4698      7465724D 
 4698      6F646543 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 128


 4698      6F6E6669 
 4699              	.LASF75:
 4700 0167 7369676E 		.ascii	"signed char\000"
 4700      65642063 
 4700      68617200 
 4701              	.LASF134:
 4702 0173 42535252 		.ascii	"BSRR\000"
 4702      00
 4703              	.LASF14:
 4704 0178 45585449 		.ascii	"EXTI0_IRQn\000"
 4704      305F4952 
 4704      516E00
 4705              	.LASF208:
 4706 0183 4E564943 		.ascii	"NVIC_Init\000"
 4706      5F496E69 
 4706      7400
 4707              	.LASF87:
 4708 018d 6C6F6E67 		.ascii	"long long unsigned int\000"
 4708      206C6F6E 
 4708      6720756E 
 4708      7369676E 
 4708      65642069 
 4709              	.LASF156:
 4710 01a4 4750494F 		.ascii	"GPIO_Mode_IN\000"
 4710      5F4D6F64 
 4710      655F494E 
 4710      00
 4711              	.LASF117:
 4712 01b1 49534152 		.ascii	"ISAR\000"
 4712      00
 4713              	.LASF143:
 4714 01b6 52455345 		.ascii	"RESERVED10\000"
 4714      52564544 
 4714      313000
 4715              	.LASF149:
 4716 01c1 52455345 		.ascii	"RESERVED12\000"
 4716      52564544 
 4716      313200
 4717              	.LASF151:
 4718 01cc 52455345 		.ascii	"RESERVED13\000"
 4718      52564544 
 4718      313300
 4719              	.LASF183:
 4720 01d7 696E6974 		.ascii	"init_Buzzer\000"
 4720      5F42757A 
 4720      7A657200 
 4721              	.LASF217:
 4722 01e3 73746D33 		.ascii	"stm32f3x_system.c\000"
 4722      32663378 
 4722      5F737973 
 4722      74656D2E 
 4722      6300
 4723              	.LASF83:
 4724 01f5 6C6F6E67 		.ascii	"long int\000"
 4724      20696E74 
 4724      00
 4725              	.LASF127:
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 129


 4726 01fe 454E4142 		.ascii	"ENABLE\000"
 4726      4C4500
 4727              	.LASF41:
 4728 0205 49324332 		.ascii	"I2C2_EV_IRQn\000"
 4728      5F45565F 
 4728      4952516E 
 4728      00
 4729              	.LASF31:
 4730 0212 45585449 		.ascii	"EXTI9_5_IRQn\000"
 4730      395F355F 
 4730      4952516E 
 4730      00
 4731              	.LASF55:
 4732 021f 41444333 		.ascii	"ADC3_IRQn\000"
 4732      5F495251 
 4732      6E00
 4733              	.LASF141:
 4734 0229 43434552 		.ascii	"CCER\000"
 4734      00
 4735              	.LASF86:
 4736 022e 6C6F6E67 		.ascii	"long long int\000"
 4736      206C6F6E 
 4736      6720696E 
 4736      7400
 4737              	.LASF89:
 4738 023c 75696E74 		.ascii	"uint16_t\000"
 4738      31365F74 
 4738      00
 4739              	.LASF26:
 4740 0245 41444331 		.ascii	"ADC1_2_IRQn\000"
 4740      5F325F49 
 4740      52516E00 
 4741              	.LASF173:
 4742 0251 4750494F 		.ascii	"GPIO_Mode\000"
 4742      5F4D6F64 
 4742      6500
 4743              	.LASF59:
 4744 025b 54494D36 		.ascii	"TIM6_DAC_IRQn\000"
 4744      5F444143 
 4744      5F495251 
 4744      6E00
 4745              	.LASF57:
 4746 0269 55415254 		.ascii	"UART4_IRQn\000"
 4746      345F4952 
 4746      516E00
 4747              	.LASF6:
 4748 0274 50656E64 		.ascii	"PendSV_IRQn\000"
 4748      53565F49 
 4748      52516E00 
 4749              	.LASF163:
 4750 0280 4750494F 		.ascii	"GPIOOType_TypeDef\000"
 4750      4F547970 
 4750      655F5479 
 4750      70654465 
 4750      6600
 4751              	.LASF22:
 4752 0292 444D4131 		.ascii	"DMA1_Channel4_IRQn\000"
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 130


 4752      5F436861 
 4752      6E6E656C 
 4752      345F4952 
 4752      516E00
 4753              	.LASF159:
 4754 02a5 4750494F 		.ascii	"GPIO_Mode_AN\000"
 4754      5F4D6F64 
 4754      655F414E 
 4754      00
 4755              	.LASF80:
 4756 02b2 5F5F7569 		.ascii	"__uint16_t\000"
 4756      6E743136 
 4756      5F7400
 4757              	.LASF131:
 4758 02bd 4F535045 		.ascii	"OSPEEDR\000"
 4758      45445200 
 4759              	.LASF84:
 4760 02c5 5F5F7569 		.ascii	"__uint32_t\000"
 4760      6E743332 
 4760      5F7400
 4761              	.LASF2:
 4762 02d0 42757346 		.ascii	"BusFault_IRQn\000"
 4762      61756C74 
 4762      5F495251 
 4762      6E00
 4763              	.LASF187:
 4764 02de 73797374 		.ascii	"systemResetToBootloader\000"
 4764      656D5265 
 4764      73657454 
 4764      6F426F6F 
 4764      746C6F61 
 4765              	.LASF119:
 4766 02f6 5343425F 		.ascii	"SCB_Type\000"
 4766      54797065 
 4766      00
 4767              	.LASF186:
 4768 02ff 6770696F 		.ascii	"gpio_options\000"
 4768      5F6F7074 
 4768      696F6E73 
 4768      00
 4769              	.LASF167:
 4770 030c 4750494F 		.ascii	"GPIOSpeed_TypeDef\000"
 4770      53706565 
 4770      645F5479 
 4770      70654465 
 4770      6600
 4771              	.LASF172:
 4772 031e 4750494F 		.ascii	"GPIO_Pin\000"
 4772      5F50696E 
 4772      00
 4773              	.LASF74:
 4774 0327 756E7369 		.ascii	"unsigned int\000"
 4774      676E6564 
 4774      20696E74 
 4774      00
 4775              	.LASF129:
 4776 0334 4D4F4445 		.ascii	"MODER\000"
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 131


 4776      5200
 4777              	.LASF122:
 4778 033a 43414C49 		.ascii	"CALIB\000"
 4778      4200
 4779              	.LASF125:
 4780 0340 53797374 		.ascii	"SystemCoreClock\000"
 4780      656D436F 
 4780      7265436C 
 4780      6F636B00 
 4781              	.LASF66:
 4782 0350 41444334 		.ascii	"ADC4_IRQn\000"
 4782      5F495251 
 4782      6E00
 4783              	.LASF1:
 4784 035a 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 4784      72794D61 
 4784      6E616765 
 4784      6D656E74 
 4784      5F495251 
 4785              	.LASF85:
 4786 0370 6C6F6E67 		.ascii	"long unsigned int\000"
 4786      20756E73 
 4786      69676E65 
 4786      6420696E 
 4786      7400
 4787              	.LASF136:
 4788 0382 4750494F 		.ascii	"GPIO_TypeDef\000"
 4788      5F547970 
 4788      65446566 
 4788      00
 4789              	.LASF107:
 4790 038f 56544F52 		.ascii	"VTOR\000"
 4790      00
 4791              	.LASF23:
 4792 0394 444D4131 		.ascii	"DMA1_Channel5_IRQn\000"
 4792      5F436861 
 4792      6E6E656C 
 4792      355F4952 
 4792      516E00
 4793              	.LASF113:
 4794 03a7 4D4D4641 		.ascii	"MMFAR\000"
 4794      5200
 4795              	.LASF114:
 4796 03ad 42464152 		.ascii	"BFAR\000"
 4796      00
 4797              	.LASF106:
 4798 03b2 49435352 		.ascii	"ICSR\000"
 4798      00
 4799              	.LASF108:
 4800 03b7 41495243 		.ascii	"AIRCR\000"
 4800      5200
 4801              	.LASF112:
 4802 03bd 44465352 		.ascii	"DFSR\000"
 4802      00
 4803              	.LASF48:
 4804 03c2 45585449 		.ascii	"EXTI15_10_IRQn\000"
 4804      31355F31 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 132


 4804      305F4952 
 4804      516E00
 4805              	.LASF171:
 4806 03d1 4750494F 		.ascii	"GPIOPuPd_TypeDef\000"
 4806      50755064 
 4806      5F547970 
 4806      65446566 
 4806      00
 4807              	.LASF43:
 4808 03e2 53504931 		.ascii	"SPI1_IRQn\000"
 4808      5F495251 
 4808      6E00
 4809              	.LASF123:
 4810 03ec 53797354 		.ascii	"SysTick_Type\000"
 4810      69636B5F 
 4810      54797065 
 4810      00
 4811              	.LASF200:
 4812 03f9 7072696F 		.ascii	"priority\000"
 4812      72697479 
 4812      00
 4813              	.LASF110:
 4814 0402 43465352 		.ascii	"CFSR\000"
 4814      00
 4815              	.LASF116:
 4816 0407 4D4D4652 		.ascii	"MMFR\000"
 4816      00
 4817              	.LASF178:
 4818 040c 4E564943 		.ascii	"NVIC_IRQChannel\000"
 4818      5F495251 
 4818      4368616E 
 4818      6E656C00 
 4819              	.LASF194:
 4820 041c 696E6974 		.ascii	"init_timer_pwm\000"
 4820      5F74696D 
 4820      65725F70 
 4820      776D00
 4821              	.LASF70:
 4822 042b 5553425F 		.ascii	"USB_HP_IRQn\000"
 4822      48505F49 
 4822      52516E00 
 4823              	.LASF202:
 4824 0437 5F5F7365 		.ascii	"__set_MSP\000"
 4824      745F4D53 
 4824      5000
 4825              	.LASF7:
 4826 0441 53797354 		.ascii	"SysTick_IRQn\000"
 4826      69636B5F 
 4826      4952516E 
 4826      00
 4827              	.LASF35:
 4828 044e 54494D31 		.ascii	"TIM1_CC_IRQn\000"
 4828      5F43435F 
 4828      4952516E 
 4828      00
 4829              	.LASF168:
 4830 045b 4750494F 		.ascii	"GPIO_PuPd_NOPULL\000"
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 133


 4830      5F507550 
 4830      645F4E4F 
 4830      50554C4C 
 4830      00
 4831              	.LASF68:
 4832 046c 434F4D50 		.ascii	"COMP4_5_6_IRQn\000"
 4832      345F355F 
 4832      365F4952 
 4832      516E00
 4833              	.LASF182:
 4834 047b 4E564943 		.ascii	"NVIC_InitTypeDef\000"
 4834      5F496E69 
 4834      74547970 
 4834      65446566 
 4834      00
 4835              	.LASF207:
 4836 048c 4750494F 		.ascii	"GPIO_PinAFConfig\000"
 4836      5F50696E 
 4836      4146436F 
 4836      6E666967 
 4836      00
 4837              	.LASF63:
 4838 049d 444D4132 		.ascii	"DMA2_Channel3_IRQn\000"
 4838      5F436861 
 4838      6E6E656C 
 4838      335F4952 
 4838      516E00
 4839              	.LASF199:
 4840 04b0 4952516E 		.ascii	"IRQn\000"
 4840      00
 4841              	.LASF148:
 4842 04b5 42445452 		.ascii	"BDTR\000"
 4842      00
 4843              	.LASF20:
 4844 04ba 444D4131 		.ascii	"DMA1_Channel2_IRQn\000"
 4844      5F436861 
 4844      6E6E656C 
 4844      325F4952 
 4844      516E00
 4845              	.LASF51:
 4846 04cd 54494D38 		.ascii	"TIM8_BRK_IRQn\000"
 4846      5F42524B 
 4846      5F495251 
 4846      6E00
 4847              	.LASF179:
 4848 04db 4E564943 		.ascii	"NVIC_IRQChannelPreemptionPriority\000"
 4848      5F495251 
 4848      4368616E 
 4848      6E656C50 
 4848      7265656D 
 4849              	.LASF175:
 4850 04fd 4750494F 		.ascii	"GPIO_OType\000"
 4850      5F4F5479 
 4850      706500
 4851              	.LASF184:
 4852 0508 696E6974 		.ascii	"initBoardLed\000"
 4852      426F6172 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 134


 4852      644C6564 
 4852      00
 4853              	.LASF205:
 4854 0515 4750494F 		.ascii	"GPIO_Init\000"
 4854      5F496E69 
 4854      7400
 4855              	.LASF198:
 4856 051f 7469636B 		.ascii	"ticks\000"
 4856      7300
 4857              	.LASF62:
 4858 0525 444D4132 		.ascii	"DMA2_Channel2_IRQn\000"
 4858      5F436861 
 4858      6E6E656C 
 4858      325F4952 
 4858      516E00
 4859              	.LASF137:
 4860 0538 534D4352 		.ascii	"SMCR\000"
 4860      00
 4861              	.LASF218:
 4862 053d 2F557365 		.ascii	"/Users/rdaneel/Desktop/brightflight_015.4\000"
 4862      72732F72 
 4862      64616E65 
 4862      656C2F44 
 4862      65736B74 
 4863              	.LASF65:
 4864 0567 444D4132 		.ascii	"DMA2_Channel5_IRQn\000"
 4864      5F436861 
 4864      6E6E656C 
 4864      355F4952 
 4864      516E00
 4865              	.LASF100:
 4866 057a 49414252 		.ascii	"IABR\000"
 4866      00
 4867              	.LASF191:
 4868 057f 696E6974 		.ascii	"init_timer_ppm\000"
 4868      5F74696D 
 4868      65725F70 
 4868      706D00
 4869              	.LASF17:
 4870 058e 45585449 		.ascii	"EXTI3_IRQn\000"
 4870      335F4952 
 4870      516E00
 4871              	.LASF44:
 4872 0599 53504932 		.ascii	"SPI2_IRQn\000"
 4872      5F495251 
 4872      6E00
 4873              	.LASF177:
 4874 05a3 4750494F 		.ascii	"GPIO_InitTypeDef\000"
 4874      5F496E69 
 4874      74547970 
 4874      65446566 
 4874      00
 4875              	.LASF128:
 4876 05b4 46756E63 		.ascii	"FunctionalState\000"
 4876      74696F6E 
 4876      616C5374 
 4876      61746500 
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 135


 4877              	.LASF94:
 4878 05c4 49434552 		.ascii	"ICER\000"
 4878      00
 4879              	.LASF212:
 4880 05c9 54494D5F 		.ascii	"TIM_SetAutoreload\000"
 4880      53657441 
 4880      75746F72 
 4880      656C6F61 
 4880      6400
 4881              	.LASF221:
 4882 05db 5F5F656E 		.ascii	"__enable_irq\000"
 4882      61626C65 
 4882      5F697271 
 4882      00
 4883              	.LASF105:
 4884 05e8 43505549 		.ascii	"CPUID\000"
 4884      4400
 4885              	.LASF19:
 4886 05ee 444D4131 		.ascii	"DMA1_Channel1_IRQn\000"
 4886      5F436861 
 4886      6E6E656C 
 4886      315F4952 
 4886      516E00
 4887              	.LASF195:
 4888 0601 4750494F 		.ascii	"GPIOA_pwm_init\000"
 4888      415F7077 
 4888      6D5F696E 
 4888      697400
 4889              	.LASF196:
 4890 0610 4750494F 		.ascii	"GPIOB_pwm_init\000"
 4890      425F7077 
 4890      6D5F696E 
 4890      697400
 4891              	.LASF93:
 4892 061f 52455345 		.ascii	"RESERVED0\000"
 4892      52564544 
 4892      3000
 4893              	.LASF133:
 4894 0629 52455345 		.ascii	"RESERVED1\000"
 4894      52564544 
 4894      3100
 4895              	.LASF97:
 4896 0633 52455345 		.ascii	"RESERVED2\000"
 4896      52564544 
 4896      3200
 4897              	.LASF99:
 4898 063d 52455345 		.ascii	"RESERVED3\000"
 4898      52564544 
 4898      3300
 4899              	.LASF101:
 4900 0647 52455345 		.ascii	"RESERVED4\000"
 4900      52564544 
 4900      3400
 4901              	.LASF102:
 4902 0651 52455345 		.ascii	"RESERVED5\000"
 4902      52564544 
 4902      3500
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 136


 4903              	.LASF142:
 4904 065b 52455345 		.ascii	"RESERVED9\000"
 4904      52564544 
 4904      3900
 4905              	.LASF4:
 4906 0665 53564361 		.ascii	"SVCall_IRQn\000"
 4906      6C6C5F49 
 4906      52516E00 
 4907              	.LASF52:
 4908 0671 54494D38 		.ascii	"TIM8_UP_IRQn\000"
 4908      5F55505F 
 4908      4952516E 
 4908      00
 4909              	.LASF90:
 4910 067e 696E7433 		.ascii	"int32_t\000"
 4910      325F7400 
 4911              	.LASF78:
 4912 0686 756E7369 		.ascii	"unsigned char\000"
 4912      676E6564 
 4912      20636861 
 4912      7200
 4913              	.LASF109:
 4914 0694 53484353 		.ascii	"SHCSR\000"
 4914      5200
 4915              	.LASF27:
 4916 069a 5553425F 		.ascii	"USB_HP_CAN1_TX_IRQn\000"
 4916      48505F43 
 4916      414E315F 
 4916      54585F49 
 4916      52516E00 
 4917              	.LASF124:
 4918 06ae 49544D5F 		.ascii	"ITM_RxBuffer\000"
 4918      52784275 
 4918      66666572 
 4918      00
 4919              	.LASF18:
 4920 06bb 45585449 		.ascii	"EXTI4_IRQn\000"
 4920      345F4952 
 4920      516E00
 4921              	.LASF79:
 4922 06c6 73686F72 		.ascii	"short int\000"
 4922      7420696E 
 4922      7400
 4923              	.LASF92:
 4924 06d0 49534552 		.ascii	"ISER\000"
 4924      00
 4925              	.LASF104:
 4926 06d5 4E564943 		.ascii	"NVIC_Type\000"
 4926      5F547970 
 4926      6500
 4927              	.LASF216:
 4928 06df 474E5520 		.ascii	"GNU C17 9.2.1 20191025 (release) [ARM/arm-9-branch "
 4928      43313720 
 4928      392E322E 
 4928      31203230 
 4928      31393130 
 4929 0712 72657669 		.ascii	"revision 277599] -mcpu=cortex-m4 -mthumb -mfloat-ab"
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 137


 4929      73696F6E 
 4929      20323737 
 4929      3539395D 
 4929      202D6D63 
 4930 0745 693D736F 		.ascii	"i=soft -march=armv7e-m -g -gdwarf-2 -Os -fomit-fram"
 4930      6674202D 
 4930      6D617263 
 4930      683D6172 
 4930      6D763765 
 4931 0778 652D706F 		.ascii	"e-pointer\000"
 4931      696E7465 
 4931      7200
 4932              	.LASF16:
 4933 0782 45585449 		.ascii	"EXTI2_TS_IRQn\000"
 4933      325F5453 
 4933      5F495251 
 4933      6E00
 4934              	.LASF211:
 4935 0790 54494D5F 		.ascii	"TIM_PrescalerConfig\000"
 4935      50726573 
 4935      63616C65 
 4935      72436F6E 
 4935      66696700 
 4936              	.LASF58:
 4937 07a4 55415254 		.ascii	"UART5_IRQn\000"
 4937      355F4952 
 4937      516E00
 4938              	.LASF21:
 4939 07af 444D4131 		.ascii	"DMA1_Channel3_IRQn\000"
 4939      5F436861 
 4939      6E6E656C 
 4939      335F4952 
 4939      516E00
 4940              	.LASF28:
 4941 07c2 5553425F 		.ascii	"USB_LP_CAN1_RX0_IRQn\000"
 4941      4C505F43 
 4941      414E315F 
 4941      5258305F 
 4941      4952516E 
 4942              	.LASF67:
 4943 07d7 434F4D50 		.ascii	"COMP1_2_3_IRQn\000"
 4943      315F325F 
 4943      335F4952 
 4943      516E00
 4944              	.LASF192:
 4945 07e6 4750494F 		.ascii	"GPIOB_ppm_init\000"
 4945      425F7070 
 4945      6D5F696E 
 4945      697400
 4946              	.LASF69:
 4947 07f5 434F4D50 		.ascii	"COMP7_IRQn\000"
 4947      375F4952 
 4947      516E00
 4948              	.LASF12:
 4949 0800 464C4153 		.ascii	"FLASH_IRQn\000"
 4949      485F4952 
 4949      516E00
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 138


 4950              	.LASF33:
 4951 080b 54494D31 		.ascii	"TIM1_UP_TIM16_IRQn\000"
 4951      5F55505F 
 4951      54494D31 
 4951      365F4952 
 4951      516E00
 4952              	.LASF76:
 4953 081e 4952516E 		.ascii	"IRQn_Type\000"
 4953      5F547970 
 4953      6500
 4954              	.LASF91:
 4955 0828 75696E74 		.ascii	"uint32_t\000"
 4955      33325F74 
 4955      00
 4956              	.LASF180:
 4957 0831 4E564943 		.ascii	"NVIC_IRQChannelSubPriority\000"
 4957      5F495251 
 4957      4368616E 
 4957      6E656C53 
 4957      75625072 
 4958              	.LASF46:
 4959 084c 55534152 		.ascii	"USART2_IRQn\000"
 4959      54325F49 
 4959      52516E00 
 4960              	.LASF3:
 4961 0858 55736167 		.ascii	"UsageFault_IRQn\000"
 4961      65466175 
 4961      6C745F49 
 4961      52516E00 
 4962              	.LASF72:
 4963 0868 55534257 		.ascii	"USBWakeUp_RMP_IRQn\000"
 4963      616B6555 
 4963      705F524D 
 4963      505F4952 
 4963      516E00
 4964              	.LASF157:
 4965 087b 4750494F 		.ascii	"GPIO_Mode_OUT\000"
 4965      5F4D6F64 
 4965      655F4F55 
 4965      5400
 4966              	.LASF176:
 4967 0889 4750494F 		.ascii	"GPIO_PuPd\000"
 4967      5F507550 
 4967      6400
 4968              	.LASF64:
 4969 0893 444D4132 		.ascii	"DMA2_Channel4_IRQn\000"
 4969      5F436861 
 4969      6E6E656C 
 4969      345F4952 
 4969      516E00
 4970              	.LASF215:
 4971 08a6 5243435F 		.ascii	"RCC_APB2PeriphClockCmd\000"
 4971      41504232 
 4971      50657269 
 4971      7068436C 
 4971      6F636B43 
 4972              	.LASF54:
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 139


 4973 08bd 54494D38 		.ascii	"TIM8_CC_IRQn\000"
 4973      5F43435F 
 4973      4952516E 
 4973      00
 4974              	.LASF214:
 4975 08ca 54494D5F 		.ascii	"TIM_Cmd\000"
 4975      436D6400 
 4976              	.LASF150:
 4977 08d2 444D4152 		.ascii	"DMAR\000"
 4977      00
 4978              	.LASF190:
 4979 08d7 73746D33 		.ascii	"stm32f3x_init\000"
 4979      32663378 
 4979      5F696E69 
 4979      7400
 4980              	.LASF60:
 4981 08e5 54494D37 		.ascii	"TIM7_IRQn\000"
 4981      5F495251 
 4981      6E00
 4982              	.LASF204:
 4983 08ef 5243435F 		.ascii	"RCC_AHBPeriphClockCmd\000"
 4983      41484250 
 4983      65726970 
 4983      68436C6F 
 4983      636B436D 
 4984              	.LASF164:
 4985 0905 4750494F 		.ascii	"GPIO_Speed_Level_1\000"
 4985      5F537065 
 4985      65645F4C 
 4985      6576656C 
 4985      5F3100
 4986              	.LASF165:
 4987 0918 4750494F 		.ascii	"GPIO_Speed_Level_2\000"
 4987      5F537065 
 4987      65645F4C 
 4987      6576656C 
 4987      5F3200
 4988              	.LASF0:
 4989 092b 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 4989      61736B61 
 4989      626C6549 
 4989      6E745F49 
 4989      52516E00 
 4990              	.LASF82:
 4991 093f 5F5F696E 		.ascii	"__int32_t\000"
 4991      7433325F 
 4991      7400
 4992              	.LASF24:
 4993 0949 444D4131 		.ascii	"DMA1_Channel6_IRQn\000"
 4993      5F436861 
 4993      6E6E656C 
 4993      365F4952 
 4993      516E00
 4994              	.LASF115:
 4995 095c 41465352 		.ascii	"AFSR\000"
 4995      00
 4996              	.LASF213:
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 140


 4997 0961 54494D5F 		.ascii	"TIM_ITConfig\000"
 4997      4954436F 
 4997      6E666967 
 4997      00
 4998              	.LASF71:
 4999 096e 5553425F 		.ascii	"USB_LP_IRQn\000"
 4999      4C505F49 
 4999      52516E00 
 5000              	.LASF53:
 5001 097a 54494D38 		.ascii	"TIM8_TRG_COM_IRQn\000"
 5001      5F545247 
 5001      5F434F4D 
 5001      5F495251 
 5001      6E00
 5002              	.LASF81:
 5003 098c 73686F72 		.ascii	"short unsigned int\000"
 5003      7420756E 
 5003      7369676E 
 5003      65642069 
 5003      6E7400
 5004              	.LASF50:
 5005 099f 55534257 		.ascii	"USBWakeUp_IRQn\000"
 5005      616B6555 
 5005      705F4952 
 5005      516E00
 5006              	.LASF5:
 5007 09ae 44656275 		.ascii	"DebugMonitor_IRQn\000"
 5007      674D6F6E 
 5007      69746F72 
 5007      5F495251 
 5007      6E00
 5008              	.LASF120:
 5009 09c0 4354524C 		.ascii	"CTRL\000"
 5009      00
 5010              	.LASF193:
 5011 09c5 6E766963 		.ascii	"nvic_tim2\000"
 5011      5F74696D 
 5011      3200
 5012              	.LASF118:
 5013 09cf 43504143 		.ascii	"CPACR\000"
 5013      5200
 5014              	.LASF47:
 5015 09d5 55534152 		.ascii	"USART3_IRQn\000"
 5015      54335F49 
 5015      52516E00 
 5016              	.LASF197:
 5017 09e1 6E766963 		.ascii	"nvic_tim7\000"
 5017      5F74696D 
 5017      3700
 5018              	.LASF162:
 5019 09eb 4750494F 		.ascii	"GPIO_OType_OD\000"
 5019      5F4F5479 
 5019      70655F4F 
 5019      4400
 5020              	.LASF144:
 5021 09f9 43435231 		.ascii	"CCR1\000"
 5021      00
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 141


 5022              	.LASF36:
 5023 09fe 54494D32 		.ascii	"TIM2_IRQn\000"
 5023      5F495251 
 5023      6E00
 5024              	.LASF146:
 5025 0a08 43435233 		.ascii	"CCR3\000"
 5025      00
 5026              	.LASF147:
 5027 0a0d 43435234 		.ascii	"CCR4\000"
 5027      00
 5028              	.LASF153:
 5029 0a12 43435235 		.ascii	"CCR5\000"
 5029      00
 5030              	.LASF154:
 5031 0a17 43435236 		.ascii	"CCR6\000"
 5031      00
 5032              	.LASF45:
 5033 0a1c 55534152 		.ascii	"USART1_IRQn\000"
 5033      54315F49 
 5033      52516E00 
 5034              	.LASF206:
 5035 0a28 5243435F 		.ascii	"RCC_APB1PeriphClockCmd\000"
 5035      41504231 
 5035      50657269 
 5035      7068436C 
 5035      6F636B43 
 5036              	.LASF88:
 5037 0a3f 75696E74 		.ascii	"uint8_t\000"
 5037      385F7400 
 5038              	.LASF170:
 5039 0a47 4750494F 		.ascii	"GPIO_PuPd_DOWN\000"
 5039      5F507550 
 5039      645F444F 
 5039      574E00
 5040              	.LASF95:
 5041 0a56 52534552 		.ascii	"RSERVED1\000"
 5041      56454431 
 5041      00
 5042              	.LASF103:
 5043 0a5f 53544952 		.ascii	"STIR\000"
 5043      00
 5044              	.LASF166:
 5045 0a64 4750494F 		.ascii	"GPIO_Speed_Level_3\000"
 5045      5F537065 
 5045      65645F4C 
 5045      6576656C 
 5045      5F3300
 5046              	.LASF15:
 5047 0a77 45585449 		.ascii	"EXTI1_IRQn\000"
 5047      315F4952 
 5047      516E00
 5048              	.LASF25:
 5049 0a82 444D4131 		.ascii	"DMA1_Channel7_IRQn\000"
 5049      5F436861 
 5049      6E6E656C 
 5049      375F4952 
 5049      516E00
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 142


 5050              	.LASF73:
 5051 0a95 4650555F 		.ascii	"FPU_IRQn\000"
 5051      4952516E 
 5051      00
 5052              	.LASF219:
 5053 0a9e 73797374 		.ascii	"systemReset\000"
 5053      656D5265 
 5053      73657400 
 5054              	.LASF203:
 5055 0aaa 746F704F 		.ascii	"topOfMainStack\000"
 5055      664D6169 
 5055      6E537461 
 5055      636B00
 5056              	.LASF160:
 5057 0ab9 4750494F 		.ascii	"GPIOMode_TypeDef\000"
 5057      4D6F6465 
 5057      5F547970 
 5057      65446566 
 5057      00
 5058              	.LASF40:
 5059 0aca 49324331 		.ascii	"I2C1_ER_IRQn\000"
 5059      5F45525F 
 5059      4952516E 
 5059      00
 5060              	.LASF209:
 5061 0ad7 54494D5F 		.ascii	"TIM_DeInit\000"
 5061      4465496E 
 5061      697400
 5062              	.LASF56:
 5063 0ae2 53504933 		.ascii	"SPI3_IRQn\000"
 5063      5F495251 
 5063      6E00
 5064              	.LASF10:
 5065 0aec 54414D50 		.ascii	"TAMPER_STAMP_IRQn\000"
 5065      45525F53 
 5065      54414D50 
 5065      5F495251 
 5065      6E00
 5066              	.LASF111:
 5067 0afe 48465352 		.ascii	"HFSR\000"
 5067      00
 5068              	.LASF185:
 5069 0b03 6770696F 		.ascii	"gpioc_init_beeper\000"
 5069      635F696E 
 5069      69745F62 
 5069      65657065 
 5069      7200
 5070              	.LASF30:
 5071 0b15 43414E31 		.ascii	"CAN1_SCE_IRQn\000"
 5071      5F534345 
 5071      5F495251 
 5071      6E00
 5072              	.LASF13:
 5073 0b23 5243435F 		.ascii	"RCC_IRQn\000"
 5073      4952516E 
 5073      00
 5074              	.LASF220:
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 143


 5075 0b2c 53797354 		.ascii	"SysTick_Config\000"
 5075      69636B5F 
 5075      436F6E66 
 5075      696700
 5076              	.LASF37:
 5077 0b3b 54494D33 		.ascii	"TIM3_IRQn\000"
 5077      5F495251 
 5077      6E00
 5078              	.LASF32:
 5079 0b45 54494D31 		.ascii	"TIM1_BRK_TIM15_IRQn\000"
 5079      5F42524B 
 5079      5F54494D 
 5079      31355F49 
 5079      52516E00 
 5080              	.LASF201:
 5081 0b59 4E564943 		.ascii	"NVIC_SetPriority\000"
 5081      5F536574 
 5081      5072696F 
 5081      72697479 
 5081      00
 5082              		.ident	"GCC: (GNU Tools for Arm Embedded Processors 9-2019-q4-major) 9.2.1 20191025 (release) [ARM
ARM GAS  /var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s 			page 144


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3x_system.c
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:74     .text:0000000000000000 $t
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:82     .text:0000000000000000 init_timer_pwm
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:533    .text:00000000000001f4 $d
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:538    .text:00000000000001fc $t
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:545    .text:00000000000001fc init_timer_ppm
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:680    .text:000000000000028c $d
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:685    .text:0000000000000294 $t
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:692    .text:0000000000000294 stm32f3x_init
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:781    .text:00000000000002c8 $d
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:787    .text:00000000000002d4 $t
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:794    .text:00000000000002d4 checkForBootLoaderRequest
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:901    .text:00000000000002fc $d
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:908    .text:000000000000030c $t
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:915    .text:000000000000030c systemReset
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:934    .text:0000000000000314 $d
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:939    .text:000000000000031c $t
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:946    .text:000000000000031c systemResetToBootloader
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:978    .text:000000000000032c $d
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:985    .text:000000000000033c $t
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:992    .text:000000000000033c initBoardLed
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:1049   .text:0000000000000368 $d
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:1053   .text:000000000000036c $t
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:1060   .text:000000000000036c init_Buzzer
/var/folders/_2/qbh2zpt918qcm2b_6mgyydnm0000gn/T//ccOjgwl7.s:1117   .text:000000000000039c $d

UNDEFINED SYMBOLS
RCC_APB1PeriphClockCmd
RCC_APB2PeriphClockCmd
GPIO_PinAFConfig
GPIO_Init
TIM_DeInit
TIM_CounterModeConfig
TIM_Cmd
NVIC_Init
TIM_PrescalerConfig
TIM_SetAutoreload
TIM_ITConfig
SystemCoreClock
RCC_AHBPeriphClockCmd
