{"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/README.md":{"language":"Markdown","code":52,"comment":0,"blank":17},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/verilog/README.md":{"language":"Markdown","code":1,"comment":0,"blank":1},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/vis/pe_ctrl_viz.py":{"language":"Python","code":43,"comment":8,"blank":10},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/hdl_source.code-workspace":{"language":"JSON with Comments","code":12,"comment":0,"blank":0},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/spinalHDL/README.md":{"language":"Markdown","code":1,"comment":0,"blank":2},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/README.md":{"language":"Markdown","code":1,"comment":0,"blank":1},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/glb_pe_driver.sv":{"language":"System Verilog","code":46,"comment":21,"blank":6},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/pe_driver.sv":{"language":"System Verilog","code":39,"comment":16,"blank":5},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/glb_buffer_writer.sv":{"language":"System Verilog","code":53,"comment":19,"blank":8},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/glb_buffer.sv":{"language":"System Verilog","code":152,"comment":21,"blank":37},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/ccd_fifo_writer.sv":{"language":"System Verilog","code":48,"comment":6,"blank":12},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/ccd_pe_driver.sv":{"language":"System Verilog","code":57,"comment":28,"blank":16},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/ccd_fifo_reader.sv":{"language":"System Verilog","code":45,"comment":6,"blank":5},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/buf_reader.sv":{"language":"System Verilog","code":24,"comment":19,"blank":3},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/tb_ccd_pe.sv":{"language":"System Verilog","code":95,"comment":21,"blank":15},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/tb_async_fifo.sv":{"language":"System Verilog","code":78,"comment":24,"blank":22},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/tb_dummpy_pe_array.sv":{"language":"System Verilog","code":71,"comment":31,"blank":16},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20log/tb_glb_pe_set.log":{"language":"Log","code":0,"comment":0,"blank":1},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/tb_async_fifo_with_prefill.sv":{"language":"System Verilog","code":91,"comment":24,"blank":21},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/weight_buffer_driver.sv":{"language":"System Verilog","code":27,"comment":21,"blank":6},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/tb_weight_buffer.sv":{"language":"System Verilog","code":51,"comment":21,"blank":8},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/glb_pe.sv":{"language":"System Verilog","code":47,"comment":22,"blank":8},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/tb_pe.sv":{"language":"System Verilog","code":38,"comment":21,"blank":11},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/tb_glb_pe_set.sv":{"language":"System Verilog","code":114,"comment":26,"blank":42},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/tb_glb_pe_loop.sv":{"language":"System Verilog","code":78,"comment":21,"blank":11},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/simulation%20source/system_verilog/tb_glb_pe.sv":{"language":"System Verilog","code":46,"comment":21,"blank":8},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/glb_buffer.sv":{"language":"System Verilog","code":12,"comment":21,"blank":2},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/spinalHDL/README.md":{"language":"Markdown","code":1,"comment":0,"blank":2},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/glb_pe_set.sv":{"language":"System Verilog","code":59,"comment":19,"blank":11},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/global_buffer.sv":{"language":"System Verilog","code":29,"comment":21,"blank":8},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/verilog/weight_buffer.v":{"language":"Verilog","code":95,"comment":21,"blank":25},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/verilog/tagBuff.v":{"language":"Verilog","code":41,"comment":19,"blank":6},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/ccd_buffer.sv":{"language":"System Verilog","code":83,"comment":23,"blank":19},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/data_enc.sv":{"language":"System Verilog","code":20,"comment":21,"blank":10},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/caster.sv":{"language":"System Verilog","code":35,"comment":25,"blank":5},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/bus_interconnect.sv":{"language":"System Verilog","code":0,"comment":0,"blank":3},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/verilog/tagAlloc.v":{"language":"Verilog","code":53,"comment":20,"blank":6},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/verilog/README.md":{"language":"Markdown","code":1,"comment":0,"blank":2},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/verilog/shifter.v":{"language":"Verilog","code":28,"comment":5,"blank":6},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/verilog/data_buffer.v":{"language":"Verilog","code":35,"comment":1,"blank":10},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/verilog/ram.v":{"language":"Verilog","code":0,"comment":0,"blank":1},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/verilog/async_fifo_with_prefill.v":{"language":"Verilog","code":107,"comment":30,"blank":30},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/multicaster.sv":{"language":"System Verilog","code":100,"comment":52,"blank":37},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/verilog/async_fifo_claude.v":{"language":"Verilog","code":127,"comment":18,"blank":22},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/interface.sv":{"language":"System Verilog","code":250,"comment":45,"blank":83},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/pe.sv":{"language":"System Verilog","code":102,"comment":40,"blank":20},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/verilog/async_fifo.v":{"language":"Verilog","code":77,"comment":11,"blank":16},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/xbus_control.sv":{"language":"System Verilog","code":45,"comment":27,"blank":16},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/README.md":{"language":"Markdown","code":1,"comment":0,"blank":2},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/pe_ctrl.sv":{"language":"System Verilog","code":79,"comment":0,"blank":12},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/pe_array_configurable.sv":{"language":"System Verilog","code":91,"comment":22,"blank":21},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/dummy_pe/dummy_pe_kl.sv":{"language":"System Verilog","code":39,"comment":23,"blank":12},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/verilog/axi_example/sample_generator/sample_generator_v1_0_S_AXIS.v":{"language":"Verilog","code":97,"comment":51,"blank":20},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/dummy_pe/dummy_pe_array_configurable.sv":{"language":"System Verilog","code":85,"comment":49,"blank":41},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/verilog/axi_example/sample_generator/sample_generator_v1_0_M_AXIS.v":{"language":"Verilog","code":122,"comment":72,"blank":35},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/dummy_pe/dummy_array_control.sv":{"language":"System Verilog","code":3,"comment":20,"blank":1},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/dummy_pe/dummy_pe_array.sv":{"language":"System Verilog","code":86,"comment":37,"blank":17},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/system_verilog/dummy_pe/dummy_pe.sv":{"language":"System Verilog","code":60,"comment":34,"blank":23},"file:///d%3A/Desktop/FYP/convolution-accelerator-FYP/design%20source/verilog/axi_example/sample_generator/sample_generator_v1_0.v":{"language":"Verilog","code":53,"comment":14,"blank":17}}