{"vcs1":{"timestamp_begin":1759402874.157270499, "rt":0.79, "ut":0.30, "st":0.13}}
{"vcselab":{"timestamp_begin":1759402875.004213467, "rt":0.57, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1759402875.614611543, "rt":0.19, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759402873.896723789}
{"VCS_COMP_START_TIME": 1759402873.896723789}
{"VCS_COMP_END_TIME": 1759402876.588774431}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog3 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog6 +notimingcheck"}
{"vcs1": {"peak_mem": 367176}}
{"vcselab": {"peak_mem": 229956}}
