

================================================================
== Vitis HLS Report for 'export_output_buffer_c1_Pipeline_2'
================================================================
* Date:           Thu Nov  2 04:31:54 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         3|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.04>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index_0 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln127_1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln127_1"   --->   Operation 7 'read' 'trunc_ln127_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sub_ln134_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub_ln134"   --->   Operation 8 'read' 'sub_ln134_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln141_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln141"   --->   Operation 9 'read' 'sext_ln141_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln141_cast = sext i62 %sext_ln141_read"   --->   Operation 10 'sext' 'sext_ln141_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %i2, void @empty_31, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_28, void @empty_30, void @empty_22, i32 16, i32 16, i32 256, i32 256, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %loop_index_0"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index_0_load = load i8 %loop_index_0"   --->   Operation 14 'load' 'loop_index_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.76ns)   --->   "%exitcond348 = icmp_eq  i8 %loop_index_0_load, i8 255"   --->   Operation 15 'icmp' 'exitcond348' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.76ns)   --->   "%empty = add i8 %loop_index_0_load, i8 1"   --->   Operation 16 'add' 'empty' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond348, void %load-store-loop.0.split, void %for.inc45.0.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loop_index_0_cast1 = zext i8 %loop_index_0_load"   --->   Operation 18 'zext' 'loop_index_0_cast1' <Predicate = (!exitcond348)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.80ns)   --->   "%empty_42 = add i12 %sub_ln134_read, i12 %loop_index_0_cast1"   --->   Operation 19 'add' 'empty_42' <Predicate = (!exitcond348)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_42"   --->   Operation 20 'zext' 'p_cast' <Predicate = (!exitcond348)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7, i64 0, i64 %p_cast"   --->   Operation 21 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80' <Predicate = (!exitcond348)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6, i64 0, i64 %p_cast"   --->   Operation 22 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81' <Predicate = (!exitcond348)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i64 0, i64 %p_cast"   --->   Operation 23 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82' <Predicate = (!exitcond348)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i64 0, i64 %p_cast"   --->   Operation 24 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83' <Predicate = (!exitcond348)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3, i64 0, i64 %p_cast"   --->   Operation 25 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84' <Predicate = (!exitcond348)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2, i64 0, i64 %p_cast"   --->   Operation 26 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85' <Predicate = (!exitcond348)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %p_cast"   --->   Operation 27 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86' <Predicate = (!exitcond348)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %p_cast"   --->   Operation 28 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87' <Predicate = (!exitcond348)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_88 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80"   --->   Operation 29 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_88' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_89 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81"   --->   Operation 30 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_89' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 31 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_90 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82"   --->   Operation 31 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_90' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_91 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83"   --->   Operation 32 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_91' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_92 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84"   --->   Operation 33 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_92' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_93 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85"   --->   Operation 34 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_93' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_94 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86"   --->   Operation 35 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_94' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_95 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87"   --->   Operation 36 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_95' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 %empty, i8 %loop_index_0"   --->   Operation 37 'store' 'store_ln0' <Predicate = (!exitcond348)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i2_addr = getelementptr i32 %i2, i64 %sext_ln141_cast" [src/conv1.cpp:141]   --->   Operation 38 'getelementptr' 'i2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_88 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80"   --->   Operation 40 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_88' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 41 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_89 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81"   --->   Operation 41 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_89' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_90 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82"   --->   Operation 42 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_90' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 43 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_91 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83"   --->   Operation 43 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_91' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 44 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_92 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84"   --->   Operation 44 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_92' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_93 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85"   --->   Operation 45 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_93' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 46 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_94 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86"   --->   Operation 46 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_94' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_95 = load i12 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87"   --->   Operation 47 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_95' <Predicate = (!exitcond348)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3825> <RAM>
ST_2 : Operation 48 [1/1] (0.72ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_88, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_89, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_90, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_91, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_92, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_93, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_94, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_95, i3 %trunc_ln127_1_read"   --->   Operation 48 'mux' 'tmp_1' <Predicate = (!exitcond348)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (exitcond348)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255"   --->   Operation 49 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_43 = bitcast i32 %tmp_1"   --->   Operation 50 'bitcast' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (7.30ns)   --->   "%write_ln141 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %i2_addr, i32 %empty_43, i4 15" [src/conv1.cpp:141]   --->   Operation 51 'write' 'write_ln141' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop.0"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln141]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub_ln134]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln127_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index_0                                              (alloca           ) [ 0100]
trunc_ln127_1_read                                        (read             ) [ 0110]
sub_ln134_read                                            (read             ) [ 0000]
sext_ln141_read                                           (read             ) [ 0000]
sext_ln141_cast                                           (sext             ) [ 0110]
specinterface_ln0                                         (specinterface    ) [ 0000]
store_ln0                                                 (store            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
loop_index_0_load                                         (load             ) [ 0000]
exitcond348                                               (icmp             ) [ 0110]
empty                                                     (add              ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
loop_index_0_cast1                                        (zext             ) [ 0000]
empty_42                                                  (add              ) [ 0000]
p_cast                                                    (zext             ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80 (getelementptr    ) [ 0110]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81 (getelementptr    ) [ 0110]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82 (getelementptr    ) [ 0110]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83 (getelementptr    ) [ 0110]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84 (getelementptr    ) [ 0110]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85 (getelementptr    ) [ 0110]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86 (getelementptr    ) [ 0110]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87 (getelementptr    ) [ 0110]
store_ln0                                                 (store            ) [ 0000]
i2_addr                                                   (getelementptr    ) [ 0101]
specpipeline_ln0                                          (specpipeline     ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_88 (load             ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_89 (load             ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_90 (load             ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_91 (load             ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_92 (load             ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_93 (load             ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_94 (load             ) [ 0000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_95 (load             ) [ 0000]
tmp_1                                                     (mux              ) [ 0101]
speclooptripcount_ln0                                     (speclooptripcount) [ 0000]
empty_43                                                  (bitcast          ) [ 0000]
write_ln141                                               (write            ) [ 0000]
br_ln0                                                    (br               ) [ 0000]
ret_ln0                                                   (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln141">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sub_ln134">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln134"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln127_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln127_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8f32.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="loop_index_0_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index_0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="trunc_ln127_1_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="3" slack="0"/>
<pin id="80" dir="0" index="1" bw="3" slack="0"/>
<pin id="81" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln127_1_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sub_ln134_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="12" slack="0"/>
<pin id="86" dir="0" index="1" bw="12" slack="0"/>
<pin id="87" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln134_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln141_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="62" slack="0"/>
<pin id="92" dir="0" index="1" bw="62" slack="0"/>
<pin id="93" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln141_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="write_ln141_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="1"/>
<pin id="99" dir="0" index="2" bw="32" slack="0"/>
<pin id="100" dir="0" index="3" bw="1" slack="0"/>
<pin id="101" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln141/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="12" slack="0"/>
<pin id="108" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="12" slack="0"/>
<pin id="115" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="12" slack="0"/>
<pin id="122" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="12" slack="0"/>
<pin id="129" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="12" slack="0"/>
<pin id="136" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="12" slack="0"/>
<pin id="143" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="12" slack="0"/>
<pin id="150" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="12" slack="0"/>
<pin id="157" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_88/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="12" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_89/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_90/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="12" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_91/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_access_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_92/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_93/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_94/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_95/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sext_ln141_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="62" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln141_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln0_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="loop_index_0_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index_0_load/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="exitcond348_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond348/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="empty_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="loop_index_0_cast1_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_0_cast1/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="empty_42_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="12" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="0"/>
<pin id="239" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_42/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_cast_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="12" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln0_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="8" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="i2_addr_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="62" slack="1"/>
<pin id="262" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="i2_addr/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="32" slack="0"/>
<pin id="268" dir="0" index="3" bw="32" slack="0"/>
<pin id="269" dir="0" index="4" bw="32" slack="0"/>
<pin id="270" dir="0" index="5" bw="32" slack="0"/>
<pin id="271" dir="0" index="6" bw="32" slack="0"/>
<pin id="272" dir="0" index="7" bw="32" slack="0"/>
<pin id="273" dir="0" index="8" bw="32" slack="0"/>
<pin id="274" dir="0" index="9" bw="3" slack="1"/>
<pin id="275" dir="1" index="10" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="empty_43_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="1"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_43/3 "/>
</bind>
</comp>

<comp id="289" class="1005" name="loop_index_0_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="loop_index_0 "/>
</bind>
</comp>

<comp id="296" class="1005" name="trunc_ln127_1_read_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="3" slack="1"/>
<pin id="298" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln127_1_read "/>
</bind>
</comp>

<comp id="301" class="1005" name="sext_ln141_cast_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln141_cast "/>
</bind>
</comp>

<comp id="306" class="1005" name="exitcond348_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond348 "/>
</bind>
</comp>

<comp id="310" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="12" slack="1"/>
<pin id="312" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80 "/>
</bind>
</comp>

<comp id="315" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="12" slack="1"/>
<pin id="317" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81 "/>
</bind>
</comp>

<comp id="320" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="12" slack="1"/>
<pin id="322" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82 "/>
</bind>
</comp>

<comp id="325" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="1"/>
<pin id="327" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83 "/>
</bind>
</comp>

<comp id="330" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="1"/>
<pin id="332" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84 "/>
</bind>
</comp>

<comp id="335" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="1"/>
<pin id="337" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85 "/>
</bind>
</comp>

<comp id="340" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="1"/>
<pin id="342" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86 "/>
</bind>
</comp>

<comp id="345" class="1005" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="12" slack="1"/>
<pin id="347" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87 "/>
</bind>
</comp>

<comp id="350" class="1005" name="i2_addr_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i2_addr "/>
</bind>
</comp>

<comp id="355" class="1005" name="tmp_1_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="70" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="72" pin="0"/><net_sink comp="96" pin=3"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="58" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="58" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="58" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="58" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="58" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="58" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="58" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="58" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="104" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="111" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="118" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="125" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="132" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="195"><net_src comp="139" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="201"><net_src comp="146" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="153" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="90" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="54" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="217" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="56" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="217" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="84" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="247"><net_src comp="242" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="248"><net_src comp="242" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="250"><net_src comp="242" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="251"><net_src comp="242" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="253"><net_src comp="242" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="258"><net_src comp="226" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="276"><net_src comp="64" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="277"><net_src comp="160" pin="3"/><net_sink comp="264" pin=1"/></net>

<net id="278"><net_src comp="166" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="279"><net_src comp="172" pin="3"/><net_sink comp="264" pin=3"/></net>

<net id="280"><net_src comp="178" pin="3"/><net_sink comp="264" pin=4"/></net>

<net id="281"><net_src comp="184" pin="3"/><net_sink comp="264" pin=5"/></net>

<net id="282"><net_src comp="190" pin="3"/><net_sink comp="264" pin=6"/></net>

<net id="283"><net_src comp="196" pin="3"/><net_sink comp="264" pin=7"/></net>

<net id="284"><net_src comp="202" pin="3"/><net_sink comp="264" pin=8"/></net>

<net id="288"><net_src comp="285" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="292"><net_src comp="74" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="299"><net_src comp="78" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="264" pin=9"/></net>

<net id="304"><net_src comp="208" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="309"><net_src comp="220" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="104" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="318"><net_src comp="111" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="323"><net_src comp="118" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="328"><net_src comp="125" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="333"><net_src comp="132" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="338"><net_src comp="139" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="343"><net_src comp="146" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="348"><net_src comp="153" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="353"><net_src comp="259" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="358"><net_src comp="264" pin="10"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="285" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: i2 | {3 }
 - Input state : 
	Port: export_output_buffer_c1_Pipeline_2 : sext_ln141 | {1 }
	Port: export_output_buffer_c1_Pipeline_2 : sub_ln134 | {1 }
	Port: export_output_buffer_c1_Pipeline_2 : trunc_ln127_1 | {1 }
	Port: export_output_buffer_c1_Pipeline_2 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_7 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_2 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_6 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_2 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_2 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_2 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_2 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_2 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {1 2 }
	Port: export_output_buffer_c1_Pipeline_2 : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index_0_load : 1
		exitcond348 : 2
		empty : 2
		br_ln0 : 3
		loop_index_0_cast1 : 2
		empty_42 : 3
		p_cast : 4
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87 : 5
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_88 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_89 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_90 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_91 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_92 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_93 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_94 : 6
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_95 : 6
		store_ln0 : 3
	State 2
		tmp_1 : 1
	State 3
		write_ln141 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    mux   |          tmp_1_fu_264         |    0    |    43   |
|----------|-------------------------------|---------|---------|
|    add   |          empty_fu_226         |    0    |    15   |
|          |        empty_42_fu_236        |    0    |    19   |
|----------|-------------------------------|---------|---------|
|   icmp   |       exitcond348_fu_220      |    0    |    15   |
|----------|-------------------------------|---------|---------|
|          | trunc_ln127_1_read_read_fu_78 |    0    |    0    |
|   read   |   sub_ln134_read_read_fu_84   |    0    |    0    |
|          |   sext_ln141_read_read_fu_90  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln141_write_fu_96    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |     sext_ln141_cast_fu_208    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |   loop_index_0_cast1_fu_232   |    0    |    0    |
|          |         p_cast_fu_242         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    92   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------+--------+
|                                                                 |   FF   |
+-----------------------------------------------------------------+--------+
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_80_reg_310|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_81_reg_315|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_82_reg_320|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_83_reg_325|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_84_reg_330|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_85_reg_335|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_86_reg_340|   12   |
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_87_reg_345|   12   |
|                       exitcond348_reg_306                       |    1   |
|                         i2_addr_reg_350                         |   32   |
|                       loop_index_0_reg_289                      |    8   |
|                     sext_ln141_cast_reg_301                     |   64   |
|                          tmp_1_reg_355                          |   32   |
|                    trunc_ln127_1_read_reg_296                   |    3   |
+-----------------------------------------------------------------+--------+
|                              Total                              |   236  |
+-----------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_160 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_166 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_172 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_178 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_184 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_190 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_196 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_202 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  3.416  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   92   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   72   |
|  Register |    -   |   236  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   236  |   164  |
+-----------+--------+--------+--------+
