Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Nov  3 19:19:24 2024
| Host         : Miles-G14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RO_PUF_timing_summary_routed.rpt -pb RO_PUF_timing_summary_routed.pb -rpx RO_PUF_timing_summary_routed.rpx -warn_on_violation
| Design       : RO_PUF
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     2           
TIMING-16  Warning           Large setup violation           1000        
TIMING-18  Warning           Missing input or output delay   24          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29)
5. checking no_input_delay (7)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display_driver/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29)
-------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 27 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.563    -3175.221                   2690                 6538        0.048        0.000                      0                 6538        4.500        0.000                       0                  2962  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.563    -3175.221                   2690                 6159        0.048        0.000                      0                 6159        4.500        0.000                       0                  2962  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.080        0.000                      0                  379        0.425        0.000                      0                  379  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         2690  Failing Endpoints,  Worst Slack       -7.563ns,  Total Violation    -3175.222ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.563ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[51][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.489ns  (logic 6.398ns (36.583%)  route 11.091ns (63.417%))
  Logic Levels:           22  (CARRY4=10 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.638     5.159                         sha128_inst/sha256_comp/CLK
    SLICE_X3Y44          FDRE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/Q
                         net (fo=3, routed)           1.371     6.950                         sha128_inst/sha256_comp/W_reg[51]_51[8]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.296     7.246 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_186/O
                         net (fo=1, routed)           0.000     7.246                         sha128_inst/sha256_comp/W[0][3]_i_186_n_0
    SLICE_X4Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     7.458 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_79/O
                         net (fo=2, routed)           0.967     8.425                         sha128_inst/sha256_comp/W_reg[0][3]_i_79_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.299     8.724 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_36/O
                         net (fo=1, routed)           0.000     8.724                         sha128_inst/sha256_comp/W[0][3]_i_36_n_0
    SLICE_X4Y30          MUXF7 (Prop_muxf7_I0_O)      0.238     8.962 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_16/O
                         net (fo=9, routed)           1.911    10.873                         sha128_inst/sha256_comp/ROTATE_RIGHT8_in[1]
    SLICE_X9Y9           LUT5 (Prop_lut5_I2_O)        0.298    11.171 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_12/O
                         net (fo=3, routed)           0.465    11.636                         sha128_inst/sha256_comp/W[0][3]_i_12_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124    11.760 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_3/O
                         net (fo=1, routed)           0.622    12.382                         sha128_inst/sha256_comp/W[0][3]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.767 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.767                         sha128_inst/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.989 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=2, routed)           0.897    13.885                         sha128_inst/sha256_comp/schedule0[4]
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.299    14.184 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][4]_i_1/O
                         net (fo=67, routed)          1.275    15.459                         sha128_inst/sha256_comp/W[4]
    SLICE_X9Y21          LUT6 (Prop_lut6_I1_O)        0.124    15.583 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.583                         sha128_inst/sha256_comp/a[15]_i_39_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.223 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_31/O[3]
                         net (fo=2, routed)           0.702    16.925                         sha128_inst/sha256_comp/a_reg[15]_i_31_n_4
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.306    17.231 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_23/O
                         net (fo=2, routed)           0.735    17.966                         sha128_inst/sha256_comp/a[15]_i_23_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124    18.090 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_27/O
                         net (fo=1, routed)           0.000    18.090                         sha128_inst/sha256_comp/a[15]_i_27_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.603 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.612                         sha128_inst/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.729                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.948 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    19.587                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    19.882 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    20.891                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.411 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.411                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.528 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.528                         sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.645 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.645                         sha128_inst/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.864 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[31]_i_4/O[0]
                         net (fo=1, routed)           0.489    22.353                         sha128_inst/sha256_comp/in14[28]
    SLICE_X14Y21         LUT4 (Prop_lut4_I2_O)        0.295    22.648 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[28]_i_1/O
                         net (fo=1, routed)           0.000    22.648                         sha128_inst/sha256_comp/a[28]_i_1_n_0
    SLICE_X14Y21         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[28]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.438    14.779                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y21         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[28]/C
                         clock pessimism              0.260    15.039                           
                         clock uncertainty           -0.035    15.004                           
    SLICE_X14Y21         FDSE (Setup_fdse_C_D)        0.081    15.085    pblock_sha128_inst_1   sha128_inst/sha256_comp/a_reg[28]
  -------------------------------------------------------------------
                         required time                         15.085                           
                         arrival time                         -22.648                           
  -------------------------------------------------------------------
                         slack                                 -7.563                           

Slack (VIOLATED) :        -7.529ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[51][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.407ns  (logic 6.389ns (36.704%)  route 11.018ns (63.296%))
  Logic Levels:           21  (CARRY4=9 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.638     5.159                         sha128_inst/sha256_comp/CLK
    SLICE_X3Y44          FDRE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/Q
                         net (fo=3, routed)           1.371     6.950                         sha128_inst/sha256_comp/W_reg[51]_51[8]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.296     7.246 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_186/O
                         net (fo=1, routed)           0.000     7.246                         sha128_inst/sha256_comp/W[0][3]_i_186_n_0
    SLICE_X4Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     7.458 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_79/O
                         net (fo=2, routed)           0.967     8.425                         sha128_inst/sha256_comp/W_reg[0][3]_i_79_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.299     8.724 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_36/O
                         net (fo=1, routed)           0.000     8.724                         sha128_inst/sha256_comp/W[0][3]_i_36_n_0
    SLICE_X4Y30          MUXF7 (Prop_muxf7_I0_O)      0.238     8.962 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_16/O
                         net (fo=9, routed)           1.911    10.873                         sha128_inst/sha256_comp/ROTATE_RIGHT8_in[1]
    SLICE_X9Y9           LUT5 (Prop_lut5_I2_O)        0.298    11.171 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_12/O
                         net (fo=3, routed)           0.465    11.636                         sha128_inst/sha256_comp/W[0][3]_i_12_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124    11.760 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_3/O
                         net (fo=1, routed)           0.622    12.382                         sha128_inst/sha256_comp/W[0][3]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.767 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.767                         sha128_inst/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.989 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=2, routed)           0.897    13.885                         sha128_inst/sha256_comp/schedule0[4]
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.299    14.184 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][4]_i_1/O
                         net (fo=67, routed)          1.275    15.459                         sha128_inst/sha256_comp/W[4]
    SLICE_X9Y21          LUT6 (Prop_lut6_I1_O)        0.124    15.583 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.583                         sha128_inst/sha256_comp/a[15]_i_39_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.223 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_31/O[3]
                         net (fo=2, routed)           0.702    16.925                         sha128_inst/sha256_comp/a_reg[15]_i_31_n_4
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.306    17.231 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_23/O
                         net (fo=2, routed)           0.735    17.966                         sha128_inst/sha256_comp/a[15]_i_23_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124    18.090 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_27/O
                         net (fo=1, routed)           0.000    18.090                         sha128_inst/sha256_comp/a[15]_i_27_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.603 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.612                         sha128_inst/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.729                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.948 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    19.587                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    19.882 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    20.891                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.411 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.411                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.528 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.528                         sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.843 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.416    22.259                         sha128_inst/sha256_comp/in14[27]
    SLICE_X13Y19         LUT4 (Prop_lut4_I2_O)        0.307    22.566 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[27]_i_1/O
                         net (fo=1, routed)           0.000    22.566                         sha128_inst/sha256_comp/a[27]_i_1_n_0
    SLICE_X13Y19         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.439    14.780                         sha128_inst/sha256_comp/CLK
    SLICE_X13Y19         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]/C
                         clock pessimism              0.260    15.040                           
                         clock uncertainty           -0.035    15.005                           
    SLICE_X13Y19         FDSE (Setup_fdse_C_D)        0.032    15.037    pblock_sha128_inst_1   sha128_inst/sha256_comp/a_reg[27]
  -------------------------------------------------------------------
                         required time                         15.037                           
                         arrival time                         -22.566                           
  -------------------------------------------------------------------
                         slack                                 -7.529                           

Slack (VIOLATED) :        -7.508ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[51][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.385ns  (logic 6.279ns (36.118%)  route 11.106ns (63.882%))
  Logic Levels:           20  (CARRY4=8 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.638     5.159                         sha128_inst/sha256_comp/CLK
    SLICE_X3Y44          FDRE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/Q
                         net (fo=3, routed)           1.371     6.950                         sha128_inst/sha256_comp/W_reg[51]_51[8]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.296     7.246 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_186/O
                         net (fo=1, routed)           0.000     7.246                         sha128_inst/sha256_comp/W[0][3]_i_186_n_0
    SLICE_X4Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     7.458 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_79/O
                         net (fo=2, routed)           0.967     8.425                         sha128_inst/sha256_comp/W_reg[0][3]_i_79_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.299     8.724 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_36/O
                         net (fo=1, routed)           0.000     8.724                         sha128_inst/sha256_comp/W[0][3]_i_36_n_0
    SLICE_X4Y30          MUXF7 (Prop_muxf7_I0_O)      0.238     8.962 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_16/O
                         net (fo=9, routed)           1.911    10.873                         sha128_inst/sha256_comp/ROTATE_RIGHT8_in[1]
    SLICE_X9Y9           LUT5 (Prop_lut5_I2_O)        0.298    11.171 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_12/O
                         net (fo=3, routed)           0.465    11.636                         sha128_inst/sha256_comp/W[0][3]_i_12_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124    11.760 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_3/O
                         net (fo=1, routed)           0.622    12.382                         sha128_inst/sha256_comp/W[0][3]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.767 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.767                         sha128_inst/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.989 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=2, routed)           0.897    13.885                         sha128_inst/sha256_comp/schedule0[4]
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.299    14.184 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][4]_i_1/O
                         net (fo=67, routed)          1.275    15.459                         sha128_inst/sha256_comp/W[4]
    SLICE_X9Y21          LUT6 (Prop_lut6_I1_O)        0.124    15.583 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.583                         sha128_inst/sha256_comp/a[15]_i_39_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.223 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_31/O[3]
                         net (fo=2, routed)           0.702    16.925                         sha128_inst/sha256_comp/a_reg[15]_i_31_n_4
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.306    17.231 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_23/O
                         net (fo=2, routed)           0.735    17.966                         sha128_inst/sha256_comp/a[15]_i_23_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124    18.090 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_27/O
                         net (fo=1, routed)           0.000    18.090                         sha128_inst/sha256_comp/a[15]_i_27_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.603 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.612                         sha128_inst/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.729                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.948 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    19.587                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    19.882 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    20.891                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.411 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.411                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.734 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.504    22.238                         sha128_inst/sha256_comp/in14[21]
    SLICE_X13Y19         LUT4 (Prop_lut4_I2_O)        0.306    22.544 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[21]_i_1/O
                         net (fo=1, routed)           0.000    22.544                         sha128_inst/sha256_comp/a[21]_i_1_n_0
    SLICE_X13Y19         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.439    14.780                         sha128_inst/sha256_comp/CLK
    SLICE_X13Y19         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[21]/C
                         clock pessimism              0.260    15.040                           
                         clock uncertainty           -0.035    15.005                           
    SLICE_X13Y19         FDSE (Setup_fdse_C_D)        0.031    15.036    pblock_sha128_inst_1   sha128_inst/sha256_comp/a_reg[21]
  -------------------------------------------------------------------
                         required time                         15.036                           
                         arrival time                         -22.544                           
  -------------------------------------------------------------------
                         slack                                 -7.508                           

Slack (VIOLATED) :        -7.497ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[51][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.421ns  (logic 6.506ns (37.345%)  route 10.915ns (62.655%))
  Logic Levels:           22  (CARRY4=10 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.638     5.159                         sha128_inst/sha256_comp/CLK
    SLICE_X3Y44          FDRE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/Q
                         net (fo=3, routed)           1.371     6.950                         sha128_inst/sha256_comp/W_reg[51]_51[8]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.296     7.246 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_186/O
                         net (fo=1, routed)           0.000     7.246                         sha128_inst/sha256_comp/W[0][3]_i_186_n_0
    SLICE_X4Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     7.458 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_79/O
                         net (fo=2, routed)           0.967     8.425                         sha128_inst/sha256_comp/W_reg[0][3]_i_79_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.299     8.724 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_36/O
                         net (fo=1, routed)           0.000     8.724                         sha128_inst/sha256_comp/W[0][3]_i_36_n_0
    SLICE_X4Y30          MUXF7 (Prop_muxf7_I0_O)      0.238     8.962 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_16/O
                         net (fo=9, routed)           1.911    10.873                         sha128_inst/sha256_comp/ROTATE_RIGHT8_in[1]
    SLICE_X9Y9           LUT5 (Prop_lut5_I2_O)        0.298    11.171 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_12/O
                         net (fo=3, routed)           0.465    11.636                         sha128_inst/sha256_comp/W[0][3]_i_12_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124    11.760 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_3/O
                         net (fo=1, routed)           0.622    12.382                         sha128_inst/sha256_comp/W[0][3]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.767 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.767                         sha128_inst/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.989 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=2, routed)           0.897    13.885                         sha128_inst/sha256_comp/schedule0[4]
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.299    14.184 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][4]_i_1/O
                         net (fo=67, routed)          1.275    15.459                         sha128_inst/sha256_comp/W[4]
    SLICE_X9Y21          LUT6 (Prop_lut6_I1_O)        0.124    15.583 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.583                         sha128_inst/sha256_comp/a[15]_i_39_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.223 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_31/O[3]
                         net (fo=2, routed)           0.702    16.925                         sha128_inst/sha256_comp/a_reg[15]_i_31_n_4
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.306    17.231 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_23/O
                         net (fo=2, routed)           0.735    17.966                         sha128_inst/sha256_comp/a[15]_i_23_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124    18.090 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_27/O
                         net (fo=1, routed)           0.000    18.090                         sha128_inst/sha256_comp/a[15]_i_27_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.603 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.612                         sha128_inst/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.729                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.948 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    19.587                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    19.882 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    20.891                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.411 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.411                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.528 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.528                         sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.645 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.645                         sha128_inst/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    21.960 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[31]_i_4/O[3]
                         net (fo=1, routed)           0.313    22.274                         sha128_inst/sha256_comp/in14[31]
    SLICE_X14Y20         LUT4 (Prop_lut4_I2_O)        0.307    22.581 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[31]_i_3/O
                         net (fo=1, routed)           0.000    22.581                         sha128_inst/sha256_comp/a[31]_i_3_n_0
    SLICE_X14Y20         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.439    14.780                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y20         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[31]/C
                         clock pessimism              0.260    15.040                           
                         clock uncertainty           -0.035    15.005                           
    SLICE_X14Y20         FDSE (Setup_fdse_C_D)        0.079    15.084    pblock_sha128_inst_1   sha128_inst/sha256_comp/a_reg[31]
  -------------------------------------------------------------------
                         required time                         15.084                           
                         arrival time                         -22.581                           
  -------------------------------------------------------------------
                         slack                                 -7.497                           

Slack (VIOLATED) :        -7.490ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[51][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.413ns  (logic 6.513ns (37.402%)  route 10.900ns (62.598%))
  Logic Levels:           22  (CARRY4=10 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.638     5.159                         sha128_inst/sha256_comp/CLK
    SLICE_X3Y44          FDRE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/Q
                         net (fo=3, routed)           1.371     6.950                         sha128_inst/sha256_comp/W_reg[51]_51[8]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.296     7.246 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_186/O
                         net (fo=1, routed)           0.000     7.246                         sha128_inst/sha256_comp/W[0][3]_i_186_n_0
    SLICE_X4Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     7.458 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_79/O
                         net (fo=2, routed)           0.967     8.425                         sha128_inst/sha256_comp/W_reg[0][3]_i_79_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.299     8.724 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_36/O
                         net (fo=1, routed)           0.000     8.724                         sha128_inst/sha256_comp/W[0][3]_i_36_n_0
    SLICE_X4Y30          MUXF7 (Prop_muxf7_I0_O)      0.238     8.962 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_16/O
                         net (fo=9, routed)           1.911    10.873                         sha128_inst/sha256_comp/ROTATE_RIGHT8_in[1]
    SLICE_X9Y9           LUT5 (Prop_lut5_I2_O)        0.298    11.171 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_12/O
                         net (fo=3, routed)           0.465    11.636                         sha128_inst/sha256_comp/W[0][3]_i_12_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124    11.760 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_3/O
                         net (fo=1, routed)           0.622    12.382                         sha128_inst/sha256_comp/W[0][3]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.767 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.767                         sha128_inst/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.989 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=2, routed)           0.897    13.885                         sha128_inst/sha256_comp/schedule0[4]
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.299    14.184 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][4]_i_1/O
                         net (fo=67, routed)          1.275    15.459                         sha128_inst/sha256_comp/W[4]
    SLICE_X9Y21          LUT6 (Prop_lut6_I1_O)        0.124    15.583 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.583                         sha128_inst/sha256_comp/a[15]_i_39_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.223 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_31/O[3]
                         net (fo=2, routed)           0.702    16.925                         sha128_inst/sha256_comp/a_reg[15]_i_31_n_4
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.306    17.231 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_23/O
                         net (fo=2, routed)           0.735    17.966                         sha128_inst/sha256_comp/a[15]_i_23_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124    18.090 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_27/O
                         net (fo=1, routed)           0.000    18.090                         sha128_inst/sha256_comp/a[15]_i_27_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.603 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.612                         sha128_inst/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.729                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.948 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    19.587                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    19.882 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    20.891                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.411 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.411                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.528 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.528                         sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.645 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.645                         sha128_inst/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.968 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.298    22.267                         sha128_inst/sha256_comp/in14[29]
    SLICE_X14Y21         LUT4 (Prop_lut4_I2_O)        0.306    22.573 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[29]_i_1/O
                         net (fo=1, routed)           0.000    22.573                         sha128_inst/sha256_comp/a[29]_i_1_n_0
    SLICE_X14Y21         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[29]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.438    14.779                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y21         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[29]/C
                         clock pessimism              0.260    15.039                           
                         clock uncertainty           -0.035    15.004                           
    SLICE_X14Y21         FDSE (Setup_fdse_C_D)        0.079    15.083    pblock_sha128_inst_1   sha128_inst/sha256_comp/a_reg[29]
  -------------------------------------------------------------------
                         required time                         15.083                           
                         arrival time                         -22.573                           
  -------------------------------------------------------------------
                         slack                                 -7.490                           

Slack (VIOLATED) :        -7.474ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[51][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.395ns  (logic 6.164ns (35.434%)  route 11.231ns (64.565%))
  Logic Levels:           20  (CARRY4=8 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.638     5.159                         sha128_inst/sha256_comp/CLK
    SLICE_X3Y44          FDRE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/Q
                         net (fo=3, routed)           1.371     6.950                         sha128_inst/sha256_comp/W_reg[51]_51[8]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.296     7.246 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_186/O
                         net (fo=1, routed)           0.000     7.246                         sha128_inst/sha256_comp/W[0][3]_i_186_n_0
    SLICE_X4Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     7.458 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_79/O
                         net (fo=2, routed)           0.967     8.425                         sha128_inst/sha256_comp/W_reg[0][3]_i_79_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.299     8.724 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_36/O
                         net (fo=1, routed)           0.000     8.724                         sha128_inst/sha256_comp/W[0][3]_i_36_n_0
    SLICE_X4Y30          MUXF7 (Prop_muxf7_I0_O)      0.238     8.962 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_16/O
                         net (fo=9, routed)           1.911    10.873                         sha128_inst/sha256_comp/ROTATE_RIGHT8_in[1]
    SLICE_X9Y9           LUT5 (Prop_lut5_I2_O)        0.298    11.171 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_12/O
                         net (fo=3, routed)           0.465    11.636                         sha128_inst/sha256_comp/W[0][3]_i_12_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124    11.760 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_3/O
                         net (fo=1, routed)           0.622    12.382                         sha128_inst/sha256_comp/W[0][3]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.767 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.767                         sha128_inst/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.989 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=2, routed)           0.897    13.885                         sha128_inst/sha256_comp/schedule0[4]
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.299    14.184 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][4]_i_1/O
                         net (fo=67, routed)          1.275    15.459                         sha128_inst/sha256_comp/W[4]
    SLICE_X9Y21          LUT6 (Prop_lut6_I1_O)        0.124    15.583 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.583                         sha128_inst/sha256_comp/a[15]_i_39_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.223 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_31/O[3]
                         net (fo=2, routed)           0.702    16.925                         sha128_inst/sha256_comp/a_reg[15]_i_31_n_4
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.306    17.231 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_23/O
                         net (fo=2, routed)           0.735    17.966                         sha128_inst/sha256_comp/a[15]_i_23_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124    18.090 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_27/O
                         net (fo=1, routed)           0.000    18.090                         sha128_inst/sha256_comp/a[15]_i_27_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.603 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.612                         sha128_inst/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.729                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.948 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    19.587                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    19.882 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    20.891                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.411 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.411                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.630 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.629    22.260                         sha128_inst/sha256_comp/in14[20]
    SLICE_X14Y21         LUT4 (Prop_lut4_I2_O)        0.295    22.555 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[20]_i_1/O
                         net (fo=1, routed)           0.000    22.555                         sha128_inst/sha256_comp/a[20]_i_1_n_0
    SLICE_X14Y21         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[20]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.438    14.779                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y21         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[20]/C
                         clock pessimism              0.260    15.039                           
                         clock uncertainty           -0.035    15.004                           
    SLICE_X14Y21         FDSE (Setup_fdse_C_D)        0.077    15.081    pblock_sha128_inst_1   sha128_inst/sha256_comp/a_reg[20]
  -------------------------------------------------------------------
                         required time                         15.081                           
                         arrival time                         -22.555                           
  -------------------------------------------------------------------
                         slack                                 -7.474                           

Slack (VIOLATED) :        -7.418ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[51][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.341ns  (logic 6.281ns (36.221%)  route 11.060ns (63.779%))
  Logic Levels:           21  (CARRY4=9 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.638     5.159                         sha128_inst/sha256_comp/CLK
    SLICE_X3Y44          FDRE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/Q
                         net (fo=3, routed)           1.371     6.950                         sha128_inst/sha256_comp/W_reg[51]_51[8]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.296     7.246 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_186/O
                         net (fo=1, routed)           0.000     7.246                         sha128_inst/sha256_comp/W[0][3]_i_186_n_0
    SLICE_X4Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     7.458 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_79/O
                         net (fo=2, routed)           0.967     8.425                         sha128_inst/sha256_comp/W_reg[0][3]_i_79_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.299     8.724 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_36/O
                         net (fo=1, routed)           0.000     8.724                         sha128_inst/sha256_comp/W[0][3]_i_36_n_0
    SLICE_X4Y30          MUXF7 (Prop_muxf7_I0_O)      0.238     8.962 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_16/O
                         net (fo=9, routed)           1.911    10.873                         sha128_inst/sha256_comp/ROTATE_RIGHT8_in[1]
    SLICE_X9Y9           LUT5 (Prop_lut5_I2_O)        0.298    11.171 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_12/O
                         net (fo=3, routed)           0.465    11.636                         sha128_inst/sha256_comp/W[0][3]_i_12_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124    11.760 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_3/O
                         net (fo=1, routed)           0.622    12.382                         sha128_inst/sha256_comp/W[0][3]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.767 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.767                         sha128_inst/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.989 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=2, routed)           0.897    13.885                         sha128_inst/sha256_comp/schedule0[4]
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.299    14.184 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][4]_i_1/O
                         net (fo=67, routed)          1.275    15.459                         sha128_inst/sha256_comp/W[4]
    SLICE_X9Y21          LUT6 (Prop_lut6_I1_O)        0.124    15.583 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.583                         sha128_inst/sha256_comp/a[15]_i_39_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.223 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_31/O[3]
                         net (fo=2, routed)           0.702    16.925                         sha128_inst/sha256_comp/a_reg[15]_i_31_n_4
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.306    17.231 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_23/O
                         net (fo=2, routed)           0.735    17.966                         sha128_inst/sha256_comp/a[15]_i_23_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124    18.090 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_27/O
                         net (fo=1, routed)           0.000    18.090                         sha128_inst/sha256_comp/a[15]_i_27_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.603 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.612                         sha128_inst/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.729                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.948 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    19.587                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    19.882 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    20.891                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.411 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.411                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.528 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.528                         sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.747 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.458    22.205                         sha128_inst/sha256_comp/in14[24]
    SLICE_X14Y20         LUT4 (Prop_lut4_I2_O)        0.295    22.500 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[24]_i_1/O
                         net (fo=1, routed)           0.000    22.500                         sha128_inst/sha256_comp/a[24]_i_1_n_0
    SLICE_X14Y20         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[24]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.439    14.780                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y20         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[24]/C
                         clock pessimism              0.260    15.040                           
                         clock uncertainty           -0.035    15.005                           
    SLICE_X14Y20         FDSE (Setup_fdse_C_D)        0.077    15.082    pblock_sha128_inst_1   sha128_inst/sha256_comp/a_reg[24]
  -------------------------------------------------------------------
                         required time                         15.082                           
                         arrival time                         -22.500                           
  -------------------------------------------------------------------
                         slack                                 -7.418                           

Slack (VIOLATED) :        -7.411ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[51][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.335ns  (logic 6.424ns (37.059%)  route 10.911ns (62.941%))
  Logic Levels:           22  (CARRY4=10 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.638     5.159                         sha128_inst/sha256_comp/CLK
    SLICE_X3Y44          FDRE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/Q
                         net (fo=3, routed)           1.371     6.950                         sha128_inst/sha256_comp/W_reg[51]_51[8]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.296     7.246 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_186/O
                         net (fo=1, routed)           0.000     7.246                         sha128_inst/sha256_comp/W[0][3]_i_186_n_0
    SLICE_X4Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     7.458 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_79/O
                         net (fo=2, routed)           0.967     8.425                         sha128_inst/sha256_comp/W_reg[0][3]_i_79_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.299     8.724 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_36/O
                         net (fo=1, routed)           0.000     8.724                         sha128_inst/sha256_comp/W[0][3]_i_36_n_0
    SLICE_X4Y30          MUXF7 (Prop_muxf7_I0_O)      0.238     8.962 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_16/O
                         net (fo=9, routed)           1.911    10.873                         sha128_inst/sha256_comp/ROTATE_RIGHT8_in[1]
    SLICE_X9Y9           LUT5 (Prop_lut5_I2_O)        0.298    11.171 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_12/O
                         net (fo=3, routed)           0.465    11.636                         sha128_inst/sha256_comp/W[0][3]_i_12_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124    11.760 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_3/O
                         net (fo=1, routed)           0.622    12.382                         sha128_inst/sha256_comp/W[0][3]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.767 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.767                         sha128_inst/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.989 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=2, routed)           0.897    13.885                         sha128_inst/sha256_comp/schedule0[4]
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.299    14.184 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][4]_i_1/O
                         net (fo=67, routed)          1.275    15.459                         sha128_inst/sha256_comp/W[4]
    SLICE_X9Y21          LUT6 (Prop_lut6_I1_O)        0.124    15.583 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.583                         sha128_inst/sha256_comp/a[15]_i_39_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.223 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_31/O[3]
                         net (fo=2, routed)           0.702    16.925                         sha128_inst/sha256_comp/a_reg[15]_i_31_n_4
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.306    17.231 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_23/O
                         net (fo=2, routed)           0.735    17.966                         sha128_inst/sha256_comp/a[15]_i_23_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124    18.090 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_27/O
                         net (fo=1, routed)           0.000    18.090                         sha128_inst/sha256_comp/a[15]_i_27_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.603 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.612                         sha128_inst/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.729                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.948 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    19.587                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    19.882 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    20.891                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.411 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.411                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.528 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.528                         sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.645 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.645                         sha128_inst/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.884 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.309    22.193                         sha128_inst/sha256_comp/in14[30]
    SLICE_X14Y21         LUT4 (Prop_lut4_I2_O)        0.301    22.494 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[30]_i_1/O
                         net (fo=1, routed)           0.000    22.494                         sha128_inst/sha256_comp/a[30]_i_1_n_0
    SLICE_X14Y21         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[30]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.438    14.779                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y21         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[30]/C
                         clock pessimism              0.260    15.039                           
                         clock uncertainty           -0.035    15.004                           
    SLICE_X14Y21         FDSE (Setup_fdse_C_D)        0.079    15.083    pblock_sha128_inst_1   sha128_inst/sha256_comp/a_reg[30]
  -------------------------------------------------------------------
                         required time                         15.083                           
                         arrival time                         -22.494                           
  -------------------------------------------------------------------
                         slack                                 -7.411                           

Slack (VIOLATED) :        -7.409ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[51][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.288ns  (logic 6.047ns (34.978%)  route 11.241ns (65.022%))
  Logic Levels:           19  (CARRY4=7 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.638     5.159                         sha128_inst/sha256_comp/CLK
    SLICE_X3Y44          FDRE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/Q
                         net (fo=3, routed)           1.371     6.950                         sha128_inst/sha256_comp/W_reg[51]_51[8]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.296     7.246 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_186/O
                         net (fo=1, routed)           0.000     7.246                         sha128_inst/sha256_comp/W[0][3]_i_186_n_0
    SLICE_X4Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     7.458 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_79/O
                         net (fo=2, routed)           0.967     8.425                         sha128_inst/sha256_comp/W_reg[0][3]_i_79_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.299     8.724 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_36/O
                         net (fo=1, routed)           0.000     8.724                         sha128_inst/sha256_comp/W[0][3]_i_36_n_0
    SLICE_X4Y30          MUXF7 (Prop_muxf7_I0_O)      0.238     8.962 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_16/O
                         net (fo=9, routed)           1.911    10.873                         sha128_inst/sha256_comp/ROTATE_RIGHT8_in[1]
    SLICE_X9Y9           LUT5 (Prop_lut5_I2_O)        0.298    11.171 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_12/O
                         net (fo=3, routed)           0.465    11.636                         sha128_inst/sha256_comp/W[0][3]_i_12_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124    11.760 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_3/O
                         net (fo=1, routed)           0.622    12.382                         sha128_inst/sha256_comp/W[0][3]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.767 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.767                         sha128_inst/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.989 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=2, routed)           0.897    13.885                         sha128_inst/sha256_comp/schedule0[4]
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.299    14.184 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][4]_i_1/O
                         net (fo=67, routed)          1.275    15.459                         sha128_inst/sha256_comp/W[4]
    SLICE_X9Y21          LUT6 (Prop_lut6_I1_O)        0.124    15.583 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.583                         sha128_inst/sha256_comp/a[15]_i_39_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.223 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_31/O[3]
                         net (fo=2, routed)           0.702    16.925                         sha128_inst/sha256_comp/a_reg[15]_i_31_n_4
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.306    17.231 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_23/O
                         net (fo=2, routed)           0.735    17.966                         sha128_inst/sha256_comp/a[15]_i_23_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124    18.090 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_27/O
                         net (fo=1, routed)           0.000    18.090                         sha128_inst/sha256_comp/a[15]_i_27_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.603 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.612                         sha128_inst/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.729                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.948 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    19.587                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    19.882 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    20.891                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    21.501 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/O[3]
                         net (fo=1, routed)           0.639    22.140                         sha128_inst/sha256_comp/in14[19]
    SLICE_X13Y18         LUT4 (Prop_lut4_I2_O)        0.307    22.447 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_1/O
                         net (fo=1, routed)           0.000    22.447                         sha128_inst/sha256_comp/a[19]_i_1_n_0
    SLICE_X13Y18         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.440    14.781                         sha128_inst/sha256_comp/CLK
    SLICE_X13Y18         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]/C
                         clock pessimism              0.260    15.041                           
                         clock uncertainty           -0.035    15.006                           
    SLICE_X13Y18         FDSE (Setup_fdse_C_D)        0.032    15.038    pblock_sha128_inst_1   sha128_inst/sha256_comp/a_reg[19]
  -------------------------------------------------------------------
                         required time                         15.038                           
                         arrival time                         -22.447                           
  -------------------------------------------------------------------
                         slack                                 -7.409                           

Slack (VIOLATED) :        -7.371ns  (required time - arrival time)
  Source:                 sha128_inst/sha256_comp/W_reg[51][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/a_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.297ns  (logic 6.396ns (36.977%)  route 10.901ns (63.023%))
  Logic Levels:           21  (CARRY4=9 LUT4=1 LUT5=4 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.638     5.159                         sha128_inst/sha256_comp/CLK
    SLICE_X3Y44          FDRE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.419     5.578 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[51][8]/Q
                         net (fo=3, routed)           1.371     6.950                         sha128_inst/sha256_comp/W_reg[51]_51[8]
    SLICE_X4Y32          LUT6 (Prop_lut6_I1_O)        0.296     7.246 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_186/O
                         net (fo=1, routed)           0.000     7.246                         sha128_inst/sha256_comp/W[0][3]_i_186_n_0
    SLICE_X4Y32          MUXF7 (Prop_muxf7_I0_O)      0.212     7.458 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_79/O
                         net (fo=2, routed)           0.967     8.425                         sha128_inst/sha256_comp/W_reg[0][3]_i_79_n_0
    SLICE_X4Y30          LUT6 (Prop_lut6_I5_O)        0.299     8.724 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_36/O
                         net (fo=1, routed)           0.000     8.724                         sha128_inst/sha256_comp/W[0][3]_i_36_n_0
    SLICE_X4Y30          MUXF7 (Prop_muxf7_I0_O)      0.238     8.962 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_16/O
                         net (fo=9, routed)           1.911    10.873                         sha128_inst/sha256_comp/ROTATE_RIGHT8_in[1]
    SLICE_X9Y9           LUT5 (Prop_lut5_I2_O)        0.298    11.171 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_12/O
                         net (fo=3, routed)           0.465    11.636                         sha128_inst/sha256_comp/W[0][3]_i_12_n_0
    SLICE_X8Y12          LUT5 (Prop_lut5_I4_O)        0.124    11.760 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][3]_i_3/O
                         net (fo=1, routed)           0.622    12.382                         sha128_inst/sha256_comp/W[0][3]_i_3_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.767 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.767                         sha128_inst/sha256_comp/W_reg[0][3]_i_2_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.989 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[0][7]_i_2/O[0]
                         net (fo=2, routed)           0.897    13.885                         sha128_inst/sha256_comp/schedule0[4]
    SLICE_X8Y28          LUT6 (Prop_lut6_I4_O)        0.299    14.184 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][4]_i_1/O
                         net (fo=67, routed)          1.275    15.459                         sha128_inst/sha256_comp/W[4]
    SLICE_X9Y21          LUT6 (Prop_lut6_I1_O)        0.124    15.583 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_39/O
                         net (fo=1, routed)           0.000    15.583                         sha128_inst/sha256_comp/a[15]_i_39_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    16.223 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_31/O[3]
                         net (fo=2, routed)           0.702    16.925                         sha128_inst/sha256_comp/a_reg[15]_i_31_n_4
    SLICE_X14Y23         LUT5 (Prop_lut5_I0_O)        0.306    17.231 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_23/O
                         net (fo=2, routed)           0.735    17.966                         sha128_inst/sha256_comp/a[15]_i_23_n_0
    SLICE_X12Y24         LUT6 (Prop_lut6_I0_O)        0.124    18.090 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[15]_i_27/O
                         net (fo=1, routed)           0.000    18.090                         sha128_inst/sha256_comp/a[15]_i_27_n_0
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.603 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[15]_i_15/CO[3]
                         net (fo=1, routed)           0.009    18.612                         sha128_inst/sha256_comp/a_reg[15]_i_15_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.729 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    18.729                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.948 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    19.587                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    19.882 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    20.891                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.411 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.411                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.528 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.528                         sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.851 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.299    22.151                         sha128_inst/sha256_comp/in14[25]
    SLICE_X14Y20         LUT4 (Prop_lut4_I2_O)        0.306    22.457 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[25]_i_1/O
                         net (fo=1, routed)           0.000    22.457                         sha128_inst/sha256_comp/a[25]_i_1_n_0
    SLICE_X14Y20         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[25]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.439    14.780                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y20         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[25]/C
                         clock pessimism              0.260    15.040                           
                         clock uncertainty           -0.035    15.005                           
    SLICE_X14Y20         FDSE (Setup_fdse_C_D)        0.081    15.086    pblock_sha128_inst_1   sha128_inst/sha256_comp/a_reg[25]
  -------------------------------------------------------------------
                         required time                         15.086                           
                         arrival time                         -22.457                           
  -------------------------------------------------------------------
                         slack                                 -7.371                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/h1_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/b_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.209ns (48.061%)  route 0.226ns (51.939%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.567     1.450                         sha128_inst/sha256_comp/CLK
    SLICE_X10Y49         FDPE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h1_reg[25]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X10Y49         FDPE (Prop_fdpe_C_Q)         0.164     1.614 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h1_reg[25]/Q
                         net (fo=2, routed)           0.226     1.840                         sha128_inst/sha256_comp/h1_reg_n_0_[25]
    SLICE_X8Y53          LUT4 (Prop_lut4_I0_O)        0.045     1.885 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/b[25]_i_1/O
                         net (fo=1, routed)           0.000     1.885                         sha128_inst/sha256_comp/b[25]_i_1_n_0
    SLICE_X8Y53          FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/b_reg[25]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.833     1.961                         sha128_inst/sha256_comp/CLK
    SLICE_X8Y53          FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/b_reg[25]/C
                         clock pessimism             -0.244     1.717                           
    SLICE_X8Y53          FDSE (Hold_fdse_C_D)         0.120     1.837    pblock_sha128_inst_1   sha128_inst/sha256_comp/b_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.837                           
                         arrival time                           1.885                           
  -------------------------------------------------------------------
                         slack                                  0.048                           

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/c_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/d_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.209ns (44.615%)  route 0.259ns (55.385%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.565     1.448                         sha128_inst/sha256_comp/CLK
    SLICE_X12Y50         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/c_reg[28]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X12Y50         FDSE (Prop_fdse_C_Q)         0.164     1.612 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/c_reg[28]/Q
                         net (fo=5, routed)           0.259     1.872                         sha128_inst/sha256_comp/c_reg_n_0_[28]
    SLICE_X11Y48         LUT4 (Prop_lut4_I2_O)        0.045     1.917 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/d[28]_i_1/O
                         net (fo=1, routed)           0.000     1.917                         sha128_inst/sha256_comp/d[28]_i_1_n_0
    SLICE_X11Y48         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/d_reg[28]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.837     1.964                         sha128_inst/sha256_comp/CLK
    SLICE_X11Y48         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/d_reg[28]/C
                         clock pessimism             -0.244     1.720                           
    SLICE_X11Y48         FDSE (Hold_fdse_C_D)         0.091     1.811    pblock_sha128_inst_1   sha128_inst/sha256_comp/d_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.811                           
                         arrival time                           1.917                           
  -------------------------------------------------------------------
                         slack                                  0.106                           

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/h3_reg[31]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/d_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.246ns (48.754%)  route 0.259ns (51.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.567     1.450                         sha128_inst/sha256_comp/CLK
    SLICE_X10Y49         FDPE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h3_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X10Y49         FDPE (Prop_fdpe_C_Q)         0.148     1.598 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h3_reg[31]/Q
                         net (fo=2, routed)           0.259     1.857                         sha128_inst/sha256_comp/h3_reg_n_0_[31]
    SLICE_X8Y53          LUT4 (Prop_lut4_I0_O)        0.098     1.955 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/d[31]_i_1/O
                         net (fo=1, routed)           0.000     1.955                         sha128_inst/sha256_comp/d[31]_i_1_n_0
    SLICE_X8Y53          FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/d_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.833     1.961                         sha128_inst/sha256_comp/CLK
    SLICE_X8Y53          FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/d_reg[31]/C
                         clock pessimism             -0.244     1.717                           
    SLICE_X8Y53          FDSE (Hold_fdse_C_D)         0.121     1.838    pblock_sha128_inst_1   sha128_inst/sha256_comp/d_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.838                           
                         arrival time                           1.955                           
  -------------------------------------------------------------------
                         slack                                  0.117                           

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ro_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.209ns (41.703%)  route 0.292ns (58.297%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.564     1.447    clk_50MHz_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  ro_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  ro_counter_reg[7]/Q
                         net (fo=10, routed)          0.292     1.903    ro_counter[7]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.948 r  ro_counts[2][7]_i_1/O
                         net (fo=1, routed)           0.000     1.948    ro_counts[2][7]_i_1_n_0
    SLICE_X9Y49          FDRE                                         r  ro_counts_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.837     1.964    clk_50MHz_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  ro_counts_reg[2][7]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.092     1.812    ro_counts_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/h2_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/c_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.143%)  route 0.123ns (39.857%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.553     1.436                         sha128_inst/sha256_comp/CLK
    SLICE_X29Y28         FDPE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h2_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X29Y28         FDPE (Prop_fdpe_C_Q)         0.141     1.577 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h2_reg[8]/Q
                         net (fo=2, routed)           0.123     1.700                         sha128_inst/sha256_comp/h2_reg_n_0_[8]
    SLICE_X30Y28         LUT4 (Prop_lut4_I0_O)        0.045     1.745 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/c[8]_i_1/O
                         net (fo=1, routed)           0.000     1.745                         sha128_inst/sha256_comp/c[8]_i_1_n_0
    SLICE_X30Y28         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/c_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.820     1.947                         sha128_inst/sha256_comp/CLK
    SLICE_X30Y28         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/c_reg[8]/C
                         clock pessimism             -0.478     1.469                           
    SLICE_X30Y28         FDSE (Hold_fdse_C_D)         0.121     1.590    pblock_sha128_inst_1   sha128_inst/sha256_comp/c_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.590                           
                         arrival time                           1.745                           
  -------------------------------------------------------------------
                         slack                                  0.155                           

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/c_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/d_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.321%)  route 0.061ns (22.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.553     1.436                         sha128_inst/sha256_comp/CLK
    SLICE_X30Y27         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/c_reg[11]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X30Y27         FDSE (Prop_fdse_C_Q)         0.164     1.600 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/c_reg[11]/Q
                         net (fo=5, routed)           0.061     1.661                         sha128_inst/sha256_comp/c_reg_n_0_[11]
    SLICE_X31Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.706 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/d[11]_i_1/O
                         net (fo=1, routed)           0.000     1.706                         sha128_inst/sha256_comp/d[11]_i_1_n_0
    SLICE_X31Y27         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/d_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.819     1.946                         sha128_inst/sha256_comp/CLK
    SLICE_X31Y27         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/d_reg[11]/C
                         clock pessimism             -0.497     1.449                           
    SLICE_X31Y27         FDSE (Hold_fdse_C_D)         0.092     1.541    pblock_sha128_inst_1   sha128_inst/sha256_comp/d_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.541                           
                         arrival time                           1.706                           
  -------------------------------------------------------------------
                         slack                                  0.165                           

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/c_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/d_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.661%)  route 0.085ns (31.339%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.553     1.436                         sha128_inst/sha256_comp/CLK
    SLICE_X29Y27         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/c_reg[4]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X29Y27         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/c_reg[4]/Q
                         net (fo=5, routed)           0.085     1.662                         sha128_inst/sha256_comp/c_reg_n_0_[4]
    SLICE_X28Y27         LUT4 (Prop_lut4_I2_O)        0.045     1.707 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/d[4]_i_1/O
                         net (fo=1, routed)           0.000     1.707                         sha128_inst/sha256_comp/d[4]_i_1_n_0
    SLICE_X28Y27         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/d_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.820     1.947                         sha128_inst/sha256_comp/CLK
    SLICE_X28Y27         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/d_reg[4]/C
                         clock pessimism             -0.498     1.449                           
    SLICE_X28Y27         FDSE (Hold_fdse_C_D)         0.092     1.541    pblock_sha128_inst_1   sha128_inst/sha256_comp/d_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.541                           
                         arrival time                           1.707                           
  -------------------------------------------------------------------
                         slack                                  0.166                           

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/b_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/c_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.553     1.436                         sha128_inst/sha256_comp/CLK
    SLICE_X31Y27         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/b_reg[9]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X31Y27         FDSE (Prop_fdse_C_Q)         0.141     1.577 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/b_reg[9]/Q
                         net (fo=5, routed)           0.120     1.697                         sha128_inst/sha256_comp/b_reg_n_0_[9]
    SLICE_X30Y28         LUT4 (Prop_lut4_I2_O)        0.045     1.742 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/c[9]_i_1/O
                         net (fo=1, routed)           0.000     1.742                         sha128_inst/sha256_comp/c[9]_i_1_n_0
    SLICE_X30Y28         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/c_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.820     1.947                         sha128_inst/sha256_comp/CLK
    SLICE_X30Y28         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/c_reg[9]/C
                         clock pessimism             -0.497     1.450                           
    SLICE_X30Y28         FDSE (Hold_fdse_C_D)         0.121     1.571    pblock_sha128_inst_1   sha128_inst/sha256_comp/c_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.571                           
                         arrival time                           1.742                           
  -------------------------------------------------------------------
                         slack                                  0.171                           

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ro_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_counts_reg[8][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.486%)  route 0.075ns (26.513%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.564     1.447    clk_50MHz_IBUF_BUFG
    SLICE_X12Y54         FDRE                                         r  ro_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  ro_counter_reg[5]/Q
                         net (fo=10, routed)          0.075     1.687    ro_counter[5]
    SLICE_X13Y54         LUT3 (Prop_lut3_I2_O)        0.045     1.732 r  ro_counts[8][5]_i_1/O
                         net (fo=1, routed)           0.000     1.732    ro_counts[8][5]_i_1_n_0
    SLICE_X13Y54         FDRE                                         r  ro_counts_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.833     1.961    clk_50MHz_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  ro_counts_reg[8][5]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X13Y54         FDRE (Hold_fdre_C_D)         0.092     1.552    ro_counts_reg[8][5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sha128_inst/sha256_comp/g_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/h_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.680%)  route 0.136ns (42.320%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.566     1.449                         sha128_inst/sha256_comp/CLK
    SLICE_X13Y43         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/g_reg[20]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X13Y43         FDSE (Prop_fdse_C_Q)         0.141     1.590 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/g_reg[20]/Q
                         net (fo=5, routed)           0.136     1.727                         sha128_inst/sha256_comp/g_reg_n_0_[20]
    SLICE_X12Y43         LUT4 (Prop_lut4_I2_O)        0.045     1.772 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h[20]_i_1/O
                         net (fo=1, routed)           0.000     1.772                         sha128_inst/sha256_comp/h[20]_i_1_n_0
    SLICE_X12Y43         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h_reg[20]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.836     1.963                         sha128_inst/sha256_comp/CLK
    SLICE_X12Y43         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h_reg[20]/C
                         clock pessimism             -0.501     1.462                           
    SLICE_X12Y43         FDSE (Hold_fdse_C_D)         0.121     1.583    pblock_sha128_inst_1   sha128_inst/sha256_comp/h_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.583                           
                         arrival time                           1.772                           
  -------------------------------------------------------------------
                         slack                                  0.188                           





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y58   btnC_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y58   calculated_challenge_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y58    calculated_challenge_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y58   calculated_challenge_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y61    calculated_challenge_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y61    calculated_challenge_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y61    calculated_challenge_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y60   calculation_done_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X12Y60   counting_active_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y58   btnC_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y58   btnC_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y58   calculated_challenge_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y58   calculated_challenge_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58    calculated_challenge_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58    calculated_challenge_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y58   calculated_challenge_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y58   calculated_challenge_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y61    calculated_challenge_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y61    calculated_challenge_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y58   btnC_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y58   btnC_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y58   calculated_challenge_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y58   calculated_challenge_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58    calculated_challenge_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y58    calculated_challenge_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y58   calculated_challenge_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y58   calculated_challenge_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y61    calculated_challenge_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y61    calculated_challenge_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.080ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[1]_rep__1_replica_5/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 0.518ns (8.144%)  route 5.843ns (91.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.560     5.081                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.518     5.599 f                       reset_reg/Q
                         net (fo=446, routed)         5.843    11.442                         sha128_inst/sha256_comp/RESET
    SLICE_X11Y51         FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__1_replica_5/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.442    14.783                         sha128_inst/sha256_comp/CLK
    SLICE_X11Y51         FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__1_replica_5/C
                         clock pessimism              0.180    14.963                           
                         clock uncertainty           -0.035    14.927                           
    SLICE_X11Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    pblock_sha128_inst_1   sha128_inst/sha256_comp/current_iteration_reg[1]_rep__1_replica_5
  -------------------------------------------------------------------
                         required time                         14.522                           
                         arrival time                         -11.442                           
  -------------------------------------------------------------------
                         slack                                  3.080                           

Slack (MET) :             3.080ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[1]_rep__5_replica_4/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.361ns  (logic 0.518ns (8.144%)  route 5.843ns (91.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.560     5.081                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.518     5.599 f                       reset_reg/Q
                         net (fo=446, routed)         5.843    11.442                         sha128_inst/sha256_comp/RESET
    SLICE_X11Y51         FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__5_replica_4/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.442    14.783                         sha128_inst/sha256_comp/CLK
    SLICE_X11Y51         FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__5_replica_4/C
                         clock pessimism              0.180    14.963                           
                         clock uncertainty           -0.035    14.927                           
    SLICE_X11Y51         FDCE (Recov_fdce_C_CLR)     -0.405    14.522    pblock_sha128_inst_1   sha128_inst/sha256_comp/current_iteration_reg[1]_rep__5_replica_4
  -------------------------------------------------------------------
                         required time                         14.522                           
                         arrival time                         -11.442                           
  -------------------------------------------------------------------
                         slack                                  3.080                           

Slack (MET) :             3.270ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/FSM_onehot_state_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 0.518ns (8.244%)  route 5.765ns (91.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.560     5.081                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.518     5.599 f                       reset_reg/Q
                         net (fo=446, routed)         5.765    11.364                         sha128_inst/sha256_comp/RESET
    SLICE_X2Y52          FDPE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.510    14.851                         sha128_inst/sha256_comp/CLK
    SLICE_X2Y52          FDPE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.180    15.031                           
                         clock uncertainty           -0.035    14.995                           
    SLICE_X2Y52          FDPE (Recov_fdpe_C_PRE)     -0.361    14.634    pblock_sha128_inst_1   sha128_inst/sha256_comp/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.634                           
                         arrival time                         -11.364                           
  -------------------------------------------------------------------
                         slack                                  3.270                           

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/FSM_onehot_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 0.518ns (8.244%)  route 5.765ns (91.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.560     5.081                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.518     5.599 f                       reset_reg/Q
                         net (fo=446, routed)         5.765    11.364                         sha128_inst/sha256_comp/RESET
    SLICE_X2Y52          FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.510    14.851                         sha128_inst/sha256_comp/CLK
    SLICE_X2Y52          FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.180    15.031                           
                         clock uncertainty           -0.035    14.995                           
    SLICE_X2Y52          FDCE (Recov_fdce_C_CLR)     -0.319    14.676    pblock_sha128_inst_1   sha128_inst/sha256_comp/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.676                           
                         arrival time                         -11.364                           
  -------------------------------------------------------------------
                         slack                                  3.312                           

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 0.518ns (8.244%)  route 5.765ns (91.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.560     5.081                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.518     5.599 f                       reset_reg/Q
                         net (fo=446, routed)         5.765    11.364                         sha128_inst/sha256_comp/RESET
    SLICE_X2Y52          FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.510    14.851                         sha128_inst/sha256_comp/CLK
    SLICE_X2Y52          FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.180    15.031                           
                         clock uncertainty           -0.035    14.995                           
    SLICE_X2Y52          FDCE (Recov_fdce_C_CLR)     -0.319    14.676    pblock_sha128_inst_1   sha128_inst/sha256_comp/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.676                           
                         arrival time                         -11.364                           
  -------------------------------------------------------------------
                         slack                                  3.312                           

Slack (MET) :             3.312ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.283ns  (logic 0.518ns (8.244%)  route 5.765ns (91.756%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.560     5.081                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.518     5.599 f                       reset_reg/Q
                         net (fo=446, routed)         5.765    11.364                         sha128_inst/sha256_comp/RESET
    SLICE_X2Y52          FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.510    14.851                         sha128_inst/sha256_comp/CLK
    SLICE_X2Y52          FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.180    15.031                           
                         clock uncertainty           -0.035    14.995                           
    SLICE_X2Y52          FDCE (Recov_fdce_C_CLR)     -0.319    14.676    pblock_sha128_inst_1   sha128_inst/sha256_comp/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.676                           
                         arrival time                         -11.364                           
  -------------------------------------------------------------------
                         slack                                  3.312                           

Slack (MET) :             3.559ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[1]_rep__9_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.950ns  (logic 0.518ns (8.705%)  route 5.432ns (91.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.560     5.081                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.518     5.599 f                       reset_reg/Q
                         net (fo=446, routed)         5.432    11.032                         sha128_inst/sha256_comp/RESET
    SLICE_X1Y50          FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__9_replica/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.510    14.851                         sha128_inst/sha256_comp/CLK
    SLICE_X1Y50          FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__9_replica/C
                         clock pessimism              0.180    15.031                           
                         clock uncertainty           -0.035    14.995                           
    SLICE_X1Y50          FDCE (Recov_fdce_C_CLR)     -0.405    14.590    pblock_sha128_inst_1   sha128_inst/sha256_comp/current_iteration_reg[1]_rep__9_replica
  -------------------------------------------------------------------
                         required time                         14.590                           
                         arrival time                         -11.032                           
  -------------------------------------------------------------------
                         slack                                  3.559                           

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[1]_rep__0_replica_1/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 0.518ns (8.946%)  route 5.272ns (91.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.560     5.081                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.518     5.599 f                       reset_reg/Q
                         net (fo=446, routed)         5.272    10.871                         sha128_inst/sha256_comp/RESET
    SLICE_X0Y48          FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__0_replica_1/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.520    14.861                         sha128_inst/sha256_comp/CLK
    SLICE_X0Y48          FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__0_replica_1/C
                         clock pessimism              0.260    15.121                           
                         clock uncertainty           -0.035    15.086                           
    SLICE_X0Y48          FDCE (Recov_fdce_C_CLR)     -0.405    14.681    pblock_sha128_inst_1   sha128_inst/sha256_comp/current_iteration_reg[1]_rep__0_replica_1
  -------------------------------------------------------------------
                         required time                         14.681                           
                         arrival time                         -10.871                           
  -------------------------------------------------------------------
                         slack                                  3.810                           

Slack (MET) :             3.810ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[1]_rep__5_replica_5/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.790ns  (logic 0.518ns (8.946%)  route 5.272ns (91.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.560     5.081                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.518     5.599 f                       reset_reg/Q
                         net (fo=446, routed)         5.272    10.871                         sha128_inst/sha256_comp/RESET
    SLICE_X0Y48          FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__5_replica_5/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.520    14.861                         sha128_inst/sha256_comp/CLK
    SLICE_X0Y48          FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__5_replica_5/C
                         clock pessimism              0.260    15.121                           
                         clock uncertainty           -0.035    15.086                           
    SLICE_X0Y48          FDCE (Recov_fdce_C_CLR)     -0.405    14.681    pblock_sha128_inst_1   sha128_inst/sha256_comp/current_iteration_reg[1]_rep__5_replica_5
  -------------------------------------------------------------------
                         required time                         14.681                           
                         arrival time                         -10.871                           
  -------------------------------------------------------------------
                         slack                                  3.810                           

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[1]_rep__5_replica_8/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 0.518ns (8.962%)  route 5.262ns (91.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.560     5.081                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.518     5.599 f                       reset_reg/Q
                         net (fo=446, routed)         5.262    10.862                         sha128_inst/sha256_comp/RESET
    SLICE_X0Y49          FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__5_replica_8/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r                       
    W5                                                0.000    10.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.520    14.861                         sha128_inst/sha256_comp/CLK
    SLICE_X0Y49          FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__5_replica_8/C
                         clock pessimism              0.260    15.121                           
                         clock uncertainty           -0.035    15.086                           
    SLICE_X0Y49          FDCE (Recov_fdce_C_CLR)     -0.405    14.681    pblock_sha128_inst_1   sha128_inst/sha256_comp/current_iteration_reg[1]_rep__5_replica_8
  -------------------------------------------------------------------
                         required time                         14.681                           
                         arrival time                         -10.862                           
  -------------------------------------------------------------------
                         slack                                  3.819                           





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[1]_rep_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.296%)  route 0.437ns (72.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.559     1.442                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 f                       reset_reg/Q
                         net (fo=446, routed)         0.437     2.043                         sha128_inst/sha256_comp/RESET
    SLICE_X36Y3          FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep_replica/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.832     1.959                         sha128_inst/sha256_comp/CLK
    SLICE_X36Y3          FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep_replica/C
                         clock pessimism             -0.249     1.710                           
    SLICE_X36Y3          FDCE (Remov_fdce_C_CLR)     -0.092     1.618    pblock_sha128_inst_1   sha128_inst/sha256_comp/current_iteration_reg[1]_rep_replica
  -------------------------------------------------------------------
                         required time                         -1.618                           
                         arrival time                           2.043                           
  -------------------------------------------------------------------
                         slack                                  0.425                           

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[1]_rep__5_replica_3/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.164ns (26.938%)  route 0.445ns (73.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.559     1.442                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 f                       reset_reg/Q
                         net (fo=446, routed)         0.445     2.051                         sha128_inst/sha256_comp/RESET
    SLICE_X36Y15         FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__5_replica_3/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.826     1.953                         sha128_inst/sha256_comp/CLK
    SLICE_X36Y15         FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__5_replica_3/C
                         clock pessimism             -0.249     1.704                           
    SLICE_X36Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.612    pblock_sha128_inst_1   sha128_inst/sha256_comp/current_iteration_reg[1]_rep__5_replica_3
  -------------------------------------------------------------------
                         required time                         -1.612                           
                         arrival time                           2.051                           
  -------------------------------------------------------------------
                         slack                                  0.439                           

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[0]_rep__6_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.152%)  route 0.216ns (56.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.559     1.442                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 f                       reset_reg/Q
                         net (fo=446, routed)         0.216     1.822                         sha128_inst/sha256_comp/RESET
    SLICE_X35Y11         FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[0]_rep__6_replica_1/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.829     1.956                         sha128_inst/sha256_comp/CLK
    SLICE_X35Y11         FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[0]_rep__6_replica_1/C
                         clock pessimism             -0.497     1.459                           
    SLICE_X35Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    pblock_sha128_inst_1   sha128_inst/sha256_comp/current_iteration_reg[0]_rep__6_replica_1
  -------------------------------------------------------------------
                         required time                         -1.367                           
                         arrival time                           1.822                           
  -------------------------------------------------------------------
                         slack                                  0.455                           

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/h1_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.979%)  route 0.218ns (57.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.559     1.442                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 f                       reset_reg/Q
                         net (fo=446, routed)         0.218     1.824                         sha128_inst/sha256_comp/RESET
    SLICE_X35Y10         FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/h1_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.829     1.956                         sha128_inst/sha256_comp/CLK
    SLICE_X35Y10         FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h1_reg[1]/C
                         clock pessimism             -0.497     1.459                           
    SLICE_X35Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    pblock_sha128_inst_1   sha128_inst/sha256_comp/h1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.367                           
                         arrival time                           1.824                           
  -------------------------------------------------------------------
                         slack                                  0.457                           

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/h3_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.979%)  route 0.218ns (57.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.559     1.442                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 f                       reset_reg/Q
                         net (fo=446, routed)         0.218     1.824                         sha128_inst/sha256_comp/RESET
    SLICE_X35Y10         FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/h3_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.829     1.956                         sha128_inst/sha256_comp/CLK
    SLICE_X35Y10         FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h3_reg[0]/C
                         clock pessimism             -0.497     1.459                           
    SLICE_X35Y10         FDCE (Remov_fdce_C_CLR)     -0.092     1.367    pblock_sha128_inst_1   sha128_inst/sha256_comp/h3_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.367                           
                         arrival time                           1.824                           
  -------------------------------------------------------------------
                         slack                                  0.457                           

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[1]_rep__0_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.873%)  route 0.219ns (57.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.559     1.442                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 f                       reset_reg/Q
                         net (fo=446, routed)         0.219     1.825                         sha128_inst/sha256_comp/RESET
    SLICE_X35Y12         FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__0_replica/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.827     1.954                         sha128_inst/sha256_comp/CLK
    SLICE_X35Y12         FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__0_replica/C
                         clock pessimism             -0.499     1.455                           
    SLICE_X35Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    pblock_sha128_inst_1   sha128_inst/sha256_comp/current_iteration_reg[1]_rep__0_replica
  -------------------------------------------------------------------
                         required time                         -1.363                           
                         arrival time                           1.825                           
  -------------------------------------------------------------------
                         slack                                  0.462                           

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[1]_rep__2_replica_1/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.873%)  route 0.219ns (57.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.559     1.442                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 f                       reset_reg/Q
                         net (fo=446, routed)         0.219     1.825                         sha128_inst/sha256_comp/RESET
    SLICE_X35Y12         FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__2_replica_1/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.827     1.954                         sha128_inst/sha256_comp/CLK
    SLICE_X35Y12         FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__2_replica_1/C
                         clock pessimism             -0.499     1.455                           
    SLICE_X35Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    pblock_sha128_inst_1   sha128_inst/sha256_comp/current_iteration_reg[1]_rep__2_replica_1
  -------------------------------------------------------------------
                         required time                         -1.363                           
                         arrival time                           1.825                           
  -------------------------------------------------------------------
                         slack                                  0.462                           

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[1]_rep__7_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.164ns (42.873%)  route 0.219ns (57.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.559     1.442                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 f                       reset_reg/Q
                         net (fo=446, routed)         0.219     1.825                         sha128_inst/sha256_comp/RESET
    SLICE_X35Y12         FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__7_replica/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.827     1.954                         sha128_inst/sha256_comp/CLK
    SLICE_X35Y12         FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__7_replica/C
                         clock pessimism             -0.499     1.455                           
    SLICE_X35Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    pblock_sha128_inst_1   sha128_inst/sha256_comp/current_iteration_reg[1]_rep__7_replica
  -------------------------------------------------------------------
                         required time                         -1.363                           
                         arrival time                           1.825                           
  -------------------------------------------------------------------
                         slack                                  0.462                           

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[1]_rep__0_replica_6/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.655ns  (logic 0.164ns (25.050%)  route 0.491ns (74.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.559     1.442                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 f                       reset_reg/Q
                         net (fo=446, routed)         0.491     2.097                         sha128_inst/sha256_comp/RESET
    SLICE_X36Y2          FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__0_replica_6/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.833     1.960                         sha128_inst/sha256_comp/CLK
    SLICE_X36Y2          FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[1]_rep__0_replica_6/C
                         clock pessimism             -0.249     1.711                           
    SLICE_X36Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.619    pblock_sha128_inst_1   sha128_inst/sha256_comp/current_iteration_reg[1]_rep__0_replica_6
  -------------------------------------------------------------------
                         required time                         -1.619                           
                         arrival time                           2.097                           
  -------------------------------------------------------------------
                         slack                                  0.478                           

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha128_inst/sha256_comp/current_iteration_reg[0]_rep__1_replica_2/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.164ns (32.342%)  route 0.343ns (67.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.559     1.442                         clk_50MHz_IBUF_BUFG
    SLICE_X34Y12         FDRE                                         r                       reset_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.164     1.606 f                       reset_reg/Q
                         net (fo=446, routed)         0.343     1.949                         sha128_inst/sha256_comp/RESET
    SLICE_X35Y15         FDCE                                         f  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[0]_rep__1_replica_2/CLR
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.825     1.952                         sha128_inst/sha256_comp/CLK
    SLICE_X35Y15         FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/current_iteration_reg[0]_rep__1_replica_2/C
                         clock pessimism             -0.497     1.455                           
    SLICE_X35Y15         FDCE (Remov_fdce_C_CLR)     -0.092     1.363    pblock_sha128_inst_1   sha128_inst/sha256_comp/current_iteration_reg[0]_rep__1_replica_2
  -------------------------------------------------------------------
                         required time                         -1.363                           
                         arrival time                           1.949                           
  -------------------------------------------------------------------
                         slack                                  0.586                           





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.930ns  (logic 6.109ns (34.074%)  route 11.820ns (65.926%))
  Logic Levels:           7  (IBUF=1 LUT5=3 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    W16                                               0.000     0.000 r                       SW[1] (IN)
                         net (fo=0)                   0.000     0.000                         SW[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r                       SW_IBUF[1]_inst/O
                         net (fo=39, routed)          4.467     5.930                         sw_high_bits[1]
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.054 f                       display_count_inferred_i_48/O
                         net (fo=1, routed)           0.000     6.054                         display_count_inferred_i_48_n_0
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     6.263 f                       display_count_inferred_i_27/O
                         net (fo=1, routed)           0.976     7.239                         display_count_inferred_i_27_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.297     7.536 f                       display_count_inferred_i_9/O
                         net (fo=1, routed)           1.268     8.804                         display_driver/COUNT[7]
    SLICE_X15Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.928 f  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.886    10.813                         display_driver/sel0[3]
    SLICE_X36Y32         LUT5 (Prop_lut5_I1_O)        0.152    10.965 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           3.225    14.190                         SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739    17.930 r                       SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.930                         SEGMENTS[0]
    U7                                                                r                       SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.595ns  (logic 5.846ns (33.226%)  route 11.749ns (66.774%))
  Logic Levels:           7  (IBUF=1 LUT5=3 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    W16                                               0.000     0.000 r                       SW[1] (IN)
                         net (fo=0)                   0.000     0.000                         SW[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r                       SW_IBUF[1]_inst/O
                         net (fo=39, routed)          4.467     5.930                         sw_high_bits[1]
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.054 r                       display_count_inferred_i_48/O
                         net (fo=1, routed)           0.000     6.054                         display_count_inferred_i_48_n_0
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     6.263 r                       display_count_inferred_i_27/O
                         net (fo=1, routed)           0.976     7.239                         display_count_inferred_i_27_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.297     7.536 r                       display_count_inferred_i_9/O
                         net (fo=1, routed)           1.268     8.804                         display_driver/COUNT[7]
    SLICE_X15Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.928 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.883    10.811                         display_driver/sel0[3]
    SLICE_X36Y32         LUT5 (Prop_lut5_I3_O)        0.124    10.935 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           3.156    14.091                         SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.595 r                       SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.595                         SEGMENTS[1]
    V5                                                                r                       SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.475ns  (logic 6.082ns (34.808%)  route 11.392ns (65.192%))
  Logic Levels:           7  (IBUF=1 LUT5=3 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    W16                                               0.000     0.000 r                       SW[1] (IN)
                         net (fo=0)                   0.000     0.000                         SW[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r                       SW_IBUF[1]_inst/O
                         net (fo=39, routed)          4.467     5.930                         sw_high_bits[1]
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.054 r                       display_count_inferred_i_48/O
                         net (fo=1, routed)           0.000     6.054                         display_count_inferred_i_48_n_0
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     6.263 r                       display_count_inferred_i_27/O
                         net (fo=1, routed)           0.976     7.239                         display_count_inferred_i_27_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.297     7.536 r                       display_count_inferred_i_9/O
                         net (fo=1, routed)           1.268     8.804                         display_driver/COUNT[7]
    SLICE_X15Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.928 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.883    10.811                         display_driver/sel0[3]
    SLICE_X36Y32         LUT5 (Prop_lut5_I3_O)        0.152    10.963 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           2.799    13.762                         SEGMENTS_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713    17.475 r                       SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.475                         SEGMENTS[6]
    W7                                                                r                       SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.466ns  (logic 5.862ns (33.560%)  route 11.605ns (66.440%))
  Logic Levels:           7  (IBUF=1 LUT5=3 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    W16                                               0.000     0.000 r                       SW[1] (IN)
                         net (fo=0)                   0.000     0.000                         SW[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r                       SW_IBUF[1]_inst/O
                         net (fo=39, routed)          4.467     5.930                         sw_high_bits[1]
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.054 f                       display_count_inferred_i_48/O
                         net (fo=1, routed)           0.000     6.054                         display_count_inferred_i_48_n_0
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     6.263 f                       display_count_inferred_i_27/O
                         net (fo=1, routed)           0.976     7.239                         display_count_inferred_i_27_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.297     7.536 f                       display_count_inferred_i_9/O
                         net (fo=1, routed)           1.268     8.804                         display_driver/COUNT[7]
    SLICE_X15Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.928 f  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.886    10.813                         display_driver/sel0[3]
    SLICE_X36Y32         LUT5 (Prop_lut5_I3_O)        0.124    10.937 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           3.009    13.946                         SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.466 r                       SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.466                         SEGMENTS[2]
    U5                                                                r                       SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.118ns  (logic 6.109ns (35.687%)  route 11.009ns (64.313%))
  Logic Levels:           7  (IBUF=1 LUT5=3 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    W16                                               0.000     0.000 r                       SW[1] (IN)
                         net (fo=0)                   0.000     0.000                         SW[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r                       SW_IBUF[1]_inst/O
                         net (fo=39, routed)          4.467     5.930                         sw_high_bits[1]
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.054 r                       display_count_inferred_i_48/O
                         net (fo=1, routed)           0.000     6.054                         display_count_inferred_i_48_n_0
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     6.263 r                       display_count_inferred_i_27/O
                         net (fo=1, routed)           0.976     7.239                         display_count_inferred_i_27_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.297     7.536 r                       display_count_inferred_i_9/O
                         net (fo=1, routed)           1.268     8.804                         display_driver/COUNT[7]
    SLICE_X15Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.928 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.463    10.391                         display_driver/sel0[3]
    SLICE_X36Y32         LUT5 (Prop_lut5_I3_O)        0.153    10.544 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[4]_INST_0/O
                         net (fo=1, routed)           2.836    13.380                         SEGMENTS_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.738    17.118 r                       SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.118                         SEGMENTS[4]
    U8                                                                r                       SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.048ns  (logic 5.871ns (34.439%)  route 11.177ns (65.561%))
  Logic Levels:           7  (IBUF=1 LUT5=3 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    W16                                               0.000     0.000 r                       SW[1] (IN)
                         net (fo=0)                   0.000     0.000                         SW[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r                       SW_IBUF[1]_inst/O
                         net (fo=39, routed)          4.467     5.930                         sw_high_bits[1]
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.054 r                       display_count_inferred_i_48/O
                         net (fo=1, routed)           0.000     6.054                         display_count_inferred_i_48_n_0
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     6.263 r                       display_count_inferred_i_27/O
                         net (fo=1, routed)           0.976     7.239                         display_count_inferred_i_27_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.297     7.536 r                       display_count_inferred_i_9/O
                         net (fo=1, routed)           1.268     8.804                         display_driver/COUNT[7]
    SLICE_X15Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.928 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.459    10.387                         display_driver/sel0[3]
    SLICE_X36Y32         LUT5 (Prop_lut5_I3_O)        0.124    10.511 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           3.008    13.518                         SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    17.048 r                       SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.048                         SEGMENTS[5]
    W6                                                                r                       SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.028ns  (logic 5.877ns (34.517%)  route 11.150ns (65.483%))
  Logic Levels:           7  (IBUF=1 LUT5=3 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    W16                                               0.000     0.000 r                       SW[1] (IN)
                         net (fo=0)                   0.000     0.000                         SW[1]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r                       SW_IBUF[1]_inst/O
                         net (fo=39, routed)          4.467     5.930                         sw_high_bits[1]
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.124     6.054 r                       display_count_inferred_i_48/O
                         net (fo=1, routed)           0.000     6.054                         display_count_inferred_i_48_n_0
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I0_O)      0.209     6.263 r                       display_count_inferred_i_27/O
                         net (fo=1, routed)           0.976     7.239                         display_count_inferred_i_27_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.297     7.536 r                       display_count_inferred_i_9/O
                         net (fo=1, routed)           1.268     8.804                         display_driver/COUNT[7]
    SLICE_X15Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.928 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.463    10.391                         display_driver/sel0[3]
    SLICE_X36Y32         LUT5 (Prop_lut5_I3_O)        0.124    10.515 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           2.977    13.492                         SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    17.028 r                       SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.028                         SEGMENTS[3]
    V8                                                                r                       SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.180ns  (logic 4.319ns (52.798%)  route 3.861ns (47.202%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[1]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           1.027     1.483                         display_driver/cnt_dig[1]
    SLICE_X34Y32         LUT2 (Prop_lut2_I0_O)        0.153     1.636 r  pblock_display_driver
                                                                                              display_driver/DISP_EN[0]_INST_0/O
                         net (fo=1, routed)           2.835     4.470                         DISP_EN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.710     8.180 r                       DISP_EN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.180                         DISP_EN[0]
    U2                                                                r                       DISP_EN[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.940ns  (logic 4.331ns (54.547%)  route 3.609ns (45.453%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.703     1.159                         display_driver/cnt_dig[0]
    SLICE_X34Y32         LUT2 (Prop_lut2_I0_O)        0.148     1.307 r  pblock_display_driver
                                                                                              display_driver/DISP_EN[2]_INST_0/O
                         net (fo=1, routed)           2.906     4.213                         DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727     7.940 r                       DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.940                         DISP_EN[2]
    V4                                                                r                       DISP_EN[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.770ns  (logic 4.342ns (55.886%)  route 3.428ns (44.114%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[1]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.835     1.291                         display_driver/cnt_dig[1]
    SLICE_X34Y32         LUT2 (Prop_lut2_I0_O)        0.152     1.443 r  pblock_display_driver
                                                                                              display_driver/DISP_EN[3]_INST_0/O
                         net (fo=1, routed)           2.593     4.036                         DISP_EN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734     7.770 r                       DISP_EN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.770                         DISP_EN[3]
    W4                                                                r                       DISP_EN[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.602ns  (logic 0.186ns (30.875%)  route 0.416ns (69.125%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.256     0.397                         display_driver/cnt_dig[0]
    SLICE_X34Y32         LUT1 (Prop_lut1_I0_O)        0.045     0.442 r  pblock_display_driver
                                                                                              display_driver/cnt_dig[0]_i_1/O
                         net (fo=1, routed)           0.160     0.602                         display_driver/plusOp[0]
    SLICE_X31Y32         FDRE                                         r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.664ns  (logic 0.186ns (27.996%)  route 0.478ns (72.004%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.318     0.459                         display_driver/cnt_dig[0]
    SLICE_X34Y32         LUT2 (Prop_lut2_I0_O)        0.045     0.504 r  pblock_display_driver
                                                                                              display_driver/cnt_dig[1]_i_1/O
                         net (fo=1, routed)           0.160     0.664                         display_driver/plusOp[1]
    SLICE_X31Y32         FDRE                                         r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.468ns (60.078%)  route 0.976ns (39.922%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.256     0.397                         display_driver/cnt_dig[0]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.043     0.440 r  pblock_display_driver
                                                                                              display_driver/DISP_EN[3]_INST_0/O
                         net (fo=1, routed)           0.720     1.160                         DISP_EN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     2.444 r                       DISP_EN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.444                         DISP_EN[3]
    W4                                                                r                       DISP_EN[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.481ns  (logic 1.386ns (55.868%)  route 1.095ns (44.132%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[1]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.233     0.374                         display_driver/cnt_dig[1]
    SLICE_X34Y32         LUT2 (Prop_lut2_I0_O)        0.045     0.419 r  pblock_display_driver
                                                                                              display_driver/DISP_EN[1]_INST_0/O
                         net (fo=1, routed)           0.862     1.281                         DISP_EN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.481 r                       DISP_EN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.481                         DISP_EN[1]
    U4                                                                r                       DISP_EN[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.636ns  (logic 1.477ns (56.035%)  route 1.159ns (43.965%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[1]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.233     0.374                         display_driver/cnt_dig[1]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.046     0.420 r  pblock_display_driver
                                                                                              display_driver/DISP_EN[2]_INST_0/O
                         net (fo=1, routed)           0.926     1.346                         DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     2.636 r                       DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.636                         DISP_EN[2]
    V4                                                                r                       DISP_EN[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.673ns  (logic 1.457ns (54.512%)  route 1.216ns (45.488%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.318     0.459                         display_driver/cnt_dig[0]
    SLICE_X34Y32         LUT2 (Prop_lut2_I1_O)        0.044     0.503 r  pblock_display_driver
                                                                                              display_driver/DISP_EN[0]_INST_0/O
                         net (fo=1, routed)           0.898     1.401                         DISP_EN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.272     2.673 r                       DISP_EN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.673                         DISP_EN[0]
    U2                                                                r                       DISP_EN[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.535ns  (logic 1.461ns (41.328%)  route 2.074ns (58.672%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.540     0.681                         display_driver/cnt_dig[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.726 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.554     1.279                         display_driver/sel0[0]
    SLICE_X36Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.324 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           0.981     2.305                         SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.535 r                       SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.535                         SEGMENTS[5]
    W6                                                                r                       SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.602ns  (logic 1.506ns (41.801%)  route 2.096ns (58.199%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.540     0.681                         display_driver/cnt_dig[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.726 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.641     1.366                         display_driver/sel0[0]
    SLICE_X36Y32         LUT5 (Prop_lut5_I1_O)        0.046     1.412 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           0.916     2.328                         SEGMENTS_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.274     3.602 r                       SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.602                         SEGMENTS[6]
    W7                                                                r                       SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.637ns  (logic 1.452ns (39.922%)  route 2.185ns (60.078%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.540     0.681                         display_driver/cnt_dig[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.726 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.631     1.357                         display_driver/sel0[0]
    SLICE_X36Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.402 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           1.014     2.416                         SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.637 r                       SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.637                         SEGMENTS[2]
    U5                                                                r                       SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.664ns  (logic 1.437ns (39.206%)  route 2.228ns (60.794%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X31Y32         FDRE                         0.000     0.000 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/C
    SLICE_X31Y32         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pblock_display_driver
                                                                                              display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.540     0.681                         display_driver/cnt_dig[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.726 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.641     1.366                         display_driver/sel0[0]
    SLICE_X36Y32         LUT5 (Prop_lut5_I1_O)        0.045     1.411 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           1.047     2.459                         SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.664 r                       SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.664                         SEGMENTS[1]
    V5                                                                r                       SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sha128_inst/sha256_comp/h7_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.978ns  (logic 5.302ns (37.935%)  route 8.675ns (62.065%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.567     5.088                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y39         FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h7_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y39         FDCE (Prop_fdce_C_Q)         0.478     5.566 f  pblock_sha128_inst_1 sha128_inst/sha256_comp/h7_reg[31]/Q
                         net (fo=3, routed)           1.322     6.888                         data_out[31]
    SLICE_X14Y45         LUT6 (Prop_lut6_I1_O)        0.298     7.186 f                       display_count_inferred_i_49/O
                         net (fo=1, routed)           0.000     7.186                         display_count_inferred_i_49_n_0
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     7.400 f                       display_count_inferred_i_27/O
                         net (fo=1, routed)           0.976     8.375                         display_count_inferred_i_27_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.297     8.672 f                       display_count_inferred_i_9/O
                         net (fo=1, routed)           1.268     9.940                         display_driver/COUNT[7]
    SLICE_X15Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.064 f  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.886    11.950                         display_driver/sel0[3]
    SLICE_X36Y32         LUT5 (Prop_lut5_I1_O)        0.152    12.102 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[0]_INST_0/O
                         net (fo=1, routed)           3.225    15.327                         SEGMENTS_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739    19.066 r                       SEGMENTS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.066                         SEGMENTS[0]
    U7                                                                r                       SEGMENTS[0] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 sha128_inst/sha256_comp/h7_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.644ns  (logic 5.039ns (36.936%)  route 8.604ns (63.064%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.567     5.088                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y39         FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h7_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y39         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h7_reg[31]/Q
                         net (fo=3, routed)           1.322     6.888                         data_out[31]
    SLICE_X14Y45         LUT6 (Prop_lut6_I1_O)        0.298     7.186 r                       display_count_inferred_i_49/O
                         net (fo=1, routed)           0.000     7.186                         display_count_inferred_i_49_n_0
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     7.400 r                       display_count_inferred_i_27/O
                         net (fo=1, routed)           0.976     8.375                         display_count_inferred_i_27_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.297     8.672 r                       display_count_inferred_i_9/O
                         net (fo=1, routed)           1.268     9.940                         display_driver/COUNT[7]
    SLICE_X15Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.064 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.883    11.947                         display_driver/sel0[3]
    SLICE_X36Y32         LUT5 (Prop_lut5_I3_O)        0.124    12.071 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           3.156    15.227                         SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    18.732 r                       SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.732                         SEGMENTS[1]
    V5                                                                r                       SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 sha128_inst/sha256_comp/h7_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.523ns  (logic 5.276ns (39.013%)  route 8.247ns (60.987%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.567     5.088                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y39         FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h7_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y39         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h7_reg[31]/Q
                         net (fo=3, routed)           1.322     6.888                         data_out[31]
    SLICE_X14Y45         LUT6 (Prop_lut6_I1_O)        0.298     7.186 r                       display_count_inferred_i_49/O
                         net (fo=1, routed)           0.000     7.186                         display_count_inferred_i_49_n_0
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     7.400 r                       display_count_inferred_i_27/O
                         net (fo=1, routed)           0.976     8.375                         display_count_inferred_i_27_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.297     8.672 r                       display_count_inferred_i_9/O
                         net (fo=1, routed)           1.268     9.940                         display_driver/COUNT[7]
    SLICE_X15Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.064 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.883    11.947                         display_driver/sel0[3]
    SLICE_X36Y32         LUT5 (Prop_lut5_I3_O)        0.152    12.099 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           2.799    14.898                         SEGMENTS_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.713    18.611 r                       SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.611                         SEGMENTS[6]
    W7                                                                r                       SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 sha128_inst/sha256_comp/h7_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.514ns  (logic 5.055ns (37.404%)  route 8.460ns (62.596%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.567     5.088                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y39         FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h7_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y39         FDCE (Prop_fdce_C_Q)         0.478     5.566 f  pblock_sha128_inst_1 sha128_inst/sha256_comp/h7_reg[31]/Q
                         net (fo=3, routed)           1.322     6.888                         data_out[31]
    SLICE_X14Y45         LUT6 (Prop_lut6_I1_O)        0.298     7.186 f                       display_count_inferred_i_49/O
                         net (fo=1, routed)           0.000     7.186                         display_count_inferred_i_49_n_0
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     7.400 f                       display_count_inferred_i_27/O
                         net (fo=1, routed)           0.976     8.375                         display_count_inferred_i_27_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.297     8.672 f                       display_count_inferred_i_9/O
                         net (fo=1, routed)           1.268     9.940                         display_driver/COUNT[7]
    SLICE_X15Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.064 f  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.886    11.950                         display_driver/sel0[3]
    SLICE_X36Y32         LUT5 (Prop_lut5_I3_O)        0.124    12.074 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           3.009    15.083                         SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    18.603 r                       SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.603                         SEGMENTS[2]
    U5                                                                r                       SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 sha128_inst/sha256_comp/h7_reg[24]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.499ns  (logic 5.242ns (38.835%)  route 8.256ns (61.165%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.569     5.090                         sha128_inst/sha256_comp/CLK
    SLICE_X11Y46         FDPE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h7_reg[24]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X11Y46         FDPE (Prop_fdpe_C_Q)         0.419     5.509 f  pblock_sha128_inst_1 sha128_inst/sha256_comp/h7_reg[24]/Q
                         net (fo=3, routed)           1.635     7.144                         data_out[24]
    SLICE_X14Y40         LUT6 (Prop_lut6_I1_O)        0.297     7.441 f                       display_count_inferred_i_63/O
                         net (fo=1, routed)           0.000     7.441                         display_count_inferred_i_63_n_0
    SLICE_X14Y40         MUXF7 (Prop_muxf7_I1_O)      0.214     7.655 f                       display_count_inferred_i_35/O
                         net (fo=1, routed)           1.046     8.702                         display_count_inferred_i_35_n_0
    SLICE_X13Y44         LUT5 (Prop_lut5_I1_O)        0.297     8.999 f                       display_count_inferred_i_16/O
                         net (fo=1, routed)           1.009    10.007                         display_driver/COUNT[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.131 f  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           1.731    11.862                         display_driver/sel0[0]
    SLICE_X36Y32         LUT5 (Prop_lut5_I2_O)        0.153    12.015 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[4]_INST_0/O
                         net (fo=1, routed)           2.836    14.851                         SEGMENTS_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.738    18.589 r                       SEGMENTS_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.589                         SEGMENTS[4]
    U8                                                                r                       SEGMENTS[4] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 sha128_inst/sha256_comp/h7_reg[24]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.408ns  (logic 5.011ns (37.369%)  route 8.398ns (62.631%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.569     5.090                         sha128_inst/sha256_comp/CLK
    SLICE_X11Y46         FDPE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h7_reg[24]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X11Y46         FDPE (Prop_fdpe_C_Q)         0.419     5.509 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h7_reg[24]/Q
                         net (fo=3, routed)           1.635     7.144                         data_out[24]
    SLICE_X14Y40         LUT6 (Prop_lut6_I1_O)        0.297     7.441 r                       display_count_inferred_i_63/O
                         net (fo=1, routed)           0.000     7.441                         display_count_inferred_i_63_n_0
    SLICE_X14Y40         MUXF7 (Prop_muxf7_I1_O)      0.214     7.655 r                       display_count_inferred_i_35/O
                         net (fo=1, routed)           1.046     8.702                         display_count_inferred_i_35_n_0
    SLICE_X13Y44         LUT5 (Prop_lut5_I1_O)        0.297     8.999 r                       display_count_inferred_i_16/O
                         net (fo=1, routed)           1.009    10.007                         display_driver/COUNT[0]
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124    10.131 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_2/O
                         net (fo=7, routed)           1.731    11.862                         display_driver/sel0[0]
    SLICE_X36Y32         LUT5 (Prop_lut5_I1_O)        0.124    11.986 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           2.977    14.963                         SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    18.499 r                       SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.499                         SEGMENTS[3]
    V8                                                                r                       SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 sha128_inst/sha256_comp/h7_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.096ns  (logic 5.064ns (38.670%)  route 8.032ns (61.330%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.567     5.088                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y39         FDCE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h7_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X14Y39         FDCE (Prop_fdce_C_Q)         0.478     5.566 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/h7_reg[31]/Q
                         net (fo=3, routed)           1.322     6.888                         data_out[31]
    SLICE_X14Y45         LUT6 (Prop_lut6_I1_O)        0.298     7.186 r                       display_count_inferred_i_49/O
                         net (fo=1, routed)           0.000     7.186                         display_count_inferred_i_49_n_0
    SLICE_X14Y45         MUXF7 (Prop_muxf7_I1_O)      0.214     7.400 r                       display_count_inferred_i_27/O
                         net (fo=1, routed)           0.976     8.375                         display_count_inferred_i_27_n_0
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.297     8.672 r                       display_count_inferred_i_9/O
                         net (fo=1, routed)           1.268     9.940                         display_driver/COUNT[7]
    SLICE_X15Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.064 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0_i_4/O
                         net (fo=7, routed)           1.459    11.523                         display_driver/sel0[3]
    SLICE_X36Y32         LUT5 (Prop_lut5_I3_O)        0.124    11.647 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           3.008    14.655                         SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    18.184 r                       SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.184                         SEGMENTS[5]
    W6                                                                r                       SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 response_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.540ns  (logic 4.019ns (42.125%)  route 5.521ns (57.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.570     5.091    clk_50MHz_IBUF_BUFG
    SLICE_X14Y49         FDRE                                         r  response_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.518     5.609 r  response_reg_reg[7]/Q
                         net (fo=9, routed)           5.521    11.130    response_reg[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    14.631 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.631    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.422ns  (logic 3.965ns (42.078%)  route 5.457ns (57.922%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.558     5.079    clk_50MHz_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  response_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  response_reg_reg[4]/Q
                         net (fo=9, routed)           5.457    10.992    response_reg[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    14.501 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.501    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sha128_inst/sha256_comp/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sha_done_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.058ns  (logic 4.039ns (44.594%)  route 5.019ns (55.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.627     5.148                         sha128_inst/sha256_comp/CLK
    SLICE_X2Y52          FDPE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X2Y52          FDPE (Prop_fdpe_C_Q)         0.518     5.666 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/FSM_onehot_state_reg[0]/Q
                         net (fo=141, routed)         5.019    10.685                         ready
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.206 r                       sha_done_LED_OBUF_inst/O
                         net (fo=0)                   0.000    14.206                         sha_done_LED
    L1                                                                r                       sha_done_LED (OUT)
  -------------------------------------------------------------------    ----------------------------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 response_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.372ns (68.698%)  route 0.625ns (31.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.567     1.450    clk_50MHz_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  response_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  response_reg_reg[1]/Q
                         net (fo=8, routed)           0.625     2.216    response_reg[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.447 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.447    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 calculation_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.380ns (55.247%)  route 1.118ns (44.753%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.562     1.445    clk_50MHz_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  calculation_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  calculation_done_reg/Q
                         net (fo=71, routed)          1.118     2.727    calculation_done
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.944 r  done_LED_OBUF_inst/O
                         net (fo=0)                   0.000     3.944    done_LED
    P1                                                                r  done_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 response_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.925ns  (logic 1.351ns (46.186%)  route 1.574ns (53.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.565     1.448    clk_50MHz_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  response_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  response_reg_reg[3]/Q
                         net (fo=7, routed)           1.574     3.163    response_reg[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     4.374 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.374    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.974ns  (logic 1.463ns (49.178%)  route 1.512ns (50.822%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.565     1.448                         clk_50MHz_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r                       valid_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 f                       valid_reg/Q
                         net (fo=8, routed)           0.595     2.185                         display_driver/VALID
    SLICE_X36Y32         LUT5 (Prop_lut5_I4_O)        0.048     2.233 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[6]_INST_0/O
                         net (fo=1, routed)           0.916     3.149                         SEGMENTS_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.274     4.423 r                       SEGMENTS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.423                         SEGMENTS[6]
    W7                                                                r                       SEGMENTS[6] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.017ns  (logic 1.407ns (46.628%)  route 1.610ns (53.372%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.565     1.448                         clk_50MHz_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r                       valid_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 f                       valid_reg/Q
                         net (fo=8, routed)           0.596     2.186                         display_driver/VALID
    SLICE_X36Y32         LUT5 (Prop_lut5_I4_O)        0.045     2.231 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[2]_INST_0/O
                         net (fo=1, routed)           1.014     3.245                         SEGMENTS_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.465 r                       SEGMENTS_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.465                         SEGMENTS[2]
    U5                                                                r                       SEGMENTS[2] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 response_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.024ns  (logic 1.357ns (44.852%)  route 1.668ns (55.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.565     1.448    clk_50MHz_IBUF_BUFG
    SLICE_X11Y50         FDRE                                         r  response_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  response_reg_reg[5]/Q
                         net (fo=9, routed)           1.668     3.257    response_reg[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     4.473 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.473    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.034ns  (logic 1.392ns (45.860%)  route 1.643ns (54.140%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.565     1.448                         clk_50MHz_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r                       valid_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 f                       valid_reg/Q
                         net (fo=8, routed)           0.595     2.185                         display_driver/VALID
    SLICE_X36Y32         LUT5 (Prop_lut5_I4_O)        0.045     2.230 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[1]_INST_0/O
                         net (fo=1, routed)           1.047     3.277                         SEGMENTS_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.483 r                       SEGMENTS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.483                         SEGMENTS[1]
    V5                                                                r                       SEGMENTS[1] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 response_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.036ns  (logic 1.366ns (44.996%)  route 1.670ns (55.004%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.564     1.447    clk_50MHz_IBUF_BUFG
    SLICE_X8Y54          FDRE                                         r  response_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  response_reg_reg[2]/Q
                         net (fo=7, routed)           1.670     3.281    response_reg[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.483 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.483    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.110ns  (logic 1.422ns (45.740%)  route 1.687ns (54.260%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.565     1.448                         clk_50MHz_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r                       valid_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 f                       valid_reg/Q
                         net (fo=8, routed)           0.724     2.313                         display_driver/VALID
    SLICE_X36Y32         LUT5 (Prop_lut5_I4_O)        0.045     2.358 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[3]_INST_0/O
                         net (fo=1, routed)           0.963     3.322                         SEGMENTS_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.558 r                       SEGMENTS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.558                         SEGMENTS[3]
    V8                                                                r                       SEGMENTS[3] (OUT)
  -------------------------------------------------------------------    ----------------------------------------

Slack:                    inf
  Source:                 valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENTS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.118ns  (logic 1.416ns (45.409%)  route 1.702ns (54.591%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.565     1.448                         clk_50MHz_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r                       valid_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141     1.589 f                       valid_reg/Q
                         net (fo=8, routed)           0.722     2.311                         display_driver/VALID
    SLICE_X36Y32         LUT5 (Prop_lut5_I4_O)        0.045     2.356 r  pblock_display_driver
                                                                                              display_driver/SEGMENTS[5]_INST_0/O
                         net (fo=1, routed)           0.981     3.337                         SEGMENTS_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.567 r                       SEGMENTS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.567                         SEGMENTS[5]
    W6                                                                r                       SEGMENTS[5] (OUT)
  -------------------------------------------------------------------    ----------------------------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1280 Endpoints
Min Delay          1280 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            selected_ro_out_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        21.601ns  (logic 4.001ns (18.523%)  route 17.600ns (81.477%))
  Logic Levels:           14  (IBUF=1 LDCE=2 LUT1=2 LUT3=7 LUT5=1 LUT6=1)
  Clock Path Skew:        4.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    R2                                                0.000     0.000 r                       challenge[0] (IN)
                         net (fo=0)                   0.000     0.000                         challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r                       challenge_IBUF[0]_inst/O
                         net (fo=27, routed)          8.676    10.132                         ro0/slice0/MUX_2/SEL
    SLICE_X8Y130         LUT3 (Prop_lut3_I1_O)        0.150    10.282 r  pblock_ro0_1         ro0/slice0/MUX_2/OUT_INST_0/O
                         net (fo=1, routed)           0.452    10.734                         ro0/slice0/MUX_3/B
    SLICE_X8Y130         LUT3 (Prop_lut3_I0_O)        0.328    11.062 r  pblock_ro0_1         ro0/slice0/MUX_3/OUT_INST_0/O
                         net (fo=1, routed)           0.466    11.528                         ro0/slice0/MUX_4/B
    SLICE_X8Y130         LUT3 (Prop_lut3_I0_O)        0.124    11.652 r  pblock_ro0_1         ro0/slice0/MUX_4/OUT_INST_0/O
                         net (fo=2, routed)           0.577    12.228                         ro0/slice0/latch0/dataIn
    SLICE_X7Y130         LDCE (DToQ_ldce_D_Q)         0.469    12.697 r  pblock_ro0_1         ro0/slice0/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.403    13.101                         ro0/slice1/B
    SLICE_X7Y130         LUT1 (Prop_lut1_I0_O)        0.124    13.225 f  pblock_ro0_1         ro0/slice1/MUX_0_i_1/O
                         net (fo=2, routed)           0.677    13.902                         ro0/slice1/MUX_0/A
    SLICE_X7Y130         LUT3 (Prop_lut3_I2_O)        0.124    14.026 f  pblock_ro0_1         ro0/slice1/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.542    14.568                         ro0/slice1/MUX_2/A
    SLICE_X7Y130         LUT3 (Prop_lut3_I2_O)        0.124    14.692 f  pblock_ro0_1         ro0/slice1/MUX_2/OUT_INST_0/O
                         net (fo=2, routed)           0.412    15.104                         ro0/slice1/latch0/dataIn
    SLICE_X6Y130         LDCE (DToQ_ldce_D_Q)         0.482    15.586 f  pblock_ro0_1         ro0/slice1/latch0/dataOut_reg/Q
                         net (fo=1, routed)           0.579    16.165                         ro0/slice2/B
    SLICE_X6Y130         LUT1 (Prop_lut1_I0_O)        0.124    16.289 r  pblock_ro0_1         ro0/slice2/MUX_0_i_1/O
                         net (fo=2, routed)           0.653    16.942                         ro0/slice2/MUX_0/A
    SLICE_X6Y130         LUT3 (Prop_lut3_I2_O)        0.124    17.066 r  pblock_ro0_1         ro0/slice2/MUX_0/OUT_INST_0/O
                         net (fo=1, routed)           0.670    17.736                         ro0/slice2/MUX_2/A
    SLICE_X6Y130         LUT3 (Prop_lut3_I1_O)        0.124    17.860 r  pblock_ro0_1         ro0/slice2/MUX_2/OUT_INST_0/O
                         net (fo=3, routed)           2.999    20.859                         ro_out[0]
    SLICE_X14Y61         LUT6 (Prop_lut6_I5_O)        0.124    20.983 r                       selected_ro_out_inferred_i_3/O
                         net (fo=1, routed)           0.493    21.477                         selected_ro_out_inferred_i_3_n_0
    SLICE_X14Y61         LUT5 (Prop_lut5_I4_O)        0.124    21.601 r                       selected_ro_out_inferred_i_1/O
                         net (fo=1, routed)           0.000    21.601                         selected_ro_out
    SLICE_X14Y61         FDRE                                         r                       selected_ro_out_sync1_reg/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.437     4.778                         clk_50MHz_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r                       selected_ro_out_sync1_reg/C

Slack:                    inf
  Source:                 challenge[1]
                            (input port)
  Destination:            sha128_inst/sha256_comp/a_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.812ns  (logic 4.924ns (31.142%)  route 10.888ns (68.858%))
  Logic Levels:           15  (CARRY4=8 IBUF=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    T1                                                0.000     0.000 r                       challenge[1] (IN)
                         net (fo=0)                   0.000     0.000                         challenge[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r                       challenge_IBUF[1]_inst/O
                         net (fo=27, routed)          5.692     7.148                         sha128_inst/sha256_comp/DATA_IN[9]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.272 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][9]_i_1_comp_1/O
                         net (fo=1, routed)           0.824     8.096                         sha128_inst/sha256_comp/W[9]_repN_1
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.124     8.220 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_34_comp/O
                         net (fo=1, routed)           0.955     9.175                         sha128_inst/sha256_comp/a[19]_i_34_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.573 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.573                         sha128_inst/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.812 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_31/O[2]
                         net (fo=2, routed)           0.769    10.581                         sha128_inst/sha256_comp/a_reg[23]_i_31_n_5
    SLICE_X13Y25         LUT5 (Prop_lut5_I0_O)        0.302    10.883 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_20/O
                         net (fo=2, routed)           0.509    11.393                         sha128_inst/sha256_comp/a[19]_i_20_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.517 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_24/O
                         net (fo=1, routed)           0.000    11.517                         sha128_inst/sha256_comp/a[19]_i_24_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.893 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.893                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.112 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    12.751                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    13.046 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    14.055                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.575 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.692 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.692                         sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.809 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.809                         sha128_inst/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.028 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[31]_i_4/O[0]
                         net (fo=1, routed)           0.489    15.517                         sha128_inst/sha256_comp/in14[28]
    SLICE_X14Y21         LUT4 (Prop_lut4_I2_O)        0.295    15.812 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[28]_i_1/O
                         net (fo=1, routed)           0.000    15.812                         sha128_inst/sha256_comp/a[28]_i_1_n_0
    SLICE_X14Y21         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[28]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.438     4.779                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y21         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[28]/C

Slack:                    inf
  Source:                 challenge[1]
                            (input port)
  Destination:            sha128_inst/sha256_comp/a_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.744ns  (logic 5.032ns (31.962%)  route 10.712ns (68.038%))
  Logic Levels:           15  (CARRY4=8 IBUF=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    T1                                                0.000     0.000 r                       challenge[1] (IN)
                         net (fo=0)                   0.000     0.000                         challenge[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r                       challenge_IBUF[1]_inst/O
                         net (fo=27, routed)          5.692     7.148                         sha128_inst/sha256_comp/DATA_IN[9]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.272 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][9]_i_1_comp_1/O
                         net (fo=1, routed)           0.824     8.096                         sha128_inst/sha256_comp/W[9]_repN_1
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.124     8.220 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_34_comp/O
                         net (fo=1, routed)           0.955     9.175                         sha128_inst/sha256_comp/a[19]_i_34_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.573 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.573                         sha128_inst/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.812 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_31/O[2]
                         net (fo=2, routed)           0.769    10.581                         sha128_inst/sha256_comp/a_reg[23]_i_31_n_5
    SLICE_X13Y25         LUT5 (Prop_lut5_I0_O)        0.302    10.883 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_20/O
                         net (fo=2, routed)           0.509    11.393                         sha128_inst/sha256_comp/a[19]_i_20_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.517 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_24/O
                         net (fo=1, routed)           0.000    11.517                         sha128_inst/sha256_comp/a[19]_i_24_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.893 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.893                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.112 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    12.751                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    13.046 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    14.055                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.575 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.692 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.692                         sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.809 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.809                         sha128_inst/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.124 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[31]_i_4/O[3]
                         net (fo=1, routed)           0.313    15.437                         sha128_inst/sha256_comp/in14[31]
    SLICE_X14Y20         LUT4 (Prop_lut4_I2_O)        0.307    15.744 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[31]_i_3/O
                         net (fo=1, routed)           0.000    15.744                         sha128_inst/sha256_comp/a[31]_i_3_n_0
    SLICE_X14Y20         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.439     4.780                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y20         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[31]/C

Slack:                    inf
  Source:                 challenge[1]
                            (input port)
  Destination:            sha128_inst/sha256_comp/a_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.736ns  (logic 5.039ns (32.023%)  route 10.697ns (67.977%))
  Logic Levels:           15  (CARRY4=8 IBUF=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    T1                                                0.000     0.000 r                       challenge[1] (IN)
                         net (fo=0)                   0.000     0.000                         challenge[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r                       challenge_IBUF[1]_inst/O
                         net (fo=27, routed)          5.692     7.148                         sha128_inst/sha256_comp/DATA_IN[9]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.272 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][9]_i_1_comp_1/O
                         net (fo=1, routed)           0.824     8.096                         sha128_inst/sha256_comp/W[9]_repN_1
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.124     8.220 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_34_comp/O
                         net (fo=1, routed)           0.955     9.175                         sha128_inst/sha256_comp/a[19]_i_34_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.573 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.573                         sha128_inst/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.812 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_31/O[2]
                         net (fo=2, routed)           0.769    10.581                         sha128_inst/sha256_comp/a_reg[23]_i_31_n_5
    SLICE_X13Y25         LUT5 (Prop_lut5_I0_O)        0.302    10.883 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_20/O
                         net (fo=2, routed)           0.509    11.393                         sha128_inst/sha256_comp/a[19]_i_20_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.517 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_24/O
                         net (fo=1, routed)           0.000    11.517                         sha128_inst/sha256_comp/a[19]_i_24_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.893 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.893                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.112 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    12.751                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    13.046 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    14.055                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.575 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.692 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.692                         sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.809 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.809                         sha128_inst/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.132 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[31]_i_4/O[1]
                         net (fo=1, routed)           0.298    15.430                         sha128_inst/sha256_comp/in14[29]
    SLICE_X14Y21         LUT4 (Prop_lut4_I2_O)        0.306    15.736 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[29]_i_1/O
                         net (fo=1, routed)           0.000    15.736                         sha128_inst/sha256_comp/a[29]_i_1_n_0
    SLICE_X14Y21         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[29]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.438     4.779                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y21         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[29]/C

Slack:                    inf
  Source:                 challenge[1]
                            (input port)
  Destination:            sha128_inst/sha256_comp/a_reg[27]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.730ns  (logic 4.915ns (31.247%)  route 10.815ns (68.753%))
  Logic Levels:           14  (CARRY4=7 IBUF=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    T1                                                0.000     0.000 r                       challenge[1] (IN)
                         net (fo=0)                   0.000     0.000                         challenge[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r                       challenge_IBUF[1]_inst/O
                         net (fo=27, routed)          5.692     7.148                         sha128_inst/sha256_comp/DATA_IN[9]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.272 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][9]_i_1_comp_1/O
                         net (fo=1, routed)           0.824     8.096                         sha128_inst/sha256_comp/W[9]_repN_1
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.124     8.220 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_34_comp/O
                         net (fo=1, routed)           0.955     9.175                         sha128_inst/sha256_comp/a[19]_i_34_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.573 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.573                         sha128_inst/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.812 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_31/O[2]
                         net (fo=2, routed)           0.769    10.581                         sha128_inst/sha256_comp/a_reg[23]_i_31_n_5
    SLICE_X13Y25         LUT5 (Prop_lut5_I0_O)        0.302    10.883 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_20/O
                         net (fo=2, routed)           0.509    11.393                         sha128_inst/sha256_comp/a[19]_i_20_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.517 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_24/O
                         net (fo=1, routed)           0.000    11.517                         sha128_inst/sha256_comp/a[19]_i_24_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.893 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.893                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.112 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    12.751                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    13.046 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    14.055                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.575 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.692 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.692                         sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.007 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.416    15.423                         sha128_inst/sha256_comp/in14[27]
    SLICE_X13Y19         LUT4 (Prop_lut4_I2_O)        0.307    15.730 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[27]_i_1/O
                         net (fo=1, routed)           0.000    15.730                         sha128_inst/sha256_comp/a[27]_i_1_n_0
    SLICE_X13Y19         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.439     4.780                         sha128_inst/sha256_comp/CLK
    SLICE_X13Y19         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]/C

Slack:                    inf
  Source:                 challenge[1]
                            (input port)
  Destination:            sha128_inst/sha256_comp/a_reg[20]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.719ns  (logic 4.690ns (29.839%)  route 11.028ns (70.161%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    T1                                                0.000     0.000 r                       challenge[1] (IN)
                         net (fo=0)                   0.000     0.000                         challenge[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r                       challenge_IBUF[1]_inst/O
                         net (fo=27, routed)          5.692     7.148                         sha128_inst/sha256_comp/DATA_IN[9]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.272 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][9]_i_1_comp_1/O
                         net (fo=1, routed)           0.824     8.096                         sha128_inst/sha256_comp/W[9]_repN_1
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.124     8.220 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_34_comp/O
                         net (fo=1, routed)           0.955     9.175                         sha128_inst/sha256_comp/a[19]_i_34_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.573 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.573                         sha128_inst/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.812 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_31/O[2]
                         net (fo=2, routed)           0.769    10.581                         sha128_inst/sha256_comp/a_reg[23]_i_31_n_5
    SLICE_X13Y25         LUT5 (Prop_lut5_I0_O)        0.302    10.883 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_20/O
                         net (fo=2, routed)           0.509    11.393                         sha128_inst/sha256_comp/a[19]_i_20_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.517 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_24/O
                         net (fo=1, routed)           0.000    11.517                         sha128_inst/sha256_comp/a[19]_i_24_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.893 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.893                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.112 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    12.751                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    13.046 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    14.055                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.575 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.794 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.629    15.424                         sha128_inst/sha256_comp/in14[20]
    SLICE_X14Y21         LUT4 (Prop_lut4_I2_O)        0.295    15.719 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[20]_i_1/O
                         net (fo=1, routed)           0.000    15.719                         sha128_inst/sha256_comp/a[20]_i_1_n_0
    SLICE_X14Y21         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[20]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.438     4.779                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y21         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[20]/C

Slack:                    inf
  Source:                 challenge[1]
                            (input port)
  Destination:            sha128_inst/sha256_comp/a_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.708ns  (logic 4.805ns (30.591%)  route 10.903ns (69.409%))
  Logic Levels:           13  (CARRY4=6 IBUF=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    T1                                                0.000     0.000 r                       challenge[1] (IN)
                         net (fo=0)                   0.000     0.000                         challenge[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r                       challenge_IBUF[1]_inst/O
                         net (fo=27, routed)          5.692     7.148                         sha128_inst/sha256_comp/DATA_IN[9]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.272 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][9]_i_1_comp_1/O
                         net (fo=1, routed)           0.824     8.096                         sha128_inst/sha256_comp/W[9]_repN_1
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.124     8.220 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_34_comp/O
                         net (fo=1, routed)           0.955     9.175                         sha128_inst/sha256_comp/a[19]_i_34_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.573 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.573                         sha128_inst/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.812 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_31/O[2]
                         net (fo=2, routed)           0.769    10.581                         sha128_inst/sha256_comp/a_reg[23]_i_31_n_5
    SLICE_X13Y25         LUT5 (Prop_lut5_I0_O)        0.302    10.883 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_20/O
                         net (fo=2, routed)           0.509    11.393                         sha128_inst/sha256_comp/a[19]_i_20_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.517 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_24/O
                         net (fo=1, routed)           0.000    11.517                         sha128_inst/sha256_comp/a[19]_i_24_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.893 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.893                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.112 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    12.751                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    13.046 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    14.055                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.575 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.898 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.504    15.402                         sha128_inst/sha256_comp/in14[21]
    SLICE_X13Y19         LUT4 (Prop_lut4_I2_O)        0.306    15.708 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[21]_i_1/O
                         net (fo=1, routed)           0.000    15.708                         sha128_inst/sha256_comp/a[21]_i_1_n_0
    SLICE_X13Y19         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[21]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.439     4.780                         sha128_inst/sha256_comp/CLK
    SLICE_X13Y19         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[21]/C

Slack:                    inf
  Source:                 challenge[1]
                            (input port)
  Destination:            sha128_inst/sha256_comp/a_reg[24]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.664ns  (logic 4.807ns (30.690%)  route 10.857ns (69.310%))
  Logic Levels:           14  (CARRY4=7 IBUF=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    T1                                                0.000     0.000 r                       challenge[1] (IN)
                         net (fo=0)                   0.000     0.000                         challenge[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r                       challenge_IBUF[1]_inst/O
                         net (fo=27, routed)          5.692     7.148                         sha128_inst/sha256_comp/DATA_IN[9]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.272 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][9]_i_1_comp_1/O
                         net (fo=1, routed)           0.824     8.096                         sha128_inst/sha256_comp/W[9]_repN_1
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.124     8.220 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_34_comp/O
                         net (fo=1, routed)           0.955     9.175                         sha128_inst/sha256_comp/a[19]_i_34_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.573 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.573                         sha128_inst/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.812 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_31/O[2]
                         net (fo=2, routed)           0.769    10.581                         sha128_inst/sha256_comp/a_reg[23]_i_31_n_5
    SLICE_X13Y25         LUT5 (Prop_lut5_I0_O)        0.302    10.883 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_20/O
                         net (fo=2, routed)           0.509    11.393                         sha128_inst/sha256_comp/a[19]_i_20_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.517 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_24/O
                         net (fo=1, routed)           0.000    11.517                         sha128_inst/sha256_comp/a[19]_i_24_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.893 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.893                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.112 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    12.751                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    13.046 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    14.055                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.575 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.692 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.692                         sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.911 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.458    15.369                         sha128_inst/sha256_comp/in14[24]
    SLICE_X14Y20         LUT4 (Prop_lut4_I2_O)        0.295    15.664 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[24]_i_1/O
                         net (fo=1, routed)           0.000    15.664                         sha128_inst/sha256_comp/a[24]_i_1_n_0
    SLICE_X14Y20         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[24]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.439     4.780                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y20         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[24]/C

Slack:                    inf
  Source:                 challenge[1]
                            (input port)
  Destination:            sha128_inst/sha256_comp/a_reg[30]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.658ns  (logic 4.950ns (31.615%)  route 10.708ns (68.385%))
  Logic Levels:           15  (CARRY4=8 IBUF=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    T1                                                0.000     0.000 r                       challenge[1] (IN)
                         net (fo=0)                   0.000     0.000                         challenge[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r                       challenge_IBUF[1]_inst/O
                         net (fo=27, routed)          5.692     7.148                         sha128_inst/sha256_comp/DATA_IN[9]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.272 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][9]_i_1_comp_1/O
                         net (fo=1, routed)           0.824     8.096                         sha128_inst/sha256_comp/W[9]_repN_1
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.124     8.220 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_34_comp/O
                         net (fo=1, routed)           0.955     9.175                         sha128_inst/sha256_comp/a[19]_i_34_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.573 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.573                         sha128_inst/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.812 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_31/O[2]
                         net (fo=2, routed)           0.769    10.581                         sha128_inst/sha256_comp/a_reg[23]_i_31_n_5
    SLICE_X13Y25         LUT5 (Prop_lut5_I0_O)        0.302    10.883 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_20/O
                         net (fo=2, routed)           0.509    11.393                         sha128_inst/sha256_comp/a[19]_i_20_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.517 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_24/O
                         net (fo=1, routed)           0.000    11.517                         sha128_inst/sha256_comp/a[19]_i_24_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.893 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.893                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.112 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    12.751                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    13.046 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    14.055                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.575 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.692 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.692                         sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.809 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.809                         sha128_inst/sha256_comp/a_reg[27]_i_2_n_0
    SLICE_X12Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.048 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[31]_i_4/O[2]
                         net (fo=1, routed)           0.309    15.357                         sha128_inst/sha256_comp/in14[30]
    SLICE_X14Y21         LUT4 (Prop_lut4_I2_O)        0.301    15.658 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[30]_i_1/O
                         net (fo=1, routed)           0.000    15.658                         sha128_inst/sha256_comp/a[30]_i_1_n_0
    SLICE_X14Y21         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[30]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.438     4.779                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y21         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[30]/C

Slack:                    inf
  Source:                 challenge[1]
                            (input port)
  Destination:            sha128_inst/sha256_comp/a_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.620ns  (logic 4.922ns (31.511%)  route 10.698ns (68.489%))
  Logic Levels:           14  (CARRY4=7 IBUF=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    T1                                                0.000     0.000 r                       challenge[1] (IN)
                         net (fo=0)                   0.000     0.000                         challenge[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r                       challenge_IBUF[1]_inst/O
                         net (fo=27, routed)          5.692     7.148                         sha128_inst/sha256_comp/DATA_IN[9]
    SLICE_X6Y36          LUT6 (Prop_lut6_I0_O)        0.124     7.272 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][9]_i_1_comp_1/O
                         net (fo=1, routed)           0.824     8.096                         sha128_inst/sha256_comp/W[9]_repN_1
    SLICE_X8Y35          LUT4 (Prop_lut4_I3_O)        0.124     8.220 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_34_comp/O
                         net (fo=1, routed)           0.955     9.175                         sha128_inst/sha256_comp/a[19]_i_34_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     9.573 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_31/CO[3]
                         net (fo=1, routed)           0.000     9.573                         sha128_inst/sha256_comp/a_reg[19]_i_31_n_0
    SLICE_X9Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.812 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_31/O[2]
                         net (fo=2, routed)           0.769    10.581                         sha128_inst/sha256_comp/a_reg[23]_i_31_n_5
    SLICE_X13Y25         LUT5 (Prop_lut5_I0_O)        0.302    10.883 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_20/O
                         net (fo=2, routed)           0.509    11.393                         sha128_inst/sha256_comp/a[19]_i_20_n_0
    SLICE_X12Y25         LUT6 (Prop_lut6_I0_O)        0.124    11.517 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_24/O
                         net (fo=1, routed)           0.000    11.517                         sha128_inst/sha256_comp/a[19]_i_24_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.893 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.000    11.893                         sha128_inst/sha256_comp/a_reg[19]_i_15_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.112 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_15/O[0]
                         net (fo=3, routed)           0.639    12.751                         sha128_inst/sha256_comp/p_1_in[16]
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.295    13.046 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[19]_i_5/O
                         net (fo=2, routed)           1.009    14.055                         sha128_inst/sha256_comp/a[19]_i_5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.575 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.575                         sha128_inst/sha256_comp/a_reg[19]_i_2_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.692 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.692                         sha128_inst/sha256_comp/a_reg[23]_i_2_n_0
    SLICE_X12Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.015 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.299    15.314                         sha128_inst/sha256_comp/in14[25]
    SLICE_X14Y20         LUT4 (Prop_lut4_I2_O)        0.306    15.620 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a[25]_i_1/O
                         net (fo=1, routed)           0.000    15.620                         sha128_inst/sha256_comp/a[25]_i_1_n_0
    SLICE_X14Y20         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[25]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        1.439     4.780                         sha128_inst/sha256_comp/CLK
    SLICE_X14Y20         FDSE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/a_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 challenge[2]
                            (input port)
  Destination:            prev_challenge_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.565ns  (logic 0.221ns (14.122%)  route 1.344ns (85.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  challenge[2] (IN)
                         net (fo=0)                   0.000     0.000    challenge[2]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  challenge_IBUF[2]_inst/O
                         net (fo=26, routed)          1.344     1.565    data_in[10]
    SLICE_X34Y14         FDRE                                         r  prev_challenge_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.826     1.953    clk_50MHz_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  prev_challenge_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            btnC_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.597ns  (logic 0.210ns (13.118%)  route 1.388ns (86.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=10, routed)          1.388     1.597    btnC_IBUF
    SLICE_X14Y58         FDRE                                         r  btnC_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.832     1.960    clk_50MHz_IBUF_BUFG
    SLICE_X14Y58         FDRE                                         r  btnC_prev_reg/C

Slack:                    inf
  Source:                 challenge[5]
                            (input port)
  Destination:            prev_challenge_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.649ns  (logic 0.226ns (13.698%)  route 1.424ns (86.302%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  challenge[5] (IN)
                         net (fo=0)                   0.000     0.000    challenge[5]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  challenge_IBUF[5]_inst/O
                         net (fo=16, routed)          1.424     1.649    select[2]
    SLICE_X14Y27         FDRE                                         r  prev_challenge_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.823     1.950    clk_50MHz_IBUF_BUFG
    SLICE_X14Y27         FDRE                                         r  prev_challenge_reg[5]/C

Slack:                    inf
  Source:                 challenge[1]
                            (input port)
  Destination:            prev_challenge_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.666ns  (logic 0.223ns (13.400%)  route 1.443ns (86.600%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  challenge[1] (IN)
                         net (fo=0)                   0.000     0.000    challenge[1]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  challenge_IBUF[1]_inst/O
                         net (fo=27, routed)          1.443     1.666    data_in[9]
    SLICE_X34Y14         FDRE                                         r  prev_challenge_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.826     1.953    clk_50MHz_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  prev_challenge_reg[1]/C

Slack:                    inf
  Source:                 challenge[0]
                            (input port)
  Destination:            prev_challenge_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.670ns  (logic 0.224ns (13.428%)  route 1.446ns (86.572%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  challenge[0] (IN)
                         net (fo=0)                   0.000     0.000    challenge[0]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  challenge_IBUF[0]_inst/O
                         net (fo=27, routed)          1.446     1.670    data_in[8]
    SLICE_X34Y14         FDRE                                         r  prev_challenge_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.826     1.953    clk_50MHz_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  prev_challenge_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            ro_enable_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.714ns  (logic 0.300ns (17.471%)  route 1.415ns (82.529%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=10, routed)          1.359     1.569    btnC_IBUF
    SLICE_X14Y58         LUT5 (Prop_lut5_I3_O)        0.045     1.614 r  ro_enable[8]_i_2/O
                         net (fo=1, routed)           0.056     1.669    ro_enable[8]_i_2_n_0
    SLICE_X14Y58         LUT6 (Prop_lut6_I0_O)        0.045     1.714 r  ro_enable[8]_i_1/O
                         net (fo=1, routed)           0.000     1.714    ro_enable[8]_i_1_n_0
    SLICE_X14Y58         FDRE                                         r  ro_enable_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.832     1.960    clk_50MHz_IBUF_BUFG
    SLICE_X14Y58         FDRE                                         r  ro_enable_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            calculated_challenge_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.903ns  (logic 0.255ns (13.376%)  route 1.648ns (86.624%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=10, routed)          1.451     1.660    btnC_IBUF
    SLICE_X12Y59         LUT3 (Prop_lut3_I1_O)        0.045     1.705 r  calculated_challenge[5]_i_1/O
                         net (fo=158, routed)         0.198     1.903    calculated_challenge[5]_i_1_n_0
    SLICE_X11Y58         FDRE                                         r  calculated_challenge_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.832     1.960    clk_50MHz_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  calculated_challenge_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            calculated_challenge_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.903ns  (logic 0.255ns (13.376%)  route 1.648ns (86.624%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.960ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=10, routed)          1.451     1.660    btnC_IBUF
    SLICE_X12Y59         LUT3 (Prop_lut3_I1_O)        0.045     1.705 r  calculated_challenge[5]_i_1/O
                         net (fo=158, routed)         0.198     1.903    calculated_challenge[5]_i_1_n_0
    SLICE_X11Y58         FDRE                                         r  calculated_challenge_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.832     1.960    clk_50MHz_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  calculated_challenge_reg[2]/C

Slack:                    inf
  Source:                 challenge[4]
                            (input port)
  Destination:            sha128_inst/sha256_comp/W_reg[37][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.910ns  (logic 0.277ns (14.496%)  route 1.633ns (85.504%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
    R3                                                0.000     0.000 r                       challenge[4] (IN)
                         net (fo=0)                   0.000     0.000                         challenge[4]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r                       challenge_IBUF[4]_inst/O
                         net (fo=17, routed)          1.633     1.865                         sha128_inst/sha256_comp/DATA_IN[12]
    SLICE_X8Y31          LUT5 (Prop_lut5_I0_O)        0.045     1.910 r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W[0][28]_i_1/O
                         net (fo=67, routed)          0.000     1.910                         sha128_inst/sha256_comp/W[28]
    SLICE_X8Y31          FDRE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[37][28]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r                       
    W5                                                0.000     0.000 r                       clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000                         clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r                       clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099                         clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r                       clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.827     1.954                         sha128_inst/sha256_comp/CLK
    SLICE_X8Y31          FDRE                                         r  pblock_sha128_inst_1 sha128_inst/sha256_comp/W_reg[37][28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            ro_enable_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.940ns  (logic 0.300ns (15.439%)  route 1.641ns (84.561%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=10, routed)          1.573     1.782    btnC_IBUF
    SLICE_X14Y61         LUT3 (Prop_lut3_I2_O)        0.045     1.827 r  ro_enable[8]_i_4/O
                         net (fo=3, routed)           0.068     1.895    ro_enable[8]_i_4_n_0
    SLICE_X14Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.940 r  ro_enable[5]_i_1/O
                         net (fo=1, routed)           0.000     1.940    ro_enable[5]_i_1_n_0
    SLICE_X14Y61         FDRE                                         r  ro_enable_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=2961, routed)        0.831     1.959    clk_50MHz_IBUF_BUFG
    SLICE_X14Y61         FDRE                                         r  ro_enable_reg[5]/C





