<module name="DDR_PHY" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DDR_PHY_PIR" acronym="DDR_PHY_PIR" offset="0x4" width="32" description="">
    <bitfield id="INITBYP" width="1" begin="31" end="31" resetval="0x0" description="Initialization Bypass: Bypasses or stops, if set, all initialization routines currently running, including PHY initialization, DRAM initialization, and PHY training. Initialization may be triggered manually using INIT and the other relevant bits of the" range="" rwaccess="RW"/>
    <bitfield id="ZCALBYP" width="1" begin="30" end="30" resetval="0x0" description="Impedance Calibration Bypass: Bypasses or stops, if set, impedance calibration of all ZQ control blocks that automatically triggers after reset. Impedance calibration may be triggered manually using INIT and ZCAL bits of the" range="" rwaccess="RW"/>
    <bitfield id="DCALBYP" width="1" begin="29" end="29" resetval="0x0" description="Digital Delay Line (DDL) Calibration Bypass: Bypasses or stops, if set, DDL calibration that automatically triggers after reset. DDL calibration may be triggered manually using INIT and DCAL bits of the" range="" rwaccess="RW"/>
    <bitfield id="LOCKBYP" width="1" begin="28" end="28" resetval="0x0" description="PLL Lock Bypass: Bypasses or stops, if set, the waiting of PLLs to lock. PLL lock wait is automatically triggered after reset. PLL lock wait may be triggered manually using INIT and PLLLOCK bits of the" range="" rwaccess="RW"/>
    <bitfield id="CLRSR" width="1" begin="27" end="27" resetval="0x0" description="Clear Status Registers: A write of '1' to this bit will clear (reset to &#8216;0&#8217;) all status registers, including PGSR and DXnGSR. The clear status register bit is self-clearing. Note, this bit does not clear the PGSR.IDONE bit. If the IDONE bit is set it remains at 1&#8217;b1 to indicate the PUB has competed its task. This bit is primarily for debug purposes and is typically not needed during normal functional operation. It can be used when PGSR.IDONE=1, to manually clear the PGSR status bits, although starting a new init process will automatically clear the PGSR status bits. Or it can be used to manually clear the DXnGSR status bits, although starting a new data training process will automatically clear the DXnGSR status bits." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="26" end="19" resetval="0x0" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="CTLDINIT" width="1" begin="18" end="18" resetval="0x0" description="Controller DRAM Initialization: Indicates if set that DRAM initialization will be performed by the controller. Otherwise if not set it indicates that DRAM initialization will be performed using the built-in initialization sequence or using software through the configuration port." range="" rwaccess="RW"/>
    <bitfield id="PLLBYP" width="1" begin="17" end="17" resetval="0x0" description="PLL Bypass: A setting of 1 on this bit will put all PHY PLLs in bypass mode." range="" rwaccess="RW"/>
    <bitfield id="ICPC" width="1" begin="16" end="16" resetval="0x0" description="Initialization Complete Pin Configuration: Specifies how the DFI initialization complete output pin (dfi_init_complete) should be used to indicate the status of initialization. Valid value are:" range="" rwaccess="RW"/>
    <bitfield id="WREYE" width="1" begin="15" end="15" resetval="0x0" description="Write Data Eye Training: Executes a PUB training routine to maximize the write data eye." range="" rwaccess="RW"/>
    <bitfield id="RDEYE" width="1" begin="14" end="14" resetval="0x0" description="Read Data Eye Training: Executes a PUB training routine to maximize the read data eye." range="" rwaccess="RW"/>
    <bitfield id="WRDSKW" width="1" begin="13" end="13" resetval="0x0" description="Write Data Bit Deskew: Executes a PUB training routine to deskew the DQ bits during write" range="" rwaccess="RW"/>
    <bitfield id="RDDSKW" width="1" begin="12" end="12" resetval="0x0" description="Read Data Bit Deskew: Executes a PUB training routine to deskew the DQ bits during read" range="" rwaccess="RW"/>
    <bitfield id="WLADJ" width="1" begin="11" end="11" resetval="0x0" description="Write Leveling Adjust (DDR3 Only): Executes a PUB training routine that readjusts the write latency used during write in case the write leveling routine changed the expected latency." range="" rwaccess="RW"/>
    <bitfield id="QSGATE" width="1" begin="10" end="10" resetval="0x0" description="Read DQS Gate Training: Executes a PUB training routine to determine the optimum position of the read data DQS strobe for maximum system timing margins" range="" rwaccess="RW"/>
    <bitfield id="WL" width="1" begin="9" end="9" resetval="0x0" description="Write Leveling (DDR3 Only): Executes a PUB write leveling routine." range="" rwaccess="RW"/>
    <bitfield id="DRAMINIT" width="1" begin="8" end="8" resetval="0x0" description="DRAM Initialization: Executes the DRAM initialization sequence" range="" rwaccess="RW"/>
    <bitfield id="DRAMRST" width="1" begin="7" end="7" resetval="0x0" description="DRAM Reset: Issues a reset to the DRAM (by driving the DRAM reset pin low) and wait 200us. This can be triggered in isolation or with the full DRAM initialization (DRAMINIT). For the later case, the reset is issued and 200us is waited before starting the full initialization sequence." range="" rwaccess="RW"/>
    <bitfield id="PHYRST" width="1" begin="6" end="6" resetval="0x0" description="PHY Reset: Resets the AC and DATX8 modules by asserting the AC/DATX8 reset pin." range="" rwaccess="RW"/>
    <bitfield id="DCAL" width="1" begin="5" end="5" resetval="0x0" description="Digital Delay Line (DDL) Calibration: Performs PHY delay line calibration." range="" rwaccess="RW"/>
    <bitfield id="PLLINIT" width="1" begin="4" end="4" resetval="0x0" description="PLL Initialization: Executes the PLL initialization sequence which includes correct driving of PLL power-down, reset and gear shift pins, and then waiting for the PHY PLLs to lock." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="Returns zeros on reads" range="" rwaccess="R"/>
    <bitfield id="ZCAL" width="1" begin="1" end="1" resetval="0x0" description="Impedance Calibration: Performs PHY impedance calibration. When set the impedance calibration will be performed in parallel with PHY initialization (PLL initialization + DDL calibration + PHY reset)." range="" rwaccess="RW"/>
    <bitfield id="INIT" width="1" begin="0" end="0" resetval="0x0" description="Initialization Trigger: A write of '1' to this bit triggers the DDR system initialization, including PHY initialization, DRAM initialization, and PHY training. The exact initialization steps to be executed are specified in bits 1 to 15 of this register. A bit setting of 1 means the step will be executed as part of the initialization sequence, while a setting of &#8216;0&#8217; means the step will be bypassed. The initialization trigger bit is self-clearing." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_PGCR0" acronym="DDR_PHY_PGCR0" offset="0x8" width="32" description="">
    <bitfield id="CKEN" width="6" begin="31" end="26" resetval="0x2A" description="CK Enable: Controls whether the CK going to the SDRAM is enabled (toggling) or disabled (static value) and whether the CK is inverted. Two bits for each of the up to three CK pairs. Valid values for the two bits are: TI recommends that this field be always programmed to 101010b." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="25" end="19" resetval="0x0" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DTOSEL" width="5" begin="18" end="14" resetval="0x0" description="Digital Test Output Select: Selects the PHY digital test output that should be driven onto PHY digital test output (phy_dto) pin: Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="OSCWDL" width="2" begin="13" end="12" resetval="0x3" description="Oscillator Mode Write-Leveling Delay Line Select: Selects which of the two write leveling LCDLs is active. The delay select value of the inactive LCDL is set to zero while the delay select value of the active LCDL can be varied by the input write leveling delay select pin. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="OSCDIV" width="3" begin="11" end="9" resetval="0x7" description="Oscillator Mode Division: Specifies the factor by which the delay line oscillator mode output is divided down before it is output on the delay line digital test output pin dl_dto. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="OSCEN" width="1" begin="8" end="8" resetval="0x0" description="Oscillator Enable: Enables, if set, the delay line oscillation." range="" rwaccess="RW"/>
    <bitfield id="DLTST" width="1" begin="7" end="7" resetval="0x0" description="Delay Line Test Start: A write of '1' to this bit will trigger delay line oscillator mode period measurement. This bit is not self clearing and needs to be reset to '0' before the measurement can be re-triggered." range="" rwaccess="RW"/>
    <bitfield id="DLTMODE" width="1" begin="6" end="6" resetval="0x0" description="Delay Line Test Mode: Selects, if set, the delay line oscillator test mode." range="" rwaccess="RW"/>
    <bitfield id="RDBVT" width="1" begin="5" end="5" resetval="0x1" description="Read Data BDL VT Compensation: Enables, if set the VT drift compensation of the read data bit delay lines" range="" rwaccess="RW"/>
    <bitfield id="WDBVT" width="1" begin="4" end="4" resetval="0x1" description="Write Data BDL VT Compensation: Enables, if set the VT drift compensation of the write data bit delay lines." range="" rwaccess="RW"/>
    <bitfield id="RGLVT" width="1" begin="3" end="3" resetval="0x1" description="Read DQS Gating LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS gating LCDL" range="" rwaccess="RW"/>
    <bitfield id="RDLVT" width="1" begin="2" end="2" resetval="0x1" description="Read DQS LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the read DQS LCDL." range="" rwaccess="RW"/>
    <bitfield id="WDLVT" width="1" begin="1" end="1" resetval="0x1" description="Write DQ LCDL Delay VT Compensation: Enables, if set the VT drift compensation of the write DQ LCDL." range="" rwaccess="RW"/>
    <bitfield id="WLLVT" width="1" begin="0" end="0" resetval="0x1" description="Write Leveling LCDL Delay VT Compensation: Enables, if set, the VT drift compensation of the write leveling LCDL" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_PGCR1" acronym="DDR_PHY_PGCR1" offset="0xC" width="32" description="">
    <bitfield id="LBMODE" width="1" begin="31" end="31" resetval="0x0" description="Loopback Mode: Indicates, if set, that the PHY/PUB is in loopback mode" range="" rwaccess="RW"/>
    <bitfield id="LBGDQS" width="2" begin="30" end="29" resetval="0x0" description="Loopback DQS Gating: Selects the DQS gating mode that should be used when the PHY is in loopback mode, including BIST loopback mode. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="LBDQSS" width="1" begin="28" end="28" resetval="0x0" description="Loopback DQS Shift: Selects how the read DQS is shifted during loopback to ensure that the read DQS is centered into the read data eye. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="IOLB" width="1" begin="27" end="27" resetval="0x0" description="I/O Loop-Back Select: Selects where inside the I/O the loop-back of signals happens. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="INHVT" width="1" begin="26" end="26" resetval="0x0" description="VT Calculation Inhibit: Inhibits calculation of the next VT compensated delay line values. A value of 1 will inhibit the VT calculation. This bit should be set to 1 during writes to the delay line registers. This bit should NOT be set to 1 until after PHY initialization completes" range="" rwaccess="RW"/>
    <bitfield id="PHYHRST" width="1" begin="25" end="25" resetval="0x1" description="PHY High-Speed Reset: A write of &#8216;0&#8217; to this bit resets the AC and DATX8 macros without resetting PUB RTL logic. This bit is not self-clearing and a &#8216;1&#8217; must be written to de-assert the reset" range="" rwaccess="RW"/>
    <bitfield id="ZCKSEL" width="2" begin="24" end="23" resetval="0x2" description="Impedance Clock Divider Select: Selects the divide ratio for the clock used by the impedance control logic relative to the clock used by the memory controller and SDRAM. Valid values are: TI recommends that this field be always programmed to 01b." range="" rwaccess="RW"/>
    <bitfield id="DLDLMT" width="8" begin="22" end="15" resetval="0x1" description="Delay Line VT Drift Limit: Specifies the minimum change in the delay line VT drift in one direction which should result in the assertion of the delay line VT drift status signal (vt_drift). The limit is specified in terms of delay select values. A value of 0 disables the assertion of delay line VT drift status signal." range="" rwaccess="RW"/>
    <bitfield id="FDEPTH" width="2" begin="14" end="13" resetval="0x2" description="Filter Depth: Specifies the number of measurements over which all AC and DATX8 initial period measurements, that happen after reset or when calibration is manually triggered, are averaged. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="LPFDEPTH" width="2" begin="12" end="11" resetval="0x0" description="Low-Pass Filter Depth: Specifies the number of measurements over which MDL period measurements are filtered. This determines the time constant of the low pass filter. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="LPFEN" width="1" begin="10" end="10" resetval="0x1" description="Low-Pass Filter Enable: Enables, if set, the low pass filtering of MDL period measurements." range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="9" end="9" resetval="0x0" description="Master Delay Line Enable: Enables, if set, the AC master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high." range="" rwaccess="RW"/>
    <bitfield id="IODDRM" width="2" begin="8" end="7" resetval="0x0" description="This field should be programmed to 1h if using DDR3 and 2h if using DDR3L." range="" rwaccess="RW"/>
    <bitfield id="WLSELT" width="1" begin="6" end="6" resetval="0x1" description="Write Leveling Select Type: Selects the encoding type for the write leveling select signal depending on the desired setup/hold margins for the internal pipelines. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="5" end="3" resetval="0x4" description="Return zeros on reads." range="" rwaccess="R"/>
    <bitfield id="WLSTEP" width="1" begin="2" end="2" resetval="0x0" description="Write Leveling Step: Specifies the number of delay step-size increments during each step of write leveling. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="WLMODE" width="1" begin="1" end="1" resetval="0x0" description="Write Leveling (Software) Mode: Indicates if set that the PHY is in software write leveling mode in which software executes single steps of DQS pulsing by writing '1' to" range="" rwaccess="RW"/>
    <bitfield id="PDDISDX" width="1" begin="0" end="0" resetval="0x1" description="Power Down Disabled Byte: Indicates if set that the PLL and I/Os of a disabled byte should be powered down" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_PGSR0" acronym="DDR_PHY_PGSR0" offset="0x10" width="32" description="">
    <bitfield id="APLOCK" width="1" begin="31" end="31" resetval="0x0" description="AC PLL Lock: Indicates, if set, that AC PLL has locked. This is a direct status of the AC PLL lock pin" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="27" end="27" resetval="0x0" description="Write Eye Training Error: Indicates if set that there is an error in write eye training." range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="26" end="26" resetval="0x0" description="Read Eye Training Error: Indicates if set that there is an error in read eye training" range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="25" end="25" resetval="0x0" description="Write Bit Deskew Error: Indicates if set that there is an error in write bit deskew" range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="24" end="24" resetval="0x0" description="Read Bit Deskew Error: Indicates if set that there is an error in read bit deskew" range="" rwaccess="R"/>
    <bitfield id="WLAERR" width="1" begin="23" end="23" resetval="0x0" description="Write Leveling Adjustment Error: Indicates if set that there is an error in write leveling adjustment" range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="1" begin="22" end="22" resetval="0x0" description="DQS Gate Training Error: Indicates if set that there is an error in DQS gate training." range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="21" end="21" resetval="0x0" description="Write Leveling Error: Indicates if set that there is an error in write leveling." range="" rwaccess="R"/>
    <bitfield id="ZCERR" width="1" begin="20" end="20" resetval="0x0" description="Impedance Calibration Error: Indicates if set that there is an error in impedance calibration." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="19" end="12" resetval="0x0" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="WEDONE" width="1" begin="11" end="11" resetval="0x0" description="Write Eye Training Done: Indicates if set that write eye training has completed" range="" rwaccess="R"/>
    <bitfield id="REDONE" width="1" begin="10" end="10" resetval="0x0" description="Read Eye Training Done: Indicates if set that read eye training has completed" range="" rwaccess="R"/>
    <bitfield id="WDDONE" width="1" begin="9" end="9" resetval="0x0" description="Write Bit Deskew Done: Indicates if set that write bit deskew has completed." range="" rwaccess="R"/>
    <bitfield id="RDDONE" width="1" begin="8" end="8" resetval="0x0" description="Read Bit Deskew Done: Indicates if set that read bit deskew has completed" range="" rwaccess="R"/>
    <bitfield id="WLADONE" width="1" begin="7" end="7" resetval="0x0" description="Write Leveling Adjustment Done: Indicates if set that write leveling adjustment has completed" range="" rwaccess="R"/>
    <bitfield id="QSGDONE" width="1" begin="6" end="6" resetval="0x0" description="DQS Gate Training Done: Indicates if set that DQS gate training has completed." range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done: Indicates if set that write leveling has completed." range="" rwaccess="R"/>
    <bitfield id="DIDONE" width="1" begin="4" end="4" resetval="0x0" description="DRAM Initialization Done: Indicates if set that DRAM initialization has completed" range="" rwaccess="R"/>
    <bitfield id="ZCDONE" width="1" begin="3" end="3" resetval="0x0" description="Impedance Calibration Done: Indicates if set that impedance calibration has completed" range="" rwaccess="R"/>
    <bitfield id="DCDONE" width="1" begin="2" end="2" resetval="0x0" description="Digital Delay Line (DDL) Calibration Done: Indicates if set that DDL calibration has completed" range="" rwaccess="R"/>
    <bitfield id="PLDONE" width="1" begin="1" end="1" resetval="0x0" description="PLL Lock Done: Indicates if set that PLL locking has completed." range="" rwaccess="R"/>
    <bitfield id="IDONE" width="1" begin="0" end="0" resetval="0x0" description="Initialization Done: Indicates if set that the DDR system initialization has completed. This bit is set after all the selected initialization routines in" range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_PGSR1" acronym="DDR_PHY_PGSR1" offset="0x14" width="32" description="">
    <bitfield id="RESERVED" width="1" begin="31" end="31" resetval="0x0" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="VTSTOP" width="1" begin="30" end="30" resetval="0x0" description="VT Stop: Indicates if set that the VT calculation logic has stopped computing the next values for the VT compensated delay line values. After assertion of the PGCR.INHVT, the VTSTOP bit should be read to ensure all VT compensation logic has stopped computations before writing to the delay line registers" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="29" end="25" resetval="0x0" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DLTCODE" width="24" begin="24" end="1" resetval="0x0" description="Delay Line Test Code: Returns the code measured by the PHY control block that corresponds to the period of the AC delay line digital test output." range="" rwaccess="R"/>
    <bitfield id="DLTDONE" width="1" begin="0" end="0" resetval="0x0" description="Delay Line Test Done: Indicates, if set, that the PHY control block has finished doing period measurement of the AC delay line digital test output" range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_PLLCR" acronym="DDR_PHY_PLLCR" offset="0x18" width="32" description="">
    <bitfield id="BYP" width="1" begin="31" end="31" resetval="0x0" description="PLL Bypass: Bypasses the PLL if set to 1." range="" rwaccess="RW"/>
    <bitfield id="PLLRST" width="1" begin="30" end="30" resetval="0x0" description="PLL Rest: Resets the PLLs by driving the PLL reset pin. This bit is not self-clearing and a &#8216;0&#8217; must be written to de-assert the reset." range="" rwaccess="RW"/>
    <bitfield id="PLLPD" width="1" begin="29" end="29" resetval="0x0" description="PLL Power Down: Puts the PLLs in power down mode by driving the PLL power down pin. This bit is not self-clearing and a &#8216;0&#8217; must be written to de-assert the power-down" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="28" end="20" resetval="0x0" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="FRQSEL" width="2" begin="19" end="18" resetval="0x0" description="PHY PLL reference frequency select: Selects the operating range of the PHY PLL. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="QPMODE" width="1" begin="17" end="17" resetval="0x0" description="PLL Quadrature Phase Mode: Enables, if set, the quadrature phase clock outputs. This mode is not used in this version of the PHY" range="" rwaccess="RW"/>
    <bitfield id="CPPC" width="4" begin="16" end="13" resetval="0xE" description="Charge Pump Proportional Current Control" range="" rwaccess="RW"/>
    <bitfield id="CPIC" width="2" begin="12" end="11" resetval="0x0" description="Charge Pump Integrating Current Control" range="" rwaccess="RW"/>
    <bitfield id="GSHIFT" width="1" begin="10" end="10" resetval="0x0" description="Gear Shift: Enables, if set, rapid locking mode." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="10" begin="9" end="0" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_PTR0" acronym="DDR_PHY_PTR0" offset="0x1C" width="32" description="">
    <bitfield id="TPLLPD" width="11" begin="31" end="21" resetval="0x216" description="PLL Power-Down Time: Number of VBUSP_CLK cycles that the PLL must remain in power-down mode, that is, number of clock cycles from when PLL power-down pin is asserted to when PLL power-down pin is de-asserted. This must correspond to a value that is equal to or more than 1us. Default value corresponds to 1us." range="" rwaccess="RW"/>
    <bitfield id="TPLLGS" width="15" begin="20" end="6" resetval="0x856" description="PLL Gear Shift Time: Number of VBUSP_CLK cycles from when the PLL reset pin is de-asserted to when the PLL gear shift pin is de-asserted. This must correspond to a value that is equal to or more than 4us. Default value corresponds to 4us." range="" rwaccess="RW"/>
    <bitfield id="TPHYRST" width="6" begin="5" end="0" resetval="0x2" description="PHY Reset Time: Number of VBUSP_CLK cycles that the PHY reset must remain asserted after PHY calibration is done before the reset to the PHY is de-asserted. This is used to extend the reset to the PHY so that the reset is asserted for some clock cycles after the clocks are stable. TI recommends setting this to 15." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_PTR1" acronym="DDR_PHY_PTR1" offset="0x20" width="32" description="">
    <bitfield id="TPLLLOCK" width="16" begin="31" end="16" resetval="0xD056" description="PLL Lock Time: Number of VBUSP_CLK cycles for the PLL to stabilize and lock, that is, number of clock cycles from when the PLL reset pin is de-asserted to when the PLL has lock and is ready for use. This must correspond to a value that is equal to or more than 100us. Default value corresponds to 100us" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reads return zeros." range="" rwaccess="R"/>
    <bitfield id="TPLLRST" width="13" begin="12" end="0" resetval="0x12C0" description="PLL Reset Time: Number of VBUSP_CLK cycles that the PLL must remain in reset mode, that is, number of clock cycles from when PLL power-down pin is de-asserted and PLL reset pin is asserted to when PLL reset pin is de-asserted. This must correspond to a value that is equal to or more than 9 us. Default value corresponds to 9 us." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_PTR2" acronym="DDR_PHY_PTR2" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reads return zeros." range="" rwaccess="RW"/>
    <bitfield id="TWLDLYS" width="5" begin="19" end="15" resetval="0x2" description="Write Leveling Delay Settling Time: Number of controller clock cycles from when a new value of the write leveling delay is applies to the LCDL to when to DQS high is driven high. This allows the delay to settle" range="" rwaccess="RW"/>
    <bitfield id="TCALH" width="5" begin="14" end="10" resetval="0xF" description="Calibration Hold Time: Number of controller clock cycles from when the clock was disabled (cal_clk_en deasserted) to when calibration is enable (cal_en asserted)." range="" rwaccess="RW"/>
    <bitfield id="TCALS" width="5" begin="9" end="5" resetval="0xF" description="Calibration Setup Time: Number of controller clock cycles from when calibration is enabled (cal_en asserted) to when the calibration clock is asserted again (cal_clk_en asserted)." range="" rwaccess="RW"/>
    <bitfield id="TCALON" width="5" begin="4" end="0" resetval="0xF" description="Calibration On Time: Number of controller clock cycles that the calibration clock is enabled (cal_clk_en asserted)." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_PTR3" acronym="DDR_PHY_PTR3" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reads return zeros." range="" rwaccess="R"/>
    <bitfield id="TDINIT1" width="9" begin="28" end="20" resetval="0x180" description="DRAM Initialization Time 1: DRAM initialization time in DRAM clock cycles corresponding to the following: DDR3 = CKE high time to first command (tRFC + 10 ns or 5 tCK, whichever is bigger) Default value corresponds to DDR3 tRFC of 360ns at 1066 MHz tDINIT1 = (tCKE/tCK)-1" range="" rwaccess="RW"/>
    <bitfield id="TDINIT0" width="20" begin="19" end="0" resetval="0xD056" description="DRAM Initialization Time 0: DRAM initialization time in DRAM clock cycles corresponding to the following: DDR3 = CKE low time with power and clock stable (500 us)" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_PTR4" acronym="DDR_PHY_PTR4" offset="0x2C" width="32" description="">
    <bitfield id="RESERVED" width="4" begin="31" end="28" resetval="0x0" description="Reads return zeros." range="" rwaccess="R"/>
    <bitfield id="TDINIT3" width="10" begin="27" end="18" resetval="0x2AB" description="DRAM Initialization Time 3: DRAM initialization time in DRAM clock cycles corresponding to the following: DDR3 = Time from ZQ initialization command to first command (1 us) Default value corresponds to the DDR3 640ns at 1066 MHz." range="" rwaccess="RW"/>
    <bitfield id="TDINIT2" width="18" begin="17" end="0" resetval="0x34156" description="DRAM Initialization Time 2: DRAM initialization time in DRAM clock cycles corresponding to the following: DDR3 = Reset low time (200 us on power-up or 100 ns after power-up) Default value corresponds to DDR3 200 us at 1066 MHz." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_ACIOCR" acronym="DDR_PHY_ACIOCR" offset="0x38" width="32" description="">
    <bitfield id="ACSR" width="2" begin="31" end="30" resetval="0x0" description="Address/Command Slew Rate: Selects slew rate of the I/O for all address and command pins. 00 = very fast (use as default for DDR3 and DDR3L) 01 = fast 10 = medium 11 = slow" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="30" begin="29" end="0" resetval="0x33C03812" description="Reserved." range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_DXCCR" acronym="DDR_PHY_DXCCR" offset="0x3C" width="32" description="">
    <bitfield id="DDPDRCDO" width="4" begin="31" end="28" resetval="0x4" description="Dynamic Data Power Down Receiver Count Down Offset: Offset applied in calculating window of time where receiver is powered up" range="" rwaccess="RW"/>
    <bitfield id="DDPDDCDO" width="4" begin="27" end="24" resetval="0x4" description="Dynamic Data Power Down Driver Count Down Offset: Offset applied in calculating window of time where driver is powered up" range="" rwaccess="RW"/>
    <bitfield id="DYNDXPDR" width="1" begin="23" end="23" resetval="0x0" description="Data Power Down Receiver: Dynamically powers down, when set, the input receiver on I/O for the DQ pins of the active DATX8 macros. Applies only when DXPDR and DXnGCR.DXPDR are not set to 1." range="" rwaccess="RW"/>
    <bitfield id="DYNDXPDD" width="1" begin="22" end="22" resetval="0x0" description="Dynamic Data Power Down Driver: Dynamically powers down, when set, the output driver on I/O for the DQ pins of the active DATX8 macros. Applies only when DXPDD and DXnGCR.DXPDD are not set to 1." range="" rwaccess="RW"/>
    <bitfield id="UDQIOM" width="1" begin="21" end="21" resetval="0x0" description="Unused DQ I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for unused DQ pins." range="" rwaccess="RW"/>
    <bitfield id="UDQPDR" width="1" begin="20" end="20" resetval="0x1" description="Unused DQ Power Down Receiver: Powers down, when set, the input receiver on the I/O for unused DQ pins." range="" rwaccess="RW"/>
    <bitfield id="UDQPDD" width="1" begin="19" end="19" resetval="0x1" description="Unused DQ Power Down Driver: Powers down, when set, the output driver on the I/O for unused DQ pins." range="" rwaccess="RW"/>
    <bitfield id="UDQODT" width="1" begin="18" end="18" resetval="0x0" description="Unused DQ On-Die Termination: Enables, when set, the on-die termination on the I/O for unused DQ pins." range="" rwaccess="RW"/>
    <bitfield id="MSBUDQ" width="3" begin="17" end="15" resetval="0x0" description="Most Significant Byte Unused DQs: Specifies the number of DQ bits that are not used in the most significant byte. The used (valid) bits for this byte are [8-MSBDQ- 1:0]. To disable the whole byte, use the DXnGCR.DXEN register." range="" rwaccess="RW"/>
    <bitfield id="DXSR" width="2" begin="14" end="13" resetval="0x0" description="Data Slew Rate: Selects slew rate of the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. 00 = very fast (use as default for DDR3 and DDR3L) 01 = fast 10 = medium 11 = slow" range="" rwaccess="RW"/>
    <bitfield id="DQSNRES" width="4" begin="12" end="9" resetval="0xC" description="DQS# Resistor: Selects the on-die pull-up/pull-down resistor for DQS# pins. Same encoding as DQSRES." range="" rwaccess="RW"/>
    <bitfield id="DQSRES" width="4" begin="8" end="5" resetval="0x4" description="DQS Resistor: Selects the on-die pull-down/pull-up resistor for DQS pins. DQSRES[3] selects pull-down (when set to 0) or pull-up (when set to 1). DQSRES[2:0] selects the resistor value as follows: 000 = Open: On-die resistor disconnected (use external resistor) 001 = 688 ohms 010 = 611 ohms 011 = 550 ohms 100 = 500 ohms 101 = 458 ohms 110 = 393 ohms 111 = 344 ohms" range="" rwaccess="RW"/>
    <bitfield id="DXPDR" width="1" begin="4" end="4" resetval="0x0" description="Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the PDR configuration bit of the individual DATX8." range="" rwaccess="RW"/>
    <bitfield id="DXPDD" width="1" begin="3" end="3" resetval="0x0" description="Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ,DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the PDD configuration bit of the individual DATX8." range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="2" end="2" resetval="0x1" description="Master Delay Line Enable: Enables, if set, all DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or on when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the MDLEN bit in the individual DATX8" range="" rwaccess="RW"/>
    <bitfield id="DXIOM" width="1" begin="1" end="1" resetval="0x0" description="Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the IOM configuration bit of the individual DATX8." range="" rwaccess="RW"/>
    <bitfield id="DXODT" width="1" begin="0" end="0" resetval="0x0" description="Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ, DM, and DQS/DQS# pins of all DATX8 macros. This bit is ORed with the ODT configuration bit of the individual DATX8" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DCR" acronym="DDR_PHY_DCR" offset="0x44" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reads return zeros." range="" rwaccess="R"/>
    <bitfield id="UDIMM" width="1" begin="29" end="29" resetval="0x0" description="Un-buffered DIMM Address Mirroring: Indicates if set that there is address mirroring on the second rank of an un-buffered DIMM (the rank connected to CS1)." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="28" end="28" resetval="0x0" description="Reads return zeros." range="" rwaccess="R"/>
    <bitfield id="NOSRA" width="1" begin="27" end="27" resetval="0x0" description="No Simultaneous Rank Access: Specifies if set that simultaneous rank access on the same clock cycle is not allowed. This means that multiple chip select signals will not be asserted at the same time. This bit must be set if address mirroring is enabled in" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="9" begin="26" end="18" resetval="0x0" description="Reads return zeros." range="" rwaccess="R"/>
    <bitfield id="BYTEMASK" width="8" begin="17" end="10" resetval="0x1" description="Byte Mask: Mask applied to all beats of read data on all bytes lanes during read DQS gate training. This allows training to be conducted based on selected bit(s) from the byte lanes. Valid values for each bit are: Note that this mask in DDR3 MPR operation mode as well and must be in keeping with the PDQ field setting. TI recommends that this field be always programmed to 0000 0001b." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="9" end="8" resetval="0x0" description="Reads return zeros." range="" rwaccess="R"/>
    <bitfield id="MPRDQ" width="1" begin="7" end="7" resetval="0x0" description="Multi-Purpose Register (MPR) DQ (DDR3 Only): Specifies the value that is driven on non-primary DQ pins during MPR reads. Valid values are: TI recommends that this bit be always programmed to 0." range="" rwaccess="RW"/>
    <bitfield id="PDQ" width="3" begin="6" end="4" resetval="0x0" description="Primary DQ (DDR3 Only): Specifies the DQ pin in a byte that is designated as a primary pin for Multi-Purpose Register (MPR) reads. Valid values are 0 to 7 for DQ[0] to DQ[7], respectively. TI recommends that this field be always programmed to 000b." range="" rwaccess="RW"/>
    <bitfield id="DDR8BNK" width="1" begin="3" end="3" resetval="0x1" description="DDR 8-Bank: Indicates if set that the SDRAM used has 8 banks." range="" rwaccess="RW"/>
    <bitfield id="DDRMD" width="3" begin="2" end="0" resetval="0x3" description="DDR Mode: Set to 3h for DDR3 mode." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DTPR0" acronym="DDR_PHY_DTPR0" offset="0x48" width="32" description="">
    <bitfield id="TRC" width="6" begin="31" end="26" resetval="0x32" description="Activate to activate command delay (same bank). Valid values are 2 to 63" range="" rwaccess="RW"/>
    <bitfield id="TRRD" width="4" begin="25" end="22" resetval="0x7" description="Activate to activate command delay (different banks). Valid values are 1 to 15." range="" rwaccess="RW"/>
    <bitfield id="TRAS" width="6" begin="21" end="16" resetval="0x24" description="Activate to precharge command delay. Valid values are 2 to 63" range="" rwaccess="RW"/>
    <bitfield id="TRCD" width="4" begin="15" end="12" resetval="0xE" description="Activate to read or write delay. Minimum time from when an activate command is issued to when a read or write to the activated row can be issued. Valid values are 2 to 15." range="" rwaccess="RW"/>
    <bitfield id="TRP" width="4" begin="11" end="8" resetval="0xE" description="Precharge command period: The minimum time between a precharge command and any other command. Valid values are 2 to 15." range="" rwaccess="RW"/>
    <bitfield id="TWTR" width="4" begin="7" end="4" resetval="0x8" description="Internal write to read command delay. Valid values are 1 to 15." range="" rwaccess="RW"/>
    <bitfield id="TRTP" width="4" begin="3" end="0" resetval="0x8" description="Internal read to precharge command delay. Valid values are 2 to 15." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DTPR1" acronym="DDR_PHY_DTPR1" offset="0x4C" width="32" description="">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="TWLO" width="4" begin="29" end="26" resetval="0x8" description="Write leveling output delay: Number of clock cycles from when write leveling DQS is driven high by the PHY to when the results from the SDRAM on DQ is sampled by the PHY. This must include the SDRAM tWLO timing parameter plus the round trip delay from the DUT to SDRAM back to the DUT. TI recommends that this field always be programmed to 12 decimal." range="" rwaccess="RW"/>
    <bitfield id="TWLMRD" width="6" begin="25" end="20" resetval="0x28" description="Minimum delay from when write leveling mode is programmed to the first DQS/DQS# rising edge" range="" rwaccess="RW"/>
    <bitfield id="TRFC" width="9" begin="19" end="11" resetval="0x176" description="Refresh-to-Refresh: Indicates the minimum time, in clock cycles, between two refresh commands or between a refresh and an active command. This is derived from the minimum refresh interval from the data sheet, tRFC(min), divided by the clock cycle time." range="" rwaccess="RW"/>
    <bitfield id="TFAW" width="6" begin="10" end="5" resetval="0x26" description="4-bank activate period. No more than 4-bank activate commands may be issued in a given tFAW period. Valid values are 2 to 63." range="" rwaccess="RW"/>
    <bitfield id="TMOD" width="3" begin="4" end="2" resetval="0x4" description="Load mode update delay. The minimum time between a load mode register command and a non-load mode register command. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="TMRD" width="2" begin="1" end="0" resetval="0x2" description="Load mode cycle time: The minimum time between a load mode register command and any other command. For DDR3 this is the minimum time between two load mode register commands. the value used for tMRD is 4 plus the value programmed in these bits, that is, tMRD ranges from 4 to 7." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DTPR2" acronym="DDR_PHY_DTPR2" offset="0x50" width="32" description="">
    <bitfield id="TCCD" width="1" begin="31" end="31" resetval="0x0" description="Read to read and write to write command delay. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="TRTW" width="1" begin="30" end="30" resetval="0x0" description="Read to Write command delay. This parameter is only used when the PHY issues commands during initialization and leveling. During normal operation, the controller issues commands to the SDRAM and uses the timing parameters programmed in the controller. TI recommends that this bit be always set to 1 to provide additional margin during PHY initiated initialization/leveling." range="" rwaccess="RW"/>
    <bitfield id="TRTODT" width="1" begin="29" end="29" resetval="0x0" description="Read to ODT delay. This parameter is only used when the PHY issues commands during initialization and leveling. During normal operation, the controller issues commands to the SDRAM and uses the timing parameters programmed in the controller. TI recommends that this bit be always set to 0." range="" rwaccess="RW"/>
    <bitfield id="TDLLK" width="10" begin="28" end="19" resetval="0x200" description="DLL locking time. Valid values are 2 to 1023." range="" rwaccess="RW"/>
    <bitfield id="TCKE" width="4" begin="18" end="15" resetval="0x6" description="CKE minimum pulse width. Also specifies the minimum time that the SDRAM must remain in power down or self refresh mode. This parameter must be set to the value of tCKESR which is usually bigger than the value of tCKE. Valid values are 2 to 15." range="" rwaccess="RW"/>
    <bitfield id="TXP" width="5" begin="14" end="10" resetval="0x1A" description="Power down exit delay. The minimum time between a power down exit command and any other command. This parameter must be set to the maximum of the various minimum power down exit delay parameters specified in the SDRAM data sheet, that is, max(tXP, tXPDLL). Valid values are 2 to 31." range="" rwaccess="RW"/>
    <bitfield id="TXS" width="10" begin="9" end="0" resetval="0x200" description="Self refresh exit delay. The minimum time between a self refresh exit command and any other command. This parameter must be set to the maximum of the various minimum self refresh exit delay parameters specified in the SDRAM data sheet, that is, (tXS, tXSDLL) for DDR3. Valid values are 2 to 1023." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_MR0" acronym="DDR_PHY_MR0" offset="0x54" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Returns zeros on reads. Bits [15-13] are JEDEC reserved bits and are recommended by JEDEC to be programmed to &#8216;0&#8217;." range="" rwaccess="R"/>
    <bitfield id="PD" width="1" begin="12" end="12" resetval="0x0" description="Power-Down Control: Controls the exit time for power-down modes. This must always be set to 1." range="" rwaccess="RW"/>
    <bitfield id="WR" width="3" begin="11" end="9" resetval="0x5" description="Write Recovery: This is the value of the write recovery in clock cycles. It is calculated by dividing the data sheet write recovery time, tWR (ns) by the data sheet clock cycle time, tCK (ns) and rounding up a non-integer value to the next integer. Valid values are: All other settings are reserved and should not be used." range="" rwaccess="RW"/>
    <bitfield id="DR" width="1" begin="8" end="8" resetval="0x0" description="DLL Reset: Writing a &#8216;1&#8217; to this bit will reset the SDRAM DLL. This bit is self-clearing, that is, it returns back to &#8216;0&#8217; after the DLL reset has been issued." range="" rwaccess="RW"/>
    <bitfield id="TM" width="1" begin="7" end="7" resetval="0x0" description="Operating Mode: Always set to 0 for normal operating mode." range="" rwaccess="RW"/>
    <bitfield id="CL" width="3" begin="6" end="4" resetval="0x5" description="CAS Latency: The delay, in clock cycles, between SDRAM read command to data available. Valid values are: All other settings are reserved and should not be used." range="" rwaccess="RW"/>
    <bitfield id="BT" width="1" begin="3" end="3" resetval="0x0" description="Burst type: Set to 0 for sequential burst (interleaved burst is not supported)" range="" rwaccess="RW"/>
    <bitfield id="CL" width="1" begin="2" end="2" resetval="0x0" description="This is the least significant bit of the CL field. For description, see bits [6-4]." range="" rwaccess="RW"/>
    <bitfield id="BL" width="2" begin="1" end="0" resetval="0x3" description="Burst Length: Determines the maximum number of column locations that can be accessed during a given read or write command. Set to 0 for a fixed burst length of 8 (other burst lengths are not supported)" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_MR1" acronym="DDR_PHY_MR1" offset="0x58" width="32" description="">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x0" description="Returns zeros on reads. Bits [15-13] are JEDEC reserved bits and are recommended by JEDEC to be programmed to &#8216;0&#8217;." range="" rwaccess="R"/>
    <bitfield id="QOFF" width="1" begin="12" end="12" resetval="0x0" description="Output Enable/Disable: Program to &#8216;0&#8217; for all outputs to function as normal." range="" rwaccess="RW"/>
    <bitfield id="TDQS" width="1" begin="11" end="11" resetval="0x0" description="Termination Data Strobe: This must always be set to 0." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="10" end="10" resetval="0x0" description="Reserved. This is a JEDEC reserved bit for DDR3 and is recommended by JEDEC to be programmed to &#8216;0&#8217;." range="" rwaccess="R"/>
    <bitfield id="RTT" width="1" begin="9" end="9" resetval="0x0" description="On Die Termination: Selects the effective resistance for SDRAM on die termination. Valid values are: All other settings are reserved and should not be used" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved. This is a JEDEC reserved bit for DDR3 and is recommended by JEDEC to be programmed to &#8216;0&#8217;." range="" rwaccess="R"/>
    <bitfield id="LEVEL" width="1" begin="7" end="7" resetval="0x0" description="Write Leveling Enable: Enables write-leveling when set." range="" rwaccess="RW"/>
    <bitfield id="RTT" width="1" begin="6" end="6" resetval="0x0" description="On Die Termination: Selects the effective resistance for SDRAM on die termination. Valid values are: All other settings are reserved and should not be used" range="" rwaccess="RW"/>
    <bitfield id="DIC" width="1" begin="5" end="5" resetval="0x0" description="Output Driver Impedance Control: Controls the output drive strength. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="AL" width="2" begin="4" end="3" resetval="0x0" description="Posted CAS Additive Latency: the controller does not support this feature. This must always be set to 0." range="" rwaccess="RW"/>
    <bitfield id="RTT" width="1" begin="2" end="2" resetval="0x0" description="On Die Termination: Selects the effective resistance for SDRAM on die termination. Valid values are: All other settings are reserved and should not be used" range="" rwaccess="RW"/>
    <bitfield id="DIC" width="1" begin="1" end="1" resetval="0x0" description="Output Driver Impedance Control: Controls the output drive strength. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="DE" width="1" begin="0" end="0" resetval="0x0" description="DLL Enable/Disable: Enable (0) or disable (1) the DLL. DLL must be enabled for normal operation." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_MR2" acronym="DDR_PHY_MR2" offset="0x5C" width="32" description="">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Returns zeros on reads. Bits [15-11] are JEDEC reserved bits and are recommended by JEDEC to be programmed to &#8216;0&#8217;." range="" rwaccess="R"/>
    <bitfield id="RTTWR" width="2" begin="10" end="9" resetval="0x0" description="Dynamic ODT: Selects RTT for dynamic ODT. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="These are JEDEC reserved bits and are recommended by JEDEC to be programmed to &#8216;0&#8217;." range="" rwaccess="R"/>
    <bitfield id="SRT" width="1" begin="7" end="7" resetval="0x0" description="Self-Refresh Temperature Range: Selects either normal (&#8216;0&#8217;) or extended (&#8216;1&#8217;) operating temperature range during self-refresh." range="" rwaccess="RW"/>
    <bitfield id="ASR" width="1" begin="6" end="6" resetval="0x0" description="Auto Self-Refresh: When enabled (&#8216;1&#8217;), SDRAM automatically provides self-refresh power management functions for all supported operating temperature values. Otherwise the SRT bit must be programmed to indicate the temperature range." range="" rwaccess="RW"/>
    <bitfield id="CWL" width="3" begin="5" end="3" resetval="0x0" description="CAS Write Latency: The delay, in clock cycles, between when the SDRAM registers a write command to when write data is available. Valid values are: All other settings are reserved and should not be used" range="" rwaccess="RW"/>
    <bitfield id="PASR" width="3" begin="2" end="0" resetval="0x0" description="Partial Array Self Refresh: Specifies that data located in areas of the array beyond the specified location will be lost if self refresh is entered." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_MR3" acronym="DDR_PHY_MR3" offset="0x60" width="32" description="">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Returns zeros on reads. Bits [15-3] are JEDEC reserved bits and are recommended by JEDEC to be programmed to &#8216;0&#8217;." range="" rwaccess="R"/>
    <bitfield id="MPR" width="1" begin="2" end="2" resetval="0x0" description="Multi-Purpose Register Enable: Enables, if set, that read data should come from the Multi-Purpose Register. Otherwise read data come from the DRAM array." range="" rwaccess="RW"/>
    <bitfield id="MPRLOC" width="2" begin="1" end="0" resetval="0x0" description="Multi-Purpose Register (MPR) Location: Selects MPR data location: Valid value are:" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_ODTCR" acronym="DDR_PHY_ODTCR" offset="0x64" width="32" description="">
    <bitfield id="WRODT3" width="4" begin="31" end="28" resetval="0x8" description="Write ODT: Specifies whether ODT should be enabled (&#8216;1&#8217;) or disabled (&#8216;0&#8217;) on each of the up to four ranks when a write command is sent to rank n. WRODT0, WRODT1, WRODT2, and WRODT3 specify ODT settings when a write is to rank 0, rank 1, rank 2, and rank 3, respectively. The four bits of each field each represent a rank, the LSB being rank 0 and the MSB being rank 3. Default is to enable ODT only on rank being written to" range="" rwaccess="RW"/>
    <bitfield id="WRODT2" width="4" begin="27" end="24" resetval="0x4" description="See description for WRODT3." range="" rwaccess="RW"/>
    <bitfield id="WRODT1" width="4" begin="23" end="20" resetval="0x2" description="See description for WRODT3." range="" rwaccess="RW"/>
    <bitfield id="WRODT0" width="4" begin="19" end="16" resetval="0x1" description="See description for WRODT3." range="" rwaccess="RW"/>
    <bitfield id="RDODT3" width="4" begin="15" end="12" resetval="0x0" description="Read ODT: Specifies whether ODT should be enabled (&#8216;1&#8217;) or disabled (&#8216;0&#8217;) on each of the up to four ranks when a read command is sent to rank n. RDODT0, RDODT1, RDODT2, and RDODT3 specify ODT settings when a read is to rank 0, rank 1, rank 2, and rank 3, respectively. The four bits of each field each represent a rank, the LSB being rank 0 and the MSB being rank 3. Default is to disable ODT during reads." range="" rwaccess="RW"/>
    <bitfield id="RDODT2" width="4" begin="11" end="8" resetval="0x0" description="See description for RDODT3." range="" rwaccess="RW"/>
    <bitfield id="RDODT1" width="4" begin="7" end="4" resetval="0x0" description="See description for RDODT3." range="" rwaccess="RW"/>
    <bitfield id="RDODT0" width="4" begin="3" end="0" resetval="0x0" description="See description for RDODT3." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DTCR" acronym="DDR_PHY_DTCR" offset="0x68" width="32" description="">
    <bitfield id="RFSHDT" width="4" begin="31" end="28" resetval="0x9" description="Refresh During Training: A non-zero value specifies that a burst of refreshes equal to the number specified in this field should be sent to the SDRAM after training each rank except the last rank" range="" rwaccess="RW"/>
    <bitfield id="RANKEN" width="4" begin="27" end="24" resetval="0xF" description="Rank Enable: Specifies the ranks that are enabled for data-training. Bit 0 controls rank 0, bit 1 controls rank 1, bit 2 controls rank 2, and bit 3 controls rank 3. Setting the bit to &#8216;1&#8217; enables the rank, and setting it to &#8216;0&#8217; disables the rank." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DTEXD" width="1" begin="22" end="22" resetval="0x0" description="Data Training Extended Write DQS: Enables, if set, an extended write DQS whereby two additional pulses of DQS are added as post-amble to a burst of writes. Generally this should only be enabled when running read bit deskew with the intention of performing read eye deskew prior to running write leveling adjustment" range="" rwaccess="RW"/>
    <bitfield id="DTDSTP" width="1" begin="21" end="21" resetval="0x0" description="Data Training Debug Step: A write of 1 to this bit steps the data training algorithm through a single step. This bit is self-clearing" range="" rwaccess="RW"/>
    <bitfield id="DTDEN" width="1" begin="20" end="20" resetval="0x0" description="Data Training Debug Enable: Enables, if set, the data training debug mode" range="" rwaccess="RW"/>
    <bitfield id="DTDBS" width="4" begin="19" end="16" resetval="0x0" description="Data Training Debug Byte Select: Selects the byte during data training debug mod" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DTBDC" width="1" begin="13" end="13" resetval="0x1" description="Data Training Bit Deskew Centering: Enables, if set, eye centering capability during write and read bit deskew training." range="" rwaccess="RW"/>
    <bitfield id="DTWBDDM" width="1" begin="12" end="12" resetval="0x1" description="Data Training Write Bit Deskew Data Mask. If set it enables write bit deskew of the data mask" range="" rwaccess="RW"/>
    <bitfield id="DTWDQM" width="4" begin="11" end="8" resetval="0x5" description="Training WDQ Margin: Defines how close to 0 or how close to 2*(wdq calibration_value) the WDQ lcdl can be moved during training. Basically defines how much timing margin." range="" rwaccess="RW"/>
    <bitfield id="DTCMPD" width="1" begin="7" end="7" resetval="0x1" description="Data Training Compare Data: Specifies, if set, that DQS gate training should also check if the returning read data is correct. Otherwise data-training only checks if the correct number of DQS edges were returned." range="" rwaccess="RW"/>
    <bitfield id="DTMPR" width="1" begin="6" end="6" resetval="0x0" description="Data Training Using MPR (DDR3 Only): Specifies, if set, that DQS gate training should use the SDRAM Multi-Purpose Register (MPR) register. Otherwise data training is performed by first writing to some locations in the SDRAM and then reading them back." range="" rwaccess="RW"/>
    <bitfield id="DTRANK" width="2" begin="5" end="4" resetval="0x0" description="Data Training Rank: Selects the SDRAM rank to be used during data bit deskew and eye centering" range="" rwaccess="RW"/>
    <bitfield id="DTRPTN" width="4" begin="3" end="0" resetval="0x7" description="Data Training Repeat Number: Repeat number used to confirm stability of DDR write or read" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_PGCR2" acronym="DDR_PHY_PGCR2" offset="0x8C" width="32" description="">
    <bitfield id="DYNACPDD" width="1" begin="31" end="31" resetval="0x0" description="Dynamic AC Power Down Driver: Powers down, when set, the output driver on I/O for the address and bank address lines" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="These bits should be always programmed to 0." range="" rwaccess="R"/>
    <bitfield id="DTPMXTMR" width="8" begin="27" end="20" resetval="0xF" description="Data Training PUB Mode Timer Exit: Specifies the number of controller clocks to wait when entering and exiting pub mode data training. The default value ensures controller refreshes do not cause memory model errors when entering and exiting data training. The value should be increased if controller initiated SDRAM ZQ short or long operation may occur just before or just after the execution of data training." range="" rwaccess="RW"/>
    <bitfield id="FXDLAT" width="1" begin="19" end="19" resetval="0x0" description="Fixed Latency: Specified whether all reads should be returned to the controller with a fixed read latency. Enabling fixed read latency increases the read latency. Valid values are: Fixed read latency is calculated as (12 + (maximum DXnGTR.RxDGSL)/2) half data rate clock cycles." range="" rwaccess="RW"/>
    <bitfield id="NOBUB" width="1" begin="18" end="18" resetval="0x0" description="No Bubbles: Specified whether reads should be returned to the controller with no bubbles. Enabling no-bubble reads increases the read latency. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="TREFPRD" width="18" begin="17" end="0" resetval="0x12480" description="Refresh Period: Indicates the period in clock cycles after which the PUB has to issue a refresh command to the SDRAM. This is derived from the maximum refresh interval from the data sheet, tRFC(max) or REFI, divided by the clock cycle time. A further 400 clocks must be subtracted from the derived number to account for command flow and missed slots of refreshes in the internal PUB blocks. The default corresponds to DDR3 9*7.8us at 1066MHz (DDR3-2133) when a burst of 9 refreshes are issued at every refresh interval. TI recommends tREFPRD be programmed to 5*tREFI." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_ZQ0CR0" acronym="DDR_PHY_ZQ0CR0" offset="0x180" width="32" description="">
    <bitfield id="ZQPD" width="1" begin="31" end="31" resetval="0x0" description="ZQ Power Down: Powers down, if set, the impedance control block." range="" rwaccess="RW"/>
    <bitfield id="ZCALEN" width="1" begin="30" end="30" resetval="0x1" description="Impedance Calibration Enable: Enables if set the impedance calibration of the ZQn control block when impedance calibration is triggered using either the ZCAL bit of" range="" rwaccess="RW"/>
    <bitfield id="ZCALBYP" width="1" begin="29" end="29" resetval="0x0" description="Impedance Calibration Bypass: Bypasses, if set, impedance calibration of the ZQn control block when impedance calibration is already in progress. Impedance calibration can be disabled prior to trigger by using the ZCALEN bit." range="" rwaccess="RW"/>
    <bitfield id="ZDEN" width="1" begin="28" end="28" resetval="0x0" description="Impedance Over-ride Enable: When this bit is set, it allows users to directly drive the impedance control using the data programmed in the ZDATA field. Otherwise, the control is generated automatically by the impedance control logic" range="" rwaccess="RW"/>
    <bitfield id="ZDATA" width="28" begin="27" end="0" resetval="0x014A" description="Impedance Over-Ride Data: Data used to directly drive the impedance control. ZDATA field mapping is as follows:" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_ZQ0CR1" acronym="DDR_PHY_ZQ0CR1" offset="0x184" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x2" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DFIPU0" width="1" begin="16" end="16" resetval="0x0" description="Impedance Calibration Enable: Setting to 1 enables the PHY to request periodic updates to compensate for VT drifts that might result in decreased timing margin. TI recommends this be set to 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x2" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZPROG" width="8" begin="7" end="0" resetval="0x7B" description="Impedance Divide Ratio: Selects the external resistor divide ratio to be used to set the output impedance and the on-die termination as follows:" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_ZQ0SR0" acronym="DDR_PHY_ZQ0SR0" offset="0x188" width="32" description="">
    <bitfield id="ZDONE" width="1" begin="31" end="31" resetval="0x0" description="Impedance Calibration Done: Indicates that impedance calibration has completed." range="" rwaccess="R"/>
    <bitfield id="ZERR" width="1" begin="30" end="30" resetval="0x0" description="Impedance Calibration Error: If set, indicates that there was an error during impedance calibration." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZCTRL" width="28" begin="27" end="0" resetval="0x000014A" description="Impedance Control: Current value of impedance control. ZCTRL field mapping is as follows:" range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_ZQ0SR1" acronym="DDR_PHY_ZQ0SR1" offset="0x18C" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="OPU" width="2" begin="7" end="6" resetval="0x0" description="On-die termination (ODT) pull-up calibration status. Similar status encodings as ZPD." range="" rwaccess="R"/>
    <bitfield id="OPD" width="2" begin="5" end="4" resetval="0x0" description="On-die termination (ODT) pull-down calibration status. Similar status encodings as ZPD." range="" rwaccess="R"/>
    <bitfield id="ZPU" width="2" begin="3" end="2" resetval="0x0" description="Output impedance pull-up calibration status. Similar status encodings as ZPD." range="" rwaccess="R"/>
    <bitfield id="ZPD" width="2" begin="1" end="0" resetval="0x0" description="Output impedance pull-down calibration status. Valid status encodings are:" range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_ZQ1CR0" acronym="DDR_PHY_ZQ1CR0" offset="0x190" width="32" description="">
    <bitfield id="ZQPD" width="1" begin="31" end="31" resetval="0x0" description="ZQ Power Down: Powers down, if set, the impedance control block." range="" rwaccess="RW"/>
    <bitfield id="ZCALEN" width="1" begin="30" end="30" resetval="0x1" description="Impedance Calibration Enable: Enables if set the impedance calibration of the ZQn control block when impedance calibration is triggered using either the ZCAL bit of" range="" rwaccess="RW"/>
    <bitfield id="ZCALBYP" width="1" begin="29" end="29" resetval="0x0" description="Impedance Calibration Bypass: Bypasses, if set, impedance calibration of the ZQn control block when impedance calibration is already in progress. Impedance calibration can be disabled prior to trigger by using the ZCALEN bit." range="" rwaccess="RW"/>
    <bitfield id="ZDEN" width="1" begin="28" end="28" resetval="0x0" description="Impedance Over-ride Enable: When this bit is set, it allows users to directly drive the impedance control using the data programmed in the ZDATA field. Otherwise, the control is generated automatically by the impedance control logic" range="" rwaccess="RW"/>
    <bitfield id="ZDATA" width="28" begin="27" end="0" resetval="0x014A" description="Impedance Over-Ride Data: Data used to directly drive the impedance control. ZDATA field mapping is as follows:" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_ZQ1CR1" acronym="DDR_PHY_ZQ1CR1" offset="0x194" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x2" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DFIPU0" width="1" begin="16" end="16" resetval="0x0" description="Impedance Calibration Enable: Setting to 1 enables the PHY to request periodic updates to compensate for VT drifts that might result in decreased timing margin. TI recommends this be set to 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x2" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZPROG" width="8" begin="7" end="0" resetval="0x7B" description="Impedance Divide Ratio: Selects the external resistor divide ratio to be used to set the output impedance and the on-die termination as follows:" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_ZQ1SR0" acronym="DDR_PHY_ZQ1SR0" offset="0x198" width="32" description="">
    <bitfield id="ZDONE" width="1" begin="31" end="31" resetval="0x0" description="Impedance Calibration Done: Indicates that impedance calibration has completed." range="" rwaccess="R"/>
    <bitfield id="ZERR" width="1" begin="30" end="30" resetval="0x0" description="Impedance Calibration Error: If set, indicates that there was an error during impedance calibration." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZCTRL" width="28" begin="27" end="0" resetval="0x000014A" description="Impedance Control: Current value of impedance control. ZCTRL field mapping is as follows:" range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_ZQ1SR1" acronym="DDR_PHY_ZQ1SR1" offset="0x19C" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="OPU" width="2" begin="7" end="6" resetval="0x0" description="On-die termination (ODT) pull-up calibration status. Similar status encodings as ZPD." range="" rwaccess="R"/>
    <bitfield id="OPD" width="2" begin="5" end="4" resetval="0x0" description="On-die termination (ODT) pull-down calibration status. Similar status encodings as ZPD." range="" rwaccess="R"/>
    <bitfield id="ZPU" width="2" begin="3" end="2" resetval="0x0" description="Output impedance pull-up calibration status. Similar status encodings as ZPD." range="" rwaccess="R"/>
    <bitfield id="ZPD" width="2" begin="1" end="0" resetval="0x0" description="Output impedance pull-down calibration status. Valid status encodings are:" range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_ZQ2CR0" acronym="DDR_PHY_ZQ2CR0" offset="0x1A0" width="32" description="">
    <bitfield id="ZQPD" width="1" begin="31" end="31" resetval="0x0" description="ZQ Power Down: Powers down, if set, the impedance control block." range="" rwaccess="RW"/>
    <bitfield id="ZCALEN" width="1" begin="30" end="30" resetval="0x1" description="Impedance Calibration Enable: Enables if set the impedance calibration of the ZQn control block when impedance calibration is triggered using either the ZCAL bit of" range="" rwaccess="RW"/>
    <bitfield id="ZCALBYP" width="1" begin="29" end="29" resetval="0x0" description="Impedance Calibration Bypass: Bypasses, if set, impedance calibration of the ZQn control block when impedance calibration is already in progress. Impedance calibration can be disabled prior to trigger by using the ZCALEN bit." range="" rwaccess="RW"/>
    <bitfield id="ZDEN" width="1" begin="28" end="28" resetval="0x0" description="Impedance Over-ride Enable: When this bit is set, it allows users to directly drive the impedance control using the data programmed in the ZDATA field. Otherwise, the control is generated automatically by the impedance control logic" range="" rwaccess="RW"/>
    <bitfield id="ZDATA" width="28" begin="27" end="0" resetval="0x014A" description="Impedance Over-Ride Data: Data used to directly drive the impedance control. ZDATA field mapping is as follows:" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_ZQ2CR1" acronym="DDR_PHY_ZQ2CR1" offset="0x1A4" width="32" description="">
    <bitfield id="RESERVED" width="15" begin="31" end="17" resetval="0x2" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="DFIPU0" width="1" begin="16" end="16" resetval="0x0" description="Impedance Calibration Enable: Setting to 1 enables the PHY to request periodic updates to compensate for VT drifts that might result in decreased timing margin. TI recommends this be set to 1." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x2" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZPROG" width="8" begin="7" end="0" resetval="0x7B" description="Impedance Divide Ratio: Selects the external resistor divide ratio to be used to set the output impedance and the on-die termination as follows:" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_ZQ2SR0" acronym="DDR_PHY_ZQ2SR0" offset="0x1A8" width="32" description="">
    <bitfield id="ZDONE" width="1" begin="31" end="31" resetval="0x0" description="Impedance Calibration Done: Indicates that impedance calibration has completed." range="" rwaccess="R"/>
    <bitfield id="ZERR" width="1" begin="30" end="30" resetval="0x0" description="Impedance Calibration Error: If set, indicates that there was an error during impedance calibration." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="ZCTRL" width="28" begin="27" end="0" resetval="0x000014A" description="Impedance Control: Current value of impedance control. ZCTRL field mapping is as follows:" range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_ZQ2SR1" acronym="DDR_PHY_ZQ2SR1" offset="0x1AC" width="32" description="">
    <bitfield id="RESERVED" width="24" begin="31" end="8" resetval="0x0" description="Returns zeros on reads." range="" rwaccess="R"/>
    <bitfield id="OPU" width="2" begin="7" end="6" resetval="0x0" description="On-die termination (ODT) pull-up calibration status. Similar status encodings as ZPD." range="" rwaccess="R"/>
    <bitfield id="OPD" width="2" begin="5" end="4" resetval="0x0" description="On-die termination (ODT) pull-down calibration status. Similar status encodings as ZPD." range="" rwaccess="R"/>
    <bitfield id="ZPU" width="2" begin="3" end="2" resetval="0x0" description="Output impedance pull-up calibration status. Similar status encodings as ZPD." range="" rwaccess="R"/>
    <bitfield id="ZPD" width="2" begin="1" end="0" resetval="0x0" description="Output impedance pull-down calibration status. Valid status encodings are:" range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_DX0GCR" acronym="DDR_PHY_DX0GCR" offset="0x1C0" width="32" description="">
    <bitfield id="CALBYP" width="1" begin="31" end="31" resetval="0x0" description="Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization." range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="30" end="30" resetval="0x1" description="Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the common DATX8 MDL enable bit." range="" rwaccess="RW"/>
    <bitfield id="WLRNKEN" width="4" begin="29" end="26" resetval="0xF" description="Write Level Rank Enable: Specifies the ranks that should be write leveled for this byte. Write leveling responses from ranks that are not enabled for write leveling for a particular byte are ignored and write leveling is flagged as done for these ranks. WLRKEN[0] enables rank 0, [1] enables rank 1, [2] enables rank 2, and [3] enables rank 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="25" end="20" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="PLLBYP" width="1" begin="19" end="19" resetval="0x0" description="PLL Bypass: Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a '0' must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit in" range="" rwaccess="RW"/>
    <bitfield id="GSHIFT" width="1" begin="18" end="18" resetval="0x0" description="Gear Shift: Enables, if set, rapid locking mode on the byte PLL" range="" rwaccess="RW"/>
    <bitfield id="PLLPD" width="1" begin="17" end="17" resetval="0x0" description="PLL Power Down: Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a '0' must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit in" range="" rwaccess="RW"/>
    <bitfield id="PLLRST" width="1" begin="16" end="16" resetval="0x0" description="PLL Rest: Resets the byte PLL by driving the PLL reset pin. This bit is not selfclearing and a '0' must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit in" range="" rwaccess="RW"/>
    <bitfield id="DXOEO" width="2" begin="15" end="14" resetval="0x0" description="Data Byte Output Enable Override: Specifies whether the output I/O output enable for the byte lane should be set to a fixed value. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RTTOAL" width="1" begin="13" end="13" resetval="0x0" description="RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RTTOH" width="2" begin="12" end="11" resetval="0x1" description="RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to &#8216;0&#8217;) when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble" range="" rwaccess="RW"/>
    <bitfield id="DQRTT" width="1" begin="10" end="10" resetval="0x1" description="DQ Dynamic RTT Control: Indicates, if set, that the ODT control of DQ/DM SSTL I/Os be dynamically controlled by setting it to the value in DQODT during reads and disabling it (setting it to &#8216;0&#8217;) during any other cycle. If this bit is not set, then the ODT control of DQ SSTL I/Os is always set to the value in DQODT." range="" rwaccess="RW"/>
    <bitfield id="DQSRTT" width="1" begin="9" end="9" resetval="0x1" description="DQS Dynamic RTT Control: Indicates, if set, that the ODT control of DQS SSTL I/Os be dynamically controlled by setting it to the value in DQSODT during reads and disabling it (setting it to &#8216;0&#8217;) during any other cycle. If this bit is not set, then the ODT control of DQS SSTL I/Os is always set to the value in DQSODT field" range="" rwaccess="RW"/>
    <bitfield id="DSEN" width="2" begin="8" end="7" resetval="0x1" description="Write DQS Enable: Controls whether the write DQS going to the SDRAM is enabled (toggling) or disabled (static value) and whether the DQS is inverted. DQS# is always the inversion of DQS. These values are valid only when DQS/DQS# output enable is on, otherwise the DQS/DQS# is tri-stated. Valid settings are:" range="" rwaccess="RW"/>
    <bitfield id="DQSRPD" width="1" begin="6" end="6" resetval="0x0" description="DQSR Power Down: Powers down, if set, the PDQSR cell." range="" rwaccess="RW"/>
    <bitfield id="DXPDR" width="1" begin="5" end="5" resetval="0x0" description="Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DXPDD" width="1" begin="4" end="4" resetval="0x0" description="Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DXIOM" width="1" begin="3" end="3" resetval="0x0" description="Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DQODT" width="1" begin="2" end="2" resetval="0x0" description="Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ and DM pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DQSODT" width="1" begin="1" end="1" resetval="0x0" description="DQS On-Die Termination: Enables, when set, the on-die termination on the I/O for DQS/DQS# pin of the byte" range="" rwaccess="RW"/>
    <bitfield id="DXEN" width="1" begin="0" end="0" resetval="0x1" description="Data Byte Enable: Enables if set the data byte. Setting this bit to '0' disables the byte, that is, the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations. Note: Software-initiated PHY initialization and leveling is only required after ECC has been enabled in the PHY by writing to" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX0GSR0" acronym="DDR_PHY_DX0GSR0" offset="0x1C4" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reads return zeros." range="" rwaccess="R"/>
    <bitfield id="WLDQ" width="1" begin="28" end="28" resetval="0x0" description="Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling" range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="4" begin="27" end="24" resetval="0x0" description="DQS Gate Training Error: Indicates if set that there is an error in DQS gate training. One bit for each of the up to 4 ranks" range="" rwaccess="R"/>
    <bitfield id="GDQSPRD" width="8" begin="23" end="16" resetval="0x0" description="Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated" range="" rwaccess="R"/>
    <bitfield id="DPLOCK" width="1" begin="15" end="15" resetval="0x0" description="DATX8 PLL Lock: Indicates, if set, that the DATX8 PLL has locked." range="" rwaccess="R"/>
    <bitfield id="WLPRD" width="8" begin="14" end="7" resetval="0x0" description="Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated" range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="6" end="6" resetval="0x0" description="Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8." range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling." range="" rwaccess="R"/>
    <bitfield id="WLCAL" width="1" begin="4" end="4" resetval="0x0" description="Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line" range="" rwaccess="R"/>
    <bitfield id="GDQSCAL" width="1" begin="3" end="3" resetval="0x0" description="Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL." range="" rwaccess="R"/>
    <bitfield id="RDQSNCAL" width="1" begin="2" end="2" resetval="0x0" description="Read DQS# Calibration (Type B/B1 PHY Only): Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL" range="" rwaccess="R"/>
    <bitfield id="RDQSCAL" width="1" begin="1" end="1" resetval="0x0" description="Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL." range="" rwaccess="R"/>
    <bitfield id="WDQCAL" width="1" begin="0" end="0" resetval="0x0" description="Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL." range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_DX0LCDLR0" acronym="DDR_PHY_DX0LCDLR0" offset="0x1E0" width="32" description="">
    <bitfield id="R3WLD" width="8" begin="31" end="24" resetval="0x0" description="Rank 3 Write Leveling Delay: Rank 3 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
    <bitfield id="R2WLD" width="8" begin="23" end="16" resetval="0x0" description="Rank 2 Write Leveling Delay: Rank 2 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
    <bitfield id="R1WLD" width="8" begin="15" end="8" resetval="0x0" description="Rank 1 Write Leveling Delay: Rank 1 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
    <bitfield id="R0WLD" width="8" begin="7" end="0" resetval="0x0" description="Rank 0 Write Leveling Delay: Rank 0 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX0LCDLR1" acronym="DDR_PHY_DX0LCDLR1" offset="0x1E4" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="RDQSND" width="8" begin="23" end="16" resetval="0x0" description="Read DQSN Delay: Delay select for the read DQSN (RDQS) LCDL" range="" rwaccess="RW"/>
    <bitfield id="RDQSD" width="8" begin="15" end="8" resetval="0x0" description="Read DQS Delay: Delay select for the read DQS (RDQS) LCDL" range="" rwaccess="RW"/>
    <bitfield id="WDQD" width="8" begin="7" end="0" resetval="0x0" description="Write Data Delay: Delay select for the write data (WDQ) LCDL." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX0LCDLR2" acronym="DDR_PHY_DX0LCDLR2" offset="0x1E8" width="32" description="">
    <bitfield id="R3DQSGD" width="8" begin="31" end="24" resetval="0x0" description="Rank 3 Read DQS Gating Delay: Rank 3 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
    <bitfield id="R2DQSGD" width="8" begin="23" end="16" resetval="0x0" description="Rank 2 Read DQS Gating Delay: Rank 2 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
    <bitfield id="R1DQSGD" width="8" begin="15" end="8" resetval="0x0" description="Rank 1 Read DQS Gating Delay: Rank 1 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
    <bitfield id="R0DQSGD" width="8" begin="7" end="0" resetval="0x0" description="Rank 0 Read DQS Gating Delay: Rank 0 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX0MDLR" acronym="DDR_PHY_DX0MDLR" offset="0x1EC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="MDLD" width="8" begin="23" end="16" resetval="0x0" description="MDL Delay: Delay select for the LCDL for the Master Delay Line." range="" rwaccess="RW"/>
    <bitfield id="TPRD" width="8" begin="15" end="8" resetval="0x0" description="Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so." range="" rwaccess="RW"/>
    <bitfield id="IPRD" width="8" begin="7" end="0" resetval="0x0" description="Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX0GTR" acronym="DDR_PHY_DX0GTR" offset="0x1F0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="R3WLSL" width="2" begin="19" end="18" resetval="0x1" description="Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (that is, no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:" range="" rwaccess="RW"/>
    <bitfield id="R2WLSL" width="2" begin="17" end="16" resetval="0x1" description="See description for R3WLSL." range="" rwaccess="RW"/>
    <bitfield id="R1WLSL" width="2" begin="15" end="14" resetval="0x1" description="See description for R3WLSL." range="" rwaccess="RW"/>
    <bitfield id="R0WLSL" width="2" begin="13" end="12" resetval="0x1" description="See description for R3WLSL." range="" rwaccess="RW"/>
    <bitfield id="R3DGSL" width="3" begin="11" end="9" resetval="0x0" description="Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (that is, no extra clock cycles required). The SL fields are initially set by the PHY during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="R2DGSL" width="3" begin="8" end="6" resetval="0x0" description="See description for R3DGSL." range="" rwaccess="RW"/>
    <bitfield id="R1DGSL" width="3" begin="5" end="3" resetval="0x0" description="See description for R3DGSL." range="" rwaccess="RW"/>
    <bitfield id="R0DGSL" width="3" begin="2" end="0" resetval="0x0" description="See description for R3DGSL." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX0GSR2" acronym="DDR_PHY_DX0GSR2" offset="0x1F4" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reads return zeros." range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="4" begin="11" end="8" resetval="0x0" description="Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution." range="" rwaccess="R"/>
    <bitfield id="WEWN" width="1" begin="7" end="7" resetval="0x0" description="Write Eye Centering Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="6" end="6" resetval="0x0" description="Write Eye Centering Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="REWN" width="1" begin="5" end="5" resetval="0x0" description="Read Eye Centering Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="4" end="4" resetval="0x0" description="Read Eye Centering Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="WDWN" width="1" begin="3" end="3" resetval="0x0" description="Write Bit Deskew Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="2" end="2" resetval="0x0" description="Write Bit Deskew Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="RDWN" width="1" begin="1" end="1" resetval="0x0" description="Read Bit Deskew Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="0" end="0" resetval="0x0" description="Read Bit Deskew Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_DX1GCR" acronym="DDR_PHY_DX1GCR" offset="0x200" width="32" description="">
    <bitfield id="CALBYP" width="1" begin="31" end="31" resetval="0x0" description="Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization." range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="30" end="30" resetval="0x1" description="Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the common DATX8 MDL enable bit." range="" rwaccess="RW"/>
    <bitfield id="WLRNKEN" width="4" begin="29" end="26" resetval="0xF" description="Write Level Rank Enable: Specifies the ranks that should be write leveled for this byte. Write leveling responses from ranks that are not enabled for write leveling for a particular byte are ignored and write leveling is flagged as done for these ranks. WLRKEN[0] enables rank 0, [1] enables rank 1, [2] enables rank 2, and [3] enables rank 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="25" end="20" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="PLLBYP" width="1" begin="19" end="19" resetval="0x0" description="PLL Bypass: Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a '0' must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit in" range="" rwaccess="RW"/>
    <bitfield id="GSHIFT" width="1" begin="18" end="18" resetval="0x0" description="Gear Shift: Enables, if set, rapid locking mode on the byte PLL" range="" rwaccess="RW"/>
    <bitfield id="PLLPD" width="1" begin="17" end="17" resetval="0x0" description="PLL Power Down: Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a '0' must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit in" range="" rwaccess="RW"/>
    <bitfield id="PLLRST" width="1" begin="16" end="16" resetval="0x0" description="PLL Rest: Resets the byte PLL by driving the PLL reset pin. This bit is not selfclearing and a '0' must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit in" range="" rwaccess="RW"/>
    <bitfield id="DXOEO" width="2" begin="15" end="14" resetval="0x0" description="Data Byte Output Enable Override: Specifies whether the output I/O output enable for the byte lane should be set to a fixed value. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RTTOAL" width="1" begin="13" end="13" resetval="0x0" description="RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RTTOH" width="2" begin="12" end="11" resetval="0x1" description="RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to &#8216;0&#8217;) when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble" range="" rwaccess="RW"/>
    <bitfield id="DQRTT" width="1" begin="10" end="10" resetval="0x1" description="DQ Dynamic RTT Control: Indicates, if set, that the ODT control of DQ/DM SSTL I/Os be dynamically controlled by setting it to the value in DQODT during reads and disabling it (setting it to &#8216;0&#8217;) during any other cycle. If this bit is not set, then the ODT control of DQ SSTL I/Os is always set to the value in DQODT." range="" rwaccess="RW"/>
    <bitfield id="DQSRTT" width="1" begin="9" end="9" resetval="0x1" description="DQS Dynamic RTT Control: Indicates, if set, that the ODT control of DQS SSTL I/Os be dynamically controlled by setting it to the value in DQSODT during reads and disabling it (setting it to &#8216;0&#8217;) during any other cycle. If this bit is not set, then the ODT control of DQS SSTL I/Os is always set to the value in DQSODT field" range="" rwaccess="RW"/>
    <bitfield id="DSEN" width="2" begin="8" end="7" resetval="0x1" description="Write DQS Enable: Controls whether the write DQS going to the SDRAM is enabled (toggling) or disabled (static value) and whether the DQS is inverted. DQS# is always the inversion of DQS. These values are valid only when DQS/DQS# output enable is on, otherwise the DQS/DQS# is tri-stated. Valid settings are:" range="" rwaccess="RW"/>
    <bitfield id="DQSRPD" width="1" begin="6" end="6" resetval="0x0" description="DQSR Power Down: Powers down, if set, the PDQSR cell." range="" rwaccess="RW"/>
    <bitfield id="DXPDR" width="1" begin="5" end="5" resetval="0x0" description="Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DXPDD" width="1" begin="4" end="4" resetval="0x0" description="Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DXIOM" width="1" begin="3" end="3" resetval="0x0" description="Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DQODT" width="1" begin="2" end="2" resetval="0x0" description="Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ and DM pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DQSODT" width="1" begin="1" end="1" resetval="0x0" description="DQS On-Die Termination: Enables, when set, the on-die termination on the I/O for DQS/DQS# pin of the byte" range="" rwaccess="RW"/>
    <bitfield id="DXEN" width="1" begin="0" end="0" resetval="0x1" description="Data Byte Enable: Enables if set the data byte. Setting this bit to '0' disables the byte, that is, the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations. Note: Software-initiated PHY initialization and leveling is only required after ECC has been enabled in the PHY by writing to" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX1GSR0" acronym="DDR_PHY_DX1GSR0" offset="0x204" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reads return zeros." range="" rwaccess="R"/>
    <bitfield id="WLDQ" width="1" begin="28" end="28" resetval="0x0" description="Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling" range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="4" begin="27" end="24" resetval="0x0" description="DQS Gate Training Error: Indicates if set that there is an error in DQS gate training. One bit for each of the up to 4 ranks" range="" rwaccess="R"/>
    <bitfield id="GDQSPRD" width="8" begin="23" end="16" resetval="0x0" description="Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated" range="" rwaccess="R"/>
    <bitfield id="DPLOCK" width="1" begin="15" end="15" resetval="0x0" description="DATX8 PLL Lock: Indicates, if set, that the DATX8 PLL has locked." range="" rwaccess="R"/>
    <bitfield id="WLPRD" width="8" begin="14" end="7" resetval="0x0" description="Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated" range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="6" end="6" resetval="0x0" description="Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8." range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling." range="" rwaccess="R"/>
    <bitfield id="WLCAL" width="1" begin="4" end="4" resetval="0x0" description="Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line" range="" rwaccess="R"/>
    <bitfield id="GDQSCAL" width="1" begin="3" end="3" resetval="0x0" description="Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL." range="" rwaccess="R"/>
    <bitfield id="RDQSNCAL" width="1" begin="2" end="2" resetval="0x0" description="Read DQS# Calibration (Type B/B1 PHY Only): Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL" range="" rwaccess="R"/>
    <bitfield id="RDQSCAL" width="1" begin="1" end="1" resetval="0x0" description="Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL." range="" rwaccess="R"/>
    <bitfield id="WDQCAL" width="1" begin="0" end="0" resetval="0x0" description="Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL." range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_DX1LCDLR0" acronym="DDR_PHY_DX1LCDLR0" offset="0x220" width="32" description="">
    <bitfield id="R3WLD" width="8" begin="31" end="24" resetval="0x0" description="Rank 3 Write Leveling Delay: Rank 3 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
    <bitfield id="R2WLD" width="8" begin="23" end="16" resetval="0x0" description="Rank 2 Write Leveling Delay: Rank 2 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
    <bitfield id="R1WLD" width="8" begin="15" end="8" resetval="0x0" description="Rank 1 Write Leveling Delay: Rank 1 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
    <bitfield id="R0WLD" width="8" begin="7" end="0" resetval="0x0" description="Rank 0 Write Leveling Delay: Rank 0 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX1LCDLR1" acronym="DDR_PHY_DX1LCDLR1" offset="0x224" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="RDQSND" width="8" begin="23" end="16" resetval="0x0" description="Read DQSN Delay: Delay select for the read DQSN (RDQS) LCDL" range="" rwaccess="RW"/>
    <bitfield id="RDQSD" width="8" begin="15" end="8" resetval="0x0" description="Read DQS Delay: Delay select for the read DQS (RDQS) LCDL" range="" rwaccess="RW"/>
    <bitfield id="WDQD" width="8" begin="7" end="0" resetval="0x0" description="Write Data Delay: Delay select for the write data (WDQ) LCDL." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX1LCDLR2" acronym="DDR_PHY_DX1LCDLR2" offset="0x228" width="32" description="">
    <bitfield id="R3DQSGD" width="8" begin="31" end="24" resetval="0x0" description="Rank 3 Read DQS Gating Delay: Rank 3 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
    <bitfield id="R2DQSGD" width="8" begin="23" end="16" resetval="0x0" description="Rank 2 Read DQS Gating Delay: Rank 2 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
    <bitfield id="R1DQSGD" width="8" begin="15" end="8" resetval="0x0" description="Rank 1 Read DQS Gating Delay: Rank 1 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
    <bitfield id="R0DQSGD" width="8" begin="7" end="0" resetval="0x0" description="Rank 0 Read DQS Gating Delay: Rank 0 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX1MDLR" acronym="DDR_PHY_DX1MDLR" offset="0x22C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="MDLD" width="8" begin="23" end="16" resetval="0x0" description="MDL Delay: Delay select for the LCDL for the Master Delay Line." range="" rwaccess="RW"/>
    <bitfield id="TPRD" width="8" begin="15" end="8" resetval="0x0" description="Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so." range="" rwaccess="RW"/>
    <bitfield id="IPRD" width="8" begin="7" end="0" resetval="0x0" description="Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX1GTR" acronym="DDR_PHY_DX1GTR" offset="0x230" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="R3WLSL" width="2" begin="19" end="18" resetval="0x1" description="Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (that is, no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:" range="" rwaccess="RW"/>
    <bitfield id="R2WLSL" width="2" begin="17" end="16" resetval="0x1" description="See description for R3WLSL." range="" rwaccess="RW"/>
    <bitfield id="R1WLSL" width="2" begin="15" end="14" resetval="0x1" description="See description for R3WLSL." range="" rwaccess="RW"/>
    <bitfield id="R0WLSL" width="2" begin="13" end="12" resetval="0x1" description="See description for R3WLSL." range="" rwaccess="RW"/>
    <bitfield id="R3DGSL" width="3" begin="11" end="9" resetval="0x0" description="Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (that is, no extra clock cycles required). The SL fields are initially set by the PHY during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="R2DGSL" width="3" begin="8" end="6" resetval="0x0" description="See description for R3DGSL." range="" rwaccess="RW"/>
    <bitfield id="R1DGSL" width="3" begin="5" end="3" resetval="0x0" description="See description for R3DGSL." range="" rwaccess="RW"/>
    <bitfield id="R0DGSL" width="3" begin="2" end="0" resetval="0x0" description="See description for R3DGSL." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX1GSR2" acronym="DDR_PHY_DX1GSR2" offset="0x234" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reads return zeros." range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="4" begin="11" end="8" resetval="0x0" description="Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution." range="" rwaccess="R"/>
    <bitfield id="WEWN" width="1" begin="7" end="7" resetval="0x0" description="Write Eye Centering Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="6" end="6" resetval="0x0" description="Write Eye Centering Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="REWN" width="1" begin="5" end="5" resetval="0x0" description="Read Eye Centering Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="4" end="4" resetval="0x0" description="Read Eye Centering Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="WDWN" width="1" begin="3" end="3" resetval="0x0" description="Write Bit Deskew Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="2" end="2" resetval="0x0" description="Write Bit Deskew Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="RDWN" width="1" begin="1" end="1" resetval="0x0" description="Read Bit Deskew Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="0" end="0" resetval="0x0" description="Read Bit Deskew Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_DX2GCR" acronym="DDR_PHY_DX2GCR" offset="0x240" width="32" description="">
    <bitfield id="CALBYP" width="1" begin="31" end="31" resetval="0x0" description="Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization." range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="30" end="30" resetval="0x1" description="Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the common DATX8 MDL enable bit." range="" rwaccess="RW"/>
    <bitfield id="WLRNKEN" width="4" begin="29" end="26" resetval="0xF" description="Write Level Rank Enable: Specifies the ranks that should be write leveled for this byte. Write leveling responses from ranks that are not enabled for write leveling for a particular byte are ignored and write leveling is flagged as done for these ranks. WLRKEN[0] enables rank 0, [1] enables rank 1, [2] enables rank 2, and [3] enables rank 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="25" end="20" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="PLLBYP" width="1" begin="19" end="19" resetval="0x0" description="PLL Bypass: Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a '0' must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit in" range="" rwaccess="RW"/>
    <bitfield id="GSHIFT" width="1" begin="18" end="18" resetval="0x0" description="Gear Shift: Enables, if set, rapid locking mode on the byte PLL" range="" rwaccess="RW"/>
    <bitfield id="PLLPD" width="1" begin="17" end="17" resetval="0x0" description="PLL Power Down: Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a '0' must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit in" range="" rwaccess="RW"/>
    <bitfield id="PLLRST" width="1" begin="16" end="16" resetval="0x0" description="PLL Rest: Resets the byte PLL by driving the PLL reset pin. This bit is not selfclearing and a '0' must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit in" range="" rwaccess="RW"/>
    <bitfield id="DXOEO" width="2" begin="15" end="14" resetval="0x0" description="Data Byte Output Enable Override: Specifies whether the output I/O output enable for the byte lane should be set to a fixed value. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RTTOAL" width="1" begin="13" end="13" resetval="0x0" description="RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RTTOH" width="2" begin="12" end="11" resetval="0x1" description="RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to &#8216;0&#8217;) when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble" range="" rwaccess="RW"/>
    <bitfield id="DQRTT" width="1" begin="10" end="10" resetval="0x1" description="DQ Dynamic RTT Control: Indicates, if set, that the ODT control of DQ/DM SSTL I/Os be dynamically controlled by setting it to the value in DQODT during reads and disabling it (setting it to &#8216;0&#8217;) during any other cycle. If this bit is not set, then the ODT control of DQ SSTL I/Os is always set to the value in DQODT." range="" rwaccess="RW"/>
    <bitfield id="DQSRTT" width="1" begin="9" end="9" resetval="0x1" description="DQS Dynamic RTT Control: Indicates, if set, that the ODT control of DQS SSTL I/Os be dynamically controlled by setting it to the value in DQSODT during reads and disabling it (setting it to &#8216;0&#8217;) during any other cycle. If this bit is not set, then the ODT control of DQS SSTL I/Os is always set to the value in DQSODT field" range="" rwaccess="RW"/>
    <bitfield id="DSEN" width="2" begin="8" end="7" resetval="0x1" description="Write DQS Enable: Controls whether the write DQS going to the SDRAM is enabled (toggling) or disabled (static value) and whether the DQS is inverted. DQS# is always the inversion of DQS. These values are valid only when DQS/DQS# output enable is on, otherwise the DQS/DQS# is tri-stated. Valid settings are:" range="" rwaccess="RW"/>
    <bitfield id="DQSRPD" width="1" begin="6" end="6" resetval="0x0" description="DQSR Power Down: Powers down, if set, the PDQSR cell." range="" rwaccess="RW"/>
    <bitfield id="DXPDR" width="1" begin="5" end="5" resetval="0x0" description="Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DXPDD" width="1" begin="4" end="4" resetval="0x0" description="Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DXIOM" width="1" begin="3" end="3" resetval="0x0" description="Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DQODT" width="1" begin="2" end="2" resetval="0x0" description="Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ and DM pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DQSODT" width="1" begin="1" end="1" resetval="0x0" description="DQS On-Die Termination: Enables, when set, the on-die termination on the I/O for DQS/DQS# pin of the byte" range="" rwaccess="RW"/>
    <bitfield id="DXEN" width="1" begin="0" end="0" resetval="0x1" description="Data Byte Enable: Enables if set the data byte. Setting this bit to '0' disables the byte, that is, the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations. Note: Software-initiated PHY initialization and leveling is only required after ECC has been enabled in the PHY by writing to" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX2GSR0" acronym="DDR_PHY_DX2GSR0" offset="0x244" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reads return zeros." range="" rwaccess="R"/>
    <bitfield id="WLDQ" width="1" begin="28" end="28" resetval="0x0" description="Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling" range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="4" begin="27" end="24" resetval="0x0" description="DQS Gate Training Error: Indicates if set that there is an error in DQS gate training. One bit for each of the up to 4 ranks" range="" rwaccess="R"/>
    <bitfield id="GDQSPRD" width="8" begin="23" end="16" resetval="0x0" description="Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated" range="" rwaccess="R"/>
    <bitfield id="DPLOCK" width="1" begin="15" end="15" resetval="0x0" description="DATX8 PLL Lock: Indicates, if set, that the DATX8 PLL has locked." range="" rwaccess="R"/>
    <bitfield id="WLPRD" width="8" begin="14" end="7" resetval="0x0" description="Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated" range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="6" end="6" resetval="0x0" description="Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8." range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling." range="" rwaccess="R"/>
    <bitfield id="WLCAL" width="1" begin="4" end="4" resetval="0x0" description="Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line" range="" rwaccess="R"/>
    <bitfield id="GDQSCAL" width="1" begin="3" end="3" resetval="0x0" description="Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL." range="" rwaccess="R"/>
    <bitfield id="RDQSNCAL" width="1" begin="2" end="2" resetval="0x0" description="Read DQS# Calibration (Type B/B1 PHY Only): Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL" range="" rwaccess="R"/>
    <bitfield id="RDQSCAL" width="1" begin="1" end="1" resetval="0x0" description="Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL." range="" rwaccess="R"/>
    <bitfield id="WDQCAL" width="1" begin="0" end="0" resetval="0x0" description="Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL." range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_DX2LCDLR0" acronym="DDR_PHY_DX2LCDLR0" offset="0x260" width="32" description="">
    <bitfield id="R3WLD" width="8" begin="31" end="24" resetval="0x0" description="Rank 3 Write Leveling Delay: Rank 3 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
    <bitfield id="R2WLD" width="8" begin="23" end="16" resetval="0x0" description="Rank 2 Write Leveling Delay: Rank 2 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
    <bitfield id="R1WLD" width="8" begin="15" end="8" resetval="0x0" description="Rank 1 Write Leveling Delay: Rank 1 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
    <bitfield id="R0WLD" width="8" begin="7" end="0" resetval="0x0" description="Rank 0 Write Leveling Delay: Rank 0 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX2LCDLR1" acronym="DDR_PHY_DX2LCDLR1" offset="0x264" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="RDQSND" width="8" begin="23" end="16" resetval="0x0" description="Read DQSN Delay: Delay select for the read DQSN (RDQS) LCDL" range="" rwaccess="RW"/>
    <bitfield id="RDQSD" width="8" begin="15" end="8" resetval="0x0" description="Read DQS Delay: Delay select for the read DQS (RDQS) LCDL" range="" rwaccess="RW"/>
    <bitfield id="WDQD" width="8" begin="7" end="0" resetval="0x0" description="Write Data Delay: Delay select for the write data (WDQ) LCDL." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX2LCDLR2" acronym="DDR_PHY_DX2LCDLR2" offset="0x268" width="32" description="">
    <bitfield id="R3DQSGD" width="8" begin="31" end="24" resetval="0x0" description="Rank 3 Read DQS Gating Delay: Rank 3 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
    <bitfield id="R2DQSGD" width="8" begin="23" end="16" resetval="0x0" description="Rank 2 Read DQS Gating Delay: Rank 2 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
    <bitfield id="R1DQSGD" width="8" begin="15" end="8" resetval="0x0" description="Rank 1 Read DQS Gating Delay: Rank 1 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
    <bitfield id="R0DQSGD" width="8" begin="7" end="0" resetval="0x0" description="Rank 0 Read DQS Gating Delay: Rank 0 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX2MDLR" acronym="DDR_PHY_DX2MDLR" offset="0x26C" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="MDLD" width="8" begin="23" end="16" resetval="0x0" description="MDL Delay: Delay select for the LCDL for the Master Delay Line." range="" rwaccess="RW"/>
    <bitfield id="TPRD" width="8" begin="15" end="8" resetval="0x0" description="Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so." range="" rwaccess="RW"/>
    <bitfield id="IPRD" width="8" begin="7" end="0" resetval="0x0" description="Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX2GTR" acronym="DDR_PHY_DX2GTR" offset="0x270" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="R3WLSL" width="2" begin="19" end="18" resetval="0x1" description="Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (that is, no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:" range="" rwaccess="RW"/>
    <bitfield id="R2WLSL" width="2" begin="17" end="16" resetval="0x1" description="See description for R3WLSL." range="" rwaccess="RW"/>
    <bitfield id="R1WLSL" width="2" begin="15" end="14" resetval="0x1" description="See description for R3WLSL." range="" rwaccess="RW"/>
    <bitfield id="R0WLSL" width="2" begin="13" end="12" resetval="0x1" description="See description for R3WLSL." range="" rwaccess="RW"/>
    <bitfield id="R3DGSL" width="3" begin="11" end="9" resetval="0x0" description="Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (that is, no extra clock cycles required). The SL fields are initially set by the PHY during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="R2DGSL" width="3" begin="8" end="6" resetval="0x0" description="See description for R3DGSL." range="" rwaccess="RW"/>
    <bitfield id="R1DGSL" width="3" begin="5" end="3" resetval="0x0" description="See description for R3DGSL." range="" rwaccess="RW"/>
    <bitfield id="R0DGSL" width="3" begin="2" end="0" resetval="0x0" description="See description for R3DGSL." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX2GSR2" acronym="DDR_PHY_DX2GSR2" offset="0x274" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reads return zeros." range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="4" begin="11" end="8" resetval="0x0" description="Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution." range="" rwaccess="R"/>
    <bitfield id="WEWN" width="1" begin="7" end="7" resetval="0x0" description="Write Eye Centering Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="6" end="6" resetval="0x0" description="Write Eye Centering Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="REWN" width="1" begin="5" end="5" resetval="0x0" description="Read Eye Centering Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="4" end="4" resetval="0x0" description="Read Eye Centering Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="WDWN" width="1" begin="3" end="3" resetval="0x0" description="Write Bit Deskew Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="2" end="2" resetval="0x0" description="Write Bit Deskew Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="RDWN" width="1" begin="1" end="1" resetval="0x0" description="Read Bit Deskew Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="0" end="0" resetval="0x0" description="Read Bit Deskew Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_DX3GCR" acronym="DDR_PHY_DX3GCR" offset="0x280" width="32" description="">
    <bitfield id="CALBYP" width="1" begin="31" end="31" resetval="0x0" description="Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization." range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="30" end="30" resetval="0x1" description="Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the common DATX8 MDL enable bit." range="" rwaccess="RW"/>
    <bitfield id="WLRNKEN" width="4" begin="29" end="26" resetval="0xF" description="Write Level Rank Enable: Specifies the ranks that should be write leveled for this byte. Write leveling responses from ranks that are not enabled for write leveling for a particular byte are ignored and write leveling is flagged as done for these ranks. WLRKEN[0] enables rank 0, [1] enables rank 1, [2] enables rank 2, and [3] enables rank 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="25" end="20" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="PLLBYP" width="1" begin="19" end="19" resetval="0x0" description="PLL Bypass: Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a '0' must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit in" range="" rwaccess="RW"/>
    <bitfield id="GSHIFT" width="1" begin="18" end="18" resetval="0x0" description="Gear Shift: Enables, if set, rapid locking mode on the byte PLL" range="" rwaccess="RW"/>
    <bitfield id="PLLPD" width="1" begin="17" end="17" resetval="0x0" description="PLL Power Down: Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a '0' must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit in" range="" rwaccess="RW"/>
    <bitfield id="PLLRST" width="1" begin="16" end="16" resetval="0x0" description="PLL Rest: Resets the byte PLL by driving the PLL reset pin. This bit is not selfclearing and a '0' must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit in" range="" rwaccess="RW"/>
    <bitfield id="DXOEO" width="2" begin="15" end="14" resetval="0x0" description="Data Byte Output Enable Override: Specifies whether the output I/O output enable for the byte lane should be set to a fixed value. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RTTOAL" width="1" begin="13" end="13" resetval="0x0" description="RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RTTOH" width="2" begin="12" end="11" resetval="0x1" description="RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to &#8216;0&#8217;) when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble" range="" rwaccess="RW"/>
    <bitfield id="DQRTT" width="1" begin="10" end="10" resetval="0x1" description="DQ Dynamic RTT Control: Indicates, if set, that the ODT control of DQ/DM SSTL I/Os be dynamically controlled by setting it to the value in DQODT during reads and disabling it (setting it to &#8216;0&#8217;) during any other cycle. If this bit is not set, then the ODT control of DQ SSTL I/Os is always set to the value in DQODT." range="" rwaccess="RW"/>
    <bitfield id="DQSRTT" width="1" begin="9" end="9" resetval="0x1" description="DQS Dynamic RTT Control: Indicates, if set, that the ODT control of DQS SSTL I/Os be dynamically controlled by setting it to the value in DQSODT during reads and disabling it (setting it to &#8216;0&#8217;) during any other cycle. If this bit is not set, then the ODT control of DQS SSTL I/Os is always set to the value in DQSODT field" range="" rwaccess="RW"/>
    <bitfield id="DSEN" width="2" begin="8" end="7" resetval="0x1" description="Write DQS Enable: Controls whether the write DQS going to the SDRAM is enabled (toggling) or disabled (static value) and whether the DQS is inverted. DQS# is always the inversion of DQS. These values are valid only when DQS/DQS# output enable is on, otherwise the DQS/DQS# is tri-stated. Valid settings are:" range="" rwaccess="RW"/>
    <bitfield id="DQSRPD" width="1" begin="6" end="6" resetval="0x0" description="DQSR Power Down: Powers down, if set, the PDQSR cell." range="" rwaccess="RW"/>
    <bitfield id="DXPDR" width="1" begin="5" end="5" resetval="0x0" description="Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DXPDD" width="1" begin="4" end="4" resetval="0x0" description="Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DXIOM" width="1" begin="3" end="3" resetval="0x0" description="Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DQODT" width="1" begin="2" end="2" resetval="0x0" description="Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ and DM pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DQSODT" width="1" begin="1" end="1" resetval="0x0" description="DQS On-Die Termination: Enables, when set, the on-die termination on the I/O for DQS/DQS# pin of the byte" range="" rwaccess="RW"/>
    <bitfield id="DXEN" width="1" begin="0" end="0" resetval="0x1" description="Data Byte Enable: Enables if set the data byte. Setting this bit to '0' disables the byte, that is, the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations. Note: Software-initiated PHY initialization and leveling is only required after ECC has been enabled in the PHY by writing to" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX3GSR0" acronym="DDR_PHY_DX3GSR0" offset="0x284" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reads return zeros." range="" rwaccess="R"/>
    <bitfield id="WLDQ" width="1" begin="28" end="28" resetval="0x0" description="Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling" range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="4" begin="27" end="24" resetval="0x0" description="DQS Gate Training Error: Indicates if set that there is an error in DQS gate training. One bit for each of the up to 4 ranks" range="" rwaccess="R"/>
    <bitfield id="GDQSPRD" width="8" begin="23" end="16" resetval="0x0" description="Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated" range="" rwaccess="R"/>
    <bitfield id="DPLOCK" width="1" begin="15" end="15" resetval="0x0" description="DATX8 PLL Lock: Indicates, if set, that the DATX8 PLL has locked." range="" rwaccess="R"/>
    <bitfield id="WLPRD" width="8" begin="14" end="7" resetval="0x0" description="Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated" range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="6" end="6" resetval="0x0" description="Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8." range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling." range="" rwaccess="R"/>
    <bitfield id="WLCAL" width="1" begin="4" end="4" resetval="0x0" description="Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line" range="" rwaccess="R"/>
    <bitfield id="GDQSCAL" width="1" begin="3" end="3" resetval="0x0" description="Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL." range="" rwaccess="R"/>
    <bitfield id="RDQSNCAL" width="1" begin="2" end="2" resetval="0x0" description="Read DQS# Calibration (Type B/B1 PHY Only): Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL" range="" rwaccess="R"/>
    <bitfield id="RDQSCAL" width="1" begin="1" end="1" resetval="0x0" description="Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL." range="" rwaccess="R"/>
    <bitfield id="WDQCAL" width="1" begin="0" end="0" resetval="0x0" description="Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL." range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_DX3LCDLR0" acronym="DDR_PHY_DX3LCDLR0" offset="0x2A0" width="32" description="">
    <bitfield id="R3WLD" width="8" begin="31" end="24" resetval="0x0" description="Rank 3 Write Leveling Delay: Rank 3 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
    <bitfield id="R2WLD" width="8" begin="23" end="16" resetval="0x0" description="Rank 2 Write Leveling Delay: Rank 2 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
    <bitfield id="R1WLD" width="8" begin="15" end="8" resetval="0x0" description="Rank 1 Write Leveling Delay: Rank 1 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
    <bitfield id="R0WLD" width="8" begin="7" end="0" resetval="0x0" description="Rank 0 Write Leveling Delay: Rank 0 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX3LCDLR1" acronym="DDR_PHY_DX3LCDLR1" offset="0x2A4" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="RDQSND" width="8" begin="23" end="16" resetval="0x0" description="Read DQSN Delay: Delay select for the read DQSN (RDQS) LCDL" range="" rwaccess="RW"/>
    <bitfield id="RDQSD" width="8" begin="15" end="8" resetval="0x0" description="Read DQS Delay: Delay select for the read DQS (RDQS) LCDL" range="" rwaccess="RW"/>
    <bitfield id="WDQD" width="8" begin="7" end="0" resetval="0x0" description="Write Data Delay: Delay select for the write data (WDQ) LCDL." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX3LCDLR2" acronym="DDR_PHY_DX3LCDLR2" offset="0x2A8" width="32" description="">
    <bitfield id="R3DQSGD" width="8" begin="31" end="24" resetval="0x0" description="Rank 3 Read DQS Gating Delay: Rank 3 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
    <bitfield id="R2DQSGD" width="8" begin="23" end="16" resetval="0x0" description="Rank 2 Read DQS Gating Delay: Rank 2 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
    <bitfield id="R1DQSGD" width="8" begin="15" end="8" resetval="0x0" description="Rank 1 Read DQS Gating Delay: Rank 1 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
    <bitfield id="R0DQSGD" width="8" begin="7" end="0" resetval="0x0" description="Rank 0 Read DQS Gating Delay: Rank 0 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX3MDLR" acronym="DDR_PHY_DX3MDLR" offset="0x2AC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="MDLD" width="8" begin="23" end="16" resetval="0x0" description="MDL Delay: Delay select for the LCDL for the Master Delay Line." range="" rwaccess="RW"/>
    <bitfield id="TPRD" width="8" begin="15" end="8" resetval="0x0" description="Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so." range="" rwaccess="RW"/>
    <bitfield id="IPRD" width="8" begin="7" end="0" resetval="0x0" description="Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX3GTR" acronym="DDR_PHY_DX3GTR" offset="0x2B0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="R3WLSL" width="2" begin="19" end="18" resetval="0x1" description="Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (that is, no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:" range="" rwaccess="RW"/>
    <bitfield id="R2WLSL" width="2" begin="17" end="16" resetval="0x1" description="See description for R3WLSL." range="" rwaccess="RW"/>
    <bitfield id="R1WLSL" width="2" begin="15" end="14" resetval="0x1" description="See description for R3WLSL." range="" rwaccess="RW"/>
    <bitfield id="R0WLSL" width="2" begin="13" end="12" resetval="0x1" description="See description for R3WLSL." range="" rwaccess="RW"/>
    <bitfield id="R3DGSL" width="3" begin="11" end="9" resetval="0x0" description="Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (that is, no extra clock cycles required). The SL fields are initially set by the PHY during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="R2DGSL" width="3" begin="8" end="6" resetval="0x0" description="See description for R3DGSL." range="" rwaccess="RW"/>
    <bitfield id="R1DGSL" width="3" begin="5" end="3" resetval="0x0" description="See description for R3DGSL." range="" rwaccess="RW"/>
    <bitfield id="R0DGSL" width="3" begin="2" end="0" resetval="0x0" description="See description for R3DGSL." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX3GSR2" acronym="DDR_PHY_DX3GSR2" offset="0x2B4" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reads return zeros." range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="4" begin="11" end="8" resetval="0x0" description="Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution." range="" rwaccess="R"/>
    <bitfield id="WEWN" width="1" begin="7" end="7" resetval="0x0" description="Write Eye Centering Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="6" end="6" resetval="0x0" description="Write Eye Centering Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="REWN" width="1" begin="5" end="5" resetval="0x0" description="Read Eye Centering Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="4" end="4" resetval="0x0" description="Read Eye Centering Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="WDWN" width="1" begin="3" end="3" resetval="0x0" description="Write Bit Deskew Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="2" end="2" resetval="0x0" description="Write Bit Deskew Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="RDWN" width="1" begin="1" end="1" resetval="0x0" description="Read Bit Deskew Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="0" end="0" resetval="0x0" description="Read Bit Deskew Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_DX8GCR" acronym="DDR_PHY_DX8GCR" offset="0x3C0" width="32" description="">
    <bitfield id="CALBYP" width="1" begin="31" end="31" resetval="0x0" description="Calibration Bypass: Prevents, if set, period measurement calibration from automatically triggering after PHY initialization." range="" rwaccess="RW"/>
    <bitfield id="MDLEN" width="1" begin="30" end="30" resetval="0x1" description="Master Delay Line Enable: Enables, if set, the DATX8 master delay line calibration to perform subsequent period measurements following the initial period measurements that are performed after reset or when calibration is manually triggered. These additional measurements are accumulated and filtered as long as this bit remains high. This bit is ANDed with the common DATX8 MDL enable bit." range="" rwaccess="RW"/>
    <bitfield id="WLRNKEN" width="4" begin="29" end="26" resetval="0xF" description="Write Level Rank Enable: Specifies the ranks that should be write leveled for this byte. Write leveling responses from ranks that are not enabled for write leveling for a particular byte are ignored and write leveling is flagged as done for these ranks. WLRKEN[0] enables rank 0, [1] enables rank 1, [2] enables rank 2, and [3] enables rank 3." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="25" end="20" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="PLLBYP" width="1" begin="19" end="19" resetval="0x0" description="PLL Bypass: Puts the byte PLL in bypass mode by driving the PLL bypass pin. This bit is not self-clearing and a '0' must be written to de-assert the bypass. This bit is ORed with the global BYP configuration bit in" range="" rwaccess="RW"/>
    <bitfield id="GSHIFT" width="1" begin="18" end="18" resetval="0x0" description="Gear Shift: Enables, if set, rapid locking mode on the byte PLL" range="" rwaccess="RW"/>
    <bitfield id="PLLPD" width="1" begin="17" end="17" resetval="0x0" description="PLL Power Down: Puts the byte PLL in power down mode by driving the PLL power down pin. This bit is not self-clearing and a '0' must be written to de-assert the power-down. This bit is ORed with the global PLLPD configuration bit in" range="" rwaccess="RW"/>
    <bitfield id="PLLRST" width="1" begin="16" end="16" resetval="0x0" description="PLL Rest: Resets the byte PLL by driving the PLL reset pin. This bit is not selfclearing and a '0' must be written to de-assert the reset. This bit is ORed with the global PLLRST configuration bit in" range="" rwaccess="RW"/>
    <bitfield id="DXOEO" width="2" begin="15" end="14" resetval="0x0" description="Data Byte Output Enable Override: Specifies whether the output I/O output enable for the byte lane should be set to a fixed value. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RTTOAL" width="1" begin="13" end="13" resetval="0x0" description="RTT On Additive Latency: Indicates when the ODT control of DQ/DQS SSTL I/Os is set to the value in DQODT/DQSODT during read cycles. Valid values are:" range="" rwaccess="RW"/>
    <bitfield id="RTTOH" width="2" begin="12" end="11" resetval="0x1" description="RTT Output Hold: Indicates the number of clock cycles (from 0 to 3) after the read data postamble for which ODT control should remain set to DQSODT for DQS or DQODT for DQ/DM before disabling it (setting it to &#8216;0&#8217;) when using dynamic ODT control. ODT is disabled almost RTTOH clock cycles after the read postamble" range="" rwaccess="RW"/>
    <bitfield id="DQRTT" width="1" begin="10" end="10" resetval="0x1" description="DQ Dynamic RTT Control: Indicates, if set, that the ODT control of DQ/DM SSTL I/Os be dynamically controlled by setting it to the value in DQODT during reads and disabling it (setting it to &#8216;0&#8217;) during any other cycle. If this bit is not set, then the ODT control of DQ SSTL I/Os is always set to the value in DQODT." range="" rwaccess="RW"/>
    <bitfield id="DQSRTT" width="1" begin="9" end="9" resetval="0x1" description="DQS Dynamic RTT Control: Indicates, if set, that the ODT control of DQS SSTL I/Os be dynamically controlled by setting it to the value in DQSODT during reads and disabling it (setting it to &#8216;0&#8217;) during any other cycle. If this bit is not set, then the ODT control of DQS SSTL I/Os is always set to the value in DQSODT field" range="" rwaccess="RW"/>
    <bitfield id="DSEN" width="2" begin="8" end="7" resetval="0x1" description="Write DQS Enable: Controls whether the write DQS going to the SDRAM is enabled (toggling) or disabled (static value) and whether the DQS is inverted. DQS# is always the inversion of DQS. These values are valid only when DQS/DQS# output enable is on, otherwise the DQS/DQS# is tri-stated. Valid settings are:" range="" rwaccess="RW"/>
    <bitfield id="DQSRPD" width="1" begin="6" end="6" resetval="0x0" description="DQSR Power Down: Powers down, if set, the PDQSR cell." range="" rwaccess="RW"/>
    <bitfield id="DXPDR" width="1" begin="5" end="5" resetval="0x0" description="Data Power Down Receiver: Powers down, when set, the input receiver on I/O for DQ, DM, and DQS/DQS# pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DXPDD" width="1" begin="4" end="4" resetval="0x0" description="Data Power Down Driver: Powers down, when set, the output driver on I/O for DQ, DM, and DQS/DQS# pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DXIOM" width="1" begin="3" end="3" resetval="0x0" description="Data I/O Mode: Selects SSTL mode (when set to 0) or CMOS mode (when set to 1) of the I/O for DQ, DM, and DQS/DQS# pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DQODT" width="1" begin="2" end="2" resetval="0x0" description="Data On-Die Termination: Enables, when set, the on-die termination on the I/O for DQ and DM pins of the byte." range="" rwaccess="RW"/>
    <bitfield id="DQSODT" width="1" begin="1" end="1" resetval="0x0" description="DQS On-Die Termination: Enables, when set, the on-die termination on the I/O for DQS/DQS# pin of the byte" range="" rwaccess="RW"/>
    <bitfield id="DXEN" width="1" begin="0" end="0" resetval="0x1" description="Data Byte Enable: Enables if set the data byte. Setting this bit to '0' disables the byte, that is, the byte is not used in PHY initialization or training and is ignored during SDRAM read/write operations. Note: Software-initiated PHY initialization and leveling is only required after ECC has been enabled in the PHY by writing to" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX8GSR0" acronym="DDR_PHY_DX8GSR0" offset="0x3C4" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="Reads return zeros." range="" rwaccess="R"/>
    <bitfield id="WLDQ" width="1" begin="28" end="28" resetval="0x0" description="Write Leveling DQ Status: Captures the write leveling DQ status from the DRAM during software write leveling" range="" rwaccess="R"/>
    <bitfield id="QSGERR" width="4" begin="27" end="24" resetval="0x0" description="DQS Gate Training Error: Indicates if set that there is an error in DQS gate training. One bit for each of the up to 4 ranks" range="" rwaccess="R"/>
    <bitfield id="GDQSPRD" width="8" begin="23" end="16" resetval="0x0" description="Read DQS gating Period: Returns the DDR clock period measured by the read DQS gating LCDL during calibration. This value is PVT compensated" range="" rwaccess="R"/>
    <bitfield id="DPLOCK" width="1" begin="15" end="15" resetval="0x0" description="DATX8 PLL Lock: Indicates, if set, that the DATX8 PLL has locked." range="" rwaccess="R"/>
    <bitfield id="WLPRD" width="8" begin="14" end="7" resetval="0x0" description="Write Leveling Period: Returns the DDR clock period measured by the write leveling LCDL during calibration. The measured period is used to generate the control of the write leveling pipeline which is a function of the write-leveling delay and the clock period. This value is PVT compensated" range="" rwaccess="R"/>
    <bitfield id="WLERR" width="1" begin="6" end="6" resetval="0x0" description="Write Leveling Error: Indicates, if set, that there is a write leveling error in the DATX8." range="" rwaccess="R"/>
    <bitfield id="WLDONE" width="1" begin="5" end="5" resetval="0x0" description="Write Leveling Done: Indicates, if set, that the DATX8 has completed write leveling." range="" rwaccess="R"/>
    <bitfield id="WLCAL" width="1" begin="4" end="4" resetval="0x0" description="Write Leveling Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write leveling slave delay line" range="" rwaccess="R"/>
    <bitfield id="GDQSCAL" width="1" begin="3" end="3" resetval="0x0" description="Read DQS gating Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS gating LCDL." range="" rwaccess="R"/>
    <bitfield id="RDQSNCAL" width="1" begin="2" end="2" resetval="0x0" description="Read DQS# Calibration (Type B/B1 PHY Only): Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS# LCDL" range="" rwaccess="R"/>
    <bitfield id="RDQSCAL" width="1" begin="1" end="1" resetval="0x0" description="Read DQS Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the read DQS LCDL." range="" rwaccess="R"/>
    <bitfield id="WDQCAL" width="1" begin="0" end="0" resetval="0x0" description="Write DQ Calibration: Indicates, if set, that the DATX8 has finished doing period measurement calibration for the write DQ LCDL." range="" rwaccess="R"/>
  </register>
  <register id="DDR_PHY_DX8LCDLR0" acronym="DDR_PHY_DX8LCDLR0" offset="0x3E0" width="32" description="">
    <bitfield id="R3WLD" width="8" begin="31" end="24" resetval="0x0" description="Rank 3 Write Leveling Delay: Rank 3 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
    <bitfield id="R2WLD" width="8" begin="23" end="16" resetval="0x0" description="Rank 2 Write Leveling Delay: Rank 2 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
    <bitfield id="R1WLD" width="8" begin="15" end="8" resetval="0x0" description="Rank 1 Write Leveling Delay: Rank 1 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
    <bitfield id="R0WLD" width="8" begin="7" end="0" resetval="0x0" description="Rank 0 Write Leveling Delay: Rank 0 delay select for the write leveling (WL) LCDL" range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX8LCDLR1" acronym="DDR_PHY_DX8LCDLR1" offset="0x3E4" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="RDQSND" width="8" begin="23" end="16" resetval="0x0" description="Read DQSN Delay: Delay select for the read DQSN (RDQS) LCDL" range="" rwaccess="RW"/>
    <bitfield id="RDQSD" width="8" begin="15" end="8" resetval="0x0" description="Read DQS Delay: Delay select for the read DQS (RDQS) LCDL" range="" rwaccess="RW"/>
    <bitfield id="WDQD" width="8" begin="7" end="0" resetval="0x0" description="Write Data Delay: Delay select for the write data (WDQ) LCDL." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX8LCDLR2" acronym="DDR_PHY_DX8LCDLR2" offset="0x3E8" width="32" description="">
    <bitfield id="R3DQSGD" width="8" begin="31" end="24" resetval="0x0" description="Rank 3 Read DQS Gating Delay: Rank 3 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
    <bitfield id="R2DQSGD" width="8" begin="23" end="16" resetval="0x0" description="Rank 2 Read DQS Gating Delay: Rank 2 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
    <bitfield id="R1DQSGD" width="8" begin="15" end="8" resetval="0x0" description="Rank 1 Read DQS Gating Delay: Rank 1 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
    <bitfield id="R0DQSGD" width="8" begin="7" end="0" resetval="0x0" description="Rank 0 Read DQS Gating Delay: Rank 0 delay select for the read DQS gating (DQSG) LCDL." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX8MDLR" acronym="DDR_PHY_DX8MDLR" offset="0x3EC" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="MDLD" width="8" begin="23" end="16" resetval="0x0" description="MDL Delay: Delay select for the LCDL for the Master Delay Line." range="" rwaccess="RW"/>
    <bitfield id="TPRD" width="8" begin="15" end="8" resetval="0x0" description="Target Period: Target period measured by the master delay line calibration for VT drift compensation. This is the current measured value of the period and is continuously updated if the MDL is enabled to do so." range="" rwaccess="RW"/>
    <bitfield id="IPRD" width="8" begin="7" end="0" resetval="0x0" description="Initial Period: Initial period measured by the master delay line calibration for VT drift compensation. This value is used as the denominator when calculating the ratios of updates during VT compensation." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX8GTR" acronym="DDR_PHY_DX8GTR" offset="0x3F0" width="32" description="">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reads return zeros" range="" rwaccess="R"/>
    <bitfield id="R3WLSL" width="2" begin="19" end="18" resetval="0x1" description="Rank n Write Leveling System Latency: This is used to adjust the write latency after write leveling. Power-up default is 01 (that is, no extra clock cycles required). The SL fields are initially set by the PUB during automatic write leveling but these values can be overwritten by a direct write to this register. Every two bits of this register control the latency of each of the (up to) four ranks. R0WLSL controls the latency of rank 0, R1WLSL controls rank 1, and so on. Valid values:" range="" rwaccess="RW"/>
    <bitfield id="R2WLSL" width="2" begin="17" end="16" resetval="0x1" description="See description for R3WLSL." range="" rwaccess="RW"/>
    <bitfield id="R1WLSL" width="2" begin="15" end="14" resetval="0x1" description="See description for R3WLSL." range="" rwaccess="RW"/>
    <bitfield id="R0WLSL" width="2" begin="13" end="12" resetval="0x1" description="See description for R3WLSL." range="" rwaccess="RW"/>
    <bitfield id="R3DGSL" width="3" begin="11" end="9" resetval="0x0" description="Rank n DQS Gating System Latency: This is used to increase the number of clock cycles needed to expect valid DDR read data by up to seven extra clock cycles. This is used to compensate for board delays and other system delays. Power-up default is 000 (that is, no extra clock cycles required). The SL fields are initially set by the PHY during automatic DQS data training but these values can be overwritten by a direct write to this register. Every three bits of this register control the latency of each of the (up to) four ranks. R0DGSL controls the latency of rank 0, R1DGSL controls rank 1, and so on. Valid values are 0 to 7." range="" rwaccess="RW"/>
    <bitfield id="R2DGSL" width="3" begin="8" end="6" resetval="0x0" description="See description for R3DGSL." range="" rwaccess="RW"/>
    <bitfield id="R1DGSL" width="3" begin="5" end="3" resetval="0x0" description="See description for R3DGSL." range="" rwaccess="RW"/>
    <bitfield id="R0DGSL" width="3" begin="2" end="0" resetval="0x0" description="See description for R3DGSL." range="" rwaccess="RW"/>
  </register>
  <register id="DDR_PHY_DX8GSR2" acronym="DDR_PHY_DX8GSR2" offset="0x3F4" width="32" description="">
    <bitfield id="RESERVED" width="20" begin="31" end="12" resetval="0x0" description="Reads return zeros." range="" rwaccess="R"/>
    <bitfield id="ESTAT" width="4" begin="11" end="8" resetval="0x0" description="Error Status: If an error occurred for this lane as indicated by RDERR, WDERR, REERR or WEERR the error status code can provide additional information regard when the error occurred during the algorithm execution." range="" rwaccess="R"/>
    <bitfield id="WEWN" width="1" begin="7" end="7" resetval="0x0" description="Write Eye Centering Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="WEERR" width="1" begin="6" end="6" resetval="0x0" description="Write Eye Centering Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="REWN" width="1" begin="5" end="5" resetval="0x0" description="Read Eye Centering Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="REERR" width="1" begin="4" end="4" resetval="0x0" description="Read Eye Centering Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="WDWN" width="1" begin="3" end="3" resetval="0x0" description="Write Bit Deskew Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="WDERR" width="1" begin="2" end="2" resetval="0x0" description="Write Bit Deskew Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="RDWN" width="1" begin="1" end="1" resetval="0x0" description="Read Bit Deskew Warning: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
    <bitfield id="RDERR" width="1" begin="0" end="0" resetval="0x0" description="Read Bit Deskew Error: Indicates, if set, that the byte lane" range="" rwaccess="R"/>
  </register>
</module>
