// Seed: 1463648005
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output wire id_2,
    output wire id_3,
    input wand id_4,
    output tri0 id_5,
    input tri id_6,
    output supply0 id_7,
    input wire id_8,
    input tri1 id_9
);
  initial assume (-1);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    output tri1 id_3,
    input supply1 id_4,
    output tri id_5,
    output tri0 id_6
);
  logic id_8;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_5,
      id_0,
      id_4,
      id_6,
      id_4,
      id_6,
      id_4,
      id_2
  );
  assign id_5 = id_2;
endmodule
