# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
do runrtl_DataMemory.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Data_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:20 on Jun 03,2020
# vlog -reportprogress 300 -work work "+acc" ./Data_Mem.sv 
# -- Compiling module Data_Mem
# -- Compiling module Data_Mem_tb
# 
# Top level modules:
# 	Data_Mem_tb
# End time: 14:52:20 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:20 on Jun 03,2020
# vlog -reportprogress 300 -work work "+acc" ./DataMem.v 
# -- Compiling module DataMem
# 
# Top level modules:
# 	DataMem
# End time: 14:52:20 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Data_Mem_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Data_Mem_tb 
# Start time: 14:52:20 on Jun 03,2020
# Loading sv_std.std
# Loading work.Data_Mem_tb
# Loading work.Data_Mem
# Loading work.DataMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do Data_Mem_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Data_Mem_tb/Clk
# add wave -noupdate /Data_Mem_tb/D_wr
# add wave -noupdate /Data_Mem_tb/addr
# add wave -noupdate /Data_Mem_tb/Out
# add wave -noupdate /Data_Mem_tb/data
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {88 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  15    x        0
#           1                  35    x        0
#           2                  55    x        0
#           3                  75    x        0
#           4                  95    x        0
#           5                 115    x        0
# ** Note: $stop    : ./Data_Mem.sv(49)
#    Time: 115 ns  Iteration: 0  Instance: /Data_Mem_tb
# Break in Module Data_Mem_tb at ./Data_Mem.sv line 49
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 120750 ps
# 
# End
do runrtl_DataMemory.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/taras/Documents/GitHub/ProjectB/rtl_work".
# 
# Create work library and map it to 'work'
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Data_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:08 on Jun 03,2020
# vlog -reportprogress 300 -work work "+acc" ./Data_Mem.sv 
# -- Compiling module Data_Mem
# -- Compiling module Data_Mem_tb
# 
# Top level modules:
# 	Data_Mem_tb
# End time: 14:53:08 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:08 on Jun 03,2020
# vlog -reportprogress 300 -work work "+acc" ./DataMem.v 
# -- Compiling module DataMem
# 
# Top level modules:
# 	DataMem
# End time: 14:53:08 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Data_Mem_tb
# End time: 14:53:12 on Jun 03,2020, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Data_Mem_tb 
# Start time: 14:53:12 on Jun 03,2020
# Loading sv_std.std
# Loading work.Data_Mem_tb
# Loading work.Data_Mem
# Loading work.DataMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do Data_Mem_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Data_Mem_tb/Clk
# add wave -noupdate /Data_Mem_tb/D_wr
# add wave -noupdate /Data_Mem_tb/addr
# add wave -noupdate /Data_Mem_tb/Out
# add wave -noupdate /Data_Mem_tb/data
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {88 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  15    x        0
#           1                  35    x        0
#           2                  55    x        0
#           3                  75    x        0
#           4                  95    x        0
#           5                 115    x        0
#           6                 135    x     4268
#           7                 155    x        0
#           8                 175    x        0
#           9                 195    x        0
# ** Note: $stop    : ./Data_Mem.sv(49)
#    Time: 195 ns  Iteration: 0  Instance: /Data_Mem_tb
# Break in Module Data_Mem_tb at ./Data_Mem.sv line 49
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 204750 ps
# 
# End
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
do runrtl_DataMemory.do
# 
# Get rid of current work lib
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# 
# Create work library and map it to 'work'
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.
# vlog -work work +acc "./Data_Mem.sv"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:33 on Jun 03,2020
# vlog -reportprogress 300 -work work "+acc" ./Data_Mem.sv 
# -- Compiling module Data_Mem
# -- Compiling module Data_Mem_tb
# 
# Top level modules:
# 	Data_Mem_tb
# End time: 15:25:33 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -work work +acc "./DataMem.v"
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:25:33 on Jun 03,2020
# vlog -reportprogress 300 -work work "+acc" ./DataMem.v 
# -- Compiling module DataMem
# 
# Top level modules:
# 	DataMem
# End time: 15:25:33 on Jun 03,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc" -fsmdebug  Data_Mem_tb
# End time: 15:25:42 on Jun 03,2020, Elapsed time: 0:32:30
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" -fsmdebug Data_Mem_tb 
# Start time: 15:25:45 on Jun 03,2020
# Loading sv_std.std
# Loading work.Data_Mem_tb
# Loading work.Data_Mem
# Loading work.DataMem
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# 
# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
# do Data_Mem_wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /Data_Mem_tb/Clk
# add wave -noupdate /Data_Mem_tb/D_wr
# add wave -noupdate /Data_Mem_tb/addr
# add wave -noupdate /Data_Mem_tb/Out
# add wave -noupdate /Data_Mem_tb/data
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {88 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {1 ns}
# 
# Set the window types
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# 
# Run the simulation
# run -all
#           0                  15    x        0
#           1                  35    x        0
#           2                  55    x        0
#           3                  75    x        0
#           4                  95    x        0
#           5                 115    x        0
#           6                 135    x     4268
#           7                 155    x        0
#           8                 175    x        0
#           9                 195    x        0
#          10                 215    x        0
#          11                 235    x    52229
#          12                 255    x        0
#          13                 275    x        0
#          14                 295    x        0
#          15                 315    x        0
#          16                 335    x        0
#          17                 355    x        0
#          18                 375    x        0
#          19                 395    x        0
#          20                 415    x        0
#          21                 435    x        0
#          22                 455    x        0
#          23                 475    x        0
#          24                 495    x        0
#          25                 515    x        0
#          26                 535    x        0
#          27                 555    x      437
#          28                 575    x        0
#          29                 595    x        0
#          30                 615    x        0
#          31                 635    x        0
#          32                 655    x        0
#          33                 675    x        0
#          34                 695    x        0
#          35                 715    x        0
#          36                 735    x        0
#          37                 755    x        0
#          38                 775    x        0
#          39                 795    x        0
#          40                 815    x        0
#          41                 835    x        0
#          42                 855    x        0
#          43                 875    x        0
#          44                 895    x        0
#          45                 915    x        0
#          46                 935    x        0
#          47                 955    x        0
#          48                 975    x        0
#          49                 995    x        0
#          50                1015    x        0
#          51                1035    x        0
#          52                1055    x        0
#          53                1075    x        0
#          54                1095    x        0
#          55                1115    x        0
#          56                1135    x        0
#          57                1155    x        0
#          58                1175    x        0
#          59                1195    x        0
#          60                1215    x        0
#          61                1235    x        0
#          62                1255    x        0
#          63                1275    x        0
#          64                1295    x        0
#          65                1315    x        0
#          66                1335    x        0
#          67                1355    x        0
#          68                1375    x        0
#          69                1395    x        0
#          70                1415    x        0
#          71                1435    x        0
#          72                1455    x        0
#          73                1475    x        0
#          74                1495    x        0
#          75                1515    x        0
#          76                1535    x        0
#          77                1555    x        0
#          78                1575    x        0
#          79                1595    x        0
#          80                1615    x        0
#          81                1635    x        0
#          82                1655    x        0
#          83                1675    x        0
#          84                1695    x        0
#          85                1715    x        0
#          86                1735    x        0
#          87                1755    x        0
#          88                1775    x        0
#          89                1795    x        0
#          90                1815    x        0
#          91                1835    x        0
#          92                1855    x        0
#          93                1875    x        0
#          94                1895    x        0
#          95                1915    x        0
#          96                1935    x        0
#          97                1955    x        0
#          98                1975    x        0
#          99                1995    x        0
#         100                2015    x        0
#         101                2035    x        0
#         102                2055    x        0
#         103                2075    x        0
#         104                2095    x        0
#         105                2115    x        0
#         106                2135    x        0
#         107                2155    x        0
#         108                2175    x        0
#         109                2195    x        0
#         110                2215    x        0
#         111                2235    x        0
#         112                2255    x        0
#         113                2275    x        0
#         114                2295    x        0
#         115                2315    x        0
#         116                2335    x        0
#         117                2355    x        0
#         118                2375    x        0
#         119                2395    x        0
#         120                2415    x        0
#         121                2435    x        0
#         122                2455    x        0
#         123                2475    x        0
#         124                2495    x        0
#         125                2515    x        0
#         126                2535    x        0
#         127                2555    x        0
#         128                2575    x        0
#         129                2595    x        0
#         130                2615    x        0
#         131                2635    x        0
#         132                2655    x        0
#         133                2675    x        0
#         134                2695    x        0
#         135                2715    x        0
#         136                2735    x        0
#         137                2755    x        0
#         138                2775    x    41024
#         139                2795    x        0
#         140                2815    x        0
#         141                2835    x        0
#         142                2855    x        0
#         143                2875    x        0
#         144                2895    x        0
#         145                2915    x        0
#         146                2935    x        0
#         147                2955    x        0
#         148                2975    x        0
#         149                2995    x        0
#         150                3015    x        0
#         151                3035    x        0
#         152                3055    x        0
#         153                3075    x        0
#         154                3095    x        0
#         155                3115    x        0
#         156                3135    x        0
#         157                3155    x        0
#         158                3175    x        0
#         159                3195    x        0
#         160                3215    x        0
#         161                3235    x        0
#         162                3255    x        0
#         163                3275    x        0
#         164                3295    x        0
#         165                3315    x        0
#         166                3335    x        0
#         167                3355    x        0
#         168                3375    x        0
#         169                3395    x        0
#         170                3415    x        0
#         171                3435    x        0
#         172                3455    x        0
#         173                3475    x        0
#         174                3495    x        0
#         175                3515    x        0
#         176                3535    x        0
#         177                3555    x        0
#         178                3575    x        0
#         179                3595    x        0
#         180                3615    x        0
#         181                3635    x        0
#         182                3655    x        0
#         183                3675    x        0
#         184                3695    x        0
#         185                3715    x        0
#         186                3735    x        0
#         187                3755    x        0
#         188                3775    x        0
#         189                3795    x        0
#         190                3815    x        0
#         191                3835    x        0
#         192                3855    x        0
#         193                3875    x        0
#         194                3895    x        0
#         195                3915    x        0
#         196                3935    x        0
#         197                3955    x        0
#         198                3975    x        0
#         199                3995    x        0
#         200                4015    x        0
#         201                4035    x        0
#         202                4055    x        0
#         203                4075    x        0
#         204                4095    x        0
#         205                4115    x        0
#         206                4135    x        0
#         207                4155    x        0
#         208                4175    x        0
#         209                4195    x        0
#         210                4215    x        0
#         211                4235    x        0
#         212                4255    x        0
#         213                4275    x        0
#         214                4295    x        0
#         215                4315    x        0
#         216                4335    x        0
#         217                4355    x        0
#         218                4375    x        0
#         219                4395    x        0
#         220                4415    x        0
#         221                4435    x        0
#         222                4455    x        0
#         223                4475    x        0
#         224                4495    x        0
#         225                4515    x        0
#         226                4535    x        0
#         227                4555    x        0
#         228                4575    x        0
#         229                4595    x        0
#         230                4615    x        0
#         231                4635    x        0
#         232                4655    x        0
#         233                4675    x        0
#         234                4695    x        0
#         235                4715    x        0
#         236                4735    x        0
#         237                4755    x        0
#         238                4775    x        0
#         239                4795    x        0
#         240                4815    x        0
#         241                4835    x        0
#         242                4855    x        0
#         243                4875    x        0
#         244                4895    x        0
#         245                4915    x        0
#         246                4935    x        0
#         247                4955    x        0
#         248                4975    x        0
#         249                4995    x        0
#         250                5015    x        0
#         251                5035    x        0
#         252                5055    x        0
#         253                5075    x        0
#         254                5095    x        0
# ** Note: $stop    : ./Data_Mem.sv(50)
#    Time: 5095 ns  Iteration: 0  Instance: /Data_Mem_tb
# Break in Module Data_Mem_tb at ./Data_Mem.sv line 50
# 
# View the entire wave display
# wave zoomfull
# 0 ps
# 5349750 ps
# 
# End
# End time: 18:05:48 on Jun 03,2020, Elapsed time: 2:40:03
# Errors: 0, Warnings: 0
