Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Sep  7 23:12:23 2023
| Host         : LAPTOP-7RHB2PA2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Adc3444_TCP_wrapper_timing_summary_routed.rpt -rpx Adc3444_TCP_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Adc3444_TCP_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.799      -12.220                     40               113022       -1.721       -7.609                      6               112890        0.000        0.000                       0                 58421  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1                      {0.000 50.000}       100.000         10.000          
  clk_out1_clk_wiz_3                                                                        {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_3                                                                        {0.000 50.000}       100.000         10.000          
Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1                   {0.000 12.500}       25.000          40.000          
  clk_out1_clk_wiz_2                                                                        {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_2                                                                        {0.000 2.500}        5.000           200.000         
  clk_out3_clk_wiz_2                                                                        {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_2                                                                        {0.000 12.500}       25.000          40.000          
clk_fpga_0                                                                                  {0.000 2.500}        5.000           200.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
dco_clk_pin                                                                                 {0.000 8.333}        16.667          59.999          
fco_clk_pin                                                                                 {0.000 50.000}       100.000         10.000          
sys_clk_pin                                                                                 {0.000 12.500}       25.000          40.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1                                                                                                                                                                        0.000        0.000                       0                     1  
  clk_out1_clk_wiz_3                                                                             91.394        0.000                      0                 1606        0.062        0.000                      0                 1606       49.020        0.000                       0                  1000  
  clkfbout_clk_wiz_3                                                                                                                                                                                                                          0.000        0.000                       0                     3  
Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1                                                                                                                                                                     7.500        0.000                       0                     1  
  clk_out1_clk_wiz_2                                                                                                                                                                                                                         49.500        0.000                       0                     5  
  clk_out2_clk_wiz_2                                                                              0.287        0.000                      0                  945        0.052        0.000                      0                  945        0.264        0.000                       0                   692  
  clk_out3_clk_wiz_2                                                                              0.714        0.000                      0               108619        0.052        0.000                      0               108619        3.750        0.000                       0                 56146  
  clkfbout_clk_wiz_2                                                                                                                                                                                                                         22.845        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.034        0.000                      0                  983        0.085        0.000                      0                  983       15.250        0.000                       0                   528  
dco_clk_pin                                                                                      13.588        0.000                      0                   36        0.075        0.000                      0                   36        7.833        0.000                       0                    40  
sys_clk_pin                                                                                      23.619        0.000                      0                    1        0.482        0.000                      0                    1       12.000        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_clk_wiz_2  clk_out1_clk_wiz_3        8.573        0.000                      0                   44                                                                        
dco_clk_pin         clk_out1_clk_wiz_3        2.485        0.000                      0                   36        2.648        0.000                      0                   36  
clk_out1_clk_wiz_3  clk_out2_clk_wiz_2       -0.799      -11.900                     38                   72       -1.721       -6.537                      4                   72  
clk_out1_clk_wiz_2  clk_out2_clk_wiz_2        1.107        0.000                      0                    2        0.622        0.000                      0                    2  
clk_out3_clk_wiz_2  clk_out2_clk_wiz_2       -0.178       -0.320                      2                   64       -0.653       -1.072                      2                   64  
clk_out1_clk_wiz_3  clk_out3_clk_wiz_2        3.972        0.000                      0                  120        0.056        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_2                                                                          clk_out1_clk_wiz_2                                                                               97.772        0.000                      0                    1        0.613        0.000                      0                    1  
**async_default**                                                                           clk_out1_clk_wiz_2                                                                          clk_out1_clk_wiz_3                                                                               89.262        0.000                      0                  232        1.146        0.000                      0                  232  
**async_default**                                                                           clk_out1_clk_wiz_3                                                                          clk_out1_clk_wiz_3                                                                               97.848        0.000                      0                   12        0.437        0.000                      0                   12  
**async_default**                                                                           clk_out3_clk_wiz_2                                                                          clk_out3_clk_wiz_2                                                                                4.021        0.000                      0                  235        0.207        0.000                      0                  235  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.563        0.000                      0                  100        0.340        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
  To Clock:  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y1  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        50.000      40.000     MMCME2_ADV_X1Y1  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        50.000      40.000     MMCME2_ADV_X1Y1  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        50.000      40.000     MMCME2_ADV_X1Y1  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        50.000      40.000     MMCME2_ADV_X1Y1  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_3
  To Clock:  clk_out1_clk_wiz_3

Setup :            0  Failing Endpoints,  Worst Slack       91.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.394ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        7.834ns  (logic 0.580ns (7.404%)  route 7.254ns (92.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 97.177 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.838    -2.293    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X44Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.837 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/Q
                         net (fo=41, routed)          0.924    -0.913    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid
    SLICE_X44Y114        LUT2 (Prop_lut2_I1_O)        0.124    -0.789 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1/O
                         net (fo=37, routed)          6.330     5.541    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1_n_0
    SLICE_X112Y12        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.698    97.177    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X112Y12        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[2]/C
                         clock pessimism              0.391    97.567    
                         clock uncertainty           -0.464    97.104    
    SLICE_X112Y12        FDCE (Setup_fdce_C_CE)      -0.169    96.935    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[2]
  -------------------------------------------------------------------
                         required time                         96.935    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                 91.394    

Slack (MET) :             91.394ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        7.834ns  (logic 0.580ns (7.404%)  route 7.254ns (92.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 97.177 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.838    -2.293    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X44Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.837 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/Q
                         net (fo=41, routed)          0.924    -0.913    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid
    SLICE_X44Y114        LUT2 (Prop_lut2_I1_O)        0.124    -0.789 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1/O
                         net (fo=37, routed)          6.330     5.541    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1_n_0
    SLICE_X112Y12        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.698    97.177    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X112Y12        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[4]/C
                         clock pessimism              0.391    97.567    
                         clock uncertainty           -0.464    97.104    
    SLICE_X112Y12        FDCE (Setup_fdce_C_CE)      -0.169    96.935    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[4]
  -------------------------------------------------------------------
                         required time                         96.935    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                 91.394    

Slack (MET) :             91.394ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        7.834ns  (logic 0.580ns (7.404%)  route 7.254ns (92.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 97.177 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.838    -2.293    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X44Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.837 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/Q
                         net (fo=41, routed)          0.924    -0.913    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid
    SLICE_X44Y114        LUT2 (Prop_lut2_I1_O)        0.124    -0.789 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1/O
                         net (fo=37, routed)          6.330     5.541    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1_n_0
    SLICE_X112Y12        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.698    97.177    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X112Y12        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[6]/C
                         clock pessimism              0.391    97.567    
                         clock uncertainty           -0.464    97.104    
    SLICE_X112Y12        FDCE (Setup_fdce_C_CE)      -0.169    96.935    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[6]
  -------------------------------------------------------------------
                         required time                         96.935    
                         arrival time                          -5.541    
  -------------------------------------------------------------------
                         slack                                 91.394    

Slack (MET) :             91.669ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 0.580ns (7.709%)  route 6.944ns (92.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.822ns = ( 97.178 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.838    -2.293    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X44Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.837 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/Q
                         net (fo=41, routed)          0.924    -0.913    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid
    SLICE_X44Y114        LUT2 (Prop_lut2_I1_O)        0.124    -0.789 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1/O
                         net (fo=37, routed)          6.019     5.231    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1_n_0
    SLICE_X113Y11        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.699    97.178    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X113Y11        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[3]/C
                         clock pessimism              0.391    97.568    
                         clock uncertainty           -0.464    97.105    
    SLICE_X113Y11        FDCE (Setup_fdce_C_CE)      -0.205    96.900    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[3]
  -------------------------------------------------------------------
                         required time                         96.900    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                 91.669    

Slack (MET) :             91.669ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 0.580ns (7.709%)  route 6.944ns (92.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.822ns = ( 97.178 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.838    -2.293    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X44Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.837 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/Q
                         net (fo=41, routed)          0.924    -0.913    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid
    SLICE_X44Y114        LUT2 (Prop_lut2_I1_O)        0.124    -0.789 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1/O
                         net (fo=37, routed)          6.019     5.231    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1_n_0
    SLICE_X113Y11        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.699    97.178    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X113Y11        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[9]/C
                         clock pessimism              0.391    97.568    
                         clock uncertainty           -0.464    97.105    
    SLICE_X113Y11        FDCE (Setup_fdce_C_CE)      -0.205    96.900    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[9]
  -------------------------------------------------------------------
                         required time                         96.900    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                 91.669    

Slack (MET) :             91.705ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 0.580ns (7.709%)  route 6.944ns (92.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.822ns = ( 97.178 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.838    -2.293    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X44Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.837 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/Q
                         net (fo=41, routed)          0.924    -0.913    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid
    SLICE_X44Y114        LUT2 (Prop_lut2_I1_O)        0.124    -0.789 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1/O
                         net (fo=37, routed)          6.019     5.231    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1_n_0
    SLICE_X112Y11        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.699    97.178    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X112Y11        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[0]/C
                         clock pessimism              0.391    97.568    
                         clock uncertainty           -0.464    97.105    
    SLICE_X112Y11        FDCE (Setup_fdce_C_CE)      -0.169    96.936    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[0]
  -------------------------------------------------------------------
                         required time                         96.936    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                 91.705    

Slack (MET) :             91.705ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 0.580ns (7.709%)  route 6.944ns (92.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.822ns = ( 97.178 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.838    -2.293    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X44Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.837 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/Q
                         net (fo=41, routed)          0.924    -0.913    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid
    SLICE_X44Y114        LUT2 (Prop_lut2_I1_O)        0.124    -0.789 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1/O
                         net (fo=37, routed)          6.019     5.231    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1_n_0
    SLICE_X112Y11        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.699    97.178    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X112Y11        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[5]/C
                         clock pessimism              0.391    97.568    
                         clock uncertainty           -0.464    97.105    
    SLICE_X112Y11        FDCE (Setup_fdce_C_CE)      -0.169    96.936    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[5]
  -------------------------------------------------------------------
                         required time                         96.936    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                 91.705    

Slack (MET) :             91.705ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        7.524ns  (logic 0.580ns (7.709%)  route 6.944ns (92.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.822ns = ( 97.178 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.838    -2.293    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X44Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.837 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/Q
                         net (fo=41, routed)          0.924    -0.913    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid
    SLICE_X44Y114        LUT2 (Prop_lut2_I1_O)        0.124    -0.789 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1/O
                         net (fo=37, routed)          6.019     5.231    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1_n_0
    SLICE_X112Y11        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.699    97.178    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X112Y11        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[7]/C
                         clock pessimism              0.391    97.568    
                         clock uncertainty           -0.464    97.105    
    SLICE_X112Y11        FDCE (Setup_fdce_C_CE)      -0.169    96.936    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[7]
  -------------------------------------------------------------------
                         required time                         96.936    
                         arrival time                          -5.231    
  -------------------------------------------------------------------
                         slack                                 91.705    

Slack (MET) :             91.797ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        7.394ns  (logic 0.580ns (7.844%)  route 6.814ns (92.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 97.177 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.838    -2.293    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X44Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.837 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/Q
                         net (fo=41, routed)          0.924    -0.913    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid
    SLICE_X44Y114        LUT2 (Prop_lut2_I1_O)        0.124    -0.789 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1/O
                         net (fo=37, routed)          5.890     5.101    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1_n_0
    SLICE_X111Y12        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.698    97.177    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X111Y12        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[10]/C
                         clock pessimism              0.391    97.567    
                         clock uncertainty           -0.464    97.104    
    SLICE_X111Y12        FDCE (Setup_fdce_C_CE)      -0.205    96.899    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[10]
  -------------------------------------------------------------------
                         required time                         96.899    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                 91.797    

Slack (MET) :             91.797ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        7.394ns  (logic 0.580ns (7.844%)  route 6.814ns (92.156%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 97.177 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.838    -2.293    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X44Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDCE (Prop_fdce_C_Q)         0.456    -1.837 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/FSM_sequential_AD_state_reg[1]/Q
                         net (fo=41, routed)          0.924    -0.913    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid
    SLICE_X44Y114        LUT2 (Prop_lut2_I1_O)        0.124    -0.789 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1/O
                         net (fo=37, routed)          5.890     5.101    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[15]_i_1_n_0
    SLICE_X111Y12        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.698    97.177    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X111Y12        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[11]/C
                         clock pessimism              0.391    97.567    
                         clock uncertainty           -0.464    97.104    
    SLICE_X111Y12        FDCE (Setup_fdce_C_CE)      -0.205    96.899    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[11]
  -------------------------------------------------------------------
                         required time                         96.899    
                         arrival time                          -5.101    
  -------------------------------------------------------------------
                         slack                                 91.797    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh1_pack_d2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.148ns (38.490%)  route 0.237ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.609    -0.840    Adc3444_TCP_i/Adc9228_top_0/inst/clk_10m_o
    SLICE_X92Y37         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh1_pack_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y37         FDRE (Prop_fdre_C_Q)         0.148    -0.692 r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh1_pack_d2_reg[9]/Q
                         net (fo=1, routed)           0.237    -0.455    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[9]
    RAMB36_X4Y7          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.921    -1.225    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y7          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.464    -0.760    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243    -0.517    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh2_pack_d2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.113%)  route 0.298ns (67.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.713    -0.735    Adc3444_TCP_i/Adc9228_top_0/inst/clk_10m_o
    SLICE_X109Y113       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh2_pack_d2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y113       FDRE (Prop_fdre_C_Q)         0.141    -0.594 r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh2_pack_d2_reg[10]/Q
                         net (fo=1, routed)           0.298    -0.296    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[10]
    RAMB36_X5Y22         RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.002    -1.144    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y22         RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.460    -0.684    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296    -0.388    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh1_pack_d2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.986%)  route 0.314ns (71.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.585    -0.864    Adc3444_TCP_i/Adc9228_top_0/inst/clk_10m_o
    SLICE_X89Y33         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh1_pack_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.736 r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh1_pack_d2_reg[5]/Q
                         net (fo=1, routed)           0.314    -0.422    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[5]
    RAMB36_X4Y7          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.921    -1.225    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y7          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.464    -0.760    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243    -0.517    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.422    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh2_pack_d2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.313%)  route 0.249ns (62.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.713    -0.735    Adc3444_TCP_i/Adc9228_top_0/inst/clk_10m_o
    SLICE_X108Y115       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh2_pack_d2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y115       FDRE (Prop_fdre_C_Q)         0.148    -0.587 r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh2_pack_d2_reg[15]/Q
                         net (fo=1, routed)           0.249    -0.339    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[15]
    RAMB36_X5Y22         RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.002    -1.144    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y22         RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.460    -0.684    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.243    -0.441    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh2_pack_d2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.148ns (37.176%)  route 0.250ns (62.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.144ns
    Source Clock Delay      (SCD):    -0.735ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.713    -0.735    Adc3444_TCP_i/Adc9228_top_0/inst/clk_10m_o
    SLICE_X108Y115       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh2_pack_d2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y115       FDRE (Prop_fdre_C_Q)         0.148    -0.587 r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh2_pack_d2_reg[9]/Q
                         net (fo=1, routed)           0.250    -0.337    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[9]
    RAMB36_X5Y22         RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.002    -1.144    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y22         RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.460    -0.684    
    RAMB36_X5Y22         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243    -0.441    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh1_pack_d1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh1_pack_d2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.268ns
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.609    -0.840    Adc3444_TCP_i/Adc9228_top_0/inst/clk_10m_o
    SLICE_X93Y37         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh1_pack_d1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.699 r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh1_pack_d1_reg[13]/Q
                         net (fo=1, routed)           0.054    -0.645    Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh1_pack_d1[13]
    SLICE_X92Y37         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh1_pack_d2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.878    -1.268    Adc3444_TCP_i/Adc9228_top_0/inst/clk_10m_o
    SLICE_X92Y37         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh1_pack_d2_reg[13]/C
                         clock pessimism              0.441    -0.827    
    SLICE_X92Y37         FDRE (Hold_fdre_C_D)         0.076    -0.751    Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh1_pack_d2_reg[13]
  -------------------------------------------------------------------
                         required time                          0.751    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.639    -0.810    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/FCO_n
    SLICE_X113Y12        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y12        FDRE (Prop_fdre_C_Q)         0.141    -0.669 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[4]/Q
                         net (fo=1, routed)           0.054    -0.615    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcDataCh0[4]
    SLICE_X112Y12        LUT2 (Prop_lut2_I1_O)        0.045    -0.570 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.570    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0[4]_i_1_n_0
    SLICE_X112Y12        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.909    -1.237    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X112Y12        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[4]/C
                         clock pessimism              0.440    -0.797    
    SLICE_X112Y12        FDCE (Hold_fdce_C_D)         0.121    -0.676    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh1_pack_d2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.563%)  route 0.371ns (72.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.225ns
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.586    -0.863    Adc3444_TCP_i/Adc9228_top_0/inst/clk_10m_o
    SLICE_X89Y34         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh1_pack_d2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.722 r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh1_pack_d2_reg[10]/Q
                         net (fo=1, routed)           0.371    -0.351    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[10]
    RAMB36_X4Y7          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.921    -1.225    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X4Y7          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.464    -0.760    
    RAMB36_X4Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296    -0.464    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.064%)  route 0.220ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.681    -0.767    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s_aclk
    SLICE_X105Y129       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.626 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=2, routed)           0.220    -0.406    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/POR_A
    RAMB36_X5Y25         RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.995    -1.151    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y25         RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.439    -0.712    
    RAMB36_X5Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                      0.189    -0.523    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh3_pack_d2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.417%)  route 0.323ns (69.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.151ns
    Source Clock Delay      (SCD):    -0.740ns
    Clock Pessimism Removal (CPR):    -0.460ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.708    -0.740    Adc3444_TCP_i/Adc9228_top_0/inst/clk_10m_o
    SLICE_X106Y129       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh3_pack_d2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.599 r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh3_pack_d2_reg[12]/Q
                         net (fo=1, routed)           0.323    -0.277    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axis_tdata[12]
    RAMB36_X5Y25         RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.995    -1.151    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_aclk
    RAMB36_X5Y25         RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.460    -0.691    
    RAMB36_X5Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.296    -0.395    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X5Y2      Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X4Y7      Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X5Y22     Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X5Y25     Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X102Y27    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X102Y26    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X103Y27    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X103Y27    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X92Y62     Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Delay3Claps_Ch0_inst/TrigInChx_d2_reg_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X92Y62     Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Delay3Claps_Ch0_inst/TrigInChx_d2_reg_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X108Y13    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X104Y112   Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X104Y112   Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X82Y37     Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X104Y130   Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X104Y130   Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X108Y13    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X82Y37     Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X92Y62     Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Delay3Claps_Ch0_inst/TrigInChx_d2_reg_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X92Y62     Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Delay3Claps_Ch0_inst/TrigInChx_d2_reg_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X108Y13    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X82Y37     Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X104Y112   Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X104Y112   Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X104Y130   Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X108Y13    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X82Y37     Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X104Y130   Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_3
  To Clock:  clkfbout_clk_wiz_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X1Y1  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
  To Clock:  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y0  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_out1_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_2
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         100.000     98.526     OLOGIC_X1Y72     Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ODDR_inst/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X4Y2       Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y1       Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_nr_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X4Y2       Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y1       Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_nr_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X4Y2       Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y1       Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_nr_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X4Y2       Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y1       Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_nr_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X4Y2       Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X4Y1       Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_nr_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_2
  To Clock:  clk_out2_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.470ns (33.926%)  route 2.863ns (66.074%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.811ns = ( 2.189 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.241ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.861    -2.241    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/rst_r2_reg
    SLICE_X113Y26        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y26        FDRE (Prop_fdre_C_Q)         0.456    -1.785 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[10]/Q
                         net (fo=8, routed)           1.019    -0.766    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/I0
    SLICE_X112Y27        SRL16E (Prop_srl16e_A0_Q)    0.152    -0.614 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.617     0.003    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X112Y26        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     0.747 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.839     1.586    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/DOUT_O
    SLICE_X111Y25        LUT2 (Prop_lut2_I1_O)        0.118     1.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.388     2.092    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X110Y25        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.682     2.189    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/rst_r2_reg
    SLICE_X110Y25        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.546     2.735    
                         clock uncertainty           -0.087     2.648    
    SLICE_X110Y25        FDRE (Setup_fdre_C_D)       -0.269     2.379    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                          2.379    
                         arrival time                          -2.092    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.321ns  (logic 1.506ns (34.851%)  route 2.815ns (65.149%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 2.129 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.799    -2.303    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/rst_r2_reg
    SLICE_X99Y4          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y4          FDRE (Prop_fdre_C_Q)         0.456    -1.847 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[8]/Q
                         net (fo=8, routed)           1.030    -0.817    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I0
    SLICE_X100Y4         SRL16E (Prop_srl16e_A0_Q)    0.146    -0.671 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.524    -0.147    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X100Y3         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     0.607 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.879     1.486    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/DOUT_O
    SLICE_X101Y5         LUT2 (Prop_lut2_I1_O)        0.150     1.636 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.382     2.018    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X101Y6         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.622     2.129    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/rst_r2_reg
    SLICE_X101Y6         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.543     2.672    
                         clock uncertainty           -0.087     2.585    
    SLICE_X101Y6         FDRE (Setup_fdre_C_D)       -0.269     2.316    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                          2.316    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.451ns  (logic 1.619ns (36.376%)  route 2.832ns (63.624%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 SRL16E=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.811ns = ( 2.189 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.241ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.861    -2.241    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/rst_r2_reg
    SLICE_X113Y26        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y26        FDRE (Prop_fdre_C_Q)         0.419    -1.822 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/iwcnt_reg[9]/Q
                         net (fo=9, routed)           1.161    -0.661    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/I2
    SLICE_X108Y23        SRL16E (Prop_srl16e_A2_Q)    0.322    -0.339 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.615     0.276    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X112Y23        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     1.030 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.056     2.086    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/shift_en_reg
    SLICE_X111Y25        LUT2 (Prop_lut2_I1_O)        0.124     2.210 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     2.210    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X111Y25        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.682     2.189    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/rst_r2_reg
    SLICE_X111Y25        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C
                         clock pessimism              0.546     2.735    
                         clock uncertainty           -0.087     2.648    
    SLICE_X111Y25        FDRE (Setup_fdre_C_D)        0.029     2.677    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q
  -------------------------------------------------------------------
                         required time                          2.677    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.535ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.427ns (34.235%)  route 2.741ns (65.765%))
  Logic Levels:           2  (CARRY4=1 SRL16E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 2.066 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.368ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.734    -2.368    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/rst_r2_reg
    SLICE_X87Y9          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y9          FDRE (Prop_fdre_C_Q)         0.456    -1.912 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/Q
                         net (fo=3, routed)           1.631    -0.281    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/I0
    SLICE_X66Y3          SRL16E (Prop_srl16e_A0_Q)    0.146    -0.135 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           1.110     0.975    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X82Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.825     1.800 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.800    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X82Y4          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.559     2.066    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/rst_r2_reg
    SLICE_X82Y4          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.506     2.572    
                         clock uncertainty           -0.087     2.485    
    SLICE_X82Y4          FDRE (Setup_fdre_C_D)       -0.150     2.335    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          2.335    
                         arrival time                          -1.800    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.021ns (27.228%)  route 2.729ns (72.772%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 2.130 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.798    -2.304    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X98Y8          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y8          FDRE (Prop_fdre_C_Q)         0.478    -1.826 f  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.455    -1.371    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X98Y7          LUT2 (Prop_lut2_I1_O)        0.295    -1.076 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_3/O
                         net (fo=19, routed)          0.966    -0.110    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X100Y6         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     0.014 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.493     0.507    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X101Y6         LUT3 (Prop_lut3_I0_O)        0.124     0.631 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          0.815     1.446    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X105Y4         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.623     2.130    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/rst_r2_reg
    SLICE_X105Y4         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]/C
                         clock pessimism              0.506     2.636    
                         clock uncertainty           -0.087     2.549    
    SLICE_X105Y4         FDRE (Setup_fdre_C_R)       -0.429     2.120    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[0]
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                          -1.446    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.021ns (27.228%)  route 2.729ns (72.772%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 2.130 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.798    -2.304    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X98Y8          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y8          FDRE (Prop_fdre_C_Q)         0.478    -1.826 f  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.455    -1.371    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X98Y7          LUT2 (Prop_lut2_I1_O)        0.295    -1.076 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_3/O
                         net (fo=19, routed)          0.966    -0.110    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X100Y6         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     0.014 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.493     0.507    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X101Y6         LUT3 (Prop_lut3_I0_O)        0.124     0.631 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          0.815     1.446    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X105Y4         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.623     2.130    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/rst_r2_reg
    SLICE_X105Y4         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]/C
                         clock pessimism              0.506     2.636    
                         clock uncertainty           -0.087     2.549    
    SLICE_X105Y4         FDRE (Setup_fdre_C_R)       -0.429     2.120    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[1]
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                          -1.446    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.021ns (27.228%)  route 2.729ns (72.772%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 2.130 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.798    -2.304    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X98Y8          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y8          FDRE (Prop_fdre_C_Q)         0.478    -1.826 f  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.455    -1.371    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X98Y7          LUT2 (Prop_lut2_I1_O)        0.295    -1.076 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_3/O
                         net (fo=19, routed)          0.966    -0.110    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X100Y6         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     0.014 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.493     0.507    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X101Y6         LUT3 (Prop_lut3_I0_O)        0.124     0.631 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          0.815     1.446    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X105Y4         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.623     2.130    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/rst_r2_reg
    SLICE_X105Y4         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]/C
                         clock pessimism              0.506     2.636    
                         clock uncertainty           -0.087     2.549    
    SLICE_X105Y4         FDRE (Setup_fdre_C_R)       -0.429     2.120    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[2]
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                          -1.446    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.674ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.021ns (27.228%)  route 2.729ns (72.772%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 2.130 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.798    -2.304    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X98Y8          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y8          FDRE (Prop_fdre_C_Q)         0.478    -1.826 f  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.455    -1.371    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X98Y7          LUT2 (Prop_lut2_I1_O)        0.295    -1.076 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_3/O
                         net (fo=19, routed)          0.966    -0.110    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X100Y6         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     0.014 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.493     0.507    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X101Y6         LUT3 (Prop_lut3_I0_O)        0.124     0.631 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          0.815     1.446    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X105Y4         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.623     2.130    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/rst_r2_reg
    SLICE_X105Y4         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]/C
                         clock pessimism              0.506     2.636    
                         clock uncertainty           -0.087     2.549    
    SLICE_X105Y4         FDRE (Setup_fdre_C_R)       -0.429     2.120    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[3]
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                          -1.446    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.021ns (27.305%)  route 2.718ns (72.695%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 2.130 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.798    -2.304    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X98Y8          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y8          FDRE (Prop_fdre_C_Q)         0.478    -1.826 f  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.455    -1.371    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X98Y7          LUT2 (Prop_lut2_I1_O)        0.295    -1.076 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_3/O
                         net (fo=19, routed)          0.966    -0.110    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X100Y6         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     0.014 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.493     0.507    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X101Y6         LUT3 (Prop_lut3_I0_O)        0.124     0.631 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          0.804     1.435    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X105Y6         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.623     2.130    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/rst_r2_reg
    SLICE_X105Y6         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]/C
                         clock pessimism              0.506     2.636    
                         clock uncertainty           -0.087     2.549    
    SLICE_X105Y6         FDRE (Setup_fdre_C_R)       -0.429     2.120    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.021ns (27.305%)  route 2.718ns (72.695%))
  Logic Levels:           3  (LUT2=1 LUT3=1 SRLC32E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.870ns = ( 2.130 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.158ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.798    -2.304    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X98Y8          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y8          FDRE (Prop_fdre_C_Q)         0.478    -1.826 f  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/en_adv_trigger_reg/Q
                         net (fo=2, routed)           0.455    -1.371    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/en_adv_trigger_reg
    SLICE_X98Y7          LUT2 (Prop_lut2_I1_O)        0.295    -1.076 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_D_i_3/O
                         net (fo=19, routed)          0.966    -0.110    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q[0]
    SLICE_X100Y6         SRLC32E (Prop_srlc32e_A[2]_Q)
                                                      0.124     0.014 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.U_SRL32_A/Q
                         net (fo=1, routed)           0.493     0.507    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/I_YESLUT6.SRL_Q_1
    SLICE_X101Y6         LUT3 (Prop_lut3_I0_O)        0.124     0.631 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt[0]_i_1/O
                         net (fo=12, routed)          0.804     1.435    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST_n_3
    SLICE_X105Y6         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.623     2.130    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/rst_r2_reg
    SLICE_X105Y6         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]/C
                         clock pessimism              0.506     2.636    
                         clock uncertainty           -0.087     2.549    
    SLICE_X105Y6         FDRE (Setup_fdre_C_R)       -0.429     2.120    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/iscnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.120    
                         arrival time                          -1.435    
  -------------------------------------------------------------------
                         slack                                  0.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.971%)  route 0.257ns (61.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.219ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.607    -0.830    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X92Y12         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.666 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][33]/Q
                         net (fo=1, routed)           0.257    -0.409    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][34][6]
    RAMB36_X4Y3          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.912    -1.219    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rst_r2_reg
    RAMB36_X4Y3          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.461    -0.757    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.461    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.582%)  route 0.261ns (61.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.219ns
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.607    -0.830    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X92Y12         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.666 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][32]/Q
                         net (fo=1, routed)           0.261    -0.405    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/shifted_data_in_reg[8][34][5]
    RAMB36_X4Y3          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.912    -1.219    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rst_r2_reg
    RAMB36_X4Y3          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.461    -0.757    
    RAMB36_X4Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296    -0.461    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.375%)  route 0.219ns (59.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.211ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.610    -0.827    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X90Y6          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y6          FDRE (Prop_fdre_C_Q)         0.148    -0.679 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][5]/Q
                         net (fo=1, routed)           0.219    -0.460    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[5]
    RAMB36_X4Y1          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.920    -1.211    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rst_r2_reg
    RAMB36_X4Y1          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.441    -0.769    
    RAMB36_X4Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.527    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.360%)  route 0.253ns (60.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.216ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.608    -0.829    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y13        FDRE (Prop_fdre_C_Q)         0.164    -0.665 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][10]/Q
                         net (fo=1, routed)           0.253    -0.412    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][1]
    RAMB36_X5Y3          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.915    -1.216    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rst_r2_reg
    RAMB36_X5Y3          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.440    -0.775    
    RAMB36_X5Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.479    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.148ns (40.495%)  route 0.217ns (59.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.216ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.608    -0.829    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y13        FDRE (Prop_fdre_C_Q)         0.148    -0.681 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][15]/Q
                         net (fo=1, routed)           0.217    -0.463    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][6]
    RAMB36_X5Y3          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.915    -1.216    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rst_r2_reg
    RAMB36_X5Y3          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.440    -0.775    
    RAMB36_X5Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243    -0.532    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (40.047%)  route 0.222ns (59.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.219ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.600    -0.837    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y26        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y26        FDRE (Prop_fdre_C_Q)         0.148    -0.689 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][5]/Q
                         net (fo=1, routed)           0.222    -0.467    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[5]
    RAMB36_X5Y5          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.912    -1.219    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rst_r2_reg
    RAMB36_X5Y5          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.440    -0.778    
    RAMB36_X5Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.536    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.467    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.148ns (39.598%)  route 0.226ns (60.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.219ns
    Source Clock Delay      (SCD):    -0.837ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.600    -0.837    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y26        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y26        FDRE (Prop_fdre_C_Q)         0.148    -0.689 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][7]/Q
                         net (fo=1, routed)           0.226    -0.463    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[7]
    RAMB36_X5Y5          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.912    -1.219    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rst_r2_reg
    RAMB36_X5Y5          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.440    -0.778    
    RAMB36_X5Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.535    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.463    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.528%)  route 0.262ns (61.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.216ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.608    -0.829    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y13        FDRE (Prop_fdre_C_Q)         0.164    -0.665 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][9]/Q
                         net (fo=1, routed)           0.262    -0.403    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/shifted_data_in_reg[8][16][0]
    RAMB36_X5Y3          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.915    -1.216    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/rst_r2_reg
    RAMB36_X5Y3          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.440    -0.775    
    RAMB36_X5Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.479    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.735%)  route 0.295ns (64.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.210ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.610    -0.827    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X92Y4          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y4          FDRE (Prop_fdre_C_Q)         0.164    -0.663 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][40]/Q
                         net (fo=1, routed)           0.295    -0.368    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[4]
    RAMB36_X4Y0          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.921    -1.210    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/rst_r2_reg
    RAMB36_X4Y0          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.461    -0.748    
    RAMB36_X4Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.452    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out2_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.243%)  route 0.260ns (63.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.610    -0.827    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y10        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y10        FDRE (Prop_fdre_C_Q)         0.148    -0.679 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[8][21]/Q
                         net (fo=1, routed)           0.260    -0.418    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/shifted_data_in_reg[8][25][3]
    RAMB36_X5Y0          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.924    -1.207    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/rst_r2_reg
    RAMB36_X5Y0          RAMB36E1                                     r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.440    -0.766    
    RAMB36_X5Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.242    -0.524    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYCTRL_inst/REFCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y5      Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y1      Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y3      Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X5Y0      Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y3      Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         5.000       2.424      RAMB36_X4Y0      Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y78     Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y94     Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/IDELAYE2_chx/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y92     Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/IDELAYE2_chx/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYCTRL_inst/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X90Y6      Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X104Y10    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X104Y10    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X104Y10    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X104Y10    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X90Y6      Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][1]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X104Y10    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X104Y10    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X104Y10    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X104Y10    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][23]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X92Y12     Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][32]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X92Y12     Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][33]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X92Y12     Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][34]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X92Y12     Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][35]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X92Y12     Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][36]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X92Y12     Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][37]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X92Y12     Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][38]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X92Y12     Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][39]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X104Y26    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X104Y27    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_2
  To Clock:  clk_out3_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        0.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        9.005ns  (logic 3.085ns (34.260%)  route 5.920ns (65.740%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.015ns = ( 6.985 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.708    -2.394    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/s_axil_clk
    SLICE_X56Y26         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/addr_reg_reg[2]/Q
                         net (fo=15, routed)          1.267    -0.671    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/addr_reg_reg_n_0_[2]
    SLICE_X50Y26         LUT5 (Prop_lut5_I1_O)        0.124    -0.547 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000    -0.547    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/i__carry_i_7_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.014 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/tr_word_count_next1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.014    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/tr_word_count_next1_inferred__1/i__carry_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.103 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/tr_word_count_next1_inferred__1/i__carry__0/CO[3]
                         net (fo=34, routed)          1.327     1.430    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/tr_word_count_next11_in
    SLICE_X54Y27         LUT3 (Prop_lut3_I2_O)        0.148     1.578 f  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/last_transfer_reg0_carry__0_i_4/O
                         net (fo=12, routed)          0.828     2.405    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/last_transfer_reg0_carry__0_i_4_n_0
    SLICE_X55Y24         LUT5 (Prop_lut5_I3_O)        0.328     2.733 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry_i_3/O
                         net (fo=5, routed)           0.980     3.713    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/tr_word_count_next[3]
    SLICE_X49Y26         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.111 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.111    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.225 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.225    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry__0_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.538 f  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry__1/O[3]
                         net (fo=3, routed)           0.809     5.347    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1__0[12]
    SLICE_X48Y29         LUT4 (Prop_lut4_I0_O)        0.306     5.653 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_8/O
                         net (fo=1, routed)           0.280     5.933    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_8_n_0
    SLICE_X48Y29         LUT5 (Prop_lut5_I4_O)        0.124     6.057 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_4/O
                         net (fo=1, routed)           0.430     6.487    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_4_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I1_O)        0.124     6.611 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_2/O
                         net (fo=1, routed)           0.000     6.611    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_2_n_0
    SLICE_X48Y28         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.478     6.985    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/s_axil_clk
    SLICE_X48Y28         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_reg/C
                         clock pessimism              0.406     7.390    
                         clock uncertainty           -0.097     7.293    
    SLICE_X48Y28         FDRE (Setup_fdre_C_D)        0.031     7.324    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_reg
  -------------------------------------------------------------------
                         required time                          7.324    
                         arrival time                          -6.611    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/addr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        9.062ns  (logic 3.344ns (36.902%)  route 5.718ns (63.098%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.024ns = ( 6.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.388ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.714    -2.388    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/s_axil_clk
    SLICE_X55Y54         FDRE                                         r  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/addr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.932 r  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/addr_reg_reg[1]/Q
                         net (fo=18, routed)          1.147    -0.785    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/addr_reg_reg_n_0_[1]
    SLICE_X53Y52         LUT5 (Prop_lut5_I2_O)        0.124    -0.661 r  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000    -0.661    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/i__carry_i_7_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.111 r  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/tr_word_count_next1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.111    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/tr_word_count_next1_inferred__1/i__carry_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.003 f  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/tr_word_count_next1_inferred__1/i__carry__0/CO[3]
                         net (fo=34, routed)          1.277     1.279    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/tr_word_count_next11_in
    SLICE_X48Y56         LUT3 (Prop_lut3_I2_O)        0.150     1.429 r  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/last_transfer_reg0_carry__0_i_4/O
                         net (fo=12, routed)          0.783     2.212    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/last_transfer_reg0_carry__0_i_4_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I4_O)        0.326     2.538 f  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry_i_5/O
                         net (fo=5, routed)           0.923     3.461    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/tr_word_count_next[1]
    SLICE_X50Y53         LUT1 (Prop_lut1_I0_O)        0.124     3.585 r  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry_i_9/O
                         net (fo=1, routed)           0.000     3.585    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry_i_9_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.098 r  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.098    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.215 r  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.215    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry__0_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.530 f  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry__1/O[3]
                         net (fo=3, routed)           0.817     5.346    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1__0[12]
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.307     5.653 r  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_8/O
                         net (fo=1, routed)           0.280     5.933    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_8_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.057 r  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_4/O
                         net (fo=1, routed)           0.493     6.550    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_4_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I1_O)        0.124     6.674 r  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_2/O
                         net (fo=1, routed)           0.000     6.674    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_2_n_0
    SLICE_X51Y52         FDRE                                         r  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.470     6.976    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/s_axil_clk
    SLICE_X51Y52         FDRE                                         r  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_reg/C
                         clock pessimism              0.506     7.482    
                         clock uncertainty           -0.097     7.385    
    SLICE_X51Y52         FDRE (Setup_fdre_C_D)        0.029     7.414    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_reg
  -------------------------------------------------------------------
                         required time                          7.414    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.381ns  (logic 1.560ns (18.613%)  route 6.821ns (81.387%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 7.054 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.847    -2.255    Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X33Y105        FDSE                                         r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDSE (Prop_fdse_C_Q)         0.419    -1.836 r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/Q
                         net (fo=6, routed)           0.715    -1.121    Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/Q[1]
    SLICE_X33Y105        LUT3 (Prop_lut3_I1_O)        0.324    -0.797 r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bready_INST_0/O
                         net (fo=6, routed)           0.986     0.189    Adc3444_TCP_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X51Y104        LUT5 (Prop_lut5_I4_O)        0.326     0.515 r  Adc3444_TCP_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[1]_INST_0/O
                         net (fo=9, routed)           1.296     1.811    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_bready
    SLICE_X56Y85         LUT5 (Prop_lut5_I3_O)        0.124     1.935 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_awready_reg_i_1/O
                         net (fo=7, routed)           0.930     2.865    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_awready_next
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124     2.989 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_4/O
                         net (fo=6, routed)           0.804     3.793    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_4_n_0
    SLICE_X64Y72         LUT2 (Prop_lut2_I0_O)        0.124     3.917 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_5/O
                         net (fo=49, routed)          1.437     5.354    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_5_n_0
    SLICE_X82Y56         LUT3 (Prop_lut3_I1_O)        0.119     5.473 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout[5]_i_1/O
                         net (fo=2, routed)           0.653     6.126    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout[5]_i_1_n_0
    SLICE_X80Y56         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.548     7.054    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/clk
    SLICE_X80Y56         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout_reg[5]/C
                         clock pessimism              0.406     7.460    
                         clock uncertainty           -0.097     7.363    
    SLICE_X80Y56         FDRE (Setup_fdre_C_D)       -0.289     7.074    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout_reg[5]
  -------------------------------------------------------------------
                         required time                          7.074    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.984ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenFcode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.371ns  (logic 1.559ns (18.625%)  route 6.812ns (81.375%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.946ns = ( 7.054 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.847    -2.255    Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X33Y105        FDSE                                         r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDSE (Prop_fdse_C_Q)         0.419    -1.836 r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/Q
                         net (fo=6, routed)           0.715    -1.121    Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/Q[1]
    SLICE_X33Y105        LUT3 (Prop_lut3_I1_O)        0.324    -0.797 r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bready_INST_0/O
                         net (fo=6, routed)           0.986     0.189    Adc3444_TCP_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X51Y104        LUT5 (Prop_lut5_I4_O)        0.326     0.515 r  Adc3444_TCP_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[1]_INST_0/O
                         net (fo=9, routed)           1.296     1.811    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_bready
    SLICE_X56Y85         LUT5 (Prop_lut5_I3_O)        0.124     1.935 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_awready_reg_i_1/O
                         net (fo=7, routed)           0.930     2.865    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_awready_next
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124     2.989 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_4/O
                         net (fo=6, routed)           0.804     3.793    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_4_n_0
    SLICE_X64Y72         LUT2 (Prop_lut2_I0_O)        0.124     3.917 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_5/O
                         net (fo=49, routed)          1.412     5.329    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_5_n_0
    SLICE_X83Y57         LUT3 (Prop_lut3_I1_O)        0.118     5.447 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout[6]_i_1/O
                         net (fo=2, routed)           0.668     6.116    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout[6]_i_1_n_0
    SLICE_X84Y57         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenFcode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.548     7.054    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/clk
    SLICE_X84Y57         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenFcode_reg[6]/C
                         clock pessimism              0.406     7.460    
                         clock uncertainty           -0.097     7.363    
    SLICE_X84Y57         FDRE (Setup_fdre_C_D)       -0.263     7.100    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenFcode_reg[6]
  -------------------------------------------------------------------
                         required time                          7.100    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenFcode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.344ns  (logic 1.560ns (18.696%)  route 6.784ns (81.304%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.945ns = ( 7.055 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.847    -2.255    Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X33Y105        FDSE                                         r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDSE (Prop_fdse_C_Q)         0.419    -1.836 r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/Q
                         net (fo=6, routed)           0.715    -1.121    Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/Q[1]
    SLICE_X33Y105        LUT3 (Prop_lut3_I1_O)        0.324    -0.797 r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bready_INST_0/O
                         net (fo=6, routed)           0.986     0.189    Adc3444_TCP_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X51Y104        LUT5 (Prop_lut5_I4_O)        0.326     0.515 r  Adc3444_TCP_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[1]_INST_0/O
                         net (fo=9, routed)           1.296     1.811    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_bready
    SLICE_X56Y85         LUT5 (Prop_lut5_I3_O)        0.124     1.935 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_awready_reg_i_1/O
                         net (fo=7, routed)           0.930     2.865    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_awready_next
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124     2.989 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_4/O
                         net (fo=6, routed)           0.804     3.793    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_4_n_0
    SLICE_X64Y72         LUT2 (Prop_lut2_I0_O)        0.124     3.917 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_5/O
                         net (fo=49, routed)          1.437     5.354    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_5_n_0
    SLICE_X82Y56         LUT3 (Prop_lut3_I1_O)        0.119     5.473 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout[5]_i_1/O
                         net (fo=2, routed)           0.616     6.089    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout[5]_i_1_n_0
    SLICE_X82Y54         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenFcode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.549     7.055    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/clk
    SLICE_X82Y54         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenFcode_reg[5]/C
                         clock pessimism              0.406     7.461    
                         clock uncertainty           -0.097     7.364    
    SLICE_X82Y54         FDRE (Setup_fdre_C_D)       -0.289     7.075    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenFcode_reg[5]
  -------------------------------------------------------------------
                         required time                          7.075    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.254ns  (logic 1.559ns (18.887%)  route 6.695ns (81.113%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 7.052 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.847    -2.255    Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X33Y105        FDSE                                         r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDSE (Prop_fdse_C_Q)         0.419    -1.836 r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/Q
                         net (fo=6, routed)           0.715    -1.121    Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/Q[1]
    SLICE_X33Y105        LUT3 (Prop_lut3_I1_O)        0.324    -0.797 r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bready_INST_0/O
                         net (fo=6, routed)           0.986     0.189    Adc3444_TCP_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X51Y104        LUT5 (Prop_lut5_I4_O)        0.326     0.515 r  Adc3444_TCP_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[1]_INST_0/O
                         net (fo=9, routed)           1.296     1.811    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_bready
    SLICE_X56Y85         LUT5 (Prop_lut5_I3_O)        0.124     1.935 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_awready_reg_i_1/O
                         net (fo=7, routed)           0.930     2.865    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_awready_next
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124     2.989 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_4/O
                         net (fo=6, routed)           0.804     3.793    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_4_n_0
    SLICE_X64Y72         LUT2 (Prop_lut2_I0_O)        0.124     3.917 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_5/O
                         net (fo=49, routed)          1.318     5.235    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_5_n_0
    SLICE_X80Y59         LUT3 (Prop_lut3_I1_O)        0.118     5.353 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout[10]_i_1/O
                         net (fo=2, routed)           0.647     5.999    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout[10]_i_1_n_0
    SLICE_X81Y59         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.546     7.052    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/clk
    SLICE_X81Y59         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout_reg[10]/C
                         clock pessimism              0.406     7.458    
                         clock uncertainty           -0.097     7.361    
    SLICE_X81Y59         FDRE (Setup_fdre_C_D)       -0.332     7.029    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout_reg[10]
  -------------------------------------------------------------------
                         required time                          7.029    
                         arrival time                          -5.999    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/op_word_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 3.377ns (38.089%)  route 5.489ns (61.911%))
  Logic Levels:           12  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.783ns = ( 7.217 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    0.558ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.906    -2.196    Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/s_axil_clk
    SLICE_X60Y111        FDRE                                         r  Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/op_word_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y111        FDRE (Prop_fdre_C_Q)         0.456    -1.740 r  Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/op_word_count_reg_reg[3]/Q
                         net (fo=8, routed)           0.992    -0.748    Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/op_word_count_reg[3]
    SLICE_X63Y111        LUT5 (Prop_lut5_I0_O)        0.124    -0.624 r  Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000    -0.624    Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/i__carry_i_7_n_0
    SLICE_X63Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.074 r  Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/tr_word_count_next1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.074    Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/tr_word_count_next1_inferred__1/i__carry_n_0
    SLICE_X63Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.040 f  Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/tr_word_count_next1_inferred__1/i__carry__0/CO[3]
                         net (fo=34, routed)          1.246     1.286    Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/tr_word_count_next11_in
    SLICE_X65Y111        LUT3 (Prop_lut3_I2_O)        0.152     1.438 r  Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/last_transfer_reg0_carry__0_i_4/O
                         net (fo=12, routed)          0.557     1.995    Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/last_transfer_reg0_carry__0_i_4_n_0
    SLICE_X63Y115        LUT6 (Prop_lut6_I4_O)        0.326     2.321 f  Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry_i_4/O
                         net (fo=5, routed)           0.791     3.112    Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/tr_word_count_next[2]
    SLICE_X61Y112        LUT1 (Prop_lut1_I0_O)        0.124     3.236 r  Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry_i_8/O
                         net (fo=1, routed)           0.000     3.236    Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry_i_8_n_0
    SLICE_X61Y112        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.786 r  Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.786    Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry_n_0
    SLICE_X61Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.900 r  Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.900    Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry__0_n_0
    SLICE_X61Y114        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.213 f  Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1_carry__1/O[3]
                         net (fo=3, routed)           0.976     5.189    Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/m_axi_awlen_reg1__0[12]
    SLICE_X62Y116        LUT4 (Prop_lut4_I0_O)        0.306     5.495 r  Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_8/O
                         net (fo=1, routed)           0.502     5.997    Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_8_n_0
    SLICE_X62Y116        LUT5 (Prop_lut5_I4_O)        0.124     6.121 r  Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_4/O
                         net (fo=1, routed)           0.425     6.546    Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_4_n_0
    SLICE_X61Y116        LUT6 (Prop_lut6_I1_O)        0.124     6.670 r  Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_2/O
                         net (fo=1, routed)           0.000     6.670    Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_i_2_n_0
    SLICE_X61Y116        FDRE                                         r  Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.710     7.217    Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/s_axil_clk
    SLICE_X61Y116        FDRE                                         r  Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_reg/C
                         clock pessimism              0.558     7.775    
                         clock uncertainty           -0.097     7.678    
    SLICE_X61Y116        FDRE (Setup_fdre_C_D)        0.031     7.709    Adc3444_TCP_i/TriggerCh_3/inst/inst_TriggerDMA/axi_dma/axi_dma_wr_inst/output_last_cycle_reg_reg
  -------------------------------------------------------------------
                         required time                          7.709    
                         arrival time                          -6.670    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenFcode_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.259ns  (logic 1.559ns (18.875%)  route 6.700ns (81.125%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.948ns = ( 7.052 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.847    -2.255    Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X33Y105        FDSE                                         r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDSE (Prop_fdse_C_Q)         0.419    -1.836 r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/Q
                         net (fo=6, routed)           0.715    -1.121    Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/Q[1]
    SLICE_X33Y105        LUT3 (Prop_lut3_I1_O)        0.324    -0.797 r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bready_INST_0/O
                         net (fo=6, routed)           0.986     0.189    Adc3444_TCP_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X51Y104        LUT5 (Prop_lut5_I4_O)        0.326     0.515 r  Adc3444_TCP_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[1]_INST_0/O
                         net (fo=9, routed)           1.296     1.811    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_bready
    SLICE_X56Y85         LUT5 (Prop_lut5_I3_O)        0.124     1.935 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_awready_reg_i_1/O
                         net (fo=7, routed)           0.930     2.865    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_awready_next
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124     2.989 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_4/O
                         net (fo=6, routed)           0.804     3.793    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_4_n_0
    SLICE_X64Y72         LUT2 (Prop_lut2_I0_O)        0.124     3.917 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_5/O
                         net (fo=49, routed)          1.187     5.104    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_5_n_0
    SLICE_X80Y60         LUT3 (Prop_lut3_I1_O)        0.118     5.222 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout[12]_i_1/O
                         net (fo=2, routed)           0.783     6.004    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout[12]_i_1_n_0
    SLICE_X80Y59         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenFcode_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.546     7.052    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/clk
    SLICE_X80Y59         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenFcode_reg[12]/C
                         clock pessimism              0.406     7.458    
                         clock uncertainty           -0.097     7.361    
    SLICE_X80Y59         FDRE (Setup_fdre_C_D)       -0.305     7.056    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenFcode_reg[12]
  -------------------------------------------------------------------
                         required time                          7.056    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  1.051    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/system_ila_axi_periph/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/system_ila_axi_periph/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 0.580ns (6.679%)  route 8.104ns (93.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.797ns = ( 7.203 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.196ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.906    -2.196    Adc3444_TCP_i/system_ila_axi_periph/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X67Y112        FDRE                                         r  Adc3444_TCP_i/system_ila_axi_periph/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y112        FDRE (Prop_fdre_C_Q)         0.456    -1.740 r  Adc3444_TCP_i/system_ila_axi_periph/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_dwe_r_reg/Q
                         net (fo=88, routed)          8.104     6.364    Adc3444_TCP_i/system_ila_axi_periph/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/s_dwe_o
    SLICE_X27Y140        LUT5 (Prop_lut5_I0_O)        0.124     6.488 r  Adc3444_TCP_i/system_ila_axi_periph/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state[1]_i_1__11/O
                         net (fo=1, routed)           0.000     6.488    Adc3444_TCP_i/system_ila_axi_periph/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/next_state[1]
    SLICE_X27Y140        FDRE                                         r  Adc3444_TCP_i/system_ila_axi_periph/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.696     7.203    Adc3444_TCP_i/system_ila_axi_periph/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/s_dclk_o
    SLICE_X27Y140        FDRE                                         r  Adc3444_TCP_i/system_ila_axi_periph/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state_reg[1]/C
                         clock pessimism              0.423     7.626    
                         clock uncertainty           -0.097     7.529    
    SLICE_X27Y140        FDRE (Setup_fdre_C_D)        0.029     7.558    Adc3444_TCP_i/system_ila_axi_periph/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.558    
                         arrival time                          -6.488    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.369ns  (logic 1.559ns (18.627%)  route 6.810ns (81.373%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.888ns = ( 7.112 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.255ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.847    -2.255    Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/aclk
    SLICE_X33Y105        FDSE                                         r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDSE (Prop_fdse_C_Q)         0.419    -1.836 r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/cnt_read_reg[1]/Q
                         net (fo=6, routed)           0.715    -1.121    Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/Q[1]
    SLICE_X33Y105        LUT3 (Prop_lut3_I1_O)        0.324    -0.797 r  Adc3444_TCP_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bready_INST_0/O
                         net (fo=6, routed)           0.986     0.189    Adc3444_TCP_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bready[0]
    SLICE_X51Y104        LUT5 (Prop_lut5_I4_O)        0.326     0.515 r  Adc3444_TCP_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_bready[1]_INST_0/O
                         net (fo=9, routed)           1.296     1.811    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_bready
    SLICE_X56Y85         LUT5 (Prop_lut5_I3_O)        0.124     1.935 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_awready_reg_i_1/O
                         net (fo=7, routed)           0.930     2.865    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/s_axil_awready_next
    SLICE_X61Y77         LUT6 (Prop_lut6_I2_O)        0.124     2.989 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_4/O
                         net (fo=6, routed)           0.804     3.793    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_4_n_0
    SLICE_X64Y72         LUT2 (Prop_lut2_I0_O)        0.124     3.917 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_5/O
                         net (fo=49, routed)          1.300     5.217    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenDemodThreshold[15]_i_5_n_0
    SLICE_X87Y62         LUT3 (Prop_lut3_I1_O)        0.118     5.335 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout[27]_i_1/O
                         net (fo=2, routed)           0.780     6.114    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout[27]_i_1_n_0
    SLICE_X90Y59         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.606     7.112    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/clk
    SLICE_X90Y59         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout_reg[27]/C
                         clock pessimism              0.406     7.518    
                         clock uncertainty           -0.097     7.421    
    SLICE_X90Y59         FDRE (Setup_fdre_C_D)       -0.233     7.188    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerInterface/rTrigGenSFTimeout_reg[27]
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -6.114    
  -------------------------------------------------------------------
                         slack                                  1.073    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1128]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1128]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.696%)  route 0.243ns (63.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.221ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.686ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.632    -0.804    Adc3444_TCP_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/aclk
    SLICE_X51Y113        FDRE                                         r  Adc3444_TCP_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.663 r  Adc3444_TCP_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1128]/Q
                         net (fo=2, routed)           0.243    -0.420    Adc3444_TCP_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1144]_0[47]
    SLICE_X46Y111        FDRE                                         r  Adc3444_TCP_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.910    -1.221    Adc3444_TCP_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X46Y111        FDRE                                         r  Adc3444_TCP_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1128]/C
                         clock pessimism              0.686    -0.535    
    SLICE_X46Y111        FDRE (Hold_fdre_C_D)         0.063    -0.472    Adc3444_TCP_i/smartconnect_3/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1128]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.420    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.066%)  route 0.400ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.643    -0.793    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X33Y100        FDRE                                         r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=87, routed)          0.400    -0.252    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/ADDRD0
    SLICE_X32Y95         RAMD32                                       r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.827    -1.304    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X32Y95         RAMD32                                       r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
                         clock pessimism              0.690    -0.614    
    SLICE_X32Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.304    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.066%)  route 0.400ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.643    -0.793    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X33Y100        FDRE                                         r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=87, routed)          0.400    -0.252    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/ADDRD0
    SLICE_X32Y95         RAMD32                                       r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.827    -1.304    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X32Y95         RAMD32                                       r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
                         clock pessimism              0.690    -0.614    
    SLICE_X32Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.304    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.066%)  route 0.400ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.643    -0.793    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X33Y100        FDRE                                         r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=87, routed)          0.400    -0.252    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/ADDRD0
    SLICE_X32Y95         RAMD32                                       r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.827    -1.304    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X32Y95         RAMD32                                       r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB/CLK
                         clock pessimism              0.690    -0.614    
    SLICE_X32Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.304    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.066%)  route 0.400ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.643    -0.793    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X33Y100        FDRE                                         r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=87, routed)          0.400    -0.252    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/ADDRD0
    SLICE_X32Y95         RAMD32                                       r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.827    -1.304    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X32Y95         RAMD32                                       r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1/CLK
                         clock pessimism              0.690    -0.614    
    SLICE_X32Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.304    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.066%)  route 0.400ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.643    -0.793    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X33Y100        FDRE                                         r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=87, routed)          0.400    -0.252    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/ADDRD0
    SLICE_X32Y95         RAMD32                                       r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.827    -1.304    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X32Y95         RAMD32                                       r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC/CLK
                         clock pessimism              0.690    -0.614    
    SLICE_X32Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.304    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.066%)  route 0.400ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.643    -0.793    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X33Y100        FDRE                                         r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=87, routed)          0.400    -0.252    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/ADDRD0
    SLICE_X32Y95         RAMD32                                       r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.827    -1.304    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X32Y95         RAMD32                                       r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1/CLK
                         clock pessimism              0.690    -0.614    
    SLICE_X32Y95         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.304    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.066%)  route 0.400ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.643    -0.793    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X33Y100        FDRE                                         r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=87, routed)          0.400    -0.252    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/ADDRD0
    SLICE_X32Y95         RAMS32                                       r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.827    -1.304    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X32Y95         RAMS32                                       r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD/CLK
                         clock pessimism              0.690    -0.614    
    SLICE_X32Y95         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.304    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.141ns (26.066%)  route 0.400ns (73.934%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.793ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.643    -0.793    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X33Y100        FDRE                                         r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.652 r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=87, routed)          0.400    -0.252    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/ADDRD0
    SLICE_X32Y95         RAMS32                                       r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.827    -1.304    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/WCLK
    SLICE_X32Y95         RAMS32                                       r  Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD_D1/CLK
                         clock pessimism              0.690    -0.614    
    SLICE_X32Y95         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.304    Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.317%)  route 0.258ns (64.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.826ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.611    -0.826    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/iTrigClk
    SLICE_X99Y50         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.685 r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[16]/Q
                         net (fo=3, routed)           0.258    -0.426    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[32]
    SLICE_X98Y49         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.882    -1.249    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/iTrigClk
    SLICE_X98Y49         FDRE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]/C
                         clock pessimism              0.695    -0.554    
    SLICE_X98Y49         FDRE (Hold_fdre_C_D)         0.075    -0.479    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.426    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8      Adc3444_TCP_i/system_Trig_Ch1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8      Adc3444_TCP_i/system_Trig_Ch1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9      Adc3444_TCP_i/system_Trig_Ch1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9      Adc3444_TCP_i/system_Trig_Ch1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7      Adc3444_TCP_i/system_Trig_Ch1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y7      Adc3444_TCP_i/system_Trig_Ch1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8      Adc3444_TCP_i/system_Trig_Ch1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8      Adc3444_TCP_i/system_Trig_Ch1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5      Adc3444_TCP_i/system_Trig_Ch1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5      Adc3444_TCP_i/system_Trig_Ch1/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y19     Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y19     Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y19     Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y19     Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y19     Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y19     Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y19     Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X22Y19     Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y19     Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y19     Adc3444_TCP_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y76     Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y76     Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y76     Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y76     Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y76     Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y76     Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y76     Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y76     Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y76     Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y76     Adc3444_TCP_i/smartconnect_3/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2
  To Clock:  clkfbout_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       22.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         25.000      22.845     BUFGCTRL_X0Y5    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y0  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.034ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 1.182ns (21.529%)  route 4.308ns (78.471%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 36.893 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.966     7.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X108Y68        LUT5 (Prop_lut5_I0_O)        0.124     7.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.254     8.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X111Y62        LUT4 (Prop_lut4_I1_O)        0.152     8.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     9.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I5_O)        0.326     9.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.551     9.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y61        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.683    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y61        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.501    37.394    
                         clock uncertainty           -0.035    37.359    
    SLICE_X109Y61        FDRE (Setup_fdre_C_R)       -0.429    36.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 27.034    

Slack (MET) :             27.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 1.182ns (21.529%)  route 4.308ns (78.471%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 36.893 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.966     7.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X108Y68        LUT5 (Prop_lut5_I0_O)        0.124     7.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.254     8.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X111Y62        LUT4 (Prop_lut4_I1_O)        0.152     8.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     9.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I5_O)        0.326     9.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.551     9.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y61        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.683    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y61        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.501    37.394    
                         clock uncertainty           -0.035    37.359    
    SLICE_X109Y61        FDRE (Setup_fdre_C_R)       -0.429    36.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 27.034    

Slack (MET) :             27.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 1.182ns (21.529%)  route 4.308ns (78.471%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 36.893 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.966     7.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X108Y68        LUT5 (Prop_lut5_I0_O)        0.124     7.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.254     8.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X111Y62        LUT4 (Prop_lut4_I1_O)        0.152     8.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     9.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I5_O)        0.326     9.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.551     9.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y61        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.683    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y61        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.501    37.394    
                         clock uncertainty           -0.035    37.359    
    SLICE_X109Y61        FDRE (Setup_fdre_C_R)       -0.429    36.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 27.034    

Slack (MET) :             27.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 1.182ns (21.529%)  route 4.308ns (78.471%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 36.893 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.966     7.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X108Y68        LUT5 (Prop_lut5_I0_O)        0.124     7.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.254     8.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X111Y62        LUT4 (Prop_lut4_I1_O)        0.152     8.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     9.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I5_O)        0.326     9.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.551     9.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y61        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.683    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y61        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.501    37.394    
                         clock uncertainty           -0.035    37.359    
    SLICE_X109Y61        FDRE (Setup_fdre_C_R)       -0.429    36.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 27.034    

Slack (MET) :             27.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 1.182ns (21.529%)  route 4.308ns (78.471%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 36.893 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.966     7.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X108Y68        LUT5 (Prop_lut5_I0_O)        0.124     7.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.254     8.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X111Y62        LUT4 (Prop_lut4_I1_O)        0.152     8.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     9.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I5_O)        0.326     9.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.551     9.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y61        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.683    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y61        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.501    37.394    
                         clock uncertainty           -0.035    37.359    
    SLICE_X109Y61        FDRE (Setup_fdre_C_R)       -0.429    36.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 27.034    

Slack (MET) :             27.034ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.490ns  (logic 1.182ns (21.529%)  route 4.308ns (78.471%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.893ns = ( 36.893 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.966     7.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X108Y68        LUT5 (Prop_lut5_I0_O)        0.124     7.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.254     8.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X111Y62        LUT4 (Prop_lut4_I1_O)        0.152     8.586 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.433     9.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X111Y62        LUT6 (Prop_lut6_I5_O)        0.326     9.345 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.551     9.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X109Y61        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.683    36.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X109Y61        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.501    37.394    
                         clock uncertainty           -0.035    37.359    
    SLICE_X109Y61        FDRE (Setup_fdre_C_R)       -0.429    36.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.930    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                 27.034    

Slack (MET) :             27.549ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 1.630ns (30.073%)  route 3.790ns (69.927%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 36.885 - 33.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.854     4.410    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y69        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDRE (Prop_fdre_C_Q)         0.419     4.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.625     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X111Y70        LUT4 (Prop_lut4_I1_O)        0.299     6.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=3, routed)           0.997     7.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X110Y69        LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.168     9.707    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X107Y70        LUT6 (Prop_lut6_I4_O)        0.124     9.831 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.831    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X107Y70        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.675    36.885    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y70        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.501    37.386    
                         clock uncertainty           -0.035    37.351    
    SLICE_X107Y70        FDRE (Setup_fdre_C_D)        0.029    37.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.380    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                 27.549    

Slack (MET) :             27.614ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 1.630ns (30.440%)  route 3.725ns (69.560%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.882ns = ( 36.882 - 33.000 ) 
    Source Clock Delay      (SCD):    4.410ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.854     4.410    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y69        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDRE (Prop_fdre_C_Q)         0.419     4.829 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=55, routed)          1.625     6.454    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X111Y70        LUT4 (Prop_lut4_I1_O)        0.299     6.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_20/O
                         net (fo=3, routed)           0.997     7.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[12]
    SLICE_X110Y69        LUT6 (Prop_lut6_I3_O)        0.124     7.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11/O
                         net (fo=1, routed)           0.000     7.874    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_11_n_0
    SLICE_X110Y69        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.424 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X110Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.103     9.641    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X107Y72        LUT5 (Prop_lut5_I2_O)        0.124     9.765 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X107Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.672    36.882    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X107Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.501    37.383    
                         clock uncertainty           -0.035    37.348    
    SLICE_X107Y72        FDRE (Setup_fdre_C_D)        0.031    37.379    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.379    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                 27.614    

Slack (MET) :             27.754ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 0.828ns (17.496%)  route 3.904ns (82.504%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 36.896 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.966     7.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X108Y68        LUT5 (Prop_lut5_I0_O)        0.124     7.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.254     8.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X111Y62        LUT5 (Prop_lut5_I2_O)        0.124     8.558 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.580     9.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X110Y61        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.686    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X110Y61        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.460    37.356    
                         clock uncertainty           -0.035    37.321    
    SLICE_X110Y61        FDRE (Setup_fdre_C_R)       -0.429    36.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         36.892    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                 27.754    

Slack (MET) :             27.754ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 0.828ns (17.496%)  route 3.904ns (82.504%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 36.896 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.966     7.056    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X108Y68        LUT5 (Prop_lut5_I0_O)        0.124     7.180 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           1.254     8.434    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X111Y62        LUT5 (Prop_lut5_I2_O)        0.124     8.558 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.580     9.138    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/iTARGET_reg[10]
    SLICE_X110Y61        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.686    36.896    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X110Y61        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.460    37.356    
                         clock uncertainty           -0.035    37.321    
    SLICE_X110Y61        FDRE (Setup_fdre_C_R)       -0.429    36.892    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         36.892    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                 27.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.827%)  route 0.213ns (60.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.639     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X113Y52        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.141     1.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.213     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X112Y53        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.910     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X112Y53        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.401     1.759    
    SLICE_X112Y53        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.827%)  route 0.213ns (60.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.639     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X113Y52        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.141     1.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.213     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X112Y53        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.910     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X112Y53        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.401     1.759    
    SLICE_X112Y53        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.827%)  route 0.213ns (60.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.639     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X113Y52        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.141     1.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.213     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X112Y53        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.910     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X112Y53        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.401     1.759    
    SLICE_X112Y53        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.827%)  route 0.213ns (60.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.639     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X113Y52        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.141     1.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.213     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X112Y53        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.910     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X112Y53        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.401     1.759    
    SLICE_X112Y53        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.827%)  route 0.213ns (60.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.639     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X113Y52        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.141     1.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.213     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X112Y53        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.910     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X112Y53        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.401     1.759    
    SLICE_X112Y53        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.827%)  route 0.213ns (60.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.639     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X113Y52        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.141     1.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.213     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X112Y53        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.910     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X112Y53        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.401     1.759    
    SLICE_X112Y53        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.827%)  route 0.213ns (60.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.639     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X113Y52        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.141     1.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.213     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X112Y53        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.910     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X112Y53        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
                         clock pessimism             -0.401     1.759    
    SLICE_X112Y53        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.827%)  route 0.213ns (60.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.639     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X113Y52        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y52        FDCE (Prop_fdce_C_Q)         0.141     1.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.213     2.098    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X112Y53        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.910     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X112Y53        RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
                         clock pessimism             -0.401     1.759    
    SLICE_X112Y53        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     2.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.404ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.638     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X113Y55        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y55        FDCE (Prop_fdce_C_Q)         0.141     1.884 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.124     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X112Y55        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.910     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X112Y55        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.404     1.756    
    SLICE_X112Y55        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.902    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.385%)  route 0.275ns (62.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.639     1.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X112Y52        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y52        FDCE (Prop_fdce_C_Q)         0.164     1.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.275     2.183    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/ADDRD1
    SLICE_X112Y54        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.910     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X112Y54        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.401     1.759    
    SLICE_X112Y54        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.068    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         33.000      30.845     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X100Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X99Y59   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X100Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X100Y56  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X100Y56  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X100Y56  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X100Y56  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X100Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X100Y57  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y54  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y54  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y55  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y54  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         16.500      15.250     SLICE_X112Y54  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dco_clk_pin
  To Clock:  dco_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       13.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.588ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (dco_clk_pin rise@16.667ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.456ns (17.195%)  route 2.196ns (82.805%))
  Logic Levels:           0  
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.919ns = ( 22.586 - 16.667 ) 
    Source Clock Delay      (SCD):    6.750ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043     1.043 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     1.043    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.859 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.924     4.783    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.884 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.866     6.750    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/CLK
    SLICE_X113Y60        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.456     7.206 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[0]/Q
                         net (fo=2, routed)           2.196     9.401    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg_n_0_[0]
    SLICE_X84Y37         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                     16.667    16.667 r  
    U14                                               0.000    16.667 r  DCO_p (IN)
                         net (fo=0)                   0.000    16.667    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.999    17.666 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000    17.666    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    18.422 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.518    20.940    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    21.031 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.555    22.586    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/CLK
    SLICE_X84Y37         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[2]/C
                         clock pessimism              0.520    23.106    
                         clock uncertainty           -0.035    23.071    
    SLICE_X84Y37         FDRE (Setup_fdre_C_D)       -0.081    22.990    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         22.990    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                 13.588    

Slack (MET) :             13.707ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (dco_clk_pin rise@16.667ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.456ns (18.037%)  route 2.072ns (81.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.914ns = ( 22.581 - 16.667 ) 
    Source Clock Delay      (SCD):    6.750ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043     1.043 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     1.043    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.859 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.924     4.783    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.884 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.866     6.750    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/CLK
    SLICE_X113Y60        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.456     7.206 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[1]/Q
                         net (fo=2, routed)           2.072     9.278    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg_n_0_[1]
    SLICE_X87Y31         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                     16.667    16.667 r  
    U14                                               0.000    16.667 r  DCO_p (IN)
                         net (fo=0)                   0.000    16.667    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.999    17.666 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000    17.666    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    18.422 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.518    20.940    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    21.031 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.550    22.581    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/CLK
    SLICE_X87Y31         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[3]/C
                         clock pessimism              0.520    23.101    
                         clock uncertainty           -0.035    23.066    
    SLICE_X87Y31         FDRE (Setup_fdre_C_D)       -0.081    22.985    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         22.985    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                 13.707    

Slack (MET) :             14.250ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (dco_clk_pin rise@16.667ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        2.266ns  (logic 0.518ns (22.863%)  route 1.748ns (77.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 22.725 - 16.667 ) 
    Source Clock Delay      (SCD):    6.764ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043     1.043 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     1.043    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.859 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.924     4.783    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.884 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.880     6.764    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/CLK
    SLICE_X112Y47        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518     7.282 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[0]/Q
                         net (fo=2, routed)           1.748     9.029    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout[0]
    SLICE_X112Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                     16.667    16.667 r  
    U14                                               0.000    16.667 r  DCO_p (IN)
                         net (fo=0)                   0.000    16.667    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.999    17.666 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000    17.666    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    18.422 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.518    20.940    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    21.031 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.694    22.725    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/CLK
    SLICE_X112Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[2]/C
                         clock pessimism              0.634    23.360    
                         clock uncertainty           -0.035    23.324    
    SLICE_X112Y13        FDRE (Setup_fdre_C_D)       -0.045    23.279    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         23.279    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                 14.250    

Slack (MET) :             14.319ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/IDDR_inst/C
                            (rising edge-triggered cell IDDR clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (dco_clk_pin rise@16.667ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        4.649ns  (logic 0.508ns (10.926%)  route 4.141ns (89.074%))
  Logic Levels:           0  
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.064ns = ( 22.731 - 16.667 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043     1.043 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     1.043    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.859 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.888     3.746    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dclk_idly
    ILOGIC_X1Y94         IDDR                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y94         IDDR (Prop_iddr_C_Q2)        0.508     4.254 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/IDDR_inst/Q2
                         net (fo=1, routed)           4.141     8.396    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/Q_1
    SLICE_X112Y47        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                     16.667    16.667 r  
    U14                                               0.000    16.667 r  DCO_p (IN)
                         net (fo=0)                   0.000    16.667    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.999    17.666 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000    17.666    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    18.422 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.518    20.940    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    21.031 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.700    22.731    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/CLK
    SLICE_X112Y47        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[0]/C
                         clock pessimism              0.104    22.835    
                         clock uncertainty           -0.035    22.800    
    SLICE_X112Y47        FDRE (Setup_fdre_C_D)       -0.085    22.715    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         22.715    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 14.319    

Slack (MET) :             14.420ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (dco_clk_pin rise@16.667ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        2.059ns  (logic 0.518ns (25.153%)  route 1.541ns (74.847%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 22.725 - 16.667 ) 
    Source Clock Delay      (SCD):    6.764ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043     1.043 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     1.043    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.859 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.924     4.783    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.884 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.880     6.764    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/CLK
    SLICE_X112Y47        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518     7.282 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[1]/Q
                         net (fo=2, routed)           1.541     8.823    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout[1]
    SLICE_X113Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                     16.667    16.667 r  
    U14                                               0.000    16.667 r  DCO_p (IN)
                         net (fo=0)                   0.000    16.667    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.999    17.666 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000    17.666    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    18.422 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.518    20.940    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    21.031 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.694    22.725    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/CLK
    SLICE_X113Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[3]/C
                         clock pessimism              0.634    23.360    
                         clock uncertainty           -0.035    23.324    
    SLICE_X113Y13        FDRE (Setup_fdre_C_D)       -0.081    23.243    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                          -8.823    
  -------------------------------------------------------------------
                         slack                                 14.420    

Slack (MET) :             14.462ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/IDDR_inst/C
                            (rising edge-triggered cell IDDR clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (dco_clk_pin rise@16.667ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.508ns (10.724%)  route 4.229ns (89.276%))
  Logic Levels:           0  
  Clock Path Skew:        2.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.051ns = ( 22.718 - 16.667 ) 
    Source Clock Delay      (SCD):    3.466ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043     1.043 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     1.043    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.859 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.607     3.466    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dclk_idly
    ILOGIC_X1Y92         IDDR                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         IDDR (Prop_iddr_C_Q2)        0.508     3.974 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/IDDR_inst/Q2
                         net (fo=1, routed)           4.229     8.203    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/Q_1
    SLICE_X113Y60        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                     16.667    16.667 r  
    U14                                               0.000    16.667 r  DCO_p (IN)
                         net (fo=0)                   0.000    16.667    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.999    17.666 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000    17.666    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    18.422 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.518    20.940    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    21.031 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.687    22.718    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/CLK
    SLICE_X113Y60        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[0]/C
                         clock pessimism              0.104    22.821    
                         clock uncertainty           -0.035    22.786    
    SLICE_X113Y60        FDRE (Setup_fdre_C_D)       -0.121    22.665    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         22.665    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                 14.462    

Slack (MET) :             14.521ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/IDDR_inst/C
                            (rising edge-triggered cell IDDR clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (dco_clk_pin rise@16.667ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        5.008ns  (logic 0.517ns (10.323%)  route 4.491ns (89.677%))
  Logic Levels:           0  
  Clock Path Skew:        3.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.050ns = ( 22.717 - 16.667 ) 
    Source Clock Delay      (SCD):    3.119ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043     1.043 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     1.043    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.859 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.260     3.119    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dclk_idly
    ILOGIC_X1Y84         IDDR                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         IDDR (Prop_iddr_C_Q1)        0.517     3.636 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/IDDR_inst/Q1
                         net (fo=1, routed)           4.491     8.127    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/Q_0
    SLICE_X113Y88        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                     16.667    16.667 r  
    U14                                               0.000    16.667 r  DCO_p (IN)
                         net (fo=0)                   0.000    16.667    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.999    17.666 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000    17.666    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    18.422 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.518    20.940    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    21.031 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.686    22.717    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X113Y88        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[1]/C
                         clock pessimism              0.104    22.820    
                         clock uncertainty           -0.035    22.785    
    SLICE_X113Y88        FDRE (Setup_fdre_C_D)       -0.137    22.648    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         22.648    
                         arrival time                          -8.127    
  -------------------------------------------------------------------
                         slack                                 14.521    

Slack (MET) :             14.552ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (dco_clk_pin rise@16.667ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.456ns (22.762%)  route 1.547ns (77.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.220ns = ( 22.887 - 16.667 ) 
    Source Clock Delay      (SCD):    6.749ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043     1.043 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     1.043    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.859 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.924     4.783    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.884 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.865     6.749    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X113Y88        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.456     7.205 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[1]/Q
                         net (fo=2, routed)           1.547     8.752    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg_n_0_[1]
    SLICE_X113Y116       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                     16.667    16.667 r  
    U14                                               0.000    16.667 r  DCO_p (IN)
                         net (fo=0)                   0.000    16.667    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.999    17.666 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000    17.666    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    18.422 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.518    20.940    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    21.031 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.856    22.887    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X113Y116       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[3]/C
                         clock pessimism              0.534    23.421    
                         clock uncertainty           -0.035    23.385    
    SLICE_X113Y116       FDRE (Setup_fdre_C_D)       -0.081    23.304    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[3]
  -------------------------------------------------------------------
                         required time                         23.304    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 14.552    

Slack (MET) :             14.588ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (dco_clk_pin rise@16.667ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        2.004ns  (logic 0.456ns (22.758%)  route 1.548ns (77.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.220ns = ( 22.887 - 16.667 ) 
    Source Clock Delay      (SCD):    6.749ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043     1.043 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     1.043    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.859 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.924     4.783    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.884 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.865     6.749    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X113Y88        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.456     7.205 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[0]/Q
                         net (fo=2, routed)           1.548     8.752    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg_n_0_[0]
    SLICE_X112Y116       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                     16.667    16.667 r  
    U14                                               0.000    16.667 r  DCO_p (IN)
                         net (fo=0)                   0.000    16.667    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.999    17.666 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000    17.666    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    18.422 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.518    20.940    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    21.031 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.856    22.887    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X112Y116       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[2]/C
                         clock pessimism              0.534    23.421    
                         clock uncertainty           -0.035    23.385    
    SLICE_X112Y116       FDRE (Setup_fdre_C_D)       -0.045    23.340    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[2]
  -------------------------------------------------------------------
                         required time                         23.340    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 14.588    

Slack (MET) :             14.707ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/IDDR_inst/C
                            (rising edge-triggered cell IDDR clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (dco_clk_pin rise@16.667ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.517ns (12.180%)  route 3.728ns (87.820%))
  Logic Levels:           0  
  Clock Path Skew:        2.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.064ns = ( 22.731 - 16.667 ) 
    Source Clock Delay      (SCD):    3.746ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043     1.043 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     1.043    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.859 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.888     3.746    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dclk_idly
    ILOGIC_X1Y94         IDDR                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y94         IDDR (Prop_iddr_C_Q1)        0.517     4.263 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/IDDR_inst/Q1
                         net (fo=1, routed)           3.728     7.991    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/Q_0
    SLICE_X112Y47        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                     16.667    16.667 r  
    U14                                               0.000    16.667 r  DCO_p (IN)
                         net (fo=0)                   0.000    16.667    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.999    17.666 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000    17.666    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    18.422 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.518    20.940    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    21.031 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.700    22.731    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/CLK
    SLICE_X112Y47        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[1]/C
                         clock pessimism              0.104    22.835    
                         clock uncertainty           -0.035    22.800    
    SLICE_X112Y47        FDRE (Setup_fdre_C_D)       -0.101    22.699    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         22.699    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                 14.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/IDDR_inst/C
                            (rising edge-triggered cell IDDR clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dco_clk_pin rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.449ns (12.191%)  route 3.234ns (87.809%))
  Logic Levels:           0  
  Clock Path Skew:        3.476ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.750ns
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.999     0.999 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.999    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756     1.755 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.415     3.170    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dclk_idly
    ILOGIC_X1Y92         IDDR                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         IDDR (Prop_iddr_C_Q1)        0.449     3.619 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/IDDR_inst/Q1
                         net (fo=1, routed)           3.234     6.853    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/Q_0
    SLICE_X113Y60        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043     1.043 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     1.043    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.859 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.924     4.783    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101     4.884 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.866     6.750    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/CLK
    SLICE_X113Y60        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[1]/C
                         clock pessimism             -0.104     6.646    
    SLICE_X113Y60        FDRE (Hold_fdre_C_D)         0.132     6.778    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.778    
                         arrival time                           6.853    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/IDDR_inst/C
                            (rising edge-triggered cell IDDR clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk_pin rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.179ns (8.459%)  route 1.937ns (91.541%))
  Logic Levels:           0  
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           0.444     1.149    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dclk_idly
    ILOGIC_X1Y84         IDDR                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         IDDR (Prop_iddr_C_Q2)        0.179     1.328 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/IDDR_inst/Q2
                         net (fo=1, routed)           1.937     3.265    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/Q_1
    SLICE_X113Y88        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.492    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.798 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.452     2.250    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.279 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.908     3.187    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X113Y88        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[0]/C
                         clock pessimism             -0.094     3.093    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.045     3.138    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.265    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/IDDR_inst/C
                            (rising edge-triggered cell IDDR clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk_pin rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        2.032ns  (logic 0.179ns (8.808%)  route 1.853ns (91.192%))
  Logic Levels:           0  
  Clock Path Skew:        1.794ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           0.595     1.299    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dclk_idly
    ILOGIC_X1Y92         IDDR                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y92         IDDR (Prop_iddr_C_Q2)        0.179     1.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/IDDR_inst/Q2
                         net (fo=1, routed)           1.853     3.332    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/Q_1
    SLICE_X113Y60        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.492    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.798 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.452     2.250    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.279 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.908     3.187    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/CLK
    SLICE_X113Y60        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[0]/C
                         clock pessimism             -0.094     3.093    
    SLICE_X113Y60        FDRE (Hold_fdre_C_D)         0.045     3.138    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.138    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk_pin rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.266     1.970    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.996 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.584     2.580    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/CLK
    SLICE_X84Y37         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.141     2.721 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[6]/Q
                         net (fo=2, routed)           0.130     2.851    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg_n_0_[6]
    SLICE_X84Y37         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.492    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.798 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.452     2.250    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.279 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.852     3.131    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/CLK
    SLICE_X84Y37         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[8]/C
                         clock pessimism             -0.551     2.580    
    SLICE_X84Y37         FDRE (Hold_fdre_C_D)         0.075     2.655    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.655    
                         arrival time                           2.851    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk_pin rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.416%)  route 0.075ns (33.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.266     1.970    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.996 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.636     2.632    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/CLK
    SLICE_X112Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y13        FDRE (Prop_fdre_C_Q)         0.148     2.780 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[8]/Q
                         net (fo=2, routed)           0.075     2.855    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout[8]
    SLICE_X112Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.492    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.798 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.452     2.250    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.279 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.906     3.185    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/CLK
    SLICE_X112Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[10]/C
                         clock pessimism             -0.553     2.632    
    SLICE_X112Y13        FDRE (Hold_fdre_C_D)         0.022     2.654    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.654    
                         arrival time                           2.855    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk_pin rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.392%)  route 0.075ns (33.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.266     1.970    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.996 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.715     2.711    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X112Y116       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.148     2.859 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[8]/Q
                         net (fo=2, routed)           0.075     2.934    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg_n_0_[8]
    SLICE_X112Y116       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.492    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.798 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.452     2.250    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.279 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.989     3.268    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X112Y116       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[10]/C
                         clock pessimism             -0.557     2.711    
    SLICE_X112Y116       FDRE (Hold_fdre_C_D)         0.022     2.733    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.733    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk_pin rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.596%)  route 0.070ns (35.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.126ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.266     1.970    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.996 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.581     2.577    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/CLK
    SLICE_X87Y31         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_fdre_C_Q)         0.128     2.705 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[9]/Q
                         net (fo=2, routed)           0.070     2.775    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg_n_0_[9]
    SLICE_X87Y31         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.492    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.798 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.452     2.250    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.279 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.847     3.126    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/CLK
    SLICE_X87Y31         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[11]/C
                         clock pessimism             -0.549     2.577    
    SLICE_X87Y31         FDRE (Hold_fdre_C_D)        -0.008     2.569    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.775    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk_pin rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.596%)  route 0.070ns (35.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.557ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.266     1.970    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.996 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.715     2.711    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X113Y116       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.128     2.839 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[9]/Q
                         net (fo=2, routed)           0.070     2.910    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg_n_0_[9]
    SLICE_X113Y116       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.492    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.798 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.452     2.250    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.279 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.989     3.268    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X113Y116       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[11]/C
                         clock pessimism             -0.557     2.711    
    SLICE_X113Y116       FDRE (Hold_fdre_C_D)        -0.008     2.703    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.703    
                         arrival time                           2.910    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk_pin rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.128ns (64.569%)  route 0.070ns (35.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.185ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.266     1.970    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.996 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.636     2.632    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/CLK
    SLICE_X113Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y13        FDRE (Prop_fdre_C_Q)         0.128     2.760 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[9]/Q
                         net (fo=2, routed)           0.070     2.830    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout[9]
    SLICE_X113Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.492    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.798 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.452     2.250    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.279 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.906     3.185    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/CLK
    SLICE_X113Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[11]/C
                         clock pessimism             -0.553     2.632    
    SLICE_X113Y13        FDRE (Hold_fdre_C_D)        -0.008     2.624    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.624    
                         arrival time                           2.830    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/IDDR_inst/C
                            (rising edge-triggered cell IDDR clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             dco_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dco_clk_pin rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.180ns (8.196%)  route 2.016ns (91.804%))
  Logic Levels:           0  
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    1.149ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           0.444     1.149    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dclk_idly
    ILOGIC_X1Y84         IDDR                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/IDDR_inst/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y84         IDDR (Prop_iddr_C_Q1)        0.180     1.329 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/IDDR_inst/Q1
                         net (fo=1, routed)           2.016     3.345    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/Q_0
    SLICE_X113Y88        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.492     0.492 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.492    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.798 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.452     2.250    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.279 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.908     3.187    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X113Y88        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[1]/C
                         clock pessimism             -0.094     3.093    
    SLICE_X113Y88        FDRE (Hold_fdre_C_D)         0.041     3.134    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.134    
                         arrival time                           3.345    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dco_clk_pin
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { DCO_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         16.667      14.512     BUFGCTRL_X0Y4  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/I
Min Period        n/a     IDDR/C   n/a            1.474         16.667      15.193     ILOGIC_X1Y94   Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/IDDR_inst/C
Min Period        n/a     IDDR/C   n/a            1.474         16.667      15.193     ILOGIC_X1Y92   Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/IDDR_inst/C
Min Period        n/a     IDDR/C   n/a            1.474         16.667      15.193     ILOGIC_X1Y84   Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/IDDR_inst/C
Min Period        n/a     FDRE/C   n/a            1.000         16.667      15.667     SLICE_X112Y47  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.667      15.667     SLICE_X112Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.667      15.667     SLICE_X113Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.667      15.667     SLICE_X112Y47  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.667      15.667     SLICE_X112Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         16.667      15.667     SLICE_X113Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.334       7.834      SLICE_X112Y47  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         8.334       7.834      SLICE_X112Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.334       7.834      SLICE_X112Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         8.334       7.834      SLICE_X113Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.334       7.834      SLICE_X113Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.334       7.834      SLICE_X112Y47  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         8.334       7.834      SLICE_X112Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.334       7.834      SLICE_X112Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         8.334       7.834      SLICE_X113Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         8.334       7.834      SLICE_X113Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X112Y47  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X112Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X113Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X112Y47  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X112Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X113Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X112Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X113Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X112Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         8.333       7.833      SLICE_X113Y13  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       23.619ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.482ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.619ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (sys_clk_pin rise@25.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.518ns (39.831%)  route 0.782ns (60.169%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.379ns = ( 27.379 - 25.000 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y7                                                0.000     0.000 r  clk_40m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_40m_i
    Y7                   IBUF (Prop_ibuf_I_O)         1.513     1.513 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.088     2.601    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_i
    SLICE_X0Y18          FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.518     3.119 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r1_reg/Q
                         net (fo=1, routed)           0.782     3.902    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r1
    SLICE_X0Y18          FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     25.000    25.000 r  
    Y7                                                0.000    25.000 r  clk_40m_i (IN)
                         net (fo=0)                   0.000    25.000    clk_40m_i
    Y7                   IBUF (Prop_ibuf_I_O)         1.442    26.442 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.937    27.379    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_i
    SLICE_X0Y18          FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r2_reg/C
                         clock pessimism              0.222    27.601    
                         clock uncertainty           -0.035    27.566    
    SLICE_X0Y18          FDCE (Setup_fdce_C_D)       -0.045    27.521    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r2_reg
  -------------------------------------------------------------------
                         required time                         27.521    
                         arrival time                          -3.902    
  -------------------------------------------------------------------
                         slack                                 23.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.164ns (30.683%)  route 0.370ns (69.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.994ns
    Source Clock Delay      (SCD):    0.728ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y7                                                0.000     0.000 r  clk_40m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_40m_i
    Y7                   IBUF (Prop_ibuf_I_O)         0.280     0.280 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.447     0.728    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_i
    SLICE_X0Y18          FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.164     0.892 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r1_reg/Q
                         net (fo=1, routed)           0.370     1.262    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r1
    SLICE_X0Y18          FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y7                                                0.000     0.000 r  clk_40m_i (IN)
                         net (fo=0)                   0.000     0.000    clk_40m_i
    Y7                   IBUF (Prop_ibuf_I_O)         0.469     0.469 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.525     0.994    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_i
    SLICE_X0Y18          FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r2_reg/C
                         clock pessimism             -0.266     0.728    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.052     0.780    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r2_reg
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.482    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_40m_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X0Y18  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r1_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         25.000      24.000     SLICE_X0Y18  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r2_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X0Y18  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r1_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X0Y18  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r2_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X0Y18  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r1_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X0Y18  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r2_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X0Y18  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r1_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X0Y18  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r2_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X0Y18  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r1_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         12.500      12.000     SLICE_X0Y18  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/rst_r2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_2
  To Clock:  clk_out1_clk_wiz_3

Setup :            0  Failing Endpoints,  Worst Slack        8.573ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.573ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.324ns  (logic 0.518ns (39.116%)  route 0.806ns (60.884%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9                                      0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X108Y9         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.806     1.324    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X110Y9         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X110Y9         FDRE (Setup_fdre_C_D)       -0.103     9.897    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                  8.573    

Slack (MET) :             8.581ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.150ns  (logic 0.478ns (41.568%)  route 0.672ns (58.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9                                      0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X112Y9         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.672     1.150    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X113Y9         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X113Y9         FDRE (Setup_fdre_C_D)       -0.269     9.731    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.731    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                  8.581    

Slack (MET) :             8.639ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.256ns  (logic 0.456ns (36.310%)  route 0.800ns (63.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y34                                      0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X85Y34         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.800     1.256    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X84Y33         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y33         FDRE (Setup_fdre_C_D)       -0.105     9.895    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.256    
  -------------------------------------------------------------------
                         slack                                  8.639    

Slack (MET) :             8.642ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.088ns  (logic 0.478ns (43.946%)  route 0.610ns (56.054%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y9                                      0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X108Y9         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.610     1.088    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X109Y9         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X109Y9         FDRE (Setup_fdre_C_D)       -0.270     9.730    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.088    
  -------------------------------------------------------------------
                         slack                                  8.642    

Slack (MET) :             8.663ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.242ns  (logic 0.518ns (41.698%)  route 0.724ns (58.302%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9                                      0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X112Y9         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.724     1.242    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X111Y9         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X111Y9         FDRE (Setup_fdre_C_D)       -0.095     9.905    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.242    
  -------------------------------------------------------------------
                         slack                                  8.663    

Slack (MET) :             8.669ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.067ns  (logic 0.478ns (44.813%)  route 0.589ns (55.187%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y9                                      0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X112Y9         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.589     1.067    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X113Y9         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X113Y9         FDRE (Setup_fdre_C_D)       -0.264     9.736    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.067    
  -------------------------------------------------------------------
                         slack                                  8.669    

Slack (MET) :             8.688ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.047ns  (logic 0.419ns (40.003%)  route 0.628ns (59.997%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110                                    0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.628     1.047    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X107Y109       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X107Y109       FDRE (Setup_fdre_C_D)       -0.265     9.735    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.047    
  -------------------------------------------------------------------
                         slack                                  8.688    

Slack (MET) :             8.689ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.255ns  (logic 0.456ns (36.338%)  route 0.799ns (63.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y110                                    0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X106Y110       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.799     1.255    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X108Y110       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X108Y110       FDRE (Setup_fdre_C_D)       -0.056     9.944    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.944    
                         arrival time                          -1.255    
  -------------------------------------------------------------------
                         slack                                  8.689    

Slack (MET) :             8.697ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.035ns  (logic 0.419ns (40.496%)  route 0.616ns (59.504%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y34                                      0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X85Y34         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.616     1.035    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X84Y34         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X84Y34         FDRE (Setup_fdre_C_D)       -0.268     9.732    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  8.697    

Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.075ns  (logic 0.478ns (44.478%)  route 0.597ns (55.522%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125                                    0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.597     1.075    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X108Y124       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X108Y124       FDRE (Setup_fdre_C_D)       -0.217     9.783    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                  8.708    





---------------------------------------------------------------------------------------------------
From Clock:  dco_clk_pin
  To Clock:  clk_out1_clk_wiz_3

Setup :            0  Failing Endpoints,  Worst Slack        2.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.648ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.335ns  (clk_out1_clk_wiz_3 rise@16499.998ns - dco_clk_pin rise@16483.664ns)
  Data Path Delay:        2.717ns  (logic 0.456ns (16.781%)  route 2.261ns (83.219%))
  Logic Levels:           0  
  Clock Path Skew:        -9.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.968ns = ( 16497.029 - 16499.998 ) 
    Source Clock Delay      (SCD):    6.750ns = ( 16490.414 - 16483.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                  16483.664 16483.664 r  
    U14                                               0.000 16483.664 r  DCO_p (IN)
                         net (fo=0)                   0.000 16483.664    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043 16484.707 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000 16484.707    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 16485.523 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.924 16488.447    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101 16488.549 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.866 16490.414    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/CLK
    SLICE_X113Y60        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.456 16490.869 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[1]/Q
                         net (fo=2, routed)           2.261 16493.131    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg_n_0_[1]
    SLICE_X86Y31         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                  16499.998 16499.998 r  
    N18                  IBUFDS                       0.000 16499.998 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162 16501.160    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 16493.660 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 16495.385    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 16495.477 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.553 16497.029    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/FCO_n
    SLICE_X86Y31         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[1]/C
                         clock pessimism              0.000 16497.029    
                         clock uncertainty           -1.383 16495.646    
    SLICE_X86Y31         FDRE (Setup_fdre_C_D)       -0.031 16495.615    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[1]
  -------------------------------------------------------------------
                         required time                      16495.617    
                         arrival time                       -16493.129    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.794ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.335ns  (clk_out1_clk_wiz_3 rise@16499.998ns - dco_clk_pin rise@16483.664ns)
  Data Path Delay:        2.401ns  (logic 0.456ns (18.989%)  route 1.945ns (81.011%))
  Logic Levels:           0  
  Clock Path Skew:        -9.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.963ns = ( 16497.035 - 16499.998 ) 
    Source Clock Delay      (SCD):    6.750ns = ( 16490.414 - 16483.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                  16483.664 16483.664 r  
    U14                                               0.000 16483.664 r  DCO_p (IN)
                         net (fo=0)                   0.000 16483.664    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043 16484.707 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000 16484.707    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 16485.523 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.924 16488.447    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101 16488.549 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.866 16490.414    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/CLK
    SLICE_X113Y60        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y60        FDRE (Prop_fdre_C_Q)         0.456 16490.869 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[0]/Q
                         net (fo=2, routed)           1.945 16492.814    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg_n_0_[0]
    SLICE_X88Y36         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                  16499.998 16499.998 r  
    N18                  IBUFDS                       0.000 16499.998 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162 16501.160    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 16493.660 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 16495.385    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 16495.477 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.558 16497.035    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/FCO_n
    SLICE_X88Y36         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[0]/C
                         clock pessimism              0.000 16497.035    
                         clock uncertainty           -1.383 16495.652    
    SLICE_X88Y36         FDRE (Setup_fdre_C_D)       -0.043 16495.609    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[0]
  -------------------------------------------------------------------
                         required time                      16495.609    
                         arrival time                       -16492.814    
  -------------------------------------------------------------------
                         slack                                  2.794    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.335ns  (clk_out1_clk_wiz_3 rise@16499.998ns - dco_clk_pin rise@16483.664ns)
  Data Path Delay:        2.363ns  (logic 0.518ns (21.924%)  route 1.845ns (78.076%))
  Logic Levels:           0  
  Clock Path Skew:        -9.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 16497.174 - 16499.998 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 16490.428 - 16483.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                  16483.664 16483.664 r  
    U14                                               0.000 16483.664 r  DCO_p (IN)
                         net (fo=0)                   0.000 16483.664    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043 16484.707 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000 16484.707    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 16485.523 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.924 16488.447    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101 16488.549 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.880 16490.430    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/CLK
    SLICE_X112Y47        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518 16490.947 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[0]/Q
                         net (fo=2, routed)           1.845 16492.791    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout[0]
    SLICE_X113Y12        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                  16499.998 16499.998 r  
    N18                  IBUFDS                       0.000 16499.998 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162 16501.160    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 16493.660 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 16495.385    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 16495.477 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.698 16497.176    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/FCO_n
    SLICE_X113Y12        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[0]/C
                         clock pessimism              0.000 16497.176    
                         clock uncertainty           -1.383 16495.793    
    SLICE_X113Y12        FDRE (Setup_fdre_C_D)       -0.095 16495.697    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[0]
  -------------------------------------------------------------------
                         required time                      16495.697    
                         arrival time                       -16492.789    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.335ns  (clk_out1_clk_wiz_3 rise@16499.998ns - dco_clk_pin rise@16483.664ns)
  Data Path Delay:        2.358ns  (logic 0.518ns (21.967%)  route 1.840ns (78.033%))
  Logic Levels:           0  
  Clock Path Skew:        -9.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.824ns = ( 16497.174 - 16499.998 ) 
    Source Clock Delay      (SCD):    6.764ns = ( 16490.428 - 16483.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                  16483.664 16483.664 r  
    U14                                               0.000 16483.664 r  DCO_p (IN)
                         net (fo=0)                   0.000 16483.664    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043 16484.707 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000 16484.707    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 16485.523 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.924 16488.447    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101 16488.549 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.880 16490.430    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/CLK
    SLICE_X112Y47        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y47        FDRE (Prop_fdre_C_Q)         0.518 16490.947 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[1]/Q
                         net (fo=2, routed)           1.840 16492.787    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout[1]
    SLICE_X111Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                  16499.998 16499.998 r  
    N18                  IBUFDS                       0.000 16499.998 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162 16501.160    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 16493.660 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 16495.385    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 16495.477 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.697 16497.174    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/FCO_n
    SLICE_X111Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[1]/C
                         clock pessimism              0.000 16497.174    
                         clock uncertainty           -1.383 16495.791    
    SLICE_X111Y13        FDRE (Setup_fdre_C_D)       -0.061 16495.730    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[1]
  -------------------------------------------------------------------
                         required time                      16495.729    
                         arrival time                       -16492.785    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.335ns  (clk_out1_clk_wiz_3 rise@16499.998ns - dco_clk_pin rise@16483.664ns)
  Data Path Delay:        1.863ns  (logic 0.456ns (24.471%)  route 1.407ns (75.529%))
  Logic Levels:           0  
  Clock Path Skew:        -9.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.668ns = ( 16497.330 - 16499.998 ) 
    Source Clock Delay      (SCD):    6.749ns = ( 16490.412 - 16483.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                  16483.664 16483.664 r  
    U14                                               0.000 16483.664 r  DCO_p (IN)
                         net (fo=0)                   0.000 16483.664    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043 16484.707 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000 16484.707    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 16485.523 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.924 16488.447    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101 16488.549 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.865 16490.414    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X113Y88        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.456 16490.869 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[1]/Q
                         net (fo=2, routed)           1.407 16492.277    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg_n_0_[1]
    SLICE_X112Y115       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                  16499.998 16499.998 r  
    N18                  IBUFDS                       0.000 16499.998 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162 16501.160    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 16493.660 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 16495.385    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 16495.477 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.854 16497.330    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/FCO_n
    SLICE_X112Y115       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[1]/C
                         clock pessimism              0.000 16497.330    
                         clock uncertainty           -1.383 16495.947    
    SLICE_X112Y115       FDRE (Setup_fdre_C_D)       -0.028 16495.920    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[1]
  -------------------------------------------------------------------
                         required time                      16495.920    
                         arrival time                       -16492.275    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.335ns  (clk_out1_clk_wiz_3 rise@16499.998ns - dco_clk_pin rise@16483.664ns)
  Data Path Delay:        1.840ns  (logic 0.456ns (24.785%)  route 1.384ns (75.215%))
  Logic Levels:           0  
  Clock Path Skew:        -9.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.668ns = ( 16497.330 - 16499.998 ) 
    Source Clock Delay      (SCD):    6.749ns = ( 16490.412 - 16483.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                  16483.664 16483.664 r  
    U14                                               0.000 16483.664 r  DCO_p (IN)
                         net (fo=0)                   0.000 16483.664    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043 16484.707 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000 16484.707    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 16485.523 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.924 16488.447    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101 16488.549 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.865 16490.414    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X113Y88        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y88        FDRE (Prop_fdre_C_Q)         0.456 16490.869 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[0]/Q
                         net (fo=2, routed)           1.384 16492.254    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg_n_0_[0]
    SLICE_X112Y115       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                  16499.998 16499.998 r  
    N18                  IBUFDS                       0.000 16499.998 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162 16501.160    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 16493.660 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 16495.385    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 16495.477 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.854 16497.330    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/FCO_n
    SLICE_X112Y115       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[0]/C
                         clock pessimism              0.000 16497.330    
                         clock uncertainty           -1.383 16495.947    
    SLICE_X112Y115       FDRE (Setup_fdre_C_D)       -0.047 16495.900    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[0]
  -------------------------------------------------------------------
                         required time                      16495.900    
                         arrival time                       -16492.254    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.858ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.335ns  (clk_out1_clk_wiz_3 rise@16499.998ns - dco_clk_pin rise@16483.664ns)
  Data Path Delay:        1.428ns  (logic 0.456ns (31.932%)  route 0.972ns (68.068%))
  Logic Levels:           0  
  Clock Path Skew:        -9.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.668ns = ( 16497.330 - 16499.998 ) 
    Source Clock Delay      (SCD):    6.936ns = ( 16490.600 - 16483.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                  16483.664 16483.664 r  
    U14                                               0.000 16483.664 r  DCO_p (IN)
                         net (fo=0)                   0.000 16483.664    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043 16484.707 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000 16484.707    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 16485.523 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.924 16488.447    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101 16488.549 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          2.052 16490.602    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X113Y116       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.456 16491.057 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[5]/Q
                         net (fo=2, routed)           0.972 16492.029    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg_n_0_[5]
    SLICE_X113Y115       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                  16499.998 16499.998 r  
    N18                  IBUFDS                       0.000 16499.998 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162 16501.160    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 16493.660 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 16495.385    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 16495.477 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.854 16497.330    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/FCO_n
    SLICE_X113Y115       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[5]/C
                         clock pessimism              0.000 16497.330    
                         clock uncertainty           -1.383 16495.947    
    SLICE_X113Y115       FDRE (Setup_fdre_C_D)       -0.062 16495.885    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[5]
  -------------------------------------------------------------------
                         required time                      16495.885    
                         arrival time                       -16492.027    
  -------------------------------------------------------------------
                         slack                                  3.858    

Slack (MET) :             4.011ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.335ns  (clk_out1_clk_wiz_3 rise@16499.998ns - dco_clk_pin rise@16483.664ns)
  Data Path Delay:        1.136ns  (logic 0.478ns (42.089%)  route 0.658ns (57.911%))
  Logic Levels:           0  
  Clock Path Skew:        -9.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.668ns = ( 16497.330 - 16499.998 ) 
    Source Clock Delay      (SCD):    6.936ns = ( 16490.600 - 16483.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                  16483.664 16483.664 r  
    U14                                               0.000 16483.664 r  DCO_p (IN)
                         net (fo=0)                   0.000 16483.664    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043 16484.707 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000 16484.707    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 16485.523 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.924 16488.447    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101 16488.549 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          2.052 16490.602    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X112Y116       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.478 16491.080 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[8]/Q
                         net (fo=2, routed)           0.658 16491.738    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg_n_0_[8]
    SLICE_X112Y115       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                  16499.998 16499.998 r  
    N18                  IBUFDS                       0.000 16499.998 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162 16501.160    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 16493.660 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 16495.385    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 16495.477 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.854 16497.330    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/FCO_n
    SLICE_X112Y115       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[8]/C
                         clock pessimism              0.000 16497.330    
                         clock uncertainty           -1.383 16495.947    
    SLICE_X112Y115       FDRE (Setup_fdre_C_D)       -0.201 16495.746    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[8]
  -------------------------------------------------------------------
                         required time                      16495.746    
                         arrival time                       -16491.734    
  -------------------------------------------------------------------
                         slack                                  4.011    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.335ns  (clk_out1_clk_wiz_3 rise@16499.998ns - dco_clk_pin rise@16483.664ns)
  Data Path Delay:        1.295ns  (logic 0.456ns (35.215%)  route 0.839ns (64.785%))
  Logic Levels:           0  
  Clock Path Skew:        -9.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.968ns = ( 16497.029 - 16499.998 ) 
    Source Clock Delay      (SCD):    6.609ns = ( 16490.273 - 16483.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                  16483.664 16483.664 r  
    U14                                               0.000 16483.664 r  DCO_p (IN)
                         net (fo=0)                   0.000 16483.664    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043 16484.707 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000 16484.707    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 16485.523 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.924 16488.447    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101 16488.549 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.725 16490.273    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/CLK
    SLICE_X87Y31         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_fdre_C_Q)         0.456 16490.729 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[5]/Q
                         net (fo=2, routed)           0.839 16491.568    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg_n_0_[5]
    SLICE_X86Y31         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                  16499.998 16499.998 r  
    N18                  IBUFDS                       0.000 16499.998 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162 16501.160    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 16493.660 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 16495.385    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 16495.477 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.553 16497.029    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/FCO_n
    SLICE_X86Y31         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[5]/C
                         clock pessimism              0.000 16497.029    
                         clock uncertainty           -1.383 16495.646    
    SLICE_X86Y31         FDRE (Setup_fdre_C_D)       -0.028 16495.619    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[5]
  -------------------------------------------------------------------
                         required time                      16495.619    
                         arrival time                       -16491.566    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.335ns  (clk_out1_clk_wiz_3 rise@16499.998ns - dco_clk_pin rise@16483.664ns)
  Data Path Delay:        1.077ns  (logic 0.419ns (38.904%)  route 0.658ns (61.096%))
  Logic Levels:           0  
  Clock Path Skew:        -9.581ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.823ns = ( 16497.174 - 16499.998 ) 
    Source Clock Delay      (SCD):    6.758ns = ( 16490.422 - 16483.664 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                  16483.664 16483.664 r  
    U14                                               0.000 16483.664 r  DCO_p (IN)
                         net (fo=0)                   0.000 16483.664    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     1.043 16484.707 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000 16484.707    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816 16485.523 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           2.924 16488.447    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.101 16488.549 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          1.874 16490.422    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/CLK
    SLICE_X113Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y13        FDRE (Prop_fdre_C_Q)         0.419 16490.842 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[9]/Q
                         net (fo=2, routed)           0.658 16491.500    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout[9]
    SLICE_X113Y12        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                  16499.998 16499.998 r  
    N18                  IBUFDS                       0.000 16499.998 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162 16501.160    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500 16493.660 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725 16495.385    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 16495.477 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.698 16497.176    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/FCO_n
    SLICE_X113Y12        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[9]/C
                         clock pessimism              0.000 16497.176    
                         clock uncertainty           -1.383 16495.793    
    SLICE_X113Y12        FDRE (Setup_fdre_C_D)       -0.237 16495.557    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[9]
  -------------------------------------------------------------------
                         required time                      16495.555    
                         arrival time                       -16491.498    
  -------------------------------------------------------------------
                         slack                                  4.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.648ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.396%)  route 0.065ns (31.604%))
  Logic Levels:           0  
  Clock Path Skew:        -3.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.266     1.970    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.996 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.584     2.580    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/CLK
    SLICE_X84Y37         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.141     2.721 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[4]/Q
                         net (fo=2, routed)           0.065     2.786    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg_n_0_[4]
    SLICE_X85Y37         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.854    -1.292    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/FCO_n
    SLICE_X85Y37         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[4]/C
                         clock pessimism              0.000    -1.292    
                         clock uncertainty            1.383     0.091    
    SLICE_X85Y37         FDRE (Hold_fdre_C_D)         0.047     0.138    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           2.786    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.671ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        -3.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.266     1.970    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.996 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.715     2.711    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X113Y116       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.141     2.852 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[11]/Q
                         net (fo=1, routed)           0.112     2.964    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg_n_0_[11]
    SLICE_X113Y117       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.986    -1.160    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/FCO_n
    SLICE_X113Y117       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[11]/C
                         clock pessimism              0.000    -1.160    
                         clock uncertainty            1.383     0.223    
    SLICE_X113Y117       FDRE (Hold_fdre_C_D)         0.070     0.293    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.293    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.680ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           0  
  Clock Path Skew:        -3.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.266     1.970    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.996 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.636     2.632    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/CLK
    SLICE_X113Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y13        FDRE (Prop_fdre_C_Q)         0.141     2.773 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[5]/Q
                         net (fo=2, routed)           0.125     2.898    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout[5]
    SLICE_X113Y12        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.909    -1.237    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/FCO_n
    SLICE_X113Y12        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[5]/C
                         clock pessimism              0.000    -1.237    
                         clock uncertainty            1.383     0.146    
    SLICE_X113Y12        FDRE (Hold_fdre_C_D)         0.072     0.218    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.218    
                         arrival time                           2.898    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.681ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        -3.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.266     1.970    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.996 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.715     2.711    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X113Y116       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y116       FDRE (Prop_fdre_C_Q)         0.141     2.852 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[7]/Q
                         net (fo=2, routed)           0.122     2.975    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg_n_0_[7]
    SLICE_X113Y117       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.986    -1.160    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/FCO_n
    SLICE_X113Y117       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[7]/C
                         clock pessimism              0.000    -1.160    
                         clock uncertainty            1.383     0.223    
    SLICE_X113Y117       FDRE (Hold_fdre_C_D)         0.070     0.293    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.293    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  2.681    

Slack (MET) :             2.684ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           0  
  Clock Path Skew:        -3.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.158ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.266     1.970    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.996 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.715     2.711    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X112Y116       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.164     2.875 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[10]/Q
                         net (fo=1, routed)           0.110     2.986    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg_n_0_[10]
    SLICE_X112Y115       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.988    -1.158    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/FCO_n
    SLICE_X112Y115       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[10]/C
                         clock pessimism              0.000    -1.158    
                         clock uncertainty            1.383     0.225    
    SLICE_X112Y115       FDRE (Hold_fdre_C_D)         0.076     0.301    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.301    
                         arrival time                           2.986    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.699ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.154%)  route 0.119ns (45.846%))
  Logic Levels:           0  
  Clock Path Skew:        -3.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.266     1.970    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.996 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.636     2.632    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/CLK
    SLICE_X113Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y13        FDRE (Prop_fdre_C_Q)         0.141     2.773 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[3]/Q
                         net (fo=2, routed)           0.119     2.892    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout[3]
    SLICE_X113Y12        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.909    -1.237    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/FCO_n
    SLICE_X113Y12        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[3]/C
                         clock pessimism              0.000    -1.237    
                         clock uncertainty            1.383     0.146    
    SLICE_X113Y12        FDRE (Hold_fdre_C_D)         0.047     0.193    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           2.892    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.699ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.679%)  route 0.117ns (45.321%))
  Logic Levels:           0  
  Clock Path Skew:        -3.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    2.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.266     1.970    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.996 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.584     2.580    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/CLK
    SLICE_X84Y37         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y37         FDRE (Prop_fdre_C_Q)         0.141     2.721 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[6]/Q
                         net (fo=2, routed)           0.117     2.838    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg_n_0_[6]
    SLICE_X85Y37         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.854    -1.292    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/FCO_n
    SLICE_X85Y37         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[6]/C
                         clock pessimism              0.000    -1.292    
                         clock uncertainty            1.383     0.091    
    SLICE_X85Y37         FDRE (Hold_fdre_C_D)         0.047     0.138    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.138    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  2.699    

Slack (MET) :             2.702ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        -3.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    2.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.266     1.970    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.996 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.636     2.632    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/CLK
    SLICE_X112Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y13        FDRE (Prop_fdre_C_Q)         0.164     2.796 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout_reg[4]/Q
                         net (fo=2, routed)           0.122     2.918    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/dout[4]
    SLICE_X113Y12        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.909    -1.237    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/FCO_n
    SLICE_X113Y12        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[4]/C
                         clock pessimism              0.000    -1.237    
                         clock uncertainty            1.383     0.146    
    SLICE_X113Y12        FDRE (Hold_fdre_C_D)         0.070     0.216    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch0_idelay/chxDout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.710ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.917%)  route 0.124ns (43.083%))
  Logic Levels:           0  
  Clock Path Skew:        -3.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.160ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.266     1.970    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.996 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.715     2.711    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/CLK
    SLICE_X112Y116       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDRE (Prop_fdre_C_Q)         0.164     2.875 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg[2]/Q
                         net (fo=2, routed)           0.124     3.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/dout_reg_n_0_[2]
    SLICE_X113Y117       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.986    -1.160    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/FCO_n
    SLICE_X113Y117       FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[2]/C
                         clock pessimism              0.000    -1.160    
                         clock uncertainty            1.383     0.223    
    SLICE_X113Y117       FDRE (Hold_fdre_C_D)         0.066     0.289    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch2_idelay/chxDout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.289    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  2.710    

Slack (MET) :             2.726ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dco_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - dco_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.816%)  route 0.119ns (48.184%))
  Logic Levels:           0  
  Clock Path Skew:        -3.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    2.577ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.383ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.920ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dco_clk_pin rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  DCO_p (IN)
                         net (fo=0)                   0.000     0.000    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/DCO_p
    U14                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_dclk/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_ibuf
    IDELAY_X1Y78         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.704 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IDELAYE2_dco/DATAOUT
                         net (fo=4, routed)           1.266     1.970    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/dclk_idly
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.996 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/BUFG_dclk/O
                         net (fo=36, routed)          0.581     2.577    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/CLK
    SLICE_X87Y31         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y31         FDRE (Prop_fdre_C_Q)         0.128     2.705 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg[9]/Q
                         net (fo=2, routed)           0.119     2.824    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/dout_reg_n_0_[9]
    SLICE_X88Y31         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.849    -1.297    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/FCO_n
    SLICE_X88Y31         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[9]/C
                         clock pessimism              0.000    -1.297    
                         clock uncertainty            1.383     0.086    
    SLICE_X88Y31         FDRE (Hold_fdre_C_D)         0.012     0.098    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/ch1_idelay/chxDout_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  2.726    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_3
  To Clock:  clk_out2_clk_wiz_2

Setup :           38  Failing Endpoints,  Worst Slack       -0.799ns,  Total Violation      -11.900ns
Hold  :            4  Failing Endpoints,  Worst Slack       -1.721ns,  Total Violation       -6.537ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.799ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.757ns  (logic 0.456ns (12.136%)  route 3.301ns (87.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.885ns = ( 2.115 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.786    -2.345    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/AdcSampClk
    SLICE_X103Y27        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y27        FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[2]/Q
                         net (fo=6, routed)           3.301     1.412    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/probe4[2]
    SLICE_X104Y26        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.608     2.115    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y26        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
                         clock pessimism              0.000     2.115    
                         clock uncertainty           -1.482     0.633    
    SLICE_X104Y26        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019     0.614    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                 -0.799    

Slack (VIOLATED) :        -0.783ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.518ns (13.916%)  route 3.204ns (86.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.872ns = ( 2.128 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.798    -2.333    Adc3444_TCP_i/Adc9228_top_0/inst/clk_10m_o
    SLICE_X102Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y13        FDRE (Prop_fdre_C_Q)         0.518    -1.815 r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[13]/Q
                         net (fo=3, routed)           3.204     1.389    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probe6[13]
    SLICE_X104Y10        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.621     2.128    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y10        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
                         clock pessimism              0.000     2.128    
                         clock uncertainty           -1.482     0.646    
    SLICE_X104Y10        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     0.607    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -1.389    
  -------------------------------------------------------------------
                         slack                                 -0.783    

Slack (VIOLATED) :        -0.780ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 0.456ns (12.234%)  route 3.271ns (87.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.540ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.885ns = ( 2.115 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.786    -2.345    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/AdcSampClk
    SLICE_X103Y27        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y27        FDCE (Prop_fdce_C_Q)         0.456    -1.889 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[1]/Q
                         net (fo=7, routed)           3.271     1.382    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/probe4[1]
    SLICE_X104Y26        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.608     2.115    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y26        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
                         clock pessimism              0.000     2.115    
                         clock uncertainty           -1.482     0.633    
    SLICE_X104Y26        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     0.603    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                 -0.780    

Slack (VIOLATED) :        -0.711ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/counting_d1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.668ns  (logic 0.456ns (12.431%)  route 3.212ns (87.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.885ns = ( 2.115 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.789    -2.342    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/AdcSampClk
    SLICE_X103Y21        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/counting_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y21        FDCE (Prop_fdce_C_Q)         0.456    -1.886 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/counting_d1_reg/Q
                         net (fo=9, routed)           3.212     1.326    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/probe2[0]
    SLICE_X104Y26        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.608     2.115    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y26        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
                         clock pessimism              0.000     2.115    
                         clock uncertainty           -1.482     0.633    
    SLICE_X104Y26        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018     0.615    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -1.326    
  -------------------------------------------------------------------
                         slack                                 -0.711    

Slack (VIOLATED) :        -0.629ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/counting_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.580ns (16.271%)  route 2.985ns (83.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.885ns = ( 2.115 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.789    -2.342    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/AdcSampClk
    SLICE_X103Y21        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/counting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y21        FDCE (Prop_fdce_C_Q)         0.456    -1.886 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/counting_reg/Q
                         net (fo=3, routed)           1.413    -0.473    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/counting
    SLICE_X102Y26        LUT2 (Prop_lut2_I1_O)        0.124    -0.349 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/Data_Ch0_tlast_INST_0/O
                         net (fo=6, routed)           1.572     1.223    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/probe3[0]
    SLICE_X104Y26        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.608     2.115    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y26        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
                         clock pessimism              0.000     2.115    
                         clock uncertainty           -1.482     0.633    
    SLICE_X104Y26        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039     0.594    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                 -0.629    

Slack (VIOLATED) :        -0.549ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 0.518ns (14.867%)  route 2.966ns (85.133%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.884ns = ( 2.116 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.345ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.786    -2.345    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/AdcSampClk
    SLICE_X102Y27        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y27        FDCE (Prop_fdce_C_Q)         0.518    -1.827 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[8]/Q
                         net (fo=6, routed)           2.966     1.139    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/probe4[8]
    SLICE_X104Y27        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.609     2.116    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y27        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
                         clock pessimism              0.000     2.116    
                         clock uncertainty           -1.482     0.634    
    SLICE_X104Y27        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     0.590    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8
  -------------------------------------------------------------------
                         required time                          0.590    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                 -0.549    

Slack (VIOLATED) :        -0.532ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/counting_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.580ns (17.183%)  route 2.796ns (82.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.593ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 2.065 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.342ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.789    -2.342    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/AdcSampClk
    SLICE_X103Y21        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/counting_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y21        FDCE (Prop_fdce_C_Q)         0.456    -1.886 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/counting_reg/Q
                         net (fo=3, routed)           1.413    -0.473    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/counting
    SLICE_X102Y26        LUT2 (Prop_lut2_I1_O)        0.124    -0.349 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/Data_Ch0_tlast_INST_0/O
                         net (fo=6, routed)           1.383     1.034    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[0]
    SLICE_X85Y7          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.558     2.065    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/rst_r2_reg
    SLICE_X85Y7          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000     2.065    
                         clock uncertainty           -1.482     0.583    
    SLICE_X85Y7          FDRE (Setup_fdre_C_D)       -0.081     0.502    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                 -0.532    

Slack (VIOLATED) :        -0.505ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.419ns (13.061%)  route 2.789ns (86.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.875ns = ( 2.125 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.251ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.880    -2.251    Adc3444_TCP_i/Adc9228_top_0/inst/clk_10m_o
    SLICE_X110Y10        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y10        FDRE (Prop_fdre_C_Q)         0.419    -1.832 r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[8]/Q
                         net (fo=3, routed)           2.789     0.957    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probe6[8]
    SLICE_X104Y13        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.618     2.125    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y13        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
                         clock pessimism              0.000     2.125    
                         clock uncertainty           -1.482     0.643    
    SLICE_X104Y13        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.191     0.452    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                 -0.505    

Slack (VIOLATED) :        -0.429ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.306ns  (logic 0.456ns (13.794%)  route 2.850ns (86.206%))
  Logic Levels:           0  
  Clock Path Skew:        -0.622ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 2.126 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.252ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.879    -2.252    Adc3444_TCP_i/Adc9228_top_0/inst/clk_10m_o
    SLICE_X106Y10        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y10        FDRE (Prop_fdre_C_Q)         0.456    -1.796 r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[0]/Q
                         net (fo=3, routed)           2.850     1.054    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probe6[0]
    SLICE_X90Y6          SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.619     2.126    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X90Y6          SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
                         clock pessimism              0.000     2.126    
                         clock uncertainty           -1.482     0.644    
    SLICE_X90Y6          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019     0.625    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8
  -------------------------------------------------------------------
                         required time                          0.625    
                         arrival time                          -1.054    
  -------------------------------------------------------------------
                         slack                                 -0.429    

Slack (VIOLATED) :        -0.383ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.518ns (15.498%)  route 2.824ns (84.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.872ns = ( 2.128 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.333ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.798    -2.333    Adc3444_TCP_i/Adc9228_top_0/inst/clk_10m_o
    SLICE_X102Y14        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y14        FDRE (Prop_fdre_C_Q)         0.518    -1.815 r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[16]/Q
                         net (fo=3, routed)           2.824     1.009    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probe6[16]
    SLICE_X104Y10        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.621     2.128    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y10        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.000     2.128    
                         clock uncertainty           -1.482     0.646    
    SLICE_X104Y10        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.019     0.627    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -1.009    
  -------------------------------------------------------------------
                         slack                                 -0.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.721ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@50.000ns - clk_out1_clk_wiz_3 fall@50.000ns)
  Data Path Delay:        4.053ns  (logic 0.191ns (4.712%)  route 3.862ns (95.288%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        4.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.316ns = ( 47.684 - 50.000 ) 
    Source Clock Delay      (SCD):    -6.338ns = ( 43.662 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 fall edge)
                                                     50.000    50.000 f  
    N18                  IBUFDS                       0.000    50.000 f  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162    51.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    43.662 f  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    45.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.478 f  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        2.137    47.615    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/probe0[0]
    SLICE_X97Y20         LUT3 (Prop_lut3_I1_O)        0.100    47.715 f  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000    47.715    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X97Y20         FDRE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     50.000    50.000 r  
    Y7                   IBUF                         0.000    50.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285    51.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    43.942 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    45.797    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    45.898 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.786    47.684    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/rst_r2_reg
    SLICE_X97Y20         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    47.684    
                         clock uncertainty            1.482    49.166    
    SLICE_X97Y20         FDRE (Hold_fdre_C_D)         0.270    49.436    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                        -49.436    
                         arrival time                          47.715    
  -------------------------------------------------------------------
                         slack                                 -1.721    

Slack (VIOLATED) :        -1.710ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@50.000ns - clk_out1_clk_wiz_3 fall@50.000ns)
  Data Path Delay:        4.013ns  (logic 0.191ns (4.759%)  route 3.822ns (95.241%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        3.970ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.368ns = ( 47.632 - 50.000 ) 
    Source Clock Delay      (SCD):    -6.338ns = ( 43.662 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 fall edge)
                                                     50.000    50.000 f  
    N18                  IBUFDS                       0.000    50.000 f  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162    51.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    43.662 f  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    45.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.478 f  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        2.097    47.575    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probe3[0]
    SLICE_X87Y9          LUT3 (Prop_lut3_I1_O)        0.100    47.675 f  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probeDelay1[0]_i_1__2/O
                         net (fo=1, routed)           0.000    47.675    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X87Y9          FDRE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     50.000    50.000 r  
    Y7                   IBUF                         0.000    50.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285    51.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    43.942 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    45.797    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    45.898 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.734    47.632    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/rst_r2_reg
    SLICE_X87Y9          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    47.632    
                         clock uncertainty            1.482    49.114    
    SLICE_X87Y9          FDRE (Hold_fdre_C_D)         0.271    49.385    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                        -49.385    
                         arrival time                          47.675    
  -------------------------------------------------------------------
                         slack                                 -1.710    

Slack (VIOLATED) :        -1.701ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@50.000ns - clk_out1_clk_wiz_3 fall@50.000ns)
  Data Path Delay:        4.049ns  (logic 0.091ns (2.248%)  route 3.958ns (97.752%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        4.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.320ns = ( 47.680 - 50.000 ) 
    Source Clock Delay      (SCD):    -6.338ns = ( 43.662 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 fall edge)
                                                     50.000    50.000 f  
    N18                  IBUFDS                       0.000    50.000 f  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162    51.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    43.662 f  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    45.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.478 f  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        2.233    47.711    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/probe0[0]
    SLICE_X104Y26        SRL16E                                       f  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     50.000    50.000 r  
    Y7                   IBUF                         0.000    50.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285    51.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    43.942 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    45.797    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    45.898 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.782    47.680    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y26        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism              0.000    47.680    
                         clock uncertainty            1.482    49.162    
    SLICE_X104Y26        SRL16E (Hold_srl16e_CLK_D)
                                                      0.250    49.412    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                        -49.412    
                         arrival time                          47.711    
  -------------------------------------------------------------------
                         slack                                 -1.701    

Slack (VIOLATED) :        -1.406ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_3'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@50.000ns - clk_out1_clk_wiz_3 fall@50.000ns)
  Data Path Delay:        4.377ns  (logic 0.091ns (2.079%)  route 4.286ns (97.921%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        4.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 47.695 - 50.000 ) 
    Source Clock Delay      (SCD):    -6.338ns = ( 43.662 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 fall edge)
                                                     50.000    50.000 f  
    N18                  IBUFDS                       0.000    50.000 f  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162    51.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    43.662 f  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    45.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.478 f  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        2.561    48.039    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probe3[0]
    SLICE_X90Y6          SRL16E                                       f  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                     50.000    50.000 r  
    Y7                   IBUF                         0.000    50.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285    51.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    43.942 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    45.797    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    45.898 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.797    47.695    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X90Y6          SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8/CLK
                         clock pessimism              0.000    47.695    
                         clock uncertainty            1.482    49.177    
    SLICE_X90Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.268    49.445    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][3]_srl8
  -------------------------------------------------------------------
                         required time                        -49.445    
                         arrival time                          48.039    
  -------------------------------------------------------------------
                         slack                                 -1.406    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.337ns (13.988%)  route 2.072ns (86.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.320ns
    Source Clock Delay      (SCD):    -2.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162     1.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -6.338 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -4.613    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.611    -2.910    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/AdcSampClk
    SLICE_X103Y27        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y27        FDCE (Prop_fdce_C_Q)         0.337    -2.573 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[3]/Q
                         net (fo=5, routed)           2.072    -0.501    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/probe4[3]
    SLICE_X104Y26        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.782    -2.320    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y26        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism              0.000    -2.320    
                         clock uncertainty            1.482    -0.838    
    SLICE_X104Y26        SRL16E (Hold_srl16e_CLK_D)
                                                      0.286    -0.552    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        2.370ns  (logic 0.418ns (17.635%)  route 1.952ns (82.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.319ns
    Source Clock Delay      (SCD):    -2.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162     1.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -6.338 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -4.613    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.611    -2.910    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/AdcSampClk
    SLICE_X102Y27        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y27        FDCE (Prop_fdce_C_Q)         0.418    -2.492 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch0_generate_vaild_ins/count_reg_reg[9]/Q
                         net (fo=5, routed)           1.952    -0.540    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/probe4[9]
    SLICE_X104Y27        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.783    -2.319    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y27        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
                         clock pessimism              0.000    -2.319    
                         clock uncertainty            1.482    -0.837    
    SLICE_X104Y27        SRL16E (Hold_srl16e_CLK_D)
                                                      0.243    -0.594    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        2.197ns  (logic 0.337ns (15.336%)  route 1.860ns (84.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.516ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.307ns
    Source Clock Delay      (SCD):    -2.823ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162     1.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -6.338 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -4.613    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.698    -2.823    Adc3444_TCP_i/Adc9228_top_0/inst/clk_10m_o
    SLICE_X106Y10        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y10        FDRE (Prop_fdre_C_Q)         0.337    -2.486 r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[5]/Q
                         net (fo=3, routed)           1.860    -0.626    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probe6[5]
    SLICE_X104Y13        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.795    -2.307    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y13        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
                         clock pessimism              0.000    -2.307    
                         clock uncertainty            1.482    -0.825    
    SLICE_X104Y13        SRL16E (Hold_srl16e_CLK_D)
                                                      0.127    -0.698    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8
  -------------------------------------------------------------------
                         required time                          0.698    
                         arrival time                          -0.626    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.141ns (11.612%)  route 1.073ns (88.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.254ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.640    -0.809    Adc3444_TCP_i/Adc9228_top_0/inst/clk_10m_o
    SLICE_X110Y11        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y11        FDRE (Prop_fdre_C_Q)         0.141    -0.668 r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[2]/Q
                         net (fo=3, routed)           1.073     0.405    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probe6[2]
    SLICE_X104Y13        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.877    -1.254    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y13        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK
                         clock pessimism              0.000    -1.254    
                         clock uncertainty            1.482     0.228    
    SLICE_X104Y13        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.330    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           0.405    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.208ns  (logic 0.186ns (15.393%)  route 1.022ns (84.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    -0.809ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.640    -0.809    Adc3444_TCP_i/Adc9228_top_0/inst/clk_10m_o
    SLICE_X109Y8         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y8         FDRE (Prop_fdre_C_Q)         0.141    -0.668 r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[1]/Q
                         net (fo=3, routed)           1.022     0.354    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probe6[1]
    SLICE_X105Y11        LUT3 (Prop_lut3_I1_O)        0.045     0.399 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probeDelay1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.399    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[1]
    SLICE_X105Y11        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.880    -1.251    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/rst_r2_reg
    SLICE_X105Y11        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.000    -1.251    
                         clock uncertainty            1.482     0.231    
    SLICE_X105Y11        FDRE (Hold_fdre_C_D)         0.092     0.323    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.323    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        2.176ns  (logic 0.337ns (15.484%)  route 1.839ns (84.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.307ns
    Source Clock Delay      (SCD):    -2.822ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.083ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162     1.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -6.338 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -4.613    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.522 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.699    -2.822    Adc3444_TCP_i/Adc9228_top_0/inst/clk_10m_o
    SLICE_X110Y11        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y11        FDRE (Prop_fdre_C_Q)         0.337    -2.485 r  Adc3444_TCP_i/Adc9228_top_0/inst/DataToTriCh0_pack_d2_reg[7]/Q
                         net (fo=3, routed)           1.839    -0.646    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probe6[7]
    SLICE_X104Y13        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.795    -2.307    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X104Y13        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
                         clock pessimism              0.000    -2.307    
                         clock uncertainty            1.482    -0.825    
    SLICE_X104Y13        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.723    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_out2_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        1.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.622ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.642ns (20.175%)  route 2.540ns (79.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 2.065 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           1.835    -2.267    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          2.540     0.791    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probe4[0]
    SLICE_X84Y8          LUT3 (Prop_lut3_I1_O)        0.124     0.915 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probeDelay1[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.915    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X84Y8          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.558     2.065    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/rst_r2_reg
    SLICE_X84Y8          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.218     2.282    
                         clock uncertainty           -0.292     1.990    
    SLICE_X84Y8          FDRE (Setup_fdre_C_D)        0.032     2.022    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.022    
                         arrival time                          -0.915    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.518ns (17.292%)  route 2.478ns (82.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.390ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.874ns = ( 2.126 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           1.835    -2.267    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          2.478     0.729    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probe4[0]
    SLICE_X90Y6          SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.619     2.126    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X90Y6          SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism              0.218     2.343    
                         clock uncertainty           -0.292     2.051    
    SLICE_X90Y6          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044     2.007    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                          2.007    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                  1.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.164ns (12.278%)  route 1.172ns (87.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.813    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.649 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          1.172     0.523    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probe4[0]
    SLICE_X90Y6          SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.879    -1.252    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X90Y6          SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8/CLK
                         clock pessimism              0.744    -0.508    
                         clock uncertainty            0.292    -0.216    
    SLICE_X90Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.099    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][4]_srl8
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.209ns (16.013%)  route 1.096ns (83.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.292ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.813    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.649 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          1.096     0.447    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probe4[0]
    SLICE_X84Y8          LUT3 (Prop_lut3_I1_O)        0.045     0.492 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probeDelay1[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.492    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X84Y8          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.855    -1.276    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/rst_r2_reg
    SLICE_X84Y8          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.744    -0.532    
                         clock uncertainty            0.292    -0.240    
    SLICE_X84Y8          FDRE (Hold_fdre_C_D)         0.092    -0.148    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  0.640    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_2
  To Clock:  clk_out2_clk_wiz_2

Setup :            2  Failing Endpoints,  Worst Slack       -0.178ns,  Total Violation       -0.320ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.653ns,  Total Violation       -1.072ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.178ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 2.494ns (57.492%)  route 1.844ns (42.508%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.811ns = ( 2.189 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.240ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.862    -2.240    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X112Y27        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y27        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632    -0.608 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.617     0.009    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X112Y26        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     0.753 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.839     1.592    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/DOUT_O
    SLICE_X111Y25        LUT2 (Prop_lut2_I1_O)        0.118     1.710 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.388     2.098    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X110Y25        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.682     2.189    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/rst_r2_reg
    SLICE_X110Y25        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.218     2.407    
                         clock uncertainty           -0.217     2.189    
    SLICE_X110Y25        FDRE (Setup_fdre_C_D)       -0.269     1.920    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                          1.920    
                         arrival time                          -2.098    
  -------------------------------------------------------------------
                         slack                                 -0.178    

Slack (VIOLATED) :        -0.143ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 2.521ns (58.543%)  route 1.785ns (41.457%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 2.129 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.799    -2.303    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X100Y4         SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y4         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617    -0.686 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.524    -0.162    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X100Y3         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     0.592 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.879     1.471    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/DOUT_O
    SLICE_X101Y5         LUT2 (Prop_lut2_I1_O)        0.150     1.621 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.382     2.003    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X101Y6         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.622     2.129    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/rst_r2_reg
    SLICE_X101Y6         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C
                         clock pessimism              0.218     2.346    
                         clock uncertainty           -0.217     2.129    
    SLICE_X101Y6         FDRE (Setup_fdre_C_D)       -0.269     1.860    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q
  -------------------------------------------------------------------
                         required time                          1.860    
                         arrival time                          -2.003    
  -------------------------------------------------------------------
                         slack                                 -0.143    

Slack (MET) :             0.191ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        4.264ns  (logic 2.252ns (52.818%)  route 2.012ns (47.182%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.811ns = ( 2.189 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.866    -2.236    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X112Y29        SRLC32E                                      r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y29        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628    -0.608 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.956     0.348    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[3]
    SLICE_X112Y23        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     0.848 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           1.056     1.904    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/shift_en_reg
    SLICE_X111Y25        LUT2 (Prop_lut2_I1_O)        0.124     2.028 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     2.028    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X111Y25        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.682     2.189    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/rst_r2_reg
    SLICE_X111Y25        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C
                         clock pessimism              0.218     2.407    
                         clock uncertainty           -0.217     2.189    
    SLICE_X111Y25        FDRE (Setup_fdre_C_D)        0.029     2.218    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q
  -------------------------------------------------------------------
                         required time                          2.218    
                         arrival time                          -2.028    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 2.495ns (63.764%)  route 1.418ns (36.236%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.813ns = ( 2.187 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.236ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.866    -2.236    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X108Y30        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y30        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617    -0.619 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.524    -0.095    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X108Y29        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     0.659 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.894     1.553    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/scnt_cmp_temp1
    SLICE_X107Y25        LUT2 (Prop_lut2_I0_O)        0.124     1.677 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_scnt_cmp_q_i_2/O
                         net (fo=1, routed)           0.000     1.677    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X107Y25        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.680     2.187    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/rst_r2_reg
    SLICE_X107Y25        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C
                         clock pessimism              0.218     2.404    
                         clock uncertainty           -0.217     2.187    
    SLICE_X107Y25        FDRE (Setup_fdre_C_D)        0.029     2.216    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q
  -------------------------------------------------------------------
                         required time                          2.216    
                         arrival time                          -1.677    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.916ns  (logic 2.495ns (63.718%)  route 1.421ns (36.282%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.872ns = ( 2.128 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.303ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.799    -2.303    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X104Y7         SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y7         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617    -0.686 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.524    -0.162    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X104Y6         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754     0.592 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.897     1.489    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/scnt_cmp_temp1
    SLICE_X101Y7         LUT2 (Prop_lut2_I0_O)        0.124     1.613 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_scnt_cmp_q_i_2/O
                         net (fo=1, routed)           0.000     1.613    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X101Y7         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.621     2.128    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/rst_r2_reg
    SLICE_X101Y7         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C
                         clock pessimism              0.218     2.345    
                         clock uncertainty           -0.217     2.128    
    SLICE_X101Y7         FDRE (Setup_fdre_C_D)        0.029     2.157    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q
  -------------------------------------------------------------------
                         required time                          2.157    
                         arrival time                          -1.613    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 2.500ns (64.217%)  route 1.393ns (35.783%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.871ns = ( 2.129 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.302ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.800    -2.302    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X102Y5         SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y5         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.632    -0.670 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S2/Q
                         net (fo=1, routed)           0.524    -0.146    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[1]
    SLICE_X102Y4         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.744     0.598 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.869     1.467    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/shift_en_reg
    SLICE_X101Y5         LUT2 (Prop_lut2_I1_O)        0.124     1.591 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_hcmp_q_i_1/O
                         net (fo=1, routed)           0.000     1.591    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_hcmp_temp
    SLICE_X101Y5         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.622     2.129    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/rst_r2_reg
    SLICE_X101Y5         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q/C
                         clock pessimism              0.218     2.346    
                         clock uncertainty           -0.217     2.129    
    SLICE_X101Y5         FDRE (Setup_fdre_C_D)        0.029     2.158    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_hcmp_q
  -------------------------------------------------------------------
                         required time                          2.158    
                         arrival time                          -1.591    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 2.442ns (68.746%)  route 1.110ns (31.254%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 2.066 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.729    -2.373    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X66Y3          SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617    -0.756 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           1.110     0.354    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X82Y4          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.825     1.179 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.179    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X82Y4          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.559     2.066    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/rst_r2_reg
    SLICE_X82Y4          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.218     2.283    
                         clock uncertainty           -0.217     2.066    
    SLICE_X82Y4          FDRE (Setup_fdre_C_D)       -0.150     1.916    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[3].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          1.916    
                         arrival time                          -1.179    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.axis_pkt_read_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.366ns  (logic 0.766ns (22.754%)  route 2.600ns (77.246%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.494ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 2.065 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.223ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.879    -2.223    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/m_aclk
    SLICE_X108Y1         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.axis_pkt_read_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y1         FDRE (Prop_fdre_C_Q)         0.518    -1.705 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.axis_pkt_read_reg/Q
                         net (fo=10, routed)          0.737    -0.968    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/axis_pkt_read
    SLICE_X109Y4         LUT2 (Prop_lut2_I0_O)        0.124    -0.844 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axis_tvalid_INST_0/O
                         net (fo=11, routed)          1.089     0.245    Adc3444_TCP_i/Adc9228_top_0/inst/m_axis_tvalid_0
    SLICE_X91Y4          LUT2 (Prop_lut2_I0_O)        0.124     0.369 r  Adc3444_TCP_i/Adc9228_top_0/inst/TrigInCh0_o_inferred_i_1/O
                         net (fo=5, routed)           0.774     1.143    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe10[0]
    SLICE_X85Y7          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.558     2.065    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/rst_r2_reg
    SLICE_X85Y7          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.218     2.282    
                         clock uncertainty           -0.217     2.065    
    SLICE_X85Y7          FDRE (Setup_fdre_C_D)       -0.067     1.998    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          1.998    
                         arrival time                          -1.143    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 2.442ns (71.585%)  route 0.969ns (28.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 2.066 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.729    -2.373    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X66Y6          SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617    -0.756 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.969     0.213    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X82Y6          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.825     1.038 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.038    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X82Y6          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.559     2.066    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/rst_r2_reg
    SLICE_X82Y6          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.218     2.283    
                         clock uncertainty           -0.217     2.066    
    SLICE_X82Y6          FDRE (Setup_fdre_C_D)       -0.150     1.916    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          1.916    
                         arrival time                          -1.038    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 2.442ns (71.585%)  route 0.969ns (28.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.939ns = ( 2.061 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.378ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.724    -2.378    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X66Y13         SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y13         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617    -0.761 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.969     0.208    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/mux_di[0]
    SLICE_X82Y13         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.825     1.033 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000     1.033    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X82Y13         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -1.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.554     2.061    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/rst_r2_reg
    SLICE_X82Y13         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.218     2.279    
                         clock uncertainty           -0.217     2.061    
    SLICE_X82Y13         FDRE (Setup_fdre_C_D)       -0.150     1.911    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          1.911    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  0.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.653ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_wiz_2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out3_clk_wiz_2 fall@5.000ns)
  Data Path Delay:        3.550ns  (logic 0.091ns (2.563%)  route 3.459ns (97.437%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        3.753ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.305ns = ( 2.695 - 5.000 ) 
    Source Clock Delay      (SCD):    -6.276ns = ( -1.276 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 fall edge)
                                                      5.000     5.000 f  
    Y7                   IBUF                         0.000     5.000 f  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162     6.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    -1.276 f  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.506 f  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.768     2.274    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probe2[0]
    SLICE_X90Y6          SRL16E                                       f  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     6.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -1.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     0.797    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.898 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         1.797     2.695    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X90Y6          SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8/CLK
                         clock pessimism             -0.218     2.477    
                         clock uncertainty            0.217     2.695    
    SLICE_X90Y6          SRL16E (Hold_srl16e_CLK_D)
                                                      0.233     2.928    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][2]_srl8
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                 -0.653    

Slack (VIOLATED) :        -0.419ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                            (clock source 'clk_out3_clk_wiz_2'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@5.000ns - clk_out3_clk_wiz_2 fall@5.000ns)
  Data Path Delay:        1.338ns  (logic 0.071ns (5.306%)  route 1.267ns (94.694%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        1.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns = ( 3.724 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.980ns = ( 3.020 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 fall edge)
                                                      5.000     5.000 f  
    Y7                   IBUF                         0.000     5.000 f  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     5.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421     3.020 f  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518     3.538    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.564 f  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.749     4.313    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probe2[0]
    SLICE_X84Y8          LUT3 (Prop_lut3_I1_O)        0.045     4.358 f  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probeDelay1[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.358    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X84Y8          FDRE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      5.000     5.000 r  
    Y7                   IBUF                         0.000     5.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     5.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204     2.276 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     2.840    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.869 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.855     3.724    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/rst_r2_reg
    SLICE_X84Y8          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.744     4.468    
                         clock uncertainty            0.217     4.685    
    SLICE_X84Y8          FDRE (Hold_fdre_C_D)         0.092     4.777    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.777    
                         arrival time                           4.358    
  -------------------------------------------------------------------
                         slack                                 -0.419    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.253ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.610    -0.827    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X102Y11        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y11        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.339 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/Q
                         net (fo=1, routed)           0.000    -0.339    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[2]
    SLICE_X102Y11        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.255 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    -0.255    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X102Y12        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.215 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    -0.215    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X102Y12        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.878    -1.253    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/rst_r2_reg
    SLICE_X102Y12        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.744    -0.509    
                         clock uncertainty            0.217    -0.292    
    SLICE_X102Y12        FDRE (Hold_fdre_C_D)         0.055    -0.237    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.588    -0.849    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X86Y6          SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y6          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.361 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/Q
                         net (fo=1, routed)           0.000    -0.361    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/mux_di[2]
    SLICE_X86Y6          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.277 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    -0.277    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.237 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    -0.237    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X86Y7          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.855    -1.276    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/rst_r2_reg
    SLICE_X86Y7          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.744    -0.532    
                         clock uncertainty            0.217    -0.315    
    SLICE_X86Y7          FDRE (Hold_fdre_C_D)         0.055    -0.260    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/N_DDR_TC.N_DDR_TC_INST[0].U_TC/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.612ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.584    -0.853    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X86Y13         SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y13         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.365 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlC/S2/Q
                         net (fo=1, routed)           0.000    -0.365    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/mux_di[2]
    SLICE_X86Y13         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.281 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    -0.281    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X86Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.241 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    -0.241    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X86Y14         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.851    -1.280    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/rst_r2_reg
    SLICE_X86Y14         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.744    -0.536    
                         clock uncertainty            0.217    -0.319    
    SLICE_X86Y14         FDRE (Hold_fdre_C_D)         0.055    -0.264    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.612ns (98.549%)  route 0.009ns (1.451%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.265ns
    Source Clock Delay      (SCD):    -0.838ns
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.599    -0.838    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X102Y24        SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y24        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    -0.350 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/Q
                         net (fo=1, routed)           0.000    -0.350    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/mux_di[2]
    SLICE_X102Y24        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.084    -0.266 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.009    -0.257    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X102Y25        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    -0.217 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    -0.217    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X102Y25        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.866    -1.265    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/rst_r2_reg
    SLICE_X102Y25        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.744    -0.521    
                         clock uncertainty            0.217    -0.304    
    SLICE_X102Y25        FDRE (Hold_fdre_C_D)         0.055    -0.249    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.638ns (86.691%)  route 0.098ns (13.309%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.266ns
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.598    -0.839    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X96Y24         SRLC32E                                      r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y24         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.482    -0.357 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q
                         net (fo=1, routed)           0.098    -0.259    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/sel[2]
    SLICE_X94Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    -0.103 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    -0.103    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X94Y24         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.865    -1.266    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/rst_r2_reg
    SLICE_X94Y24         FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.744    -0.522    
                         clock uncertainty            0.217    -0.305    
    SLICE_X94Y24         FDRE (Hold_fdre_C_D)         0.055    -0.250    Adc3444_TCP_i/Adc9228_top_0/inst/ila_generate_vaild_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.644ns (85.584%)  route 0.108ns (14.416%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.610    -0.827    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X92Y3          SRLC32E                                      r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y3          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490    -0.337 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.108    -0.228    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/sel[3]
    SLICE_X92Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.074 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    -0.074    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X92Y2          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.881    -1.250    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/rst_r2_reg
    SLICE_X92Y2          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.744    -0.506    
                         clock uncertainty            0.217    -0.289    
    SLICE_X92Y2          FDRE (Hold_fdre_C_D)         0.055    -0.234    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.644ns (85.584%)  route 0.108ns (14.416%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.586    -0.851    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X82Y9          SRLC32E                                      r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y9          SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490    -0.361 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.108    -0.252    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/sel[3]
    SLICE_X82Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    -0.098 r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_carry4_inst/CO[3]
                         net (fo=1, routed)           0.000    -0.098    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X82Y8          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.855    -1.276    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/rst_r2_reg
    SLICE_X82Y8          FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism              0.744    -0.532    
                         clock uncertainty            0.217    -0.315    
    SLICE_X82Y8          FDRE (Hold_fdre_C_D)         0.055    -0.260    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.141ns (17.229%)  route 0.677ns (82.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    -0.744ns
  Clock Uncertainty:      0.217ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.608    -0.829    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X105Y13        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y13        FDRE (Prop_fdre_C_Q)         0.141    -0.688 r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/Q
                         net (fo=5, routed)           0.677    -0.010    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/probe9[15]
    SLICE_X92Y4          SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out2_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout2_buf/O
                         net (fo=690, routed)         0.880    -1.251    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/rst_r2_reg
    SLICE_X92Y4          SRL16E                                       r  Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8/CLK
                         clock pessimism              0.744    -0.507    
                         clock uncertainty            0.217    -0.290    
    SLICE_X92Y4          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.188    Adc3444_TCP_i/Adc9228_top_0/inst/ila_fifo_0_ins/inst/ila_core_inst/shifted_data_in_reg[7][40]_srl8
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.010    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_3
  To Clock:  clk_out3_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        3.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.716ns (17.845%)  route 3.296ns (82.155%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.854ns = ( 7.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.831    -2.300    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X40Y119        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDCE (Prop_fdce_C_Q)         0.419    -1.881 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[22]/Q
                         net (fo=1, routed)           3.296     1.415    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[22]
    SLICE_X40Y124        LUT6 (Prop_lut6_I1_O)        0.297     1.712 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     1.712    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[22]
    SLICE_X40Y124        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.639     7.146    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X40Y124        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[22]/C
                         clock pessimism              0.000     7.146    
                         clock uncertainty           -1.493     5.652    
    SLICE_X40Y124        FDRE (Setup_fdre_C_D)        0.032     5.684    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -1.712    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.642ns (16.122%)  route 3.340ns (83.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 7.154 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.838    -2.293    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDCE (Prop_fdce_C_Q)         0.518    -1.775 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[4]/Q
                         net (fo=1, routed)           3.340     1.565    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[4]
    SLICE_X44Y117        LUT6 (Prop_lut6_I1_O)        0.124     1.689 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.689    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[4]
    SLICE_X44Y117        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.647     7.154    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X44Y117        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     7.154    
                         clock uncertainty           -1.493     5.660    
    SLICE_X44Y117        FDRE (Setup_fdre_C_D)        0.031     5.691    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          5.691    
                         arrival time                          -1.689    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.081ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.774ns (19.801%)  route 3.135ns (80.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 7.151 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.830    -2.301    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y120        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDCE (Prop_fdce_C_Q)         0.478    -1.823 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[30]/Q
                         net (fo=1, routed)           3.135     1.312    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[30]
    SLICE_X45Y120        LUT6 (Prop_lut6_I1_O)        0.296     1.608 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     1.608    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[30]
    SLICE_X45Y120        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.644     7.151    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X45Y120        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000     7.151    
                         clock uncertainty           -1.493     5.657    
    SLICE_X45Y120        FDRE (Setup_fdre_C_D)        0.032     5.689    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          5.689    
                         arrival time                          -1.608    
  -------------------------------------------------------------------
                         slack                                  4.081    

Slack (MET) :             4.113ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.642ns (16.383%)  route 3.277ns (83.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 7.155 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.838    -2.293    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDCE (Prop_fdce_C_Q)         0.518    -1.775 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[3]/Q
                         net (fo=1, routed)           3.277     1.502    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[3]
    SLICE_X42Y117        LUT6 (Prop_lut6_I1_O)        0.124     1.626 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.626    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[3]
    SLICE_X42Y117        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.648     7.155    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X42Y117        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     7.155    
                         clock uncertainty           -1.493     5.661    
    SLICE_X42Y117        FDRE (Setup_fdre_C_D)        0.077     5.738    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          5.738    
                         arrival time                          -1.626    
  -------------------------------------------------------------------
                         slack                                  4.113    

Slack (MET) :             4.181ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 0.773ns (20.050%)  route 3.082ns (79.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.847ns = ( 7.153 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.835    -2.296    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y116        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y116        FDCE (Prop_fdce_C_Q)         0.478    -1.818 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[14]/Q
                         net (fo=1, routed)           3.082     1.264    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[14]
    SLICE_X42Y118        LUT6 (Prop_lut6_I1_O)        0.295     1.559 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     1.559    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[14]
    SLICE_X42Y118        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.646     7.153    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X42Y118        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[14]/C
                         clock pessimism              0.000     7.153    
                         clock uncertainty           -1.493     5.659    
    SLICE_X42Y118        FDRE (Setup_fdre_C_D)        0.081     5.740    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          5.740    
                         arrival time                          -1.559    
  -------------------------------------------------------------------
                         slack                                  4.181    

Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.642ns (16.921%)  route 3.152ns (83.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.848ns = ( 7.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.835    -2.296    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y116        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y116        FDCE (Prop_fdce_C_Q)         0.518    -1.778 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[13]/Q
                         net (fo=1, routed)           3.152     1.374    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[13]
    SLICE_X43Y119        LUT6 (Prop_lut6_I1_O)        0.124     1.498 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     1.498    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[13]
    SLICE_X43Y119        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.645     7.152    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X43Y119        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000     7.152    
                         clock uncertainty           -1.493     5.658    
    SLICE_X43Y119        FDRE (Setup_fdre_C_D)        0.031     5.689    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          5.689    
                         arrival time                          -1.498    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.262ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 0.715ns (19.212%)  route 3.007ns (80.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.854ns = ( 7.146 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.300ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.831    -2.300    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X40Y119        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDCE (Prop_fdce_C_Q)         0.419    -1.881 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[21]/Q
                         net (fo=1, routed)           3.007     1.126    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[21]
    SLICE_X40Y124        LUT6 (Prop_lut6_I1_O)        0.296     1.422 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     1.422    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[21]
    SLICE_X40Y124        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.639     7.146    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X40Y124        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000     7.146    
                         clock uncertainty           -1.493     5.652    
    SLICE_X40Y124        FDRE (Setup_fdre_C_D)        0.031     5.683    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          5.683    
                         arrival time                          -1.422    
  -------------------------------------------------------------------
                         slack                                  4.262    

Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.773ns (21.129%)  route 2.885ns (78.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.552ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.845ns = ( 7.155 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.838    -2.293    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDCE (Prop_fdce_C_Q)         0.478    -1.815 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[5]/Q
                         net (fo=1, routed)           2.885     1.070    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[5]
    SLICE_X42Y117        LUT6 (Prop_lut6_I1_O)        0.295     1.365 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     1.365    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[5]
    SLICE_X42Y117        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.648     7.155    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X42Y117        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     7.155    
                         clock uncertainty           -1.493     5.661    
    SLICE_X42Y117        FDRE (Setup_fdre_C_D)        0.081     5.742    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                          5.742    
                         arrival time                          -1.365    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.394ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 0.642ns (17.889%)  route 2.947ns (82.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.553ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.846ns = ( 7.154 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.838    -2.293    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDCE (Prop_fdce_C_Q)         0.518    -1.775 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[1]/Q
                         net (fo=1, routed)           2.947     1.172    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[1]
    SLICE_X44Y117        LUT6 (Prop_lut6_I1_O)        0.124     1.296 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.296    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[1]
    SLICE_X44Y117        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.647     7.154    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X44Y117        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     7.154    
                         clock uncertainty           -1.493     5.660    
    SLICE_X44Y117        FDRE (Setup_fdre_C_D)        0.029     5.689    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                          5.689    
                         arrival time                          -1.296    
  -------------------------------------------------------------------
                         slack                                  4.394    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 0.642ns (18.065%)  route 2.912ns (81.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.849ns = ( 7.151 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.830    -2.301    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y120        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDCE (Prop_fdce_C_Q)         0.518    -1.783 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[24]/Q
                         net (fo=1, routed)           2.912     1.129    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[24]
    SLICE_X45Y120        LUT6 (Prop_lut6_I1_O)        0.124     1.253 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.253    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[24]
    SLICE_X45Y120        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.644     7.151    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X45Y120        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000     7.151    
                         clock uncertainty           -1.493     5.657    
    SLICE_X45Y120        FDRE (Setup_fdre_C_D)        0.029     5.686    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                  4.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.186ns (15.134%)  route 1.043ns (84.866%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.232ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.628    -0.820    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X40Y121        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.141    -0.679 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[17]/Q
                         net (fo=1, routed)           1.043     0.364    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[17]
    SLICE_X40Y122        LUT6 (Prop_lut6_I1_O)        0.045     0.409 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[17]_i_1/O
                         net (fo=1, routed)           0.000     0.409    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[17]
    SLICE_X40Y122        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.899    -1.232    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X40Y122        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000    -1.232    
                         clock uncertainty            1.493     0.261    
    SLICE_X40Y122        FDRE (Hold_fdre_C_D)         0.091     0.352    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.352    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.246ns (19.279%)  route 1.030ns (80.721%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.231ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.629    -0.819    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y120        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDCE (Prop_fdce_C_Q)         0.148    -0.671 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[31]/Q
                         net (fo=1, routed)           1.030     0.359    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[31]
    SLICE_X44Y121        LUT6 (Prop_lut6_I1_O)        0.098     0.457 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     0.457    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[31]
    SLICE_X44Y121        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.900    -1.231    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X44Y121        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[31]/C
                         clock pessimism              0.000    -1.231    
                         clock uncertainty            1.493     0.262    
    SLICE_X44Y121        FDRE (Hold_fdre_C_D)         0.092     0.354    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.354    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.209ns (16.015%)  route 1.096ns (83.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.633    -0.815    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y116        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y116        FDCE (Prop_fdce_C_Q)         0.164    -0.651 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[0]/Q
                         net (fo=1, routed)           1.096     0.445    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[0]
    SLICE_X42Y117        LUT6 (Prop_lut6_I1_O)        0.045     0.490 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     0.490    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[0]
    SLICE_X42Y117        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.904    -1.227    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X42Y117        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000    -1.227    
                         clock uncertainty            1.493     0.266    
    SLICE_X42Y117        FDRE (Hold_fdre_C_D)         0.121     0.387    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.387    
                         arrival time                           0.490    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.209ns (16.387%)  route 1.066ns (83.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.633    -0.815    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y116        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y116        FDCE (Prop_fdce_C_Q)         0.164    -0.651 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[12]/Q
                         net (fo=1, routed)           1.066     0.415    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[12]
    SLICE_X43Y119        LUT6 (Prop_lut6_I1_O)        0.045     0.460 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.460    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[12]
    SLICE_X43Y119        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.902    -1.229    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X43Y119        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000    -1.229    
                         clock uncertainty            1.493     0.264    
    SLICE_X43Y119        FDRE (Hold_fdre_C_D)         0.091     0.355    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.355    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.186ns (14.534%)  route 1.094ns (85.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.232ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.630    -0.818    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X40Y119        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDCE (Prop_fdce_C_Q)         0.141    -0.677 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[19]/Q
                         net (fo=1, routed)           1.094     0.416    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[19]
    SLICE_X40Y122        LUT6 (Prop_lut6_I1_O)        0.045     0.461 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     0.461    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[19]
    SLICE_X40Y122        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.899    -1.232    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X40Y122        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000    -1.232    
                         clock uncertainty            1.493     0.261    
    SLICE_X40Y122        FDRE (Hold_fdre_C_D)         0.092     0.353    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.353    
                         arrival time                           0.461    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.186ns (14.473%)  route 1.099ns (85.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.232ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.630    -0.818    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X40Y119        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDCE (Prop_fdce_C_Q)         0.141    -0.677 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[20]/Q
                         net (fo=1, routed)           1.099     0.422    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[20]
    SLICE_X40Y122        LUT6 (Prop_lut6_I1_O)        0.045     0.467 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     0.467    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[20]
    SLICE_X40Y122        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.899    -1.232    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X40Y122        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000    -1.232    
                         clock uncertainty            1.493     0.261    
    SLICE_X40Y122        FDRE (Hold_fdre_C_D)         0.092     0.353    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.353    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.287ns  (logic 0.186ns (14.451%)  route 1.101ns (85.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.628    -0.820    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X40Y121        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.141    -0.679 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[16]/Q
                         net (fo=1, routed)           1.101     0.422    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[16]
    SLICE_X40Y124        LUT6 (Prop_lut6_I1_O)        0.045     0.467 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     0.467    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[16]
    SLICE_X40Y124        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.896    -1.235    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X40Y124        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000    -1.235    
                         clock uncertainty            1.493     0.258    
    SLICE_X40Y124        FDRE (Hold_fdre_C_D)         0.091     0.349    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.349    
                         arrival time                           0.467    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.246ns (18.578%)  route 1.078ns (81.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.227ns
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.634    -0.814    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDCE (Prop_fdce_C_Q)         0.148    -0.666 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[7]/Q
                         net (fo=1, routed)           1.078     0.412    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[7]
    SLICE_X42Y117        LUT6 (Prop_lut6_I1_O)        0.098     0.510 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     0.510    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[7]
    SLICE_X42Y117        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.904    -1.227    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X42Y117        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000    -1.227    
                         clock uncertainty            1.493     0.266    
    SLICE_X42Y117        FDRE (Hold_fdre_C_D)         0.121     0.387    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.387    
                         arrival time                           0.510    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.300ns  (logic 0.186ns (14.306%)  route 1.114ns (85.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.818ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.630    -0.818    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X40Y119        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDCE (Prop_fdce_C_Q)         0.141    -0.677 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[18]/Q
                         net (fo=1, routed)           1.114     0.437    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[18]
    SLICE_X40Y124        LUT6 (Prop_lut6_I1_O)        0.045     0.482 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     0.482    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[18]
    SLICE_X40Y124        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.896    -1.235    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X40Y124        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[18]/C
                         clock pessimism              0.000    -1.235    
                         clock uncertainty            1.493     0.258    
    SLICE_X40Y124        FDRE (Hold_fdre_C_D)         0.092     0.350    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.350    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.209ns (15.985%)  route 1.098ns (84.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.819ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.493ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.106ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.629    -0.819    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y120        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y120        FDCE (Prop_fdce_C_Q)         0.164    -0.655 r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[25]/Q
                         net (fo=1, routed)           1.098     0.443    Adc3444_TCP_i/Adc9228_top_0/inst/delay_cnt_w[25]
    SLICE_X45Y120        LUT6 (Prop_lut6_I1_O)        0.045     0.488 r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     0.488    Adc3444_TCP_i/Adc9228_top_0/inst/reg_data_out[25]
    SLICE_X45Y120        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.901    -1.230    Adc3444_TCP_i/Adc9228_top_0/inst/S_AXI_ACLK
    SLICE_X45Y120        FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[25]/C
                         clock pessimism              0.000    -1.230    
                         clock uncertainty            1.493     0.263    
    SLICE_X45Y120        FDRE (Hold_fdre_C_D)         0.092     0.355    Adc3444_TCP_i/Adc9228_top_0/inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.355    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.133    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_out1_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack       97.772ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.613ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.772ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_nr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_2 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.642ns (37.498%)  route 1.070ns (62.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.837ns = ( 97.163 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.172ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.337ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           1.835    -2.267    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y1           FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_nr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.518    -1.749 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_nr_reg/Q
                         net (fo=1, routed)           0.521    -1.228    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_nr
    SLICE_X4Y1           LUT1 (Prop_lut1_I0_O)        0.124    -1.104 f  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_i_1/O
                         net (fo=1, routed)           0.549    -0.555    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_i_1_n_0
    SLICE_X4Y2           FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    Y7                   IBUF                         0.000   100.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    93.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    95.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    95.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           1.656    97.163    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                         clock pessimism              0.545    97.708    
                         clock uncertainty           -0.172    97.536    
    SLICE_X4Y2           FDCE (Recov_fdce_C_CLR)     -0.319    97.217    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                         97.217    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                 97.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.613ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_nr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.209ns (37.182%)  route 0.353ns (62.818%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.813    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y1           FDRE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_nr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.164    -0.649 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_nr_reg/Q
                         net (fo=1, routed)           0.163    -0.486    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_nr
    SLICE_X4Y1           LUT1 (Prop_lut1_I0_O)        0.045    -0.441 f  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_i_1/O
                         net (fo=1, routed)           0.190    -0.251    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_i_1_n_0
    SLICE_X4Y2           FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           0.893    -1.238    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                         clock pessimism              0.441    -0.797    
    SLICE_X4Y2           FDCE (Remov_fdce_C_CLR)     -0.067    -0.864    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg
  -------------------------------------------------------------------
                         required time                          0.864    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.613    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_out1_clk_wiz_3

Setup :            0  Failing Endpoints,  Worst Slack       89.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             89.262ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        7.981ns  (logic 0.642ns (8.045%)  route 7.339ns (91.955%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.048ns = ( 96.952 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           1.835    -2.267    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          4.540     2.791    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/reset_n
    SLICE_X42Y114        LUT1 (Prop_lut1_I0_O)        0.124     2.915 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2/O
                         net (fo=72, routed)          2.798     5.714    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2_n_0
    SLICE_X45Y62         FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.474    96.952    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X45Y62         FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid_reg/C
                         clock pessimism              0.000    96.952    
                         clock uncertainty           -1.571    95.380    
    SLICE_X45Y62         FDCE (Recov_fdce_C_CLR)     -0.405    94.975    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid_reg
  -------------------------------------------------------------------
                         required time                         94.975    
                         arrival time                          -5.714    
  -------------------------------------------------------------------
                         slack                                 89.262    

Slack (MET) :             89.531ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid_D_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        7.712ns  (logic 0.642ns (8.325%)  route 7.070ns (91.675%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.048ns = ( 96.952 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           1.835    -2.267    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          4.540     2.791    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/reset_n
    SLICE_X42Y114        LUT1 (Prop_lut1_I0_O)        0.124     2.915 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2/O
                         net (fo=72, routed)          2.529     5.445    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2_n_0
    SLICE_X47Y62         FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid_D_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.474    96.952    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X47Y62         FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid_D_reg/C
                         clock pessimism              0.000    96.952    
                         clock uncertainty           -1.571    95.380    
    SLICE_X47Y62         FDCE (Recov_fdce_C_CLR)     -0.405    94.975    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch0_valid_D_reg
  -------------------------------------------------------------------
                         required time                         94.975    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                 89.531    

Slack (MET) :             89.898ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 0.642ns (8.315%)  route 7.079ns (91.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.672ns = ( 97.328 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           1.835    -2.267    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          6.020     4.271    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/reset_n
    SLICE_X110Y117       LUT1 (Prop_lut1_I0_O)        0.124     4.395 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/DataToTriCh2_reg_D[15]_i_1/O
                         net (fo=62, routed)          1.059     5.454    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/counting_d1_reg_0
    SLICE_X113Y118       FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.850    97.328    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/AdcSampClk
    SLICE_X113Y118       FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[0]/C
                         clock pessimism              0.000    97.328    
                         clock uncertainty           -1.571    95.757    
    SLICE_X113Y118       FDCE (Recov_fdce_C_CLR)     -0.405    95.352    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         95.352    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                 89.898    

Slack (MET) :             89.898ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 0.642ns (8.315%)  route 7.079ns (91.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.672ns = ( 97.328 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           1.835    -2.267    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          6.020     4.271    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/reset_n
    SLICE_X110Y117       LUT1 (Prop_lut1_I0_O)        0.124     4.395 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/DataToTriCh2_reg_D[15]_i_1/O
                         net (fo=62, routed)          1.059     5.454    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/counting_d1_reg_0
    SLICE_X113Y118       FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.850    97.328    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/AdcSampClk
    SLICE_X113Y118       FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[1]/C
                         clock pessimism              0.000    97.328    
                         clock uncertainty           -1.571    95.757    
    SLICE_X113Y118       FDCE (Recov_fdce_C_CLR)     -0.405    95.352    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         95.352    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                 89.898    

Slack (MET) :             89.898ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 0.642ns (8.315%)  route 7.079ns (91.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.672ns = ( 97.328 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           1.835    -2.267    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          6.020     4.271    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/reset_n
    SLICE_X110Y117       LUT1 (Prop_lut1_I0_O)        0.124     4.395 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/DataToTriCh2_reg_D[15]_i_1/O
                         net (fo=62, routed)          1.059     5.454    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/counting_d1_reg_0
    SLICE_X113Y118       FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.850    97.328    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/AdcSampClk
    SLICE_X113Y118       FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[2]/C
                         clock pessimism              0.000    97.328    
                         clock uncertainty           -1.571    95.757    
    SLICE_X113Y118       FDCE (Recov_fdce_C_CLR)     -0.405    95.352    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         95.352    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                 89.898    

Slack (MET) :             89.898ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 0.642ns (8.315%)  route 7.079ns (91.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.672ns = ( 97.328 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           1.835    -2.267    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          6.020     4.271    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/reset_n
    SLICE_X110Y117       LUT1 (Prop_lut1_I0_O)        0.124     4.395 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/DataToTriCh2_reg_D[15]_i_1/O
                         net (fo=62, routed)          1.059     5.454    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/counting_d1_reg_0
    SLICE_X113Y118       FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.850    97.328    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/AdcSampClk
    SLICE_X113Y118       FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[3]/C
                         clock pessimism              0.000    97.328    
                         clock uncertainty           -1.571    95.757    
    SLICE_X113Y118       FDCE (Recov_fdce_C_CLR)     -0.405    95.352    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         95.352    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                 89.898    

Slack (MET) :             89.898ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 0.642ns (8.315%)  route 7.079ns (91.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.672ns = ( 97.328 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           1.835    -2.267    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          6.020     4.271    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/reset_n
    SLICE_X110Y117       LUT1 (Prop_lut1_I0_O)        0.124     4.395 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/DataToTriCh2_reg_D[15]_i_1/O
                         net (fo=62, routed)          1.059     5.454    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/counting_d1_reg_0
    SLICE_X113Y118       FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.850    97.328    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/AdcSampClk
    SLICE_X113Y118       FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[4]/C
                         clock pessimism              0.000    97.328    
                         clock uncertainty           -1.571    95.757    
    SLICE_X113Y118       FDCE (Recov_fdce_C_CLR)     -0.405    95.352    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         95.352    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                 89.898    

Slack (MET) :             89.933ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/counting_d1_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        7.770ns  (logic 0.642ns (8.263%)  route 7.128ns (91.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.674ns = ( 97.326 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           1.835    -2.267    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          6.020     4.271    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/reset_n
    SLICE_X110Y117       LUT1 (Prop_lut1_I0_O)        0.124     4.395 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/DataToTriCh2_reg_D[15]_i_1/O
                         net (fo=62, routed)          1.108     5.503    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/sys_rst_n_reg
    SLICE_X112Y121       FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/counting_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.848    97.326    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/AdcSampClk
    SLICE_X112Y121       FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/counting_d1_reg/C
                         clock pessimism              0.000    97.326    
                         clock uncertainty           -1.571    95.755    
    SLICE_X112Y121       FDCE (Recov_fdce_C_CLR)     -0.319    95.436    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/counting_d1_reg
  -------------------------------------------------------------------
                         required time                         95.436    
                         arrival time                          -5.503    
  -------------------------------------------------------------------
                         slack                                 89.933    

Slack (MET) :             89.942ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 0.642ns (8.315%)  route 7.079ns (91.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.672ns = ( 97.328 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           1.835    -2.267    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          6.020     4.271    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/reset_n
    SLICE_X110Y117       LUT1 (Prop_lut1_I0_O)        0.124     4.395 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/DataToTriCh2_reg_D[15]_i_1/O
                         net (fo=62, routed)          1.059     5.454    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/sys_rst_n_reg
    SLICE_X112Y118       FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.850    97.328    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/AdcSampClk
    SLICE_X112Y118       FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/count_reg_reg[6]/C
                         clock pessimism              0.000    97.328    
                         clock uncertainty           -1.571    95.757    
    SLICE_X112Y118       FDCE (Recov_fdce_C_CLR)     -0.361    95.396    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         95.396    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                 89.942    

Slack (MET) :             89.984ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/count_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 0.642ns (8.315%)  route 7.079ns (91.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.672ns = ( 97.328 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.267ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           1.835    -2.267    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.518    -1.749 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          6.020     4.271    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/reset_n
    SLICE_X110Y117       LUT1 (Prop_lut1_I0_O)        0.124     4.395 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch2_generate_vaild_ins/DataToTriCh2_reg_D[15]_i_1/O
                         net (fo=62, routed)          1.059     5.454    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/sys_rst_n_reg
    SLICE_X112Y118       FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.850    97.328    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/AdcSampClk
    SLICE_X112Y118       FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/count_reg_reg[0]/C
                         clock pessimism              0.000    97.328    
                         clock uncertainty           -1.571    95.757    
    SLICE_X112Y118       FDCE (Recov_fdce_C_CLR)     -0.319    95.438    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch3_generate_vaild_ins/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         95.438    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                 89.984    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.209ns (9.406%)  route 2.013ns (90.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.813    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.649 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          1.802     1.153    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/reset_n
    SLICE_X42Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.198 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2/O
                         net (fo=72, routed)          0.211     1.409    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2_n_0
    SLICE_X42Y114        FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.905    -1.241    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[1]/C
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            1.571     0.330    
    SLICE_X42Y114        FDCE (Remov_fdce_C_CLR)     -0.067     0.263    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.209ns (9.406%)  route 2.013ns (90.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.813    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.649 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          1.802     1.153    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/reset_n
    SLICE_X42Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.198 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2/O
                         net (fo=72, routed)          0.211     1.409    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2_n_0
    SLICE_X42Y114        FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.905    -1.241    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[2]/C
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            1.571     0.330    
    SLICE_X42Y114        FDCE (Remov_fdce_C_CLR)     -0.067     0.263    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.209ns (9.406%)  route 2.013ns (90.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.813    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.649 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          1.802     1.153    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/reset_n
    SLICE_X42Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.198 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2/O
                         net (fo=72, routed)          0.211     1.409    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2_n_0
    SLICE_X42Y114        FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.905    -1.241    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[3]/C
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            1.571     0.330    
    SLICE_X42Y114        FDCE (Remov_fdce_C_CLR)     -0.067     0.263    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.209ns (9.406%)  route 2.013ns (90.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.813    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.649 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          1.802     1.153    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/reset_n
    SLICE_X42Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.198 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2/O
                         net (fo=72, routed)          0.211     1.409    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2_n_0
    SLICE_X42Y114        FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.905    -1.241    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[4]/C
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            1.571     0.330    
    SLICE_X42Y114        FDCE (Remov_fdce_C_CLR)     -0.067     0.263    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.209ns (9.406%)  route 2.013ns (90.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.813    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.649 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          1.802     1.153    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/reset_n
    SLICE_X42Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.198 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2/O
                         net (fo=72, routed)          0.211     1.409    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2_n_0
    SLICE_X42Y114        FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.905    -1.241    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[5]/C
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            1.571     0.330    
    SLICE_X42Y114        FDCE (Remov_fdce_C_CLR)     -0.067     0.263    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.209ns (9.406%)  route 2.013ns (90.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.813    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.649 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          1.802     1.153    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/reset_n
    SLICE_X42Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.198 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2/O
                         net (fo=72, routed)          0.211     1.409    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2_n_0
    SLICE_X42Y114        FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.905    -1.241    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[6]/C
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            1.571     0.330    
    SLICE_X42Y114        FDCE (Remov_fdce_C_CLR)     -0.067     0.263    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.146ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.209ns (9.406%)  route 2.013ns (90.594%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.241ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.813    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.649 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          1.802     1.153    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/reset_n
    SLICE_X42Y114        LUT1 (Prop_lut1_I0_O)        0.045     1.198 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2/O
                         net (fo=72, routed)          0.211     1.409    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg[31]_i_2_n_0
    SLICE_X42Y114        FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.905    -1.241    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X42Y114        FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[7]/C
                         clock pessimism              0.000    -1.241    
                         clock uncertainty            1.571     0.330    
    SLICE_X42Y114        FDCE (Remov_fdce_C_CLR)     -0.067     0.263    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/delay_cnt_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  1.146    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.209ns (9.444%)  route 2.004ns (90.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.298ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.813    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.649 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          1.818     1.169    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch1_generate_vaild_ins/reset_n
    SLICE_X88Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.214 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch1_generate_vaild_ins/DataToTriCh0_reg_D[15]_i_1/O
                         net (fo=98, routed)          0.186     1.400    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch1_generate_vaild_ins_n_1
    SLICE_X86Y30         FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.848    -1.298    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X86Y30         FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch1_reg[1]/C
                         clock pessimism              0.000    -1.298    
                         clock uncertainty            1.571     0.273    
    SLICE_X86Y30         FDCE (Remov_fdce_C_CLR)     -0.067     0.206    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.209ns (9.444%)  route 2.004ns (90.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.298ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.813    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.649 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          1.818     1.169    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch1_generate_vaild_ins/reset_n
    SLICE_X88Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.214 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch1_generate_vaild_ins/DataToTriCh0_reg_D[15]_i_1/O
                         net (fo=98, routed)          0.186     1.400    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch1_generate_vaild_ins_n_1
    SLICE_X86Y30         FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.848    -1.298    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X86Y30         FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch1_reg[3]/C
                         clock pessimism              0.000    -1.298    
                         clock uncertainty            1.571     0.273    
    SLICE_X86Y30         FDCE (Remov_fdce_C_CLR)     -0.067     0.206    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch1_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.213ns  (logic 0.209ns (9.444%)  route 2.004ns (90.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.298ns
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.571ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    1.262ns
    Phase Error              (PE):    0.939ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout1_buf/O
                         net (fo=3, routed)           0.624    -0.813    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_out1
    SLICE_X4Y2           FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDCE (Prop_fdce_C_Q)         0.164    -0.649 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/sys_rst_n_reg/Q
                         net (fo=11, routed)          1.818     1.169    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch1_generate_vaild_ins/reset_n
    SLICE_X88Y30         LUT1 (Prop_lut1_I0_O)        0.045     1.214 f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch1_generate_vaild_ins/DataToTriCh0_reg_D[15]_i_1/O
                         net (fo=98, routed)          0.186     1.400    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Ch1_generate_vaild_ins_n_1
    SLICE_X86Y30         FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.848    -1.298    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/AdcSampClk
    SLICE_X86Y30         FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch1_reg[5]/C
                         clock pessimism              0.000    -1.298    
                         clock uncertainty            1.571     0.273    
    SLICE_X86Y30         FDCE (Remov_fdce_C_CLR)     -0.067     0.206    Adc3444_TCP_i/Adc9228_top_0/inst/AD_control_inst/Data_Ch1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  1.194    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_3
  To Clock:  clk_out1_clk_wiz_3

Setup :            0  Failing Endpoints,  Worst Slack       97.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.848ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.817%)  route 0.633ns (60.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.970ns = ( 97.030 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.722    -2.409    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X72Y30         FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y30         FDPE (Prop_fdpe_C_Q)         0.419    -1.990 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.633    -1.357    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X71Y33         FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.551    97.030    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X71Y33         FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.505    97.535    
                         clock uncertainty           -0.464    97.071    
    SLICE_X71Y33         FDCE (Recov_fdce_C_CLR)     -0.580    96.491    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         96.491    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                 97.848    

Slack (MET) :             97.848ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.817%)  route 0.633ns (60.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.970ns = ( 97.030 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.722    -2.409    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X72Y30         FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y30         FDPE (Prop_fdpe_C_Q)         0.419    -1.990 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.633    -1.357    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X71Y33         FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.551    97.030    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X71Y33         FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.505    97.535    
                         clock uncertainty           -0.464    97.071    
    SLICE_X71Y33         FDCE (Recov_fdce_C_CLR)     -0.580    96.491    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         96.491    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                 97.848    

Slack (MET) :             97.894ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.419ns (39.817%)  route 0.633ns (60.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.970ns = ( 97.030 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.722    -2.409    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X72Y30         FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y30         FDPE (Prop_fdpe_C_Q)         0.419    -1.990 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.633    -1.357    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X71Y33         FDPE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.551    97.030    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X71Y33         FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.505    97.535    
                         clock uncertainty           -0.464    97.071    
    SLICE_X71Y33         FDPE (Recov_fdpe_C_PRE)     -0.534    96.537    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         96.537    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                 97.894    

Slack (MET) :             97.898ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.419ns (38.837%)  route 0.660ns (61.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.672ns = ( 97.328 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        2.045    -2.086    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X111Y130       FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDPE (Prop_fdpe_C_Q)         0.419    -1.667 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.660    -1.007    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X112Y131       FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.850    97.328    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X112Y131       FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.563    97.891    
                         clock uncertainty           -0.464    97.427    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.536    96.891    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         96.891    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                 97.898    

Slack (MET) :             97.898ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.419ns (38.837%)  route 0.660ns (61.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.672ns = ( 97.328 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        2.045    -2.086    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X111Y130       FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDPE (Prop_fdpe_C_Q)         0.419    -1.667 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.660    -1.007    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X112Y131       FDPE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.850    97.328    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X112Y131       FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.563    97.891    
                         clock uncertainty           -0.464    97.427    
    SLICE_X112Y131       FDPE (Recov_fdpe_C_PRE)     -0.536    96.891    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         96.891    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                 97.898    

Slack (MET) :             97.940ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        1.079ns  (logic 0.419ns (38.837%)  route 0.660ns (61.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.672ns = ( 97.328 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.086ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        2.045    -2.086    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X111Y130       FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDPE (Prop_fdpe_C_Q)         0.419    -1.667 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.660    -1.007    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X112Y131       FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.850    97.328    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X112Y131       FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.563    97.891    
                         clock uncertainty           -0.464    97.427    
    SLICE_X112Y131       FDCE (Recov_fdce_C_CLR)     -0.494    96.933    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         96.933    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                 97.940    

Slack (MET) :             98.025ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.419ns (46.162%)  route 0.489ns (53.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.820ns = ( 97.180 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.250ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.881    -2.250    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y3         FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y3         FDPE (Prop_fdpe_C_Q)         0.419    -1.831 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.489    -1.342    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X106Y2         FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.701    97.180    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X106Y2         FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.546    97.726    
                         clock uncertainty           -0.464    97.262    
    SLICE_X106Y2         FDCE (Recov_fdce_C_CLR)     -0.580    96.682    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         96.682    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                 98.025    

Slack (MET) :             98.025ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.419ns (46.162%)  route 0.489ns (53.838%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.820ns = ( 97.180 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.250ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.881    -2.250    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y3         FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y3         FDPE (Prop_fdpe_C_Q)         0.419    -1.831 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.489    -1.342    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X106Y2         FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.701    97.180    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X106Y2         FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.546    97.726    
                         clock uncertainty           -0.464    97.262    
    SLICE_X106Y2         FDCE (Recov_fdce_C_CLR)     -0.580    96.682    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         96.682    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                 98.025    

Slack (MET) :             98.028ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.667ns = ( 97.333 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.079ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        2.052    -2.079    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y114       FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDPE (Prop_fdpe_C_Q)         0.419    -1.660 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.484    -1.176    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X113Y113       FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.855    97.333    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X113Y113       FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.563    97.896    
                         clock uncertainty           -0.464    97.432    
    SLICE_X113Y113       FDCE (Recov_fdce_C_CLR)     -0.580    96.852    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         96.852    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                 98.028    

Slack (MET) :             98.028ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_3 rise@100.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.667ns = ( 97.333 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.079ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.464ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.925ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -6.121 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -4.232    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        2.052    -2.079    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y114       FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDPE (Prop_fdpe_C_Q)         0.419    -1.660 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.484    -1.176    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X113Y113       FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                    100.000   100.000 r  
    N18                  IBUFDS                       0.000   100.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           1.162   101.162    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    93.662 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    95.387    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.478 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        1.855    97.333    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X113Y113       FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.563    97.896    
                         clock uncertainty           -0.464    97.432    
    SLICE_X113Y113       FDCE (Recov_fdce_C_CLR)     -0.580    96.852    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         96.852    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                 98.028    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.714    -0.734    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y114       FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDPE (Prop_fdpe_C_Q)         0.128    -0.606 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178    -0.428    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X113Y113       FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.989    -1.157    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X113Y113       FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.438    -0.719    
    SLICE_X113Y113       FDCE (Remov_fdce_C_CLR)     -0.146    -0.865    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.865    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.714    -0.734    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y114       FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDPE (Prop_fdpe_C_Q)         0.128    -0.606 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178    -0.428    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X113Y113       FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.989    -1.157    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X113Y113       FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.438    -0.719    
    SLICE_X113Y113       FDCE (Remov_fdce_C_CLR)     -0.146    -0.865    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.865    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.202%)  route 0.183ns (58.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.641    -0.808    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y3         FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y3         FDPE (Prop_fdpe_C_Q)         0.128    -0.680 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.183    -0.497    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X106Y2         FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.913    -1.233    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X106Y2         FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.442    -0.791    
    SLICE_X106Y2         FDCE (Remov_fdce_C_CLR)     -0.146    -0.937    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.937    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.202%)  route 0.183ns (58.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.641    -0.808    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y3         FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y3         FDPE (Prop_fdpe_C_Q)         0.128    -0.680 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.183    -0.497    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X106Y2         FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.913    -1.233    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X106Y2         FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.442    -0.791    
    SLICE_X106Y2         FDCE (Remov_fdce_C_CLR)     -0.146    -0.937    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.937    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.157ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.714    -0.734    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X113Y114       FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y114       FDPE (Prop_fdpe_C_Q)         0.128    -0.606 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.178    -0.428    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X113Y113       FDPE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.989    -1.157    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X113Y113       FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.438    -0.719    
    SLICE_X113Y113       FDPE (Remov_fdpe_C_PRE)     -0.149    -0.868    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_2_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.868    
                         arrival time                          -0.428    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.202%)  route 0.183ns (58.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.233ns
    Source Clock Delay      (SCD):    -0.808ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.641    -0.808    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X107Y3         FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y3         FDPE (Prop_fdpe_C_Q)         0.128    -0.680 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.183    -0.497    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X106Y2         FDPE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.913    -1.233    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X106Y2         FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.442    -0.791    
    SLICE_X106Y2         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.940    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_0_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.940    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.274%)  route 0.235ns (64.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.710    -0.738    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X111Y130       FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDPE (Prop_fdpe_C_Q)         0.128    -0.610 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.235    -0.376    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X112Y131       FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.985    -1.161    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X112Y131       FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.438    -0.723    
    SLICE_X112Y131       FDCE (Remov_fdce_C_CLR)     -0.121    -0.844    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.274%)  route 0.235ns (64.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.710    -0.738    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X111Y130       FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDPE (Prop_fdpe_C_Q)         0.128    -0.610 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.235    -0.376    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X112Y131       FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.985    -1.161    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X112Y131       FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.438    -0.723    
    SLICE_X112Y131       FDCE (Remov_fdce_C_CLR)     -0.121    -0.844    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.274%)  route 0.235ns (64.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.161ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.710    -0.738    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X111Y130       FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y130       FDPE (Prop_fdpe_C_Q)         0.128    -0.610 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.235    -0.376    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X112Y131       FDPE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.985    -1.161    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X112Y131       FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.438    -0.723    
    SLICE_X112Y131       FDPE (Remov_fdpe_C_PRE)     -0.125    -0.848    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_3_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_3 rise@0.000ns - clk_out1_clk_wiz_3 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.039%)  route 0.237ns (64.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    -0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -2.003 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.474    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.448 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.580    -0.869    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X72Y30         FDPE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y30         FDPE (Prop_fdpe_C_Q)         0.128    -0.741 f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.237    -0.504    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/rst_wr_reg2
    SLICE_X71Y33         FDCE                                         f  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_3 rise edge)
                                                      0.000     0.000 r  
    N18                  IBUFDS                       0.000     0.000 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/IBUFDS_fclk/O
                         net (fo=1, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.751 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -2.175    Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clk_out1_clk_wiz_3
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  Adc3444_TCP_i/Adc9228_top_0/inst/adc_1_ins/clk_wiz_3_inst/inst/clkout1_buf/O
                         net (fo=1002, routed)        0.847    -1.299    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/s_aclk
    SLICE_X71Y33         FDCE                                         r  Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.464    -0.835    
    SLICE_X71Y33         FDCE (Remov_fdce_C_CLR)     -0.146    -0.981    Adc3444_TCP_i/Adc9228_top_0/inst/fifo_generator_1_ins/U0/inst_fifo_gen/gaxis_fifo.gaxisf.gaxis_pkt_fifo_ic.rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.981    
                         arrival time                          -0.504    
  -------------------------------------------------------------------
                         slack                                  0.477    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_2
  To Clock:  clk_out3_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        4.021ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 0.580ns (10.716%)  route 4.833ns (89.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 7.049 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.653    -2.449    Adc3444_TCP_i/rst_Adc9228_top_0/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=260, routed)         4.301     2.308    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/lopt
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.432 f  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.532     2.964    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1_n_0
    SLICE_X64Y21         FDPE                                         f  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.542     7.049    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_axil_clk
    SLICE_X64Y21         FDPE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.392     7.440    
                         clock uncertainty           -0.097     7.343    
    SLICE_X64Y21         FDPE (Recov_fdpe_C_PRE)     -0.359     6.984    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.984    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 0.580ns (10.716%)  route 4.833ns (89.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 7.049 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.653    -2.449    Adc3444_TCP_i/rst_Adc9228_top_0/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=260, routed)         4.301     2.308    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/lopt
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.432 f  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.532     2.964    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1_n_0
    SLICE_X64Y21         FDPE                                         f  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.542     7.049    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_axil_clk
    SLICE_X64Y21         FDPE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.392     7.440    
                         clock uncertainty           -0.097     7.343    
    SLICE_X64Y21         FDPE (Recov_fdpe_C_PRE)     -0.359     6.984    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          6.984    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 0.580ns (10.716%)  route 4.833ns (89.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 7.049 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.653    -2.449    Adc3444_TCP_i/rst_Adc9228_top_0/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=260, routed)         4.301     2.308    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/lopt
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.432 f  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.532     2.964    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1_n_0
    SLICE_X64Y21         FDPE                                         f  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.542     7.049    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_axil_clk
    SLICE_X64Y21         FDPE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync3_reg_reg/C
                         clock pessimism              0.392     7.440    
                         clock uncertainty           -0.097     7.343    
    SLICE_X64Y21         FDPE (Recov_fdpe_C_PRE)     -0.359     6.984    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                          6.984    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 0.580ns (10.716%)  route 4.833ns (89.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 7.049 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.653    -2.449    Adc3444_TCP_i/rst_Adc9228_top_0/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=260, routed)         4.301     2.308    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/lopt
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.432 f  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.532     2.964    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1_n_0
    SLICE_X64Y21         FDPE                                         f  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.542     7.049    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/iTrigClk
    SLICE_X64Y21         FDPE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.392     7.440    
                         clock uncertainty           -0.097     7.343    
    SLICE_X64Y21         FDPE (Recov_fdpe_C_PRE)     -0.359     6.984    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.984    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 0.580ns (10.716%)  route 4.833ns (89.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 7.049 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.653    -2.449    Adc3444_TCP_i/rst_Adc9228_top_0/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=260, routed)         4.301     2.308    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/lopt
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.432 f  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.532     2.964    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1_n_0
    SLICE_X64Y21         FDPE                                         f  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.542     7.049    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/iTrigClk
    SLICE_X64Y21         FDPE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync2_reg_reg/C
                         clock pessimism              0.392     7.440    
                         clock uncertainty           -0.097     7.343    
    SLICE_X64Y21         FDPE (Recov_fdpe_C_PRE)     -0.359     6.984    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          6.984    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.413ns  (logic 0.580ns (10.716%)  route 4.833ns (89.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.951ns = ( 7.049 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.653    -2.449    Adc3444_TCP_i/rst_Adc9228_top_0/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=260, routed)         4.301     2.308    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/lopt
    SLICE_X64Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.432 f  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.532     2.964    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1_n_0
    SLICE_X64Y21         FDPE                                         f  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.542     7.049    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/iTrigClk
    SLICE_X64Y21         FDPE                                         r  Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg/C
                         clock pessimism              0.392     7.440    
                         clock uncertainty           -0.097     7.343    
    SLICE_X64Y21         FDPE (Recov_fdpe_C_PRE)     -0.359     6.984    Adc3444_TCP_i/TriggerCh_0/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                          6.984    
                         arrival time                          -2.964    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 0.580ns (11.024%)  route 4.681ns (88.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 7.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.653    -2.449    Adc3444_TCP_i/rst_Adc9228_top_0/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=260, routed)         4.294     2.301    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/lopt
    SLICE_X61Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.425 f  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.387     2.812    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1_n_0
    SLICE_X61Y44         FDPE                                         f  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.553     7.060    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_axil_clk
    SLICE_X61Y44         FDPE                                         r  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync1_reg_reg/C
                         clock pessimism              0.392     7.451    
                         clock uncertainty           -0.097     7.354    
    SLICE_X61Y44         FDPE (Recov_fdpe_C_PRE)     -0.359     6.995    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.995    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync2_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 0.580ns (11.024%)  route 4.681ns (88.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 7.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.653    -2.449    Adc3444_TCP_i/rst_Adc9228_top_0/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=260, routed)         4.294     2.301    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/lopt
    SLICE_X61Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.425 f  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.387     2.812    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1_n_0
    SLICE_X61Y44         FDPE                                         f  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync2_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.553     7.060    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_axil_clk
    SLICE_X61Y44         FDPE                                         r  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync2_reg_reg/C
                         clock pessimism              0.392     7.451    
                         clock uncertainty           -0.097     7.354    
    SLICE_X61Y44         FDPE (Recov_fdpe_C_PRE)     -0.359     6.995    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync2_reg_reg
  -------------------------------------------------------------------
                         required time                          6.995    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync3_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 0.580ns (11.024%)  route 4.681ns (88.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 7.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.653    -2.449    Adc3444_TCP_i/rst_Adc9228_top_0/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=260, routed)         4.294     2.301    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/lopt
    SLICE_X61Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.425 f  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.387     2.812    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1_n_0
    SLICE_X61Y44         FDPE                                         f  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync3_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.553     7.060    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_axil_clk
    SLICE_X61Y44         FDPE                                         r  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync3_reg_reg/C
                         clock pessimism              0.392     7.451    
                         clock uncertainty           -0.097     7.354    
    SLICE_X61Y44         FDPE (Recov_fdpe_C_PRE)     -0.359     6.995    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/m_rst_sync3_reg_reg
  -------------------------------------------------------------------
                         required time                          6.995    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                  4.183    

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_2 rise@10.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 0.580ns (11.024%)  route 4.681ns (88.976%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.940ns = ( 7.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    0.392ns
  Clock Uncertainty:      0.097ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.181ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.285     1.285    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -6.058 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -4.203    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.102 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.653    -2.449    Adc3444_TCP_i/rst_Adc9228_top_0/U0/slowest_sync_clk
    SLICE_X40Y91         FDRE                                         r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456    -1.993 r  Adc3444_TCP_i/rst_Adc9228_top_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=260, routed)         4.294     2.301    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/lopt
    SLICE_X61Y44         LUT2 (Prop_lut2_I0_O)        0.124     2.425 f  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1/O
                         net (fo=6, routed)           0.387     2.812    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_i_1_n_0
    SLICE_X61Y44         FDPE                                         f  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    Y7                   IBUF                         0.000    10.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           1.162    11.162    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438     3.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691     5.415    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.506 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       1.553     7.060    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/iTrigClk
    SLICE_X61Y44         FDPE                                         r  Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              0.392     7.451    
                         clock uncertainty           -0.097     7.354    
    SLICE_X61Y44         FDPE (Recov_fdpe_C_PRE)     -0.359     6.995    Adc3444_TCP_i/TriggerCh_1/inst/inst_TriggerDMA/fifo_inst_0/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                          6.995    
                         arrival time                          -2.812    
  -------------------------------------------------------------------
                         slack                                  4.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.934%)  route 0.181ns (55.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.220ns
    Source Clock Delay      (SCD):    -0.796ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.641    -0.796    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X112Y49        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y49        FDPE (Prop_fdpe_C_Q)         0.148    -0.648 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.181    -0.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X113Y50        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.911    -1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X113Y50        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.695    -0.525    
    SLICE_X113Y50        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[10]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.797%)  route 0.406ns (74.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.609    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X101Y57        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=226, routed)         0.406    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X100Y48        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.882    -1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X100Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[10]/C
                         clock pessimism              0.695    -0.554    
    SLICE_X100Y48        FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[10]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.797%)  route 0.406ns (74.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.609    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X101Y57        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=226, routed)         0.406    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X100Y48        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.882    -1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X100Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]/C
                         clock pessimism              0.695    -0.554    
    SLICE_X100Y48        FDCE (Remov_fdce_C_CLR)     -0.067    -0.621    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[4]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[10]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.797%)  route 0.406ns (74.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.609    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X101Y57        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=226, routed)         0.406    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X101Y48        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.882    -1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[10]/C
                         clock pessimism              0.695    -0.554    
    SLICE_X101Y48        FDCE (Remov_fdce_C_CLR)     -0.092    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[10]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.797%)  route 0.406ns (74.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.609    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X101Y57        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=226, routed)         0.406    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X101Y48        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.882    -1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/C
                         clock pessimism              0.695    -0.554    
    SLICE_X101Y48        FDCE (Remov_fdce_C_CLR)     -0.092    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.797%)  route 0.406ns (74.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.249ns
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    -0.695ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.609    -0.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X101Y57        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y57        FDRE (Prop_fdre_C_Q)         0.141    -0.687 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=226, routed)         0.406    -0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X101Y48        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.882    -1.249    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X101Y48        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/C
                         clock pessimism              0.695    -0.554    
    SLICE_X101Y48        FDCE (Remov_fdce_C_CLR)     -0.092    -0.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.315%)  route 0.185ns (56.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.637    -0.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X109Y55        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y55        FDCE (Prop_fdce_C_Q)         0.141    -0.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.185    -0.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X108Y55        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.907    -1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X108Y55        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.437    -0.787    
    SLICE_X108Y55        FDCE (Remov_fdce_C_CLR)     -0.067    -0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.854    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.265%)  route 0.185ns (56.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.224ns
    Source Clock Delay      (SCD):    -0.800ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.637    -0.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X109Y56        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y56        FDCE (Prop_fdce_C_Q)         0.141    -0.659 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.185    -0.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X108Y56        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.907    -1.224    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X108Y56        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.437    -0.787    
    SLICE_X108Y56        FDCE (Remov_fdce_C_CLR)     -0.067    -0.854    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.854    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.427%)  route 0.175ns (51.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.220ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.639    -0.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X112Y51        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDPE (Prop_fdpe_C_Q)         0.164    -0.634 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175    -0.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X110Y52        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.911    -1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X110Y52        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism              0.438    -0.782    
    SLICE_X110Y52        FDCE (Remov_fdce_C_CLR)     -0.092    -0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.874    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_2 rise@0.000ns - clk_out3_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.427%)  route 0.175ns (51.573%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.220ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.980 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.462    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.436 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.639    -0.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X112Y51        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y51        FDPE (Prop_fdpe_C_Q)         0.164    -0.634 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.175    -0.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X110Y52        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    Y7                   IBUF                         0.000     0.000 r  clk_40m_i_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.724 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -2.160    Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clk_out3_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.131 r  Adc3444_TCP_i/Adc9228_top_0/inst/sys_ctrl_ins/clk_wiz_2_inst/inst/clkout3_buf/O
                         net (fo=56151, routed)       0.911    -1.220    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X110Y52        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                         clock pessimism              0.438    -0.782    
    SLICE_X110Y52        FDCE (Remov_fdce_C_CLR)     -0.092    -0.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                          0.874    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.415    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.828ns (20.747%)  route 3.163ns (79.253%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 36.895 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.984     7.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124     7.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.519     7.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X111Y62        LUT1 (Prop_lut1_I0_O)        0.124     7.841 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.556     8.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X112Y62        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.685    36.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X112Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.460    37.355    
                         clock uncertainty           -0.035    37.320    
    SLICE_X112Y62        FDCE (Recov_fdce_C_CLR)     -0.361    36.959    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.959    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 28.563    

Slack (MET) :             28.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.828ns (20.747%)  route 3.163ns (79.253%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 36.895 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.984     7.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124     7.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.519     7.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X111Y62        LUT1 (Prop_lut1_I0_O)        0.124     7.841 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.556     8.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X112Y62        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.685    36.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X112Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.460    37.355    
                         clock uncertainty           -0.035    37.320    
    SLICE_X112Y62        FDCE (Recov_fdce_C_CLR)     -0.319    37.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.001    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 28.605    

Slack (MET) :             28.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.828ns (20.747%)  route 3.163ns (79.253%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 36.895 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.984     7.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124     7.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.519     7.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X111Y62        LUT1 (Prop_lut1_I0_O)        0.124     7.841 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.556     8.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X112Y62        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.685    36.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X112Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.460    37.355    
                         clock uncertainty           -0.035    37.320    
    SLICE_X112Y62        FDCE (Recov_fdce_C_CLR)     -0.319    37.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         37.001    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 28.605    

Slack (MET) :             28.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.828ns (20.747%)  route 3.163ns (79.253%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 36.895 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.984     7.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124     7.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.519     7.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X111Y62        LUT1 (Prop_lut1_I0_O)        0.124     7.841 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.556     8.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X112Y62        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.685    36.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X112Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.460    37.355    
                         clock uncertainty           -0.035    37.320    
    SLICE_X112Y62        FDCE (Recov_fdce_C_CLR)     -0.319    37.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         37.001    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 28.605    

Slack (MET) :             28.605ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 0.828ns (20.747%)  route 3.163ns (79.253%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 36.895 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.984     7.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124     7.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.519     7.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X111Y62        LUT1 (Prop_lut1_I0_O)        0.124     7.841 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.556     8.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X112Y62        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.685    36.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X112Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.460    37.355    
                         clock uncertainty           -0.035    37.320    
    SLICE_X112Y62        FDCE (Recov_fdce_C_CLR)     -0.319    37.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.001    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                 28.605    

Slack (MET) :             28.687ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.828ns (21.662%)  route 2.994ns (78.338%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 36.895 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.984     7.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124     7.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.519     7.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X111Y62        LUT1 (Prop_lut1_I0_O)        0.124     7.841 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.387     8.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X111Y62        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.685    36.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X111Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.460    37.355    
                         clock uncertainty           -0.035    37.320    
    SLICE_X111Y62        FDCE (Recov_fdce_C_CLR)     -0.405    36.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.915    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                 28.687    

Slack (MET) :             28.687ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.828ns (21.662%)  route 2.994ns (78.338%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 36.895 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.984     7.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124     7.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.519     7.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X111Y62        LUT1 (Prop_lut1_I0_O)        0.124     7.841 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.387     8.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X111Y62        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.685    36.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X111Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.460    37.355    
                         clock uncertainty           -0.035    37.320    
    SLICE_X111Y62        FDCE (Recov_fdce_C_CLR)     -0.405    36.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.915    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                 28.687    

Slack (MET) :             28.687ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.828ns (21.662%)  route 2.994ns (78.338%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 36.895 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.984     7.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124     7.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.519     7.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X111Y62        LUT1 (Prop_lut1_I0_O)        0.124     7.841 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.387     8.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X111Y62        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.685    36.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X111Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.460    37.355    
                         clock uncertainty           -0.035    37.320    
    SLICE_X111Y62        FDCE (Recov_fdce_C_CLR)     -0.405    36.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.915    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                 28.687    

Slack (MET) :             28.687ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.828ns (21.662%)  route 2.994ns (78.338%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 36.895 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.984     7.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124     7.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.519     7.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X111Y62        LUT1 (Prop_lut1_I0_O)        0.124     7.841 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.387     8.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X111Y62        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.685    36.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X111Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.460    37.355    
                         clock uncertainty           -0.035    37.320    
    SLICE_X111Y62        FDCE (Recov_fdce_C_CLR)     -0.405    36.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.915    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                 28.687    

Slack (MET) :             28.687ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.828ns (21.662%)  route 2.994ns (78.338%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.895ns = ( 36.895 - 33.000 ) 
    Source Clock Delay      (SCD):    4.405ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.455     2.455    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.556 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.849     4.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X106Y72        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y72        FDRE (Prop_fdre_C_Q)         0.456     4.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/Q
                         net (fo=1, routed)           1.104     5.965    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[4]
    SLICE_X106Y72        LUT6 (Prop_lut6_I4_O)        0.124     6.089 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.984     7.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X107Y68        LUT4 (Prop_lut4_I0_O)        0.124     7.198 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.519     7.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X111Y62        LUT1 (Prop_lut1_I0_O)        0.124     7.841 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.387     8.228    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X111Y62        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.119    35.119    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.210 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         1.685    36.895    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X111Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.460    37.355    
                         clock uncertainty           -0.035    37.320    
    SLICE_X111Y62        FDCE (Recov_fdce_C_CLR)     -0.405    36.915    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.915    
                         arrival time                          -8.228    
  -------------------------------------------------------------------
                         slack                                 28.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.970%)  route 0.402ns (74.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.638     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X111Y56        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDRE (Prop_fdre_C_Q)         0.141     1.884 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.402     2.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wrdata_rst_reg
    SLICE_X112Y48        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.912     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X112Y48        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism             -0.145     2.017    
    SLICE_X112Y48        FDPE (Remov_fdpe_C_PRE)     -0.071     1.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.970%)  route 0.402ns (74.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.145ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.638     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X111Y56        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDRE (Prop_fdre_C_Q)         0.141     1.884 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.402     2.286    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wrdata_rst_reg
    SLICE_X112Y48        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.912     2.162    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X112Y48        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.145     2.017    
    SLICE_X112Y48        FDPE (Remov_fdpe_C_PRE)     -0.071     1.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.714%)  route 0.182ns (56.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.638     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X111Y56        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDRE (Prop_fdre_C_Q)         0.141     1.884 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.182     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X113Y55        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.910     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X113Y55        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.401     1.759    
    SLICE_X113Y55        FDCE (Remov_fdce_C_CLR)     -0.092     1.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.714%)  route 0.182ns (56.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.638     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X111Y56        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDRE (Prop_fdre_C_Q)         0.141     1.884 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.182     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X113Y55        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.910     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X113Y55        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism             -0.401     1.759    
    SLICE_X113Y55        FDCE (Remov_fdce_C_CLR)     -0.092     1.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.714%)  route 0.182ns (56.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.638     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X111Y56        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDRE (Prop_fdre_C_Q)         0.141     1.884 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.182     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X113Y55        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.910     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X113Y55        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism             -0.401     1.759    
    SLICE_X113Y55        FDCE (Remov_fdce_C_CLR)     -0.092     1.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.714%)  route 0.182ns (56.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.638     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X111Y56        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDRE (Prop_fdre_C_Q)         0.141     1.884 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.182     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X113Y55        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.910     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X113Y55        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism             -0.401     1.759    
    SLICE_X113Y55        FDCE (Remov_fdce_C_CLR)     -0.092     1.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.714%)  route 0.182ns (56.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.638     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X111Y56        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDRE (Prop_fdre_C_Q)         0.141     1.884 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.182     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X113Y55        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.910     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X113Y55        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism             -0.401     1.759    
    SLICE_X113Y55        FDCE (Remov_fdce_C_CLR)     -0.092     1.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.714%)  route 0.182ns (56.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.638     1.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X111Y56        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y56        FDRE (Prop_fdre_C_Q)         0.141     1.884 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.182     2.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/out
    SLICE_X113Y55        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.910     2.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X113Y55        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                         clock pessimism             -0.401     1.759    
    SLICE_X113Y55        FDCE (Remov_fdce_C_CLR)     -0.092     1.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.734%)  route 0.180ns (52.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.634     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X108Y62        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDPE (Prop_fdpe_C_Q)         0.164     1.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.180     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X106Y62        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.903     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X106Y62        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.399     1.754    
    SLICE_X106Y62        FDCE (Remov_fdce_C_CLR)     -0.092     1.662    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.734%)  route 0.180ns (52.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.079     1.079    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.105 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.634     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X108Y62        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDPE (Prop_fdpe_C_Q)         0.164     1.903 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.180     2.083    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X106Y62        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.221     1.221    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=527, routed)         0.903     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X106Y62        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.399     1.754    
    SLICE_X106Y62        FDPE (Remov_fdpe_C_PRE)     -0.095     1.659    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.424    





