
FindMeSAT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000e140  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000001ee  00802000  0000e140  0000e1d4  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000005d5  008021ee  008021ee  0000e3c2  2**2
                  ALLOC
  3 .comment      0000005c  00000000  00000000  0000e3c2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  0000e420  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000ab0  00000000  00000000  0000e468  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0001f15f  00000000  00000000  0000ef18  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006c1b  00000000  00000000  0002e077  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00010f25  00000000  00000000  00034c92  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00002fc4  00000000  00000000  00045bb8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000425b3  00000000  00000000  00048b7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000d0eb  00000000  00000000  0008b12f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a60  00000000  00000000  00098220  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000ee9e  00000000  00000000  00098c80  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 18 	jmp	0x3094	; 0x3094 <__ctors_end>
       4:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
       8:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
       c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      10:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      14:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      18:	0c 94 1c 19 	jmp	0x3238	; 0x3238 <__vector_6>
      1c:	0c 94 44 19 	jmp	0x3288	; 0x3288 <__vector_7>
      20:	0c 94 6c 19 	jmp	0x32d8	; 0x32d8 <__vector_8>
      24:	0c 94 94 19 	jmp	0x3328	; 0x3328 <__vector_9>
      28:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      2c:	0c 94 62 1a 	jmp	0x34c4	; 0x34c4 <__vector_11>
      30:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      34:	0c 94 60 40 	jmp	0x80c0	; 0x80c0 <__vector_13>
      38:	0c 94 b8 38 	jmp	0x7170	; 0x7170 <__vector_14>
      3c:	0c 94 e5 38 	jmp	0x71ca	; 0x71ca <__vector_15>
      40:	0c 94 12 39 	jmp	0x7224	; 0x7224 <__vector_16>
      44:	0c 94 3f 39 	jmp	0x727e	; 0x727e <__vector_17>
      48:	0c 94 6c 39 	jmp	0x72d8	; 0x72d8 <__vector_18>
      4c:	0c 94 99 39 	jmp	0x7332	; 0x7332 <__vector_19>
      50:	0c 94 c6 39 	jmp	0x738c	; 0x738c <__vector_20>
      54:	0c 94 f3 39 	jmp	0x73e6	; 0x73e6 <__vector_21>
      58:	0c 94 20 3a 	jmp	0x7440	; 0x7440 <__vector_22>
      5c:	0c 94 4d 3a 	jmp	0x749a	; 0x749a <__vector_23>
      60:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      64:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      68:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      6c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      70:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      74:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      78:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      7c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      80:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      84:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      88:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      8c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      90:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      94:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      98:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      9c:	0c 94 bb 35 	jmp	0x6b76	; 0x6b76 <__vector_39>
      a0:	0c 94 ed 35 	jmp	0x6bda	; 0x6bda <__vector_40>
      a4:	0c 94 1f 36 	jmp	0x6c3e	; 0x6c3e <__vector_41>
      a8:	0c 94 51 36 	jmp	0x6ca2	; 0x6ca2 <__vector_42>
      ac:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      b0:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      b4:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      b8:	0c 94 87 40 	jmp	0x810e	; 0x810e <__vector_46>
      bc:	0c 94 3c 3c 	jmp	0x7878	; 0x7878 <__vector_47>
      c0:	0c 94 69 3c 	jmp	0x78d2	; 0x78d2 <__vector_48>
      c4:	0c 94 96 3c 	jmp	0x792c	; 0x792c <__vector_49>
      c8:	0c 94 c3 3c 	jmp	0x7986	; 0x7986 <__vector_50>
      cc:	0c 94 f0 3c 	jmp	0x79e0	; 0x79e0 <__vector_51>
      d0:	0c 94 1d 3d 	jmp	0x7a3a	; 0x7a3a <__vector_52>
      d4:	0c 94 4a 3d 	jmp	0x7a94	; 0x7a94 <__vector_53>
      d8:	0c 94 77 3d 	jmp	0x7aee	; 0x7aee <__vector_54>
      dc:	0c 94 a4 3d 	jmp	0x7b48	; 0x7b48 <__vector_55>
      e0:	0c 94 d1 3d 	jmp	0x7ba2	; 0x7ba2 <__vector_56>
      e4:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      e8:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      ec:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      f0:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      f4:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      f8:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
      fc:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     100:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     104:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     108:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     10c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     110:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     114:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     118:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     11c:	0c 94 f3 34 	jmp	0x69e6	; 0x69e6 <__vector_71>
     120:	0c 94 25 35 	jmp	0x6a4a	; 0x6a4a <__vector_72>
     124:	0c 94 57 35 	jmp	0x6aae	; 0x6aae <__vector_73>
     128:	0c 94 89 35 	jmp	0x6b12	; 0x6b12 <__vector_74>
     12c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     130:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     134:	0c 94 7a 3a 	jmp	0x74f4	; 0x74f4 <__vector_77>
     138:	0c 94 a7 3a 	jmp	0x754e	; 0x754e <__vector_78>
     13c:	0c 94 d4 3a 	jmp	0x75a8	; 0x75a8 <__vector_79>
     140:	0c 94 01 3b 	jmp	0x7602	; 0x7602 <__vector_80>
     144:	0c 94 2e 3b 	jmp	0x765c	; 0x765c <__vector_81>
     148:	0c 94 5b 3b 	jmp	0x76b6	; 0x76b6 <__vector_82>
     14c:	0c 94 88 3b 	jmp	0x7710	; 0x7710 <__vector_83>
     150:	0c 94 b5 3b 	jmp	0x776a	; 0x776a <__vector_84>
     154:	0c 94 e2 3b 	jmp	0x77c4	; 0x77c4 <__vector_85>
     158:	0c 94 0f 3c 	jmp	0x781e	; 0x781e <__vector_86>
     15c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     160:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     164:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     168:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     16c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     170:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     174:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     178:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     17c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     180:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     184:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     188:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     18c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     190:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     194:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     198:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     19c:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1a0:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1a4:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1a8:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1ac:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1b0:	0c 94 fe 3d 	jmp	0x7bfc	; 0x7bfc <__vector_108>
     1b4:	0c 94 2b 3e 	jmp	0x7c56	; 0x7c56 <__vector_109>
     1b8:	0c 94 58 3e 	jmp	0x7cb0	; 0x7cb0 <__vector_110>
     1bc:	0c 94 85 3e 	jmp	0x7d0a	; 0x7d0a <__vector_111>
     1c0:	0c 94 b2 3e 	jmp	0x7d64	; 0x7d64 <__vector_112>
     1c4:	0c 94 df 3e 	jmp	0x7dbe	; 0x7dbe <__vector_113>
     1c8:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1cc:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1d0:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1d4:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1d8:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1dc:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1e0:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1e4:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1e8:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1ec:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1f0:	0c 94 6b 18 	jmp	0x30d6	; 0x30d6 <__bad_interrupt>
     1f4:	0c 94 44 47 	jmp	0x8e88	; 0x8e88 <__vector_125>
     1f8:	0c 94 00 48 	jmp	0x9000	; 0x9000 <__vector_126>
     1fc:	25 42       	sbci	r18, 0x25	; 37
     1fe:	28 42       	sbci	r18, 0x28	; 40
     200:	2b 42       	sbci	r18, 0x2B	; 43
     202:	2e 42       	sbci	r18, 0x2E	; 46
     204:	31 42       	sbci	r19, 0x21	; 33
     206:	34 42       	sbci	r19, 0x24	; 36
     208:	37 42       	sbci	r19, 0x27	; 39
     20a:	78 49       	sbci	r23, 0x98	; 152
     20c:	8b 49       	sbci	r24, 0x9B	; 155
     20e:	9e 49       	sbci	r25, 0x9E	; 158
     210:	b1 49       	sbci	r27, 0x91	; 145
     212:	c4 49       	sbci	r28, 0x94	; 148
     214:	d7 49       	sbci	r29, 0x97	; 151
     216:	ea 49       	sbci	r30, 0x9A	; 154
     218:	05 a8       	ldd	r0, Z+53	; 0x35
     21a:	4c cd       	rjmp	.-1384   	; 0xfffffcb4 <__eeprom_end+0xff7efcb4>
     21c:	b2 d4       	rcall	.+2404   	; 0xb82 <PM_SINE+0x23e>
     21e:	4e b9       	out	0x0e, r20	; 14
     220:	38 36       	cpi	r19, 0x68	; 104
     222:	a9 02       	muls	r26, r25
     224:	0c 50       	subi	r16, 0x0C	; 12
     226:	b9 91       	ld	r27, Y+
     228:	86 88       	ldd	r8, Z+22	; 0x16
     22a:	08 3c       	cpi	r16, 0xC8	; 200
     22c:	a6 aa       	std	Z+54, r10	; 0x36
     22e:	aa 2a       	or	r10, r26
     230:	be 00       	.word	0x00be	; ????
     232:	00 00       	nop
     234:	80 3f       	cpi	r24, 0xF0	; 240
     236:	07 63       	ori	r16, 0x37	; 55
     238:	42 36       	cpi	r20, 0x62	; 98
     23a:	b7 9b       	sbis	0x16, 7	; 22
     23c:	d8 a7       	std	Y+40, r29	; 0x28
     23e:	1a 39       	cpi	r17, 0x9A	; 154
     240:	68 56       	subi	r22, 0x68	; 104
     242:	18 ae       	std	Y+56, r1	; 0x38
     244:	ba ab       	std	Y+50, r27	; 0x32
     246:	55 8c       	ldd	r5, Z+29	; 0x1d
     248:	1d 3c       	cpi	r17, 0xCD	; 205
     24a:	b7 cc       	rjmp	.-1682   	; 0xfffffbba <__eeprom_end+0xff7efbba>
     24c:	57 63       	ori	r21, 0x37	; 55
     24e:	bd 6d       	ori	r27, 0xDD	; 221
     250:	ed fd       	.word	0xfded	; ????
     252:	75 3e       	cpi	r23, 0xE5	; 229
     254:	f6 17       	cp	r31, r22
     256:	72 31       	cpi	r23, 0x12	; 18
     258:	bf 00       	.word	0x00bf	; ????
     25a:	00 00       	nop
     25c:	80 3f       	cpi	r24, 0xF0	; 240
     25e:	08 00       	.word	0x0008	; ????
     260:	00 00       	nop
     262:	be 92       	st	-X, r11
     264:	24 49       	sbci	r18, 0x94	; 148
     266:	12 3e       	cpi	r17, 0xE2	; 226
     268:	ab aa       	std	Y+51, r10	; 0x33
     26a:	aa 2a       	or	r10, r26
     26c:	be cd       	rjmp	.-1156   	; 0xfffffdea <__eeprom_end+0xff7efdea>
     26e:	cc cc       	rjmp	.-1640   	; 0xfffffc08 <__eeprom_end+0xff7efc08>
     270:	4c 3e       	cpi	r20, 0xEC	; 236
     272:	00 00       	nop
     274:	00 80       	ld	r0, Z
     276:	be ab       	std	Y+54, r27	; 0x36
     278:	aa aa       	std	Y+50, r10	; 0x32
     27a:	aa 3e       	cpi	r26, 0xEA	; 234
     27c:	00 00       	nop
     27e:	00 00       	nop
     280:	bf 00       	.word	0x00bf	; ????
     282:	00 00       	nop
     284:	80 3f       	cpi	r24, 0xF0	; 240
     286:	00 00       	nop
     288:	00 00       	nop
     28a:	00 08       	sbc	r0, r0
     28c:	41 78       	andi	r20, 0x81	; 129
     28e:	d3 bb       	out	0x13, r29	; 19
     290:	43 87       	std	Z+11, r20	; 0x0b
     292:	d1 13       	cpse	r29, r17
     294:	3d 19       	sub	r19, r13
     296:	0e 3c       	cpi	r16, 0xCE	; 206
     298:	c3 bd       	out	0x23, r28	; 35
     29a:	42 82       	std	Z+2, r4	; 0x02
     29c:	ad 2b       	or	r26, r29
     29e:	3e 68       	ori	r19, 0x8E	; 142
     2a0:	ec 82       	std	Y+4, r14	; 0x04
     2a2:	76 be       	out	0x36, r7	; 54
     2a4:	d9 8f       	std	Y+25, r29	; 0x19
     2a6:	e1 a9       	ldd	r30, Z+49	; 0x31
     2a8:	3e 4c       	sbci	r19, 0xCE	; 206
     2aa:	80 ef       	ldi	r24, 0xF0	; 240
     2ac:	ff be       	out	0x3f, r15	; 63
     2ae:	01 c4       	rjmp	.+2050   	; 0xab2 <PM_SINE+0x16e>
     2b0:	ff 7f       	andi	r31, 0xFF	; 255
     2b2:	3f 00       	.word	0x003f	; ????
     2b4:	00 00       	nop
	...

000002b8 <__trampolines_end>:
     2b8:	63 64       	ori	r22, 0x43	; 67
     2ba:	69 6e       	ori	r22, 0xE9	; 233
     2bc:	6f 70       	andi	r22, 0x0F	; 15
     2be:	73 75       	andi	r23, 0x53	; 83
     2c0:	78 58       	subi	r23, 0x88	; 136
     2c2:	5b 00       	.word	0x005b	; ????

000002c4 <PM_SINE_IP>:
     2c4:	00 fd f9 f6 f3 f0 ec e9 e6 e3 df dc d9 d6 d2 cf     ................
     2d4:	00 fd fa f6 f3 f0 ed ea e6 e3 e0 dd da d7 d3 d0     ................
     2e4:	00 fd fa f7 f3 f0 ed ea e7 e4 e1 de da d7 d4 d1     ................
     2f4:	00 fd fa f7 f4 f1 ee eb e7 e4 e1 de db d8 d5 d2     ................
     304:	00 fd fa f7 f4 f1 ee eb e8 e5 e2 df dc d9 d6 d3     ................
     314:	00 fd fa f7 f4 f1 ee eb e8 e6 e3 e0 dd da d7 d4     ................
     324:	00 fd fa f7 f4 f2 ef ec e9 e6 e3 e0 dd db d8 d5     ................
     334:	00 fd fa f8 f5 f2 ef ec e9 e7 e4 e1 de db d9 d6     ................
     344:	00 fd fa f8 f5 f2 ef ed ea e7 e4 e2 df dc d9 d7     ................
     354:	00 fd fb f8 f5 f3 f0 ed ea e8 e5 e2 e0 dd da d8     ................
     364:	00 fd fb f8 f5 f3 f0 ee eb e8 e6 e3 e0 de db d9     ................
     374:	00 fd fb f8 f6 f3 f1 ee eb e9 e6 e4 e1 df dc da     ................
     384:	00 fd fb f8 f6 f3 f1 ee ec e9 e7 e4 e2 df dd da     ................
     394:	00 fe fb f9 f6 f4 f1 ef ec ea e8 e5 e3 e0 de db     ................
     3a4:	00 fe fb f9 f6 f4 f2 ef ed eb e8 e6 e3 e1 df dc     ................
     3b4:	00 fe fb f9 f7 f4 f2 f0 ed eb e9 e7 e4 e2 e0 dd     ................
     3c4:	00 fe fb f9 f7 f5 f2 f0 ee ec e9 e7 e5 e3 e0 de     ................
     3d4:	00 fe fc f9 f7 f5 f3 f1 ee ec ea e8 e6 e4 e1 df     ................
     3e4:	00 fe fc fa f7 f5 f3 f1 ef ed eb e9 e6 e4 e2 e0     ................
     3f4:	00 fe fc fa f8 f6 f4 f2 ef ed eb e9 e7 e5 e3 e1     ................
     404:	00 fe fc fa f8 f6 f4 f2 f0 ee ec ea e8 e6 e4 e2     ................
     414:	00 fe fc fa f8 f6 f4 f2 f0 ef ed eb e9 e7 e5 e3     ................
     424:	00 fe fc fa f8 f7 f5 f3 f1 ef ed eb e9 e8 e6 e4     ................
     434:	00 fe fc fb f9 f7 f5 f3 f1 f0 ee ec ea e8 e7 e5     ................
     444:	00 fe fc fb f9 f7 f5 f4 f2 f0 ee ed eb e9 e7 e6     ................
     454:	00 fe fd fb f9 f8 f6 f4 f2 f1 ef ed ec ea e8 e7     ................
     464:	00 fe fd fb f9 f8 f6 f5 f3 f1 f0 ee ec eb e9 e8     ................
     474:	00 fe fd fb fa f8 f7 f5 f3 f2 f0 ef ed ec ea e9     ................
     484:	00 fe fd fb fa f8 f7 f5 f4 f2 f1 ef ee ec eb e9     ................
     494:	00 ff fd fc fa f9 f7 f6 f4 f3 f2 f0 ef ed ec ea     ................
     4a4:	00 ff fd fc fa f9 f8 f6 f5 f4 f2 f1 ef ee ed eb     ................
     4b4:	00 ff fd fc fb f9 f8 f7 f5 f4 f3 f2 f0 ef ee ec     ................
     4c4:	00 ff fd fc fb fa f8 f7 f6 f5 f3 f2 f1 f0 ee ed     ................
     4d4:	00 ff fe fc fb fa f9 f8 f6 f5 f4 f3 f2 f1 ef ee     ................
     4e4:	00 ff fe fd fb fa f9 f8 f7 f6 f5 f4 f2 f1 f0 ef     ................
     4f4:	00 ff fe fd fc fb fa f9 f7 f6 f5 f4 f3 f2 f1 f0     ................
     504:	00 ff fe fd fc fb fa f9 f8 f7 f6 f5 f4 f3 f2 f1     ................
     514:	00 ff fe fd fc fb fa f9 f8 f8 f7 f6 f5 f4 f3 f2     ................
     524:	00 ff fe fd fc fc fb fa f9 f8 f7 f6 f5 f5 f4 f3     ................
     534:	00 ff fe fe fd fc fb fa f9 f9 f8 f7 f6 f5 f5 f4     ................
     544:	00 ff fe fe fd fc fb fb fa f9 f8 f8 f7 f6 f5 f5     ................
     554:	00 ff ff fe fd fd fc fb fa fa f9 f8 f8 f7 f6 f6     ................
     564:	00 ff ff fe fd fd fc fc fb fa fa f9 f8 f8 f7 f7     ................
     574:	00 ff ff fe fe fd fd fc fb fb fa fa f9 f9 f8 f8     ................
     584:	00 ff ff fe fe fd fd fc fc fb fb fa fa f9 f9 f8     ................
     594:	00 00 ff ff fe fe fd fd fc fc fc fb fb fa fa f9     ................
     5a4:	00 00 ff ff fe fe fe fd fd fd fc fc fb fb fb fa     ................
     5b4:	00 00 ff ff ff fe fe fe fd fd fd fd fc fc fc fb     ................
     5c4:	00 00 ff ff ff ff fe fe fe fe fd fd fd fd fc fc     ................
     5d4:	00 00 00 ff ff ff ff ff fe fe fe fe fe fe fd fd     ................
     5e4:	00 00 00 00 ff ff ff ff ff ff ff ff fe fe fe fe     ................
	...
     5fc:	ff ff ff ff ff ff ff ff 00 00 00 00 00 00 00 00     ................
	...
     61c:	01 01 01 01 01 01 01 01 00 00 00 00 01 01 01 01     ................
     62c:	01 01 01 01 02 02 02 02 00 00 00 01 01 01 01 01     ................
     63c:	02 02 02 02 02 02 03 03 00 00 01 01 01 01 02 02     ................
     64c:	02 02 03 03 03 03 04 04 00 00 01 01 01 02 02 02     ................
     65c:	03 03 03 03 04 04 04 05 00 00 01 01 02 02 02 03     ................
     66c:	03 03 04 04 05 05 05 06 00 00 01 01 02 02 03 03     ................
     67c:	04 04 04 05 05 06 06 07 00 01 01 02 02 03 03 04     ................
     68c:	04 05 05 06 06 07 07 08 00 01 01 02 02 03 03 04     ................
     69c:	05 05 06 06 07 07 08 08 00 01 01 02 03 03 04 04     ................
     6ac:	05 06 06 07 08 08 09 09 00 01 01 02 03 03 04 05     ................
     6bc:	06 06 07 08 08 09 0a 0a 00 01 02 02 03 04 05 05     ................
     6cc:	06 07 08 08 09 0a 0b 0b 00 01 02 02 03 04 05 06     ................
     6dc:	07 07 08 09 0a 0b 0b 0c 00 01 02 03 04 04 05 06     ................
     6ec:	07 08 09 0a 0b 0b 0c 0d 00 01 02 03 04 05 06 07     ................
     6fc:	08 08 09 0a 0b 0c 0d 0e 00 01 02 03 04 05 06 07     ................
     70c:	08 09 0a 0b 0c 0d 0e 0f 00 01 02 03 04 05 06 07     ................
     71c:	09 0a 0b 0c 0d 0e 0f 10 00 01 02 03 05 06 07 08     ................
     72c:	09 0a 0b 0c 0e 0f 10 11 00 01 02 04 05 06 07 08     ................
     73c:	0a 0b 0c 0d 0e 0f 11 12 00 01 03 04 05 06 08 09     ................
     74c:	0a 0b 0d 0e 0f 10 12 13 00 01 03 04 05 07 08 09     ................
     75c:	0b 0c 0d 0e 10 11 12 14 00 01 03 04 06 07 08 0a     ................
     76c:	0b 0c 0e 0f 11 12 13 15 00 01 03 04 06 07 09 0a     ................
     77c:	0c 0d 0e 10 11 13 14 16 00 02 03 05 06 08 09 0b     ................
     78c:	0c 0e 0f 11 12 14 15 17 00 02 03 05 06 08 09 0b     ................
     79c:	0d 0e 10 11 13 14 16 17 00 02 03 05 07 08 0a 0b     ................
     7ac:	0d 0f 10 12 14 15 17 18 00 02 03 05 07 08 0a 0c     ................
     7bc:	0e 0f 11 13 14 16 18 19 00 02 04 05 07 09 0b 0c     ................
     7cc:	0e 10 12 13 15 17 19 1a 00 02 04 05 07 09 0b 0d     ................
     7dc:	0f 10 12 14 16 18 19 1b 00 02 04 06 08 09 0b 0d     ................
     7ec:	0f 11 13 15 17 18 1a 1c 00 02 04 06 08 0a 0c 0e     ................
     7fc:	10 11 13 15 17 19 1b 1d 00 02 04 06 08 0a 0c 0e     ................
     80c:	10 12 14 16 18 1a 1c 1e 00 02 04 06 08 0a 0c 0e     ................
     81c:	11 13 15 17 19 1b 1d 1f 00 02 04 06 09 0b 0d 0f     ................
     82c:	11 13 15 17 1a 1c 1e 20 00 02 04 07 09 0b 0d 0f     ....... ........
     83c:	12 14 16 18 1a 1c 1f 21 00 02 05 07 09 0b 0e 10     .......!........
     84c:	12 14 17 19 1b 1d 20 22 00 02 05 07 09 0c 0e 10     ...... "........
     85c:	13 15 17 19 1c 1e 20 23 00 02 05 07 0a 0c 0e 11     ...... #........
     86c:	13 15 18 1a 1d 1f 21 24 00 02 05 07 0a 0c 0f 11     ......!$........
     87c:	14 16 18 1b 1d 20 22 25 00 03 05 08 0a 0d 0f 12     ..... "%........
     88c:	14 17 19 1c 1e 21 23 26 00 03 05 08 0a 0d 0f 12     .....!#&........
     89c:	15 17 1a 1c 1f 21 24 26 00 03 05 08 0b 0d 10 12     .....!$&........
     8ac:	15 18 1a 1d 20 22 25 27 00 03 05 08 0b 0d 10 13     .... "%'........
     8bc:	16 18 1b 1e 20 23 26 28 00 03 06 08 0b 0e 11 13     .... #&(........
     8cc:	16 19 1c 1e 21 24 27 29 00 03 06 08 0b 0e 11 14     ....!$')........
     8dc:	17 19 1c 1f 22 25 27 2a 00 03 06 09 0c 0e 11 14     ...."%'*........
     8ec:	17 1a 1d 20 23 25 28 2b 00 03 06 09 0c 0f 12 15     ... #%(+........
     8fc:	18 1a 1d 20 23 26 29 2c 00 03 06 09 0c 0f 12 15     ... #&),........
     90c:	18 1b 1e 21 24 27 2a 2d 00 03 06 09 0c 0f 12 15     ...!$'*-........
     91c:	19 1c 1f 22 25 28 2b 2e 00 03 06 09 0d 10 13 16     ..."%(+.........
     92c:	19 1c 1f 22 26 29 2c 2f 00 03 06 0a 0d 10 13 16     ..."&),/........
     93c:	1a 1d 20 23 26 29 2d 30                             .. #&)-0

00000944 <PM_SINE>:
     944:	00 80 32 80 64 80 96 80 c9 80 fb 80 2d 81 5f 81     ..2.d.......-._.
     954:	92 81 c4 81 f6 81 28 82 5b 82 8d 82 bf 82 f1 82     ......(.[.......
     964:	24 83 56 83 88 83 ba 83 ed 83 1f 84 51 84 83 84     $.V.........Q...
     974:	b6 84 e8 84 1a 85 4c 85 7e 85 b1 85 e3 85 15 86     ......L.~.......
     984:	47 86 7a 86 ac 86 de 86 10 87 42 87 74 87 a7 87     G.z.......B.t...
     994:	d9 87 0b 88 3d 88 6f 88 a1 88 d4 88 06 89 38 89     ....=.o.......8.
     9a4:	6a 89 9c 89 ce 89 00 8a 32 8a 65 8a 97 8a c9 8a     j.......2.e.....
     9b4:	fb 8a 2d 8b 5f 8b 91 8b c3 8b f5 8b 27 8c 59 8c     ..-._.......'.Y.
     9c4:	8b 8c bd 8c ef 8c 21 8d 53 8d 85 8d b7 8d e9 8d     ......!.S.......
     9d4:	1b 8e 4d 8e 7f 8e b1 8e e3 8e 15 8f 47 8f 79 8f     ..M.........G.y.
     9e4:	ab 8f dc 8f 0e 90 40 90 72 90 a4 90 d6 90 07 91     ......@.r.......
     9f4:	39 91 6b 91 9d 91 cf 91 00 92 32 92 64 92 96 92     9.k.......2.d...
     a04:	c7 92 f9 92 2b 93 5d 93 8e 93 c0 93 f2 93 23 94     ....+.].......#.
     a14:	55 94 86 94 b8 94 ea 94 1b 95 4d 95 7e 95 b0 95     U.........M.~...
     a24:	e1 95 13 96 44 96 76 96 a7 96 d9 96 0a 97 3c 97     ....D.v.......<.
     a34:	6d 97 9f 97 d0 97 01 98 33 98 64 98 95 98 c7 98     m.......3.d.....
     a44:	f8 98 29 99 5b 99 8c 99 bd 99 ee 99 20 9a 51 9a     ..).[....... .Q.
     a54:	82 9a b3 9a e4 9a 15 9b 46 9b 78 9b a9 9b da 9b     ........F.x.....
     a64:	0b 9c 3c 9c 6d 9c 9e 9c cf 9c 00 9d 31 9d 62 9d     ..<.m.......1.b.
     a74:	93 9d c3 9d f4 9d 25 9e 56 9e 87 9e b8 9e e8 9e     ......%.V.......
     a84:	19 9f 4a 9f 7b 9f ab 9f dc 9f 0d a0 3d a0 6e a0     ..J.{.......=.n.
     a94:	9f a0 cf a0 00 a1 30 a1 61 a1 91 a1 c2 a1 f2 a1     ......0.a.......
     aa4:	23 a2 53 a2 84 a2 b4 a2 e4 a2 15 a3 45 a3 75 a3     #.S.........E.u.
     ab4:	a6 a3 d6 a3 06 a4 36 a4 67 a4 97 a4 c7 a4 f7 a4     ......6.g.......
     ac4:	27 a5 57 a5 87 a5 b7 a5 e7 a5 17 a6 47 a6 77 a6     '.W.........G.w.
     ad4:	a7 a6 d7 a6 07 a7 37 a7 67 a7 97 a7 c6 a7 f6 a7     ......7.g.......
     ae4:	26 a8 56 a8 85 a8 b5 a8 e5 a8 14 a9 44 a9 73 a9     &.V.........D.s.
     af4:	a3 a9 d2 a9 02 aa 31 aa 61 aa 90 aa c0 aa ef aa     ......1.a.......
     b04:	1e ab 4e ab 7d ab ac ab db ab 0b ac 3a ac 69 ac     ..N.}.......:.i.
     b14:	98 ac c7 ac f6 ac 25 ad 54 ad 83 ad b2 ad e1 ad     ......%.T.......
     b24:	10 ae 3f ae 6e ae 9d ae cc ae fa ae 29 af 58 af     ..?.n.......).X.
     b34:	86 af b5 af e4 af 12 b0 41 b0 6f b0 9e b0 cc b0     ........A.o.....
     b44:	fb b0 29 b1 58 b1 86 b1 b4 b1 e3 b1 11 b2 3f b2     ..).X.........?.
     b54:	6d b2 9c b2 ca b2 f8 b2 26 b3 54 b3 82 b3 b0 b3     m.......&.T.....
     b64:	de b3 0c b4 3a b4 68 b4 96 b4 c3 b4 f1 b4 1f b5     ....:.h.........
     b74:	4d b5 7a b5 a8 b5 d6 b5 03 b6 31 b6 5e b6 8c b6     M.z.......1.^...
     b84:	b9 b6 e7 b6 14 b7 41 b7 6f b7 9c b7 c9 b7 f6 b7     ......A.o.......
     b94:	24 b8 51 b8 7e b8 ab b8 d8 b8 05 b9 32 b9 5f b9     $.Q.~.......2._.
     ba4:	8c b9 b9 b9 e6 b9 12 ba 3f ba 6c ba 99 ba c5 ba     ........?.l.....
     bb4:	f2 ba 1f bb 4b bb 78 bb a4 bb d1 bb fd bb 29 bc     ....K.x.......).
     bc4:	56 bc 82 bc ae bc db bc 07 bd 33 bd 5f bd 8b bd     V.........3._...
     bd4:	b7 bd e3 bd 0f be 3b be 67 be 93 be bf be eb be     ......;.g.......
     be4:	16 bf 42 bf 6e bf 99 bf c5 bf f0 bf 1c c0 47 c0     ..B.n.........G.
     bf4:	73 c0 9e c0 ca c0 f5 c0 20 c1 4c c1 77 c1 a2 c1     s....... .L.w...
     c04:	cd c1 f8 c1 23 c2 4e c2 79 c2 a4 c2 cf c2 fa c2     ....#.N.y.......
     c14:	25 c3 50 c3 7a c3 a5 c3 d0 c3 fa c3 25 c4 4f c4     %.P.z.......%.O.
     c24:	7a c4 a4 c4 cf c4 f9 c4 23 c5 4e c5 78 c5 a2 c5     z.......#.N.x...
     c34:	cc c5 f6 c5 20 c6 4a c6 74 c6 9e c6 c8 c6 f2 c6     .... .J.t.......
     c44:	1c c7 46 c7 6f c7 99 c7 c3 c7 ec c7 16 c8 3f c8     ..F.o.........?.
     c54:	69 c8 92 c8 bc c8 e5 c8 0e c9 38 c9 61 c9 8a c9     i.........8.a...
     c64:	b3 c9 dc c9 05 ca 2e ca 57 ca 80 ca a9 ca d2 ca     ........W.......
     c74:	fa ca 23 cb 4c cb 74 cb 9d cb c5 cb ee cb 16 cc     ..#.L.t.........
     c84:	3f cc 67 cc 8f cc b8 cc e0 cc 08 cd 30 cd 58 cd     ?.g.........0.X.
     c94:	80 cd a8 cd d0 cd f8 cd 20 ce 48 ce 6f ce 97 ce     ........ .H.o...
     ca4:	bf ce e6 ce 0e cf 35 cf 5d cf 84 cf ac cf d3 cf     ......5.].......
     cb4:	fa cf 21 d0 49 d0 70 d0 97 d0 be d0 e5 d0 0c d1     ..!.I.p.........
     cc4:	33 d1 59 d1 80 d1 a7 d1 ce d1 f4 d1 1b d2 41 d2     3.Y...........A.
     cd4:	68 d2 8e d2 b5 d2 db d2 01 d3 28 d3 4e d3 74 d3     h.........(.N.t.
     ce4:	9a d3 c0 d3 e6 d3 0c d4 32 d4 58 d4 7d d4 a3 d4     ........2.X.}...
     cf4:	c9 d4 ef d4 14 d5 3a d5 5f d5 85 d5 aa d5 cf d5     ......:._.......
     d04:	f4 d5 1a d6 3f d6 64 d6 89 d6 ae d6 d3 d6 f8 d6     ....?.d.........
     d14:	1d d7 42 d7 66 d7 8b d7 b0 d7 d4 d7 f9 d7 1d d8     ..B.f...........
     d24:	42 d8 66 d8 8a d8 af d8 d3 d8 f7 d8 1b d9 3f d9     B.f...........?.
     d34:	63 d9 87 d9 ab d9 cf d9 f3 d9 16 da 3a da 5e da     c...........:.^.
     d44:	81 da a5 da c8 da ec da 0f db 32 db 56 db 79 db     ..........2.V.y.
     d54:	9c db bf db e2 db 05 dc 28 dc 4b dc 6d dc 90 dc     ........(.K.m...
     d64:	b3 dc d6 dc f8 dc 1b dd 3d dd 5f dd 82 dd a4 dd     ........=._.....
     d74:	c6 dd e9 dd 0b de 2d de 4f de 71 de 93 de b4 de     ......-.O.q.....
     d84:	d6 de f8 de 1a df 3b df 5d df 7e df a0 df c1 df     ......;.].~.....
     d94:	e2 df 04 e0 25 e0 46 e0 67 e0 88 e0 a9 e0 ca e0     ....%.F.g.......
     da4:	eb e0 0c e1 2d e1 4d e1 6e e1 8e e1 af e1 cf e1     ....-.M.n.......
     db4:	f0 e1 10 e2 30 e2 51 e2 71 e2 91 e2 b1 e2 d1 e2     ....0.Q.q.......
     dc4:	f1 e2 11 e3 30 e3 50 e3 70 e3 8f e3 af e3 ce e3     ....0.P.p.......
     dd4:	ee e3 0d e4 2d e4 4c e4 6b e4 8a e4 a9 e4 c8 e4     ....-.L.k.......
     de4:	e7 e4 06 e5 25 e5 44 e5 62 e5 81 e5 a0 e5 be e5     ....%.D.b.......
     df4:	dd e5 fb e5 19 e6 38 e6 56 e6 74 e6 92 e6 b0 e6     ......8.V.t.....
     e04:	ce e6 ec e6 0a e7 28 e7 45 e7 63 e7 81 e7 9e e7     ......(.E.c.....
     e14:	bc e7 d9 e7 f7 e7 14 e8 31 e8 4e e8 6b e8 88 e8     ........1.N.k...
     e24:	a5 e8 c2 e8 df e8 fc e8 19 e9 35 e9 52 e9 6e e9     ..........5.R.n.
     e34:	8b e9 a7 e9 c4 e9 e0 e9 fc e9 18 ea 34 ea 50 ea     ............4.P.
     e44:	6c ea 88 ea a4 ea c0 ea db ea f7 ea 13 eb 2e eb     l...............
     e54:	4a eb 65 eb 80 eb 9c eb b7 eb d2 eb ed eb 08 ec     J.e.............
     e64:	23 ec 3e ec 58 ec 73 ec 8e ec a8 ec c3 ec dd ec     #.>.X.s.........
     e74:	f8 ec 12 ed 2c ed 47 ed 61 ed 7b ed 95 ed af ed     ....,.G.a.{.....
     e84:	c9 ed e3 ed fc ed 16 ee 30 ee 49 ee 63 ee 7c ee     ........0.I.c.|.
     e94:	95 ee af ee c8 ee e1 ee fa ee 13 ef 2c ef 45 ef     ............,.E.
     ea4:	5e ef 76 ef 8f ef a8 ef c0 ef d9 ef f1 ef 09 f0     ^.v.............
     eb4:	22 f0 3a f0 52 f0 6a f0 82 f0 9a f0 b2 f0 ca f0     ".:.R.j.........
     ec4:	e1 f0 f9 f0 11 f1 28 f1 40 f1 57 f1 6e f1 86 f1     ......(.@.W.n...
     ed4:	9d f1 b4 f1 cb f1 e2 f1 f9 f1 10 f2 26 f2 3d f2     ............&.=.
     ee4:	54 f2 6a f2 81 f2 97 f2 ae f2 c4 f2 da f2 f0 f2     T.j.............
     ef4:	06 f3 1c f3 32 f3 48 f3 5e f3 74 f3 89 f3 9f f3     ....2.H.^.t.....
     f04:	b5 f3 ca f3 df f3 f5 f3 0a f4 1f f4 34 f4 49 f4     ............4.I.
     f14:	5e f4 73 f4 88 f4 9d f4 b1 f4 c6 f4 db f4 ef f4     ^.s.............
     f24:	03 f5 18 f5 2c f5 40 f5 54 f5 68 f5 7c f5 90 f5     ....,.@.T.h.|...
     f34:	a4 f5 b8 f5 cc f5 df f5 f3 f5 06 f6 1a f6 2d f6     ..............-.
     f44:	40 f6 53 f6 67 f6 7a f6 8d f6 a0 f6 b2 f6 c5 f6     @.S.g.z.........
     f54:	d8 f6 ea f6 fd f6 10 f7 22 f7 34 f7 47 f7 59 f7     ........".4.G.Y.
     f64:	6b f7 7d f7 8f f7 a1 f7 b3 f7 c4 f7 d6 f7 e8 f7     k.}.............
     f74:	f9 f7 0b f8 1c f8 2e f8 3f f8 50 f8 61 f8 72 f8     ........?.P.a.r.
     f84:	83 f8 94 f8 a5 f8 b6 f8 c6 f8 d7 f8 e7 f8 f8 f8     ................
     f94:	08 f9 19 f9 29 f9 39 f9 49 f9 59 f9 69 f9 79 f9     ....).9.I.Y.i.y.
     fa4:	89 f9 98 f9 a8 f9 b8 f9 c7 f9 d7 f9 e6 f9 f5 f9     ................
     fb4:	04 fa 14 fa 23 fa 32 fa 41 fa 4f fa 5e fa 6d fa     ....#.2.A.O.^.m.
     fc4:	7c fa 8a fa 99 fa a7 fa b5 fa c4 fa d2 fa e0 fa     |...............
     fd4:	ee fa fc fa 0a fb 18 fb 25 fb 33 fb 41 fb 4e fb     ........%.3.A.N.
     fe4:	5c fb 69 fb 76 fb 83 fb 91 fb 9e fb ab fb b8 fb     \.i.v...........
     ff4:	c4 fb d1 fb de fb eb fb f7 fb 04 fc 10 fc 1c fc     ................
    1004:	29 fc 35 fc 41 fc 4d fc 59 fc 65 fc 70 fc 7c fc     ).5.A.M.Y.e.p.|.
    1014:	88 fc 93 fc 9f fc aa fc b6 fc c1 fc cc fc d7 fc     ................
    1024:	e2 fc ed fc f8 fc 03 fd 0e fd 18 fd 23 fd 2e fd     ............#...
    1034:	38 fd 42 fd 4d fd 57 fd 61 fd 6b fd 75 fd 7f fd     8.B.M.W.a.k.u...
    1044:	89 fd 93 fd 9c fd a6 fd b0 fd b9 fd c2 fd cc fd     ................
    1054:	d5 fd de fd e7 fd f0 fd f9 fd 02 fe 0b fe 13 fe     ................
    1064:	1c fe 25 fe 2d fe 36 fe 3e fe 46 fe 4e fe 56 fe     ..%.-.6.>.F.N.V.
    1074:	5e fe 66 fe 6e fe 76 fe 7e fe 85 fe 8d fe 94 fe     ^.f.n.v.~.......
    1084:	9c fe a3 fe aa fe b2 fe b9 fe c0 fe c7 fe ce fe     ................
    1094:	d4 fe db fe e2 fe e8 fe ef fe f5 fe fc fe 02 ff     ................
    10a4:	08 ff 0e ff 14 ff 1a ff 20 ff 26 ff 2c ff 31 ff     ........ .&.,.1.
    10b4:	37 ff 3c ff 42 ff 47 ff 4c ff 52 ff 57 ff 5c ff     7.<.B.G.L.R.W.\.
    10c4:	61 ff 66 ff 6a ff 6f ff 74 ff 78 ff 7d ff 81 ff     a.f.j.o.t.x.}...
    10d4:	86 ff 8a ff 8e ff 92 ff 96 ff 9a ff 9e ff a2 ff     ................
    10e4:	a6 ff a9 ff ad ff b0 ff b4 ff b7 ff bb ff be ff     ................
    10f4:	c1 ff c4 ff c7 ff ca ff cd ff cf ff d2 ff d5 ff     ................
    1104:	d7 ff d9 ff dc ff de ff e0 ff e2 ff e4 ff e6 ff     ................
    1114:	e8 ff ea ff ec ff ee ff ef ff f1 ff f2 ff f3 ff     ................
    1124:	f5 ff f6 ff f7 ff f8 ff f9 ff fa ff fb ff fb ff     ................
    1134:	fc ff fd ff fd ff fe ff fe ff fe ff fe ff fe ff     ................
    1144:	ff ff fe ff fe ff fe ff fe ff fe ff fd ff fd ff     ................
    1154:	fc ff fb ff fb ff fa ff f9 ff f8 ff f7 ff f6 ff     ................
    1164:	f5 ff f3 ff f2 ff f1 ff ef ff ee ff ec ff ea ff     ................
    1174:	e8 ff e6 ff e4 ff e2 ff e0 ff de ff dc ff d9 ff     ................
    1184:	d7 ff d5 ff d2 ff cf ff cd ff ca ff c7 ff c4 ff     ................
    1194:	c1 ff be ff bb ff b7 ff b4 ff b0 ff ad ff a9 ff     ................
    11a4:	a6 ff a2 ff 9e ff 9a ff 96 ff 92 ff 8e ff 8a ff     ................
    11b4:	86 ff 81 ff 7d ff 78 ff 74 ff 6f ff 6a ff 66 ff     ....}.x.t.o.j.f.
    11c4:	61 ff 5c ff 57 ff 52 ff 4c ff 47 ff 42 ff 3c ff     a.\.W.R.L.G.B.<.
    11d4:	37 ff 31 ff 2c ff 26 ff 20 ff 1a ff 14 ff 0e ff     7.1.,.&. .......
    11e4:	08 ff 02 ff fc fe f5 fe ef fe e8 fe e2 fe db fe     ................
    11f4:	d4 fe ce fe c7 fe c0 fe b9 fe b2 fe aa fe a3 fe     ................
    1204:	9c fe 94 fe 8d fe 85 fe 7e fe 76 fe 6e fe 66 fe     ........~.v.n.f.
    1214:	5e fe 56 fe 4e fe 46 fe 3e fe 36 fe 2d fe 25 fe     ^.V.N.F.>.6.-.%.
    1224:	1c fe 13 fe 0b fe 02 fe f9 fd f0 fd e7 fd de fd     ................
    1234:	d5 fd cc fd c2 fd b9 fd b0 fd a6 fd 9c fd 93 fd     ................
    1244:	89 fd 7f fd 75 fd 6b fd 61 fd 57 fd 4d fd 42 fd     ....u.k.a.W.M.B.
    1254:	38 fd 2e fd 23 fd 18 fd 0e fd 03 fd f8 fc ed fc     8...#...........
    1264:	e2 fc d7 fc cc fc c1 fc b6 fc aa fc 9f fc 93 fc     ................
    1274:	88 fc 7c fc 70 fc 65 fc 59 fc 4d fc 41 fc 35 fc     ..|.p.e.Y.M.A.5.
    1284:	29 fc 1c fc 10 fc 04 fc f7 fb eb fb de fb d1 fb     )...............
    1294:	c4 fb b8 fb ab fb 9e fb 91 fb 83 fb 76 fb 69 fb     ............v.i.
    12a4:	5c fb 4e fb 41 fb 33 fb 25 fb 18 fb 0a fb fc fa     \.N.A.3.%.......
    12b4:	ee fa e0 fa d2 fa c4 fa b5 fa a7 fa 99 fa 8a fa     ................
    12c4:	7c fa 6d fa 5e fa 4f fa 41 fa 32 fa 23 fa 14 fa     |.m.^.O.A.2.#...
    12d4:	04 fa f5 f9 e6 f9 d7 f9 c7 f9 b8 f9 a8 f9 98 f9     ................
    12e4:	89 f9 79 f9 69 f9 59 f9 49 f9 39 f9 29 f9 19 f9     ..y.i.Y.I.9.)...
    12f4:	08 f9 f8 f8 e7 f8 d7 f8 c6 f8 b6 f8 a5 f8 94 f8     ................
    1304:	83 f8 72 f8 61 f8 50 f8 3f f8 2e f8 1c f8 0b f8     ..r.a.P.?.......
    1314:	f9 f7 e8 f7 d6 f7 c4 f7 b3 f7 a1 f7 8f f7 7d f7     ..............}.
    1324:	6b f7 59 f7 47 f7 34 f7 22 f7 10 f7 fd f6 ea f6     k.Y.G.4.".......
    1334:	d8 f6 c5 f6 b2 f6 a0 f6 8d f6 7a f6 67 f6 53 f6     ..........z.g.S.
    1344:	40 f6 2d f6 1a f6 06 f6 f3 f5 df f5 cc f5 b8 f5     @.-.............
    1354:	a4 f5 90 f5 7c f5 68 f5 54 f5 40 f5 2c f5 18 f5     ....|.h.T.@.,...
    1364:	03 f5 ef f4 db f4 c6 f4 b1 f4 9d f4 88 f4 73 f4     ..............s.
    1374:	5e f4 49 f4 34 f4 1f f4 0a f4 f5 f3 df f3 ca f3     ^.I.4...........
    1384:	b5 f3 9f f3 89 f3 74 f3 5e f3 48 f3 32 f3 1c f3     ......t.^.H.2...
    1394:	06 f3 f0 f2 da f2 c4 f2 ae f2 97 f2 81 f2 6a f2     ..............j.
    13a4:	54 f2 3d f2 26 f2 10 f2 f9 f1 e2 f1 cb f1 b4 f1     T.=.&...........
    13b4:	9d f1 86 f1 6e f1 57 f1 40 f1 28 f1 11 f1 f9 f0     ....n.W.@.(.....
    13c4:	e1 f0 ca f0 b2 f0 9a f0 82 f0 6a f0 52 f0 3a f0     ..........j.R.:.
    13d4:	22 f0 09 f0 f1 ef d9 ef c0 ef a8 ef 8f ef 76 ef     ".............v.
    13e4:	5e ef 45 ef 2c ef 13 ef fa ee e1 ee c8 ee af ee     ^.E.,...........
    13f4:	95 ee 7c ee 63 ee 49 ee 30 ee 16 ee fc ed e3 ed     ..|.c.I.0.......
    1404:	c9 ed af ed 95 ed 7b ed 61 ed 47 ed 2c ed 12 ed     ......{.a.G.,...
    1414:	f8 ec dd ec c3 ec a8 ec 8e ec 73 ec 58 ec 3e ec     ..........s.X.>.
    1424:	23 ec 08 ec ed eb d2 eb b7 eb 9c eb 80 eb 65 eb     #.............e.
    1434:	4a eb 2e eb 13 eb f7 ea db ea c0 ea a4 ea 88 ea     J...............
    1444:	6c ea 50 ea 34 ea 18 ea fc e9 e0 e9 c4 e9 a7 e9     l.P.4...........
    1454:	8b e9 6e e9 52 e9 35 e9 19 e9 fc e8 df e8 c2 e8     ..n.R.5.........
    1464:	a5 e8 88 e8 6b e8 4e e8 31 e8 14 e8 f7 e7 d9 e7     ....k.N.1.......
    1474:	bc e7 9e e7 81 e7 63 e7 45 e7 28 e7 0a e7 ec e6     ......c.E.(.....
    1484:	ce e6 b0 e6 92 e6 74 e6 56 e6 38 e6 19 e6 fb e5     ......t.V.8.....
    1494:	dd e5 be e5 a0 e5 81 e5 62 e5 44 e5 25 e5 06 e5     ........b.D.%...
    14a4:	e7 e4 c8 e4 a9 e4 8a e4 6b e4 4c e4 2d e4 0d e4     ........k.L.-...
    14b4:	ee e3 ce e3 af e3 8f e3 70 e3 50 e3 30 e3 11 e3     ........p.P.0...
    14c4:	f1 e2 d1 e2 b1 e2 91 e2 71 e2 51 e2 30 e2 10 e2     ........q.Q.0...
    14d4:	f0 e1 cf e1 af e1 8e e1 6e e1 4d e1 2d e1 0c e1     ........n.M.-...
    14e4:	eb e0 ca e0 a9 e0 88 e0 67 e0 46 e0 25 e0 04 e0     ........g.F.%...
    14f4:	e2 df c1 df a0 df 7e df 5d df 3b df 1a df f8 de     ......~.].;.....
    1504:	d6 de b4 de 93 de 71 de 4f de 2d de 0b de e9 dd     ......q.O.-.....
    1514:	c6 dd a4 dd 82 dd 5f dd 3d dd 1b dd f8 dc d6 dc     ......_.=.......
    1524:	b3 dc 90 dc 6d dc 4b dc 28 dc 05 dc e2 db bf db     ....m.K.(.......
    1534:	9c db 79 db 56 db 32 db 0f db ec da c8 da a5 da     ..y.V.2.........
    1544:	81 da 5e da 3a da 16 da f3 d9 cf d9 ab d9 87 d9     ..^.:...........
    1554:	63 d9 3f d9 1b d9 f7 d8 d3 d8 af d8 8a d8 66 d8     c.?...........f.
    1564:	42 d8 1d d8 f9 d7 d4 d7 b0 d7 8b d7 66 d7 42 d7     B...........f.B.
    1574:	1d d7 f8 d6 d3 d6 ae d6 89 d6 64 d6 3f d6 1a d6     ..........d.?...
    1584:	f4 d5 cf d5 aa d5 85 d5 5f d5 3a d5 14 d5 ef d4     ........_.:.....
    1594:	c9 d4 a3 d4 7d d4 58 d4 32 d4 0c d4 e6 d3 c0 d3     ....}.X.2.......
    15a4:	9a d3 74 d3 4e d3 28 d3 01 d3 db d2 b5 d2 8e d2     ..t.N.(.........
    15b4:	68 d2 41 d2 1b d2 f4 d1 ce d1 a7 d1 80 d1 59 d1     h.A...........Y.
    15c4:	33 d1 0c d1 e5 d0 be d0 97 d0 70 d0 49 d0 21 d0     3.........p.I.!.
    15d4:	fa cf d3 cf ac cf 84 cf 5d cf 35 cf 0e cf e6 ce     ........].5.....
    15e4:	bf ce 97 ce 6f ce 48 ce 20 ce f8 cd d0 cd a8 cd     ....o.H. .......
    15f4:	80 cd 58 cd 30 cd 08 cd e0 cc b8 cc 8f cc 67 cc     ..X.0.........g.
    1604:	3f cc 16 cc ee cb c5 cb 9d cb 74 cb 4c cb 23 cb     ?.........t.L.#.
    1614:	fa ca d2 ca a9 ca 80 ca 57 ca 2e ca 05 ca dc c9     ........W.......
    1624:	b3 c9 8a c9 61 c9 38 c9 0e c9 e5 c8 bc c8 92 c8     ....a.8.........
    1634:	69 c8 3f c8 16 c8 ec c7 c3 c7 99 c7 6f c7 46 c7     i.?.........o.F.
    1644:	1c c7 f2 c6 c8 c6 9e c6 74 c6 4a c6 20 c6 f6 c5     ........t.J. ...
    1654:	cc c5 a2 c5 78 c5 4e c5 23 c5 f9 c4 cf c4 a4 c4     ....x.N.#.......
    1664:	7a c4 4f c4 25 c4 fa c3 d0 c3 a5 c3 7a c3 50 c3     z.O.%.......z.P.
    1674:	25 c3 fa c2 cf c2 a4 c2 79 c2 4e c2 23 c2 f8 c1     %.......y.N.#...
    1684:	cd c1 a2 c1 77 c1 4c c1 20 c1 f5 c0 ca c0 9e c0     ....w.L. .......
    1694:	73 c0 47 c0 1c c0 f0 bf c5 bf 99 bf 6e bf 42 bf     s.G.........n.B.
    16a4:	16 bf eb be bf be 93 be 67 be 3b be 0f be e3 bd     ........g.;.....
    16b4:	b7 bd 8b bd 5f bd 33 bd 07 bd db bc ae bc 82 bc     ...._.3.........
    16c4:	56 bc 29 bc fd bb d1 bb a4 bb 78 bb 4b bb 1f bb     V.).......x.K...
    16d4:	f2 ba c5 ba 99 ba 6c ba 3f ba 12 ba e6 b9 b9 b9     ......l.?.......
    16e4:	8c b9 5f b9 32 b9 05 b9 d8 b8 ab b8 7e b8 51 b8     .._.2.......~.Q.
    16f4:	24 b8 f6 b7 c9 b7 9c b7 6f b7 41 b7 14 b7 e7 b6     $.......o.A.....
    1704:	b9 b6 8c b6 5e b6 31 b6 03 b6 d6 b5 a8 b5 7a b5     ....^.1.......z.
    1714:	4d b5 1f b5 f1 b4 c3 b4 96 b4 68 b4 3a b4 0c b4     M.........h.:...
    1724:	de b3 b0 b3 82 b3 54 b3 26 b3 f8 b2 ca b2 9c b2     ......T.&.......
    1734:	6d b2 3f b2 11 b2 e3 b1 b4 b1 86 b1 58 b1 29 b1     m.?.........X.).
    1744:	fb b0 cc b0 9e b0 6f b0 41 b0 12 b0 e4 af b5 af     ......o.A.......
    1754:	86 af 58 af 29 af fa ae cc ae 9d ae 6e ae 3f ae     ..X.).......n.?.
    1764:	10 ae e1 ad b2 ad 83 ad 54 ad 25 ad f6 ac c7 ac     ........T.%.....
    1774:	98 ac 69 ac 3a ac 0b ac db ab ac ab 7d ab 4e ab     ..i.:.......}.N.
    1784:	1e ab ef aa c0 aa 90 aa 61 aa 31 aa 02 aa d2 a9     ........a.1.....
    1794:	a3 a9 73 a9 44 a9 14 a9 e5 a8 b5 a8 85 a8 56 a8     ..s.D.........V.
    17a4:	26 a8 f6 a7 c6 a7 97 a7 67 a7 37 a7 07 a7 d7 a6     &.......g.7.....
    17b4:	a7 a6 77 a6 47 a6 17 a6 e7 a5 b7 a5 87 a5 57 a5     ..w.G.........W.
    17c4:	27 a5 f7 a4 c7 a4 97 a4 67 a4 36 a4 06 a4 d6 a3     '.......g.6.....
    17d4:	a6 a3 75 a3 45 a3 15 a3 e4 a2 b4 a2 84 a2 53 a2     ..u.E.........S.
    17e4:	23 a2 f2 a1 c2 a1 91 a1 61 a1 30 a1 00 a1 cf a0     #.......a.0.....
    17f4:	9f a0 6e a0 3d a0 0d a0 dc 9f ab 9f 7b 9f 4a 9f     ..n.=.......{.J.
    1804:	19 9f e8 9e b8 9e 87 9e 56 9e 25 9e f4 9d c3 9d     ........V.%.....
    1814:	93 9d 62 9d 31 9d 00 9d cf 9c 9e 9c 6d 9c 3c 9c     ..b.1.......m.<.
    1824:	0b 9c da 9b a9 9b 78 9b 46 9b 15 9b e4 9a b3 9a     ......x.F.......
    1834:	82 9a 51 9a 20 9a ee 99 bd 99 8c 99 5b 99 29 99     ..Q. .......[.).
    1844:	f8 98 c7 98 95 98 64 98 33 98 01 98 d0 97 9f 97     ......d.3.......
    1854:	6d 97 3c 97 0a 97 d9 96 a7 96 76 96 44 96 13 96     m.<.......v.D...
    1864:	e1 95 b0 95 7e 95 4d 95 1b 95 ea 94 b8 94 86 94     ....~.M.........
    1874:	55 94 23 94 f2 93 c0 93 8e 93 5d 93 2b 93 f9 92     U.#.......].+...
    1884:	c7 92 96 92 64 92 32 92 00 92 cf 91 9d 91 6b 91     ....d.2.......k.
    1894:	39 91 07 91 d6 90 a4 90 72 90 40 90 0e 90 dc 8f     9.......r.@.....
    18a4:	ab 8f 79 8f 47 8f 15 8f e3 8e b1 8e 7f 8e 4d 8e     ..y.G.........M.
    18b4:	1b 8e e9 8d b7 8d 85 8d 53 8d 21 8d ef 8c bd 8c     ........S.!.....
    18c4:	8b 8c 59 8c 27 8c f5 8b c3 8b 91 8b 5f 8b 2d 8b     ..Y.'......._.-.
    18d4:	fb 8a c9 8a 97 8a 65 8a 32 8a 00 8a ce 89 9c 89     ......e.2.......
    18e4:	6a 89 38 89 06 89 d4 88 a1 88 6f 88 3d 88 0b 88     j.8.......o.=...
    18f4:	d9 87 a7 87 74 87 42 87 10 87 de 86 ac 86 7a 86     ....t.B.......z.
    1904:	47 86 15 86 e3 85 b1 85 7e 85 4c 85 1a 85 e8 84     G.......~.L.....
    1914:	b6 84 83 84 51 84 1f 84 ed 83 ba 83 88 83 56 83     ....Q.........V.
    1924:	24 83 f1 82 bf 82 8d 82 5b 82 28 82 f6 81 c4 81     $.......[.(.....
    1934:	92 81 5f 81 2d 81 fb 80 c9 80 96 80 64 80 32 80     .._.-.......d.2.
    1944:	00 80 cd 7f 9b 7f 69 7f 36 7f 04 7f d2 7e a0 7e     ......i.6....~.~
    1954:	6d 7e 3b 7e 09 7e d7 7d a4 7d 72 7d 40 7d 0e 7d     m~;~.~.}.}r}@}.}
    1964:	db 7c a9 7c 77 7c 45 7c 12 7c e0 7b ae 7b 7c 7b     .|.|w|E|.|.{.{|{
    1974:	49 7b 17 7b e5 7a b3 7a 81 7a 4e 7a 1c 7a ea 79     I{.{.z.z.zNz.z.y
    1984:	b8 79 85 79 53 79 21 79 ef 78 bd 78 8b 78 58 78     .y.ySy!y.x.x.xXx
    1994:	26 78 f4 77 c2 77 90 77 5e 77 2b 77 f9 76 c7 76     &x.w.w.w^w+w.v.v
    19a4:	95 76 63 76 31 76 ff 75 cd 75 9a 75 68 75 36 75     .vcv1v.u.u.uhu6u
    19b4:	04 75 d2 74 a0 74 6e 74 3c 74 0a 74 d8 73 a6 73     .u.t.tnt<t.t.s.s
    19c4:	74 73 42 73 10 73 de 72 ac 72 7a 72 48 72 16 72     tsBs.s.r.rzrHr.r
    19d4:	e4 71 b2 71 80 71 4e 71 1c 71 ea 70 b8 70 86 70     .q.q.qNq.q.p.p.p
    19e4:	54 70 23 70 f1 6f bf 6f 8d 6f 5b 6f 29 6f f8 6e     Tp#p.o.o.o[o)o.n
    19f4:	c6 6e 94 6e 62 6e 30 6e ff 6d cd 6d 9b 6d 69 6d     .n.nbn0n.m.m.mim
    1a04:	38 6d 06 6d d4 6c a2 6c 71 6c 3f 6c 0d 6c dc 6b     8m.m.l.lql?l.l.k
    1a14:	aa 6b 79 6b 47 6b 15 6b e4 6a b2 6a 81 6a 4f 6a     .kykGk.k.j.j.jOj
    1a24:	1e 6a ec 69 bb 69 89 69 58 69 26 69 f5 68 c3 68     .j.i.i.iXi&i.h.h
    1a34:	92 68 60 68 2f 68 fe 67 cc 67 9b 67 6a 67 38 67     .h`h/h.g.g.gjg8g
    1a44:	07 67 d6 66 a4 66 73 66 42 66 11 66 df 65 ae 65     .g.f.fsfBf.f.e.e
    1a54:	7d 65 4c 65 1b 65 ea 64 b9 64 87 64 56 64 25 64     }eLe.e.d.d.dVd%d
    1a64:	f4 63 c3 63 92 63 61 63 30 63 ff 62 ce 62 9d 62     .c.c.cac0c.b.b.b
    1a74:	6c 62 3c 62 0b 62 da 61 a9 61 78 61 47 61 17 61     lb<b.b.a.axaGa.a
    1a84:	e6 60 b5 60 84 60 54 60 23 60 f2 5f c2 5f 91 5f     .`.`.`T`#`._._._
    1a94:	60 5f 30 5f ff 5e cf 5e 9e 5e 6e 5e 3d 5e 0d 5e     `_0_.^.^.^n^=^.^
    1aa4:	dc 5d ac 5d 7b 5d 4b 5d 1b 5d ea 5c ba 5c 8a 5c     .].]{]K].].\.\.\
    1ab4:	59 5c 29 5c f9 5b c9 5b 98 5b 68 5b 38 5b 08 5b     Y\)\.[.[.[h[8[.[
    1ac4:	d8 5a a8 5a 78 5a 48 5a 18 5a e8 59 b8 59 88 59     .Z.ZxZHZ.Z.Y.Y.Y
    1ad4:	58 59 28 59 f8 58 c8 58 98 58 68 58 39 58 09 58     XY(Y.X.X.XhX9X.X
    1ae4:	d9 57 a9 57 7a 57 4a 57 1a 57 eb 56 bb 56 8c 56     .W.WzWJW.W.V.V.V
    1af4:	5c 56 2d 56 fd 55 ce 55 9e 55 6f 55 3f 55 10 55     \V-V.U.U.UoU?U.U
    1b04:	e1 54 b1 54 82 54 53 54 24 54 f4 53 c5 53 96 53     .T.T.TST$T.S.S.S
    1b14:	67 53 38 53 09 53 da 52 ab 52 7c 52 4d 52 1e 52     gS8S.S.R.R|RMR.R
    1b24:	ef 51 c0 51 91 51 62 51 33 51 05 51 d6 50 a7 50     .Q.Q.QbQ3Q.Q.P.P
    1b34:	79 50 4a 50 1b 50 ed 4f be 4f 90 4f 61 4f 33 4f     yPJP.P.O.O.OaO3O
    1b44:	04 4f d6 4e a7 4e 79 4e 4b 4e 1c 4e ee 4d c0 4d     .O.N.NyNKN.N.M.M
    1b54:	92 4d 63 4d 35 4d 07 4d d9 4c ab 4c 7d 4c 4f 4c     .McM5M.M.L.L}LOL
    1b64:	21 4c f3 4b c5 4b 97 4b 69 4b 3c 4b 0e 4b e0 4a     !L.K.K.KiK<K.K.J
    1b74:	b2 4a 85 4a 57 4a 29 4a fc 49 ce 49 a1 49 73 49     .J.JWJ)J.I.I.IsI
    1b84:	46 49 18 49 eb 48 be 48 90 48 63 48 36 48 09 48     FI.I.H.H.HcH6H.H
    1b94:	db 47 ae 47 81 47 54 47 27 47 fa 46 cd 46 a0 46     .G.G.GTG'G.F.F.F
    1ba4:	73 46 46 46 19 46 ed 45 c0 45 93 45 66 45 3a 45     sFFF.F.E.E.EfE:E
    1bb4:	0d 45 e0 44 b4 44 87 44 5b 44 2e 44 02 44 d6 43     .E.D.D.D[D.D.D.C
    1bc4:	a9 43 7d 43 51 43 24 43 f8 42 cc 42 a0 42 74 42     .C}CQC$C.B.B.BtB
    1bd4:	48 42 1c 42 f0 41 c4 41 98 41 6c 41 40 41 14 41     HB.B.A.A.AlA@A.A
    1be4:	e9 40 bd 40 91 40 66 40 3a 40 0f 40 e3 3f b8 3f     .@.@.@f@:@.@.?.?
    1bf4:	8c 3f 61 3f 35 3f 0a 3f df 3e b3 3e 88 3e 5d 3e     .?a?5?.?.>.>.>]>
    1c04:	32 3e 07 3e dc 3d b1 3d 86 3d 5b 3d 30 3d 05 3d     2>.>.=.=.=[=0=.=
    1c14:	da 3c af 3c 85 3c 5a 3c 2f 3c 05 3c da 3b b0 3b     .<.<.<Z</<.<.;.;
    1c24:	85 3b 5b 3b 30 3b 06 3b dc 3a b1 3a 87 3a 5d 3a     .;[;0;.;.:.:.:]:
    1c34:	33 3a 09 3a df 39 b5 39 8b 39 61 39 37 39 0d 39     3:.:.9.9.9a979.9
    1c44:	e3 38 b9 38 90 38 66 38 3c 38 13 38 e9 37 c0 37     .8.8.8f8<8.8.7.7
    1c54:	96 37 6d 37 43 37 1a 37 f1 36 c7 36 9e 36 75 36     .7m7C7.7.6.6.6u6
    1c64:	4c 36 23 36 fa 35 d1 35 a8 35 7f 35 56 35 2d 35     L6#6.5.5.5.5V5-5
    1c74:	05 35 dc 34 b3 34 8b 34 62 34 3a 34 11 34 e9 33     .5.4.4.4b4:4.4.3
    1c84:	c0 33 98 33 70 33 47 33 1f 33 f7 32 cf 32 a7 32     .3.3p3G3.3.2.2.2
    1c94:	7f 32 57 32 2f 32 07 32 df 31 b7 31 90 31 68 31     .2W2/2.2.1.1.1h1
    1ca4:	40 31 19 31 f1 30 ca 30 a2 30 7b 30 53 30 2c 30     @1.1.0.0.0{0S0,0
    1cb4:	05 30 de 2f b6 2f 8f 2f 68 2f 41 2f 1a 2f f3 2e     .0./././h/A/./..
    1cc4:	cc 2e a6 2e 7f 2e 58 2e 31 2e 0b 2e e4 2d be 2d     ......X.1....-.-
    1cd4:	97 2d 71 2d 4a 2d 24 2d fe 2c d7 2c b1 2c 8b 2c     .-q-J-$-.,.,.,.,
    1ce4:	65 2c 3f 2c 19 2c f3 2b cd 2b a7 2b 82 2b 5c 2b     e,?,.,.+.+.+.+\+
    1cf4:	36 2b 10 2b eb 2a c5 2a a0 2a 7a 2a 55 2a 30 2a     6+.+.*.*.*z*U*0*
    1d04:	0b 2a e5 29 c0 29 9b 29 76 29 51 29 2c 29 07 29     .*.).).)v)Q),).)
    1d14:	e2 28 bd 28 99 28 74 28 4f 28 2b 28 06 28 e2 27     .(.(.(t(O(+(.(.'
    1d24:	bd 27 99 27 75 27 50 27 2c 27 08 27 e4 26 c0 26     .'.'u'P','.'.&.&
    1d34:	9c 26 78 26 54 26 30 26 0c 26 e9 25 c5 25 a1 25     .&x&T&0&.&.%.%.%
    1d44:	7e 25 5a 25 37 25 13 25 f0 24 cd 24 a9 24 86 24     ~%Z%7%.%.$.$.$.$
    1d54:	63 24 40 24 1d 24 fa 23 d7 23 b4 23 92 23 6f 23     c$@$.$.#.#.#.#o#
    1d64:	4c 23 29 23 07 23 e4 22 c2 22 a0 22 7d 22 5b 22     L#)#.#."."."}"["
    1d74:	39 22 16 22 f4 21 d2 21 b0 21 8e 21 6c 21 4b 21     9".".!.!.!.!l!K!
    1d84:	29 21 07 21 e5 20 c4 20 a2 20 81 20 5f 20 3e 20     )!.!. . . . _ > 
    1d94:	1d 20 fb 1f da 1f b9 1f 98 1f 77 1f 56 1f 35 1f     . ........w.V.5.
    1da4:	14 1f f3 1e d2 1e b2 1e 91 1e 71 1e 50 1e 30 1e     ..........q.P.0.
    1db4:	0f 1e ef 1d cf 1d ae 1d 8e 1d 6e 1d 4e 1d 2e 1d     ..........n.N...
    1dc4:	0e 1d ee 1c cf 1c af 1c 8f 1c 70 1c 50 1c 31 1c     ..........p.P.1.
    1dd4:	11 1c f2 1b d2 1b b3 1b 94 1b 75 1b 56 1b 37 1b     ..........u.V.7.
    1de4:	18 1b f9 1a da 1a bb 1a 9d 1a 7e 1a 5f 1a 41 1a     ..........~._.A.
    1df4:	22 1a 04 1a e6 19 c7 19 a9 19 8b 19 6d 19 4f 19     "...........m.O.
    1e04:	31 19 13 19 f5 18 d7 18 ba 18 9c 18 7e 18 61 18     1...........~.a.
    1e14:	43 18 26 18 08 18 eb 17 ce 17 b1 17 94 17 77 17     C.&...........w.
    1e24:	5a 17 3d 17 20 17 03 17 e6 16 ca 16 ad 16 91 16     Z.=. ...........
    1e34:	74 16 58 16 3b 16 1f 16 03 16 e7 15 cb 15 af 15     t.X.;...........
    1e44:	93 15 77 15 5b 15 3f 15 24 15 08 15 ec 14 d1 14     ..w.[.?.$.......
    1e54:	b5 14 9a 14 7f 14 63 14 48 14 2d 14 12 14 f7 13     ......c.H.-.....
    1e64:	dc 13 c1 13 a7 13 8c 13 71 13 57 13 3c 13 22 13     ........q.W.<.".
    1e74:	07 13 ed 12 d3 12 b8 12 9e 12 84 12 6a 12 50 12     ............j.P.
    1e84:	36 12 1c 12 03 12 e9 11 cf 11 b6 11 9c 11 83 11     6...............
    1e94:	6a 11 50 11 37 11 1e 11 05 11 ec 10 d3 10 ba 10     j.P.7...........
    1ea4:	a1 10 89 10 70 10 57 10 3f 10 26 10 0e 10 f6 0f     ....p.W.?.&.....
    1eb4:	dd 0f c5 0f ad 0f 95 0f 7d 0f 65 0f 4d 0f 35 0f     ........}.e.M.5.
    1ec4:	1e 0f 06 0f ee 0e d7 0e bf 0e a8 0e 91 0e 79 0e     ..............y.
    1ed4:	62 0e 4b 0e 34 0e 1d 0e 06 0e ef 0d d9 0d c2 0d     b.K.4...........
    1ee4:	ab 0d 95 0d 7e 0d 68 0d 51 0d 3b 0d 25 0d 0f 0d     ....~.h.Q.;.%...
    1ef4:	f9 0c e3 0c cd 0c b7 0c a1 0c 8b 0c 76 0c 60 0c     ............v.`.
    1f04:	4a 0c 35 0c 20 0c 0a 0c f5 0b e0 0b cb 0b b6 0b     J.5. ...........
    1f14:	a1 0b 8c 0b 77 0b 62 0b 4e 0b 39 0b 24 0b 10 0b     ....w.b.N.9.$...
    1f24:	fc 0a e7 0a d3 0a bf 0a ab 0a 97 0a 83 0a 6f 0a     ..............o.
    1f34:	5b 0a 47 0a 33 0a 20 0a 0c 0a f9 09 e5 09 d2 09     [.G.3. .........
    1f44:	bf 09 ac 09 98 09 85 09 72 09 5f 09 4d 09 3a 09     ........r._.M.:.
    1f54:	27 09 15 09 02 09 ef 08 dd 08 cb 08 b8 08 a6 08     '...............
    1f64:	94 08 82 08 70 08 5e 08 4c 08 3b 08 29 08 17 08     ....p.^.L.;.)...
    1f74:	06 08 f4 07 e3 07 d1 07 c0 07 af 07 9e 07 8d 07     ................
    1f84:	7c 07 6b 07 5a 07 49 07 39 07 28 07 18 07 07 07     |.k.Z.I.9.(.....
    1f94:	f7 06 e6 06 d6 06 c6 06 b6 06 a6 06 96 06 86 06     ................
    1fa4:	76 06 67 06 57 06 47 06 38 06 28 06 19 06 0a 06     v.g.W.G.8.(.....
    1fb4:	fb 05 eb 05 dc 05 cd 05 be 05 b0 05 a1 05 92 05     ................
    1fc4:	83 05 75 05 66 05 58 05 4a 05 3b 05 2d 05 1f 05     ..u.f.X.J.;.-...
    1fd4:	11 05 03 05 f5 04 e7 04 da 04 cc 04 be 04 b1 04     ................
    1fe4:	a3 04 96 04 89 04 7c 04 6e 04 61 04 54 04 47 04     ......|.n.a.T.G.
    1ff4:	3b 04 2e 04 21 04 14 04 08 04 fb 03 ef 03 e3 03     ;...!...........
    2004:	d6 03 ca 03 be 03 b2 03 a6 03 9a 03 8f 03 83 03     ................
    2014:	77 03 6c 03 60 03 55 03 49 03 3e 03 33 03 28 03     w.l.`.U.I.>.3.(.
    2024:	1d 03 12 03 07 03 fc 02 f1 02 e7 02 dc 02 d1 02     ................
    2034:	c7 02 bd 02 b2 02 a8 02 9e 02 94 02 8a 02 80 02     ................
    2044:	76 02 6c 02 63 02 59 02 4f 02 46 02 3d 02 33 02     v.l.c.Y.O.F.=.3.
    2054:	2a 02 21 02 18 02 0f 02 06 02 fd 01 f4 01 ec 01     *.!.............
    2064:	e3 01 da 01 d2 01 c9 01 c1 01 b9 01 b1 01 a9 01     ................
    2074:	a1 01 99 01 91 01 89 01 81 01 7a 01 72 01 6b 01     ..........z.r.k.
    2084:	63 01 5c 01 55 01 4d 01 46 01 3f 01 38 01 31 01     c.\.U.M.F.?.8.1.
    2094:	2b 01 24 01 1d 01 17 01 10 01 0a 01 03 01 fd 00     +.$.............
    20a4:	f7 00 f1 00 eb 00 e5 00 df 00 d9 00 d3 00 ce 00     ................
    20b4:	c8 00 c3 00 bd 00 b8 00 b3 00 ad 00 a8 00 a3 00     ................
    20c4:	9e 00 99 00 95 00 90 00 8b 00 87 00 82 00 7e 00     ..............~.
    20d4:	79 00 75 00 71 00 6d 00 69 00 65 00 61 00 5d 00     y.u.q.m.i.e.a.].
    20e4:	59 00 56 00 52 00 4f 00 4b 00 48 00 44 00 41 00     Y.V.R.O.K.H.D.A.
    20f4:	3e 00 3b 00 38 00 35 00 32 00 30 00 2d 00 2a 00     >.;.8.5.2.0.-.*.
    2104:	28 00 26 00 23 00 21 00 1f 00 1d 00 1b 00 19 00     (.&.#.!.........
    2114:	17 00 15 00 13 00 11 00 10 00 0e 00 0d 00 0c 00     ................
    2124:	0a 00 09 00 08 00 07 00 06 00 05 00 04 00 04 00     ................
    2134:	03 00 02 00 02 00 01 00 01 00 01 00 01 00 01 00     ................
    2144:	01 00 01 00 01 00 01 00 01 00 01 00 02 00 02 00     ................
    2154:	03 00 04 00 04 00 05 00 06 00 07 00 08 00 09 00     ................
    2164:	0a 00 0c 00 0d 00 0e 00 10 00 11 00 13 00 15 00     ................
    2174:	17 00 19 00 1b 00 1d 00 1f 00 21 00 23 00 26 00     ..........!.#.&.
    2184:	28 00 2a 00 2d 00 30 00 32 00 35 00 38 00 3b 00     (.*.-.0.2.5.8.;.
    2194:	3e 00 41 00 44 00 48 00 4b 00 4f 00 52 00 56 00     >.A.D.H.K.O.R.V.
    21a4:	59 00 5d 00 61 00 65 00 69 00 6d 00 71 00 75 00     Y.].a.e.i.m.q.u.
    21b4:	79 00 7e 00 82 00 87 00 8b 00 90 00 95 00 99 00     y.~.............
    21c4:	9e 00 a3 00 a8 00 ad 00 b3 00 b8 00 bd 00 c3 00     ................
    21d4:	c8 00 ce 00 d3 00 d9 00 df 00 e5 00 eb 00 f1 00     ................
    21e4:	f7 00 fd 00 03 01 0a 01 10 01 17 01 1d 01 24 01     ..............$.
    21f4:	2b 01 31 01 38 01 3f 01 46 01 4d 01 55 01 5c 01     +.1.8.?.F.M.U.\.
    2204:	63 01 6b 01 72 01 7a 01 81 01 89 01 91 01 99 01     c.k.r.z.........
    2214:	a1 01 a9 01 b1 01 b9 01 c1 01 c9 01 d2 01 da 01     ................
    2224:	e3 01 ec 01 f4 01 fd 01 06 02 0f 02 18 02 21 02     ..............!.
    2234:	2a 02 33 02 3d 02 46 02 4f 02 59 02 63 02 6c 02     *.3.=.F.O.Y.c.l.
    2244:	76 02 80 02 8a 02 94 02 9e 02 a8 02 b2 02 bd 02     v...............
    2254:	c7 02 d1 02 dc 02 e7 02 f1 02 fc 02 07 03 12 03     ................
    2264:	1d 03 28 03 33 03 3e 03 49 03 55 03 60 03 6c 03     ..(.3.>.I.U.`.l.
    2274:	77 03 83 03 8f 03 9a 03 a6 03 b2 03 be 03 ca 03     w...............
    2284:	d6 03 e3 03 ef 03 fb 03 08 04 14 04 21 04 2e 04     ............!...
    2294:	3b 04 47 04 54 04 61 04 6e 04 7c 04 89 04 96 04     ;.G.T.a.n.|.....
    22a4:	a3 04 b1 04 be 04 cc 04 da 04 e7 04 f5 04 03 05     ................
    22b4:	11 05 1f 05 2d 05 3b 05 4a 05 58 05 66 05 75 05     ....-.;.J.X.f.u.
    22c4:	83 05 92 05 a1 05 b0 05 be 05 cd 05 dc 05 eb 05     ................
    22d4:	fb 05 0a 06 19 06 28 06 38 06 47 06 57 06 67 06     ......(.8.G.W.g.
    22e4:	76 06 86 06 96 06 a6 06 b6 06 c6 06 d6 06 e6 06     v...............
    22f4:	f7 06 07 07 18 07 28 07 39 07 49 07 5a 07 6b 07     ......(.9.I.Z.k.
    2304:	7c 07 8d 07 9e 07 af 07 c0 07 d1 07 e3 07 f4 07     |...............
    2314:	06 08 17 08 29 08 3b 08 4c 08 5e 08 70 08 82 08     ....).;.L.^.p...
    2324:	94 08 a6 08 b8 08 cb 08 dd 08 ef 08 02 09 15 09     ................
    2334:	27 09 3a 09 4d 09 5f 09 72 09 85 09 98 09 ac 09     '.:.M._.r.......
    2344:	bf 09 d2 09 e5 09 f9 09 0c 0a 20 0a 33 0a 47 0a     .......... .3.G.
    2354:	5b 0a 6f 0a 83 0a 97 0a ab 0a bf 0a d3 0a e7 0a     [.o.............
    2364:	fc 0a 10 0b 24 0b 39 0b 4e 0b 62 0b 77 0b 8c 0b     ....$.9.N.b.w...
    2374:	a1 0b b6 0b cb 0b e0 0b f5 0b 0a 0c 20 0c 35 0c     ............ .5.
    2384:	4a 0c 60 0c 76 0c 8b 0c a1 0c b7 0c cd 0c e3 0c     J.`.v...........
    2394:	f9 0c 0f 0d 25 0d 3b 0d 51 0d 68 0d 7e 0d 95 0d     ....%.;.Q.h.~...
    23a4:	ab 0d c2 0d d9 0d ef 0d 06 0e 1d 0e 34 0e 4b 0e     ............4.K.
    23b4:	62 0e 79 0e 91 0e a8 0e bf 0e d7 0e ee 0e 06 0f     b.y.............
    23c4:	1e 0f 35 0f 4d 0f 65 0f 7d 0f 95 0f ad 0f c5 0f     ..5.M.e.}.......
    23d4:	dd 0f f6 0f 0e 10 26 10 3f 10 57 10 70 10 89 10     ......&.?.W.p...
    23e4:	a1 10 ba 10 d3 10 ec 10 05 11 1e 11 37 11 50 11     ............7.P.
    23f4:	6a 11 83 11 9c 11 b6 11 cf 11 e9 11 03 12 1c 12     j...............
    2404:	36 12 50 12 6a 12 84 12 9e 12 b8 12 d3 12 ed 12     6.P.j...........
    2414:	07 13 22 13 3c 13 57 13 71 13 8c 13 a7 13 c1 13     ..".<.W.q.......
    2424:	dc 13 f7 13 12 14 2d 14 48 14 63 14 7f 14 9a 14     ......-.H.c.....
    2434:	b5 14 d1 14 ec 14 08 15 24 15 3f 15 5b 15 77 15     ........$.?.[.w.
    2444:	93 15 af 15 cb 15 e7 15 03 16 1f 16 3b 16 58 16     ............;.X.
    2454:	74 16 91 16 ad 16 ca 16 e6 16 03 17 20 17 3d 17     t........... .=.
    2464:	5a 17 77 17 94 17 b1 17 ce 17 eb 17 08 18 26 18     Z.w...........&.
    2474:	43 18 61 18 7e 18 9c 18 ba 18 d7 18 f5 18 13 19     C.a.~...........
    2484:	31 19 4f 19 6d 19 8b 19 a9 19 c7 19 e6 19 04 1a     1.O.m...........
    2494:	22 1a 41 1a 5f 1a 7e 1a 9d 1a bb 1a da 1a f9 1a     ".A._.~.........
    24a4:	18 1b 37 1b 56 1b 75 1b 94 1b b3 1b d2 1b f2 1b     ..7.V.u.........
    24b4:	11 1c 31 1c 50 1c 70 1c 8f 1c af 1c cf 1c ee 1c     ..1.P.p.........
    24c4:	0e 1d 2e 1d 4e 1d 6e 1d 8e 1d ae 1d cf 1d ef 1d     ....N.n.........
    24d4:	0f 1e 30 1e 50 1e 71 1e 91 1e b2 1e d2 1e f3 1e     ..0.P.q.........
    24e4:	14 1f 35 1f 56 1f 77 1f 98 1f b9 1f da 1f fb 1f     ..5.V.w.........
    24f4:	1d 20 3e 20 5f 20 81 20 a2 20 c4 20 e5 20 07 21     . > _ . . . . .!
    2504:	29 21 4b 21 6c 21 8e 21 b0 21 d2 21 f4 21 16 22     )!K!l!.!.!.!.!."
    2514:	39 22 5b 22 7d 22 a0 22 c2 22 e4 22 07 23 29 23     9"["}".".".".#)#
    2524:	4c 23 6f 23 92 23 b4 23 d7 23 fa 23 1d 24 40 24     L#o#.#.#.#.#.$@$
    2534:	63 24 86 24 a9 24 cd 24 f0 24 13 25 37 25 5a 25     c$.$.$.$.$.%7%Z%
    2544:	7e 25 a1 25 c5 25 e9 25 0c 26 30 26 54 26 78 26     ~%.%.%.%.&0&T&x&
    2554:	9c 26 c0 26 e4 26 08 27 2c 27 50 27 75 27 99 27     .&.&.&.','P'u'.'
    2564:	bd 27 e2 27 06 28 2b 28 4f 28 74 28 99 28 bd 28     .'.'.(+(O(t(.(.(
    2574:	e2 28 07 29 2c 29 51 29 76 29 9b 29 c0 29 e5 29     .(.),)Q)v).).).)
    2584:	0b 2a 30 2a 55 2a 7a 2a a0 2a c5 2a eb 2a 10 2b     .*0*U*z*.*.*.*.+
    2594:	36 2b 5c 2b 82 2b a7 2b cd 2b f3 2b 19 2c 3f 2c     6+\+.+.+.+.+.,?,
    25a4:	65 2c 8b 2c b1 2c d7 2c fe 2c 24 2d 4a 2d 71 2d     e,.,.,.,.,$-J-q-
    25b4:	97 2d be 2d e4 2d 0b 2e 31 2e 58 2e 7f 2e a6 2e     .-.-.-..1.X.....
    25c4:	cc 2e f3 2e 1a 2f 41 2f 68 2f 8f 2f b6 2f de 2f     ...../A/h/./././
    25d4:	05 30 2c 30 53 30 7b 30 a2 30 ca 30 f1 30 19 31     .0,0S0{0.0.0.0.1
    25e4:	40 31 68 31 90 31 b7 31 df 31 07 32 2f 32 57 32     @1h1.1.1.1.2/2W2
    25f4:	7f 32 a7 32 cf 32 f7 32 1f 33 47 33 70 33 98 33     .2.2.2.2.3G3p3.3
    2604:	c0 33 e9 33 11 34 3a 34 62 34 8b 34 b3 34 dc 34     .3.3.4:4b4.4.4.4
    2614:	05 35 2d 35 56 35 7f 35 a8 35 d1 35 fa 35 23 36     .5-5V5.5.5.5.5#6
    2624:	4c 36 75 36 9e 36 c7 36 f1 36 1a 37 43 37 6d 37     L6u6.6.6.6.7C7m7
    2634:	96 37 c0 37 e9 37 13 38 3c 38 66 38 90 38 b9 38     .7.7.7.8<8f8.8.8
    2644:	e3 38 0d 39 37 39 61 39 8b 39 b5 39 df 39 09 3a     .8.979a9.9.9.9.:
    2654:	33 3a 5d 3a 87 3a b1 3a dc 3a 06 3b 30 3b 5b 3b     3:]:.:.:.:.;0;[;
    2664:	85 3b b0 3b da 3b 05 3c 2f 3c 5a 3c 85 3c af 3c     .;.;.;.</<Z<.<.<
    2674:	da 3c 05 3d 30 3d 5b 3d 86 3d b1 3d dc 3d 07 3e     .<.=0=[=.=.=.=.>
    2684:	32 3e 5d 3e 88 3e b3 3e df 3e 0a 3f 35 3f 61 3f     2>]>.>.>.>.?5?a?
    2694:	8c 3f b8 3f e3 3f 0f 40 3a 40 66 40 91 40 bd 40     .?.?.?.@:@f@.@.@
    26a4:	e9 40 14 41 40 41 6c 41 98 41 c4 41 f0 41 1c 42     .@.A@AlA.A.A.A.B
    26b4:	48 42 74 42 a0 42 cc 42 f8 42 24 43 51 43 7d 43     HBtB.B.B.B$CQC}C
    26c4:	a9 43 d6 43 02 44 2e 44 5b 44 87 44 b4 44 e0 44     .C.C.D.D[D.D.D.D
    26d4:	0d 45 3a 45 66 45 93 45 c0 45 ed 45 19 46 46 46     .E:EfE.E.E.E.FFF
    26e4:	73 46 a0 46 cd 46 fa 46 27 47 54 47 81 47 ae 47     sF.F.F.F'GTG.G.G
    26f4:	db 47 09 48 36 48 63 48 90 48 be 48 eb 48 18 49     .G.H6HcH.H.H.H.I
    2704:	46 49 73 49 a1 49 ce 49 fc 49 29 4a 57 4a 85 4a     FIsI.I.I.I)JWJ.J
    2714:	b2 4a e0 4a 0e 4b 3c 4b 69 4b 97 4b c5 4b f3 4b     .J.J.K<KiK.K.K.K
    2724:	21 4c 4f 4c 7d 4c ab 4c d9 4c 07 4d 35 4d 63 4d     !LOL}L.L.L.M5McM
    2734:	92 4d c0 4d ee 4d 1c 4e 4b 4e 79 4e a7 4e d6 4e     .M.M.M.NKNyN.N.N
    2744:	04 4f 33 4f 61 4f 90 4f be 4f ed 4f 1b 50 4a 50     .O3OaO.O.O.O.PJP
    2754:	79 50 a7 50 d6 50 05 51 33 51 62 51 91 51 c0 51     yP.P.P.Q3QbQ.Q.Q
    2764:	ef 51 1e 52 4d 52 7c 52 ab 52 da 52 09 53 38 53     .Q.RMR|R.R.R.S8S
    2774:	67 53 96 53 c5 53 f4 53 24 54 53 54 82 54 b1 54     gS.S.S.S$TST.T.T
    2784:	e1 54 10 55 3f 55 6f 55 9e 55 ce 55 fd 55 2d 56     .T.U?UoU.U.U.U-V
    2794:	5c 56 8c 56 bb 56 eb 56 1a 57 4a 57 7a 57 a9 57     \V.V.V.V.WJWzW.W
    27a4:	d9 57 09 58 39 58 68 58 98 58 c8 58 f8 58 28 59     .W.X9XhX.X.X.X(Y
    27b4:	58 59 88 59 b8 59 e8 59 18 5a 48 5a 78 5a a8 5a     XY.Y.Y.Y.ZHZxZ.Z
    27c4:	d8 5a 08 5b 38 5b 68 5b 98 5b c9 5b f9 5b 29 5c     .Z.[8[h[.[.[.[)\
    27d4:	59 5c 8a 5c ba 5c ea 5c 1b 5d 4b 5d 7b 5d ac 5d     Y\.\.\.\.]K]{].]
    27e4:	dc 5d 0d 5e 3d 5e 6e 5e 9e 5e cf 5e ff 5e 30 5f     .].^=^n^.^.^.^0_
    27f4:	60 5f 91 5f c2 5f f2 5f 23 60 54 60 84 60 b5 60     `_._._._#`T`.`.`
    2804:	e6 60 17 61 47 61 78 61 a9 61 da 61 0b 62 3c 62     .`.aGaxa.a.a.b<b
    2814:	6c 62 9d 62 ce 62 ff 62 30 63 61 63 92 63 c3 63     lb.b.b.b0cac.c.c
    2824:	f4 63 25 64 56 64 87 64 b9 64 ea 64 1b 65 4c 65     .c%dVd.d.d.d.eLe
    2834:	7d 65 ae 65 df 65 11 66 42 66 73 66 a4 66 d6 66     }e.e.e.fBfsf.f.f
    2844:	07 67 38 67 6a 67 9b 67 cc 67 fe 67 2f 68 60 68     .g8gjg.g.g.g/h`h
    2854:	92 68 c3 68 f5 68 26 69 58 69 89 69 bb 69 ec 69     .h.h.h&iXi.i.i.i
    2864:	1e 6a 4f 6a 81 6a b2 6a e4 6a 15 6b 47 6b 79 6b     .jOj.j.j.j.kGkyk
    2874:	aa 6b dc 6b 0d 6c 3f 6c 71 6c a2 6c d4 6c 06 6d     .k.k.l?lql.l.l.m
    2884:	38 6d 69 6d 9b 6d cd 6d ff 6d 30 6e 62 6e 94 6e     8mim.m.m.m0nbn.n
    2894:	c6 6e f8 6e 29 6f 5b 6f 8d 6f bf 6f f1 6f 23 70     .n.n)o[o.o.o.o#p
    28a4:	54 70 86 70 b8 70 ea 70 1c 71 4e 71 80 71 b2 71     Tp.p.p.p.qNq.q.q
    28b4:	e4 71 16 72 48 72 7a 72 ac 72 de 72 10 73 42 73     .q.rHrzr.r.r.sBs
    28c4:	74 73 a6 73 d8 73 0a 74 3c 74 6e 74 a0 74 d2 74     ts.s.s.t<tnt.t.t
    28d4:	04 75 36 75 68 75 9a 75 cd 75 ff 75 31 76 63 76     .u6uhu.u.u.u1vcv
    28e4:	95 76 c7 76 f9 76 2b 77 5e 77 90 77 c2 77 f4 77     .v.v.v+w^w.w.w.w
    28f4:	26 78 58 78 8b 78 bd 78 ef 78 21 79 53 79 85 79     &xXx.x.x.x!ySy.y
    2904:	b8 79 ea 79 1c 7a 4e 7a 81 7a b3 7a e5 7a 17 7b     .y.y.zNz.z.z.z.{
    2914:	49 7b 7c 7b ae 7b e0 7b 12 7c 45 7c 77 7c a9 7c     I{|{.{.{.|E|w|.|
    2924:	db 7c 0e 7d 40 7d 72 7d a4 7d d7 7d 09 7e 3b 7e     .|.}@}r}.}.}.~;~
    2934:	6d 7e a0 7e d2 7e 04 7f 36 7f 69 7f 9b 7f cd 7f     m~.~.~..6.i.....

00002944 <PM_IP_CMD_3LONGARG>:
    2944:	25 6c 64 2c 25 6c 64 2c 25 6c 64 00                 %ld,%ld,%ld.

00002950 <PM_IP_CMD_1INTARG>:
    2950:	25 64 00                                            %d.

00002953 <PM_UNKNOWN_01>:
    2953:	0d 0a 3f 3f 3f 20 75 6e 6b 6e 6f 77 6e 20 63 6f     ..??? unknown co
    2963:	6d 6d 61 6e 64 20 2d 20 66 6f 72 20 61 73 73 69     mmand - for assi
    2973:	73 74 61 6e 63 65 20 65 6e 74 65 72 20 20 68 65     stance enter  he
    2983:	6c 70 0d 0a 00                                      lp...

00002988 <PM_IP_CMD_help>:
    2988:	68 65 6c 70 00                                      help.

0000298d <PM_IP_CMD_info>:
    298d:	69 6e 66 6f 3d 00                                   info=.

00002993 <PM_IP_CMD_dds>:
    2993:	64 64 73 3d 00                                      dds=.

00002998 <PM_IP_CMD_dac>:
    2998:	64 61 63 3d 00                                      dac=.

0000299d <PM_IP_CMD_adc>:
    299d:	61 64 63 3d 00                                      adc=.

000029a2 <PM_IP_CMD_CmdLine>:
    29a2:	0d 0a 3e 20 00                                      ..> .

000029a7 <PM_IP_CMD_NewLine>:
    29a7:	0d 0a 00                                            ...

000029aa <PM_HELP_06>:
    29aa:	69 6e 66 6f 3d 09 09 30 3a 20 4f 46 46 2c 20 31     info=..0: OFF, 1
    29ba:	3a 20 4f 4e 0d 0a 00                                : ON...

000029c1 <PM_HELP_05>:
    29c1:	68 65 6c 70 09 09 54 68 69 73 20 69 6e 66 6f 72     help..This infor
    29d1:	6d 61 74 69 6f 6e 20 70 61 67 65 20 61 62 6f 75     mation page abou
    29e1:	74 20 61 6c 6c 20 61 76 61 69 6c 61 62 6c 65 20     t all available 
    29f1:	63 6f 6d 6d 61 6e 64 73 0d 0a 00                    commands...

000029fc <PM_HELP_04B>:
    29fc:	63 3a 20 73 74 61 72 74 69 6e 67 20 70 68 61 73     c: starting phas
    2a0c:	65 20 6f 66 20 44 44 53 31 2d 44 44 53 30 20 64     e of DDS1-DDS0 d
    2a1c:	65 67 0d 0a 00                                      eg...

00002a21 <PM_HELP_04A>:
    2a21:	64 64 73 3d 61 2c 62 2c 63 09 61 3a 20 44 44 53     dds=a,b,c.a: DDS
    2a31:	30 20 66 72 65 71 75 65 6e 63 79 20 6d 48 7a 2c     0 frequency mHz,
    2a41:	20 62 3a 20 44 44 53 31 20 6d 48 7a 2c 20 00         b: DDS1 mHz, .

00002a50 <PM_HELP_03>:
    2a50:	64 61 63 3d 09 09 30 3a 20 74 75 72 6e 20 44 41     dac=..0: turn DA
    2a60:	43 42 20 6f 66 66 2c 20 31 3a 20 74 75 72 6e 20     CB off, 1: turn 
    2a70:	44 41 43 42 20 6f 6e 0d 0a 00                       DACB on...

00002a7a <PM_HELP_02>:
    2a7a:	61 64 63 3d 09 09 30 3a 20 74 75 72 6e 20 41 44     adc=..0: turn AD
    2a8a:	43 41 20 61 6e 64 20 41 44 43 42 20 6f 66 66 2c     CA and ADCB off,
    2a9a:	20 31 3a 20 74 75 72 6e 20 41 44 43 41 20 61 6e      1: turn ADCA an
    2aaa:	64 20 41 44 43 42 20 6f 6e 0d 0a 00                 d ADCB on...

00002ab6 <PM_HELP_01>:
    2ab6:	0d 0a 0d 0a 0d 0a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a     ......**********
    2ac6:	2a 2a 0d 0a 2a 20 43 4f 4d 4d 41 4e 44 53 20 2a     **..* COMMANDS *
    2ad6:	0d 0a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 0d 0a     ..************..
    2ae6:	0d 0a 00                                            ...

00002ae9 <PM_TWI1_INIT_ONBOARD_01>:
    2ae9:	2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 0d 0a 0d 0a 00     -----------.....

00002af9 <PM_TWI1_INIT_BARO_06>:
    2af9:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    2b09:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    2b19:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00002b2a <PM_TWI1_INIT_BARO_05>:
    2b2a:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    2b3a:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00002b48 <PM_TWI1_INIT_BARO_04>:
    2b48:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    2b58:	44 20 72 65 61 64 69 6e 67 20 50 52 4f 4d 20 61     D reading PROM a
    2b68:	64 64 72 65 73 73 20 25 64 2e 20 28 73 63 3d 25     ddress %d. (sc=%
    2b78:	64 29 0d 0a 00                                      d)...

00002b7d <PM_TWI1_INIT_BARO_03>:
    2b7d:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42 61 72     TWI-onboard: Bar
    2b8d:	6f 20 4d 53 35 36 30 37 30 32 42 41 30 33 2d 35     o MS560702BA03-5
    2b9d:	30 20 2d 20 20 20 20 20 73 65 72 69 61 6c 23 3a     0 -     serial#:
    2bad:	20 25 64 0d 0a 00                                    %d...

00002bb3 <PM_TWI1_INIT_BARO_02>:
    2bb3:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    2bc3:	44 20 72 65 61 64 69 6e 67 20 73 65 72 69 61 6c     D reading serial
    2bd3:	2f 43 52 43 20 77 6f 72 64 2e 20 28 73 63 3d 25     /CRC word. (sc=%
    2be3:	64 29 0d 0a 00                                      d)...

00002be8 <PM_TWI1_INIT_BARO_01>:
    2be8:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42     ..TWI-onboard: B
    2bf8:	61 72 6f 20 4d 53 35 36 30 37 30 32 42 41 30 33     aro MS560702BA03
    2c08:	2d 35 30 20 2d 20 49 32 43 20 61 64 64 72 65 73     -50 - I2C addres
    2c18:	73 3a 20 30 78 25 30 32 58 0d 0a 00                 s: 0x%02X...

00002c24 <PM_TWI1_INIT_GYRO_05>:
    2c24:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    2c34:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    2c44:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00002c55 <PM_TWI1_INIT_GYRO_04>:
    2c55:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    2c65:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00002c73 <PM_TWI1_INIT_GYRO_03>:
    2c73:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    2c83:	6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 20 20 20     o MPU-9250 -    
    2c93:	20 76 65 72 73 69 6f 6e 3a 20 30 78 25 30 32 58      version: 0x%02X
    2ca3:	2c 20 30 78 25 30 32 58 0d 0a 00                    , 0x%02X...

00002cae <PM_TWI1_INIT_GYRO_02>:
    2cae:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    2cbe:	6f 20 4d 50 55 2d 39 32 35 30 20 20 20 2d 20 20     o MPU-9250   -  
    2cce:	20 27 72 65 73 65 74 20 31 27 20 62 61 64 20 72      'reset 1' bad r
    2cde:	65 73 70 6f 6e 73 65 0d 0a 00                       esponse...

00002ce8 <PM_TWI1_INIT_GYRO_01>:
    2ce8:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47     ..TWI-onboard: G
    2cf8:	79 72 6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 49     yro MPU-9250 - I
    2d08:	32 43 20 61 64 64 72 65 73 73 3a 20 30 78 25 30     2C address: 0x%0
    2d18:	32 58 2c 20 30 78 25 30 32 58 0d 0a 00              2X, 0x%02X...

00002d25 <PM_TWI1_INIT_HYGRO_05>:
    2d25:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    2d35:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    2d45:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00002d56 <PM_TWI1_INIT_HYGRO_04>:
    2d56:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    2d66:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00002d74 <PM_TWI1_INIT_HYGRO_03>:
    2d74:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    2d84:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    2d94:	20 73 74 61 74 75 73 3a 20 30 78 25 30 32 58 0d      status: 0x%02X.
    2da4:	0a 00                                               ..

00002da6 <PM_TWI1_INIT_HYGRO_02>:
    2da6:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    2db6:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    2dc6:	20 61 64 64 72 65 73 73 20 4e 41 43 4b 20 2f 20      address NACK / 
    2dd6:	27 62 72 65 61 6b 27 20 62 61 64 20 72 65 73 70     'break' bad resp
    2de6:	6f 6e 73 65 0d 0a 00                                onse...

00002ded <PM_TWI1_INIT_HYGRO_01>:
    2ded:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48     ..TWI-onboard: H
    2dfd:	79 67 72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d     ygro SHT31-DIS -
    2e0d:	20 49 32 43 20 61 64 64 72 65 73 73 3a 20 30 78      I2C address: 0x
    2e1d:	25 30 32 58 0d 0a 00                                %02X...

00002e24 <PM_INFO_PART_L2P4>:
    2e24:	47 79 72 6f 5f 54 65 6d 70 3d 25 63 25 30 32 64     Gyro_Temp=%c%02d
    2e34:	2e 25 30 32 64 43 20 28 25 2b 30 36 64 29 0d 0a     .%02dC (%+06d)..
    2e44:	0d 0a 00                                            ...

00002e47 <PM_INFO_PART_L2P3B>:
    2e47:	4d 7a 3d 25 63 25 30 33 6c 64 2e 25 30 33 6c 64     Mz=%c%03ld.%03ld
    2e57:	75 54 20 28 25 2b 30 36 64 29 09 20 09 00           uT (%+06d). ..

00002e65 <PM_INFO_PART_L2P3A>:
    2e65:	4d 78 3d 25 63 25 30 33 6c 64 2e 25 30 33 6c 64     Mx=%c%03ld.%03ld
    2e75:	75 54 20 28 25 2b 30 36 64 29 2c 20 4d 79 3d 25     uT (%+06d), My=%
    2e85:	63 25 30 33 6c 64 2e 25 30 33 6c 64 75 54 20 28     c%03ld.%03lduT (
    2e95:	25 2b 30 36 64 29 2c 20 00                          %+06d), .

00002e9e <PM_INFO_PART_L2P2B>:
    2e9e:	47 7a 3d 25 63 25 30 33 6c 64 2e 25 30 33 6c 64     Gz=%c%03ld.%03ld
    2eae:	64 70 73 20 28 25 30 36 64 29 09 20 09 00           dps (%06d). ..

00002ebc <PM_INFO_PART_L2P2A>:
    2ebc:	47 78 3d 25 63 25 30 33 6c 64 2e 25 30 33 6c 64     Gx=%c%03ld.%03ld
    2ecc:	64 70 73 20 28 25 2b 30 36 64 29 2c 20 47 79 3d     dps (%+06d), Gy=
    2edc:	25 63 25 30 33 6c 64 2e 25 30 33 6c 64 64 70 73     %c%03ld.%03lddps
    2eec:	20 28 25 2b 30 36 64 29 2c 20 00                     (%+06d), .

00002ef7 <PM_INFO_PART_L2P1B>:
    2ef7:	41 7a 3d 25 63 25 30 31 64 2e 25 30 33 64 67 20     Az=%c%01d.%03dg 
    2f07:	28 25 2b 30 36 64 29 09 20 09 00                    (%+06d). ..

00002f12 <PM_INFO_PART_L2P1A>:
    2f12:	09 41 78 3d 25 63 25 30 31 64 2e 25 30 33 64 67     .Ax=%c%01d.%03dg
    2f22:	20 28 25 2b 30 36 64 29 2c 20 41 79 3d 25 63 25      (%+06d), Ay=%c%
    2f32:	30 31 64 2e 25 30 33 64 67 20 28 25 2b 30 36 64     01d.%03dg (%+06d
    2f42:	29 2c 20 00                                         ), .

00002f46 <PM_INFO_PART_L1P3>:
    2f46:	48 79 67 72 6f 5f 54 65 6d 70 3d 25 63 25 30 32     Hygro_Temp=%c%02
    2f56:	64 2e 25 30 32 64 43 2c 20 48 79 67 72 6f 5f 52     d.%02dC, Hygro_R
    2f66:	65 6c 48 3d 25 30 32 64 2e 25 30 32 64 25 25 0d     elH=%02d.%02d%%.
    2f76:	0a 00                                               ..

00002f78 <PM_INFO_PART_L1P2>:
    2f78:	42 61 72 6f 5f 54 65 6d 70 3d 25 63 25 30 32 6c     Baro_Temp=%c%02l
    2f88:	64 2e 25 30 32 6c 64 43 2c 20 42 61 72 6f 5f 50     d.%02ldC, Baro_P
    2f98:	3d 25 34 6c 64 2e 25 30 32 6c 64 68 50 61 09 20     =%4ld.%02ldhPa. 
    2fa8:	09 00                                               ..

00002faa <PM_INFO_PART_L1P1C>:
    2faa:	6d 50 5f 54 65 6d 70 3d 25 63 25 30 32 64 2e 25     mP_Temp=%c%02d.%
    2fba:	30 32 64 43 09 20 09 00                             02dC. ..

00002fc2 <PM_INFO_PART_L1P1B>:
    2fc2:	55 61 64 63 34 3d 25 34 64 20 6d 56 2c 20 55 61     Uadc4=%4d mV, Ua
    2fd2:	64 63 35 3d 25 34 64 20 6d 56 2c 20 55 73 69 6c     dc5=%4d mV, Usil
    2fe2:	3d 25 34 64 20 6d 56 2c 20 00                       =%4d mV, .

00002fec <PM_INFO_PART_L1P1A>:
    2fec:	54 69 6d 65 20 3d 20 25 30 36 6c 64 3a 20 55 76     Time = %06ld: Uv
    2ffc:	63 6f 3d 25 34 64 20 6d 56 2c 20 55 35 76 3d 25     co=%4d mV, U5v=%
    300c:	34 64 20 6d 56 2c 20 55 62 61 74 3d 25 34 64 20     4d mV, Ubat=%4d 
    301c:	6d 56 2c 20 00                                      mV, .

00003021 <PM_USBINIT_HEADER_04>:
    3021:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
    3031:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 0d     ===============.
    3041:	0a 0d 0a 00                                         ....

00003045 <PM_USBINIT_HEADER_03>:
    3045:	46 69 6e 64 4d 65 53 41 54 20 2d 20 55 53 42 20     FindMeSAT - USB 
    3055:	6c 6f 67 67 69 6e 67 20 73 74 61 72 74 65 64 0d     logging started.
    3065:	0a 00                                               ..

00003067 <PM_USBINIT_HEADER_02>:
    3067:	25 63 0d 0a 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     %c..============
    3077:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
    3087:	3d 3d 3d 0d 0a 00                                   ===...

0000308d <PM_USBINIT_HEADER_01>:
    308d:	0d 0a 0d 0a 0d 0a 00                                .......

00003094 <__ctors_end>:
    3094:	11 24       	eor	r1, r1
    3096:	1f be       	out	0x3f, r1	; 63
    3098:	cf ef       	ldi	r28, 0xFF	; 255
    309a:	cd bf       	out	0x3d, r28	; 61
    309c:	df e5       	ldi	r29, 0x5F	; 95
    309e:	de bf       	out	0x3e, r29	; 62
    30a0:	00 e0       	ldi	r16, 0x00	; 0
    30a2:	0c bf       	out	0x3c, r16	; 60

000030a4 <__do_copy_data>:
    30a4:	11 e2       	ldi	r17, 0x21	; 33
    30a6:	a0 e0       	ldi	r26, 0x00	; 0
    30a8:	b0 e2       	ldi	r27, 0x20	; 32
    30aa:	e0 e4       	ldi	r30, 0x40	; 64
    30ac:	f1 ee       	ldi	r31, 0xE1	; 225
    30ae:	00 e0       	ldi	r16, 0x00	; 0
    30b0:	0b bf       	out	0x3b, r16	; 59
    30b2:	02 c0       	rjmp	.+4      	; 0x30b8 <__do_copy_data+0x14>
    30b4:	07 90       	elpm	r0, Z+
    30b6:	0d 92       	st	X+, r0
    30b8:	ae 3e       	cpi	r26, 0xEE	; 238
    30ba:	b1 07       	cpc	r27, r17
    30bc:	d9 f7       	brne	.-10     	; 0x30b4 <__do_copy_data+0x10>

000030be <__do_clear_bss>:
    30be:	27 e2       	ldi	r18, 0x27	; 39
    30c0:	ae ee       	ldi	r26, 0xEE	; 238
    30c2:	b1 e2       	ldi	r27, 0x21	; 33
    30c4:	01 c0       	rjmp	.+2      	; 0x30c8 <.do_clear_bss_start>

000030c6 <.do_clear_bss_loop>:
    30c6:	1d 92       	st	X+, r1

000030c8 <.do_clear_bss_start>:
    30c8:	a3 3c       	cpi	r26, 0xC3	; 195
    30ca:	b2 07       	cpc	r27, r18
    30cc:	e1 f7       	brne	.-8      	; 0x30c6 <.do_clear_bss_loop>
    30ce:	0e 94 e6 51 	call	0xa3cc	; 0xa3cc <main>
    30d2:	0c 94 9e 70 	jmp	0xe13c	; 0xe13c <_exit>

000030d6 <__bad_interrupt>:
    30d6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000030da <nvm_init>:
#include "conf_nvm.h"
#include "nvm.h"

status_code_t nvm_init(mem_type_t mem)
{
	switch (mem) {
    30da:	83 30       	cpi	r24, 0x03	; 3
    30dc:	10 f4       	brcc	.+4      	; 0x30e2 <nvm_init+0x8>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    30de:	80 e0       	ldi	r24, 0x00	; 0
    30e0:	08 95       	ret
		}
		break;
#endif

	default:
		return ERR_INVALID_ARG;
    30e2:	88 ef       	ldi	r24, 0xF8	; 248
	}

	return STATUS_OK;
}
    30e4:	08 95       	ret

000030e6 <dma_interrupt>:
 * dma_set_callback() function.
 *
 * \param num DMA channel number to handle interrupt for
 */
static void dma_interrupt(const dma_channel_num_t num)
{
    30e6:	cf 93       	push	r28
    30e8:	df 93       	push	r29
	enum dma_channel_status status;
	DMA_CH_t *channel;

	channel = dma_get_channel_address_from_num(num);
    30ea:	48 2f       	mov	r20, r24
    30ec:	50 e0       	ldi	r21, 0x00	; 0
    30ee:	fa 01       	movw	r30, r20
    30f0:	71 96       	adiw	r30, 0x11	; 17
    30f2:	e2 95       	swap	r30
    30f4:	f2 95       	swap	r31
    30f6:	f0 7f       	andi	r31, 0xF0	; 240
    30f8:	fe 27       	eor	r31, r30
    30fa:	e0 7f       	andi	r30, 0xF0	; 240
    30fc:	fe 27       	eor	r31, r30
 * \return Channel status given by a \ref dma_channel_status
 */
static inline enum dma_channel_status dma_get_channel_status(
		dma_channel_num_t num)
{
	uint8_t busy_pending    = DMA.STATUS;
    30fe:	a0 e0       	ldi	r26, 0x00	; 0
    3100:	b1 e0       	ldi	r27, 0x01	; 1
    3102:	14 96       	adiw	r26, 0x04	; 4
    3104:	9c 91       	ld	r25, X
    3106:	14 97       	sbiw	r26, 0x04	; 4
	uint8_t error_completed = DMA.INTFLAGS;
    3108:	13 96       	adiw	r26, 0x03	; 3
    310a:	6c 91       	ld	r22, X

	/*
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
    310c:	da 01       	movw	r26, r20
    310e:	14 96       	adiw	r26, 0x04	; 4
    3110:	21 e0       	ldi	r18, 0x01	; 1
    3112:	30 e0       	ldi	r19, 0x00	; 0
    3114:	e9 01       	movw	r28, r18
    3116:	08 2e       	mov	r0, r24
    3118:	02 c0       	rjmp	.+4      	; 0x311e <dma_interrupt+0x38>
    311a:	cc 0f       	add	r28, r28
    311c:	dd 1f       	adc	r29, r29
    311e:	0a 94       	dec	r0
    3120:	e2 f7       	brpl	.-8      	; 0x311a <dma_interrupt+0x34>
    3122:	0a 2e       	mov	r0, r26
    3124:	02 c0       	rjmp	.+4      	; 0x312a <dma_interrupt+0x44>
    3126:	22 0f       	add	r18, r18
    3128:	33 1f       	adc	r19, r19
    312a:	0a 94       	dec	r0
    312c:	e2 f7       	brpl	.-8      	; 0x3126 <dma_interrupt+0x40>
    312e:	2c 2b       	or	r18, r28
    3130:	62 23       	and	r22, r18
	if (error_completed & (1 << (num + 4))) {
    3132:	70 e0       	ldi	r23, 0x00	; 0
    3134:	eb 01       	movw	r28, r22
    3136:	0a 2e       	mov	r0, r26
    3138:	02 c0       	rjmp	.+4      	; 0x313e <dma_interrupt+0x58>
    313a:	d5 95       	asr	r29
    313c:	c7 95       	ror	r28
    313e:	0a 94       	dec	r0
    3140:	e2 f7       	brpl	.-8      	; 0x313a <dma_interrupt+0x54>
    3142:	c0 fd       	sbrc	r28, 0
    3144:	1a c0       	rjmp	.+52     	; 0x317a <dma_interrupt+0x94>
		return DMA_CH_TRANSFER_ERROR;
	} else if (error_completed & (1 << num)) {
    3146:	08 2e       	mov	r0, r24
    3148:	02 c0       	rjmp	.+4      	; 0x314e <dma_interrupt+0x68>
    314a:	75 95       	asr	r23
    314c:	67 95       	ror	r22
    314e:	0a 94       	dec	r0
    3150:	e2 f7       	brpl	.-8      	; 0x314a <dma_interrupt+0x64>
    3152:	60 fd       	sbrc	r22, 0
    3154:	14 c0       	rjmp	.+40     	; 0x317e <dma_interrupt+0x98>

	/*
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
    3156:	29 23       	and	r18, r25
	if (busy_pending & (1 << (num + 4))) {
    3158:	30 e0       	ldi	r19, 0x00	; 0
    315a:	b9 01       	movw	r22, r18
    315c:	02 c0       	rjmp	.+4      	; 0x3162 <dma_interrupt+0x7c>
    315e:	75 95       	asr	r23
    3160:	67 95       	ror	r22
    3162:	aa 95       	dec	r26
    3164:	e2 f7       	brpl	.-8      	; 0x315e <dma_interrupt+0x78>
    3166:	60 fd       	sbrc	r22, 0
    3168:	0c c0       	rjmp	.+24     	; 0x3182 <dma_interrupt+0x9c>
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
	if (error_completed & (1 << (num + 4))) {
		return DMA_CH_TRANSFER_ERROR;
    316a:	02 c0       	rjmp	.+4      	; 0x3170 <dma_interrupt+0x8a>
    316c:	35 95       	asr	r19
    316e:	27 95       	ror	r18
    3170:	8a 95       	dec	r24
    3172:	e2 f7       	brpl	.-8      	; 0x316c <dma_interrupt+0x86>
    3174:	82 2f       	mov	r24, r18
    3176:	81 70       	andi	r24, 0x01	; 1
    3178:	05 c0       	rjmp	.+10     	; 0x3184 <dma_interrupt+0x9e>
    317a:	84 e0       	ldi	r24, 0x04	; 4
    317c:	03 c0       	rjmp	.+6      	; 0x3184 <dma_interrupt+0x9e>
	} else if (error_completed & (1 << num)) {
		return DMA_CH_TRANSFER_COMPLETED;
    317e:	83 e0       	ldi	r24, 0x03	; 3
    3180:	01 c0       	rjmp	.+2      	; 0x3184 <dma_interrupt+0x9e>
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
	if (busy_pending & (1 << (num + 4))) {
		return DMA_CH_BUSY;
    3182:	82 e0       	ldi	r24, 0x02	; 2
	status  = dma_get_channel_status(num);

	/* Clear all interrupt flags to be sure */
	channel->CTRLB |= DMA_CH_TRNIF_bm | DMA_CH_ERRIF_bm;
    3184:	91 81       	ldd	r25, Z+1	; 0x01
    3186:	90 63       	ori	r25, 0x30	; 48
    3188:	91 83       	std	Z+1, r25	; 0x01

	if (dma_data[num].callback) {
    318a:	44 0f       	add	r20, r20
    318c:	55 1f       	adc	r21, r21
    318e:	fa 01       	movw	r30, r20
    3190:	e1 57       	subi	r30, 0x71	; 113
    3192:	f8 4d       	sbci	r31, 0xD8	; 216
    3194:	01 90       	ld	r0, Z+
    3196:	f0 81       	ld	r31, Z
    3198:	e0 2d       	mov	r30, r0
    319a:	30 97       	sbiw	r30, 0x00	; 0
    319c:	09 f0       	breq	.+2      	; 0x31a0 <dma_interrupt+0xba>
		dma_data[num].callback(status);
    319e:	19 95       	eicall
	}
}
    31a0:	df 91       	pop	r29
    31a2:	cf 91       	pop	r28
    31a4:	08 95       	ret

000031a6 <dma_enable>:
 *
 * \note This function will do a soft reset of the DMA controller, clearing all
 * previous configuration.
 */
void dma_enable(void)
{
    31a6:	cf 93       	push	r28
    31a8:	df 93       	push	r29
    31aa:	1f 92       	push	r1
    31ac:	cd b7       	in	r28, 0x3d	; 61
    31ae:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    31b0:	61 e0       	ldi	r22, 0x01	; 1
    31b2:	80 e0       	ldi	r24, 0x00	; 0
    31b4:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    31b8:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    31bc:	8f 3f       	cpi	r24, 0xFF	; 255
    31be:	09 f4       	brne	.+2      	; 0x31c2 <dma_enable+0x1c>
    31c0:	ff cf       	rjmp	.-2      	; 0x31c0 <dma_enable+0x1a>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    31c2:	8f b7       	in	r24, 0x3f	; 63
    31c4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    31c6:	f8 94       	cli
	return flags;
    31c8:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    31ca:	ed ea       	ldi	r30, 0xAD	; 173
    31cc:	f7 e2       	ldi	r31, 0x27	; 39
    31ce:	81 81       	ldd	r24, Z+1	; 0x01
    31d0:	8f 5f       	subi	r24, 0xFF	; 255
    31d2:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    31d4:	9f bf       	out	0x3f, r25	; 63
	sleepmgr_lock_mode(SLEEPMGR_IDLE);

	/* Reset DMA controller just to make sure everything is from scratch */
	DMA.CTRL = DMA_RESET_bm;
    31d6:	e0 e0       	ldi	r30, 0x00	; 0
    31d8:	f1 e0       	ldi	r31, 0x01	; 1
    31da:	80 e4       	ldi	r24, 0x40	; 64
    31dc:	80 83       	st	Z, r24
	DMA.CTRL = DMA_ENABLE_bm;
    31de:	80 e8       	ldi	r24, 0x80	; 128
    31e0:	80 83       	st	Z, r24
}
    31e2:	0f 90       	pop	r0
    31e4:	df 91       	pop	r29
    31e6:	cf 91       	pop	r28
    31e8:	08 95       	ret

000031ea <dma_disable>:

/**
 * \brief Disable DMA controller
 */
void dma_disable(void)
{
    31ea:	cf 93       	push	r28
    31ec:	df 93       	push	r29
    31ee:	1f 92       	push	r1
    31f0:	cd b7       	in	r28, 0x3d	; 61
    31f2:	de b7       	in	r29, 0x3e	; 62
	DMA.CTRL = 0;
    31f4:	10 92 00 01 	sts	0x0100, r1	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    31f8:	61 e0       	ldi	r22, 0x01	; 1
    31fa:	80 e0       	ldi	r24, 0x00	; 0
    31fc:	0e 94 3b 5a 	call	0xb476	; 0xb476 <sysclk_disable_module>
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    3200:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    3204:	81 11       	cpse	r24, r1
    3206:	01 c0       	rjmp	.+2      	; 0x320a <dma_disable+0x20>
    3208:	ff cf       	rjmp	.-2      	; 0x3208 <dma_disable+0x1e>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    320a:	8f b7       	in	r24, 0x3f	; 63
    320c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    320e:	f8 94       	cli
	return flags;
    3210:	99 81       	ldd	r25, Y+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    3212:	ed ea       	ldi	r30, 0xAD	; 173
    3214:	f7 e2       	ldi	r31, 0x27	; 39
    3216:	81 81       	ldd	r24, Z+1	; 0x01
    3218:	81 50       	subi	r24, 0x01	; 1
    321a:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    321c:	9f bf       	out	0x3f, r25	; 63
	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
}
    321e:	0f 90       	pop	r0
    3220:	df 91       	pop	r29
    3222:	cf 91       	pop	r28
    3224:	08 95       	ret

00003226 <dma_set_callback>:
 * \param num \ref dma_channel_num_t
 * \param callback \ref dma_callback_t
 */
void dma_set_callback(dma_channel_num_t num, dma_callback_t callback)
{
	dma_data[num].callback = callback;
    3226:	e8 2f       	mov	r30, r24
    3228:	f0 e0       	ldi	r31, 0x00	; 0
    322a:	ee 0f       	add	r30, r30
    322c:	ff 1f       	adc	r31, r31
    322e:	e1 57       	subi	r30, 0x71	; 113
    3230:	f8 4d       	sbci	r31, 0xD8	; 216
    3232:	60 83       	st	Z, r22
    3234:	71 83       	std	Z+1, r23	; 0x01
    3236:	08 95       	ret

00003238 <__vector_6>:
/**
 * \internal
 * \brief DMA channel 0 interrupt handler
 */
ISR(DMA_CH0_vect)
{
    3238:	1f 92       	push	r1
    323a:	0f 92       	push	r0
    323c:	0f b6       	in	r0, 0x3f	; 63
    323e:	0f 92       	push	r0
    3240:	11 24       	eor	r1, r1
    3242:	0b b6       	in	r0, 0x3b	; 59
    3244:	0f 92       	push	r0
    3246:	2f 93       	push	r18
    3248:	3f 93       	push	r19
    324a:	4f 93       	push	r20
    324c:	5f 93       	push	r21
    324e:	6f 93       	push	r22
    3250:	7f 93       	push	r23
    3252:	8f 93       	push	r24
    3254:	9f 93       	push	r25
    3256:	af 93       	push	r26
    3258:	bf 93       	push	r27
    325a:	ef 93       	push	r30
    325c:	ff 93       	push	r31
	dma_interrupt(0);
    325e:	80 e0       	ldi	r24, 0x00	; 0
    3260:	42 df       	rcall	.-380    	; 0x30e6 <dma_interrupt>
}
    3262:	ff 91       	pop	r31
    3264:	ef 91       	pop	r30
    3266:	bf 91       	pop	r27
    3268:	af 91       	pop	r26
    326a:	9f 91       	pop	r25
    326c:	8f 91       	pop	r24
    326e:	7f 91       	pop	r23
    3270:	6f 91       	pop	r22
    3272:	5f 91       	pop	r21
    3274:	4f 91       	pop	r20
    3276:	3f 91       	pop	r19
    3278:	2f 91       	pop	r18
    327a:	0f 90       	pop	r0
    327c:	0b be       	out	0x3b, r0	; 59
    327e:	0f 90       	pop	r0
    3280:	0f be       	out	0x3f, r0	; 63
    3282:	0f 90       	pop	r0
    3284:	1f 90       	pop	r1
    3286:	18 95       	reti

00003288 <__vector_7>:
/**
 * \internal
 * \brief DMA channel 1 interrupt handler
 */
ISR(DMA_CH1_vect)
{
    3288:	1f 92       	push	r1
    328a:	0f 92       	push	r0
    328c:	0f b6       	in	r0, 0x3f	; 63
    328e:	0f 92       	push	r0
    3290:	11 24       	eor	r1, r1
    3292:	0b b6       	in	r0, 0x3b	; 59
    3294:	0f 92       	push	r0
    3296:	2f 93       	push	r18
    3298:	3f 93       	push	r19
    329a:	4f 93       	push	r20
    329c:	5f 93       	push	r21
    329e:	6f 93       	push	r22
    32a0:	7f 93       	push	r23
    32a2:	8f 93       	push	r24
    32a4:	9f 93       	push	r25
    32a6:	af 93       	push	r26
    32a8:	bf 93       	push	r27
    32aa:	ef 93       	push	r30
    32ac:	ff 93       	push	r31
	dma_interrupt(1);
    32ae:	81 e0       	ldi	r24, 0x01	; 1
    32b0:	1a df       	rcall	.-460    	; 0x30e6 <dma_interrupt>
}
    32b2:	ff 91       	pop	r31
    32b4:	ef 91       	pop	r30
    32b6:	bf 91       	pop	r27
    32b8:	af 91       	pop	r26
    32ba:	9f 91       	pop	r25
    32bc:	8f 91       	pop	r24
    32be:	7f 91       	pop	r23
    32c0:	6f 91       	pop	r22
    32c2:	5f 91       	pop	r21
    32c4:	4f 91       	pop	r20
    32c6:	3f 91       	pop	r19
    32c8:	2f 91       	pop	r18
    32ca:	0f 90       	pop	r0
    32cc:	0b be       	out	0x3b, r0	; 59
    32ce:	0f 90       	pop	r0
    32d0:	0f be       	out	0x3f, r0	; 63
    32d2:	0f 90       	pop	r0
    32d4:	1f 90       	pop	r1
    32d6:	18 95       	reti

000032d8 <__vector_8>:
/**
 * \internal
 * \brief DMA channel 2 interrupt handler
 */
ISR(DMA_CH2_vect)
{
    32d8:	1f 92       	push	r1
    32da:	0f 92       	push	r0
    32dc:	0f b6       	in	r0, 0x3f	; 63
    32de:	0f 92       	push	r0
    32e0:	11 24       	eor	r1, r1
    32e2:	0b b6       	in	r0, 0x3b	; 59
    32e4:	0f 92       	push	r0
    32e6:	2f 93       	push	r18
    32e8:	3f 93       	push	r19
    32ea:	4f 93       	push	r20
    32ec:	5f 93       	push	r21
    32ee:	6f 93       	push	r22
    32f0:	7f 93       	push	r23
    32f2:	8f 93       	push	r24
    32f4:	9f 93       	push	r25
    32f6:	af 93       	push	r26
    32f8:	bf 93       	push	r27
    32fa:	ef 93       	push	r30
    32fc:	ff 93       	push	r31
	dma_interrupt(2);
    32fe:	82 e0       	ldi	r24, 0x02	; 2
    3300:	f2 de       	rcall	.-540    	; 0x30e6 <dma_interrupt>
}
    3302:	ff 91       	pop	r31
    3304:	ef 91       	pop	r30
    3306:	bf 91       	pop	r27
    3308:	af 91       	pop	r26
    330a:	9f 91       	pop	r25
    330c:	8f 91       	pop	r24
    330e:	7f 91       	pop	r23
    3310:	6f 91       	pop	r22
    3312:	5f 91       	pop	r21
    3314:	4f 91       	pop	r20
    3316:	3f 91       	pop	r19
    3318:	2f 91       	pop	r18
    331a:	0f 90       	pop	r0
    331c:	0b be       	out	0x3b, r0	; 59
    331e:	0f 90       	pop	r0
    3320:	0f be       	out	0x3f, r0	; 63
    3322:	0f 90       	pop	r0
    3324:	1f 90       	pop	r1
    3326:	18 95       	reti

00003328 <__vector_9>:
/**
 * \internal
 * \brief DMA channel 3 interrupt handler
 */
ISR(DMA_CH3_vect)
{
    3328:	1f 92       	push	r1
    332a:	0f 92       	push	r0
    332c:	0f b6       	in	r0, 0x3f	; 63
    332e:	0f 92       	push	r0
    3330:	11 24       	eor	r1, r1
    3332:	0b b6       	in	r0, 0x3b	; 59
    3334:	0f 92       	push	r0
    3336:	2f 93       	push	r18
    3338:	3f 93       	push	r19
    333a:	4f 93       	push	r20
    333c:	5f 93       	push	r21
    333e:	6f 93       	push	r22
    3340:	7f 93       	push	r23
    3342:	8f 93       	push	r24
    3344:	9f 93       	push	r25
    3346:	af 93       	push	r26
    3348:	bf 93       	push	r27
    334a:	ef 93       	push	r30
    334c:	ff 93       	push	r31
	dma_interrupt(3);
    334e:	83 e0       	ldi	r24, 0x03	; 3
    3350:	ca de       	rcall	.-620    	; 0x30e6 <dma_interrupt>
}
    3352:	ff 91       	pop	r31
    3354:	ef 91       	pop	r30
    3356:	bf 91       	pop	r27
    3358:	af 91       	pop	r26
    335a:	9f 91       	pop	r25
    335c:	8f 91       	pop	r24
    335e:	7f 91       	pop	r23
    3360:	6f 91       	pop	r22
    3362:	5f 91       	pop	r21
    3364:	4f 91       	pop	r20
    3366:	3f 91       	pop	r19
    3368:	2f 91       	pop	r18
    336a:	0f 90       	pop	r0
    336c:	0b be       	out	0x3b, r0	; 59
    336e:	0f 90       	pop	r0
    3370:	0f be       	out	0x3f, r0	; 63
    3372:	0f 90       	pop	r0
    3374:	1f 90       	pop	r1
    3376:	18 95       	reti

00003378 <dma_channel_write_config>:
 * \param config Pointer to a DMA channel config, given by a
 *               \ref dma_channel_config
 */
void dma_channel_write_config(dma_channel_num_t num,
		struct dma_channel_config *config)
{
    3378:	cf 93       	push	r28
    337a:	df 93       	push	r29
    337c:	1f 92       	push	r1
    337e:	cd b7       	in	r28, 0x3d	; 61
    3380:	de b7       	in	r29, 0x3e	; 62
    3382:	db 01       	movw	r26, r22
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
    3384:	e8 2f       	mov	r30, r24
    3386:	f0 e0       	ldi	r31, 0x00	; 0
    3388:	71 96       	adiw	r30, 0x11	; 17
    338a:	e2 95       	swap	r30
    338c:	f2 95       	swap	r31
    338e:	f0 7f       	andi	r31, 0xF0	; 240
    3390:	fe 27       	eor	r31, r30
    3392:	e0 7f       	andi	r30, 0xF0	; 240
    3394:	fe 27       	eor	r31, r30

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    3396:	8f b7       	in	r24, 0x3f	; 63
    3398:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    339a:	f8 94       	cli
	return flags;
    339c:	99 81       	ldd	r25, Y+1	; 0x01
#ifdef CONFIG_HAVE_HUGEMEM
	channel->DESTADDR0 = (uint32_t)config->destaddr;
	channel->DESTADDR1 = (uint32_t)config->destaddr >> 8;
	channel->DESTADDR2 = (uint32_t)config->destaddr >> 16;
#else
	channel->DESTADDR0 = (uint32_t)config->destaddr16;
    339e:	19 96       	adiw	r26, 0x09	; 9
    33a0:	8c 91       	ld	r24, X
    33a2:	19 97       	sbiw	r26, 0x09	; 9
    33a4:	84 87       	std	Z+12, r24	; 0x0c
	channel->DESTADDR1 = (uint32_t)config->destaddr16 >> 8;
    33a6:	1a 96       	adiw	r26, 0x0a	; 10
    33a8:	8c 91       	ld	r24, X
    33aa:	1a 97       	sbiw	r26, 0x0a	; 10
    33ac:	85 87       	std	Z+13, r24	; 0x0d
#  if XMEGA_A || XMEGA_AU
	channel->DESTADDR2 = 0;
    33ae:	16 86       	std	Z+14, r1	; 0x0e
#ifdef CONFIG_HAVE_HUGEMEM
	channel->SRCADDR0 = (uint32_t)config->srcaddr;
	channel->SRCADDR1 = (uint32_t)config->srcaddr >> 8;
	channel->SRCADDR2 = (uint32_t)config->srcaddr >> 16;
#else
	channel->SRCADDR0 = (uint32_t)config->srcaddr16;
    33b0:	17 96       	adiw	r26, 0x07	; 7
    33b2:	8c 91       	ld	r24, X
    33b4:	17 97       	sbiw	r26, 0x07	; 7
    33b6:	80 87       	std	Z+8, r24	; 0x08
	channel->SRCADDR1 = (uint32_t)config->srcaddr16 >> 8;
    33b8:	18 96       	adiw	r26, 0x08	; 8
    33ba:	8c 91       	ld	r24, X
    33bc:	18 97       	sbiw	r26, 0x08	; 8
    33be:	81 87       	std	Z+9, r24	; 0x09
#  if XMEGA_A || XMEGA_AU
	channel->SRCADDR2 = 0;
    33c0:	12 86       	std	Z+10, r1	; 0x0a
#  endif
#endif

	channel->ADDRCTRL = config->addrctrl;
    33c2:	12 96       	adiw	r26, 0x02	; 2
    33c4:	8c 91       	ld	r24, X
    33c6:	12 97       	sbiw	r26, 0x02	; 2
    33c8:	82 83       	std	Z+2, r24	; 0x02
	channel->TRIGSRC = config->trigsrc;
    33ca:	13 96       	adiw	r26, 0x03	; 3
    33cc:	8c 91       	ld	r24, X
    33ce:	13 97       	sbiw	r26, 0x03	; 3
    33d0:	83 83       	std	Z+3, r24	; 0x03
	channel->TRFCNT = config->trfcnt;
    33d2:	14 96       	adiw	r26, 0x04	; 4
    33d4:	2d 91       	ld	r18, X+
    33d6:	3c 91       	ld	r19, X
    33d8:	15 97       	sbiw	r26, 0x05	; 5
    33da:	24 83       	std	Z+4, r18	; 0x04
    33dc:	35 83       	std	Z+5, r19	; 0x05
	channel->REPCNT = config->repcnt;
    33de:	16 96       	adiw	r26, 0x06	; 6
    33e0:	8c 91       	ld	r24, X
    33e2:	16 97       	sbiw	r26, 0x06	; 6
    33e4:	86 83       	std	Z+6, r24	; 0x06

	channel->CTRLB = config->ctrlb;
    33e6:	11 96       	adiw	r26, 0x01	; 1
    33e8:	8c 91       	ld	r24, X
    33ea:	11 97       	sbiw	r26, 0x01	; 1
    33ec:	81 83       	std	Z+1, r24	; 0x01

	/* Make sure the DMA channel is not enabled before dma_channel_enable()
	 * is called.
	 */
#if XMEGA_A || XMEGA_AU
	channel->CTRLA = config->ctrla & ~DMA_CH_ENABLE_bm;
    33ee:	8c 91       	ld	r24, X
    33f0:	8f 77       	andi	r24, 0x7F	; 127
    33f2:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    33f4:	9f bf       	out	0x3f, r25	; 63
#else
	channel->CTRLA = config->ctrla & ~DMA_CH_CHEN_bm;
#endif

	cpu_irq_restore(iflags);
}
    33f6:	0f 90       	pop	r0
    33f8:	df 91       	pop	r29
    33fa:	cf 91       	pop	r28
    33fc:	08 95       	ret

000033fe <__portable_avr_delay_cycles>:
				vbat_status = VBAT_STATUS_OK;
			}
		}
	}
	return vbat_status;
}
    33fe:	04 c0       	rjmp	.+8      	; 0x3408 <__portable_avr_delay_cycles+0xa>
    3400:	61 50       	subi	r22, 0x01	; 1
    3402:	71 09       	sbc	r23, r1
    3404:	81 09       	sbc	r24, r1
    3406:	91 09       	sbc	r25, r1
    3408:	61 15       	cp	r22, r1
    340a:	71 05       	cpc	r23, r1
    340c:	81 05       	cpc	r24, r1
    340e:	91 05       	cpc	r25, r1
    3410:	b9 f7       	brne	.-18     	; 0x3400 <__portable_avr_delay_cycles+0x2>
    3412:	08 95       	ret

00003414 <rtc_get_time>:
    3414:	80 e1       	ldi	r24, 0x10	; 16
    3416:	80 93 21 04 	sts	0x0421, r24	; 0x800421 <__TEXT_REGION_LENGTH__+0x700421>
    341a:	e0 e2       	ldi	r30, 0x20	; 32
    341c:	f4 e0       	ldi	r31, 0x04	; 4
    341e:	81 81       	ldd	r24, Z+1	; 0x01
    3420:	84 fd       	sbrc	r24, 4
    3422:	fd cf       	rjmp	.-6      	; 0x341e <rtc_get_time+0xa>
    3424:	60 91 24 04 	lds	r22, 0x0424	; 0x800424 <__TEXT_REGION_LENGTH__+0x700424>
    3428:	70 91 25 04 	lds	r23, 0x0425	; 0x800425 <__TEXT_REGION_LENGTH__+0x700425>
    342c:	80 91 26 04 	lds	r24, 0x0426	; 0x800426 <__TEXT_REGION_LENGTH__+0x700426>
    3430:	90 91 27 04 	lds	r25, 0x0427	; 0x800427 <__TEXT_REGION_LENGTH__+0x700427>
    3434:	08 95       	ret

00003436 <rtc_set_callback>:
    3436:	80 93 97 27 	sts	0x2797, r24	; 0x802797 <rtc_data>
    343a:	90 93 98 27 	sts	0x2798, r25	; 0x802798 <rtc_data+0x1>
    343e:	08 95       	ret

00003440 <rtc_init>:
 * \note When the backup system is used, the function \ref
 * rtc_vbat_system_check should be called to determine if a re-initialization
 * must be done.
 */
void rtc_init(void)
{
    3440:	cf 93       	push	r28
    3442:	df 93       	push	r29
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    3444:	64 e0       	ldi	r22, 0x04	; 4
    3446:	80 e0       	ldi	r24, 0x00	; 0
    3448:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
 * \ref CONFIG_RTC32_CLOCK_1024HZ.
 */
static void vbat_init(void)
{
	// Enable access to VBAT
	VBAT.CTRL |= VBAT_ACCEN_bm;
    344c:	c0 ef       	ldi	r28, 0xF0	; 240
    344e:	d0 e0       	ldi	r29, 0x00	; 0
    3450:	88 81       	ld	r24, Y
    3452:	82 60       	ori	r24, 0x02	; 2
    3454:	88 83       	st	Y, r24

	ccp_write_io((void *)&VBAT.CTRL, VBAT_RESET_bm);
    3456:	61 e0       	ldi	r22, 0x01	; 1
    3458:	80 ef       	ldi	r24, 0xF0	; 240
    345a:	90 e0       	ldi	r25, 0x00	; 0
    345c:	0e 94 a8 62 	call	0xc550	; 0xc550 <ccp_write_io>

	VBAT.CTRL |= VBAT_XOSCFDEN_bm;
    3460:	88 81       	ld	r24, Y
    3462:	84 60       	ori	r24, 0x04	; 4
    3464:	88 83       	st	Y, r24
	/* This delay is needed to give the voltage in the backup system some
	* time to stabilize before we turn on the oscillator. If we do not
	* have this delay we may get a failure detection.
	*/
	delay_us(200);
    3466:	69 ee       	ldi	r22, 0xE9	; 233
    3468:	73 e0       	ldi	r23, 0x03	; 3
    346a:	80 e0       	ldi	r24, 0x00	; 0
    346c:	90 e0       	ldi	r25, 0x00	; 0
    346e:	c7 df       	rcall	.-114    	; 0x33fe <__portable_avr_delay_cycles>
	VBAT.CTRL |= VBAT_XOSCEN_bm | RTC32_CLOCK | RTC32_CLOCK_HIGHESR;
    3470:	88 81       	ld	r24, Y
    3472:	88 61       	ori	r24, 0x18	; 24
    3474:	88 83       	st	Y, r24
	while (!(VBAT.STATUS & VBAT_XOSCRDY_bm));
    3476:	e0 ef       	ldi	r30, 0xF0	; 240
    3478:	f0 e0       	ldi	r31, 0x00	; 0
    347a:	81 81       	ldd	r24, Z+1	; 0x01
    347c:	83 ff       	sbrs	r24, 3
    347e:	fd cf       	rjmp	.-6      	; 0x347a <rtc_init+0x3a>
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	// Set up VBAT system and start oscillator
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;
    3480:	10 92 20 04 	sts	0x0420, r1	; 0x800420 <__TEXT_REGION_LENGTH__+0x700420>
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    3484:	e0 e2       	ldi	r30, 0x20	; 32
    3486:	f4 e0       	ldi	r31, 0x04	; 4
    3488:	81 81       	ldd	r24, Z+1	; 0x01
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;

	while (rtc_is_busy());
    348a:	80 fd       	sbrc	r24, 0
    348c:	fd cf       	rjmp	.-6      	; 0x3488 <rtc_init+0x48>

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
    348e:	e0 e2       	ldi	r30, 0x20	; 32
    3490:	f4 e0       	ldi	r31, 0x04	; 4
    3492:	8f ef       	ldi	r24, 0xFF	; 255
    3494:	9f ef       	ldi	r25, 0xFF	; 255
    3496:	dc 01       	movw	r26, r24
    3498:	80 87       	std	Z+8, r24	; 0x08
    349a:	91 87       	std	Z+9, r25	; 0x09
    349c:	a2 87       	std	Z+10, r26	; 0x0a
    349e:	b3 87       	std	Z+11, r27	; 0x0b
	RTC32.CNT = 0;
    34a0:	14 82       	std	Z+4, r1	; 0x04
    34a2:	15 82       	std	Z+5, r1	; 0x05
    34a4:	16 82       	std	Z+6, r1	; 0x06
    34a6:	17 82       	std	Z+7, r1	; 0x07
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    34a8:	81 81       	ldd	r24, Z+1	; 0x01

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
	RTC32.CNT = 0;

	while (rtc_is_busy());
    34aa:	80 fd       	sbrc	r24, 0
    34ac:	fd cf       	rjmp	.-6      	; 0x34a8 <rtc_init+0x68>

	RTC32.INTCTRL = 0;
    34ae:	e0 e2       	ldi	r30, 0x20	; 32
    34b0:	f4 e0       	ldi	r31, 0x04	; 4
    34b2:	12 82       	std	Z+2, r1	; 0x02
	RTC32.CTRL = RTC32_ENABLE_bm;
    34b4:	81 e0       	ldi	r24, 0x01	; 1
    34b6:	80 83       	st	Z, r24
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    34b8:	81 81       	ldd	r24, Z+1	; 0x01

	RTC32.INTCTRL = 0;
	RTC32.CTRL = RTC32_ENABLE_bm;

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
    34ba:	80 fd       	sbrc	r24, 0
    34bc:	fd cf       	rjmp	.-6      	; 0x34b8 <rtc_init+0x78>
}
    34be:	df 91       	pop	r29
    34c0:	cf 91       	pop	r28
    34c2:	08 95       	ret

000034c4 <__vector_11>:
 *
 * Disables the RTC32 interrupts, then calls the alarm callback function if one
 * has been set.
 */
ISR(RTC32_COMP_vect)
{
    34c4:	1f 92       	push	r1
    34c6:	0f 92       	push	r0
    34c8:	0f b6       	in	r0, 0x3f	; 63
    34ca:	0f 92       	push	r0
    34cc:	11 24       	eor	r1, r1
    34ce:	0b b6       	in	r0, 0x3b	; 59
    34d0:	0f 92       	push	r0
    34d2:	2f 93       	push	r18
    34d4:	3f 93       	push	r19
    34d6:	4f 93       	push	r20
    34d8:	5f 93       	push	r21
    34da:	6f 93       	push	r22
    34dc:	7f 93       	push	r23
    34de:	8f 93       	push	r24
    34e0:	9f 93       	push	r25
    34e2:	af 93       	push	r26
    34e4:	bf 93       	push	r27
    34e6:	cf 93       	push	r28
    34e8:	df 93       	push	r29
    34ea:	ef 93       	push	r30
    34ec:	ff 93       	push	r31
	RTC32.INTCTRL = 0;
    34ee:	10 92 22 04 	sts	0x0422, r1	; 0x800422 <__TEXT_REGION_LENGTH__+0x700422>
	if (rtc_data.callback)
    34f2:	c0 91 97 27 	lds	r28, 0x2797	; 0x802797 <rtc_data>
    34f6:	d0 91 98 27 	lds	r29, 0x2798	; 0x802798 <rtc_data+0x1>
    34fa:	20 97       	sbiw	r28, 0x00	; 0
		rtc_data.callback(rtc_get_time());
    34fc:	19 f0       	breq	.+6      	; 0x3504 <__vector_11+0x40>
    34fe:	8a df       	rcall	.-236    	; 0x3414 <rtc_get_time>
    3500:	fe 01       	movw	r30, r28
}
    3502:	19 95       	eicall
    3504:	ff 91       	pop	r31
    3506:	ef 91       	pop	r30
    3508:	df 91       	pop	r29
    350a:	cf 91       	pop	r28
    350c:	bf 91       	pop	r27
    350e:	af 91       	pop	r26
    3510:	9f 91       	pop	r25
    3512:	8f 91       	pop	r24
    3514:	7f 91       	pop	r23
    3516:	6f 91       	pop	r22
    3518:	5f 91       	pop	r21
    351a:	4f 91       	pop	r20
    351c:	3f 91       	pop	r19
    351e:	2f 91       	pop	r18
    3520:	0f 90       	pop	r0
    3522:	0b be       	out	0x3b, r0	; 59
    3524:	0f 90       	pop	r0
    3526:	0f be       	out	0x3f, r0	; 63
    3528:	0f 90       	pop	r0
    352a:	1f 90       	pop	r1
    352c:	18 95       	reti

0000352e <get_interpolated_sine>:
/* Linear interpolation with noise */
uint16_t get_interpolated_sine(uint16_t phase)
{
	/* SINE LUT */
	uint16_t left_x, rght_x, left_y, rght_y;
	rght_x = left_x = phase >> 4;
    352e:	fc 01       	movw	r30, r24
    3530:	f2 95       	swap	r31
    3532:	e2 95       	swap	r30
    3534:	ef 70       	andi	r30, 0x0F	; 15
    3536:	ef 27       	eor	r30, r31
    3538:	ff 70       	andi	r31, 0x0F	; 15
    353a:	ef 27       	eor	r30, r31
	if (++rght_x >= PM_SINE_COUNT) {
    353c:	9f 01       	movw	r18, r30
    353e:	2f 5f       	subi	r18, 0xFF	; 255
    3540:	3f 4f       	sbci	r19, 0xFF	; 255
    3542:	21 15       	cp	r18, r1
    3544:	40 e1       	ldi	r20, 0x10	; 16
    3546:	34 07       	cpc	r19, r20
    3548:	08 f0       	brcs	.+2      	; 0x354c <get_interpolated_sine+0x1e>
		rght_x -= PM_SINE_COUNT;
    354a:	30 51       	subi	r19, 0x10	; 16
	}
	left_y = PGM_READ_WORD(&(PM_SINE[left_x]));
    354c:	ee 0f       	add	r30, r30
    354e:	ff 1f       	adc	r31, r31
    3550:	ec 5b       	subi	r30, 0xBC	; 188
    3552:	f6 4f       	sbci	r31, 0xF6	; 246
    3554:	45 91       	lpm	r20, Z+
    3556:	54 91       	lpm	r21, Z
	rght_y = PGM_READ_WORD(&(PM_SINE[rght_x]));
    3558:	f9 01       	movw	r30, r18
    355a:	ee 0f       	add	r30, r30
    355c:	ff 1f       	adc	r31, r31
    355e:	ec 5b       	subi	r30, 0xBC	; 188
    3560:	f6 4f       	sbci	r31, 0xF6	; 246
    3562:	25 91       	lpm	r18, Z+
    3564:	34 91       	lpm	r19, Z

	/* INTERPOLATION LUT */
	uint16_t idx_y	= (uint16_t)((uint32_t)PM_SINE_MAX_STEP + rght_y - left_y);		// PM_SINE_MAX_STEP = +/-50
	uint16_t idx	= (idx_y << 4) | (phase & 0x0f);
	return left_y + (int8_t)PGM_READ_BYTE(&(PM_SINE_IP[idx]));
    3566:	f9 01       	movw	r30, r18
    3568:	f4 96       	adiw	r30, 0x34	; 52
    356a:	e4 1b       	sub	r30, r20
    356c:	f5 0b       	sbc	r31, r21
    356e:	e2 95       	swap	r30
    3570:	f2 95       	swap	r31
    3572:	f0 7f       	andi	r31, 0xF0	; 240
    3574:	fe 27       	eor	r31, r30
    3576:	e0 7f       	andi	r30, 0xF0	; 240
    3578:	fe 27       	eor	r31, r30
    357a:	8f 70       	andi	r24, 0x0F	; 15
    357c:	99 27       	eor	r25, r25
    357e:	e8 2b       	or	r30, r24
    3580:	f9 2b       	or	r31, r25
    3582:	ec 53       	subi	r30, 0x3C	; 60
    3584:	fd 4f       	sbci	r31, 0xFD	; 253
    3586:	e4 91       	lpm	r30, Z
}
    3588:	ca 01       	movw	r24, r20
    358a:	8e 0f       	add	r24, r30
    358c:	91 1d       	adc	r25, r1
    358e:	e7 fd       	sbrc	r30, 7
    3590:	9a 95       	dec	r25
    3592:	08 95       	ret

00003594 <udi_write_tx_buf>:
	}
	return false;
}

uint8_t udi_write_tx_buf(const char* buf, uint8_t len, bool stripControl)
{
    3594:	ef 92       	push	r14
    3596:	ff 92       	push	r15
    3598:	0f 93       	push	r16
    359a:	1f 93       	push	r17
    359c:	cf 93       	push	r28
    359e:	df 93       	push	r29
	uint8_t ret = 0;

	/* Write out each character - avoiding to use the block write function */
	while (ret < len) {
    35a0:	66 23       	and	r22, r22
    35a2:	21 f1       	breq	.+72     	; 0x35ec <udi_write_tx_buf+0x58>
    35a4:	e4 2e       	mov	r14, r20
    35a6:	f6 2e       	mov	r15, r22
    35a8:	08 2f       	mov	r16, r24
    35aa:	19 2f       	mov	r17, r25
    35ac:	c0 e0       	ldi	r28, 0x00	; 0
		if (!udi_write_tx_char(*(buf + ret), stripControl)) {
    35ae:	f8 01       	movw	r30, r16
    35b0:	d1 91       	ld	r29, Z+
    35b2:	8f 01       	movw	r16, r30
static uint8_t				s_rx_cmdLine_idx						= 0;


static bool udi_write_tx_char(int chr, bool stripControl)
{
	if (stripControl) {
    35b4:	ee 20       	and	r14, r14
    35b6:	41 f0       	breq	.+16     	; 0x35c8 <udi_write_tx_buf+0x34>
		/* Drop control character and report putc() success */
		if ((chr < 0x20) || (chr >= 0x80)) {
    35b8:	8d 2f       	mov	r24, r29
    35ba:	0d 2e       	mov	r0, r29
    35bc:	00 0c       	add	r0, r0
    35be:	99 0b       	sbc	r25, r25
    35c0:	80 97       	sbiw	r24, 0x20	; 32
    35c2:	80 36       	cpi	r24, 0x60	; 96
    35c4:	91 05       	cpc	r25, r1
    35c6:	a0 f4       	brcc	.+40     	; 0x35f0 <udi_write_tx_buf+0x5c>
			return true;
		}
	}

	if (!g_usb_cdc_access_blocked) {  // atomic operation
    35c8:	80 91 51 26 	lds	r24, 0x2651	; 0x802651 <g_usb_cdc_access_blocked>
    35cc:	81 11       	cpse	r24, r1
    35ce:	14 c0       	rjmp	.+40     	; 0x35f8 <udi_write_tx_buf+0x64>
		if (udi_cdc_is_tx_ready()) {
    35d0:	0e 94 e2 5d 	call	0xbbc4	; 0xbbc4 <udi_cdc_is_tx_ready>
    35d4:	88 23       	and	r24, r24
    35d6:	31 f0       	breq	.+12     	; 0x35e4 <udi_write_tx_buf+0x50>
			udi_cdc_putc(chr);
    35d8:	8d 2f       	mov	r24, r29
    35da:	dd 0f       	add	r29, r29
    35dc:	99 0b       	sbc	r25, r25
    35de:	0e 94 33 5e 	call	0xbc66	; 0xbc66 <udi_cdc_putc>
    35e2:	06 c0       	rjmp	.+12     	; 0x35f0 <udi_write_tx_buf+0x5c>
			return true;

		} else {
			g_usb_cdc_access_blocked = true;
    35e4:	81 e0       	ldi	r24, 0x01	; 1
    35e6:	80 93 51 26 	sts	0x2651, r24	; 0x802651 <g_usb_cdc_access_blocked>
    35ea:	06 c0       	rjmp	.+12     	; 0x35f8 <udi_write_tx_buf+0x64>
	return false;
}

uint8_t udi_write_tx_buf(const char* buf, uint8_t len, bool stripControl)
{
	uint8_t ret = 0;
    35ec:	c6 2f       	mov	r28, r22
    35ee:	04 c0       	rjmp	.+8      	; 0x35f8 <udi_write_tx_buf+0x64>
	/* Write out each character - avoiding to use the block write function */
	while (ret < len) {
		if (!udi_write_tx_char(*(buf + ret), stripControl)) {
			return ret;
		}
		++ret;
    35f0:	cf 5f       	subi	r28, 0xFF	; 255
uint8_t udi_write_tx_buf(const char* buf, uint8_t len, bool stripControl)
{
	uint8_t ret = 0;

	/* Write out each character - avoiding to use the block write function */
	while (ret < len) {
    35f2:	fc 12       	cpse	r15, r28
    35f4:	dc cf       	rjmp	.-72     	; 0x35ae <udi_write_tx_buf+0x1a>
		if (!udi_write_tx_char(*(buf + ret), stripControl)) {
			return ret;
		}
		++ret;
    35f6:	cf 2d       	mov	r28, r15
	}
	return ret;
}
    35f8:	8c 2f       	mov	r24, r28
    35fa:	df 91       	pop	r29
    35fc:	cf 91       	pop	r28
    35fe:	1f 91       	pop	r17
    3600:	0f 91       	pop	r16
    3602:	ff 90       	pop	r15
    3604:	ef 90       	pop	r14
    3606:	08 95       	ret

00003608 <printHelp>:

void printHelp(void)
{
	static bool again = false;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_01);
    3608:	86 eb       	ldi	r24, 0xB6	; 182
    360a:	9a e2       	ldi	r25, 0x2A	; 42
    360c:	9f 93       	push	r25
    360e:	8f 93       	push	r24
    3610:	1f 92       	push	r1
    3612:	80 e4       	ldi	r24, 0x40	; 64
    3614:	8f 93       	push	r24
    3616:	8b e2       	ldi	r24, 0x2B	; 43
    3618:	95 e2       	ldi	r25, 0x25	; 37
    361a:	9f 93       	push	r25
    361c:	8f 93       	push	r24
    361e:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3622:	81 34       	cpi	r24, 0x41	; 65
    3624:	91 05       	cpc	r25, r1
    3626:	10 f0       	brcs	.+4      	; 0x362c <printHelp+0x24>
    3628:	80 e4       	ldi	r24, 0x40	; 64
    362a:	90 e0       	ldi	r25, 0x00	; 0
    362c:	40 e0       	ldi	r20, 0x00	; 0
    362e:	68 2f       	mov	r22, r24
    3630:	8b e2       	ldi	r24, 0x2B	; 43
    3632:	95 e2       	ldi	r25, 0x25	; 37
    3634:	af df       	rcall	.-162    	; 0x3594 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_02);
    3636:	8a e7       	ldi	r24, 0x7A	; 122
    3638:	9a e2       	ldi	r25, 0x2A	; 42
    363a:	9f 93       	push	r25
    363c:	8f 93       	push	r24
    363e:	1f 92       	push	r1
    3640:	80 e4       	ldi	r24, 0x40	; 64
    3642:	8f 93       	push	r24
    3644:	8b e2       	ldi	r24, 0x2B	; 43
    3646:	95 e2       	ldi	r25, 0x25	; 37
    3648:	9f 93       	push	r25
    364a:	8f 93       	push	r24
    364c:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3650:	81 34       	cpi	r24, 0x41	; 65
    3652:	91 05       	cpc	r25, r1
    3654:	10 f0       	brcs	.+4      	; 0x365a <printHelp+0x52>
    3656:	80 e4       	ldi	r24, 0x40	; 64
    3658:	90 e0       	ldi	r25, 0x00	; 0
    365a:	40 e0       	ldi	r20, 0x00	; 0
    365c:	68 2f       	mov	r22, r24
    365e:	8b e2       	ldi	r24, 0x2B	; 43
    3660:	95 e2       	ldi	r25, 0x25	; 37
    3662:	98 df       	rcall	.-208    	; 0x3594 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_03);
    3664:	80 e5       	ldi	r24, 0x50	; 80
    3666:	9a e2       	ldi	r25, 0x2A	; 42
    3668:	9f 93       	push	r25
    366a:	8f 93       	push	r24
    366c:	1f 92       	push	r1
    366e:	80 e4       	ldi	r24, 0x40	; 64
    3670:	8f 93       	push	r24
    3672:	8b e2       	ldi	r24, 0x2B	; 43
    3674:	95 e2       	ldi	r25, 0x25	; 37
    3676:	9f 93       	push	r25
    3678:	8f 93       	push	r24
    367a:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    367e:	81 34       	cpi	r24, 0x41	; 65
    3680:	91 05       	cpc	r25, r1
    3682:	10 f0       	brcs	.+4      	; 0x3688 <printHelp+0x80>
    3684:	80 e4       	ldi	r24, 0x40	; 64
    3686:	90 e0       	ldi	r25, 0x00	; 0
    3688:	40 e0       	ldi	r20, 0x00	; 0
    368a:	68 2f       	mov	r22, r24
    368c:	8b e2       	ldi	r24, 0x2B	; 43
    368e:	95 e2       	ldi	r25, 0x25	; 37
    3690:	81 df       	rcall	.-254    	; 0x3594 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_04A);
    3692:	81 e2       	ldi	r24, 0x21	; 33
    3694:	9a e2       	ldi	r25, 0x2A	; 42
    3696:	9f 93       	push	r25
    3698:	8f 93       	push	r24
    369a:	1f 92       	push	r1
    369c:	80 e4       	ldi	r24, 0x40	; 64
    369e:	8f 93       	push	r24
    36a0:	8b e2       	ldi	r24, 0x2B	; 43
    36a2:	95 e2       	ldi	r25, 0x25	; 37
    36a4:	9f 93       	push	r25
    36a6:	8f 93       	push	r24
    36a8:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    36ac:	81 34       	cpi	r24, 0x41	; 65
    36ae:	91 05       	cpc	r25, r1
    36b0:	10 f0       	brcs	.+4      	; 0x36b6 <printHelp+0xae>
    36b2:	80 e4       	ldi	r24, 0x40	; 64
    36b4:	90 e0       	ldi	r25, 0x00	; 0
    36b6:	40 e0       	ldi	r20, 0x00	; 0
    36b8:	68 2f       	mov	r22, r24
    36ba:	8b e2       	ldi	r24, 0x2B	; 43
    36bc:	95 e2       	ldi	r25, 0x25	; 37
    36be:	6a df       	rcall	.-300    	; 0x3594 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_04B);
    36c0:	8c ef       	ldi	r24, 0xFC	; 252
    36c2:	99 e2       	ldi	r25, 0x29	; 41
    36c4:	9f 93       	push	r25
    36c6:	8f 93       	push	r24
    36c8:	1f 92       	push	r1
    36ca:	80 e4       	ldi	r24, 0x40	; 64
    36cc:	8f 93       	push	r24
    36ce:	8b e2       	ldi	r24, 0x2B	; 43
    36d0:	95 e2       	ldi	r25, 0x25	; 37
    36d2:	9f 93       	push	r25
    36d4:	8f 93       	push	r24
    36d6:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    36da:	81 34       	cpi	r24, 0x41	; 65
    36dc:	91 05       	cpc	r25, r1
    36de:	10 f0       	brcs	.+4      	; 0x36e4 <printHelp+0xdc>
    36e0:	80 e4       	ldi	r24, 0x40	; 64
    36e2:	90 e0       	ldi	r25, 0x00	; 0
    36e4:	40 e0       	ldi	r20, 0x00	; 0
    36e6:	68 2f       	mov	r22, r24
    36e8:	8b e2       	ldi	r24, 0x2B	; 43
    36ea:	95 e2       	ldi	r25, 0x25	; 37
    36ec:	53 df       	rcall	.-346    	; 0x3594 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_05);
    36ee:	81 ec       	ldi	r24, 0xC1	; 193
    36f0:	99 e2       	ldi	r25, 0x29	; 41
    36f2:	9f 93       	push	r25
    36f4:	8f 93       	push	r24
    36f6:	1f 92       	push	r1
    36f8:	80 e4       	ldi	r24, 0x40	; 64
    36fa:	8f 93       	push	r24
    36fc:	8b e2       	ldi	r24, 0x2B	; 43
    36fe:	95 e2       	ldi	r25, 0x25	; 37
    3700:	9f 93       	push	r25
    3702:	8f 93       	push	r24
    3704:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3708:	2d b7       	in	r18, 0x3d	; 61
    370a:	3e b7       	in	r19, 0x3e	; 62
    370c:	2c 5d       	subi	r18, 0xDC	; 220
    370e:	3f 4f       	sbci	r19, 0xFF	; 255
    3710:	2d bf       	out	0x3d, r18	; 61
    3712:	3e bf       	out	0x3e, r19	; 62
    3714:	81 34       	cpi	r24, 0x41	; 65
    3716:	91 05       	cpc	r25, r1
    3718:	10 f0       	brcs	.+4      	; 0x371e <printHelp+0x116>
    371a:	80 e4       	ldi	r24, 0x40	; 64
    371c:	90 e0       	ldi	r25, 0x00	; 0
    371e:	40 e0       	ldi	r20, 0x00	; 0
    3720:	68 2f       	mov	r22, r24
    3722:	8b e2       	ldi	r24, 0x2B	; 43
    3724:	95 e2       	ldi	r25, 0x25	; 37
    3726:	36 df       	rcall	.-404    	; 0x3594 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_HELP_06);
    3728:	8a ea       	ldi	r24, 0xAA	; 170
    372a:	99 e2       	ldi	r25, 0x29	; 41
    372c:	9f 93       	push	r25
    372e:	8f 93       	push	r24
    3730:	1f 92       	push	r1
    3732:	80 e4       	ldi	r24, 0x40	; 64
    3734:	8f 93       	push	r24
    3736:	8b e2       	ldi	r24, 0x2B	; 43
    3738:	95 e2       	ldi	r25, 0x25	; 37
    373a:	9f 93       	push	r25
    373c:	8f 93       	push	r24
    373e:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3742:	81 34       	cpi	r24, 0x41	; 65
    3744:	91 05       	cpc	r25, r1
    3746:	10 f0       	brcs	.+4      	; 0x374c <printHelp+0x144>
    3748:	80 e4       	ldi	r24, 0x40	; 64
    374a:	90 e0       	ldi	r25, 0x00	; 0
    374c:	40 e0       	ldi	r20, 0x00	; 0
    374e:	68 2f       	mov	r22, r24
    3750:	8b e2       	ldi	r24, 0x2B	; 43
    3752:	95 e2       	ldi	r25, 0x25	; 37
    3754:	1f df       	rcall	.-450    	; 0x3594 <udi_write_tx_buf>

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_NewLine);
    3756:	87 ea       	ldi	r24, 0xA7	; 167
    3758:	99 e2       	ldi	r25, 0x29	; 41
    375a:	9f 93       	push	r25
    375c:	8f 93       	push	r24
    375e:	1f 92       	push	r1
    3760:	80 e4       	ldi	r24, 0x40	; 64
    3762:	8f 93       	push	r24
    3764:	8b e2       	ldi	r24, 0x2B	; 43
    3766:	95 e2       	ldi	r25, 0x25	; 37
    3768:	9f 93       	push	r25
    376a:	8f 93       	push	r24
    376c:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3770:	81 34       	cpi	r24, 0x41	; 65
    3772:	91 05       	cpc	r25, r1
    3774:	10 f0       	brcs	.+4      	; 0x377a <printHelp+0x172>
    3776:	80 e4       	ldi	r24, 0x40	; 64
    3778:	90 e0       	ldi	r25, 0x00	; 0
    377a:	40 e0       	ldi	r20, 0x00	; 0
    377c:	68 2f       	mov	r22, r24
    377e:	8b e2       	ldi	r24, 0x2B	; 43
    3780:	95 e2       	ldi	r25, 0x25	; 37
    3782:	08 df       	rcall	.-496    	; 0x3594 <udi_write_tx_buf>

	if (!again) {
    3784:	8d b7       	in	r24, 0x3d	; 61
    3786:	9e b7       	in	r25, 0x3e	; 62
    3788:	0c 96       	adiw	r24, 0x0c	; 12
    378a:	8d bf       	out	0x3d, r24	; 61
    378c:	9e bf       	out	0x3e, r25	; 62
    378e:	80 91 ee 21 	lds	r24, 0x21EE	; 0x8021ee <__data_end>
    3792:	81 11       	cpse	r24, r1
    3794:	20 c0       	rjmp	.+64     	; 0x37d6 <printHelp+0x1ce>
		again = true;
    3796:	81 e0       	ldi	r24, 0x01	; 1
    3798:	80 93 ee 21 	sts	0x21EE, r24	; 0x8021ee <__data_end>

		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_CmdLine);
    379c:	82 ea       	ldi	r24, 0xA2	; 162
    379e:	99 e2       	ldi	r25, 0x29	; 41
    37a0:	9f 93       	push	r25
    37a2:	8f 93       	push	r24
    37a4:	1f 92       	push	r1
    37a6:	80 e4       	ldi	r24, 0x40	; 64
    37a8:	8f 93       	push	r24
    37aa:	8b e2       	ldi	r24, 0x2B	; 43
    37ac:	95 e2       	ldi	r25, 0x25	; 37
    37ae:	9f 93       	push	r25
    37b0:	8f 93       	push	r24
    37b2:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    37b6:	81 34       	cpi	r24, 0x41	; 65
    37b8:	91 05       	cpc	r25, r1
    37ba:	10 f0       	brcs	.+4      	; 0x37c0 <printHelp+0x1b8>
    37bc:	80 e4       	ldi	r24, 0x40	; 64
    37be:	90 e0       	ldi	r25, 0x00	; 0
    37c0:	40 e0       	ldi	r20, 0x00	; 0
    37c2:	68 2f       	mov	r22, r24
    37c4:	8b e2       	ldi	r24, 0x2B	; 43
    37c6:	95 e2       	ldi	r25, 0x25	; 37
    37c8:	e5 de       	rcall	.-566    	; 0x3594 <udi_write_tx_buf>
    37ca:	0f 90       	pop	r0
    37cc:	0f 90       	pop	r0
    37ce:	0f 90       	pop	r0
    37d0:	0f 90       	pop	r0
    37d2:	0f 90       	pop	r0
    37d4:	0f 90       	pop	r0
    37d6:	08 95       	ret

000037d8 <interpreter_doProcess>:
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
}


void interpreter_doProcess(char rx_buf[], iram_size_t rx_len)
{
    37d8:	7f 92       	push	r7
    37da:	8f 92       	push	r8
    37dc:	9f 92       	push	r9
    37de:	af 92       	push	r10
    37e0:	bf 92       	push	r11
    37e2:	cf 92       	push	r12
    37e4:	df 92       	push	r13
    37e6:	ef 92       	push	r14
    37e8:	ff 92       	push	r15
    37ea:	0f 93       	push	r16
    37ec:	1f 93       	push	r17
    37ee:	cf 93       	push	r28
    37f0:	df 93       	push	r29
    37f2:	cd b7       	in	r28, 0x3d	; 61
    37f4:	de b7       	in	r29, 0x3e	; 62
    37f6:	2c 97       	sbiw	r28, 0x0c	; 12
    37f8:	cd bf       	out	0x3d, r28	; 61
    37fa:	de bf       	out	0x3e, r29	; 62
	/* Sanity checks */
	if (!rx_buf || !rx_len) {
    37fc:	00 97       	sbiw	r24, 0x00	; 0
    37fe:	09 f4       	brne	.+2      	; 0x3802 <interpreter_doProcess+0x2a>
    3800:	55 c1       	rjmp	.+682    	; 0x3aac <interpreter_doProcess+0x2d4>
    3802:	61 15       	cp	r22, r1
    3804:	71 05       	cpc	r23, r1
    3806:	09 f4       	brne	.+2      	; 0x380a <interpreter_doProcess+0x32>
    3808:	51 c1       	rjmp	.+674    	; 0x3aac <interpreter_doProcess+0x2d4>
    380a:	6b 01       	movw	r12, r22
    380c:	8c 01       	movw	r16, r24
		return;
	}

	char* pos = memchr(rx_buf, '\r', rx_len);
    380e:	ab 01       	movw	r20, r22
    3810:	6d e0       	ldi	r22, 0x0D	; 13
    3812:	70 e0       	ldi	r23, 0x00	; 0
    3814:	0e 94 ac 68 	call	0xd158	; 0xd158 <memchr>
    3818:	5c 01       	movw	r10, r24

	/* Stash new data into static cmdLine buffer */
	if (!pos) {
    381a:	00 97       	sbiw	r24, 0x00	; 0
    381c:	f1 f4       	brne	.+60     	; 0x385a <interpreter_doProcess+0x82>
		if ((s_rx_cmdLine_idx + rx_len) > C_RX_CMDLINE_BUF_SIZE) {
    381e:	f0 90 ef 21 	lds	r15, 0x21EF	; 0x8021ef <s_rx_cmdLine_idx>
    3822:	8f 2d       	mov	r24, r15
    3824:	90 e0       	ldi	r25, 0x00	; 0
    3826:	96 01       	movw	r18, r12
    3828:	28 0f       	add	r18, r24
    382a:	39 1f       	adc	r19, r25
    382c:	21 30       	cpi	r18, 0x01	; 1
    382e:	31 40       	sbci	r19, 0x01	; 1
    3830:	48 f0       	brcs	.+18     	; 0x3844 <interpreter_doProcess+0x6c>
			/* Over sized - drop all buffered data and use this chunk as new begin */
			memcpy(s_rx_cmdLine_buf, rx_buf, rx_len);
    3832:	a6 01       	movw	r20, r12
    3834:	b8 01       	movw	r22, r16
    3836:	80 ef       	ldi	r24, 0xF0	; 240
    3838:	91 e2       	ldi	r25, 0x21	; 33
    383a:	0e 94 b9 68 	call	0xd172	; 0xd172 <memcpy>
			s_rx_cmdLine_idx = rx_len;
    383e:	c0 92 ef 21 	sts	0x21EF, r12	; 0x8021ef <s_rx_cmdLine_idx>
    3842:	34 c1       	rjmp	.+616    	; 0x3aac <interpreter_doProcess+0x2d4>

		} else {
			/* Add new chunk to buffer */
			memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, rx_len);
    3844:	a6 01       	movw	r20, r12
    3846:	b8 01       	movw	r22, r16
    3848:	80 51       	subi	r24, 0x10	; 16
    384a:	9e 4d       	sbci	r25, 0xDE	; 222
    384c:	0e 94 b9 68 	call	0xd172	; 0xd172 <memcpy>
			s_rx_cmdLine_idx += rx_len;
    3850:	6f 2d       	mov	r22, r15
    3852:	6c 0d       	add	r22, r12
    3854:	60 93 ef 21 	sts	0x21EF, r22	; 0x8021ef <s_rx_cmdLine_idx>
    3858:	29 c1       	rjmp	.+594    	; 0x3aac <interpreter_doProcess+0x2d4>
		}

	} else {
		uint8_t pos_len = (pos - rx_buf) + 1;
    385a:	80 1b       	sub	r24, r16
    385c:	91 0b       	sbc	r25, r17
    385e:	77 24       	eor	r7, r7
    3860:	73 94       	inc	r7
    3862:	78 0e       	add	r7, r24

		/* Add current chunk to the line buffer */
		memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, pos_len);
    3864:	87 2c       	mov	r8, r7
    3866:	91 2c       	mov	r9, r1
    3868:	f0 90 ef 21 	lds	r15, 0x21EF	; 0x8021ef <s_rx_cmdLine_idx>
    386c:	8f 2d       	mov	r24, r15
    386e:	90 e0       	ldi	r25, 0x00	; 0
    3870:	a4 01       	movw	r20, r8
    3872:	b8 01       	movw	r22, r16
    3874:	80 51       	subi	r24, 0x10	; 16
    3876:	9e 4d       	sbci	r25, 0xDE	; 222
    3878:	0e 94 b9 68 	call	0xd172	; 0xd172 <memcpy>
		s_rx_cmdLine_idx += pos_len;
    387c:	f7 0c       	add	r15, r7
    387e:	f0 92 ef 21 	sts	0x21EF, r15	; 0x8021ef <s_rx_cmdLine_idx>

static void executeCmdLine(char* cmdLine_buf, uint8_t cmdLine_len)
{
	/* Process command */
	{
		if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_adc, sizeof(PM_IP_CMD_adc) - 1)) {
    3882:	44 e0       	ldi	r20, 0x04	; 4
    3884:	50 e0       	ldi	r21, 0x00	; 0
    3886:	6d e9       	ldi	r22, 0x9D	; 157
    3888:	79 e2       	ldi	r23, 0x29	; 41
    388a:	80 ef       	ldi	r24, 0xF0	; 240
    388c:	91 e2       	ldi	r25, 0x21	; 33
    388e:	0e 94 9e 68 	call	0xd13c	; 0xd13c <strncmp_P>
    3892:	89 2b       	or	r24, r25
    3894:	f9 f4       	brne	.+62     	; 0x38d4 <interpreter_doProcess+0xfc>
			int val = 0;
    3896:	19 82       	std	Y+1, r1	; 0x01
    3898:	1a 82       	std	Y+2, r1	; 0x02
			sscanf_P((char*)cmdLine_buf + (sizeof(PM_IP_CMD_adc) - 1), PM_IP_CMD_1INTARG, &val);
    389a:	ce 01       	movw	r24, r28
    389c:	01 96       	adiw	r24, 0x01	; 1
    389e:	9f 93       	push	r25
    38a0:	8f 93       	push	r24
    38a2:	80 e5       	ldi	r24, 0x50	; 80
    38a4:	99 e2       	ldi	r25, 0x29	; 41
    38a6:	9f 93       	push	r25
    38a8:	8f 93       	push	r24
    38aa:	84 ef       	ldi	r24, 0xF4	; 244
    38ac:	91 e2       	ldi	r25, 0x21	; 33
    38ae:	9f 93       	push	r25
    38b0:	8f 93       	push	r24
    38b2:	0e 94 6a 69 	call	0xd2d4	; 0xd2d4 <sscanf_P>
			adc_app_enable(val);
    38b6:	81 e0       	ldi	r24, 0x01	; 1
    38b8:	29 81       	ldd	r18, Y+1	; 0x01
    38ba:	3a 81       	ldd	r19, Y+2	; 0x02
    38bc:	23 2b       	or	r18, r19
    38be:	09 f4       	brne	.+2      	; 0x38c2 <interpreter_doProcess+0xea>
    38c0:	80 e0       	ldi	r24, 0x00	; 0
    38c2:	0e 94 c7 50 	call	0xa18e	; 0xa18e <adc_app_enable>
    38c6:	0f 90       	pop	r0
    38c8:	0f 90       	pop	r0
    38ca:	0f 90       	pop	r0
    38cc:	0f 90       	pop	r0
    38ce:	0f 90       	pop	r0
    38d0:	0f 90       	pop	r0
    38d2:	bc c0       	rjmp	.+376    	; 0x3a4c <interpreter_doProcess+0x274>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dac, sizeof(PM_IP_CMD_dac) - 1)) {
    38d4:	44 e0       	ldi	r20, 0x04	; 4
    38d6:	50 e0       	ldi	r21, 0x00	; 0
    38d8:	68 e9       	ldi	r22, 0x98	; 152
    38da:	79 e2       	ldi	r23, 0x29	; 41
    38dc:	80 ef       	ldi	r24, 0xF0	; 240
    38de:	91 e2       	ldi	r25, 0x21	; 33
    38e0:	0e 94 9e 68 	call	0xd13c	; 0xd13c <strncmp_P>
    38e4:	89 2b       	or	r24, r25
    38e6:	f9 f4       	brne	.+62     	; 0x3926 <interpreter_doProcess+0x14e>
			int val = 0;
    38e8:	19 82       	std	Y+1, r1	; 0x01
    38ea:	1a 82       	std	Y+2, r1	; 0x02
			sscanf_P((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dac) - 1), PM_IP_CMD_1INTARG, &val);
    38ec:	ce 01       	movw	r24, r28
    38ee:	01 96       	adiw	r24, 0x01	; 1
    38f0:	9f 93       	push	r25
    38f2:	8f 93       	push	r24
    38f4:	80 e5       	ldi	r24, 0x50	; 80
    38f6:	99 e2       	ldi	r25, 0x29	; 41
    38f8:	9f 93       	push	r25
    38fa:	8f 93       	push	r24
    38fc:	84 ef       	ldi	r24, 0xF4	; 244
    38fe:	91 e2       	ldi	r25, 0x21	; 33
    3900:	9f 93       	push	r25
    3902:	8f 93       	push	r24
    3904:	0e 94 6a 69 	call	0xd2d4	; 0xd2d4 <sscanf_P>
			dac_app_enable(val);
    3908:	81 e0       	ldi	r24, 0x01	; 1
    390a:	29 81       	ldd	r18, Y+1	; 0x01
    390c:	3a 81       	ldd	r19, Y+2	; 0x02
    390e:	23 2b       	or	r18, r19
    3910:	09 f4       	brne	.+2      	; 0x3914 <interpreter_doProcess+0x13c>
    3912:	80 e0       	ldi	r24, 0x00	; 0
    3914:	0e 94 fe 50 	call	0xa1fc	; 0xa1fc <dac_app_enable>
    3918:	0f 90       	pop	r0
    391a:	0f 90       	pop	r0
    391c:	0f 90       	pop	r0
    391e:	0f 90       	pop	r0
    3920:	0f 90       	pop	r0
    3922:	0f 90       	pop	r0
    3924:	93 c0       	rjmp	.+294    	; 0x3a4c <interpreter_doProcess+0x274>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dds, sizeof(PM_IP_CMD_dds) - 1)) {
    3926:	44 e0       	ldi	r20, 0x04	; 4
    3928:	50 e0       	ldi	r21, 0x00	; 0
    392a:	63 e9       	ldi	r22, 0x93	; 147
    392c:	79 e2       	ldi	r23, 0x29	; 41
    392e:	80 ef       	ldi	r24, 0xF0	; 240
    3930:	91 e2       	ldi	r25, 0x21	; 33
    3932:	0e 94 9e 68 	call	0xd13c	; 0xd13c <strncmp_P>
    3936:	89 2b       	or	r24, r25
    3938:	a1 f5       	brne	.+104    	; 0x39a2 <interpreter_doProcess+0x1ca>
			long val_a = -1;
    393a:	8f ef       	ldi	r24, 0xFF	; 255
    393c:	9f ef       	ldi	r25, 0xFF	; 255
    393e:	dc 01       	movw	r26, r24
    3940:	89 87       	std	Y+9, r24	; 0x09
    3942:	9a 87       	std	Y+10, r25	; 0x0a
    3944:	ab 87       	std	Y+11, r26	; 0x0b
    3946:	bc 87       	std	Y+12, r27	; 0x0c
			long val_b = -1;
    3948:	8d 83       	std	Y+5, r24	; 0x05
    394a:	9e 83       	std	Y+6, r25	; 0x06
    394c:	af 83       	std	Y+7, r26	; 0x07
    394e:	b8 87       	std	Y+8, r27	; 0x08
			long val_c = -1;
    3950:	89 83       	std	Y+1, r24	; 0x01
    3952:	9a 83       	std	Y+2, r25	; 0x02
    3954:	ab 83       	std	Y+3, r26	; 0x03
    3956:	bc 83       	std	Y+4, r27	; 0x04
			sscanf_P((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dds) - 1), PM_IP_CMD_3LONGARG, &val_a, &val_b, &val_c);
    3958:	ce 01       	movw	r24, r28
    395a:	01 96       	adiw	r24, 0x01	; 1
    395c:	9f 93       	push	r25
    395e:	8f 93       	push	r24
    3960:	04 96       	adiw	r24, 0x04	; 4
    3962:	9f 93       	push	r25
    3964:	8f 93       	push	r24
    3966:	04 96       	adiw	r24, 0x04	; 4
    3968:	9f 93       	push	r25
    396a:	8f 93       	push	r24
    396c:	84 e4       	ldi	r24, 0x44	; 68
    396e:	99 e2       	ldi	r25, 0x29	; 41
    3970:	9f 93       	push	r25
    3972:	8f 93       	push	r24
    3974:	84 ef       	ldi	r24, 0xF4	; 244
    3976:	91 e2       	ldi	r25, 0x21	; 33
    3978:	9f 93       	push	r25
    397a:	8f 93       	push	r24
    397c:	0e 94 6a 69 	call	0xd2d4	; 0xd2d4 <sscanf_P>
			dds_update(val_a, val_b, val_c);
    3980:	e9 80       	ldd	r14, Y+1	; 0x01
    3982:	fa 80       	ldd	r15, Y+2	; 0x02
    3984:	0b 81       	ldd	r16, Y+3	; 0x03
    3986:	1c 81       	ldd	r17, Y+4	; 0x04
    3988:	2d 81       	ldd	r18, Y+5	; 0x05
    398a:	3e 81       	ldd	r19, Y+6	; 0x06
    398c:	4f 81       	ldd	r20, Y+7	; 0x07
    398e:	58 85       	ldd	r21, Y+8	; 0x08
    3990:	69 85       	ldd	r22, Y+9	; 0x09
    3992:	7a 85       	ldd	r23, Y+10	; 0x0a
    3994:	8b 85       	ldd	r24, Y+11	; 0x0b
    3996:	9c 85       	ldd	r25, Y+12	; 0x0c
    3998:	0e 94 5a 51 	call	0xa2b4	; 0xa2b4 <dds_update>
    399c:	cd bf       	out	0x3d, r28	; 61
    399e:	de bf       	out	0x3e, r29	; 62
    39a0:	55 c0       	rjmp	.+170    	; 0x3a4c <interpreter_doProcess+0x274>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_info, sizeof(PM_IP_CMD_info) - 1)) {
    39a2:	45 e0       	ldi	r20, 0x05	; 5
    39a4:	50 e0       	ldi	r21, 0x00	; 0
    39a6:	6d e8       	ldi	r22, 0x8D	; 141
    39a8:	79 e2       	ldi	r23, 0x29	; 41
    39aa:	80 ef       	ldi	r24, 0xF0	; 240
    39ac:	91 e2       	ldi	r25, 0x21	; 33
    39ae:	0e 94 9e 68 	call	0xd13c	; 0xd13c <strncmp_P>
    39b2:	89 2b       	or	r24, r25
    39b4:	f9 f4       	brne	.+62     	; 0x39f4 <interpreter_doProcess+0x21c>
			int val = 0;
    39b6:	19 82       	std	Y+1, r1	; 0x01
    39b8:	1a 82       	std	Y+2, r1	; 0x02
			sscanf_P((char*)cmdLine_buf + (sizeof(PM_IP_CMD_info) - 1), PM_IP_CMD_1INTARG, &val);
    39ba:	ce 01       	movw	r24, r28
    39bc:	01 96       	adiw	r24, 0x01	; 1
    39be:	9f 93       	push	r25
    39c0:	8f 93       	push	r24
    39c2:	80 e5       	ldi	r24, 0x50	; 80
    39c4:	99 e2       	ldi	r25, 0x29	; 41
    39c6:	9f 93       	push	r25
    39c8:	8f 93       	push	r24
    39ca:	85 ef       	ldi	r24, 0xF5	; 245
    39cc:	91 e2       	ldi	r25, 0x21	; 33
    39ce:	9f 93       	push	r25
    39d0:	8f 93       	push	r24
    39d2:	0e 94 6a 69 	call	0xd2d4	; 0xd2d4 <sscanf_P>
			printStatusLines_enable(val);
    39d6:	81 e0       	ldi	r24, 0x01	; 1
    39d8:	29 81       	ldd	r18, Y+1	; 0x01
    39da:	3a 81       	ldd	r19, Y+2	; 0x02
    39dc:	23 2b       	or	r18, r19
    39de:	09 f4       	brne	.+2      	; 0x39e2 <interpreter_doProcess+0x20a>
    39e0:	80 e0       	ldi	r24, 0x00	; 0
    39e2:	0e 94 a1 51 	call	0xa342	; 0xa342 <printStatusLines_enable>
    39e6:	0f 90       	pop	r0
    39e8:	0f 90       	pop	r0
    39ea:	0f 90       	pop	r0
    39ec:	0f 90       	pop	r0
    39ee:	0f 90       	pop	r0
    39f0:	0f 90       	pop	r0
    39f2:	2c c0       	rjmp	.+88     	; 0x3a4c <interpreter_doProcess+0x274>

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_help, sizeof(PM_IP_CMD_help) - 1)) {
    39f4:	44 e0       	ldi	r20, 0x04	; 4
    39f6:	50 e0       	ldi	r21, 0x00	; 0
    39f8:	68 e8       	ldi	r22, 0x88	; 136
    39fa:	79 e2       	ldi	r23, 0x29	; 41
    39fc:	80 ef       	ldi	r24, 0xF0	; 240
    39fe:	91 e2       	ldi	r25, 0x21	; 33
    3a00:	0e 94 86 68 	call	0xd10c	; 0xd10c <strncasecmp_P>
    3a04:	89 2b       	or	r24, r25
			printHelp();
    3a06:	11 f4       	brne	.+4      	; 0x3a0c <interpreter_doProcess+0x234>
    3a08:	ff dd       	rcall	.-1026   	; 0x3608 <printHelp>

		} else {
			int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_UNKNOWN_01);
    3a0a:	20 c0       	rjmp	.+64     	; 0x3a4c <interpreter_doProcess+0x274>
    3a0c:	83 e5       	ldi	r24, 0x53	; 83
    3a0e:	99 e2       	ldi	r25, 0x29	; 41
    3a10:	9f 93       	push	r25
    3a12:	8f 93       	push	r24
    3a14:	1f 92       	push	r1
    3a16:	80 e4       	ldi	r24, 0x40	; 64
    3a18:	8f 93       	push	r24
    3a1a:	8b e2       	ldi	r24, 0x2B	; 43
    3a1c:	95 e2       	ldi	r25, 0x25	; 37
    3a1e:	9f 93       	push	r25
    3a20:	8f 93       	push	r24
    3a22:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3a26:	81 34       	cpi	r24, 0x41	; 65
    3a28:	91 05       	cpc	r25, r1
    3a2a:	10 f0       	brcs	.+4      	; 0x3a30 <interpreter_doProcess+0x258>
    3a2c:	80 e4       	ldi	r24, 0x40	; 64
    3a2e:	90 e0       	ldi	r25, 0x00	; 0
    3a30:	40 e0       	ldi	r20, 0x00	; 0
    3a32:	68 2f       	mov	r22, r24
    3a34:	8b e2       	ldi	r24, 0x2B	; 43

			twi2_set_beep(100, 10);  // Bad sound
    3a36:	95 e2       	ldi	r25, 0x25	; 37
    3a38:	ad dd       	rcall	.-1190   	; 0x3594 <udi_write_tx_buf>
    3a3a:	6a e0       	ldi	r22, 0x0A	; 10
    3a3c:	84 e6       	ldi	r24, 0x64	; 100
    3a3e:	31 d3       	rcall	.+1634   	; 0x40a2 <twi2_set_beep>
    3a40:	0f 90       	pop	r0
    3a42:	0f 90       	pop	r0
    3a44:	0f 90       	pop	r0
    3a46:	0f 90       	pop	r0
		}
	}

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_IP_CMD_CmdLine);
    3a48:	0f 90       	pop	r0
    3a4a:	0f 90       	pop	r0
    3a4c:	82 ea       	ldi	r24, 0xA2	; 162
    3a4e:	99 e2       	ldi	r25, 0x29	; 41
    3a50:	9f 93       	push	r25
    3a52:	8f 93       	push	r24
    3a54:	1f 92       	push	r1
    3a56:	80 e4       	ldi	r24, 0x40	; 64
    3a58:	8f 93       	push	r24
    3a5a:	8b e2       	ldi	r24, 0x2B	; 43
    3a5c:	95 e2       	ldi	r25, 0x25	; 37
    3a5e:	9f 93       	push	r25
    3a60:	8f 93       	push	r24
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    3a62:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
    3a66:	81 34       	cpi	r24, 0x41	; 65
    3a68:	91 05       	cpc	r25, r1
    3a6a:	10 f0       	brcs	.+4      	; 0x3a70 <interpreter_doProcess+0x298>
    3a6c:	80 e4       	ldi	r24, 0x40	; 64
    3a6e:	90 e0       	ldi	r25, 0x00	; 0
    3a70:	40 e0       	ldi	r20, 0x00	; 0
    3a72:	68 2f       	mov	r22, r24
    3a74:	8b e2       	ldi	r24, 0x2B	; 43
		memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, pos_len);
		s_rx_cmdLine_idx += pos_len;

		/* Feed interpreter with line data */
		executeCmdLine(s_rx_cmdLine_buf, s_rx_cmdLine_idx);
		s_rx_cmdLine_idx = 0;
    3a76:	95 e2       	ldi	r25, 0x25	; 37
    3a78:	8d dd       	rcall	.-1254   	; 0x3594 <udi_write_tx_buf>

		/* Attach trailing data to the buffer */
		if (rx_len > pos_len) {
    3a7a:	10 92 ef 21 	sts	0x21EF, r1	; 0x8021ef <s_rx_cmdLine_idx>
    3a7e:	0f 90       	pop	r0
    3a80:	0f 90       	pop	r0
    3a82:	0f 90       	pop	r0
    3a84:	0f 90       	pop	r0
    3a86:	0f 90       	pop	r0
    3a88:	0f 90       	pop	r0
    3a8a:	8c 14       	cp	r8, r12
			memcpy(s_rx_cmdLine_buf, pos + 1, rx_len - pos_len);
    3a8c:	9d 04       	cpc	r9, r13
    3a8e:	70 f4       	brcc	.+28     	; 0x3aac <interpreter_doProcess+0x2d4>
    3a90:	a6 01       	movw	r20, r12
    3a92:	48 19       	sub	r20, r8
    3a94:	59 09       	sbc	r21, r9
    3a96:	b5 01       	movw	r22, r10
    3a98:	6f 5f       	subi	r22, 0xFF	; 255
    3a9a:	7f 4f       	sbci	r23, 0xFF	; 255
    3a9c:	80 ef       	ldi	r24, 0xF0	; 240
    3a9e:	91 e2       	ldi	r25, 0x21	; 33
			s_rx_cmdLine_idx = rx_len - pos_len;
    3aa0:	0e 94 b9 68 	call	0xd172	; 0xd172 <memcpy>
    3aa4:	6c 2d       	mov	r22, r12
    3aa6:	67 19       	sub	r22, r7
		}
	}
}
    3aa8:	60 93 ef 21 	sts	0x21EF, r22	; 0x8021ef <s_rx_cmdLine_idx>
    3aac:	2c 96       	adiw	r28, 0x0c	; 12
    3aae:	cd bf       	out	0x3d, r28	; 61
    3ab0:	de bf       	out	0x3e, r29	; 62
    3ab2:	df 91       	pop	r29
    3ab4:	cf 91       	pop	r28
    3ab6:	1f 91       	pop	r17
    3ab8:	0f 91       	pop	r16
    3aba:	ff 90       	pop	r15
    3abc:	ef 90       	pop	r14
    3abe:	df 90       	pop	r13
    3ac0:	cf 90       	pop	r12
    3ac2:	bf 90       	pop	r11
    3ac4:	af 90       	pop	r10
    3ac6:	9f 90       	pop	r9
    3ac8:	8f 90       	pop	r8
    3aca:	7f 90       	pop	r7
    3acc:	08 95       	ret

00003ace <__portable_avr_delay_cycles>:
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_CONTRAST;
	twi2_m_data[0] = bias;
	twi2_packet.length = 1;
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}
    3ace:	04 c0       	rjmp	.+8      	; 0x3ad8 <__portable_avr_delay_cycles+0xa>
    3ad0:	61 50       	subi	r22, 0x01	; 1
    3ad2:	71 09       	sbc	r23, r1
    3ad4:	81 09       	sbc	r24, r1
    3ad6:	91 09       	sbc	r25, r1
    3ad8:	61 15       	cp	r22, r1
    3ada:	71 05       	cpc	r23, r1
    3adc:	81 05       	cpc	r24, r1
    3ade:	91 05       	cpc	r25, r1
    3ae0:	b9 f7       	brne	.-18     	; 0x3ad0 <__portable_avr_delay_cycles+0x2>
    3ae2:	08 95       	ret

00003ae4 <isr_twi1_baro>:
    3ae4:	cf 93       	push	r28
    3ae6:	df 93       	push	r29
    3ae8:	1f 92       	push	r1
    3aea:	cd b7       	in	r28, 0x3d	; 61
    3aec:	de b7       	in	r29, 0x3e	; 62
    3aee:	44 23       	and	r20, r20
    3af0:	41 f0       	breq	.+16     	; 0x3b02 <isr_twi1_baro+0x1e>
    3af2:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <s_step.7587>
    3af6:	84 36       	cpi	r24, 0x64	; 100
    3af8:	08 f4       	brcc	.+2      	; 0x3afc <isr_twi1_baro+0x18>
    3afa:	bb c0       	rjmp	.+374    	; 0x3c72 <isr_twi1_baro+0x18e>
    3afc:	10 92 07 20 	sts	0x2007, r1	; 0x802007 <s_step.7587>
    3b00:	09 c0       	rjmp	.+18     	; 0x3b14 <isr_twi1_baro+0x30>
    3b02:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <s_step.7587>
    3b06:	85 31       	cpi	r24, 0x15	; 21
    3b08:	09 f1       	breq	.+66     	; 0x3b4c <isr_twi1_baro+0x68>
    3b0a:	8b 32       	cpi	r24, 0x2B	; 43
    3b0c:	09 f4       	brne	.+2      	; 0x3b10 <isr_twi1_baro+0x2c>
    3b0e:	59 c0       	rjmp	.+178    	; 0x3bc2 <isr_twi1_baro+0xde>
    3b10:	81 11       	cpse	r24, r1
    3b12:	a9 c0       	rjmp	.+338    	; 0x3c66 <isr_twi1_baro+0x182>
    3b14:	e8 e2       	ldi	r30, 0x28	; 40
    3b16:	f0 e2       	ldi	r31, 0x20	; 32
    3b18:	86 e7       	ldi	r24, 0x76	; 118
    3b1a:	80 83       	st	Z, r24
    3b1c:	88 e4       	ldi	r24, 0x48	; 72
    3b1e:	81 83       	std	Z+1, r24	; 0x01
    3b20:	81 e0       	ldi	r24, 0x01	; 1
    3b22:	90 e0       	ldi	r25, 0x00	; 0
    3b24:	84 83       	std	Z+4, r24	; 0x04
    3b26:	95 83       	std	Z+5, r25	; 0x05
    3b28:	10 86       	std	Z+8, r1	; 0x08
    3b2a:	11 86       	std	Z+9, r1	; 0x09
    3b2c:	40 e0       	ldi	r20, 0x00	; 0
    3b2e:	bf 01       	movw	r22, r30
    3b30:	80 ea       	ldi	r24, 0xA0	; 160
    3b32:	94 e0       	ldi	r25, 0x04	; 4
    3b34:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    3b38:	81 11       	cpse	r24, r1
    3b3a:	04 c0       	rjmp	.+8      	; 0x3b44 <isr_twi1_baro+0x60>
    3b3c:	81 e0       	ldi	r24, 0x01	; 1
    3b3e:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7587>
    3b42:	a0 c0       	rjmp	.+320    	; 0x3c84 <isr_twi1_baro+0x1a0>
    3b44:	88 ec       	ldi	r24, 0xC8	; 200
    3b46:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7587>
    3b4a:	9c c0       	rjmp	.+312    	; 0x3c84 <isr_twi1_baro+0x1a0>
    3b4c:	e8 e2       	ldi	r30, 0x28	; 40
    3b4e:	f0 e2       	ldi	r31, 0x20	; 32
    3b50:	11 82       	std	Z+1, r1	; 0x01
    3b52:	83 e0       	ldi	r24, 0x03	; 3
    3b54:	90 e0       	ldi	r25, 0x00	; 0
    3b56:	80 87       	std	Z+8, r24	; 0x08
    3b58:	91 87       	std	Z+9, r25	; 0x09
    3b5a:	41 e0       	ldi	r20, 0x01	; 1
    3b5c:	bf 01       	movw	r22, r30
    3b5e:	80 ea       	ldi	r24, 0xA0	; 160
    3b60:	94 e0       	ldi	r25, 0x04	; 4
    3b62:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    3b66:	81 11       	cpse	r24, r1
    3b68:	28 c0       	rjmp	.+80     	; 0x3bba <isr_twi1_baro+0xd6>
    3b6a:	e3 e2       	ldi	r30, 0x23	; 35
    3b6c:	f5 e2       	ldi	r31, 0x25	; 37
    3b6e:	20 81       	ld	r18, Z
    3b70:	81 81       	ldd	r24, Z+1	; 0x01
    3b72:	90 e0       	ldi	r25, 0x00	; 0
    3b74:	a0 e0       	ldi	r26, 0x00	; 0
    3b76:	b0 e0       	ldi	r27, 0x00	; 0
    3b78:	ba 2f       	mov	r27, r26
    3b7a:	a9 2f       	mov	r26, r25
    3b7c:	98 2f       	mov	r25, r24
    3b7e:	88 27       	eor	r24, r24
    3b80:	a2 2b       	or	r26, r18
    3b82:	22 81       	ldd	r18, Z+2	; 0x02
    3b84:	82 2b       	or	r24, r18
    3b86:	80 93 16 23 	sts	0x2316, r24	; 0x802316 <s_twi1_baro_d1.7588>
    3b8a:	90 93 17 23 	sts	0x2317, r25	; 0x802317 <s_twi1_baro_d1.7588+0x1>
    3b8e:	a0 93 18 23 	sts	0x2318, r26	; 0x802318 <s_twi1_baro_d1.7588+0x2>
    3b92:	b0 93 19 23 	sts	0x2319, r27	; 0x802319 <s_twi1_baro_d1.7588+0x3>
    3b96:	e8 e2       	ldi	r30, 0x28	; 40
    3b98:	f0 e2       	ldi	r31, 0x20	; 32
    3b9a:	88 e5       	ldi	r24, 0x58	; 88
    3b9c:	81 83       	std	Z+1, r24	; 0x01
    3b9e:	10 86       	std	Z+8, r1	; 0x08
    3ba0:	11 86       	std	Z+9, r1	; 0x09
    3ba2:	40 e0       	ldi	r20, 0x00	; 0
    3ba4:	bf 01       	movw	r22, r30
    3ba6:	80 ea       	ldi	r24, 0xA0	; 160
    3ba8:	94 e0       	ldi	r25, 0x04	; 4
    3baa:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    3bae:	81 11       	cpse	r24, r1
    3bb0:	04 c0       	rjmp	.+8      	; 0x3bba <isr_twi1_baro+0xd6>
    3bb2:	86 e1       	ldi	r24, 0x16	; 22
    3bb4:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7587>
    3bb8:	65 c0       	rjmp	.+202    	; 0x3c84 <isr_twi1_baro+0x1a0>
    3bba:	83 ed       	ldi	r24, 0xD3	; 211
    3bbc:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7587>
    3bc0:	61 c0       	rjmp	.+194    	; 0x3c84 <isr_twi1_baro+0x1a0>
    3bc2:	e8 e2       	ldi	r30, 0x28	; 40
    3bc4:	f0 e2       	ldi	r31, 0x20	; 32
    3bc6:	11 82       	std	Z+1, r1	; 0x01
    3bc8:	83 e0       	ldi	r24, 0x03	; 3
    3bca:	90 e0       	ldi	r25, 0x00	; 0
    3bcc:	80 87       	std	Z+8, r24	; 0x08
    3bce:	91 87       	std	Z+9, r25	; 0x09
    3bd0:	41 e0       	ldi	r20, 0x01	; 1
    3bd2:	bf 01       	movw	r22, r30
    3bd4:	80 ea       	ldi	r24, 0xA0	; 160
    3bd6:	94 e0       	ldi	r25, 0x04	; 4
    3bd8:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    3bdc:	81 11       	cpse	r24, r1
    3bde:	3f c0       	rjmp	.+126    	; 0x3c5e <isr_twi1_baro+0x17a>
    3be0:	e3 e2       	ldi	r30, 0x23	; 35
    3be2:	f5 e2       	ldi	r31, 0x25	; 37
    3be4:	20 81       	ld	r18, Z
    3be6:	81 81       	ldd	r24, Z+1	; 0x01
    3be8:	90 e0       	ldi	r25, 0x00	; 0
    3bea:	a0 e0       	ldi	r26, 0x00	; 0
    3bec:	b0 e0       	ldi	r27, 0x00	; 0
    3bee:	ba 2f       	mov	r27, r26
    3bf0:	a9 2f       	mov	r26, r25
    3bf2:	98 2f       	mov	r25, r24
    3bf4:	88 27       	eor	r24, r24
    3bf6:	a2 2b       	or	r26, r18
    3bf8:	22 81       	ldd	r18, Z+2	; 0x02
    3bfa:	82 2b       	or	r24, r18
    3bfc:	80 93 12 23 	sts	0x2312, r24	; 0x802312 <s_twi1_baro_d2.7589>
    3c00:	90 93 13 23 	sts	0x2313, r25	; 0x802313 <s_twi1_baro_d2.7589+0x1>
    3c04:	a0 93 14 23 	sts	0x2314, r26	; 0x802314 <s_twi1_baro_d2.7589+0x2>
    3c08:	b0 93 15 23 	sts	0x2315, r27	; 0x802315 <s_twi1_baro_d2.7589+0x3>
    3c0c:	8f b7       	in	r24, 0x3f	; 63
    3c0e:	89 83       	std	Y+1, r24	; 0x01
    3c10:	f8 94       	cli
    3c12:	89 81       	ldd	r24, Y+1	; 0x01
    3c14:	40 91 16 23 	lds	r20, 0x2316	; 0x802316 <s_twi1_baro_d1.7588>
    3c18:	50 91 17 23 	lds	r21, 0x2317	; 0x802317 <s_twi1_baro_d1.7588+0x1>
    3c1c:	60 91 18 23 	lds	r22, 0x2318	; 0x802318 <s_twi1_baro_d1.7588+0x2>
    3c20:	70 91 19 23 	lds	r23, 0x2319	; 0x802319 <s_twi1_baro_d1.7588+0x3>
    3c24:	40 93 f9 25 	sts	0x25F9, r20	; 0x8025f9 <g_twi1_baro_d1>
    3c28:	50 93 fa 25 	sts	0x25FA, r21	; 0x8025fa <g_twi1_baro_d1+0x1>
    3c2c:	60 93 fb 25 	sts	0x25FB, r22	; 0x8025fb <g_twi1_baro_d1+0x2>
    3c30:	70 93 fc 25 	sts	0x25FC, r23	; 0x8025fc <g_twi1_baro_d1+0x3>
    3c34:	40 91 12 23 	lds	r20, 0x2312	; 0x802312 <s_twi1_baro_d2.7589>
    3c38:	50 91 13 23 	lds	r21, 0x2313	; 0x802313 <s_twi1_baro_d2.7589+0x1>
    3c3c:	60 91 14 23 	lds	r22, 0x2314	; 0x802314 <s_twi1_baro_d2.7589+0x2>
    3c40:	70 91 15 23 	lds	r23, 0x2315	; 0x802315 <s_twi1_baro_d2.7589+0x3>
    3c44:	40 93 f5 25 	sts	0x25F5, r20	; 0x8025f5 <g_twi1_baro_d2>
    3c48:	50 93 f6 25 	sts	0x25F6, r21	; 0x8025f6 <g_twi1_baro_d2+0x1>
    3c4c:	60 93 f7 25 	sts	0x25F7, r22	; 0x8025f7 <g_twi1_baro_d2+0x2>
    3c50:	70 93 f8 25 	sts	0x25F8, r23	; 0x8025f8 <g_twi1_baro_d2+0x3>
    3c54:	8f bf       	out	0x3f, r24	; 63
    3c56:	8b e7       	ldi	r24, 0x7B	; 123
    3c58:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7587>
    3c5c:	13 c0       	rjmp	.+38     	; 0x3c84 <isr_twi1_baro+0x1a0>
    3c5e:	8f ed       	ldi	r24, 0xDF	; 223
    3c60:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7587>
    3c64:	0f c0       	rjmp	.+30     	; 0x3c84 <isr_twi1_baro+0x1a0>
    3c66:	84 36       	cpi	r24, 0x64	; 100
    3c68:	68 f4       	brcc	.+26     	; 0x3c84 <isr_twi1_baro+0x1a0>
    3c6a:	8f 5f       	subi	r24, 0xFF	; 255
    3c6c:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_step.7587>
    3c70:	09 c0       	rjmp	.+18     	; 0x3c84 <isr_twi1_baro+0x1a0>
    3c72:	85 31       	cpi	r24, 0x15	; 21
    3c74:	09 f4       	brne	.+2      	; 0x3c78 <isr_twi1_baro+0x194>
    3c76:	6a cf       	rjmp	.-300    	; 0x3b4c <isr_twi1_baro+0x68>
    3c78:	8b 32       	cpi	r24, 0x2B	; 43
    3c7a:	09 f4       	brne	.+2      	; 0x3c7e <isr_twi1_baro+0x19a>
    3c7c:	a2 cf       	rjmp	.-188    	; 0x3bc2 <isr_twi1_baro+0xde>
    3c7e:	81 11       	cpse	r24, r1
    3c80:	f4 cf       	rjmp	.-24     	; 0x3c6a <isr_twi1_baro+0x186>
    3c82:	48 cf       	rjmp	.-368    	; 0x3b14 <isr_twi1_baro+0x30>
    3c84:	0f 90       	pop	r0
    3c86:	df 91       	pop	r29
    3c88:	cf 91       	pop	r28
    3c8a:	08 95       	ret

00003c8c <twi2_waitUntilReady>:
    3c8c:	cf 92       	push	r12
    3c8e:	df 92       	push	r13
    3c90:	ef 92       	push	r14
    3c92:	ff 92       	push	r15
    3c94:	0f 93       	push	r16
    3c96:	1f 93       	push	r17
    3c98:	cf 93       	push	r28
    3c9a:	e4 e1       	ldi	r30, 0x14	; 20
    3c9c:	f0 e2       	ldi	r31, 0x20	; 32
    3c9e:	83 e0       	ldi	r24, 0x03	; 3
    3ca0:	81 83       	std	Z+1, r24	; 0x01
    3ca2:	81 e0       	ldi	r24, 0x01	; 1
    3ca4:	90 e0       	ldi	r25, 0x00	; 0
    3ca6:	84 83       	std	Z+4, r24	; 0x04
    3ca8:	95 83       	std	Z+5, r25	; 0x05
    3caa:	8f 01       	movw	r16, r30
    3cac:	cc 24       	eor	r12, r12
    3cae:	c3 94       	inc	r12
    3cb0:	d1 2c       	mov	r13, r1
    3cb2:	0f 2e       	mov	r0, r31
    3cb4:	fb e1       	ldi	r31, 0x1B	; 27
    3cb6:	ef 2e       	mov	r14, r31
    3cb8:	f5 e2       	ldi	r31, 0x25	; 37
    3cba:	ff 2e       	mov	r15, r31
    3cbc:	f0 2d       	mov	r31, r0
    3cbe:	f8 01       	movw	r30, r16
    3cc0:	c0 86       	std	Z+8, r12	; 0x08
    3cc2:	d1 86       	std	Z+9, r13	; 0x09
    3cc4:	41 e0       	ldi	r20, 0x01	; 1
    3cc6:	b8 01       	movw	r22, r16
    3cc8:	80 e8       	ldi	r24, 0x80	; 128
    3cca:	94 e0       	ldi	r25, 0x04	; 4
    3ccc:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    3cd0:	f7 01       	movw	r30, r14
    3cd2:	c0 81       	ld	r28, Z
    3cd4:	9c 2f       	mov	r25, r28
    3cd6:	90 78       	andi	r25, 0x80	; 128
    3cd8:	81 11       	cpse	r24, r1
    3cda:	0d c0       	rjmp	.+26     	; 0x3cf6 <twi2_waitUntilReady+0x6a>
    3cdc:	91 f0       	breq	.+36     	; 0x3d02 <twi2_waitUntilReady+0x76>
    3cde:	8c 2f       	mov	r24, r28
    3ce0:	81 78       	andi	r24, 0x81	; 129
    3ce2:	81 38       	cpi	r24, 0x81	; 129
    3ce4:	29 f4       	brne	.+10     	; 0x3cf0 <twi2_waitUntilReady+0x64>
    3ce6:	65 ef       	ldi	r22, 0xF5	; 245
    3ce8:	71 e0       	ldi	r23, 0x01	; 1
    3cea:	80 e0       	ldi	r24, 0x00	; 0
    3cec:	90 e0       	ldi	r25, 0x00	; 0
    3cee:	ef de       	rcall	.-546    	; 0x3ace <__portable_avr_delay_cycles>
    3cf0:	c0 fd       	sbrc	r28, 0
    3cf2:	e5 cf       	rjmp	.-54     	; 0x3cbe <twi2_waitUntilReady+0x32>
    3cf4:	0c c0       	rjmp	.+24     	; 0x3d0e <twi2_waitUntilReady+0x82>
    3cf6:	65 e0       	ldi	r22, 0x05	; 5
    3cf8:	70 e0       	ldi	r23, 0x00	; 0
    3cfa:	80 e0       	ldi	r24, 0x00	; 0
    3cfc:	90 e0       	ldi	r25, 0x00	; 0
    3cfe:	e7 de       	rcall	.-562    	; 0x3ace <__portable_avr_delay_cycles>
    3d00:	de cf       	rjmp	.-68     	; 0x3cbe <twi2_waitUntilReady+0x32>
    3d02:	65 e0       	ldi	r22, 0x05	; 5
    3d04:	70 e0       	ldi	r23, 0x00	; 0
    3d06:	80 e0       	ldi	r24, 0x00	; 0
    3d08:	90 e0       	ldi	r25, 0x00	; 0
    3d0a:	e1 de       	rcall	.-574    	; 0x3ace <__portable_avr_delay_cycles>
    3d0c:	d8 cf       	rjmp	.-80     	; 0x3cbe <twi2_waitUntilReady+0x32>
    3d0e:	cf 91       	pop	r28
    3d10:	1f 91       	pop	r17
    3d12:	0f 91       	pop	r16
    3d14:	ff 90       	pop	r15
    3d16:	ef 90       	pop	r14
    3d18:	df 90       	pop	r13
    3d1a:	cf 90       	pop	r12
    3d1c:	08 95       	ret

00003d1e <task_twi2_lcd_pos_xy>:
    3d1e:	cf 93       	push	r28
    3d20:	df 93       	push	r29
    3d22:	d8 2f       	mov	r29, r24
    3d24:	c6 2f       	mov	r28, r22
    3d26:	b2 df       	rcall	.-156    	; 0x3c8c <twi2_waitUntilReady>
    3d28:	e4 e1       	ldi	r30, 0x14	; 20
    3d2a:	f0 e2       	ldi	r31, 0x20	; 32
    3d2c:	80 e2       	ldi	r24, 0x20	; 32
    3d2e:	81 83       	std	Z+1, r24	; 0x01
    3d30:	ab e1       	ldi	r26, 0x1B	; 27
    3d32:	b5 e2       	ldi	r27, 0x25	; 37
    3d34:	dc 93       	st	X, r29
    3d36:	11 96       	adiw	r26, 0x01	; 1
    3d38:	cc 93       	st	X, r28
    3d3a:	82 e0       	ldi	r24, 0x02	; 2
    3d3c:	90 e0       	ldi	r25, 0x00	; 0
    3d3e:	80 87       	std	Z+8, r24	; 0x08
    3d40:	91 87       	std	Z+9, r25	; 0x09
    3d42:	40 e0       	ldi	r20, 0x00	; 0
    3d44:	bf 01       	movw	r22, r30
    3d46:	80 e8       	ldi	r24, 0x80	; 128
    3d48:	94 e0       	ldi	r25, 0x04	; 4
    3d4a:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    3d4e:	65 e0       	ldi	r22, 0x05	; 5
    3d50:	70 e0       	ldi	r23, 0x00	; 0
    3d52:	80 e0       	ldi	r24, 0x00	; 0
    3d54:	90 e0       	ldi	r25, 0x00	; 0
    3d56:	bb de       	rcall	.-650    	; 0x3ace <__portable_avr_delay_cycles>
    3d58:	df 91       	pop	r29
    3d5a:	cf 91       	pop	r28
    3d5c:	08 95       	ret

00003d5e <task_twi2_lcd_str>:
    3d5e:	9f 92       	push	r9
    3d60:	af 92       	push	r10
    3d62:	bf 92       	push	r11
    3d64:	cf 92       	push	r12
    3d66:	df 92       	push	r13
    3d68:	ef 92       	push	r14
    3d6a:	ff 92       	push	r15
    3d6c:	0f 93       	push	r16
    3d6e:	1f 93       	push	r17
    3d70:	cf 93       	push	r28
    3d72:	df 93       	push	r29
    3d74:	b8 2e       	mov	r11, r24
    3d76:	a6 2e       	mov	r10, r22
    3d78:	ea 01       	movw	r28, r20
    3d7a:	fa 01       	movw	r30, r20
    3d7c:	01 90       	ld	r0, Z+
    3d7e:	00 20       	and	r0, r0
    3d80:	e9 f7       	brne	.-6      	; 0x3d7c <task_twi2_lcd_str+0x1e>
    3d82:	31 97       	sbiw	r30, 0x01	; 1
    3d84:	ce 2e       	mov	r12, r30
    3d86:	c4 1a       	sub	r12, r20
    3d88:	09 f4       	brne	.+2      	; 0x3d8c <task_twi2_lcd_str+0x2e>
    3d8a:	43 c0       	rjmp	.+134    	; 0x3e12 <task_twi2_lcd_str+0xb4>
    3d8c:	04 e1       	ldi	r16, 0x14	; 20
    3d8e:	10 e2       	ldi	r17, 0x20	; 32
    3d90:	0f 2e       	mov	r0, r31
    3d92:	f0 e3       	ldi	r31, 0x30	; 48
    3d94:	9f 2e       	mov	r9, r31
    3d96:	f0 2d       	mov	r31, r0
    3d98:	0f 2e       	mov	r0, r31
    3d9a:	fb e1       	ldi	r31, 0x1B	; 27
    3d9c:	ef 2e       	mov	r14, r31
    3d9e:	f5 e2       	ldi	r31, 0x25	; 37
    3da0:	ff 2e       	mov	r15, r31
    3da2:	f0 2d       	mov	r31, r0
    3da4:	dc 2c       	mov	r13, r12
    3da6:	e6 e0       	ldi	r30, 0x06	; 6
    3da8:	ec 15       	cp	r30, r12
    3daa:	20 f4       	brcc	.+8      	; 0x3db4 <task_twi2_lcd_str+0x56>
    3dac:	0f 2e       	mov	r0, r31
    3dae:	f6 e0       	ldi	r31, 0x06	; 6
    3db0:	df 2e       	mov	r13, r31
    3db2:	f0 2d       	mov	r31, r0
    3db4:	6a 2d       	mov	r22, r10
    3db6:	8b 2d       	mov	r24, r11
    3db8:	b2 df       	rcall	.-156    	; 0x3d1e <task_twi2_lcd_pos_xy>
    3dba:	68 df       	rcall	.-304    	; 0x3c8c <twi2_waitUntilReady>
    3dbc:	f8 01       	movw	r30, r16
    3dbe:	91 82       	std	Z+1, r9	; 0x01
    3dc0:	f7 01       	movw	r30, r14
    3dc2:	d0 82       	st	Z, r13
    3dc4:	dd 20       	and	r13, r13
    3dc6:	69 f0       	breq	.+26     	; 0x3de2 <task_twi2_lcd_str+0x84>
    3dc8:	81 e0       	ldi	r24, 0x01	; 1
    3dca:	21 96       	adiw	r28, 0x01	; 1
    3dcc:	e8 2f       	mov	r30, r24
    3dce:	f0 e0       	ldi	r31, 0x00	; 0
    3dd0:	e5 5e       	subi	r30, 0xE5	; 229
    3dd2:	fa 4d       	sbci	r31, 0xDA	; 218
    3dd4:	de 01       	movw	r26, r28
    3dd6:	11 97       	sbiw	r26, 0x01	; 1
    3dd8:	9c 91       	ld	r25, X
    3dda:	90 83       	st	Z, r25
    3ddc:	8f 5f       	subi	r24, 0xFF	; 255
    3dde:	d8 16       	cp	r13, r24
    3de0:	a0 f7       	brcc	.-24     	; 0x3dca <task_twi2_lcd_str+0x6c>
    3de2:	8d 2d       	mov	r24, r13
    3de4:	90 e0       	ldi	r25, 0x00	; 0
    3de6:	01 96       	adiw	r24, 0x01	; 1
    3de8:	f8 01       	movw	r30, r16
    3dea:	80 87       	std	Z+8, r24	; 0x08
    3dec:	91 87       	std	Z+9, r25	; 0x09
    3dee:	40 e0       	ldi	r20, 0x00	; 0
    3df0:	b8 01       	movw	r22, r16
    3df2:	80 e8       	ldi	r24, 0x80	; 128
    3df4:	94 e0       	ldi	r25, 0x04	; 4
    3df6:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    3dfa:	65 e0       	ldi	r22, 0x05	; 5
    3dfc:	70 e0       	ldi	r23, 0x00	; 0
    3dfe:	80 e0       	ldi	r24, 0x00	; 0
    3e00:	90 e0       	ldi	r25, 0x00	; 0
    3e02:	65 de       	rcall	.-822    	; 0x3ace <__portable_avr_delay_cycles>
    3e04:	8d 2d       	mov	r24, r13
    3e06:	88 0f       	add	r24, r24
    3e08:	8d 0d       	add	r24, r13
    3e0a:	88 0f       	add	r24, r24
    3e0c:	b8 0e       	add	r11, r24
    3e0e:	cd 18       	sub	r12, r13
    3e10:	49 f6       	brne	.-110    	; 0x3da4 <task_twi2_lcd_str+0x46>
    3e12:	df 91       	pop	r29
    3e14:	cf 91       	pop	r28
    3e16:	1f 91       	pop	r17
    3e18:	0f 91       	pop	r16
    3e1a:	ff 90       	pop	r15
    3e1c:	ef 90       	pop	r14
    3e1e:	df 90       	pop	r13
    3e20:	cf 90       	pop	r12
    3e22:	bf 90       	pop	r11
    3e24:	af 90       	pop	r10
    3e26:	9f 90       	pop	r9
    3e28:	08 95       	ret

00003e2a <task_twi2_lcd_rect>:
    3e2a:	ef 92       	push	r14
    3e2c:	0f 93       	push	r16
    3e2e:	cf 93       	push	r28
    3e30:	df 93       	push	r29
    3e32:	d4 2f       	mov	r29, r20
    3e34:	c2 2f       	mov	r28, r18
    3e36:	73 df       	rcall	.-282    	; 0x3d1e <task_twi2_lcd_pos_xy>
    3e38:	29 df       	rcall	.-430    	; 0x3c8c <twi2_waitUntilReady>
    3e3a:	01 11       	cpse	r16, r1
    3e3c:	02 c0       	rjmp	.+4      	; 0x3e42 <task_twi2_lcd_rect+0x18>
    3e3e:	84 e3       	ldi	r24, 0x34	; 52
    3e40:	01 c0       	rjmp	.+2      	; 0x3e44 <task_twi2_lcd_rect+0x1a>
    3e42:	86 e3       	ldi	r24, 0x36	; 54
    3e44:	a4 e1       	ldi	r26, 0x14	; 20
    3e46:	b0 e2       	ldi	r27, 0x20	; 32
    3e48:	11 96       	adiw	r26, 0x01	; 1
    3e4a:	8c 93       	st	X, r24
    3e4c:	11 97       	sbiw	r26, 0x01	; 1
    3e4e:	eb e1       	ldi	r30, 0x1B	; 27
    3e50:	f5 e2       	ldi	r31, 0x25	; 37
    3e52:	d0 83       	st	Z, r29
    3e54:	c1 83       	std	Z+1, r28	; 0x01
    3e56:	e2 82       	std	Z+2, r14	; 0x02
    3e58:	83 e0       	ldi	r24, 0x03	; 3
    3e5a:	90 e0       	ldi	r25, 0x00	; 0
    3e5c:	18 96       	adiw	r26, 0x08	; 8
    3e5e:	8d 93       	st	X+, r24
    3e60:	9c 93       	st	X, r25
    3e62:	19 97       	sbiw	r26, 0x09	; 9
    3e64:	40 e0       	ldi	r20, 0x00	; 0
    3e66:	bd 01       	movw	r22, r26
    3e68:	80 e8       	ldi	r24, 0x80	; 128
    3e6a:	94 e0       	ldi	r25, 0x04	; 4
    3e6c:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    3e70:	65 e0       	ldi	r22, 0x05	; 5
    3e72:	70 e0       	ldi	r23, 0x00	; 0
    3e74:	80 e0       	ldi	r24, 0x00	; 0
    3e76:	90 e0       	ldi	r25, 0x00	; 0
    3e78:	2a de       	rcall	.-940    	; 0x3ace <__portable_avr_delay_cycles>
    3e7a:	df 91       	pop	r29
    3e7c:	cf 91       	pop	r28
    3e7e:	0f 91       	pop	r16
    3e80:	ef 90       	pop	r14
    3e82:	08 95       	ret

00003e84 <task_twi2_lcd_circ>:
    3e84:	0f 93       	push	r16
    3e86:	cf 93       	push	r28
    3e88:	df 93       	push	r29
    3e8a:	c4 2f       	mov	r28, r20
    3e8c:	d2 2f       	mov	r29, r18
    3e8e:	47 df       	rcall	.-370    	; 0x3d1e <task_twi2_lcd_pos_xy>
    3e90:	fd de       	rcall	.-518    	; 0x3c8c <twi2_waitUntilReady>
    3e92:	d1 11       	cpse	r29, r1
    3e94:	02 c0       	rjmp	.+4      	; 0x3e9a <task_twi2_lcd_circ+0x16>
    3e96:	88 e3       	ldi	r24, 0x38	; 56
    3e98:	01 c0       	rjmp	.+2      	; 0x3e9c <task_twi2_lcd_circ+0x18>
    3e9a:	8a e3       	ldi	r24, 0x3A	; 58
    3e9c:	e4 e1       	ldi	r30, 0x14	; 20
    3e9e:	f0 e2       	ldi	r31, 0x20	; 32
    3ea0:	81 83       	std	Z+1, r24	; 0x01
    3ea2:	ab e1       	ldi	r26, 0x1B	; 27
    3ea4:	b5 e2       	ldi	r27, 0x25	; 37
    3ea6:	cc 93       	st	X, r28
    3ea8:	11 96       	adiw	r26, 0x01	; 1
    3eaa:	0c 93       	st	X, r16
    3eac:	82 e0       	ldi	r24, 0x02	; 2
    3eae:	90 e0       	ldi	r25, 0x00	; 0
    3eb0:	80 87       	std	Z+8, r24	; 0x08
    3eb2:	91 87       	std	Z+9, r25	; 0x09
    3eb4:	40 e0       	ldi	r20, 0x00	; 0
    3eb6:	bf 01       	movw	r22, r30
    3eb8:	80 e8       	ldi	r24, 0x80	; 128
    3eba:	94 e0       	ldi	r25, 0x04	; 4
    3ebc:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    3ec0:	65 e0       	ldi	r22, 0x05	; 5
    3ec2:	70 e0       	ldi	r23, 0x00	; 0
    3ec4:	80 e0       	ldi	r24, 0x00	; 0
    3ec6:	90 e0       	ldi	r25, 0x00	; 0
    3ec8:	02 de       	rcall	.-1020   	; 0x3ace <__portable_avr_delay_cycles>
    3eca:	df 91       	pop	r29
    3ecc:	cf 91       	pop	r28
    3ece:	0f 91       	pop	r16
    3ed0:	08 95       	ret

00003ed2 <task_twi2_lcd_line>:
    3ed2:	0f 93       	push	r16
    3ed4:	cf 93       	push	r28
    3ed6:	df 93       	push	r29
    3ed8:	d4 2f       	mov	r29, r20
    3eda:	c2 2f       	mov	r28, r18
    3edc:	20 df       	rcall	.-448    	; 0x3d1e <task_twi2_lcd_pos_xy>
    3ede:	d6 de       	rcall	.-596    	; 0x3c8c <twi2_waitUntilReady>
    3ee0:	a4 e1       	ldi	r26, 0x14	; 20
    3ee2:	b0 e2       	ldi	r27, 0x20	; 32
    3ee4:	82 e3       	ldi	r24, 0x32	; 50
    3ee6:	11 96       	adiw	r26, 0x01	; 1
    3ee8:	8c 93       	st	X, r24
    3eea:	11 97       	sbiw	r26, 0x01	; 1
    3eec:	eb e1       	ldi	r30, 0x1B	; 27
    3eee:	f5 e2       	ldi	r31, 0x25	; 37
    3ef0:	d0 83       	st	Z, r29
    3ef2:	c1 83       	std	Z+1, r28	; 0x01
    3ef4:	02 83       	std	Z+2, r16	; 0x02
    3ef6:	83 e0       	ldi	r24, 0x03	; 3
    3ef8:	90 e0       	ldi	r25, 0x00	; 0
    3efa:	18 96       	adiw	r26, 0x08	; 8
    3efc:	8d 93       	st	X+, r24
    3efe:	9c 93       	st	X, r25
    3f00:	19 97       	sbiw	r26, 0x09	; 9
    3f02:	40 e0       	ldi	r20, 0x00	; 0
    3f04:	bd 01       	movw	r22, r26
    3f06:	80 e8       	ldi	r24, 0x80	; 128
    3f08:	94 e0       	ldi	r25, 0x04	; 4
    3f0a:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    3f0e:	65 e0       	ldi	r22, 0x05	; 5
    3f10:	70 e0       	ldi	r23, 0x00	; 0
    3f12:	80 e0       	ldi	r24, 0x00	; 0
    3f14:	90 e0       	ldi	r25, 0x00	; 0
    3f16:	db dd       	rcall	.-1098   	; 0x3ace <__portable_avr_delay_cycles>
    3f18:	df 91       	pop	r29
    3f1a:	cf 91       	pop	r28
    3f1c:	0f 91       	pop	r16
    3f1e:	08 95       	ret

00003f20 <task_twi2_lcd_print_format_uint32>:
    3f20:	8f 92       	push	r8
    3f22:	9f 92       	push	r9
    3f24:	af 92       	push	r10
    3f26:	bf 92       	push	r11
    3f28:	cf 92       	push	r12
    3f2a:	df 92       	push	r13
    3f2c:	ef 92       	push	r14
    3f2e:	ff 92       	push	r15
    3f30:	0f 93       	push	r16
    3f32:	1f 93       	push	r17
    3f34:	cf 93       	push	r28
    3f36:	df 93       	push	r29
    3f38:	b2 2e       	mov	r11, r18
    3f3a:	a3 2e       	mov	r10, r19
    3f3c:	94 2e       	mov	r9, r20
    3f3e:	85 2e       	mov	r8, r21
    3f40:	ee de       	rcall	.-548    	; 0x3d1e <task_twi2_lcd_pos_xy>
    3f42:	a4 de       	rcall	.-696    	; 0x3c8c <twi2_waitUntilReady>
    3f44:	c4 e1       	ldi	r28, 0x14	; 20
    3f46:	d0 e2       	ldi	r29, 0x20	; 32
    3f48:	80 e3       	ldi	r24, 0x30	; 48
    3f4a:	89 83       	std	Y+1, r24	; 0x01
    3f4c:	1f 93       	push	r17
    3f4e:	0f 93       	push	r16
    3f50:	ff 92       	push	r15
    3f52:	ef 92       	push	r14
    3f54:	8f 92       	push	r8
    3f56:	9f 92       	push	r9
    3f58:	af 92       	push	r10
    3f5a:	bf 92       	push	r11
    3f5c:	df 92       	push	r13
    3f5e:	cf 92       	push	r12
    3f60:	8c e1       	ldi	r24, 0x1C	; 28
    3f62:	95 e2       	ldi	r25, 0x25	; 37
    3f64:	9f 93       	push	r25
    3f66:	8f 93       	push	r24
    3f68:	0e 94 42 69 	call	0xd284	; 0xd284 <sprintf>
    3f6c:	80 93 1b 25 	sts	0x251B, r24	; 0x80251b <twi2_m_data>
    3f70:	99 27       	eor	r25, r25
    3f72:	01 96       	adiw	r24, 0x01	; 1
    3f74:	88 87       	std	Y+8, r24	; 0x08
    3f76:	99 87       	std	Y+9, r25	; 0x09
    3f78:	40 e0       	ldi	r20, 0x00	; 0
    3f7a:	be 01       	movw	r22, r28
    3f7c:	80 e8       	ldi	r24, 0x80	; 128
    3f7e:	94 e0       	ldi	r25, 0x04	; 4
    3f80:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    3f84:	65 e0       	ldi	r22, 0x05	; 5
    3f86:	70 e0       	ldi	r23, 0x00	; 0
    3f88:	80 e0       	ldi	r24, 0x00	; 0
    3f8a:	90 e0       	ldi	r25, 0x00	; 0
    3f8c:	a0 dd       	rcall	.-1216   	; 0x3ace <__portable_avr_delay_cycles>
    3f8e:	8d b7       	in	r24, 0x3d	; 61
    3f90:	9e b7       	in	r25, 0x3e	; 62
    3f92:	0c 96       	adiw	r24, 0x0c	; 12
    3f94:	8d bf       	out	0x3d, r24	; 61
    3f96:	9e bf       	out	0x3e, r25	; 62
    3f98:	df 91       	pop	r29
    3f9a:	cf 91       	pop	r28
    3f9c:	1f 91       	pop	r17
    3f9e:	0f 91       	pop	r16
    3fa0:	ff 90       	pop	r15
    3fa2:	ef 90       	pop	r14
    3fa4:	df 90       	pop	r13
    3fa6:	cf 90       	pop	r12
    3fa8:	bf 90       	pop	r11
    3faa:	af 90       	pop	r10
    3fac:	9f 90       	pop	r9
    3fae:	8f 90       	pop	r8
    3fb0:	08 95       	ret

00003fb2 <task_twi2_lcd_print_format_uint16>:
    3fb2:	cf 92       	push	r12
    3fb4:	df 92       	push	r13
    3fb6:	ef 92       	push	r14
    3fb8:	ff 92       	push	r15
    3fba:	0f 93       	push	r16
    3fbc:	1f 93       	push	r17
    3fbe:	cf 93       	push	r28
    3fc0:	df 93       	push	r29
    3fc2:	f4 2e       	mov	r15, r20
    3fc4:	e5 2e       	mov	r14, r21
    3fc6:	d2 2e       	mov	r13, r18
    3fc8:	c3 2e       	mov	r12, r19
    3fca:	a9 de       	rcall	.-686    	; 0x3d1e <task_twi2_lcd_pos_xy>
    3fcc:	5f de       	rcall	.-834    	; 0x3c8c <twi2_waitUntilReady>
    3fce:	c4 e1       	ldi	r28, 0x14	; 20
    3fd0:	d0 e2       	ldi	r29, 0x20	; 32
    3fd2:	80 e3       	ldi	r24, 0x30	; 48
    3fd4:	89 83       	std	Y+1, r24	; 0x01
    3fd6:	cf 92       	push	r12
    3fd8:	df 92       	push	r13
    3fda:	ef 92       	push	r14
    3fdc:	ff 92       	push	r15
    3fde:	1f 93       	push	r17
    3fe0:	0f 93       	push	r16
    3fe2:	8c e1       	ldi	r24, 0x1C	; 28
    3fe4:	95 e2       	ldi	r25, 0x25	; 37
    3fe6:	9f 93       	push	r25
    3fe8:	8f 93       	push	r24
    3fea:	0e 94 42 69 	call	0xd284	; 0xd284 <sprintf>
    3fee:	80 93 1b 25 	sts	0x251B, r24	; 0x80251b <twi2_m_data>
    3ff2:	99 27       	eor	r25, r25
    3ff4:	01 96       	adiw	r24, 0x01	; 1
    3ff6:	88 87       	std	Y+8, r24	; 0x08
    3ff8:	99 87       	std	Y+9, r25	; 0x09
    3ffa:	40 e0       	ldi	r20, 0x00	; 0
    3ffc:	be 01       	movw	r22, r28
    3ffe:	80 e8       	ldi	r24, 0x80	; 128
    4000:	94 e0       	ldi	r25, 0x04	; 4
    4002:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    4006:	65 e0       	ldi	r22, 0x05	; 5
    4008:	70 e0       	ldi	r23, 0x00	; 0
    400a:	80 e0       	ldi	r24, 0x00	; 0
    400c:	90 e0       	ldi	r25, 0x00	; 0
    400e:	5f dd       	rcall	.-1346   	; 0x3ace <__portable_avr_delay_cycles>
    4010:	8d b7       	in	r24, 0x3d	; 61
    4012:	9e b7       	in	r25, 0x3e	; 62
    4014:	08 96       	adiw	r24, 0x08	; 8
    4016:	8d bf       	out	0x3d, r24	; 61
    4018:	9e bf       	out	0x3e, r25	; 62
    401a:	df 91       	pop	r29
    401c:	cf 91       	pop	r28
    401e:	1f 91       	pop	r17
    4020:	0f 91       	pop	r16
    4022:	ff 90       	pop	r15
    4024:	ef 90       	pop	r14
    4026:	df 90       	pop	r13
    4028:	cf 90       	pop	r12
    402a:	08 95       	ret

0000402c <twi2_set_leds>:
    402c:	cf 93       	push	r28
    402e:	c8 2f       	mov	r28, r24
    4030:	2d de       	rcall	.-934    	; 0x3c8c <twi2_waitUntilReady>
    4032:	e4 e1       	ldi	r30, 0x14	; 20
    4034:	f0 e2       	ldi	r31, 0x20	; 32
    4036:	80 e7       	ldi	r24, 0x70	; 112
    4038:	81 83       	std	Z+1, r24	; 0x01
    403a:	c3 70       	andi	r28, 0x03	; 3
    403c:	c0 93 1b 25 	sts	0x251B, r28	; 0x80251b <twi2_m_data>
    4040:	81 e0       	ldi	r24, 0x01	; 1
    4042:	90 e0       	ldi	r25, 0x00	; 0
    4044:	80 87       	std	Z+8, r24	; 0x08
    4046:	91 87       	std	Z+9, r25	; 0x09
    4048:	40 e0       	ldi	r20, 0x00	; 0
    404a:	bf 01       	movw	r22, r30
    404c:	80 e8       	ldi	r24, 0x80	; 128
    404e:	94 e0       	ldi	r25, 0x04	; 4
    4050:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    4054:	65 e0       	ldi	r22, 0x05	; 5
    4056:	70 e0       	ldi	r23, 0x00	; 0
    4058:	80 e0       	ldi	r24, 0x00	; 0
    405a:	90 e0       	ldi	r25, 0x00	; 0
    405c:	38 dd       	rcall	.-1424   	; 0x3ace <__portable_avr_delay_cycles>
    405e:	cf 91       	pop	r28
    4060:	08 95       	ret

00004062 <twi2_set_ledbl>:
    4062:	cf 93       	push	r28
    4064:	df 93       	push	r29
    4066:	d8 2f       	mov	r29, r24
    4068:	c6 2f       	mov	r28, r22
    406a:	10 de       	rcall	.-992    	; 0x3c8c <twi2_waitUntilReady>
    406c:	e4 e1       	ldi	r30, 0x14	; 20
    406e:	f0 e2       	ldi	r31, 0x20	; 32
    4070:	84 e7       	ldi	r24, 0x74	; 116
    4072:	81 83       	std	Z+1, r24	; 0x01
    4074:	ab e1       	ldi	r26, 0x1B	; 27
    4076:	b5 e2       	ldi	r27, 0x25	; 37
    4078:	dc 93       	st	X, r29
    407a:	11 96       	adiw	r26, 0x01	; 1
    407c:	cc 93       	st	X, r28
    407e:	82 e0       	ldi	r24, 0x02	; 2
    4080:	90 e0       	ldi	r25, 0x00	; 0
    4082:	80 87       	std	Z+8, r24	; 0x08
    4084:	91 87       	std	Z+9, r25	; 0x09
    4086:	40 e0       	ldi	r20, 0x00	; 0
    4088:	bf 01       	movw	r22, r30
    408a:	80 e8       	ldi	r24, 0x80	; 128
    408c:	94 e0       	ldi	r25, 0x04	; 4
    408e:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    4092:	65 e0       	ldi	r22, 0x05	; 5
    4094:	70 e0       	ldi	r23, 0x00	; 0
    4096:	80 e0       	ldi	r24, 0x00	; 0
    4098:	90 e0       	ldi	r25, 0x00	; 0
    409a:	19 dd       	rcall	.-1486   	; 0x3ace <__portable_avr_delay_cycles>
    409c:	df 91       	pop	r29
    409e:	cf 91       	pop	r28
    40a0:	08 95       	ret

000040a2 <twi2_set_beep>:

void twi2_set_beep(uint8_t pitch_10hz, uint8_t len_10ms)
{
    40a2:	cf 93       	push	r28
    40a4:	df 93       	push	r29
    40a6:	c8 2f       	mov	r28, r24
	twi2_waitUntilReady();
    40a8:	d6 2f       	mov	r29, r22
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_BEEP;
    40aa:	f0 dd       	rcall	.-1056   	; 0x3c8c <twi2_waitUntilReady>
    40ac:	e4 e1       	ldi	r30, 0x14	; 20
    40ae:	f0 e2       	ldi	r31, 0x20	; 32
    40b0:	81 e7       	ldi	r24, 0x71	; 113
	twi2_m_data[0] = len_10ms;
    40b2:	81 83       	std	Z+1, r24	; 0x01
    40b4:	ab e1       	ldi	r26, 0x1B	; 27
    40b6:	b5 e2       	ldi	r27, 0x25	; 37
	twi2_m_data[1] = pitch_10hz;
    40b8:	dc 93       	st	X, r29
    40ba:	11 96       	adiw	r26, 0x01	; 1
	twi2_packet.length = 2;
    40bc:	cc 93       	st	X, r28
    40be:	82 e0       	ldi	r24, 0x02	; 2
    40c0:	90 e0       	ldi	r25, 0x00	; 0
    40c2:	80 87       	std	Z+8, r24	; 0x08
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    40c4:	91 87       	std	Z+9, r25	; 0x09
    40c6:	40 e0       	ldi	r20, 0x00	; 0
    40c8:	bf 01       	movw	r22, r30
    40ca:	80 e8       	ldi	r24, 0x80	; 128
    40cc:	94 e0       	ldi	r25, 0x04	; 4
    40ce:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    40d2:	65 e0       	ldi	r22, 0x05	; 5
    40d4:	70 e0       	ldi	r23, 0x00	; 0
    40d6:	80 e0       	ldi	r24, 0x00	; 0
    40d8:	90 e0       	ldi	r25, 0x00	; 0
}
    40da:	f9 dc       	rcall	.-1550   	; 0x3ace <__portable_avr_delay_cycles>
    40dc:	df 91       	pop	r29
    40de:	cf 91       	pop	r28
    40e0:	08 95       	ret

000040e2 <twi_init>:
}


void twi_init(void) {
	#ifdef TWI1_MASTER
	TWI1_MASTER_PORT.PIN0CTRL = PORT_OPC_WIREDANDPULL_gc;  // SDA1
    40e2:	e0 e8       	ldi	r30, 0x80	; 128
    40e4:	f6 e0       	ldi	r31, 0x06	; 6
    40e6:	88 e3       	ldi	r24, 0x38	; 56
    40e8:	80 8b       	std	Z+16, r24	; 0x10
	TWI1_MASTER_PORT.PIN1CTRL = PORT_OPC_WIREDANDPULL_gc;  // SCL1
    40ea:	81 8b       	std	Z+17, r24	; 0x11
	#endif

	#ifdef TWI2_MASTER
	TWI2_MASTER_PORT.PIN0CTRL = PORT_OPC_WIREDANDPULL_gc;  // SDA2
    40ec:	e0 e4       	ldi	r30, 0x40	; 64
    40ee:	f6 e0       	ldi	r31, 0x06	; 6
    40f0:	80 8b       	std	Z+16, r24	; 0x10
	TWI2_MASTER_PORT.PIN1CTRL = PORT_OPC_WIREDANDPULL_gc;  // SCL2
    40f2:	81 8b       	std	Z+17, r24	; 0x11
    40f4:	08 95       	ret

000040f6 <twi_start>:
	#endif
}

void twi_start(void) {
    40f6:	7f 92       	push	r7
    40f8:	8f 92       	push	r8
    40fa:	9f 92       	push	r9
    40fc:	af 92       	push	r10
    40fe:	bf 92       	push	r11
    4100:	cf 92       	push	r12
    4102:	df 92       	push	r13
    4104:	ef 92       	push	r14
    4106:	ff 92       	push	r15
    4108:	0f 93       	push	r16
    410a:	1f 93       	push	r17
    410c:	cf 93       	push	r28
    410e:	df 93       	push	r29
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    4110:	60 e4       	ldi	r22, 0x40	; 64
    4112:	85 e0       	ldi	r24, 0x05	; 5
    4114:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
		twi1_slave.receivedData[i1] = 0;
	}
	#else
	#ifdef TWI1_MASTER
	sysclk_enable_peripheral_clock(&TWI1_MASTER);
	twi_master_init(&TWI1_MASTER, &twi1_options);
    4118:	63 e3       	ldi	r22, 0x33	; 51
    411a:	70 e2       	ldi	r23, 0x20	; 32
    411c:	80 ea       	ldi	r24, 0xA0	; 160
    411e:	94 e0       	ldi	r25, 0x04	; 4
    4120:	0e 94 ae 40 	call	0x815c	; 0x815c <twi_master_init>
 *
 * \param twi       Base address of the TWI instance.
 */
static inline void twi_master_enable(TWI_t *twi)
{
  twi->MASTER.CTRLA |= TWI_MASTER_ENABLE_bm;
    4124:	e0 ea       	ldi	r30, 0xA0	; 160
    4126:	f4 e0       	ldi	r31, 0x04	; 4
    4128:	81 81       	ldd	r24, Z+1	; 0x01
    412a:	88 60       	ori	r24, 0x08	; 8
    412c:	81 83       	std	Z+1, r24	; 0x01
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    412e:	60 e4       	ldi	r22, 0x40	; 64
    4130:	83 e0       	ldi	r24, 0x03	; 3
    4132:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
		twi2_slave.receivedData[i2] = 0;
	}
	#else
	#ifdef TWI2_MASTER
	sysclk_enable_peripheral_clock(&TWI2_MASTER);
	twi_master_init(&TWI2_MASTER, &twi2_options);
    4136:	6f e1       	ldi	r22, 0x1F	; 31
    4138:	70 e2       	ldi	r23, 0x20	; 32
    413a:	80 e8       	ldi	r24, 0x80	; 128
    413c:	94 e0       	ldi	r25, 0x04	; 4
    413e:	0e 94 ae 40 	call	0x815c	; 0x815c <twi_master_init>
    4142:	e0 e8       	ldi	r30, 0x80	; 128
    4144:	f4 e0       	ldi	r31, 0x04	; 4
    4146:	81 81       	ldd	r24, Z+1	; 0x01
    4148:	88 60       	ori	r24, 0x08	; 8
    414a:	81 83       	std	Z+1, r24	; 0x01

static void init_twi1_hygro(void)
{
	status_code_t sc;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_01, TWI1_SLAVE_HYGRO_ADDR);
    414c:	1f 92       	push	r1
    414e:	84 e4       	ldi	r24, 0x44	; 68
    4150:	8f 93       	push	r24
    4152:	8d ee       	ldi	r24, 0xED	; 237
    4154:	9d e2       	ldi	r25, 0x2D	; 45
    4156:	9f 93       	push	r25
    4158:	8f 93       	push	r24
    415a:	1f 92       	push	r1
    415c:	80 e4       	ldi	r24, 0x40	; 64
    415e:	8f 93       	push	r24
    4160:	8b e2       	ldi	r24, 0x2B	; 43
    4162:	95 e2       	ldi	r25, 0x25	; 37
    4164:	9f 93       	push	r25
    4166:	8f 93       	push	r24
    4168:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    416c:	81 34       	cpi	r24, 0x41	; 65
    416e:	91 05       	cpc	r25, r1
    4170:	10 f0       	brcs	.+4      	; 0x4176 <twi_start+0x80>
    4172:	80 e4       	ldi	r24, 0x40	; 64
    4174:	90 e0       	ldi	r25, 0x00	; 0
    4176:	40 e0       	ldi	r20, 0x00	; 0
    4178:	68 2f       	mov	r22, r24
    417a:	8b e2       	ldi	r24, 0x2B	; 43
    417c:	95 e2       	ldi	r25, 0x25	; 37
    417e:	0a da       	rcall	.-3052   	; 0x3594 <udi_write_tx_buf>
	g_twi1_hygro_status = 0;
    4180:	10 92 eb 25 	sts	0x25EB, r1	; 0x8025eb <g_twi1_hygro_status>

	do {
		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    4184:	e8 e2       	ldi	r30, 0x28	; 40
    4186:	f0 e2       	ldi	r31, 0x20	; 32
    4188:	84 e4       	ldi	r24, 0x44	; 68
    418a:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_BREAK_HI;
    418c:	80 e3       	ldi	r24, 0x30	; 48
    418e:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_BREAK_LO;
    4190:	83 e9       	ldi	r24, 0x93	; 147
    4192:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    4194:	82 e0       	ldi	r24, 0x02	; 2
    4196:	90 e0       	ldi	r25, 0x00	; 0
    4198:	84 83       	std	Z+4, r24	; 0x04
    419a:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 0;
    419c:	10 86       	std	Z+8, r1	; 0x08
    419e:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    41a0:	40 e0       	ldi	r20, 0x00	; 0
    41a2:	bf 01       	movw	r22, r30
    41a4:	80 ea       	ldi	r24, 0xA0	; 160
    41a6:	94 e0       	ldi	r25, 0x04	; 4
    41a8:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    41ac:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    41ae:	8d b7       	in	r24, 0x3d	; 61
    41b0:	9e b7       	in	r25, 0x3e	; 62
    41b2:	08 96       	adiw	r24, 0x08	; 8
    41b4:	8d bf       	out	0x3d, r24	; 61
    41b6:	9e bf       	out	0x3e, r25	; 62
    41b8:	cc 23       	and	r28, r28
    41ba:	f1 f0       	breq	.+60     	; 0x41f8 <twi_start+0x102>
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_02);
    41bc:	86 ea       	ldi	r24, 0xA6	; 166
    41be:	9d e2       	ldi	r25, 0x2D	; 45
    41c0:	9f 93       	push	r25
    41c2:	8f 93       	push	r24
    41c4:	1f 92       	push	r1
    41c6:	80 e4       	ldi	r24, 0x40	; 64
    41c8:	8f 93       	push	r24
    41ca:	8b e2       	ldi	r24, 0x2B	; 43
    41cc:	95 e2       	ldi	r25, 0x25	; 37
    41ce:	9f 93       	push	r25
    41d0:	8f 93       	push	r24
    41d2:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    41d6:	81 34       	cpi	r24, 0x41	; 65
    41d8:	91 05       	cpc	r25, r1
    41da:	10 f0       	brcs	.+4      	; 0x41e0 <twi_start+0xea>
    41dc:	80 e4       	ldi	r24, 0x40	; 64
    41de:	90 e0       	ldi	r25, 0x00	; 0
    41e0:	40 e0       	ldi	r20, 0x00	; 0
    41e2:	68 2f       	mov	r22, r24
    41e4:	8b e2       	ldi	r24, 0x2B	; 43
    41e6:	95 e2       	ldi	r25, 0x25	; 37
    41e8:	d5 d9       	rcall	.-3158   	; 0x3594 <udi_write_tx_buf>
    41ea:	0f 90       	pop	r0
    41ec:	0f 90       	pop	r0
    41ee:	0f 90       	pop	r0
    41f0:	0f 90       	pop	r0
    41f2:	0f 90       	pop	r0
    41f4:	0f 90       	pop	r0
    41f6:	92 c0       	rjmp	.+292    	; 0x431c <twi_start+0x226>
			break;
		}
		delay_ms(2);
    41f8:	60 e1       	ldi	r22, 0x10	; 16
    41fa:	77 e2       	ldi	r23, 0x27	; 39
    41fc:	80 e0       	ldi	r24, 0x00	; 0
    41fe:	90 e0       	ldi	r25, 0x00	; 0
    4200:	66 dc       	rcall	.-1844   	; 0x3ace <__portable_avr_delay_cycles>

		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    4202:	e8 e2       	ldi	r30, 0x28	; 40
    4204:	f0 e2       	ldi	r31, 0x20	; 32
    4206:	84 e4       	ldi	r24, 0x44	; 68
    4208:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_RESET_HI;
    420a:	80 e3       	ldi	r24, 0x30	; 48
    420c:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_RESET_LO;
    420e:	82 ea       	ldi	r24, 0xA2	; 162
    4210:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    4212:	82 e0       	ldi	r24, 0x02	; 2
    4214:	90 e0       	ldi	r25, 0x00	; 0
    4216:	84 83       	std	Z+4, r24	; 0x04
    4218:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 0;
    421a:	10 86       	std	Z+8, r1	; 0x08
    421c:	11 86       	std	Z+9, r1	; 0x09
    421e:	40 e0       	ldi	r20, 0x00	; 0
    4220:	bf 01       	movw	r22, r30
    4222:	80 ea       	ldi	r24, 0xA0	; 160
    4224:	94 e0       	ldi	r25, 0x04	; 4
    4226:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    422a:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    422c:	81 11       	cpse	r24, r1
    422e:	76 c0       	rjmp	.+236    	; 0x431c <twi_start+0x226>
			break;
		}
		delay_ms(2);
    4230:	60 e1       	ldi	r22, 0x10	; 16
    4232:	77 e2       	ldi	r23, 0x27	; 39
    4234:	80 e0       	ldi	r24, 0x00	; 0
    4236:	90 e0       	ldi	r25, 0x00	; 0
    4238:	4a dc       	rcall	.-1900   	; 0x3ace <__portable_avr_delay_cycles>

		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    423a:	e8 e2       	ldi	r30, 0x28	; 40
    423c:	f0 e2       	ldi	r31, 0x20	; 32
    423e:	84 e4       	ldi	r24, 0x44	; 68
    4240:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_STATUS_HI;
    4242:	83 ef       	ldi	r24, 0xF3	; 243
    4244:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_STATUS_LO;
    4246:	8d e2       	ldi	r24, 0x2D	; 45
    4248:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    424a:	82 e0       	ldi	r24, 0x02	; 2
    424c:	90 e0       	ldi	r25, 0x00	; 0
    424e:	84 83       	std	Z+4, r24	; 0x04
    4250:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 2;
    4252:	80 87       	std	Z+8, r24	; 0x08
    4254:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    4256:	41 e0       	ldi	r20, 0x01	; 1
    4258:	bf 01       	movw	r22, r30
    425a:	80 ea       	ldi	r24, 0xA0	; 160
    425c:	94 e0       	ldi	r25, 0x04	; 4
    425e:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    4262:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4264:	81 11       	cpse	r24, r1
    4266:	5a c0       	rjmp	.+180    	; 0x431c <twi_start+0x226>
			break;
		}
		g_twi1_hygro_status = (twi1_m_data[0] << 8) | twi1_m_data[1];
    4268:	80 91 24 25 	lds	r24, 0x2524	; 0x802524 <twi1_m_data+0x1>
    426c:	80 93 eb 25 	sts	0x25EB, r24	; 0x8025eb <g_twi1_hygro_status>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_03, g_twi1_hygro_status);
    4270:	1f 92       	push	r1
    4272:	8f 93       	push	r24
    4274:	84 e7       	ldi	r24, 0x74	; 116
    4276:	9d e2       	ldi	r25, 0x2D	; 45
    4278:	9f 93       	push	r25
    427a:	8f 93       	push	r24
    427c:	1f 92       	push	r1
    427e:	80 e4       	ldi	r24, 0x40	; 64
    4280:	8f 93       	push	r24
    4282:	8b e2       	ldi	r24, 0x2B	; 43
    4284:	95 e2       	ldi	r25, 0x25	; 37
    4286:	9f 93       	push	r25
    4288:	8f 93       	push	r24
    428a:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    428e:	81 34       	cpi	r24, 0x41	; 65
    4290:	91 05       	cpc	r25, r1
    4292:	10 f0       	brcs	.+4      	; 0x4298 <twi_start+0x1a2>
    4294:	80 e4       	ldi	r24, 0x40	; 64
    4296:	90 e0       	ldi	r25, 0x00	; 0
    4298:	40 e0       	ldi	r20, 0x00	; 0
    429a:	68 2f       	mov	r22, r24
    429c:	8b e2       	ldi	r24, 0x2B	; 43
    429e:	95 e2       	ldi	r25, 0x25	; 37
    42a0:	79 d9       	rcall	.-3342   	; 0x3594 <udi_write_tx_buf>

		/* Start cyclic measurements with 2 MPS @ high repeatability */
		twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    42a2:	e8 e2       	ldi	r30, 0x28	; 40
    42a4:	f0 e2       	ldi	r31, 0x20	; 32
    42a6:	84 e4       	ldi	r24, 0x44	; 68
    42a8:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_PERIODIC_2MPS_HIPREC_HI;
    42aa:	82 e2       	ldi	r24, 0x22	; 34
    42ac:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_PERIODIC_2MPS_HIPREC_LO;
    42ae:	86 e3       	ldi	r24, 0x36	; 54
    42b0:	82 83       	std	Z+2, r24	; 0x02
		twi1_packet.addr_length = 2;
    42b2:	82 e0       	ldi	r24, 0x02	; 2
    42b4:	90 e0       	ldi	r25, 0x00	; 0
    42b6:	84 83       	std	Z+4, r24	; 0x04
    42b8:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 0;
    42ba:	10 86       	std	Z+8, r1	; 0x08
    42bc:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    42be:	40 e0       	ldi	r20, 0x00	; 0
    42c0:	bf 01       	movw	r22, r30
    42c2:	80 ea       	ldi	r24, 0xA0	; 160
    42c4:	94 e0       	ldi	r25, 0x04	; 4
    42c6:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    42ca:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    42cc:	ed b7       	in	r30, 0x3d	; 61
    42ce:	fe b7       	in	r31, 0x3e	; 62
    42d0:	38 96       	adiw	r30, 0x08	; 8
    42d2:	ed bf       	out	0x3d, r30	; 61
    42d4:	fe bf       	out	0x3e, r31	; 62
    42d6:	81 11       	cpse	r24, r1
    42d8:	21 c0       	rjmp	.+66     	; 0x431c <twi_start+0x226>
			break;
		}

		g_twi1_hygro_valid = true;
    42da:	81 e0       	ldi	r24, 0x01	; 1
    42dc:	80 93 ec 25 	sts	0x25EC, r24	; 0x8025ec <g_twi1_hygro_valid>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_04);
    42e0:	86 e5       	ldi	r24, 0x56	; 86
    42e2:	9d e2       	ldi	r25, 0x2D	; 45
    42e4:	9f 93       	push	r25
    42e6:	8f 93       	push	r24
    42e8:	1f 92       	push	r1
    42ea:	80 e4       	ldi	r24, 0x40	; 64
    42ec:	8f 93       	push	r24
    42ee:	8b e2       	ldi	r24, 0x2B	; 43
    42f0:	95 e2       	ldi	r25, 0x25	; 37
    42f2:	9f 93       	push	r25
    42f4:	8f 93       	push	r24
    42f6:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    42fa:	81 34       	cpi	r24, 0x41	; 65
    42fc:	91 05       	cpc	r25, r1
    42fe:	10 f0       	brcs	.+4      	; 0x4304 <twi_start+0x20e>
    4300:	80 e4       	ldi	r24, 0x40	; 64
    4302:	90 e0       	ldi	r25, 0x00	; 0
    4304:	40 e0       	ldi	r20, 0x00	; 0
    4306:	68 2f       	mov	r22, r24
    4308:	8b e2       	ldi	r24, 0x2B	; 43
    430a:	95 e2       	ldi	r25, 0x25	; 37
    430c:	43 d9       	rcall	.-3450   	; 0x3594 <udi_write_tx_buf>
    430e:	0f 90       	pop	r0
    4310:	0f 90       	pop	r0
    4312:	0f 90       	pop	r0
    4314:	0f 90       	pop	r0
    4316:	0f 90       	pop	r0
    4318:	0f 90       	pop	r0
    431a:	22 c0       	rjmp	.+68     	; 0x4360 <twi_start+0x26a>
		return;
	} while(false);

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_HYGRO_05, sc);
    431c:	8c 2f       	mov	r24, r28
    431e:	0c 2e       	mov	r0, r28
    4320:	00 0c       	add	r0, r0
    4322:	99 0b       	sbc	r25, r25
    4324:	9f 93       	push	r25
    4326:	cf 93       	push	r28
    4328:	85 e2       	ldi	r24, 0x25	; 37
    432a:	9d e2       	ldi	r25, 0x2D	; 45
    432c:	9f 93       	push	r25
    432e:	8f 93       	push	r24
    4330:	1f 92       	push	r1
    4332:	80 e4       	ldi	r24, 0x40	; 64
    4334:	8f 93       	push	r24
    4336:	8b e2       	ldi	r24, 0x2B	; 43
    4338:	95 e2       	ldi	r25, 0x25	; 37
    433a:	9f 93       	push	r25
    433c:	8f 93       	push	r24
    433e:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4342:	81 34       	cpi	r24, 0x41	; 65
    4344:	91 05       	cpc	r25, r1
    4346:	10 f0       	brcs	.+4      	; 0x434c <twi_start+0x256>
    4348:	80 e4       	ldi	r24, 0x40	; 64
    434a:	90 e0       	ldi	r25, 0x00	; 0
    434c:	40 e0       	ldi	r20, 0x00	; 0
    434e:	68 2f       	mov	r22, r24
    4350:	8b e2       	ldi	r24, 0x2B	; 43
    4352:	95 e2       	ldi	r25, 0x25	; 37
    4354:	1f d9       	rcall	.-3522   	; 0x3594 <udi_write_tx_buf>
    4356:	8d b7       	in	r24, 0x3d	; 61
    4358:	9e b7       	in	r25, 0x3e	; 62
    435a:	08 96       	adiw	r24, 0x08	; 8
    435c:	8d bf       	out	0x3d, r24	; 61
    435e:	9e bf       	out	0x3e, r25	; 62

static void init_twi1_gyro(void)
{
	status_code_t sc;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_01, TWI1_SLAVE_GYRO_ADDR_1, TWI1_SLAVE_GYRO_ADDR_2);
    4360:	1f 92       	push	r1
    4362:	8c e0       	ldi	r24, 0x0C	; 12
    4364:	8f 93       	push	r24
    4366:	1f 92       	push	r1
    4368:	88 e6       	ldi	r24, 0x68	; 104
    436a:	8f 93       	push	r24
    436c:	88 ee       	ldi	r24, 0xE8	; 232
    436e:	9c e2       	ldi	r25, 0x2C	; 44
    4370:	9f 93       	push	r25
    4372:	8f 93       	push	r24
    4374:	1f 92       	push	r1
    4376:	80 e4       	ldi	r24, 0x40	; 64
    4378:	8f 93       	push	r24
    437a:	8b e2       	ldi	r24, 0x2B	; 43
    437c:	95 e2       	ldi	r25, 0x25	; 37
    437e:	9f 93       	push	r25
    4380:	8f 93       	push	r24
    4382:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4386:	81 34       	cpi	r24, 0x41	; 65
    4388:	91 05       	cpc	r25, r1
    438a:	10 f0       	brcs	.+4      	; 0x4390 <twi_start+0x29a>
    438c:	80 e4       	ldi	r24, 0x40	; 64
    438e:	90 e0       	ldi	r25, 0x00	; 0
    4390:	40 e0       	ldi	r20, 0x00	; 0
    4392:	68 2f       	mov	r22, r24
    4394:	8b e2       	ldi	r24, 0x2B	; 43
    4396:	95 e2       	ldi	r25, 0x25	; 37
    4398:	fd d8       	rcall	.-3590   	; 0x3594 <udi_write_tx_buf>
	g_twi1_gyro_1_version = 0;
    439a:	10 92 4a 26 	sts	0x264A, r1	; 0x80264a <g_twi1_gyro_1_version>
	g_twi1_gyro_2_version = 0;
    439e:	10 92 25 26 	sts	0x2625, r1	; 0x802625 <g_twi1_gyro_2_version>

	do {
		/* MPU-9250 6 axis: RESET */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    43a2:	e8 e2       	ldi	r30, 0x28	; 40
    43a4:	f0 e2       	ldi	r31, 0x20	; 32
    43a6:	88 e6       	ldi	r24, 0x68	; 104
    43a8:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_PWR_MGMT_1;
    43aa:	8b e6       	ldi	r24, 0x6B	; 107
    43ac:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    43ae:	81 e0       	ldi	r24, 0x01	; 1
    43b0:	90 e0       	ldi	r25, 0x00	; 0
    43b2:	84 83       	std	Z+4, r24	; 0x04
    43b4:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_1_PWR_MGMT_1__HRESET | TWI1_SLAVE_GYRO_DTA_1_PWR_MGMT_1__CLKSEL_VAL;
    43b6:	21 e8       	ldi	r18, 0x81	; 129
    43b8:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    43bc:	80 87       	std	Z+8, r24	; 0x08
    43be:	91 87       	std	Z+9, r25	; 0x09
    43c0:	40 e0       	ldi	r20, 0x00	; 0
    43c2:	bf 01       	movw	r22, r30
    43c4:	80 ea       	ldi	r24, 0xA0	; 160
    43c6:	94 e0       	ldi	r25, 0x04	; 4
    43c8:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    43cc:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    43ce:	ed b7       	in	r30, 0x3d	; 61
    43d0:	fe b7       	in	r31, 0x3e	; 62
    43d2:	3a 96       	adiw	r30, 0x0a	; 10
    43d4:	ed bf       	out	0x3d, r30	; 61
    43d6:	fe bf       	out	0x3e, r31	; 62
    43d8:	88 23       	and	r24, r24
    43da:	f1 f0       	breq	.+60     	; 0x4418 <twi_start+0x322>
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_02);
    43dc:	8e ea       	ldi	r24, 0xAE	; 174
    43de:	9c e2       	ldi	r25, 0x2C	; 44
    43e0:	9f 93       	push	r25
    43e2:	8f 93       	push	r24
    43e4:	1f 92       	push	r1
    43e6:	80 e4       	ldi	r24, 0x40	; 64
    43e8:	8f 93       	push	r24
    43ea:	8b e2       	ldi	r24, 0x2B	; 43
    43ec:	95 e2       	ldi	r25, 0x25	; 37
    43ee:	9f 93       	push	r25
    43f0:	8f 93       	push	r24
    43f2:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    43f6:	81 34       	cpi	r24, 0x41	; 65
    43f8:	91 05       	cpc	r25, r1
    43fa:	10 f0       	brcs	.+4      	; 0x4400 <twi_start+0x30a>
    43fc:	80 e4       	ldi	r24, 0x40	; 64
    43fe:	90 e0       	ldi	r25, 0x00	; 0
    4400:	40 e0       	ldi	r20, 0x00	; 0
    4402:	68 2f       	mov	r22, r24
    4404:	8b e2       	ldi	r24, 0x2B	; 43
    4406:	95 e2       	ldi	r25, 0x25	; 37
    4408:	c5 d8       	rcall	.-3702   	; 0x3594 <udi_write_tx_buf>
    440a:	0f 90       	pop	r0
    440c:	0f 90       	pop	r0
    440e:	0f 90       	pop	r0
    4410:	0f 90       	pop	r0
    4412:	0f 90       	pop	r0
    4414:	0f 90       	pop	r0
			break;
		}
		delay_ms(10);
    4416:	2e c2       	rjmp	.+1116   	; 0x4874 <twi_start+0x77e>
    4418:	61 e5       	ldi	r22, 0x51	; 81
    441a:	73 ec       	ldi	r23, 0xC3	; 195
    441c:	80 e0       	ldi	r24, 0x00	; 0
    441e:	90 e0       	ldi	r25, 0x00	; 0
    4420:	56 db       	rcall	.-2388   	; 0x3ace <__portable_avr_delay_cycles>

		/* MPU-9250 6 axis: read Who Am I control value */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4422:	e8 e2       	ldi	r30, 0x28	; 40
    4424:	f0 e2       	ldi	r31, 0x20	; 32
    4426:	88 e6       	ldi	r24, 0x68	; 104
    4428:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_WHOAMI;
    442a:	85 e7       	ldi	r24, 0x75	; 117
    442c:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    442e:	81 e0       	ldi	r24, 0x01	; 1
    4430:	90 e0       	ldi	r25, 0x00	; 0
    4432:	84 83       	std	Z+4, r24	; 0x04
    4434:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    4436:	80 87       	std	Z+8, r24	; 0x08
    4438:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    443a:	41 e0       	ldi	r20, 0x01	; 1
    443c:	bf 01       	movw	r22, r30
    443e:	80 ea       	ldi	r24, 0xA0	; 160
    4440:	94 e0       	ldi	r25, 0x04	; 4
    4442:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    4446:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4448:	81 11       	cpse	r24, r1
    444a:	14 c2       	rjmp	.+1064   	; 0x4874 <twi_start+0x77e>
			break;
		}
		g_twi1_gyro_1_version = twi1_m_data[0];
    444c:	a3 e2       	ldi	r26, 0x23	; 35
    444e:	b5 e2       	ldi	r27, 0x25	; 37
    4450:	8c 91       	ld	r24, X
    4452:	80 93 4a 26 	sts	0x264A, r24	; 0x80264a <g_twi1_gyro_1_version>

		/* MPU-9250 6 axis: I2C bypass on to access the Magnetometer chip */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4456:	e8 e2       	ldi	r30, 0x28	; 40
    4458:	f0 e2       	ldi	r31, 0x20	; 32
    445a:	88 e6       	ldi	r24, 0x68	; 104
    445c:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_INT_PIN_CFG;
    445e:	87 e3       	ldi	r24, 0x37	; 55
    4460:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4462:	81 e0       	ldi	r24, 0x01	; 1
    4464:	90 e0       	ldi	r25, 0x00	; 0
    4466:	84 83       	std	Z+4, r24	; 0x04
    4468:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_1_INT_PIN_CFG__BYPASS_EN;
    446a:	22 e0       	ldi	r18, 0x02	; 2
    446c:	2c 93       	st	X, r18
		twi1_packet.length = 1;
    446e:	80 87       	std	Z+8, r24	; 0x08
    4470:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    4472:	40 e0       	ldi	r20, 0x00	; 0
    4474:	bf 01       	movw	r22, r30
    4476:	80 ea       	ldi	r24, 0xA0	; 160
    4478:	94 e0       	ldi	r25, 0x04	; 4
    447a:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    447e:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4480:	81 11       	cpse	r24, r1
    4482:	f8 c1       	rjmp	.+1008   	; 0x4874 <twi_start+0x77e>
			break;
		}

		/* Magnetometer: soft reset */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4484:	e8 e2       	ldi	r30, 0x28	; 40
    4486:	f0 e2       	ldi	r31, 0x20	; 32
    4488:	8c e0       	ldi	r24, 0x0C	; 12
    448a:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL2;
    448c:	8b e0       	ldi	r24, 0x0B	; 11
    448e:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4490:	81 e0       	ldi	r24, 0x01	; 1
    4492:	90 e0       	ldi	r25, 0x00	; 0
    4494:	84 83       	std	Z+4, r24	; 0x04
    4496:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL2__SRST;
    4498:	21 e0       	ldi	r18, 0x01	; 1
    449a:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    449e:	80 87       	std	Z+8, r24	; 0x08
    44a0:	91 87       	std	Z+9, r25	; 0x09
    44a2:	40 e0       	ldi	r20, 0x00	; 0
    44a4:	bf 01       	movw	r22, r30
    44a6:	80 ea       	ldi	r24, 0xA0	; 160
    44a8:	94 e0       	ldi	r25, 0x04	; 4
    44aa:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    44ae:	c8 2f       	mov	r28, r24
    44b0:	81 11       	cpse	r24, r1
			break;
		}
		delay_ms(10);
    44b2:	e0 c1       	rjmp	.+960    	; 0x4874 <twi_start+0x77e>
    44b4:	61 e5       	ldi	r22, 0x51	; 81
    44b6:	73 ec       	ldi	r23, 0xC3	; 195
    44b8:	80 e0       	ldi	r24, 0x00	; 0
    44ba:	90 e0       	ldi	r25, 0x00	; 0
    44bc:	08 db       	rcall	.-2544   	; 0x3ace <__portable_avr_delay_cycles>

		/* Magnetometer: read Device ID */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    44be:	e8 e2       	ldi	r30, 0x28	; 40
    44c0:	f0 e2       	ldi	r31, 0x20	; 32
    44c2:	8c e0       	ldi	r24, 0x0C	; 12
    44c4:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_WIA;
    44c6:	11 82       	std	Z+1, r1	; 0x01
		twi1_packet.addr_length = 1;
    44c8:	81 e0       	ldi	r24, 0x01	; 1
    44ca:	90 e0       	ldi	r25, 0x00	; 0
    44cc:	84 83       	std	Z+4, r24	; 0x04
    44ce:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    44d0:	80 87       	std	Z+8, r24	; 0x08
    44d2:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    44d4:	41 e0       	ldi	r20, 0x01	; 1
    44d6:	bf 01       	movw	r22, r30
    44d8:	80 ea       	ldi	r24, 0xA0	; 160
    44da:	94 e0       	ldi	r25, 0x04	; 4
    44dc:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    44e0:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    44e2:	81 11       	cpse	r24, r1
    44e4:	c7 c1       	rjmp	.+910    	; 0x4874 <twi_start+0x77e>
			break;
		}
		g_twi1_gyro_2_version = twi1_m_data[0];
    44e6:	80 91 23 25 	lds	r24, 0x2523	; 0x802523 <twi1_m_data>
    44ea:	80 93 25 26 	sts	0x2625, r24	; 0x802625 <g_twi1_gyro_2_version>
		g_twi1_gyro_valid = true;
    44ee:	91 e0       	ldi	r25, 0x01	; 1
    44f0:	90 93 4b 26 	sts	0x264B, r25	; 0x80264b <g_twi1_gyro_valid>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_03, g_twi1_gyro_1_version, g_twi1_gyro_2_version);
    44f4:	1f 92       	push	r1
    44f6:	8f 93       	push	r24
    44f8:	80 91 4a 26 	lds	r24, 0x264A	; 0x80264a <g_twi1_gyro_1_version>
    44fc:	1f 92       	push	r1
    44fe:	8f 93       	push	r24
    4500:	83 e7       	ldi	r24, 0x73	; 115
    4502:	9c e2       	ldi	r25, 0x2C	; 44
    4504:	9f 93       	push	r25
    4506:	8f 93       	push	r24
    4508:	1f 92       	push	r1
    450a:	80 e4       	ldi	r24, 0x40	; 64
    450c:	8f 93       	push	r24
    450e:	8b e2       	ldi	r24, 0x2B	; 43
    4510:	95 e2       	ldi	r25, 0x25	; 37
    4512:	9f 93       	push	r25
    4514:	8f 93       	push	r24
    4516:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    451a:	81 34       	cpi	r24, 0x41	; 65
    451c:	91 05       	cpc	r25, r1
    451e:	10 f0       	brcs	.+4      	; 0x4524 <twi_start+0x42e>
    4520:	80 e4       	ldi	r24, 0x40	; 64
    4522:	90 e0       	ldi	r25, 0x00	; 0
    4524:	40 e0       	ldi	r20, 0x00	; 0
    4526:	68 2f       	mov	r22, r24
    4528:	8b e2       	ldi	r24, 0x2B	; 43
    452a:	95 e2       	ldi	r25, 0x25	; 37
    452c:	33 d8       	rcall	.-3994   	; 0x3594 <udi_write_tx_buf>

		/* Magnetometer: 16 bit access and prepare for PROM access */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    452e:	e8 e2       	ldi	r30, 0x28	; 40
    4530:	f0 e2       	ldi	r31, 0x20	; 32
    4532:	8c e0       	ldi	r24, 0x0C	; 12
    4534:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL1;
    4536:	8a e0       	ldi	r24, 0x0A	; 10
    4538:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    453a:	81 e0       	ldi	r24, 0x01	; 1
    453c:	90 e0       	ldi	r25, 0x00	; 0
    453e:	84 83       	std	Z+4, r24	; 0x04
    4540:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL1__MODE_PROM_VAL;
    4542:	2f e1       	ldi	r18, 0x1F	; 31
    4544:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    4548:	80 87       	std	Z+8, r24	; 0x08
    454a:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    454c:	40 e0       	ldi	r20, 0x00	; 0
    454e:	bf 01       	movw	r22, r30
    4550:	80 ea       	ldi	r24, 0xA0	; 160
    4552:	94 e0       	ldi	r25, 0x04	; 4
    4554:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    4558:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    455a:	8d b7       	in	r24, 0x3d	; 61
    455c:	9e b7       	in	r25, 0x3e	; 62
    455e:	0a 96       	adiw	r24, 0x0a	; 10
    4560:	8d bf       	out	0x3d, r24	; 61
    4562:	9e bf       	out	0x3e, r25	; 62
    4564:	c1 11       	cpse	r28, r1
    4566:	86 c1       	rjmp	.+780    	; 0x4874 <twi_start+0x77e>
			break;
		}

		/* Magnetometer: read correction data for X, Y and Z */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4568:	e8 e2       	ldi	r30, 0x28	; 40
    456a:	f0 e2       	ldi	r31, 0x20	; 32
    456c:	8c e0       	ldi	r24, 0x0C	; 12
    456e:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_ASAX;
    4570:	80 e1       	ldi	r24, 0x10	; 16
    4572:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4574:	81 e0       	ldi	r24, 0x01	; 1
    4576:	90 e0       	ldi	r25, 0x00	; 0
    4578:	84 83       	std	Z+4, r24	; 0x04
    457a:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 3;
    457c:	83 e0       	ldi	r24, 0x03	; 3
    457e:	90 e0       	ldi	r25, 0x00	; 0
    4580:	80 87       	std	Z+8, r24	; 0x08
    4582:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    4584:	41 e0       	ldi	r20, 0x01	; 1
    4586:	bf 01       	movw	r22, r30
    4588:	80 ea       	ldi	r24, 0xA0	; 160
    458a:	94 e0       	ldi	r25, 0x04	; 4
    458c:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    4590:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4592:	81 11       	cpse	r24, r1
    4594:	6f c1       	rjmp	.+734    	; 0x4874 <twi_start+0x77e>
			break;
		}
		g_twi1_gyro_2_asax = twi1_m_data[0];
    4596:	a3 e2       	ldi	r26, 0x23	; 35
    4598:	b5 e2       	ldi	r27, 0x25	; 37
    459a:	8c 91       	ld	r24, X
    459c:	80 93 24 26 	sts	0x2624, r24	; 0x802624 <g_twi1_gyro_2_asax>
		g_twi1_gyro_2_asay = twi1_m_data[1];
    45a0:	11 96       	adiw	r26, 0x01	; 1
    45a2:	8c 91       	ld	r24, X
    45a4:	11 97       	sbiw	r26, 0x01	; 1
    45a6:	80 93 23 26 	sts	0x2623, r24	; 0x802623 <g_twi1_gyro_2_asay>
		g_twi1_gyro_2_asaz = twi1_m_data[2];
    45aa:	12 96       	adiw	r26, 0x02	; 2
    45ac:	8c 91       	ld	r24, X
    45ae:	12 97       	sbiw	r26, 0x02	; 2
    45b0:	80 93 22 26 	sts	0x2622, r24	; 0x802622 <g_twi1_gyro_2_asaz>

		/* Magnetometer: mode change via power-down mode */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    45b4:	e8 e2       	ldi	r30, 0x28	; 40
    45b6:	f0 e2       	ldi	r31, 0x20	; 32
    45b8:	8c e0       	ldi	r24, 0x0C	; 12
    45ba:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL1;
    45bc:	8a e0       	ldi	r24, 0x0A	; 10
    45be:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    45c0:	81 e0       	ldi	r24, 0x01	; 1
    45c2:	90 e0       	ldi	r25, 0x00	; 0
    45c4:	84 83       	std	Z+4, r24	; 0x04
    45c6:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL1__MODE_16B_POWER_DOWN;
    45c8:	20 e1       	ldi	r18, 0x10	; 16
    45ca:	2c 93       	st	X, r18
		twi1_packet.length = 1;
    45cc:	80 87       	std	Z+8, r24	; 0x08
    45ce:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    45d0:	40 e0       	ldi	r20, 0x00	; 0
    45d2:	bf 01       	movw	r22, r30
    45d4:	80 ea       	ldi	r24, 0xA0	; 160
    45d6:	94 e0       	ldi	r25, 0x04	; 4
    45d8:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    45dc:	c8 2f       	mov	r28, r24
    45de:	81 11       	cpse	r24, r1
			break;
		}
		delay_ms(10);
    45e0:	49 c1       	rjmp	.+658    	; 0x4874 <twi_start+0x77e>
    45e2:	61 e5       	ldi	r22, 0x51	; 81
    45e4:	73 ec       	ldi	r23, 0xC3	; 195
    45e6:	80 e0       	ldi	r24, 0x00	; 0
    45e8:	90 e0       	ldi	r25, 0x00	; 0
    45ea:	71 da       	rcall	.-2846   	; 0x3ace <__portable_avr_delay_cycles>

		/* Magnetometer: mode change for 16bit and run all axis at 8 Hz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    45ec:	e8 e2       	ldi	r30, 0x28	; 40
    45ee:	f0 e2       	ldi	r31, 0x20	; 32
    45f0:	8c e0       	ldi	r24, 0x0C	; 12
    45f2:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_CNTL1;
    45f4:	8a e0       	ldi	r24, 0x0A	; 10
    45f6:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    45f8:	81 e0       	ldi	r24, 0x01	; 1
    45fa:	90 e0       	ldi	r25, 0x00	; 0
    45fc:	84 83       	std	Z+4, r24	; 0x04
    45fe:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_2_CNTL1__MODE_16B_RUN_8HZ_VAL;
    4600:	22 e1       	ldi	r18, 0x12	; 18
    4602:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    4606:	80 87       	std	Z+8, r24	; 0x08
    4608:	91 87       	std	Z+9, r25	; 0x09
    460a:	40 e0       	ldi	r20, 0x00	; 0
    460c:	bf 01       	movw	r22, r30
    460e:	80 ea       	ldi	r24, 0xA0	; 160
    4610:	94 e0       	ldi	r25, 0x04	; 4
    4612:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    4616:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4618:	81 11       	cpse	r24, r1
    461a:	2c c1       	rjmp	.+600    	; 0x4874 <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: set gyro offset values */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    461c:	a8 e2       	ldi	r26, 0x28	; 40
    461e:	b0 e2       	ldi	r27, 0x20	; 32
    4620:	88 e6       	ldi	r24, 0x68	; 104
    4622:	8c 93       	st	X, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_GYRO_XG_OFFSET_H;
    4624:	83 e1       	ldi	r24, 0x13	; 19
    4626:	11 96       	adiw	r26, 0x01	; 1
    4628:	8c 93       	st	X, r24
    462a:	11 97       	sbiw	r26, 0x01	; 1
		twi1_packet.addr_length = 1;
    462c:	81 e0       	ldi	r24, 0x01	; 1
    462e:	90 e0       	ldi	r25, 0x00	; 0
    4630:	14 96       	adiw	r26, 0x04	; 4
    4632:	8d 93       	st	X+, r24
    4634:	9c 93       	st	X, r25
    4636:	15 97       	sbiw	r26, 0x05	; 5
		twi1_m_data[0] = (uint8_t) (g_twi1_gyro_1_gyro_ofsx >> 8);
    4638:	80 91 4c 20 	lds	r24, 0x204C	; 0x80204c <g_twi1_gyro_1_gyro_ofsx>
    463c:	90 91 4d 20 	lds	r25, 0x204D	; 0x80204d <g_twi1_gyro_1_gyro_ofsx+0x1>
    4640:	e3 e2       	ldi	r30, 0x23	; 35
    4642:	f5 e2       	ldi	r31, 0x25	; 37
    4644:	90 83       	st	Z, r25
		twi1_m_data[1] = (uint8_t) (g_twi1_gyro_1_gyro_ofsx & 0xFF);
    4646:	81 83       	std	Z+1, r24	; 0x01
		twi1_m_data[2] = (uint8_t) (g_twi1_gyro_1_gyro_ofsy >> 8);
    4648:	80 91 4a 20 	lds	r24, 0x204A	; 0x80204a <g_twi1_gyro_1_gyro_ofsy>
    464c:	90 91 4b 20 	lds	r25, 0x204B	; 0x80204b <g_twi1_gyro_1_gyro_ofsy+0x1>
    4650:	92 83       	std	Z+2, r25	; 0x02
		twi1_m_data[3] = (uint8_t) (g_twi1_gyro_1_gyro_ofsy & 0xFF);
    4652:	83 83       	std	Z+3, r24	; 0x03
		twi1_m_data[4] = (uint8_t) (g_twi1_gyro_1_gyro_ofsz >> 8);
    4654:	80 91 48 20 	lds	r24, 0x2048	; 0x802048 <g_twi1_gyro_1_gyro_ofsz>
    4658:	90 91 49 20 	lds	r25, 0x2049	; 0x802049 <g_twi1_gyro_1_gyro_ofsz+0x1>
    465c:	94 83       	std	Z+4, r25	; 0x04
		twi1_m_data[5] = (uint8_t) (g_twi1_gyro_1_gyro_ofsz & 0xFF);
    465e:	85 83       	std	Z+5, r24	; 0x05
		twi1_packet.length = 6;
    4660:	86 e0       	ldi	r24, 0x06	; 6
    4662:	90 e0       	ldi	r25, 0x00	; 0
    4664:	18 96       	adiw	r26, 0x08	; 8
    4666:	8d 93       	st	X+, r24
    4668:	9c 93       	st	X, r25
    466a:	19 97       	sbiw	r26, 0x09	; 9
    466c:	40 e0       	ldi	r20, 0x00	; 0
    466e:	bd 01       	movw	r22, r26
    4670:	80 ea       	ldi	r24, 0xA0	; 160
    4672:	94 e0       	ldi	r25, 0x04	; 4
    4674:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    4678:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    467a:	81 11       	cpse	r24, r1
    467c:	fb c0       	rjmp	.+502    	; 0x4874 <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: set accel offset values */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    467e:	e8 e2       	ldi	r30, 0x28	; 40
    4680:	f0 e2       	ldi	r31, 0x20	; 32
    4682:	88 e6       	ldi	r24, 0x68	; 104
    4684:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_XA_OFFSET_H;
    4686:	87 e7       	ldi	r24, 0x77	; 119
    4688:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    468a:	81 e0       	ldi	r24, 0x01	; 1
    468c:	90 e0       	ldi	r25, 0x00	; 0
    468e:	84 83       	std	Z+4, r24	; 0x04
    4690:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = (uint8_t) ((g_twi1_gyro_1_accel_ofsx & 0x7F80) >> 7);
    4692:	80 91 58 20 	lds	r24, 0x2058	; 0x802058 <g_twi1_gyro_1_accel_ofsx>
    4696:	90 91 59 20 	lds	r25, 0x2059	; 0x802059 <g_twi1_gyro_1_accel_ofsx+0x1>
    469a:	a3 e2       	ldi	r26, 0x23	; 35
    469c:	b5 e2       	ldi	r27, 0x25	; 37
    469e:	9c 01       	movw	r18, r24
    46a0:	22 0f       	add	r18, r18
    46a2:	23 2f       	mov	r18, r19
    46a4:	22 1f       	adc	r18, r18
    46a6:	33 0b       	sbc	r19, r19
    46a8:	31 95       	neg	r19
    46aa:	2c 93       	st	X, r18
		twi1_m_data[1] = (uint8_t) ((g_twi1_gyro_1_accel_ofsx &   0x7F) << 1);
    46ac:	88 0f       	add	r24, r24
    46ae:	11 96       	adiw	r26, 0x01	; 1
    46b0:	8c 93       	st	X, r24
		twi1_packet.length = 2;
    46b2:	82 e0       	ldi	r24, 0x02	; 2
    46b4:	90 e0       	ldi	r25, 0x00	; 0
    46b6:	80 87       	std	Z+8, r24	; 0x08
    46b8:	91 87       	std	Z+9, r25	; 0x09
    46ba:	40 e0       	ldi	r20, 0x00	; 0
    46bc:	bf 01       	movw	r22, r30
    46be:	80 ea       	ldi	r24, 0xA0	; 160
    46c0:	94 e0       	ldi	r25, 0x04	; 4
    46c2:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    46c6:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    46c8:	81 11       	cpse	r24, r1
    46ca:	d4 c0       	rjmp	.+424    	; 0x4874 <twi_start+0x77e>
			break;
		}

		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_YA_OFFSET_H;
    46cc:	8a e7       	ldi	r24, 0x7A	; 122
    46ce:	80 93 29 20 	sts	0x2029, r24	; 0x802029 <twi1_packet+0x1>
		twi1_m_data[0] = (uint8_t) ((g_twi1_gyro_1_accel_ofsy & 0x7F80) >> 7);
    46d2:	80 91 56 20 	lds	r24, 0x2056	; 0x802056 <g_twi1_gyro_1_accel_ofsy>
    46d6:	90 91 57 20 	lds	r25, 0x2057	; 0x802057 <g_twi1_gyro_1_accel_ofsy+0x1>
    46da:	e3 e2       	ldi	r30, 0x23	; 35
    46dc:	f5 e2       	ldi	r31, 0x25	; 37
    46de:	9c 01       	movw	r18, r24
    46e0:	22 0f       	add	r18, r18
    46e2:	23 2f       	mov	r18, r19
    46e4:	22 1f       	adc	r18, r18
    46e6:	33 0b       	sbc	r19, r19
    46e8:	31 95       	neg	r19
    46ea:	20 83       	st	Z, r18
		twi1_m_data[1] = (uint8_t) ((g_twi1_gyro_1_accel_ofsy &   0x7F) << 1);
    46ec:	88 0f       	add	r24, r24
    46ee:	81 83       	std	Z+1, r24	; 0x01
    46f0:	40 e0       	ldi	r20, 0x00	; 0
    46f2:	68 e2       	ldi	r22, 0x28	; 40
    46f4:	70 e2       	ldi	r23, 0x20	; 32
    46f6:	80 ea       	ldi	r24, 0xA0	; 160
    46f8:	94 e0       	ldi	r25, 0x04	; 4
    46fa:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    46fe:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4700:	81 11       	cpse	r24, r1
    4702:	b8 c0       	rjmp	.+368    	; 0x4874 <twi_start+0x77e>
			break;
		}

		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_ZA_OFFSET_H;
    4704:	8d e7       	ldi	r24, 0x7D	; 125
    4706:	80 93 29 20 	sts	0x2029, r24	; 0x802029 <twi1_packet+0x1>
		twi1_m_data[0] = (uint8_t) ((g_twi1_gyro_1_accel_ofsz & 0x7F80) >> 7);
    470a:	80 91 54 20 	lds	r24, 0x2054	; 0x802054 <g_twi1_gyro_1_accel_ofsz>
    470e:	90 91 55 20 	lds	r25, 0x2055	; 0x802055 <g_twi1_gyro_1_accel_ofsz+0x1>
    4712:	e3 e2       	ldi	r30, 0x23	; 35
    4714:	f5 e2       	ldi	r31, 0x25	; 37
    4716:	9c 01       	movw	r18, r24
    4718:	22 0f       	add	r18, r18
    471a:	23 2f       	mov	r18, r19
    471c:	22 1f       	adc	r18, r18
    471e:	33 0b       	sbc	r19, r19
    4720:	31 95       	neg	r19
    4722:	20 83       	st	Z, r18
		twi1_m_data[1] = (uint8_t) ((g_twi1_gyro_1_accel_ofsz &   0x7F) << 1);
    4724:	88 0f       	add	r24, r24
    4726:	81 83       	std	Z+1, r24	; 0x01
    4728:	40 e0       	ldi	r20, 0x00	; 0
    472a:	68 e2       	ldi	r22, 0x28	; 40
    472c:	70 e2       	ldi	r23, 0x20	; 32
    472e:	80 ea       	ldi	r24, 0xA0	; 160
    4730:	94 e0       	ldi	r25, 0x04	; 4
    4732:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    4736:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4738:	81 11       	cpse	r24, r1
    473a:	9c c0       	rjmp	.+312    	; 0x4874 <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: FIFO frequency = 10 Hz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    473c:	e8 e2       	ldi	r30, 0x28	; 40
    473e:	f0 e2       	ldi	r31, 0x20	; 32
    4740:	88 e6       	ldi	r24, 0x68	; 104
    4742:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_SMPLRT_DIV;
    4744:	89 e1       	ldi	r24, 0x19	; 25
    4746:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4748:	81 e0       	ldi	r24, 0x01	; 1
    474a:	90 e0       	ldi	r25, 0x00	; 0
    474c:	84 83       	std	Z+4, r24	; 0x04
    474e:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = 99;
    4750:	23 e6       	ldi	r18, 0x63	; 99
    4752:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    4756:	80 87       	std	Z+8, r24	; 0x08
    4758:	91 87       	std	Z+9, r25	; 0x09
    475a:	40 e0       	ldi	r20, 0x00	; 0
    475c:	bf 01       	movw	r22, r30
    475e:	80 ea       	ldi	r24, 0xA0	; 160
    4760:	94 e0       	ldi	r25, 0x04	; 4
    4762:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    4766:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4768:	81 11       	cpse	r24, r1
    476a:	84 c0       	rjmp	.+264    	; 0x4874 <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: Bandwidth = 5 Hz, Fs = 1 kHz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    476c:	e8 e2       	ldi	r30, 0x28	; 40
    476e:	f0 e2       	ldi	r31, 0x20	; 32
    4770:	88 e6       	ldi	r24, 0x68	; 104
    4772:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_CONFIG;
    4774:	8a e1       	ldi	r24, 0x1A	; 26
    4776:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4778:	81 e0       	ldi	r24, 0x01	; 1
    477a:	90 e0       	ldi	r25, 0x00	; 0
    477c:	84 83       	std	Z+4, r24	; 0x04
    477e:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = 6;
    4780:	26 e0       	ldi	r18, 0x06	; 6
    4782:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    4786:	80 87       	std	Z+8, r24	; 0x08
    4788:	91 87       	std	Z+9, r25	; 0x09
    478a:	40 e0       	ldi	r20, 0x00	; 0
    478c:	bf 01       	movw	r22, r30
    478e:	80 ea       	ldi	r24, 0xA0	; 160
    4790:	94 e0       	ldi	r25, 0x04	; 4
    4792:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    4796:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4798:	81 11       	cpse	r24, r1
    479a:	6c c0       	rjmp	.+216    	; 0x4874 <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: Bandwidth = 5 Hz, Fs = 1 kHz */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    479c:	e8 e2       	ldi	r30, 0x28	; 40
    479e:	f0 e2       	ldi	r31, 0x20	; 32
    47a0:	88 e6       	ldi	r24, 0x68	; 104
    47a2:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_ACCEL_CONFIG2;
    47a4:	8d e1       	ldi	r24, 0x1D	; 29
    47a6:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    47a8:	81 e0       	ldi	r24, 0x01	; 1
    47aa:	90 e0       	ldi	r25, 0x00	; 0
    47ac:	84 83       	std	Z+4, r24	; 0x04
    47ae:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = 6;
    47b0:	26 e0       	ldi	r18, 0x06	; 6
    47b2:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    47b6:	80 87       	std	Z+8, r24	; 0x08
    47b8:	91 87       	std	Z+9, r25	; 0x09
    47ba:	40 e0       	ldi	r20, 0x00	; 0
    47bc:	bf 01       	movw	r22, r30
    47be:	80 ea       	ldi	r24, 0xA0	; 160
    47c0:	94 e0       	ldi	r25, 0x04	; 4
    47c2:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    47c6:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    47c8:	81 11       	cpse	r24, r1
    47ca:	54 c0       	rjmp	.+168    	; 0x4874 <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: Wake On Motion interrupt = 0.1 g (1 LSB = 4 mg) */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    47cc:	e8 e2       	ldi	r30, 0x28	; 40
    47ce:	f0 e2       	ldi	r31, 0x20	; 32
    47d0:	88 e6       	ldi	r24, 0x68	; 104
    47d2:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_WOM_THR;
    47d4:	8f e1       	ldi	r24, 0x1F	; 31
    47d6:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    47d8:	81 e0       	ldi	r24, 0x01	; 1
    47da:	90 e0       	ldi	r25, 0x00	; 0
    47dc:	84 83       	std	Z+4, r24	; 0x04
    47de:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = 25;
    47e0:	29 e1       	ldi	r18, 0x19	; 25
    47e2:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    47e6:	80 87       	std	Z+8, r24	; 0x08
    47e8:	91 87       	std	Z+9, r25	; 0x09
    47ea:	40 e0       	ldi	r20, 0x00	; 0
    47ec:	bf 01       	movw	r22, r30
    47ee:	80 ea       	ldi	r24, 0xA0	; 160
    47f0:	94 e0       	ldi	r25, 0x04	; 4
    47f2:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    47f6:	c8 2f       	mov	r28, r24
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    47f8:	81 11       	cpse	r24, r1
    47fa:	3c c0       	rjmp	.+120    	; 0x4874 <twi_start+0x77e>
			break;
		}

		/* MPU-9250 6 axis: RESET all internal data paths */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    47fc:	e8 e2       	ldi	r30, 0x28	; 40
    47fe:	f0 e2       	ldi	r31, 0x20	; 32
    4800:	88 e6       	ldi	r24, 0x68	; 104
    4802:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_USER_CTRL;
    4804:	8a e6       	ldi	r24, 0x6A	; 106
    4806:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4808:	81 e0       	ldi	r24, 0x01	; 1
    480a:	90 e0       	ldi	r25, 0x00	; 0
    480c:	84 83       	std	Z+4, r24	; 0x04
    480e:	95 83       	std	Z+5, r25	; 0x05
		twi1_m_data[0] = TWI1_SLAVE_GYRO_DTA_1_USER_CTRL__SIG_COND_RST;  // | TWI1_SLAVE_GYRO_DTA_1_USER_CTRL__FIFO_EN;
    4810:	21 e0       	ldi	r18, 0x01	; 1
    4812:	20 93 23 25 	sts	0x2523, r18	; 0x802523 <twi1_m_data>
		twi1_packet.length = 1;
    4816:	80 87       	std	Z+8, r24	; 0x08
    4818:	91 87       	std	Z+9, r25	; 0x09
    481a:	40 e0       	ldi	r20, 0x00	; 0
    481c:	bf 01       	movw	r22, r30
    481e:	80 ea       	ldi	r24, 0xA0	; 160
    4820:	94 e0       	ldi	r25, 0x04	; 4
    4822:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4826:	c8 2f       	mov	r28, r24
    4828:	81 11       	cpse	r24, r1
			break;
		}
		delay_ms(10);
    482a:	24 c0       	rjmp	.+72     	; 0x4874 <twi_start+0x77e>
    482c:	61 e5       	ldi	r22, 0x51	; 81
    482e:	73 ec       	ldi	r23, 0xC3	; 195
    4830:	80 e0       	ldi	r24, 0x00	; 0
    4832:	90 e0       	ldi	r25, 0x00	; 0
    4834:	4c d9       	rcall	.-3432   	; 0x3ace <__portable_avr_delay_cycles>

		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_04);
    4836:	85 e5       	ldi	r24, 0x55	; 85
    4838:	9c e2       	ldi	r25, 0x2C	; 44
    483a:	9f 93       	push	r25
    483c:	8f 93       	push	r24
    483e:	1f 92       	push	r1
    4840:	80 e4       	ldi	r24, 0x40	; 64
    4842:	8f 93       	push	r24
    4844:	8b e2       	ldi	r24, 0x2B	; 43
    4846:	95 e2       	ldi	r25, 0x25	; 37
    4848:	9f 93       	push	r25
    484a:	8f 93       	push	r24
    484c:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4850:	81 34       	cpi	r24, 0x41	; 65
    4852:	91 05       	cpc	r25, r1
    4854:	10 f0       	brcs	.+4      	; 0x485a <twi_start+0x764>
    4856:	80 e4       	ldi	r24, 0x40	; 64
    4858:	90 e0       	ldi	r25, 0x00	; 0
    485a:	40 e0       	ldi	r20, 0x00	; 0
    485c:	68 2f       	mov	r22, r24
    485e:	8b e2       	ldi	r24, 0x2B	; 43
    4860:	95 e2       	ldi	r25, 0x25	; 37
    4862:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    4866:	0f 90       	pop	r0
    4868:	0f 90       	pop	r0
    486a:	0f 90       	pop	r0
    486c:	0f 90       	pop	r0
    486e:	0f 90       	pop	r0
    4870:	0f 90       	pop	r0
    4872:	23 c0       	rjmp	.+70     	; 0x48ba <twi_start+0x7c4>
		return;
	} while(false);

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_GYRO_05, sc);
    4874:	8c 2f       	mov	r24, r28
    4876:	0c 2e       	mov	r0, r28
    4878:	00 0c       	add	r0, r0
    487a:	99 0b       	sbc	r25, r25
    487c:	9f 93       	push	r25
    487e:	cf 93       	push	r28
    4880:	84 e2       	ldi	r24, 0x24	; 36
    4882:	9c e2       	ldi	r25, 0x2C	; 44
    4884:	9f 93       	push	r25
    4886:	8f 93       	push	r24
    4888:	1f 92       	push	r1
    488a:	80 e4       	ldi	r24, 0x40	; 64
    488c:	8f 93       	push	r24
    488e:	8b e2       	ldi	r24, 0x2B	; 43
    4890:	95 e2       	ldi	r25, 0x25	; 37
    4892:	9f 93       	push	r25
    4894:	8f 93       	push	r24
    4896:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    489a:	81 34       	cpi	r24, 0x41	; 65
    489c:	91 05       	cpc	r25, r1
    489e:	10 f0       	brcs	.+4      	; 0x48a4 <twi_start+0x7ae>
    48a0:	80 e4       	ldi	r24, 0x40	; 64
    48a2:	90 e0       	ldi	r25, 0x00	; 0
    48a4:	40 e0       	ldi	r20, 0x00	; 0
    48a6:	68 2f       	mov	r22, r24
    48a8:	8b e2       	ldi	r24, 0x2B	; 43
    48aa:	95 e2       	ldi	r25, 0x25	; 37
    48ac:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    48b0:	ed b7       	in	r30, 0x3d	; 61
    48b2:	fe b7       	in	r31, 0x3e	; 62
    48b4:	38 96       	adiw	r30, 0x08	; 8
    48b6:	ed bf       	out	0x3d, r30	; 61
    48b8:	fe bf       	out	0x3e, r31	; 62

static void init_twi1_baro(void)
{
	status_code_t sc;

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_01, TWI1_SLAVE_BARO_ADDR);
    48ba:	1f 92       	push	r1
    48bc:	86 e7       	ldi	r24, 0x76	; 118
    48be:	8f 93       	push	r24
    48c0:	88 ee       	ldi	r24, 0xE8	; 232
    48c2:	9b e2       	ldi	r25, 0x2B	; 43
    48c4:	9f 93       	push	r25
    48c6:	8f 93       	push	r24
    48c8:	1f 92       	push	r1
    48ca:	80 e4       	ldi	r24, 0x40	; 64
    48cc:	8f 93       	push	r24
    48ce:	8b e2       	ldi	r24, 0x2B	; 43
    48d0:	95 e2       	ldi	r25, 0x25	; 37
    48d2:	9f 93       	push	r25
    48d4:	8f 93       	push	r24
    48d6:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    48da:	81 34       	cpi	r24, 0x41	; 65
    48dc:	91 05       	cpc	r25, r1
    48de:	10 f0       	brcs	.+4      	; 0x48e4 <twi_start+0x7ee>
    48e0:	80 e4       	ldi	r24, 0x40	; 64
    48e2:	90 e0       	ldi	r25, 0x00	; 0
    48e4:	40 e0       	ldi	r20, 0x00	; 0
    48e6:	68 2f       	mov	r22, r24
    48e8:	8b e2       	ldi	r24, 0x2B	; 43
    48ea:	95 e2       	ldi	r25, 0x25	; 37
    48ec:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>

	do {
		twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    48f0:	e8 e2       	ldi	r30, 0x28	; 40
    48f2:	f0 e2       	ldi	r31, 0x20	; 32
    48f4:	86 e7       	ldi	r24, 0x76	; 118
    48f6:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_RESET;
    48f8:	8e e1       	ldi	r24, 0x1E	; 30
    48fa:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    48fc:	81 e0       	ldi	r24, 0x01	; 1
    48fe:	90 e0       	ldi	r25, 0x00	; 0
    4900:	84 83       	std	Z+4, r24	; 0x04
    4902:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 0;
    4904:	10 86       	std	Z+8, r1	; 0x08
    4906:	11 86       	std	Z+9, r1	; 0x09
    4908:	40 e0       	ldi	r20, 0x00	; 0
    490a:	bf 01       	movw	r22, r30
    490c:	80 ea       	ldi	r24, 0xA0	; 160
    490e:	94 e0       	ldi	r25, 0x04	; 4
    4910:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
		sc = twi_master_write(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4914:	c8 2f       	mov	r28, r24
    4916:	8d b7       	in	r24, 0x3d	; 61
    4918:	9e b7       	in	r25, 0x3e	; 62
    491a:	08 96       	adiw	r24, 0x08	; 8
    491c:	8d bf       	out	0x3d, r24	; 61
    491e:	9e bf       	out	0x3e, r25	; 62
    4920:	c1 11       	cpse	r28, r1
			break;
		}
		delay_ms(3);
    4922:	f6 c0       	rjmp	.+492    	; 0x4b10 <twi_start+0xa1a>
    4924:	68 e9       	ldi	r22, 0x98	; 152
    4926:	7a e3       	ldi	r23, 0x3A	; 58
    4928:	80 e0       	ldi	r24, 0x00	; 0
    492a:	90 e0       	ldi	r25, 0x00	; 0
    492c:	d0 d8       	rcall	.-3680   	; 0x3ace <__portable_avr_delay_cycles>

		twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    492e:	e8 e2       	ldi	r30, 0x28	; 40
    4930:	f0 e2       	ldi	r31, 0x20	; 32
    4932:	86 e7       	ldi	r24, 0x76	; 118
    4934:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_VERSION;
    4936:	8e ea       	ldi	r24, 0xAE	; 174
    4938:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    493a:	81 e0       	ldi	r24, 0x01	; 1
    493c:	90 e0       	ldi	r25, 0x00	; 0
    493e:	84 83       	std	Z+4, r24	; 0x04
    4940:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 2;
    4942:	82 e0       	ldi	r24, 0x02	; 2
    4944:	90 e0       	ldi	r25, 0x00	; 0
    4946:	80 87       	std	Z+8, r24	; 0x08
    4948:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    494a:	41 e0       	ldi	r20, 0x01	; 1
    494c:	bf 01       	movw	r22, r30
    494e:	80 ea       	ldi	r24, 0xA0	; 160
    4950:	94 e0       	ldi	r25, 0x04	; 4
    4952:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    4956:	c8 2f       	mov	r28, r24
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4958:	88 23       	and	r24, r24
    495a:	21 f1       	breq	.+72     	; 0x49a4 <twi_start+0x8ae>
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_02, sc);
    495c:	8c 2f       	mov	r24, r28
    495e:	0c 2e       	mov	r0, r28
    4960:	00 0c       	add	r0, r0
    4962:	99 0b       	sbc	r25, r25
    4964:	9f 93       	push	r25
    4966:	cf 93       	push	r28
    4968:	83 eb       	ldi	r24, 0xB3	; 179
    496a:	9b e2       	ldi	r25, 0x2B	; 43
    496c:	9f 93       	push	r25
    496e:	8f 93       	push	r24
    4970:	1f 92       	push	r1
    4972:	80 e4       	ldi	r24, 0x40	; 64
    4974:	8f 93       	push	r24
    4976:	8b e2       	ldi	r24, 0x2B	; 43
    4978:	95 e2       	ldi	r25, 0x25	; 37
    497a:	9f 93       	push	r25
    497c:	8f 93       	push	r24
    497e:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4982:	81 34       	cpi	r24, 0x41	; 65
    4984:	91 05       	cpc	r25, r1
    4986:	10 f0       	brcs	.+4      	; 0x498c <twi_start+0x896>
    4988:	80 e4       	ldi	r24, 0x40	; 64
    498a:	90 e0       	ldi	r25, 0x00	; 0
    498c:	40 e0       	ldi	r20, 0x00	; 0
    498e:	68 2f       	mov	r22, r24
    4990:	8b e2       	ldi	r24, 0x2B	; 43
    4992:	95 e2       	ldi	r25, 0x25	; 37
    4994:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    4998:	ed b7       	in	r30, 0x3d	; 61
    499a:	fe b7       	in	r31, 0x3e	; 62
    499c:	38 96       	adiw	r30, 0x08	; 8
    499e:	ed bf       	out	0x3d, r30	; 61
    49a0:	fe bf       	out	0x3e, r31	; 62
    49a2:	b6 c0       	rjmp	.+364    	; 0x4b10 <twi_start+0xa1a>
			break;
		}
		g_twi1_baro_version = (((uint16_t)twi1_m_data[0] << 8) | (uint16_t)twi1_m_data[1]) >> 4;
    49a4:	e3 e2       	ldi	r30, 0x23	; 35
    49a6:	f5 e2       	ldi	r31, 0x25	; 37
    49a8:	80 81       	ld	r24, Z
    49aa:	90 e0       	ldi	r25, 0x00	; 0
    49ac:	98 2f       	mov	r25, r24
    49ae:	88 27       	eor	r24, r24
    49b0:	21 81       	ldd	r18, Z+1	; 0x01
    49b2:	82 2b       	or	r24, r18
    49b4:	92 95       	swap	r25
    49b6:	82 95       	swap	r24
    49b8:	8f 70       	andi	r24, 0x0F	; 15
    49ba:	89 27       	eor	r24, r25
    49bc:	9f 70       	andi	r25, 0x0F	; 15
    49be:	89 27       	eor	r24, r25
    49c0:	80 93 0d 26 	sts	0x260D, r24	; 0x80260d <g_twi1_baro_version>
    49c4:	90 93 0e 26 	sts	0x260E, r25	; 0x80260e <g_twi1_baro_version+0x1>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_03, g_twi1_baro_version);
    49c8:	9f 93       	push	r25
    49ca:	8f 93       	push	r24
    49cc:	8d e7       	ldi	r24, 0x7D	; 125
    49ce:	9b e2       	ldi	r25, 0x2B	; 43
    49d0:	9f 93       	push	r25
    49d2:	8f 93       	push	r24
    49d4:	1f 92       	push	r1
    49d6:	80 e4       	ldi	r24, 0x40	; 64
    49d8:	8f 93       	push	r24
    49da:	8b e2       	ldi	r24, 0x2B	; 43
    49dc:	95 e2       	ldi	r25, 0x25	; 37
    49de:	9f 93       	push	r25
    49e0:	8f 93       	push	r24
    49e2:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    49e6:	81 34       	cpi	r24, 0x41	; 65
    49e8:	91 05       	cpc	r25, r1
    49ea:	10 f0       	brcs	.+4      	; 0x49f0 <twi_start+0x8fa>
    49ec:	80 e4       	ldi	r24, 0x40	; 64
    49ee:	90 e0       	ldi	r25, 0x00	; 0
    49f0:	40 e0       	ldi	r20, 0x00	; 0
    49f2:	68 2f       	mov	r22, r24
    49f4:	8b e2       	ldi	r24, 0x2B	; 43
    49f6:	95 e2       	ldi	r25, 0x25	; 37
    49f8:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    49fc:	0f 2e       	mov	r0, r31
    49fe:	ff ef       	ldi	r31, 0xFF	; 255
    4a00:	ef 2e       	mov	r14, r31
    4a02:	f5 e2       	ldi	r31, 0x25	; 37
    4a04:	ff 2e       	mov	r15, r31
    4a06:	f0 2d       	mov	r31, r0
    4a08:	8d b7       	in	r24, 0x3d	; 61
    4a0a:	9e b7       	in	r25, 0x3e	; 62
    4a0c:	08 96       	adiw	r24, 0x08	; 8
    4a0e:	8d bf       	out	0x3d, r24	; 61
    4a10:	9e bf       	out	0x3e, r25	; 62

		for (int adr = 1; adr < C_TWI1_BARO_C_CNT; ++adr) {
    4a12:	88 24       	eor	r8, r8
    4a14:	83 94       	inc	r8
    4a16:	91 2c       	mov	r9, r1
			twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    4a18:	c8 e2       	ldi	r28, 0x28	; 40
    4a1a:	d0 e2       	ldi	r29, 0x20	; 32
    4a1c:	0f 2e       	mov	r0, r31
    4a1e:	f6 e7       	ldi	r31, 0x76	; 118
    4a20:	7f 2e       	mov	r7, r31
    4a22:	f0 2d       	mov	r31, r0
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_PROM | (adr << 1);
			twi1_packet.addr_length = 1;
    4a24:	aa 24       	eor	r10, r10
    4a26:	a3 94       	inc	r10
    4a28:	b1 2c       	mov	r11, r1
			twi1_packet.length = 2;
    4a2a:	68 94       	set
    4a2c:	cc 24       	eor	r12, r12
    4a2e:	c1 f8       	bld	r12, 1
    4a30:	d1 2c       	mov	r13, r1
			if (sc != STATUS_OK) {
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_04, adr, sc);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
				break;
			}
			g_twi1_baro_c[adr] = (twi1_m_data[0] << 8) | twi1_m_data[1];
    4a32:	03 e2       	ldi	r16, 0x23	; 35
    4a34:	15 e2       	ldi	r17, 0x25	; 37
		g_twi1_baro_version = (((uint16_t)twi1_m_data[0] << 8) | (uint16_t)twi1_m_data[1]) >> 4;
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_03, g_twi1_baro_version);
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

		for (int adr = 1; adr < C_TWI1_BARO_C_CNT; ++adr) {
			twi1_packet.chip = TWI1_SLAVE_BARO_ADDR;
    4a36:	78 82       	st	Y, r7
			twi1_packet.addr[0] = TWI1_SLAVE_BARO_REG_PROM | (adr << 1);
    4a38:	c4 01       	movw	r24, r8
    4a3a:	88 0f       	add	r24, r24
    4a3c:	99 1f       	adc	r25, r25
    4a3e:	80 6a       	ori	r24, 0xA0	; 160
    4a40:	89 83       	std	Y+1, r24	; 0x01
			twi1_packet.addr_length = 1;
    4a42:	ac 82       	std	Y+4, r10	; 0x04
    4a44:	bd 82       	std	Y+5, r11	; 0x05
			twi1_packet.length = 2;
    4a46:	c8 86       	std	Y+8, r12	; 0x08
    4a48:	d9 86       	std	Y+9, r13	; 0x09
    4a4a:	41 e0       	ldi	r20, 0x01	; 1
    4a4c:	be 01       	movw	r22, r28
    4a4e:	80 ea       	ldi	r24, 0xA0	; 160
    4a50:	94 e0       	ldi	r25, 0x04	; 4
    4a52:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
			sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
			if (sc != STATUS_OK) {
    4a56:	88 23       	and	r24, r24
    4a58:	31 f1       	breq	.+76     	; 0x4aa6 <twi_start+0x9b0>
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_04, adr, sc);
    4a5a:	28 2f       	mov	r18, r24
    4a5c:	08 2e       	mov	r0, r24
    4a5e:	00 0c       	add	r0, r0
    4a60:	33 0b       	sbc	r19, r19
    4a62:	3f 93       	push	r19
    4a64:	8f 93       	push	r24
    4a66:	9f 92       	push	r9
    4a68:	8f 92       	push	r8
    4a6a:	88 e4       	ldi	r24, 0x48	; 72
    4a6c:	9b e2       	ldi	r25, 0x2B	; 43
    4a6e:	9f 93       	push	r25
    4a70:	8f 93       	push	r24
    4a72:	1f 92       	push	r1
    4a74:	80 e4       	ldi	r24, 0x40	; 64
    4a76:	8f 93       	push	r24
    4a78:	8b e2       	ldi	r24, 0x2B	; 43
    4a7a:	95 e2       	ldi	r25, 0x25	; 37
    4a7c:	9f 93       	push	r25
    4a7e:	8f 93       	push	r24
    4a80:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4a84:	81 34       	cpi	r24, 0x41	; 65
    4a86:	91 05       	cpc	r25, r1
    4a88:	10 f0       	brcs	.+4      	; 0x4a8e <twi_start+0x998>
    4a8a:	80 e4       	ldi	r24, 0x40	; 64
    4a8c:	90 e0       	ldi	r25, 0x00	; 0
    4a8e:	40 e0       	ldi	r20, 0x00	; 0
    4a90:	68 2f       	mov	r22, r24
    4a92:	8b e2       	ldi	r24, 0x2B	; 43
    4a94:	95 e2       	ldi	r25, 0x25	; 37
    4a96:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    4a9a:	ed b7       	in	r30, 0x3d	; 61
    4a9c:	fe b7       	in	r31, 0x3e	; 62
    4a9e:	3a 96       	adiw	r30, 0x0a	; 10
    4aa0:	ed bf       	out	0x3d, r30	; 61
    4aa2:	fe bf       	out	0x3e, r31	; 62
    4aa4:	13 c0       	rjmp	.+38     	; 0x4acc <twi_start+0x9d6>
				break;
			}
			g_twi1_baro_c[adr] = (twi1_m_data[0] << 8) | twi1_m_data[1];
    4aa6:	f8 01       	movw	r30, r16
    4aa8:	80 81       	ld	r24, Z
    4aaa:	90 e0       	ldi	r25, 0x00	; 0
    4aac:	98 2f       	mov	r25, r24
    4aae:	88 27       	eor	r24, r24
    4ab0:	21 81       	ldd	r18, Z+1	; 0x01
    4ab2:	82 2b       	or	r24, r18
    4ab4:	f7 01       	movw	r30, r14
    4ab6:	81 93       	st	Z+, r24
    4ab8:	91 93       	st	Z+, r25
    4aba:	7f 01       	movw	r14, r30
		}
		g_twi1_baro_version = (((uint16_t)twi1_m_data[0] << 8) | (uint16_t)twi1_m_data[1]) >> 4;
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_03, g_twi1_baro_version);
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

		for (int adr = 1; adr < C_TWI1_BARO_C_CNT; ++adr) {
    4abc:	ff ef       	ldi	r31, 0xFF	; 255
    4abe:	8f 1a       	sub	r8, r31
    4ac0:	9f 0a       	sbc	r9, r31
    4ac2:	88 e0       	ldi	r24, 0x08	; 8
    4ac4:	88 16       	cp	r8, r24
    4ac6:	91 04       	cpc	r9, r1
    4ac8:	09 f0       	breq	.+2      	; 0x4acc <twi_start+0x9d6>
    4aca:	b5 cf       	rjmp	.-150    	; 0x4a36 <twi_start+0x940>
				break;
			}
			g_twi1_baro_c[adr] = (twi1_m_data[0] << 8) | twi1_m_data[1];
		}

		g_twi1_baro_valid = true;
    4acc:	81 e0       	ldi	r24, 0x01	; 1
    4ace:	80 93 0f 26 	sts	0x260F, r24	; 0x80260f <g_twi1_baro_valid>
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_05);
    4ad2:	8a e2       	ldi	r24, 0x2A	; 42
    4ad4:	9b e2       	ldi	r25, 0x2B	; 43
    4ad6:	9f 93       	push	r25
    4ad8:	8f 93       	push	r24
    4ada:	1f 92       	push	r1
    4adc:	80 e4       	ldi	r24, 0x40	; 64
    4ade:	8f 93       	push	r24
    4ae0:	8b e2       	ldi	r24, 0x2B	; 43
    4ae2:	95 e2       	ldi	r25, 0x25	; 37
    4ae4:	9f 93       	push	r25
    4ae6:	8f 93       	push	r24
    4ae8:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
		udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4aec:	81 34       	cpi	r24, 0x41	; 65
    4aee:	91 05       	cpc	r25, r1
    4af0:	10 f0       	brcs	.+4      	; 0x4af6 <twi_start+0xa00>
    4af2:	80 e4       	ldi	r24, 0x40	; 64
    4af4:	90 e0       	ldi	r25, 0x00	; 0
    4af6:	40 e0       	ldi	r20, 0x00	; 0
    4af8:	68 2f       	mov	r22, r24
    4afa:	8b e2       	ldi	r24, 0x2B	; 43
    4afc:	95 e2       	ldi	r25, 0x25	; 37
    4afe:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    4b02:	0f 90       	pop	r0
    4b04:	0f 90       	pop	r0
    4b06:	0f 90       	pop	r0
    4b08:	0f 90       	pop	r0
    4b0a:	0f 90       	pop	r0
    4b0c:	0f 90       	pop	r0
    4b0e:	23 c0       	rjmp	.+70     	; 0x4b56 <twi_start+0xa60>
		return;
	} while(false);

	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_BARO_06, sc);
    4b10:	8c 2f       	mov	r24, r28
    4b12:	0c 2e       	mov	r0, r28
    4b14:	00 0c       	add	r0, r0
    4b16:	99 0b       	sbc	r25, r25
    4b18:	9f 93       	push	r25
    4b1a:	cf 93       	push	r28
    4b1c:	89 ef       	ldi	r24, 0xF9	; 249
    4b1e:	9a e2       	ldi	r25, 0x2A	; 42
    4b20:	9f 93       	push	r25
    4b22:	8f 93       	push	r24
    4b24:	1f 92       	push	r1
    4b26:	80 e4       	ldi	r24, 0x40	; 64
    4b28:	8f 93       	push	r24
    4b2a:	8b e2       	ldi	r24, 0x2B	; 43
    4b2c:	95 e2       	ldi	r25, 0x25	; 37
    4b2e:	9f 93       	push	r25
    4b30:	8f 93       	push	r24
    4b32:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4b36:	81 34       	cpi	r24, 0x41	; 65
    4b38:	91 05       	cpc	r25, r1
    4b3a:	10 f0       	brcs	.+4      	; 0x4b40 <twi_start+0xa4a>
    4b3c:	80 e4       	ldi	r24, 0x40	; 64
    4b3e:	90 e0       	ldi	r25, 0x00	; 0
    4b40:	40 e0       	ldi	r20, 0x00	; 0
    4b42:	68 2f       	mov	r22, r24
    4b44:	8b e2       	ldi	r24, 0x2B	; 43
    4b46:	95 e2       	ldi	r25, 0x25	; 37
    4b48:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    4b4c:	ed b7       	in	r30, 0x3d	; 61
    4b4e:	fe b7       	in	r31, 0x3e	; 62
    4b50:	38 96       	adiw	r30, 0x08	; 8
    4b52:	ed bf       	out	0x3d, r30	; 61
    4b54:	fe bf       	out	0x3e, r31	; 62
	init_twi1_gyro();

	/* Device Baro MS560702BA03-50 - I2C address: 0x76 */
	init_twi1_baro();

	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_01);
    4b56:	89 ee       	ldi	r24, 0xE9	; 233
    4b58:	9a e2       	ldi	r25, 0x2A	; 42
    4b5a:	9f 93       	push	r25
    4b5c:	8f 93       	push	r24
    4b5e:	1f 92       	push	r1
    4b60:	80 e4       	ldi	r24, 0x40	; 64
    4b62:	8f 93       	push	r24
    4b64:	8b e2       	ldi	r24, 0x2B	; 43
    4b66:	95 e2       	ldi	r25, 0x25	; 37
    4b68:	9f 93       	push	r25
    4b6a:	8f 93       	push	r24
    4b6c:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
	udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    4b70:	81 34       	cpi	r24, 0x41	; 65
    4b72:	91 05       	cpc	r25, r1
    4b74:	10 f0       	brcs	.+4      	; 0x4b7a <twi_start+0xa84>
    4b76:	80 e4       	ldi	r24, 0x40	; 64
    4b78:	90 e0       	ldi	r25, 0x00	; 0
    4b7a:	40 e0       	ldi	r20, 0x00	; 0
    4b7c:	68 2f       	mov	r22, r24
    4b7e:	8b e2       	ldi	r24, 0x2B	; 43
    4b80:	95 e2       	ldi	r25, 0x25	; 37
    4b82:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
	#endif

	/* Start each TWI channel devices */
	start_twi1_onboard();

	delay_ms(250);											// Give Smart-LCD some time being up and ready
    4b86:	61 ed       	ldi	r22, 0xD1	; 209
    4b88:	72 e1       	ldi	r23, 0x12	; 18
    4b8a:	83 e1       	ldi	r24, 0x13	; 19
    4b8c:	90 e0       	ldi	r25, 0x00	; 0
    4b8e:	0e 94 67 1d 	call	0x3ace	; 0x3ace <__portable_avr_delay_cycles>

/* TWI2 - LCD Port */
static void start_twi2_lcd(void)
{
	/* Read the version number */
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_GET_VER;
    4b92:	e4 e1       	ldi	r30, 0x14	; 20
    4b94:	f0 e2       	ldi	r31, 0x20	; 32
    4b96:	81 e0       	ldi	r24, 0x01	; 1
    4b98:	81 83       	std	Z+1, r24	; 0x01
	twi2_packet.addr_length = 1;
    4b9a:	81 e0       	ldi	r24, 0x01	; 1
    4b9c:	90 e0       	ldi	r25, 0x00	; 0
    4b9e:	84 83       	std	Z+4, r24	; 0x04
    4ba0:	95 83       	std	Z+5, r25	; 0x05
	twi2_packet.length = 1;
    4ba2:	80 87       	std	Z+8, r24	; 0x08
    4ba4:	91 87       	std	Z+9, r25	; 0x09
    4ba6:	41 e0       	ldi	r20, 0x01	; 1
    4ba8:	bf 01       	movw	r22, r30
    4baa:	80 e8       	ldi	r24, 0x80	; 128
    4bac:	94 e0       	ldi	r25, 0x04	; 4
    4bae:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
	twi_master_read(&TWI2_MASTER, &twi2_packet);
	g_twi2_lcd_version = twi2_m_data[0];
    4bb2:	80 91 1b 25 	lds	r24, 0x251B	; 0x80251b <twi2_m_data>
    4bb6:	80 93 e2 25 	sts	0x25E2, r24	; 0x8025e2 <g_twi2_lcd_version>

	if (g_twi2_lcd_version >= 0x11) {
    4bba:	0f 90       	pop	r0
    4bbc:	0f 90       	pop	r0
    4bbe:	0f 90       	pop	r0
    4bc0:	0f 90       	pop	r0
    4bc2:	0f 90       	pop	r0
    4bc4:	0f 90       	pop	r0
    4bc6:	81 31       	cpi	r24, 0x11	; 17
    4bc8:	08 f4       	brcc	.+2      	; 0x4bcc <twi_start+0xad6>
    4bca:	5e c0       	rjmp	.+188    	; 0x4c88 <twi_start+0xb92>
		/* Select "Smart-LCD draw box" mode
		 * that includes a clear screen     */
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_MODE;
    4bcc:	c4 e1       	ldi	r28, 0x14	; 20
    4bce:	d0 e2       	ldi	r29, 0x20	; 32
    4bd0:	82 e0       	ldi	r24, 0x02	; 2
    4bd2:	89 83       	std	Y+1, r24	; 0x01
		twi2_m_data[0] = 0x10;
    4bd4:	0f 2e       	mov	r0, r31
    4bd6:	fb e1       	ldi	r31, 0x1B	; 27
    4bd8:	ef 2e       	mov	r14, r31
    4bda:	f5 e2       	ldi	r31, 0x25	; 37
    4bdc:	ff 2e       	mov	r15, r31
    4bde:	f0 2d       	mov	r31, r0
    4be0:	80 e1       	ldi	r24, 0x10	; 16
    4be2:	f7 01       	movw	r30, r14
    4be4:	80 83       	st	Z, r24
		twi2_packet.length = 1;
    4be6:	01 e0       	ldi	r16, 0x01	; 1
    4be8:	10 e0       	ldi	r17, 0x00	; 0
    4bea:	08 87       	std	Y+8, r16	; 0x08
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    4bec:	19 87       	std	Y+9, r17	; 0x09
    4bee:	40 e0       	ldi	r20, 0x00	; 0
    4bf0:	be 01       	movw	r22, r28
    4bf2:	80 e8       	ldi	r24, 0x80	; 128
    4bf4:	94 e0       	ldi	r25, 0x04	; 4
    4bf6:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    4bfa:	65 e0       	ldi	r22, 0x05	; 5
    4bfc:	70 e0       	ldi	r23, 0x00	; 0
    4bfe:	80 e0       	ldi	r24, 0x00	; 0
    4c00:	90 e0       	ldi	r25, 0x00	; 0
    4c02:	0e 94 67 1d 	call	0x3ace	; 0x3ace <__portable_avr_delay_cycles>

		twi2_waitUntilReady();
    4c06:	42 d8       	rcall	.-3964   	; 0x3c8c <twi2_waitUntilReady>
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_PIXEL_TYPE;
    4c08:	84 e1       	ldi	r24, 0x14	; 20
    4c0a:	89 83       	std	Y+1, r24	; 0x01
		twi2_m_data[0] = GFX_PIXEL_SET;
    4c0c:	81 e0       	ldi	r24, 0x01	; 1
    4c0e:	f7 01       	movw	r30, r14
    4c10:	80 83       	st	Z, r24
		twi2_packet.length = 1;
    4c12:	08 87       	std	Y+8, r16	; 0x08
    4c14:	19 87       	std	Y+9, r17	; 0x09
    4c16:	40 e0       	ldi	r20, 0x00	; 0
    4c18:	be 01       	movw	r22, r28
    4c1a:	80 e8       	ldi	r24, 0x80	; 128
    4c1c:	94 e0       	ldi	r25, 0x04	; 4
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    4c1e:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
    4c22:	65 e0       	ldi	r22, 0x05	; 5
    4c24:	70 e0       	ldi	r23, 0x00	; 0
    4c26:	80 e0       	ldi	r24, 0x00	; 0

		/* Show red LED */
		twi2_set_leds(0x01);
    4c28:	90 e0       	ldi	r25, 0x00	; 0
    4c2a:	0e 94 67 1d 	call	0x3ace	; 0x3ace <__portable_avr_delay_cycles>

		/* Do the first beep for a sequence */
		twi2_set_beep(44, 25);  // 440 Hz, 250 ms
    4c2e:	81 e0       	ldi	r24, 0x01	; 1
    4c30:	fd d9       	rcall	.-3078   	; 0x402c <twi2_set_leds>
    4c32:	69 e1       	ldi	r22, 0x19	; 25
		delay_ms(10);
    4c34:	8c e2       	ldi	r24, 0x2C	; 44
    4c36:	35 da       	rcall	.-2966   	; 0x40a2 <twi2_set_beep>
    4c38:	61 e5       	ldi	r22, 0x51	; 81
    4c3a:	73 ec       	ldi	r23, 0xC3	; 195
    4c3c:	80 e0       	ldi	r24, 0x00	; 0
    4c3e:	90 e0       	ldi	r25, 0x00	; 0

		/* Ramp down backlight */
		for (int lum = 254; lum >= 2; lum -= 2) {
			twi2_set_ledbl(0, lum);
    4c40:	0e 94 67 1d 	call	0x3ace	; 0x3ace <__portable_avr_delay_cycles>
    4c44:	ce ef       	ldi	r28, 0xFE	; 254
    4c46:	6c 2f       	mov	r22, r28
			delay_ms(1);
    4c48:	80 e0       	ldi	r24, 0x00	; 0
    4c4a:	0b da       	rcall	.-3050   	; 0x4062 <twi2_set_ledbl>
    4c4c:	68 e8       	ldi	r22, 0x88	; 136
    4c4e:	73 e1       	ldi	r23, 0x13	; 19
    4c50:	80 e0       	ldi	r24, 0x00	; 0
    4c52:	90 e0       	ldi	r25, 0x00	; 0
		/* Do the first beep for a sequence */
		twi2_set_beep(44, 25);  // 440 Hz, 250 ms
		delay_ms(10);

		/* Ramp down backlight */
		for (int lum = 254; lum >= 2; lum -= 2) {
    4c54:	0e 94 67 1d 	call	0x3ace	; 0x3ace <__portable_avr_delay_cycles>
			twi2_set_ledbl(0, lum);
			delay_ms(1);
		}

		/* Do the second beep for a sequence */
		twi2_set_beep(88, 25);  // 880 Hz, 250 ms
    4c58:	c2 50       	subi	r28, 0x02	; 2
    4c5a:	a9 f7       	brne	.-22     	; 0x4c46 <twi_start+0xb50>
    4c5c:	69 e1       	ldi	r22, 0x19	; 25
		delay_ms(10);
    4c5e:	88 e5       	ldi	r24, 0x58	; 88
    4c60:	20 da       	rcall	.-3008   	; 0x40a2 <twi2_set_beep>
    4c62:	61 e5       	ldi	r22, 0x51	; 81
    4c64:	73 ec       	ldi	r23, 0xC3	; 195
    4c66:	80 e0       	ldi	r24, 0x00	; 0
    4c68:	90 e0       	ldi	r25, 0x00	; 0
    4c6a:	0e 94 67 1d 	call	0x3ace	; 0x3ace <__portable_avr_delay_cycles>

		/* Ramp down backlight */
		for (int lum = 1; lum <= 253; lum += 2) {
			twi2_set_ledbl(0, lum);
    4c6e:	c1 e0       	ldi	r28, 0x01	; 1
    4c70:	6c 2f       	mov	r22, r28
    4c72:	80 e0       	ldi	r24, 0x00	; 0
			delay_ms(1);
    4c74:	f6 d9       	rcall	.-3092   	; 0x4062 <twi2_set_ledbl>
    4c76:	68 e8       	ldi	r22, 0x88	; 136
    4c78:	73 e1       	ldi	r23, 0x13	; 19
    4c7a:	80 e0       	ldi	r24, 0x00	; 0
    4c7c:	90 e0       	ldi	r25, 0x00	; 0
    4c7e:	0e 94 67 1d 	call	0x3ace	; 0x3ace <__portable_avr_delay_cycles>
		/* Do the second beep for a sequence */
		twi2_set_beep(88, 25);  // 880 Hz, 250 ms
		delay_ms(10);

		/* Ramp down backlight */
		for (int lum = 1; lum <= 253; lum += 2) {
    4c82:	ce 5f       	subi	r28, 0xFE	; 254
    4c84:	cf 3f       	cpi	r28, 0xFF	; 255
	/* Start each TWI channel devices */
	start_twi1_onboard();

	delay_ms(250);											// Give Smart-LCD some time being up and ready
	start_twi2_lcd();
}
    4c86:	a1 f7       	brne	.-24     	; 0x4c70 <twi_start+0xb7a>
    4c88:	df 91       	pop	r29
    4c8a:	cf 91       	pop	r28
    4c8c:	1f 91       	pop	r17
    4c8e:	0f 91       	pop	r16
    4c90:	ff 90       	pop	r15
    4c92:	ef 90       	pop	r14
    4c94:	df 90       	pop	r13
    4c96:	cf 90       	pop	r12
    4c98:	bf 90       	pop	r11
    4c9a:	af 90       	pop	r10
    4c9c:	9f 90       	pop	r9
    4c9e:	8f 90       	pop	r8
    4ca0:	7f 90       	pop	r7
    4ca2:	08 95       	ret

00004ca4 <isr_10ms_twi1_onboard>:
	}
}

/* 10ms TWI1 - Gyro device */
void isr_10ms_twi1_onboard(uint32_t now)
{	/* Service time slot */
    4ca4:	08 95       	ret

00004ca6 <isr_500ms_twi1_onboard>:
}

/* 500ms TWI1 - Baro, Hygro devices */
void isr_500ms_twi1_onboard(uint32_t now)
{	/* Service time slot */
    4ca6:	cf 92       	push	r12
    4ca8:	df 92       	push	r13
    4caa:	ef 92       	push	r14
    4cac:	ff 92       	push	r15
    4cae:	6b 01       	movw	r12, r22
    4cb0:	7c 01       	movw	r14, r24
	if (g_twi1_hygro_valid) {
    4cb2:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <g_twi1_hygro_valid>
    4cb6:	88 23       	and	r24, r24
    4cb8:	69 f1       	breq	.+90     	; 0x4d14 <isr_500ms_twi1_onboard+0x6e>
	if (!sync) {
		return;
	}

	/* Read cyclic measurement data */
	twi1_packet.chip = TWI1_SLAVE_HYGRO_ADDR;
    4cba:	e8 e2       	ldi	r30, 0x28	; 40
    4cbc:	f0 e2       	ldi	r31, 0x20	; 32
    4cbe:	84 e4       	ldi	r24, 0x44	; 68
    4cc0:	80 83       	st	Z, r24
	twi1_packet.addr[0] = TWI1_SLAVE_HYGRO_REG_FETCH_DATA_HI;
    4cc2:	80 ee       	ldi	r24, 0xE0	; 224
    4cc4:	81 83       	std	Z+1, r24	; 0x01
	twi1_packet.addr[1] = TWI1_SLAVE_HYGRO_REG_FETCH_DATA_LO;
    4cc6:	12 82       	std	Z+2, r1	; 0x02
	twi1_packet.addr_length = 2;
    4cc8:	82 e0       	ldi	r24, 0x02	; 2
    4cca:	90 e0       	ldi	r25, 0x00	; 0
    4ccc:	84 83       	std	Z+4, r24	; 0x04
    4cce:	95 83       	std	Z+5, r25	; 0x05
	twi1_packet.length = 5;
    4cd0:	85 e0       	ldi	r24, 0x05	; 5
    4cd2:	90 e0       	ldi	r25, 0x00	; 0
    4cd4:	80 87       	std	Z+8, r24	; 0x08
    4cd6:	91 87       	std	Z+9, r25	; 0x09
 * \return STATUS_OK   If all bytes were read, error code otherwise
 */
static inline status_code_t twi_master_read(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, true);
    4cd8:	41 e0       	ldi	r20, 0x01	; 1
    4cda:	bf 01       	movw	r22, r30
    4cdc:	80 ea       	ldi	r24, 0xA0	; 160
    4cde:	94 e0       	ldi	r25, 0x04	; 4
    4ce0:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
	status_code_t sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
	if (sc == STATUS_OK) {
    4ce4:	81 11       	cpse	r24, r1
    4ce6:	16 c0       	rjmp	.+44     	; 0x4d14 <isr_500ms_twi1_onboard+0x6e>
		g_twi1_hygro_S_T	= ((uint16_t)twi1_m_data[0] << 8) | twi1_m_data[1];
    4ce8:	e3 e2       	ldi	r30, 0x23	; 35
    4cea:	f5 e2       	ldi	r31, 0x25	; 37
    4cec:	80 81       	ld	r24, Z
    4cee:	90 e0       	ldi	r25, 0x00	; 0
    4cf0:	98 2f       	mov	r25, r24
    4cf2:	88 27       	eor	r24, r24
    4cf4:	21 81       	ldd	r18, Z+1	; 0x01
    4cf6:	82 2b       	or	r24, r18
    4cf8:	80 93 e9 25 	sts	0x25E9, r24	; 0x8025e9 <g_twi1_hygro_S_T>
    4cfc:	90 93 ea 25 	sts	0x25EA, r25	; 0x8025ea <g_twi1_hygro_S_T+0x1>
		g_twi1_hygro_S_RH	= ((uint16_t)twi1_m_data[3] << 8) | twi1_m_data[4];
    4d00:	83 81       	ldd	r24, Z+3	; 0x03
    4d02:	90 e0       	ldi	r25, 0x00	; 0
    4d04:	98 2f       	mov	r25, r24
    4d06:	88 27       	eor	r24, r24
    4d08:	24 81       	ldd	r18, Z+4	; 0x04
    4d0a:	82 2b       	or	r24, r18
    4d0c:	80 93 e7 25 	sts	0x25E7, r24	; 0x8025e7 <g_twi1_hygro_S_RH>
    4d10:	90 93 e8 25 	sts	0x25E8, r25	; 0x8025e8 <g_twi1_hygro_S_RH+0x1>
{	/* Service time slot */
	if (g_twi1_hygro_valid) {
		isr_twi1_hygro(now, true);
	}

	if (g_twi1_gyro_valid) {
    4d14:	80 91 4b 26 	lds	r24, 0x264B	; 0x80264b <g_twi1_gyro_valid>
    4d18:	88 23       	and	r24, r24
    4d1a:	09 f4       	brne	.+2      	; 0x4d1e <isr_500ms_twi1_onboard+0x78>
    4d1c:	fa c0       	rjmp	.+500    	; 0x4f12 <isr_500ms_twi1_onboard+0x26c>
	if (!sync) {
		return;
	}

	do {
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4d1e:	e8 e2       	ldi	r30, 0x28	; 40
    4d20:	f0 e2       	ldi	r31, 0x20	; 32
    4d22:	88 e6       	ldi	r24, 0x68	; 104
    4d24:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_ACCEL_XOUT_H;		// Big endian
    4d26:	8b e3       	ldi	r24, 0x3B	; 59
    4d28:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4d2a:	81 e0       	ldi	r24, 0x01	; 1
    4d2c:	90 e0       	ldi	r25, 0x00	; 0
    4d2e:	84 83       	std	Z+4, r24	; 0x04
    4d30:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 8;
    4d32:	88 e0       	ldi	r24, 0x08	; 8
    4d34:	90 e0       	ldi	r25, 0x00	; 0
    4d36:	80 87       	std	Z+8, r24	; 0x08
    4d38:	91 87       	std	Z+9, r25	; 0x09
    4d3a:	41 e0       	ldi	r20, 0x01	; 1
    4d3c:	bf 01       	movw	r22, r30
    4d3e:	80 ea       	ldi	r24, 0xA0	; 160
    4d40:	94 e0       	ldi	r25, 0x04	; 4
    4d42:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
		status_code_t sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4d46:	81 11       	cpse	r24, r1
    4d48:	e4 c0       	rjmp	.+456    	; 0x4f12 <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		g_twi1_gyro_1_accel_x = ((uint16_t)twi1_m_data[0] << 8) | twi1_m_data[1];
    4d4a:	e3 e2       	ldi	r30, 0x23	; 35
    4d4c:	f5 e2       	ldi	r31, 0x25	; 37
    4d4e:	80 81       	ld	r24, Z
    4d50:	90 e0       	ldi	r25, 0x00	; 0
    4d52:	98 2f       	mov	r25, r24
    4d54:	88 27       	eor	r24, r24
    4d56:	21 81       	ldd	r18, Z+1	; 0x01
    4d58:	82 2b       	or	r24, r18
    4d5a:	80 93 42 26 	sts	0x2642, r24	; 0x802642 <g_twi1_gyro_1_accel_x>
    4d5e:	90 93 43 26 	sts	0x2643, r25	; 0x802643 <g_twi1_gyro_1_accel_x+0x1>
		g_twi1_gyro_1_accel_y = ((uint16_t)twi1_m_data[2] << 8) | twi1_m_data[3];
    4d62:	82 81       	ldd	r24, Z+2	; 0x02
    4d64:	90 e0       	ldi	r25, 0x00	; 0
    4d66:	98 2f       	mov	r25, r24
    4d68:	88 27       	eor	r24, r24
    4d6a:	23 81       	ldd	r18, Z+3	; 0x03
    4d6c:	82 2b       	or	r24, r18
    4d6e:	80 93 40 26 	sts	0x2640, r24	; 0x802640 <g_twi1_gyro_1_accel_y>
    4d72:	90 93 41 26 	sts	0x2641, r25	; 0x802641 <g_twi1_gyro_1_accel_y+0x1>
		g_twi1_gyro_1_accel_z = ((uint16_t)twi1_m_data[4] << 8) | twi1_m_data[5];
    4d76:	84 81       	ldd	r24, Z+4	; 0x04
    4d78:	90 e0       	ldi	r25, 0x00	; 0
    4d7a:	98 2f       	mov	r25, r24
    4d7c:	88 27       	eor	r24, r24
    4d7e:	25 81       	ldd	r18, Z+5	; 0x05
    4d80:	82 2b       	or	r24, r18
    4d82:	80 93 3e 26 	sts	0x263E, r24	; 0x80263e <g_twi1_gyro_1_accel_z>
    4d86:	90 93 3f 26 	sts	0x263F, r25	; 0x80263f <g_twi1_gyro_1_accel_z+0x1>
		g_twi1_gyro_1_temp    = ((uint16_t)twi1_m_data[6] << 8) | twi1_m_data[7];
    4d8a:	86 81       	ldd	r24, Z+6	; 0x06
    4d8c:	90 e0       	ldi	r25, 0x00	; 0
    4d8e:	98 2f       	mov	r25, r24
    4d90:	88 27       	eor	r24, r24
    4d92:	27 81       	ldd	r18, Z+7	; 0x07
    4d94:	82 2b       	or	r24, r18
    4d96:	80 93 48 26 	sts	0x2648, r24	; 0x802648 <g_twi1_gyro_1_temp>
    4d9a:	90 93 49 26 	sts	0x2649, r25	; 0x802649 <g_twi1_gyro_1_temp+0x1>

		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_1;
    4d9e:	e8 e2       	ldi	r30, 0x28	; 40
    4da0:	f0 e2       	ldi	r31, 0x20	; 32
    4da2:	88 e6       	ldi	r24, 0x68	; 104
    4da4:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_1_GYRO_XOUT_H;
    4da6:	83 e4       	ldi	r24, 0x43	; 67
    4da8:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4daa:	81 e0       	ldi	r24, 0x01	; 1
    4dac:	90 e0       	ldi	r25, 0x00	; 0
    4dae:	84 83       	std	Z+4, r24	; 0x04
    4db0:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 6;
    4db2:	86 e0       	ldi	r24, 0x06	; 6
    4db4:	90 e0       	ldi	r25, 0x00	; 0
    4db6:	80 87       	std	Z+8, r24	; 0x08
    4db8:	91 87       	std	Z+9, r25	; 0x09
    4dba:	41 e0       	ldi	r20, 0x01	; 1
    4dbc:	bf 01       	movw	r22, r30
    4dbe:	80 ea       	ldi	r24, 0xA0	; 160
    4dc0:	94 e0       	ldi	r25, 0x04	; 4
    4dc2:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4dc6:	81 11       	cpse	r24, r1
    4dc8:	a4 c0       	rjmp	.+328    	; 0x4f12 <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		g_twi1_gyro_1_gyro_x = ((uint16_t)twi1_m_data[0] << 8) | twi1_m_data[1];
    4dca:	e3 e2       	ldi	r30, 0x23	; 35
    4dcc:	f5 e2       	ldi	r31, 0x25	; 37
    4dce:	80 81       	ld	r24, Z
    4dd0:	90 e0       	ldi	r25, 0x00	; 0
    4dd2:	98 2f       	mov	r25, r24
    4dd4:	88 27       	eor	r24, r24
    4dd6:	21 81       	ldd	r18, Z+1	; 0x01
    4dd8:	82 2b       	or	r24, r18
    4dda:	80 93 36 26 	sts	0x2636, r24	; 0x802636 <g_twi1_gyro_1_gyro_x>
    4dde:	90 93 37 26 	sts	0x2637, r25	; 0x802637 <g_twi1_gyro_1_gyro_x+0x1>
		g_twi1_gyro_1_gyro_y = ((uint16_t)twi1_m_data[2] << 8) | twi1_m_data[3];
    4de2:	82 81       	ldd	r24, Z+2	; 0x02
    4de4:	90 e0       	ldi	r25, 0x00	; 0
    4de6:	98 2f       	mov	r25, r24
    4de8:	88 27       	eor	r24, r24
    4dea:	23 81       	ldd	r18, Z+3	; 0x03
    4dec:	82 2b       	or	r24, r18
    4dee:	80 93 34 26 	sts	0x2634, r24	; 0x802634 <g_twi1_gyro_1_gyro_y>
    4df2:	90 93 35 26 	sts	0x2635, r25	; 0x802635 <g_twi1_gyro_1_gyro_y+0x1>
		g_twi1_gyro_1_gyro_z = ((uint16_t)twi1_m_data[4] << 8) | twi1_m_data[5];
    4df6:	84 81       	ldd	r24, Z+4	; 0x04
    4df8:	90 e0       	ldi	r25, 0x00	; 0
    4dfa:	98 2f       	mov	r25, r24
    4dfc:	88 27       	eor	r24, r24
    4dfe:	25 81       	ldd	r18, Z+5	; 0x05
    4e00:	82 2b       	or	r24, r18
    4e02:	80 93 32 26 	sts	0x2632, r24	; 0x802632 <g_twi1_gyro_1_gyro_z>
    4e06:	90 93 33 26 	sts	0x2633, r25	; 0x802633 <g_twi1_gyro_1_gyro_z+0x1>

		/* Magnetometer: check if new data is available */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4e0a:	e8 e2       	ldi	r30, 0x28	; 40
    4e0c:	f0 e2       	ldi	r31, 0x20	; 32
    4e0e:	8c e0       	ldi	r24, 0x0C	; 12
    4e10:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_ST1;
    4e12:	82 e0       	ldi	r24, 0x02	; 2
    4e14:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4e16:	81 e0       	ldi	r24, 0x01	; 1
    4e18:	90 e0       	ldi	r25, 0x00	; 0
    4e1a:	84 83       	std	Z+4, r24	; 0x04
    4e1c:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    4e1e:	80 87       	std	Z+8, r24	; 0x08
    4e20:	91 87       	std	Z+9, r25	; 0x09
    4e22:	41 e0       	ldi	r20, 0x01	; 1
    4e24:	bf 01       	movw	r22, r30
    4e26:	80 ea       	ldi	r24, 0xA0	; 160
    4e28:	94 e0       	ldi	r25, 0x04	; 4
    4e2a:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4e2e:	81 11       	cpse	r24, r1
    4e30:	70 c0       	rjmp	.+224    	; 0x4f12 <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		if (!(twi1_m_data[0] & TWI1_SLAVE_GYRO_DTA_2_ST1__DRDY)) {
    4e32:	80 91 23 25 	lds	r24, 0x2523	; 0x802523 <twi1_m_data>
    4e36:	80 ff       	sbrs	r24, 0
    4e38:	6c c0       	rjmp	.+216    	; 0x4f12 <isr_500ms_twi1_onboard+0x26c>
			/* Data of Magnetometer AK8963 not ready yet */
			break;
		}

		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4e3a:	e8 e2       	ldi	r30, 0x28	; 40
    4e3c:	f0 e2       	ldi	r31, 0x20	; 32
    4e3e:	8c e0       	ldi	r24, 0x0C	; 12
    4e40:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_HX_L;			// Little endian
    4e42:	83 e0       	ldi	r24, 0x03	; 3
    4e44:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4e46:	81 e0       	ldi	r24, 0x01	; 1
    4e48:	90 e0       	ldi	r25, 0x00	; 0
    4e4a:	84 83       	std	Z+4, r24	; 0x04
    4e4c:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 6;
    4e4e:	86 e0       	ldi	r24, 0x06	; 6
    4e50:	90 e0       	ldi	r25, 0x00	; 0
    4e52:	80 87       	std	Z+8, r24	; 0x08
    4e54:	91 87       	std	Z+9, r25	; 0x09
    4e56:	41 e0       	ldi	r20, 0x01	; 1
    4e58:	bf 01       	movw	r22, r30
    4e5a:	80 ea       	ldi	r24, 0xA0	; 160
    4e5c:	94 e0       	ldi	r25, 0x04	; 4
    4e5e:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4e62:	81 11       	cpse	r24, r1
    4e64:	56 c0       	rjmp	.+172    	; 0x4f12 <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		g_twi1_gyro_2_mag_x = ((int16_t) ((((uint16_t)twi1_m_data[1]) << 8) | twi1_m_data[0])) + g_twi1_gyro_2_ofsx;
    4e66:	e3 e2       	ldi	r30, 0x23	; 35
    4e68:	f5 e2       	ldi	r31, 0x25	; 37
    4e6a:	81 81       	ldd	r24, Z+1	; 0x01
    4e6c:	90 e0       	ldi	r25, 0x00	; 0
    4e6e:	98 2f       	mov	r25, r24
    4e70:	88 27       	eor	r24, r24
    4e72:	20 81       	ld	r18, Z
    4e74:	82 2b       	or	r24, r18
    4e76:	20 91 46 20 	lds	r18, 0x2046	; 0x802046 <g_twi1_gyro_2_ofsx>
    4e7a:	30 91 47 20 	lds	r19, 0x2047	; 0x802047 <g_twi1_gyro_2_ofsx+0x1>
    4e7e:	82 0f       	add	r24, r18
    4e80:	93 1f       	adc	r25, r19
    4e82:	80 93 20 26 	sts	0x2620, r24	; 0x802620 <g_twi1_gyro_2_mag_x>
    4e86:	90 93 21 26 	sts	0x2621, r25	; 0x802621 <g_twi1_gyro_2_mag_x+0x1>
		g_twi1_gyro_2_mag_y = ((int16_t) ((((uint16_t)twi1_m_data[3]) << 8) | twi1_m_data[2])) + g_twi1_gyro_2_ofsy;
    4e8a:	83 81       	ldd	r24, Z+3	; 0x03
    4e8c:	90 e0       	ldi	r25, 0x00	; 0
    4e8e:	98 2f       	mov	r25, r24
    4e90:	88 27       	eor	r24, r24
    4e92:	22 81       	ldd	r18, Z+2	; 0x02
    4e94:	82 2b       	or	r24, r18
    4e96:	20 91 44 20 	lds	r18, 0x2044	; 0x802044 <g_twi1_gyro_2_ofsy>
    4e9a:	30 91 45 20 	lds	r19, 0x2045	; 0x802045 <g_twi1_gyro_2_ofsy+0x1>
    4e9e:	82 0f       	add	r24, r18
    4ea0:	93 1f       	adc	r25, r19
    4ea2:	80 93 1e 26 	sts	0x261E, r24	; 0x80261e <g_twi1_gyro_2_mag_y>
    4ea6:	90 93 1f 26 	sts	0x261F, r25	; 0x80261f <g_twi1_gyro_2_mag_y+0x1>
		g_twi1_gyro_2_mag_z = ((int16_t) ((((uint16_t)twi1_m_data[5]) << 8) | twi1_m_data[4])) + g_twi1_gyro_2_ofsz;
    4eaa:	85 81       	ldd	r24, Z+5	; 0x05
    4eac:	90 e0       	ldi	r25, 0x00	; 0
    4eae:	98 2f       	mov	r25, r24
    4eb0:	88 27       	eor	r24, r24
    4eb2:	24 81       	ldd	r18, Z+4	; 0x04
    4eb4:	82 2b       	or	r24, r18
    4eb6:	20 91 42 20 	lds	r18, 0x2042	; 0x802042 <g_twi1_gyro_2_ofsz>
    4eba:	30 91 43 20 	lds	r19, 0x2043	; 0x802043 <g_twi1_gyro_2_ofsz+0x1>
    4ebe:	82 0f       	add	r24, r18
    4ec0:	93 1f       	adc	r25, r19
    4ec2:	80 93 1c 26 	sts	0x261C, r24	; 0x80261c <g_twi1_gyro_2_mag_z>
    4ec6:	90 93 1d 26 	sts	0x261D, r25	; 0x80261d <g_twi1_gyro_2_mag_z+0x1>

		/* Magnetometer: check for data validity and release cycle */
		twi1_packet.chip = TWI1_SLAVE_GYRO_ADDR_2;
    4eca:	e8 e2       	ldi	r30, 0x28	; 40
    4ecc:	f0 e2       	ldi	r31, 0x20	; 32
    4ece:	8c e0       	ldi	r24, 0x0C	; 12
    4ed0:	80 83       	st	Z, r24
		twi1_packet.addr[0] = TWI1_SLAVE_GYRO_REG_2_ST2;
    4ed2:	89 e0       	ldi	r24, 0x09	; 9
    4ed4:	81 83       	std	Z+1, r24	; 0x01
		twi1_packet.addr_length = 1;
    4ed6:	81 e0       	ldi	r24, 0x01	; 1
    4ed8:	90 e0       	ldi	r25, 0x00	; 0
    4eda:	84 83       	std	Z+4, r24	; 0x04
    4edc:	95 83       	std	Z+5, r25	; 0x05
		twi1_packet.length = 1;
    4ede:	80 87       	std	Z+8, r24	; 0x08
    4ee0:	91 87       	std	Z+9, r25	; 0x09
    4ee2:	41 e0       	ldi	r20, 0x01	; 1
    4ee4:	bf 01       	movw	r22, r30
    4ee6:	80 ea       	ldi	r24, 0xA0	; 160
    4ee8:	94 e0       	ldi	r25, 0x04	; 4
    4eea:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
		sc = twi_master_read(&TWI1_MASTER, &twi1_packet);
		if (sc != STATUS_OK) {
    4eee:	81 11       	cpse	r24, r1
    4ef0:	10 c0       	rjmp	.+32     	; 0x4f12 <isr_500ms_twi1_onboard+0x26c>
			break;
		}
		if (twi1_m_data[0] & TWI1_SLAVE_GYRO_DTA_2_ST2__HOFL) {
    4ef2:	80 91 23 25 	lds	r24, 0x2523	; 0x802523 <twi1_m_data>
    4ef6:	83 ff       	sbrs	r24, 3
    4ef8:	0c c0       	rjmp	.+24     	; 0x4f12 <isr_500ms_twi1_onboard+0x26c>
			/* Data of Magnetometer AK8963 overflowed */
			g_twi1_gyro_2_mag_z = g_twi1_gyro_2_mag_y = g_twi1_gyro_2_mag_x = 0;
    4efa:	10 92 20 26 	sts	0x2620, r1	; 0x802620 <g_twi1_gyro_2_mag_x>
    4efe:	10 92 21 26 	sts	0x2621, r1	; 0x802621 <g_twi1_gyro_2_mag_x+0x1>
    4f02:	10 92 1e 26 	sts	0x261E, r1	; 0x80261e <g_twi1_gyro_2_mag_y>
    4f06:	10 92 1f 26 	sts	0x261F, r1	; 0x80261f <g_twi1_gyro_2_mag_y+0x1>
    4f0a:	10 92 1c 26 	sts	0x261C, r1	; 0x80261c <g_twi1_gyro_2_mag_z>
    4f0e:	10 92 1d 26 	sts	0x261D, r1	; 0x80261d <g_twi1_gyro_2_mag_z+0x1>

	if (g_twi1_gyro_valid) {
		isr_twi1_gyro(now, true);
	}

	if (g_twi1_baro_valid) {
    4f12:	80 91 0f 26 	lds	r24, 0x260F	; 0x80260f <g_twi1_baro_valid>
    4f16:	88 23       	and	r24, r24
    4f18:	29 f0       	breq	.+10     	; 0x4f24 <isr_500ms_twi1_onboard+0x27e>
		isr_twi1_baro(now, true);
    4f1a:	41 e0       	ldi	r20, 0x01	; 1
    4f1c:	c7 01       	movw	r24, r14
    4f1e:	b6 01       	movw	r22, r12
    4f20:	0e 94 72 1d 	call	0x3ae4	; 0x3ae4 <isr_twi1_baro>
	}
}
    4f24:	ff 90       	pop	r15
    4f26:	ef 90       	pop	r14
    4f28:	df 90       	pop	r13
    4f2a:	cf 90       	pop	r12
    4f2c:	08 95       	ret

00004f2e <isr_sparetime_twi1_onboard>:

	if (g_twi1_gyro_valid) {
		isr_twi1_gyro(now, false);
	}

	if (g_twi1_baro_valid) {
    4f2e:	20 91 0f 26 	lds	r18, 0x260F	; 0x80260f <g_twi1_baro_valid>
    4f32:	22 23       	and	r18, r18
    4f34:	19 f0       	breq	.+6      	; 0x4f3c <isr_sparetime_twi1_onboard+0xe>
		isr_twi1_baro(now, false);
    4f36:	40 e0       	ldi	r20, 0x00	; 0
    4f38:	0c 94 72 1d 	jmp	0x3ae4	; 0x3ae4 <isr_twi1_baro>
    4f3c:	08 95       	ret

00004f3e <task_twi1_onboard>:
	}
}

/* TWI1 - onboard devices */
void task_twi1_onboard(uint32_t now)
{
    4f3e:	2f 92       	push	r2
    4f40:	3f 92       	push	r3
    4f42:	4f 92       	push	r4
    4f44:	5f 92       	push	r5
    4f46:	6f 92       	push	r6
    4f48:	7f 92       	push	r7
    4f4a:	8f 92       	push	r8
    4f4c:	9f 92       	push	r9
    4f4e:	af 92       	push	r10
    4f50:	bf 92       	push	r11
    4f52:	cf 92       	push	r12
    4f54:	df 92       	push	r13
    4f56:	ef 92       	push	r14
    4f58:	ff 92       	push	r15
    4f5a:	0f 93       	push	r16
    4f5c:	1f 93       	push	r17
    4f5e:	cf 93       	push	r28
    4f60:	df 93       	push	r29
    4f62:	cd b7       	in	r28, 0x3d	; 61
    4f64:	de b7       	in	r29, 0x3e	; 62
    4f66:	e0 97       	sbiw	r28, 0x30	; 48
    4f68:	cd bf       	out	0x3d, r28	; 61
    4f6a:	de bf       	out	0x3e, r29	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4f6c:	8f b7       	in	r24, 0x3f	; 63
    4f6e:	8c 87       	std	Y+12, r24	; 0x0c
	cpu_irq_disable();
    4f70:	f8 94       	cli
	return flags;
    4f72:	9c 85       	ldd	r25, Y+12	; 0x0c
	irqflags_t flags = cpu_irq_save();
	bool l_twi1_hygro_valid	= g_twi1_hygro_valid;
    4f74:	80 91 ec 25 	lds	r24, 0x25EC	; 0x8025ec <g_twi1_hygro_valid>
	bool l_twi1_gyro_valid	= g_twi1_gyro_valid;
    4f78:	10 91 4b 26 	lds	r17, 0x264B	; 0x80264b <g_twi1_gyro_valid>
	bool l_twi1_baro_valid	= g_twi1_baro_valid;
    4f7c:	20 90 0f 26 	lds	r2, 0x260F	; 0x80260f <g_twi1_baro_valid>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4f80:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	if (l_twi1_hygro_valid) {
    4f82:	88 23       	and	r24, r24
    4f84:	09 f4       	brne	.+2      	; 0x4f88 <task_twi1_onboard+0x4a>
    4f86:	3c c0       	rjmp	.+120    	; 0x5000 <task_twi1_onboard+0xc2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4f88:	8f b7       	in	r24, 0x3f	; 63
    4f8a:	8b 87       	std	Y+11, r24	; 0x0b
	cpu_irq_disable();
    4f8c:	f8 94       	cli
	return flags;
    4f8e:	8b 85       	ldd	r24, Y+11	; 0x0b
{	// Calculations for the presentation layer
	static uint16_t s_twi1_hygro_S_T	= 0UL;
	static uint16_t s_twi1_hygro_S_RH	= 0UL;

	irqflags_t flags = cpu_irq_save();
	uint16_t l_twi1_hygro_S_T	= g_twi1_hygro_S_T;
    4f90:	20 91 e9 25 	lds	r18, 0x25E9	; 0x8025e9 <g_twi1_hygro_S_T>
    4f94:	30 91 ea 25 	lds	r19, 0x25EA	; 0x8025ea <g_twi1_hygro_S_T+0x1>
	uint16_t l_twi1_hygro_S_RH	= g_twi1_hygro_S_RH;
    4f98:	e0 90 e7 25 	lds	r14, 0x25E7	; 0x8025e7 <g_twi1_hygro_S_RH>
    4f9c:	f0 90 e8 25 	lds	r15, 0x25E8	; 0x8025e8 <g_twi1_hygro_S_RH+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4fa0:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	/* Calculate and present Temp value when a different measurement has arrived */
	if (l_twi1_hygro_S_T != s_twi1_hygro_S_T) {
    4fa2:	21 15       	cp	r18, r1
    4fa4:	31 05       	cpc	r19, r1
    4fa6:	a9 f0       	breq	.+42     	; 0x4fd2 <task_twi1_onboard+0x94>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4fa8:	8f b7       	in	r24, 0x3f	; 63
    4faa:	8a 87       	std	Y+10, r24	; 0x0a
	cpu_irq_disable();
    4fac:	f8 94       	cli
	return flags;
    4fae:	0a 85       	ldd	r16, Y+10	; 0x0a
		int16_t temp_100 = (int16_t)((((int32_t)l_twi1_hygro_S_T  * 17500) / 0xFFFF) - 4500);

		flags = cpu_irq_save();
		g_twi1_hygro_T_100 = temp_100;
    4fb0:	ac e5       	ldi	r26, 0x5C	; 92
    4fb2:	b4 e4       	ldi	r27, 0x44	; 68
    4fb4:	0e 94 30 63 	call	0xc660	; 0xc660 <__umulhisi3>
    4fb8:	2f ef       	ldi	r18, 0xFF	; 255
    4fba:	3f ef       	ldi	r19, 0xFF	; 255
    4fbc:	40 e0       	ldi	r20, 0x00	; 0
    4fbe:	50 e0       	ldi	r21, 0x00	; 0
    4fc0:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    4fc4:	24 59       	subi	r18, 0x94	; 148
    4fc6:	31 41       	sbci	r19, 0x11	; 17
    4fc8:	20 93 e5 25 	sts	0x25E5, r18	; 0x8025e5 <g_twi1_hygro_T_100>
    4fcc:	30 93 e6 25 	sts	0x25E6, r19	; 0x8025e6 <g_twi1_hygro_T_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4fd0:	0f bf       	out	0x3f, r16	; 63
		cpu_irq_restore(flags);
	}

	/* Calculate and present Hygro value when a different measurement has arrived */
	if (l_twi1_hygro_S_RH != s_twi1_hygro_S_RH) {
    4fd2:	e1 14       	cp	r14, r1
    4fd4:	f1 04       	cpc	r15, r1
    4fd6:	a1 f0       	breq	.+40     	; 0x5000 <task_twi1_onboard+0xc2>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    4fd8:	8f b7       	in	r24, 0x3f	; 63
    4fda:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_disable();
    4fdc:	f8 94       	cli
	return flags;
    4fde:	09 85       	ldd	r16, Y+9	; 0x09
		int16_t rh_100 = (int16_t)( ((int32_t)l_twi1_hygro_S_RH * 10000) / 0xFFFF);

		flags = cpu_irq_save();
		g_twi1_hygro_RH_100 = rh_100;
    4fe0:	97 01       	movw	r18, r14
    4fe2:	a0 e1       	ldi	r26, 0x10	; 16
    4fe4:	b7 e2       	ldi	r27, 0x27	; 39
    4fe6:	0e 94 30 63 	call	0xc660	; 0xc660 <__umulhisi3>
    4fea:	2f ef       	ldi	r18, 0xFF	; 255
    4fec:	3f ef       	ldi	r19, 0xFF	; 255
    4fee:	40 e0       	ldi	r20, 0x00	; 0
    4ff0:	50 e0       	ldi	r21, 0x00	; 0
    4ff2:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    4ff6:	20 93 e3 25 	sts	0x25E3, r18	; 0x8025e3 <g_twi1_hygro_RH_100>
    4ffa:	30 93 e4 25 	sts	0x25E4, r19	; 0x8025e4 <g_twi1_hygro_RH_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    4ffe:	0f bf       	out	0x3f, r16	; 63

	if (l_twi1_hygro_valid) {
		task_twi1_hygro(now);
	}

	if (l_twi1_gyro_valid) {
    5000:	11 23       	and	r17, r17
    5002:	09 f4       	brne	.+2      	; 0x5006 <task_twi1_onboard+0xc8>
    5004:	ae c2       	rjmp	.+1372   	; 0x5562 <task_twi1_onboard+0x624>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5006:	8f b7       	in	r24, 0x3f	; 63
    5008:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    500a:	f8 94       	cli
	return flags;
    500c:	98 85       	ldd	r25, Y+8	; 0x08

static void task_twi1_gyro(uint32_t now)
{	// Calculations for the presentation layer
	{
		irqflags_t flags = cpu_irq_save();
		int16_t	l_twi1_gyro_1_accel_x	= g_twi1_gyro_1_accel_x;
    500e:	80 91 42 26 	lds	r24, 0x2642	; 0x802642 <g_twi1_gyro_1_accel_x>
    5012:	f0 91 43 26 	lds	r31, 0x2643	; 0x802643 <g_twi1_gyro_1_accel_x+0x1>
		int16_t	l_twi1_gyro_1_accel_y	= g_twi1_gyro_1_accel_y;
    5016:	60 90 40 26 	lds	r6, 0x2640	; 0x802640 <g_twi1_gyro_1_accel_y>
    501a:	70 90 41 26 	lds	r7, 0x2641	; 0x802641 <g_twi1_gyro_1_accel_y+0x1>
		int16_t	l_twi1_gyro_1_accel_z	= g_twi1_gyro_1_accel_z;
    501e:	50 90 3e 26 	lds	r5, 0x263E	; 0x80263e <g_twi1_gyro_1_accel_z>
    5022:	80 90 3f 26 	lds	r8, 0x263F	; 0x80263f <g_twi1_gyro_1_accel_z+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5026:	9f bf       	out	0x3f, r25	; 63


inline
static int16_t calc_gyro1_accel_raw2mg(int16_t raw, int16_t factor)
{
	return (((1000 * TWI1_SLAVE_GYRO_DTA_1_ACCEL_CONFIG__02G) * (int64_t)raw * (int64_t)factor) / 10000LL) >> 15;
    5028:	a8 2f       	mov	r26, r24
    502a:	ef 2f       	mov	r30, r31
    502c:	ee 0f       	add	r30, r30
    502e:	ee 0b       	sbc	r30, r30
    5030:	28 2f       	mov	r18, r24
    5032:	3f 2f       	mov	r19, r31
    5034:	4e 2f       	mov	r20, r30
    5036:	5e 2f       	mov	r21, r30
    5038:	6e 2f       	mov	r22, r30
    503a:	7e 2f       	mov	r23, r30
    503c:	8e 2f       	mov	r24, r30
    503e:	9e 2f       	mov	r25, r30
    5040:	02 e0       	ldi	r16, 0x02	; 2
    5042:	0e 94 6a 64 	call	0xc8d4	; 0xc8d4 <__ashldi3>
    5046:	a2 2e       	mov	r10, r18
    5048:	b3 2e       	mov	r11, r19
    504a:	c4 2e       	mov	r12, r20
    504c:	d5 2e       	mov	r13, r21
    504e:	e6 2e       	mov	r14, r22
    5050:	f7 2e       	mov	r15, r23
    5052:	b8 2f       	mov	r27, r24
    5054:	19 2f       	mov	r17, r25
    5056:	05 e0       	ldi	r16, 0x05	; 5
    5058:	0e 94 6a 64 	call	0xc8d4	; 0xc8d4 <__ashldi3>
    505c:	0b 2f       	mov	r16, r27
    505e:	0e 94 aa 64 	call	0xc954	; 0xc954 <__subdi3>
    5062:	aa 2e       	mov	r10, r26
    5064:	bf 2e       	mov	r11, r31
    5066:	ce 2e       	mov	r12, r30
    5068:	de 2e       	mov	r13, r30
    506a:	ee 2e       	mov	r14, r30
    506c:	fe 2e       	mov	r15, r30
    506e:	0e 2f       	mov	r16, r30
    5070:	1e 2f       	mov	r17, r30
    5072:	0e 94 a1 64 	call	0xc942	; 0xc942 <__adddi3>
    5076:	04 e0       	ldi	r16, 0x04	; 4
    5078:	0e 94 6a 64 	call	0xc8d4	; 0xc8d4 <__ashldi3>
    507c:	b0 90 53 20 	lds	r11, 0x2053	; 0x802053 <g_twi1_gyro_1_accel_factx+0x1>
    5080:	a0 90 52 20 	lds	r10, 0x2052	; 0x802052 <g_twi1_gyro_1_accel_factx>
    5084:	1b 2d       	mov	r17, r11
    5086:	11 0f       	add	r17, r17
    5088:	11 0b       	sbc	r17, r17
    508a:	c1 2e       	mov	r12, r17
    508c:	d1 2e       	mov	r13, r17
    508e:	e1 2e       	mov	r14, r17
    5090:	f1 2e       	mov	r15, r17
    5092:	01 2f       	mov	r16, r17
    5094:	0e 94 4f 63 	call	0xc69e	; 0xc69e <__muldi3>
    5098:	68 94       	set
    509a:	aa 24       	eor	r10, r10
    509c:	a4 f8       	bld	r10, 4
    509e:	0f 2e       	mov	r0, r31
    50a0:	f7 e2       	ldi	r31, 0x27	; 39
    50a2:	bf 2e       	mov	r11, r31
    50a4:	f0 2d       	mov	r31, r0
    50a6:	c1 2c       	mov	r12, r1
    50a8:	d1 2c       	mov	r13, r1
    50aa:	e1 2c       	mov	r14, r1
    50ac:	f1 2c       	mov	r15, r1
    50ae:	00 e0       	ldi	r16, 0x00	; 0
    50b0:	10 e0       	ldi	r17, 0x00	; 0
    50b2:	0e 94 a2 63 	call	0xc744	; 0xc744 <__divdi3>
    50b6:	0f e0       	ldi	r16, 0x0F	; 15
    50b8:	0e 94 83 64 	call	0xc906	; 0xc906 <__ashrdi3>
    50bc:	42 2e       	mov	r4, r18
    50be:	33 2e       	mov	r3, r19
    50c0:	e7 2d       	mov	r30, r7
    50c2:	ee 0f       	add	r30, r30
    50c4:	ee 0b       	sbc	r30, r30
    50c6:	26 2d       	mov	r18, r6
    50c8:	37 2d       	mov	r19, r7
    50ca:	4e 2f       	mov	r20, r30
    50cc:	5e 2f       	mov	r21, r30
    50ce:	6e 2f       	mov	r22, r30
    50d0:	7e 2f       	mov	r23, r30
    50d2:	8e 2f       	mov	r24, r30
    50d4:	9e 2f       	mov	r25, r30
    50d6:	02 e0       	ldi	r16, 0x02	; 2
    50d8:	0e 94 6a 64 	call	0xc8d4	; 0xc8d4 <__ashldi3>
    50dc:	a2 2e       	mov	r10, r18
    50de:	b3 2e       	mov	r11, r19
    50e0:	c4 2e       	mov	r12, r20
    50e2:	d5 2e       	mov	r13, r21
    50e4:	e6 2e       	mov	r14, r22
    50e6:	f7 2e       	mov	r15, r23
    50e8:	a8 2f       	mov	r26, r24
    50ea:	19 2f       	mov	r17, r25
    50ec:	05 e0       	ldi	r16, 0x05	; 5
    50ee:	0e 94 6a 64 	call	0xc8d4	; 0xc8d4 <__ashldi3>
    50f2:	0a 2f       	mov	r16, r26
    50f4:	0e 94 aa 64 	call	0xc954	; 0xc954 <__subdi3>
    50f8:	a6 2c       	mov	r10, r6
    50fa:	b7 2c       	mov	r11, r7
    50fc:	ce 2e       	mov	r12, r30
    50fe:	de 2e       	mov	r13, r30
    5100:	ee 2e       	mov	r14, r30
    5102:	fe 2e       	mov	r15, r30
    5104:	0e 2f       	mov	r16, r30
    5106:	1e 2f       	mov	r17, r30
    5108:	0e 94 a1 64 	call	0xc942	; 0xc942 <__adddi3>
    510c:	04 e0       	ldi	r16, 0x04	; 4
    510e:	0e 94 6a 64 	call	0xc8d4	; 0xc8d4 <__ashldi3>
    5112:	b0 90 51 20 	lds	r11, 0x2051	; 0x802051 <g_twi1_gyro_1_accel_facty+0x1>
    5116:	a0 90 50 20 	lds	r10, 0x2050	; 0x802050 <g_twi1_gyro_1_accel_facty>
    511a:	1b 2d       	mov	r17, r11
    511c:	11 0f       	add	r17, r17
    511e:	11 0b       	sbc	r17, r17
    5120:	c1 2e       	mov	r12, r17
    5122:	d1 2e       	mov	r13, r17
    5124:	e1 2e       	mov	r14, r17
    5126:	f1 2e       	mov	r15, r17
    5128:	01 2f       	mov	r16, r17
    512a:	0e 94 4f 63 	call	0xc69e	; 0xc69e <__muldi3>
    512e:	68 94       	set
    5130:	aa 24       	eor	r10, r10
    5132:	a4 f8       	bld	r10, 4
    5134:	0f 2e       	mov	r0, r31
    5136:	f7 e2       	ldi	r31, 0x27	; 39
    5138:	bf 2e       	mov	r11, r31
    513a:	f0 2d       	mov	r31, r0
    513c:	c1 2c       	mov	r12, r1
    513e:	d1 2c       	mov	r13, r1
    5140:	e1 2c       	mov	r14, r1
    5142:	f1 2c       	mov	r15, r1
    5144:	00 e0       	ldi	r16, 0x00	; 0
    5146:	10 e0       	ldi	r17, 0x00	; 0
    5148:	0e 94 a2 63 	call	0xc744	; 0xc744 <__divdi3>
    514c:	0f e0       	ldi	r16, 0x0F	; 15
    514e:	0e 94 83 64 	call	0xc906	; 0xc906 <__ashrdi3>
    5152:	72 2e       	mov	r7, r18
    5154:	63 2e       	mov	r6, r19
    5156:	e8 2d       	mov	r30, r8
    5158:	ee 0f       	add	r30, r30
    515a:	ee 0b       	sbc	r30, r30
    515c:	25 2d       	mov	r18, r5
    515e:	38 2d       	mov	r19, r8
    5160:	4e 2f       	mov	r20, r30
    5162:	5e 2f       	mov	r21, r30
    5164:	6e 2f       	mov	r22, r30
    5166:	7e 2f       	mov	r23, r30
    5168:	8e 2f       	mov	r24, r30
    516a:	9e 2f       	mov	r25, r30
    516c:	02 e0       	ldi	r16, 0x02	; 2
    516e:	0e 94 6a 64 	call	0xc8d4	; 0xc8d4 <__ashldi3>
    5172:	a2 2e       	mov	r10, r18
    5174:	b3 2e       	mov	r11, r19
    5176:	c4 2e       	mov	r12, r20
    5178:	d5 2e       	mov	r13, r21
    517a:	e6 2e       	mov	r14, r22
    517c:	f7 2e       	mov	r15, r23
    517e:	a8 2f       	mov	r26, r24
    5180:	19 2f       	mov	r17, r25
    5182:	05 e0       	ldi	r16, 0x05	; 5
    5184:	0e 94 6a 64 	call	0xc8d4	; 0xc8d4 <__ashldi3>
    5188:	0a 2f       	mov	r16, r26
    518a:	0e 94 aa 64 	call	0xc954	; 0xc954 <__subdi3>
    518e:	a5 2c       	mov	r10, r5
    5190:	b8 2c       	mov	r11, r8
    5192:	ce 2e       	mov	r12, r30
    5194:	de 2e       	mov	r13, r30
    5196:	ee 2e       	mov	r14, r30
    5198:	fe 2e       	mov	r15, r30
    519a:	0e 2f       	mov	r16, r30
    519c:	1e 2f       	mov	r17, r30
    519e:	0e 94 a1 64 	call	0xc942	; 0xc942 <__adddi3>
    51a2:	04 e0       	ldi	r16, 0x04	; 4
    51a4:	0e 94 6a 64 	call	0xc8d4	; 0xc8d4 <__ashldi3>
    51a8:	b0 90 4f 20 	lds	r11, 0x204F	; 0x80204f <g_twi1_gyro_1_accel_factz+0x1>
    51ac:	a0 90 4e 20 	lds	r10, 0x204E	; 0x80204e <g_twi1_gyro_1_accel_factz>
    51b0:	1b 2d       	mov	r17, r11
    51b2:	11 0f       	add	r17, r17
    51b4:	11 0b       	sbc	r17, r17
    51b6:	c1 2e       	mov	r12, r17
    51b8:	d1 2e       	mov	r13, r17
    51ba:	e1 2e       	mov	r14, r17
    51bc:	f1 2e       	mov	r15, r17
    51be:	01 2f       	mov	r16, r17
    51c0:	0e 94 4f 63 	call	0xc69e	; 0xc69e <__muldi3>
    51c4:	68 94       	set
    51c6:	aa 24       	eor	r10, r10
    51c8:	a4 f8       	bld	r10, 4
    51ca:	0f 2e       	mov	r0, r31
    51cc:	f7 e2       	ldi	r31, 0x27	; 39
    51ce:	bf 2e       	mov	r11, r31
    51d0:	f0 2d       	mov	r31, r0
    51d2:	c1 2c       	mov	r12, r1
    51d4:	d1 2c       	mov	r13, r1
    51d6:	e1 2c       	mov	r14, r1
    51d8:	f1 2c       	mov	r15, r1
    51da:	00 e0       	ldi	r16, 0x00	; 0
    51dc:	10 e0       	ldi	r17, 0x00	; 0
    51de:	0e 94 a2 63 	call	0xc744	; 0xc744 <__divdi3>
    51e2:	0f e0       	ldi	r16, 0x0F	; 15
    51e4:	0e 94 83 64 	call	0xc906	; 0xc906 <__ashrdi3>
    51e8:	92 2f       	mov	r25, r18

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    51ea:	2f b7       	in	r18, 0x3f	; 63
    51ec:	2f 83       	std	Y+7, r18	; 0x07
	cpu_irq_disable();
    51ee:	f8 94       	cli
	return flags;
    51f0:	2f 81       	ldd	r18, Y+7	; 0x07
		int16_t l_twi1_gyro_1_accel_x_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_x, g_twi1_gyro_1_accel_factx);
		int16_t l_twi1_gyro_1_accel_y_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_y, g_twi1_gyro_1_accel_facty);
		int16_t l_twi1_gyro_1_accel_z_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_z, g_twi1_gyro_1_accel_factz);

		flags = cpu_irq_save();
		g_twi1_gyro_1_accel_x_mg	= l_twi1_gyro_1_accel_x_mg;
    51f2:	40 92 3c 26 	sts	0x263C, r4	; 0x80263c <g_twi1_gyro_1_accel_x_mg>
    51f6:	30 92 3d 26 	sts	0x263D, r3	; 0x80263d <g_twi1_gyro_1_accel_x_mg+0x1>
		g_twi1_gyro_1_accel_y_mg	= l_twi1_gyro_1_accel_y_mg;
    51fa:	70 92 3a 26 	sts	0x263A, r7	; 0x80263a <g_twi1_gyro_1_accel_y_mg>
    51fe:	60 92 3b 26 	sts	0x263B, r6	; 0x80263b <g_twi1_gyro_1_accel_y_mg+0x1>
		g_twi1_gyro_1_accel_z_mg	= l_twi1_gyro_1_accel_z_mg;
    5202:	90 93 38 26 	sts	0x2638, r25	; 0x802638 <g_twi1_gyro_1_accel_z_mg>
    5206:	30 93 39 26 	sts	0x2639, r19	; 0x802639 <g_twi1_gyro_1_accel_z_mg+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    520a:	2f bf       	out	0x3f, r18	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    520c:	8f b7       	in	r24, 0x3f	; 63
    520e:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    5210:	f8 94       	cli
	return flags;
    5212:	9e 81       	ldd	r25, Y+6	; 0x06
		cpu_irq_restore(flags);
	}

	{
		irqflags_t flags = cpu_irq_save();
		int16_t l_twi1_gyro_1_gyro_x	= g_twi1_gyro_1_gyro_x;
    5214:	80 91 36 26 	lds	r24, 0x2636	; 0x802636 <g_twi1_gyro_1_gyro_x>
    5218:	30 91 37 26 	lds	r19, 0x2637	; 0x802637 <g_twi1_gyro_1_gyro_x+0x1>
		int16_t l_twi1_gyro_1_gyro_y	= g_twi1_gyro_1_gyro_y;
    521c:	40 90 34 26 	lds	r4, 0x2634	; 0x802634 <g_twi1_gyro_1_gyro_y>
    5220:	50 90 35 26 	lds	r5, 0x2635	; 0x802635 <g_twi1_gyro_1_gyro_y+0x1>
		int16_t l_twi1_gyro_1_gyro_z	= g_twi1_gyro_1_gyro_z;
    5224:	60 90 32 26 	lds	r6, 0x2632	; 0x802632 <g_twi1_gyro_1_gyro_z>
    5228:	70 90 33 26 	lds	r7, 0x2633	; 0x802633 <g_twi1_gyro_1_gyro_z+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    522c:	9f bf       	out	0x3f, r25	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    522e:	9f b7       	in	r25, 0x3f	; 63
    5230:	9d 83       	std	Y+5, r25	; 0x05
	cpu_irq_disable();
    5232:	f8 94       	cli
	return flags;
    5234:	8d 80       	ldd	r8, Y+5	; 0x05
		int32_t l_twi1_gyro_1_gyro_x_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_x);
		int32_t l_twi1_gyro_1_gyro_y_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_y);
		int32_t l_twi1_gyro_1_gyro_z_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_z);

		flags = cpu_irq_save();
		g_twi1_gyro_1_gyro_x_mdps	= l_twi1_gyro_1_gyro_x_mdps;
    5236:	28 2f       	mov	r18, r24
    5238:	93 2f       	mov	r25, r19
    523a:	99 0f       	add	r25, r25
    523c:	99 0b       	sbc	r25, r25
    523e:	0f 2e       	mov	r0, r31
    5240:	f0 e9       	ldi	r31, 0x90	; 144
    5242:	af 2e       	mov	r10, r31
    5244:	f0 2d       	mov	r31, r0
    5246:	0f 2e       	mov	r0, r31
    5248:	f0 ed       	ldi	r31, 0xD0	; 208
    524a:	bf 2e       	mov	r11, r31
    524c:	f0 2d       	mov	r31, r0
    524e:	0f 2e       	mov	r0, r31
    5250:	f3 e0       	ldi	r31, 0x03	; 3
    5252:	cf 2e       	mov	r12, r31
    5254:	f0 2d       	mov	r31, r0
    5256:	00 e0       	ldi	r16, 0x00	; 0
    5258:	49 2f       	mov	r20, r25
    525a:	59 2f       	mov	r21, r25
    525c:	69 2f       	mov	r22, r25
    525e:	79 2f       	mov	r23, r25
    5260:	89 2f       	mov	r24, r25
    5262:	0e 94 4f 63 	call	0xc69e	; 0xc69e <__muldi3>
    5266:	0f e0       	ldi	r16, 0x0F	; 15
    5268:	0e 94 83 64 	call	0xc906	; 0xc906 <__ashrdi3>
    526c:	20 93 2e 26 	sts	0x262E, r18	; 0x80262e <g_twi1_gyro_1_gyro_x_mdps>
    5270:	30 93 2f 26 	sts	0x262F, r19	; 0x80262f <g_twi1_gyro_1_gyro_x_mdps+0x1>
    5274:	40 93 30 26 	sts	0x2630, r20	; 0x802630 <g_twi1_gyro_1_gyro_x_mdps+0x2>
    5278:	50 93 31 26 	sts	0x2631, r21	; 0x802631 <g_twi1_gyro_1_gyro_x_mdps+0x3>
		g_twi1_gyro_1_gyro_y_mdps	= l_twi1_gyro_1_gyro_y_mdps;
    527c:	24 2d       	mov	r18, r4
    527e:	95 2d       	mov	r25, r5
    5280:	99 0f       	add	r25, r25
    5282:	99 0b       	sbc	r25, r25
    5284:	00 e0       	ldi	r16, 0x00	; 0
    5286:	35 2d       	mov	r19, r5
    5288:	49 2f       	mov	r20, r25
    528a:	59 2f       	mov	r21, r25
    528c:	69 2f       	mov	r22, r25
    528e:	79 2f       	mov	r23, r25
    5290:	89 2f       	mov	r24, r25
    5292:	0e 94 4f 63 	call	0xc69e	; 0xc69e <__muldi3>
    5296:	0f e0       	ldi	r16, 0x0F	; 15
    5298:	0e 94 83 64 	call	0xc906	; 0xc906 <__ashrdi3>
    529c:	20 93 2a 26 	sts	0x262A, r18	; 0x80262a <g_twi1_gyro_1_gyro_y_mdps>
    52a0:	30 93 2b 26 	sts	0x262B, r19	; 0x80262b <g_twi1_gyro_1_gyro_y_mdps+0x1>
    52a4:	40 93 2c 26 	sts	0x262C, r20	; 0x80262c <g_twi1_gyro_1_gyro_y_mdps+0x2>
    52a8:	50 93 2d 26 	sts	0x262D, r21	; 0x80262d <g_twi1_gyro_1_gyro_y_mdps+0x3>
		g_twi1_gyro_1_gyro_z_mdps	= l_twi1_gyro_1_gyro_z_mdps;
    52ac:	26 2d       	mov	r18, r6
    52ae:	97 2d       	mov	r25, r7
    52b0:	99 0f       	add	r25, r25
    52b2:	99 0b       	sbc	r25, r25
    52b4:	00 e0       	ldi	r16, 0x00	; 0
    52b6:	37 2d       	mov	r19, r7
    52b8:	49 2f       	mov	r20, r25
    52ba:	59 2f       	mov	r21, r25
    52bc:	69 2f       	mov	r22, r25
    52be:	79 2f       	mov	r23, r25
    52c0:	89 2f       	mov	r24, r25
    52c2:	0e 94 4f 63 	call	0xc69e	; 0xc69e <__muldi3>
    52c6:	0f e0       	ldi	r16, 0x0F	; 15
    52c8:	0e 94 83 64 	call	0xc906	; 0xc906 <__ashrdi3>
    52cc:	20 93 26 26 	sts	0x2626, r18	; 0x802626 <g_twi1_gyro_1_gyro_z_mdps>
    52d0:	30 93 27 26 	sts	0x2627, r19	; 0x802627 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    52d4:	40 93 28 26 	sts	0x2628, r20	; 0x802628 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    52d8:	50 93 29 26 	sts	0x2629, r21	; 0x802629 <g_twi1_gyro_1_gyro_z_mdps+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    52dc:	8f be       	out	0x3f, r8	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    52de:	8f b7       	in	r24, 0x3f	; 63
    52e0:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
    52e2:	f8 94       	cli
	return flags;
    52e4:	8c 81       	ldd	r24, Y+4	; 0x04
		cpu_irq_restore(flags);
	}

	{
		irqflags_t flags = cpu_irq_save();
		int16_t l_twi1_gyro_2_mag_x		= g_twi1_gyro_2_mag_x;
    52e6:	20 91 20 26 	lds	r18, 0x2620	; 0x802620 <g_twi1_gyro_2_mag_x>
    52ea:	30 91 21 26 	lds	r19, 0x2621	; 0x802621 <g_twi1_gyro_2_mag_x+0x1>
		int16_t l_twi1_gyro_2_mag_y		= g_twi1_gyro_2_mag_y;
    52ee:	e0 90 1e 26 	lds	r14, 0x261E	; 0x80261e <g_twi1_gyro_2_mag_y>
    52f2:	f0 90 1f 26 	lds	r15, 0x261F	; 0x80261f <g_twi1_gyro_2_mag_y+0x1>
		int16_t l_twi1_gyro_2_mag_z		= g_twi1_gyro_2_mag_z;
    52f6:	a0 90 1c 26 	lds	r10, 0x261C	; 0x80261c <g_twi1_gyro_2_mag_z>
    52fa:	b0 90 1d 26 	lds	r11, 0x261D	; 0x80261d <g_twi1_gyro_2_mag_z+0x1>
		int16_t	l_twi1_gyro_1_temp		= g_twi1_gyro_1_temp;
    52fe:	00 91 48 26 	lds	r16, 0x2648	; 0x802648 <g_twi1_gyro_1_temp>
    5302:	10 91 49 26 	lds	r17, 0x2649	; 0x802649 <g_twi1_gyro_1_temp+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5306:	8f bf       	out	0x3f, r24	; 63
		cpu_irq_restore(flags);

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, g_twi1_gyro_2_asax, g_twi1_gyro_2_mag_factx);
    5308:	a0 91 40 20 	lds	r26, 0x2040	; 0x802040 <g_twi1_gyro_2_mag_factx>
    530c:	b0 91 41 20 	lds	r27, 0x2041	; 0x802041 <g_twi1_gyro_2_mag_factx+0x1>
    5310:	e0 91 24 26 	lds	r30, 0x2624	; 0x802624 <g_twi1_gyro_2_asax>
}

inline
static int32_t calc_gyro2_correct_mag_2_nT(int16_t raw, int8_t asa, int16_t factor)
{
	if (raw >= 0) {
    5314:	33 23       	and	r19, r19
    5316:	2c f1       	brlt	.+74     	; 0x5362 <task_twi1_onboard+0x424>
		//                                         asa decoding
		//                                                            rounding
		//                                                                    /256
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) + 128) >> 8;
    5318:	0e 94 2a 63 	call	0xc654	; 0xc654 <__mulhisi3>
    531c:	9b 01       	movw	r18, r22
    531e:	ac 01       	movw	r20, r24
    5320:	8e 2f       	mov	r24, r30
    5322:	ee 0f       	add	r30, r30
    5324:	99 0b       	sbc	r25, r25
    5326:	aa 0b       	sbc	r26, r26
    5328:	bb 0b       	sbc	r27, r27
    532a:	bc 01       	movw	r22, r24
    532c:	cd 01       	movw	r24, r26
    532e:	60 58       	subi	r22, 0x80	; 128
    5330:	7f 4f       	sbci	r23, 0xFF	; 255
    5332:	8f 4f       	sbci	r24, 0xFF	; 255
    5334:	9f 4f       	sbci	r25, 0xFF	; 255
    5336:	0e 94 ae 62 	call	0xc55c	; 0xc55c <__mulsi3>
    533a:	2a e0       	ldi	r18, 0x0A	; 10
    533c:	30 e0       	ldi	r19, 0x00	; 0
    533e:	40 e0       	ldi	r20, 0x00	; 0
    5340:	50 e0       	ldi	r21, 0x00	; 0
    5342:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    5346:	29 01       	movw	r4, r18
    5348:	3a 01       	movw	r6, r20
    534a:	60 e8       	ldi	r22, 0x80	; 128
    534c:	46 0e       	add	r4, r22
    534e:	51 1c       	adc	r5, r1
    5350:	61 1c       	adc	r6, r1
    5352:	71 1c       	adc	r7, r1
    5354:	45 2c       	mov	r4, r5
    5356:	56 2c       	mov	r5, r6
    5358:	67 2c       	mov	r6, r7
    535a:	77 24       	eor	r7, r7
    535c:	67 fc       	sbrc	r6, 7
    535e:	7a 94       	dec	r7
    5360:	24 c0       	rjmp	.+72     	; 0x53aa <task_twi1_onboard+0x46c>
	} else {
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
    5362:	0e 94 2a 63 	call	0xc654	; 0xc654 <__mulhisi3>
    5366:	9b 01       	movw	r18, r22
    5368:	ac 01       	movw	r20, r24
    536a:	8e 2f       	mov	r24, r30
    536c:	ee 0f       	add	r30, r30
    536e:	99 0b       	sbc	r25, r25
    5370:	aa 0b       	sbc	r26, r26
    5372:	bb 0b       	sbc	r27, r27
    5374:	bc 01       	movw	r22, r24
    5376:	cd 01       	movw	r24, r26
    5378:	60 58       	subi	r22, 0x80	; 128
    537a:	7f 4f       	sbci	r23, 0xFF	; 255
    537c:	8f 4f       	sbci	r24, 0xFF	; 255
    537e:	9f 4f       	sbci	r25, 0xFF	; 255
    5380:	0e 94 ae 62 	call	0xc55c	; 0xc55c <__mulsi3>
    5384:	2a e0       	ldi	r18, 0x0A	; 10
    5386:	30 e0       	ldi	r19, 0x00	; 0
    5388:	40 e0       	ldi	r20, 0x00	; 0
    538a:	50 e0       	ldi	r21, 0x00	; 0
    538c:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    5390:	29 01       	movw	r4, r18
    5392:	3a 01       	movw	r6, r20
    5394:	70 e8       	ldi	r23, 0x80	; 128
    5396:	47 1a       	sub	r4, r23
    5398:	51 08       	sbc	r5, r1
    539a:	61 08       	sbc	r6, r1
    539c:	71 08       	sbc	r7, r1
    539e:	45 2c       	mov	r4, r5
    53a0:	56 2c       	mov	r5, r6
    53a2:	67 2c       	mov	r6, r7
    53a4:	77 24       	eor	r7, r7
    53a6:	67 fc       	sbrc	r6, 7
    53a8:	7a 94       	dec	r7
		int16_t l_twi1_gyro_2_mag_z		= g_twi1_gyro_2_mag_z;
		int16_t	l_twi1_gyro_1_temp		= g_twi1_gyro_1_temp;
		cpu_irq_restore(flags);

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, g_twi1_gyro_2_asax, g_twi1_gyro_2_mag_factx);
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, g_twi1_gyro_2_asay, g_twi1_gyro_2_mag_facty);
    53aa:	a0 91 3e 20 	lds	r26, 0x203E	; 0x80203e <g_twi1_gyro_2_mag_facty>
    53ae:	b0 91 3f 20 	lds	r27, 0x203F	; 0x80203f <g_twi1_gyro_2_mag_facty+0x1>
    53b2:	e0 91 23 26 	lds	r30, 0x2623	; 0x802623 <g_twi1_gyro_2_asay>
}

inline
static int32_t calc_gyro2_correct_mag_2_nT(int16_t raw, int8_t asa, int16_t factor)
{
	if (raw >= 0) {
    53b6:	ff 20       	and	r15, r15
    53b8:	34 f1       	brlt	.+76     	; 0x5406 <task_twi1_onboard+0x4c8>
		//                                         asa decoding
		//                                                            rounding
		//                                                                    /256
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) + 128) >> 8;
    53ba:	97 01       	movw	r18, r14
    53bc:	0e 94 2a 63 	call	0xc654	; 0xc654 <__mulhisi3>
    53c0:	9b 01       	movw	r18, r22
    53c2:	ac 01       	movw	r20, r24
    53c4:	8e 2f       	mov	r24, r30
    53c6:	ee 0f       	add	r30, r30
    53c8:	99 0b       	sbc	r25, r25
    53ca:	aa 0b       	sbc	r26, r26
    53cc:	bb 0b       	sbc	r27, r27
    53ce:	bc 01       	movw	r22, r24
    53d0:	cd 01       	movw	r24, r26
    53d2:	60 58       	subi	r22, 0x80	; 128
    53d4:	7f 4f       	sbci	r23, 0xFF	; 255
    53d6:	8f 4f       	sbci	r24, 0xFF	; 255
    53d8:	9f 4f       	sbci	r25, 0xFF	; 255
    53da:	0e 94 ae 62 	call	0xc55c	; 0xc55c <__mulsi3>
    53de:	2a e0       	ldi	r18, 0x0A	; 10
    53e0:	30 e0       	ldi	r19, 0x00	; 0
    53e2:	40 e0       	ldi	r20, 0x00	; 0
    53e4:	50 e0       	ldi	r21, 0x00	; 0
    53e6:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    53ea:	69 01       	movw	r12, r18
    53ec:	7a 01       	movw	r14, r20
    53ee:	80 e8       	ldi	r24, 0x80	; 128
    53f0:	c8 0e       	add	r12, r24
    53f2:	d1 1c       	adc	r13, r1
    53f4:	e1 1c       	adc	r14, r1
    53f6:	f1 1c       	adc	r15, r1
    53f8:	cd 2c       	mov	r12, r13
    53fa:	de 2c       	mov	r13, r14
    53fc:	ef 2c       	mov	r14, r15
    53fe:	ff 24       	eor	r15, r15
    5400:	e7 fc       	sbrc	r14, 7
    5402:	fa 94       	dec	r15
    5404:	25 c0       	rjmp	.+74     	; 0x5450 <task_twi1_onboard+0x512>
	} else {
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
    5406:	97 01       	movw	r18, r14
    5408:	0e 94 2a 63 	call	0xc654	; 0xc654 <__mulhisi3>
    540c:	9b 01       	movw	r18, r22
    540e:	ac 01       	movw	r20, r24
    5410:	8e 2f       	mov	r24, r30
    5412:	ee 0f       	add	r30, r30
    5414:	99 0b       	sbc	r25, r25
    5416:	aa 0b       	sbc	r26, r26
    5418:	bb 0b       	sbc	r27, r27
    541a:	bc 01       	movw	r22, r24
    541c:	cd 01       	movw	r24, r26
    541e:	60 58       	subi	r22, 0x80	; 128
    5420:	7f 4f       	sbci	r23, 0xFF	; 255
    5422:	8f 4f       	sbci	r24, 0xFF	; 255
    5424:	9f 4f       	sbci	r25, 0xFF	; 255
    5426:	0e 94 ae 62 	call	0xc55c	; 0xc55c <__mulsi3>
    542a:	2a e0       	ldi	r18, 0x0A	; 10
    542c:	30 e0       	ldi	r19, 0x00	; 0
    542e:	40 e0       	ldi	r20, 0x00	; 0
    5430:	50 e0       	ldi	r21, 0x00	; 0
    5432:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    5436:	69 01       	movw	r12, r18
    5438:	7a 01       	movw	r14, r20
    543a:	90 e8       	ldi	r25, 0x80	; 128
    543c:	c9 1a       	sub	r12, r25
    543e:	d1 08       	sbc	r13, r1
    5440:	e1 08       	sbc	r14, r1
    5442:	f1 08       	sbc	r15, r1
    5444:	cd 2c       	mov	r12, r13
    5446:	de 2c       	mov	r13, r14
    5448:	ef 2c       	mov	r14, r15
    544a:	ff 24       	eor	r15, r15
    544c:	e7 fc       	sbrc	r14, 7
    544e:	fa 94       	dec	r15
		int16_t	l_twi1_gyro_1_temp		= g_twi1_gyro_1_temp;
		cpu_irq_restore(flags);

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, g_twi1_gyro_2_asax, g_twi1_gyro_2_mag_factx);
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, g_twi1_gyro_2_asay, g_twi1_gyro_2_mag_facty);
		int32_t l_twi1_gyro_2_mag_z_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_z, g_twi1_gyro_2_asaz, g_twi1_gyro_2_mag_factz);
    5450:	a0 91 3c 20 	lds	r26, 0x203C	; 0x80203c <g_twi1_gyro_2_mag_factz>
    5454:	b0 91 3d 20 	lds	r27, 0x203D	; 0x80203d <g_twi1_gyro_2_mag_factz+0x1>
    5458:	e0 91 22 26 	lds	r30, 0x2622	; 0x802622 <g_twi1_gyro_2_asaz>
}

inline
static int32_t calc_gyro2_correct_mag_2_nT(int16_t raw, int8_t asa, int16_t factor)
{
	if (raw >= 0) {
    545c:	bb 20       	and	r11, r11
    545e:	2c f1       	brlt	.+74     	; 0x54aa <task_twi1_onboard+0x56c>
		//                                         asa decoding
		//                                                            rounding
		//                                                                    /256
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) + 128) >> 8;
    5460:	95 01       	movw	r18, r10
    5462:	0e 94 2a 63 	call	0xc654	; 0xc654 <__mulhisi3>
    5466:	9b 01       	movw	r18, r22
    5468:	ac 01       	movw	r20, r24
    546a:	8e 2f       	mov	r24, r30
    546c:	ee 0f       	add	r30, r30
    546e:	99 0b       	sbc	r25, r25
    5470:	aa 0b       	sbc	r26, r26
    5472:	bb 0b       	sbc	r27, r27
    5474:	bc 01       	movw	r22, r24
    5476:	cd 01       	movw	r24, r26
    5478:	60 58       	subi	r22, 0x80	; 128
    547a:	7f 4f       	sbci	r23, 0xFF	; 255
    547c:	8f 4f       	sbci	r24, 0xFF	; 255
    547e:	9f 4f       	sbci	r25, 0xFF	; 255
    5480:	0e 94 ae 62 	call	0xc55c	; 0xc55c <__mulsi3>
    5484:	2a e0       	ldi	r18, 0x0A	; 10
    5486:	30 e0       	ldi	r19, 0x00	; 0
    5488:	40 e0       	ldi	r20, 0x00	; 0
    548a:	50 e0       	ldi	r21, 0x00	; 0
    548c:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    5490:	da 01       	movw	r26, r20
    5492:	c9 01       	movw	r24, r18
    5494:	80 58       	subi	r24, 0x80	; 128
    5496:	9f 4f       	sbci	r25, 0xFF	; 255
    5498:	af 4f       	sbci	r26, 0xFF	; 255
    549a:	bf 4f       	sbci	r27, 0xFF	; 255
    549c:	89 2e       	mov	r8, r25
    549e:	9a 2e       	mov	r9, r26
    54a0:	ab 2e       	mov	r10, r27
    54a2:	bb 24       	eor	r11, r11
    54a4:	a7 fc       	sbrc	r10, 7
    54a6:	ba 94       	dec	r11
    54a8:	24 c0       	rjmp	.+72     	; 0x54f2 <task_twi1_onboard+0x5b4>
	} else {
		return (((int32_t)raw * factor * ((int32_t)asa + 128) / 10) - 128) >> 8;
    54aa:	95 01       	movw	r18, r10
    54ac:	0e 94 2a 63 	call	0xc654	; 0xc654 <__mulhisi3>
    54b0:	9b 01       	movw	r18, r22
    54b2:	ac 01       	movw	r20, r24
    54b4:	8e 2f       	mov	r24, r30
    54b6:	ee 0f       	add	r30, r30
    54b8:	99 0b       	sbc	r25, r25
    54ba:	aa 0b       	sbc	r26, r26
    54bc:	bb 0b       	sbc	r27, r27
    54be:	bc 01       	movw	r22, r24
    54c0:	cd 01       	movw	r24, r26
    54c2:	60 58       	subi	r22, 0x80	; 128
    54c4:	7f 4f       	sbci	r23, 0xFF	; 255
    54c6:	8f 4f       	sbci	r24, 0xFF	; 255
    54c8:	9f 4f       	sbci	r25, 0xFF	; 255
    54ca:	0e 94 ae 62 	call	0xc55c	; 0xc55c <__mulsi3>
    54ce:	2a e0       	ldi	r18, 0x0A	; 10
    54d0:	30 e0       	ldi	r19, 0x00	; 0
    54d2:	40 e0       	ldi	r20, 0x00	; 0
    54d4:	50 e0       	ldi	r21, 0x00	; 0
    54d6:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    54da:	da 01       	movw	r26, r20
    54dc:	c9 01       	movw	r24, r18
    54de:	80 58       	subi	r24, 0x80	; 128
    54e0:	91 09       	sbc	r25, r1
    54e2:	a1 09       	sbc	r26, r1
    54e4:	b1 09       	sbc	r27, r1
    54e6:	89 2e       	mov	r8, r25
    54e8:	9a 2e       	mov	r9, r26
    54ea:	ab 2e       	mov	r10, r27
    54ec:	bb 24       	eor	r11, r11
    54ee:	a7 fc       	sbrc	r10, 7
    54f0:	ba 94       	dec	r11
}

inline
static int16_t calc_gyro1_temp_raw2C100(int16_t raw)
{
	return (int16_t) (((100L * (int32_t)(raw - g_twi1_gyro_1_temp_RTofs)) / (int32_t)g_twi1_gyro_1_temp_sens) + 2100);
    54f2:	80 91 46 26 	lds	r24, 0x2646	; 0x802646 <g_twi1_gyro_1_temp_RTofs>
    54f6:	90 91 47 26 	lds	r25, 0x2647	; 0x802647 <g_twi1_gyro_1_temp_RTofs+0x1>
    54fa:	d8 01       	movw	r26, r16
    54fc:	a8 1b       	sub	r26, r24
    54fe:	b9 0b       	sbc	r27, r25
    5500:	24 e6       	ldi	r18, 0x64	; 100
    5502:	30 e0       	ldi	r19, 0x00	; 0
    5504:	0e 94 3f 63 	call	0xc67e	; 0xc67e <__usmulhisi3>
    5508:	20 91 5a 20 	lds	r18, 0x205A	; 0x80205a <g_twi1_gyro_1_temp_sens>
    550c:	30 91 5b 20 	lds	r19, 0x205B	; 0x80205b <g_twi1_gyro_1_temp_sens+0x1>
    5510:	03 2e       	mov	r0, r19
    5512:	00 0c       	add	r0, r0
    5514:	44 0b       	sbc	r20, r20
    5516:	55 0b       	sbc	r21, r21
    5518:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    551c:	2c 5c       	subi	r18, 0xCC	; 204
    551e:	37 4f       	sbci	r19, 0xF7	; 247

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5520:	8f b7       	in	r24, 0x3f	; 63
    5522:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
    5524:	f8 94       	cli
	return flags;
    5526:	8b 81       	ldd	r24, Y+3	; 0x03
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, g_twi1_gyro_2_asay, g_twi1_gyro_2_mag_facty);
		int32_t l_twi1_gyro_2_mag_z_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_z, g_twi1_gyro_2_asaz, g_twi1_gyro_2_mag_factz);
		int16_t	l_twi1_gyro_1_temp_deg_100	= calc_gyro1_temp_raw2C100(l_twi1_gyro_1_temp);

		flags = cpu_irq_save();
		g_twi1_gyro_2_mag_x_nT		= l_twi1_gyro_2_mag_x_nT;
    5528:	40 92 18 26 	sts	0x2618, r4	; 0x802618 <g_twi1_gyro_2_mag_x_nT>
    552c:	50 92 19 26 	sts	0x2619, r5	; 0x802619 <g_twi1_gyro_2_mag_x_nT+0x1>
    5530:	60 92 1a 26 	sts	0x261A, r6	; 0x80261a <g_twi1_gyro_2_mag_x_nT+0x2>
    5534:	70 92 1b 26 	sts	0x261B, r7	; 0x80261b <g_twi1_gyro_2_mag_x_nT+0x3>
		g_twi1_gyro_2_mag_y_nT		= l_twi1_gyro_2_mag_y_nT;
    5538:	c0 92 14 26 	sts	0x2614, r12	; 0x802614 <g_twi1_gyro_2_mag_y_nT>
    553c:	d0 92 15 26 	sts	0x2615, r13	; 0x802615 <g_twi1_gyro_2_mag_y_nT+0x1>
    5540:	e0 92 16 26 	sts	0x2616, r14	; 0x802616 <g_twi1_gyro_2_mag_y_nT+0x2>
    5544:	f0 92 17 26 	sts	0x2617, r15	; 0x802617 <g_twi1_gyro_2_mag_y_nT+0x3>
		g_twi1_gyro_2_mag_z_nT		= l_twi1_gyro_2_mag_z_nT;
    5548:	80 92 10 26 	sts	0x2610, r8	; 0x802610 <g_twi1_gyro_2_mag_z_nT>
    554c:	90 92 11 26 	sts	0x2611, r9	; 0x802611 <g_twi1_gyro_2_mag_z_nT+0x1>
    5550:	a0 92 12 26 	sts	0x2612, r10	; 0x802612 <g_twi1_gyro_2_mag_z_nT+0x2>
    5554:	b0 92 13 26 	sts	0x2613, r11	; 0x802613 <g_twi1_gyro_2_mag_z_nT+0x3>
		g_twi1_gyro_1_temp_deg_100	= l_twi1_gyro_1_temp_deg_100;
    5558:	20 93 44 26 	sts	0x2644, r18	; 0x802644 <g_twi1_gyro_1_temp_deg_100>
    555c:	30 93 45 26 	sts	0x2645, r19	; 0x802645 <g_twi1_gyro_1_temp_deg_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5560:	8f bf       	out	0x3f, r24	; 63

	if (l_twi1_gyro_valid) {
		task_twi1_gyro(now);
	}

	if (l_twi1_baro_valid) {
    5562:	22 20       	and	r2, r2
    5564:	09 f4       	brne	.+2      	; 0x5568 <task_twi1_onboard+0x62a>
    5566:	25 c2       	rjmp	.+1098   	; 0x59b2 <task_twi1_onboard+0xa74>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5568:	8f b7       	in	r24, 0x3f	; 63
    556a:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    556c:	f8 94       	cli
	return flags;
    556e:	8a 81       	ldd	r24, Y+2	; 0x02
{	// Calculations for the presentation layer
	static uint32_t s_twi1_baro_d1 = 0UL;
	static uint32_t s_twi1_baro_d2 = 0UL;

	irqflags_t flags = cpu_irq_save();
	uint32_t l_twi1_baro_d1 = g_twi1_baro_d1;
    5570:	20 91 f9 25 	lds	r18, 0x25F9	; 0x8025f9 <g_twi1_baro_d1>
    5574:	30 91 fa 25 	lds	r19, 0x25FA	; 0x8025fa <g_twi1_baro_d1+0x1>
    5578:	40 91 fb 25 	lds	r20, 0x25FB	; 0x8025fb <g_twi1_baro_d1+0x2>
    557c:	50 91 fc 25 	lds	r21, 0x25FC	; 0x8025fc <g_twi1_baro_d1+0x3>
    5580:	29 a3       	std	Y+33, r18	; 0x21
    5582:	3a a3       	std	Y+34, r19	; 0x22
    5584:	4b a3       	std	Y+35, r20	; 0x23
    5586:	5c a3       	std	Y+36, r21	; 0x24
	uint32_t l_twi1_baro_d2 = g_twi1_baro_d2;
    5588:	40 91 f5 25 	lds	r20, 0x25F5	; 0x8025f5 <g_twi1_baro_d2>
    558c:	50 91 f6 25 	lds	r21, 0x25F6	; 0x8025f6 <g_twi1_baro_d2+0x1>
    5590:	60 91 f7 25 	lds	r22, 0x25F7	; 0x8025f7 <g_twi1_baro_d2+0x2>
    5594:	70 91 f8 25 	lds	r23, 0x25F8	; 0x8025f8 <g_twi1_baro_d2+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5598:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);

	/* Calculate and present Baro and Temp values when a different measurement has arrived */
	if ((l_twi1_baro_d1 != s_twi1_baro_d1) || (l_twi1_baro_d2 != s_twi1_baro_d2)) {
    559a:	89 a1       	ldd	r24, Y+33	; 0x21
    559c:	9a a1       	ldd	r25, Y+34	; 0x22
    559e:	ab a1       	ldd	r26, Y+35	; 0x23
    55a0:	bc a1       	ldd	r27, Y+36	; 0x24
    55a2:	89 2b       	or	r24, r25
    55a4:	8a 2b       	or	r24, r26
    55a6:	8b 2b       	or	r24, r27
    55a8:	31 f4       	brne	.+12     	; 0x55b6 <task_twi1_onboard+0x678>
    55aa:	41 15       	cp	r20, r1
    55ac:	51 05       	cpc	r21, r1
    55ae:	61 05       	cpc	r22, r1
    55b0:	71 05       	cpc	r23, r1
    55b2:	09 f4       	brne	.+2      	; 0x55b6 <task_twi1_onboard+0x678>
    55b4:	fe c1       	rjmp	.+1020   	; 0x59b2 <task_twi1_onboard+0xa74>
		int32_t dT = (int32_t)l_twi1_baro_d2 - ((int32_t)g_twi1_baro_c[5] << 8);
    55b6:	0f 2e       	mov	r0, r31
    55b8:	fd ef       	ldi	r31, 0xFD	; 253
    55ba:	2f 2e       	mov	r2, r31
    55bc:	f5 e2       	ldi	r31, 0x25	; 37
    55be:	3f 2e       	mov	r3, r31
    55c0:	f0 2d       	mov	r31, r0
		int32_t temp_p20 = (int32_t)(((int64_t)dT * g_twi1_baro_c[6]) >> 23);
    55c2:	d1 01       	movw	r26, r2
    55c4:	1a 96       	adiw	r26, 0x0a	; 10
    55c6:	8d 91       	ld	r24, X+
    55c8:	9c 91       	ld	r25, X
    55ca:	1b 97       	sbiw	r26, 0x0b	; 11
    55cc:	a0 e0       	ldi	r26, 0x00	; 0
    55ce:	b0 e0       	ldi	r27, 0x00	; 0
    55d0:	ba 2f       	mov	r27, r26
    55d2:	a9 2f       	mov	r26, r25
    55d4:	98 2f       	mov	r25, r24
    55d6:	88 27       	eor	r24, r24
    55d8:	2a 01       	movw	r4, r20
    55da:	3b 01       	movw	r6, r22
    55dc:	48 1a       	sub	r4, r24
    55de:	59 0a       	sbc	r5, r25
    55e0:	6a 0a       	sbc	r6, r26
    55e2:	7b 0a       	sbc	r7, r27
    55e4:	a3 01       	movw	r20, r6
    55e6:	92 01       	movw	r18, r4
    55e8:	55 0f       	add	r21, r21
    55ea:	22 0b       	sbc	r18, r18
    55ec:	32 2f       	mov	r19, r18
    55ee:	a9 01       	movw	r20, r18
    55f0:	2d 87       	std	Y+13, r18	; 0x0d
    55f2:	3e 87       	std	Y+14, r19	; 0x0e
    55f4:	4f 87       	std	Y+15, r20	; 0x0f
    55f6:	58 8b       	std	Y+16, r21	; 0x10
    55f8:	d1 01       	movw	r26, r2
    55fa:	1c 96       	adiw	r26, 0x0c	; 12
    55fc:	4d 91       	ld	r20, X+
    55fe:	5c 91       	ld	r21, X
    5600:	1d 97       	sbiw	r26, 0x0d	; 13
    5602:	a4 2c       	mov	r10, r4
    5604:	b5 2c       	mov	r11, r5
    5606:	c6 2c       	mov	r12, r6
    5608:	d7 2c       	mov	r13, r7
    560a:	ed 84       	ldd	r14, Y+13	; 0x0d
    560c:	fe 2c       	mov	r15, r14
    560e:	0e 2d       	mov	r16, r14
    5610:	1e 2d       	mov	r17, r14
    5612:	24 2f       	mov	r18, r20
    5614:	35 2f       	mov	r19, r21
    5616:	40 e0       	ldi	r20, 0x00	; 0
    5618:	50 e0       	ldi	r21, 0x00	; 0
    561a:	60 e0       	ldi	r22, 0x00	; 0
    561c:	70 e0       	ldi	r23, 0x00	; 0
    561e:	80 e0       	ldi	r24, 0x00	; 0
    5620:	90 e0       	ldi	r25, 0x00	; 0
    5622:	0e 94 4f 63 	call	0xc69e	; 0xc69e <__muldi3>
    5626:	07 e1       	ldi	r16, 0x17	; 23
    5628:	0e 94 83 64 	call	0xc906	; 0xc906 <__ashrdi3>
    562c:	2d 8b       	std	Y+21, r18	; 0x15
    562e:	3e 8b       	std	Y+22, r19	; 0x16
    5630:	4f 8b       	std	Y+23, r20	; 0x17
    5632:	58 8f       	std	Y+24, r21	; 0x18
    5634:	2d 89       	ldd	r18, Y+21	; 0x15
    5636:	3e 89       	ldd	r19, Y+22	; 0x16
    5638:	4f 89       	ldd	r20, Y+23	; 0x17
    563a:	58 8d       	ldd	r21, Y+24	; 0x18
    563c:	2d a7       	std	Y+45, r18	; 0x2d
    563e:	3e a7       	std	Y+46, r19	; 0x2e
    5640:	4f a7       	std	Y+47, r20	; 0x2f
    5642:	58 ab       	std	Y+48, r21	; 0x30
		int32_t temp = temp_p20 + 2000L;
    5644:	ba 01       	movw	r22, r20
    5646:	a9 01       	movw	r20, r18
    5648:	40 53       	subi	r20, 0x30	; 48
    564a:	58 4f       	sbci	r21, 0xF8	; 248
    564c:	6f 4f       	sbci	r22, 0xFF	; 255
    564e:	7f 4f       	sbci	r23, 0xFF	; 255
    5650:	4d 8f       	std	Y+29, r20	; 0x1d
    5652:	5e 8f       	std	Y+30, r21	; 0x1e
    5654:	6f 8f       	std	Y+31, r22	; 0x1f
    5656:	78 a3       	std	Y+32, r23	; 0x20
		int64_t off  = ((int64_t)g_twi1_baro_c[2] << 17) + (((int64_t)g_twi1_baro_c[4] * dT) >> 6);
    5658:	d1 01       	movw	r26, r2
    565a:	18 96       	adiw	r26, 0x08	; 8
    565c:	4d 91       	ld	r20, X+
    565e:	5c 91       	ld	r21, X
    5660:	19 97       	sbiw	r26, 0x09	; 9
    5662:	fe 2c       	mov	r15, r14
    5664:	0e 2d       	mov	r16, r14
    5666:	24 2f       	mov	r18, r20
    5668:	35 2f       	mov	r19, r21
    566a:	40 e0       	ldi	r20, 0x00	; 0
    566c:	50 e0       	ldi	r21, 0x00	; 0
    566e:	60 e0       	ldi	r22, 0x00	; 0
    5670:	70 e0       	ldi	r23, 0x00	; 0
    5672:	80 e0       	ldi	r24, 0x00	; 0
    5674:	90 e0       	ldi	r25, 0x00	; 0
    5676:	0e 94 4f 63 	call	0xc69e	; 0xc69e <__muldi3>
    567a:	06 e0       	ldi	r16, 0x06	; 6
    567c:	0e 94 83 64 	call	0xc906	; 0xc906 <__ashrdi3>
    5680:	29 8f       	std	Y+25, r18	; 0x19
    5682:	3a 8f       	std	Y+26, r19	; 0x1a
    5684:	84 2e       	mov	r8, r20
    5686:	95 2e       	mov	r9, r21
    5688:	b6 2f       	mov	r27, r22
    568a:	a7 2f       	mov	r26, r23
    568c:	8b 8f       	std	Y+27, r24	; 0x1b
    568e:	9c 8f       	std	Y+28, r25	; 0x1c
    5690:	f1 01       	movw	r30, r2
    5692:	a4 80       	ldd	r10, Z+4	; 0x04
    5694:	b5 80       	ldd	r11, Z+5	; 0x05
    5696:	2a 2d       	mov	r18, r10
    5698:	3b 2d       	mov	r19, r11
    569a:	40 e0       	ldi	r20, 0x00	; 0
    569c:	50 e0       	ldi	r21, 0x00	; 0
    569e:	60 e0       	ldi	r22, 0x00	; 0
    56a0:	70 e0       	ldi	r23, 0x00	; 0
    56a2:	80 e0       	ldi	r24, 0x00	; 0
    56a4:	90 e0       	ldi	r25, 0x00	; 0
    56a6:	01 e1       	ldi	r16, 0x11	; 17
    56a8:	0e 94 6a 64 	call	0xc8d4	; 0xc8d4 <__ashldi3>
    56ac:	a2 2e       	mov	r10, r18
    56ae:	b3 2e       	mov	r11, r19
    56b0:	c4 2e       	mov	r12, r20
    56b2:	d5 2e       	mov	r13, r21
    56b4:	e6 2e       	mov	r14, r22
    56b6:	f7 2e       	mov	r15, r23
    56b8:	08 2f       	mov	r16, r24
    56ba:	19 2f       	mov	r17, r25
    56bc:	29 8d       	ldd	r18, Y+25	; 0x19
    56be:	3a 8d       	ldd	r19, Y+26	; 0x1a
    56c0:	48 2d       	mov	r20, r8
    56c2:	59 2d       	mov	r21, r9
    56c4:	6b 2f       	mov	r22, r27
    56c6:	7a 2f       	mov	r23, r26
    56c8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    56ca:	9c 8d       	ldd	r25, Y+28	; 0x1c
    56cc:	0e 94 a1 64 	call	0xc942	; 0xc942 <__adddi3>
    56d0:	29 8f       	std	Y+25, r18	; 0x19
    56d2:	3a 8f       	std	Y+26, r19	; 0x1a
    56d4:	4d a3       	std	Y+37, r20	; 0x25
    56d6:	5e a3       	std	Y+38, r21	; 0x26
    56d8:	6f a3       	std	Y+39, r22	; 0x27
    56da:	78 a7       	std	Y+40, r23	; 0x28
    56dc:	89 a7       	std	Y+41, r24	; 0x29
    56de:	9a a7       	std	Y+42, r25	; 0x2a
		int64_t sens = ((int64_t)g_twi1_baro_c[1] << 16) + (((int64_t)g_twi1_baro_c[3] * dT) >> 7);
    56e0:	46 81       	ldd	r20, Z+6	; 0x06
    56e2:	57 81       	ldd	r21, Z+7	; 0x07
    56e4:	a4 2c       	mov	r10, r4
    56e6:	b5 2c       	mov	r11, r5
    56e8:	c6 2c       	mov	r12, r6
    56ea:	d7 2c       	mov	r13, r7
    56ec:	ed 84       	ldd	r14, Y+13	; 0x0d
    56ee:	fe 2c       	mov	r15, r14
    56f0:	0e 2d       	mov	r16, r14
    56f2:	1e 2d       	mov	r17, r14
    56f4:	24 2f       	mov	r18, r20
    56f6:	35 2f       	mov	r19, r21
    56f8:	40 e0       	ldi	r20, 0x00	; 0
    56fa:	50 e0       	ldi	r21, 0x00	; 0
    56fc:	60 e0       	ldi	r22, 0x00	; 0
    56fe:	70 e0       	ldi	r23, 0x00	; 0
    5700:	80 e0       	ldi	r24, 0x00	; 0
    5702:	90 e0       	ldi	r25, 0x00	; 0
    5704:	0e 94 4f 63 	call	0xc69e	; 0xc69e <__muldi3>
    5708:	07 e0       	ldi	r16, 0x07	; 7
    570a:	0e 94 83 64 	call	0xc906	; 0xc906 <__ashrdi3>
    570e:	2b 8f       	std	Y+27, r18	; 0x1b
    5710:	3c 8f       	std	Y+28, r19	; 0x1c
    5712:	84 2e       	mov	r8, r20
    5714:	95 2e       	mov	r9, r21
    5716:	b6 2f       	mov	r27, r22
    5718:	a7 2f       	mov	r26, r23
    571a:	8b a7       	std	Y+43, r24	; 0x2b
    571c:	9c a7       	std	Y+44, r25	; 0x2c
    571e:	f1 01       	movw	r30, r2
    5720:	a2 80       	ldd	r10, Z+2	; 0x02
    5722:	b3 80       	ldd	r11, Z+3	; 0x03
    5724:	2a 2d       	mov	r18, r10
    5726:	3b 2d       	mov	r19, r11
    5728:	40 e0       	ldi	r20, 0x00	; 0
    572a:	50 e0       	ldi	r21, 0x00	; 0
    572c:	60 e0       	ldi	r22, 0x00	; 0
    572e:	70 e0       	ldi	r23, 0x00	; 0
    5730:	80 e0       	ldi	r24, 0x00	; 0
    5732:	90 e0       	ldi	r25, 0x00	; 0
    5734:	00 e1       	ldi	r16, 0x10	; 16
    5736:	0e 94 6a 64 	call	0xc8d4	; 0xc8d4 <__ashldi3>
    573a:	a2 2e       	mov	r10, r18
    573c:	b3 2e       	mov	r11, r19
    573e:	c4 2e       	mov	r12, r20
    5740:	d5 2e       	mov	r13, r21
    5742:	e6 2e       	mov	r14, r22
    5744:	f7 2e       	mov	r15, r23
    5746:	08 2f       	mov	r16, r24
    5748:	19 2f       	mov	r17, r25
    574a:	2b 8d       	ldd	r18, Y+27	; 0x1b
    574c:	3c 8d       	ldd	r19, Y+28	; 0x1c
    574e:	48 2d       	mov	r20, r8
    5750:	59 2d       	mov	r21, r9
    5752:	6b 2f       	mov	r22, r27
    5754:	7a 2f       	mov	r23, r26
    5756:	8b a5       	ldd	r24, Y+43	; 0x2b
    5758:	9c a5       	ldd	r25, Y+44	; 0x2c
    575a:	0e 94 a1 64 	call	0xc942	; 0xc942 <__adddi3>
    575e:	32 2e       	mov	r3, r18
    5760:	23 2e       	mov	r2, r19
    5762:	4b 8f       	std	Y+27, r20	; 0x1b
    5764:	5c 8f       	std	Y+28, r21	; 0x1c
    5766:	6b a7       	std	Y+43, r22	; 0x2b
    5768:	7c a7       	std	Y+44, r23	; 0x2c
    576a:	98 2e       	mov	r9, r24
    576c:	89 2e       	mov	r8, r25

		/* Low temp and very low temp corrections */
		if (temp < 2000L) {
    576e:	2d 8d       	ldd	r18, Y+29	; 0x1d
    5770:	3e 8d       	ldd	r19, Y+30	; 0x1e
    5772:	4f 8d       	ldd	r20, Y+31	; 0x1f
    5774:	58 a1       	ldd	r21, Y+32	; 0x20
    5776:	20 3d       	cpi	r18, 0xD0	; 208
    5778:	37 40       	sbci	r19, 0x07	; 7
    577a:	41 05       	cpc	r20, r1
    577c:	51 05       	cpc	r21, r1
    577e:	0c f0       	brlt	.+2      	; 0x5782 <task_twi1_onboard+0x844>
    5780:	d0 c0       	rjmp	.+416    	; 0x5922 <task_twi1_onboard+0x9e4>
			int32_t t2 = (int32_t)(((int64_t)dT * (int64_t)dT) >> 31);
    5782:	a4 2c       	mov	r10, r4
    5784:	b5 2c       	mov	r11, r5
    5786:	c6 2c       	mov	r12, r6
    5788:	d7 2c       	mov	r13, r7
    578a:	ed 84       	ldd	r14, Y+13	; 0x0d
    578c:	fe 2c       	mov	r15, r14
    578e:	0e 2d       	mov	r16, r14
    5790:	1e 2d       	mov	r17, r14
    5792:	24 2d       	mov	r18, r4
    5794:	35 2d       	mov	r19, r5
    5796:	46 2d       	mov	r20, r6
    5798:	57 2d       	mov	r21, r7
    579a:	60 2f       	mov	r22, r16
    579c:	70 2f       	mov	r23, r16
    579e:	80 2f       	mov	r24, r16
    57a0:	9e 2d       	mov	r25, r14
    57a2:	0e 94 4f 63 	call	0xc69e	; 0xc69e <__muldi3>
    57a6:	0f e1       	ldi	r16, 0x1F	; 31
    57a8:	0e 94 83 64 	call	0xc906	; 0xc906 <__ashrdi3>
    57ac:	2d 87       	std	Y+13, r18	; 0x0d
    57ae:	3e 87       	std	Y+14, r19	; 0x0e
    57b0:	4f 87       	std	Y+15, r20	; 0x0f
    57b2:	58 8b       	std	Y+16, r21	; 0x10
			int32_t temp_p20_2 = temp_p20 * temp_p20;
    57b4:	2d 89       	ldd	r18, Y+21	; 0x15
    57b6:	3e 89       	ldd	r19, Y+22	; 0x16
    57b8:	4f 89       	ldd	r20, Y+23	; 0x17
    57ba:	58 8d       	ldd	r21, Y+24	; 0x18
    57bc:	ca 01       	movw	r24, r20
    57be:	b9 01       	movw	r22, r18
    57c0:	0e 94 ae 62 	call	0xc55c	; 0xc55c <__mulsi3>
    57c4:	2b 01       	movw	r4, r22
    57c6:	3c 01       	movw	r6, r24
			int32_t off2 = (61 * temp_p20_2) >> 4;
    57c8:	ad e3       	ldi	r26, 0x3D	; 61
    57ca:	b0 e0       	ldi	r27, 0x00	; 0
    57cc:	9b 01       	movw	r18, r22
    57ce:	ac 01       	movw	r20, r24
    57d0:	0e 94 45 63 	call	0xc68a	; 0xc68a <__muluhisi3>
    57d4:	7b 01       	movw	r14, r22
    57d6:	8c 01       	movw	r16, r24
    57d8:	68 94       	set
    57da:	13 f8       	bld	r1, 3
    57dc:	15 95       	asr	r17
    57de:	07 95       	ror	r16
    57e0:	f7 94       	ror	r15
    57e2:	e7 94       	ror	r14
    57e4:	16 94       	lsr	r1
    57e6:	d1 f7       	brne	.-12     	; 0x57dc <task_twi1_onboard+0x89e>
			int32_t sens2 = temp_p20_2 << 1;
    57e8:	44 0c       	add	r4, r4
    57ea:	55 1c       	adc	r5, r5
    57ec:	66 1c       	adc	r6, r6
    57ee:	77 1c       	adc	r7, r7

			if (temp < -1500L) {
    57f0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    57f2:	9e 8d       	ldd	r25, Y+30	; 0x1e
    57f4:	af 8d       	ldd	r26, Y+31	; 0x1f
    57f6:	b8 a1       	ldd	r27, Y+32	; 0x20
    57f8:	84 32       	cpi	r24, 0x24	; 36
    57fa:	9a 4f       	sbci	r25, 0xFA	; 250
    57fc:	af 4f       	sbci	r26, 0xFF	; 255
    57fe:	bf 4f       	sbci	r27, 0xFF	; 255
    5800:	c4 f5       	brge	.+112    	; 0x5872 <task_twi1_onboard+0x934>
				int32_t temp_m15 = temp + 1500L;
    5802:	6d a5       	ldd	r22, Y+45	; 0x2d
    5804:	7e a5       	ldd	r23, Y+46	; 0x2e
    5806:	8f a5       	ldd	r24, Y+47	; 0x2f
    5808:	98 a9       	ldd	r25, Y+48	; 0x30
    580a:	64 55       	subi	r22, 0x54	; 84
    580c:	72 4f       	sbci	r23, 0xF2	; 242
    580e:	8f 4f       	sbci	r24, 0xFF	; 255
    5810:	9f 4f       	sbci	r25, 0xFF	; 255
				int32_t temp_m15_2 = temp_m15 * temp_m15;
    5812:	9b 01       	movw	r18, r22
    5814:	ac 01       	movw	r20, r24
    5816:	0e 94 ae 62 	call	0xc55c	; 0xc55c <__mulsi3>
				off2  += 15 * temp_m15_2;
    581a:	9b 01       	movw	r18, r22
    581c:	ac 01       	movw	r20, r24
    581e:	22 0f       	add	r18, r18
    5820:	33 1f       	adc	r19, r19
    5822:	44 1f       	adc	r20, r20
    5824:	55 1f       	adc	r21, r21
    5826:	dc 01       	movw	r26, r24
    5828:	cb 01       	movw	r24, r22
    582a:	82 0f       	add	r24, r18
    582c:	93 1f       	adc	r25, r19
    582e:	a4 1f       	adc	r26, r20
    5830:	b5 1f       	adc	r27, r21
    5832:	5c 01       	movw	r10, r24
    5834:	6d 01       	movw	r12, r26
    5836:	aa 0c       	add	r10, r10
    5838:	bb 1c       	adc	r11, r11
    583a:	cc 1c       	adc	r12, r12
    583c:	dd 1c       	adc	r13, r13
    583e:	aa 0c       	add	r10, r10
    5840:	bb 1c       	adc	r11, r11
    5842:	cc 1c       	adc	r12, r12
    5844:	dd 1c       	adc	r13, r13
    5846:	8a 0d       	add	r24, r10
    5848:	9b 1d       	adc	r25, r11
    584a:	ac 1d       	adc	r26, r12
    584c:	bd 1d       	adc	r27, r13
    584e:	e8 0e       	add	r14, r24
    5850:	f9 1e       	adc	r15, r25
    5852:	0a 1f       	adc	r16, r26
    5854:	1b 1f       	adc	r17, r27
				sens2 +=  8 * temp_m15_2;
    5856:	da 01       	movw	r26, r20
    5858:	c9 01       	movw	r24, r18
    585a:	88 0f       	add	r24, r24
    585c:	99 1f       	adc	r25, r25
    585e:	aa 1f       	adc	r26, r26
    5860:	bb 1f       	adc	r27, r27
    5862:	88 0f       	add	r24, r24
    5864:	99 1f       	adc	r25, r25
    5866:	aa 1f       	adc	r26, r26
    5868:	bb 1f       	adc	r27, r27
    586a:	48 0e       	add	r4, r24
    586c:	59 1e       	adc	r5, r25
    586e:	6a 1e       	adc	r6, r26
    5870:	7b 1e       	adc	r7, r27
			}
			temp -= t2;
    5872:	2d 8d       	ldd	r18, Y+29	; 0x1d
    5874:	3e 8d       	ldd	r19, Y+30	; 0x1e
    5876:	4f 8d       	ldd	r20, Y+31	; 0x1f
    5878:	58 a1       	ldd	r21, Y+32	; 0x20
    587a:	6d 85       	ldd	r22, Y+13	; 0x0d
    587c:	7e 85       	ldd	r23, Y+14	; 0x0e
    587e:	8f 85       	ldd	r24, Y+15	; 0x0f
    5880:	98 89       	ldd	r25, Y+16	; 0x10
    5882:	26 1b       	sub	r18, r22
    5884:	37 0b       	sbc	r19, r23
    5886:	48 0b       	sbc	r20, r24
    5888:	59 0b       	sbc	r21, r25
    588a:	2d 8f       	std	Y+29, r18	; 0x1d
    588c:	3e 8f       	std	Y+30, r19	; 0x1e
    588e:	4f 8f       	std	Y+31, r20	; 0x1f
    5890:	58 a3       	std	Y+32, r21	; 0x20
			off  -= off2;
    5892:	d8 01       	movw	r26, r16
    5894:	c7 01       	movw	r24, r14
    5896:	bb 0f       	add	r27, r27
    5898:	88 0b       	sbc	r24, r24
    589a:	98 2f       	mov	r25, r24
    589c:	dc 01       	movw	r26, r24
    589e:	8d 87       	std	Y+13, r24	; 0x0d
    58a0:	9e 87       	std	Y+14, r25	; 0x0e
    58a2:	af 87       	std	Y+15, r26	; 0x0f
    58a4:	b8 8b       	std	Y+16, r27	; 0x10
    58a6:	29 8d       	ldd	r18, Y+25	; 0x19
    58a8:	3a 8d       	ldd	r19, Y+26	; 0x1a
    58aa:	4d a1       	ldd	r20, Y+37	; 0x25
    58ac:	5e a1       	ldd	r21, Y+38	; 0x26
    58ae:	6f a1       	ldd	r22, Y+39	; 0x27
    58b0:	78 a5       	ldd	r23, Y+40	; 0x28
    58b2:	89 a5       	ldd	r24, Y+41	; 0x29
    58b4:	9a a5       	ldd	r25, Y+42	; 0x2a
    58b6:	ae 2c       	mov	r10, r14
    58b8:	bf 2c       	mov	r11, r15
    58ba:	c0 2e       	mov	r12, r16
    58bc:	d1 2e       	mov	r13, r17
    58be:	ed 84       	ldd	r14, Y+13	; 0x0d
    58c0:	fe 2c       	mov	r15, r14
    58c2:	0e 2d       	mov	r16, r14
    58c4:	1e 2d       	mov	r17, r14
    58c6:	0e 94 aa 64 	call	0xc954	; 0xc954 <__subdi3>
    58ca:	29 8f       	std	Y+25, r18	; 0x19
    58cc:	3a 8f       	std	Y+26, r19	; 0x1a
    58ce:	4d a3       	std	Y+37, r20	; 0x25
    58d0:	5e a3       	std	Y+38, r21	; 0x26
    58d2:	6f a3       	std	Y+39, r22	; 0x27
    58d4:	78 a7       	std	Y+40, r23	; 0x28
    58d6:	89 a7       	std	Y+41, r24	; 0x29
    58d8:	9a a7       	std	Y+42, r25	; 0x2a
			sens -= sens2;
    58da:	a3 01       	movw	r20, r6
    58dc:	92 01       	movw	r18, r4
    58de:	55 0f       	add	r21, r21
    58e0:	22 0b       	sbc	r18, r18
    58e2:	32 2f       	mov	r19, r18
    58e4:	a9 01       	movw	r20, r18
    58e6:	2d 87       	std	Y+13, r18	; 0x0d
    58e8:	3e 87       	std	Y+14, r19	; 0x0e
    58ea:	4f 87       	std	Y+15, r20	; 0x0f
    58ec:	58 8b       	std	Y+16, r21	; 0x10
    58ee:	23 2d       	mov	r18, r3
    58f0:	32 2d       	mov	r19, r2
    58f2:	4b 8d       	ldd	r20, Y+27	; 0x1b
    58f4:	5c 8d       	ldd	r21, Y+28	; 0x1c
    58f6:	6b a5       	ldd	r22, Y+43	; 0x2b
    58f8:	7c a5       	ldd	r23, Y+44	; 0x2c
    58fa:	89 2d       	mov	r24, r9
    58fc:	98 2d       	mov	r25, r8
    58fe:	a4 2c       	mov	r10, r4
    5900:	b5 2c       	mov	r11, r5
    5902:	c6 2c       	mov	r12, r6
    5904:	d7 2c       	mov	r13, r7
    5906:	ed 84       	ldd	r14, Y+13	; 0x0d
    5908:	fe 2c       	mov	r15, r14
    590a:	0e 2d       	mov	r16, r14
    590c:	1e 2d       	mov	r17, r14
    590e:	0e 94 aa 64 	call	0xc954	; 0xc954 <__subdi3>
    5912:	32 2e       	mov	r3, r18
    5914:	23 2e       	mov	r2, r19
    5916:	4b 8f       	std	Y+27, r20	; 0x1b
    5918:	5c 8f       	std	Y+28, r21	; 0x1c
    591a:	6b a7       	std	Y+43, r22	; 0x2b
    591c:	7c a7       	std	Y+44, r23	; 0x2c
    591e:	98 2e       	mov	r9, r24
    5920:	89 2e       	mov	r8, r25

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5922:	8f b7       	in	r24, 0x3f	; 63
    5924:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    5926:	f8 94       	cli
	return flags;
    5928:	79 80       	ldd	r7, Y+1	; 0x01
		}
		int32_t p = (int32_t)((((l_twi1_baro_d1 * sens) >> 21) - off) >> 15);

		flags = cpu_irq_save();
		g_twi1_baro_temp_100 = temp;
    592a:	4d 8d       	ldd	r20, Y+29	; 0x1d
    592c:	5e 8d       	ldd	r21, Y+30	; 0x1e
    592e:	6f 8d       	ldd	r22, Y+31	; 0x1f
    5930:	78 a1       	ldd	r23, Y+32	; 0x20
    5932:	40 93 f1 25 	sts	0x25F1, r20	; 0x8025f1 <g_twi1_baro_temp_100>
    5936:	50 93 f2 25 	sts	0x25F2, r21	; 0x8025f2 <g_twi1_baro_temp_100+0x1>
    593a:	60 93 f3 25 	sts	0x25F3, r22	; 0x8025f3 <g_twi1_baro_temp_100+0x2>
    593e:	70 93 f4 25 	sts	0x25F4, r23	; 0x8025f4 <g_twi1_baro_temp_100+0x3>
		g_twi1_baro_p_100    = p;
    5942:	49 a1       	ldd	r20, Y+33	; 0x21
    5944:	5a a1       	ldd	r21, Y+34	; 0x22
    5946:	6b a1       	ldd	r22, Y+35	; 0x23
    5948:	7c a1       	ldd	r23, Y+36	; 0x24
    594a:	9a 01       	movw	r18, r20
    594c:	ab 01       	movw	r20, r22
    594e:	60 e0       	ldi	r22, 0x00	; 0
    5950:	70 e0       	ldi	r23, 0x00	; 0
    5952:	cb 01       	movw	r24, r22
    5954:	2d 87       	std	Y+13, r18	; 0x0d
    5956:	3e 87       	std	Y+14, r19	; 0x0e
    5958:	4f 87       	std	Y+15, r20	; 0x0f
    595a:	58 8b       	std	Y+16, r21	; 0x10
    595c:	69 8b       	std	Y+17, r22	; 0x11
    595e:	7a 8b       	std	Y+18, r23	; 0x12
    5960:	8b 8b       	std	Y+19, r24	; 0x13
    5962:	9c 8b       	std	Y+20, r25	; 0x14
    5964:	a3 2c       	mov	r10, r3
    5966:	b2 2c       	mov	r11, r2
    5968:	cb 8c       	ldd	r12, Y+27	; 0x1b
    596a:	dc 8c       	ldd	r13, Y+28	; 0x1c
    596c:	eb a4       	ldd	r14, Y+43	; 0x2b
    596e:	fc a4       	ldd	r15, Y+44	; 0x2c
    5970:	09 2d       	mov	r16, r9
    5972:	18 2d       	mov	r17, r8
    5974:	60 e0       	ldi	r22, 0x00	; 0
    5976:	70 e0       	ldi	r23, 0x00	; 0
    5978:	80 e0       	ldi	r24, 0x00	; 0
    597a:	90 e0       	ldi	r25, 0x00	; 0
    597c:	0e 94 4f 63 	call	0xc69e	; 0xc69e <__muldi3>
    5980:	05 e1       	ldi	r16, 0x15	; 21
    5982:	0e 94 83 64 	call	0xc906	; 0xc906 <__ashrdi3>
    5986:	a9 8c       	ldd	r10, Y+25	; 0x19
    5988:	ba 8c       	ldd	r11, Y+26	; 0x1a
    598a:	cd a0       	ldd	r12, Y+37	; 0x25
    598c:	de a0       	ldd	r13, Y+38	; 0x26
    598e:	ef a0       	ldd	r14, Y+39	; 0x27
    5990:	f8 a4       	ldd	r15, Y+40	; 0x28
    5992:	09 a5       	ldd	r16, Y+41	; 0x29
    5994:	1a a5       	ldd	r17, Y+42	; 0x2a
    5996:	0e 94 aa 64 	call	0xc954	; 0xc954 <__subdi3>
    599a:	0f e0       	ldi	r16, 0x0F	; 15
    599c:	0e 94 83 64 	call	0xc906	; 0xc906 <__ashrdi3>
    59a0:	20 93 ed 25 	sts	0x25ED, r18	; 0x8025ed <g_twi1_baro_p_100>
    59a4:	30 93 ee 25 	sts	0x25EE, r19	; 0x8025ee <g_twi1_baro_p_100+0x1>
    59a8:	40 93 ef 25 	sts	0x25EF, r20	; 0x8025ef <g_twi1_baro_p_100+0x2>
    59ac:	50 93 f0 25 	sts	0x25F0, r21	; 0x8025f0 <g_twi1_baro_p_100+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    59b0:	7f be       	out	0x3f, r7	; 63
	}

	if (l_twi1_baro_valid) {
		task_twi1_baro(now);
	}
}
    59b2:	e0 96       	adiw	r28, 0x30	; 48
    59b4:	cd bf       	out	0x3d, r28	; 61
    59b6:	de bf       	out	0x3e, r29	; 62
    59b8:	df 91       	pop	r29
    59ba:	cf 91       	pop	r28
    59bc:	1f 91       	pop	r17
    59be:	0f 91       	pop	r16
    59c0:	ff 90       	pop	r15
    59c2:	ef 90       	pop	r14
    59c4:	df 90       	pop	r13
    59c6:	cf 90       	pop	r12
    59c8:	bf 90       	pop	r11
    59ca:	af 90       	pop	r10
    59cc:	9f 90       	pop	r9
    59ce:	8f 90       	pop	r8
    59d0:	7f 90       	pop	r7
    59d2:	6f 90       	pop	r6
    59d4:	5f 90       	pop	r5
    59d6:	4f 90       	pop	r4
    59d8:	3f 90       	pop	r3
    59da:	2f 90       	pop	r2
    59dc:	08 95       	ret

000059de <task_twi2_lcd>:
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
}

/* TWI2 - LCD Port */
void task_twi2_lcd(uint32_t now)
{
    59de:	2f 92       	push	r2
    59e0:	3f 92       	push	r3
    59e2:	4f 92       	push	r4
    59e4:	5f 92       	push	r5
    59e6:	6f 92       	push	r6
    59e8:	7f 92       	push	r7
    59ea:	8f 92       	push	r8
    59ec:	9f 92       	push	r9
    59ee:	af 92       	push	r10
    59f0:	bf 92       	push	r11
    59f2:	cf 92       	push	r12
    59f4:	df 92       	push	r13
    59f6:	ef 92       	push	r14
    59f8:	ff 92       	push	r15
    59fa:	0f 93       	push	r16
    59fc:	1f 93       	push	r17
    59fe:	cf 93       	push	r28
    5a00:	df 93       	push	r29
    5a02:	cd b7       	in	r28, 0x3d	; 61
    5a04:	de b7       	in	r29, 0x3e	; 62
    5a06:	a2 97       	sbiw	r28, 0x22	; 34
    5a08:	cd bf       	out	0x3d, r28	; 61
    5a0a:	de bf       	out	0x3e, r29	; 62
    5a0c:	2b 01       	movw	r4, r22
    5a0e:	3c 01       	movw	r6, r24
	static uint16_t s_lcd_entry_cnt =  0U;
	static uint32_t s_lcd_last		= 0UL;

	if (g_twi2_lcd_version >= 0x11) {
    5a10:	80 91 e2 25 	lds	r24, 0x25E2	; 0x8025e2 <g_twi2_lcd_version>
    5a14:	81 31       	cpi	r24, 0x11	; 17
    5a16:	08 f4       	brcc	.+2      	; 0x5a1a <task_twi2_lcd+0x3c>
    5a18:	fe c6       	rjmp	.+3580   	; 0x6816 <__stack+0x817>
		//static uint8_t s_ofs = 0;

		/* Show current measurement data on the LCD - 8 times per second */
		if (((now - s_lcd_last) >= 128) || (now < s_lcd_last)) {
    5a1a:	80 91 0e 23 	lds	r24, 0x230E	; 0x80230e <s_lcd_last.7738>
    5a1e:	90 91 0f 23 	lds	r25, 0x230F	; 0x80230f <s_lcd_last.7738+0x1>
    5a22:	a0 91 10 23 	lds	r26, 0x2310	; 0x802310 <s_lcd_last.7738+0x2>
    5a26:	b0 91 11 23 	lds	r27, 0x2311	; 0x802311 <s_lcd_last.7738+0x3>
    5a2a:	b3 01       	movw	r22, r6
    5a2c:	a2 01       	movw	r20, r4
    5a2e:	48 1b       	sub	r20, r24
    5a30:	59 0b       	sbc	r21, r25
    5a32:	6a 0b       	sbc	r22, r26
    5a34:	7b 0b       	sbc	r23, r27
    5a36:	40 38       	cpi	r20, 0x80	; 128
    5a38:	51 05       	cpc	r21, r1
    5a3a:	61 05       	cpc	r22, r1
    5a3c:	71 05       	cpc	r23, r1
    5a3e:	30 f4       	brcc	.+12     	; 0x5a4c <task_twi2_lcd+0x6e>
    5a40:	48 16       	cp	r4, r24
    5a42:	59 06       	cpc	r5, r25
    5a44:	6a 06       	cpc	r6, r26
    5a46:	7b 06       	cpc	r7, r27
    5a48:	08 f0       	brcs	.+2      	; 0x5a4c <task_twi2_lcd+0x6e>
    5a4a:	04 c7       	rjmp	.+3592   	; 0x6854 <__stack+0x855>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5a4c:	8f b7       	in	r24, 0x3f	; 63
    5a4e:	8a 87       	std	Y+10, r24	; 0x0a
	cpu_irq_disable();
    5a50:	f8 94       	cli
	return flags;
    5a52:	8a 85       	ldd	r24, Y+10	; 0x0a
			const uint8_t col_left = 6 * 10;
			static uint8_t s_line = 2;

			irqflags_t flags = cpu_irq_save();
			bool l_twi2_lcd_repaint = g_twi2_lcd_repaint;
    5a54:	40 91 e1 25 	lds	r20, 0x25E1	; 0x8025e1 <g_twi2_lcd_repaint>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5a58:	8f bf       	out	0x3f, r24	; 63
			cpu_irq_restore(flags);

			/* Each second go to the home position */
			if (!(s_lcd_entry_cnt % 8)) {
    5a5a:	80 91 0c 23 	lds	r24, 0x230C	; 0x80230c <s_lcd_entry_cnt.7737>
    5a5e:	90 91 0d 23 	lds	r25, 0x230D	; 0x80230d <s_lcd_entry_cnt.7737+0x1>
    5a62:	9c 01       	movw	r18, r24
    5a64:	27 70       	andi	r18, 0x07	; 7
    5a66:	33 27       	eor	r19, r19
    5a68:	23 2b       	or	r18, r19
    5a6a:	19 f4       	brne	.+6      	; 0x5a72 <task_twi2_lcd+0x94>
				s_line = 2;
    5a6c:	22 e0       	ldi	r18, 0x02	; 2
    5a6e:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7740>
			}

			/* Repaint all items when starting and at some interval */
			if (!(s_lcd_entry_cnt++) || l_twi2_lcd_repaint) {
    5a72:	9c 01       	movw	r18, r24
    5a74:	2f 5f       	subi	r18, 0xFF	; 255
    5a76:	3f 4f       	sbci	r19, 0xFF	; 255
    5a78:	20 93 0c 23 	sts	0x230C, r18	; 0x80230c <s_lcd_entry_cnt.7737>
    5a7c:	30 93 0d 23 	sts	0x230D, r19	; 0x80230d <s_lcd_entry_cnt.7737+0x1>
    5a80:	89 2b       	or	r24, r25
    5a82:	19 f0       	breq	.+6      	; 0x5a8a <task_twi2_lcd+0xac>
    5a84:	44 23       	and	r20, r20
    5a86:	09 f4       	brne	.+2      	; 0x5a8a <task_twi2_lcd+0xac>
    5a88:	f5 c0       	rjmp	.+490    	; 0x5c74 <task_twi2_lcd+0x296>
}


static void task_twi2_lcd_cls(void)
{
	twi2_waitUntilReady();
    5a8a:	0e 94 46 1e 	call	0x3c8c	; 0x3c8c <twi2_waitUntilReady>
	twi2_packet.addr[0] = TWI_SMART_LCD_CMD_CLS;
    5a8e:	e4 e1       	ldi	r30, 0x14	; 20
    5a90:	f0 e2       	ldi	r31, 0x20	; 32
    5a92:	80 e1       	ldi	r24, 0x10	; 16
    5a94:	81 83       	std	Z+1, r24	; 0x01
	twi2_packet.length = 0;
    5a96:	10 86       	std	Z+8, r1	; 0x08
    5a98:	11 86       	std	Z+9, r1	; 0x09
 * \return STATUS_OK   If all bytes were written, error code otherwise
 */
static inline status_code_t twi_master_write(TWI_t *twi,
		const twi_package_t *package)
{
	return twi_master_transfer (twi, package, false);
    5a9a:	40 e0       	ldi	r20, 0x00	; 0
    5a9c:	bf 01       	movw	r22, r30
    5a9e:	80 e8       	ldi	r24, 0x80	; 128
    5aa0:	94 e0       	ldi	r25, 0x04	; 4
    5aa2:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
	twi_master_write(&TWI2_MASTER, &twi2_packet);
	delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
    5aa6:	65 e0       	ldi	r22, 0x05	; 5
    5aa8:	70 e0       	ldi	r23, 0x00	; 0
    5aaa:	80 e0       	ldi	r24, 0x00	; 0
    5aac:	90 e0       	ldi	r25, 0x00	; 0
    5aae:	0e 94 67 1d 	call	0x3ace	; 0x3ace <__portable_avr_delay_cycles>
{
	uint8_t line;

	/* The header line */
	task_twi2_lcd_cls();
	task_twi2_lcd_str(6 * 10, 2, "FindMeSAT");
    5ab2:	40 e2       	ldi	r20, 0x20	; 32
    5ab4:	51 e2       	ldi	r21, 0x21	; 33
    5ab6:	62 e0       	ldi	r22, 0x02	; 2
    5ab8:	8c e3       	ldi	r24, 0x3C	; 60
    5aba:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 30, 2, "by DF4IAH");
    5abe:	4a e2       	ldi	r20, 0x2A	; 42
    5ac0:	51 e2       	ldi	r21, 0x21	; 33
    5ac2:	62 e0       	ldi	r22, 0x02	; 2
    5ac4:	84 eb       	ldi	r24, 0xB4	; 180
    5ac6:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>

	/* A tiny satellite */
	task_twi2_lcd_circ( 9, 4, 3, true, 1);
    5aca:	01 e0       	ldi	r16, 0x01	; 1
    5acc:	21 e0       	ldi	r18, 0x01	; 1
    5ace:	43 e0       	ldi	r20, 0x03	; 3
    5ad0:	64 e0       	ldi	r22, 0x04	; 4
    5ad2:	89 e0       	ldi	r24, 0x09	; 9
    5ad4:	0e 94 42 1f 	call	0x3e84	; 0x3e84 <task_twi2_lcd_circ>
	task_twi2_lcd_rect( 1, 2, 6, 4, false, 1);
    5ad8:	ee 24       	eor	r14, r14
    5ada:	e3 94       	inc	r14
    5adc:	00 e0       	ldi	r16, 0x00	; 0
    5ade:	24 e0       	ldi	r18, 0x04	; 4
    5ae0:	46 e0       	ldi	r20, 0x06	; 6
    5ae2:	62 e0       	ldi	r22, 0x02	; 2
    5ae4:	81 e0       	ldi	r24, 0x01	; 1
    5ae6:	0e 94 15 1f 	call	0x3e2a	; 0x3e2a <task_twi2_lcd_rect>
	task_twi2_lcd_rect(12, 2, 6, 4, false, 1);
    5aea:	24 e0       	ldi	r18, 0x04	; 4
    5aec:	46 e0       	ldi	r20, 0x06	; 6
    5aee:	62 e0       	ldi	r22, 0x02	; 2
    5af0:	8c e0       	ldi	r24, 0x0C	; 12
    5af2:	0e 94 15 1f 	call	0x3e2a	; 0x3e2a <task_twi2_lcd_rect>

	/* Header line separator */
	task_twi2_lcd_line(0, 11, 239, 11, 1);
    5af6:	01 e0       	ldi	r16, 0x01	; 1
    5af8:	2b e0       	ldi	r18, 0x0B	; 11
    5afa:	4f ee       	ldi	r20, 0xEF	; 239
    5afc:	6b e0       	ldi	r22, 0x0B	; 11
    5afe:	80 e0       	ldi	r24, 0x00	; 0
    5b00:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>

	if (g_adc_enabled) {
    5b04:	80 91 5c 20 	lds	r24, 0x205C	; 0x80205c <g_adc_enabled>
    5b08:	88 23       	and	r24, r24
    5b0a:	21 f1       	breq	.+72     	; 0x5b54 <task_twi2_lcd+0x176>
		/* Left measurement names */
		line = 2;
		task_twi2_lcd_str(6 *  0, (line++) * 10, "mP Temp =");
    5b0c:	44 e3       	ldi	r20, 0x34	; 52
    5b0e:	51 e2       	ldi	r21, 0x21	; 33
    5b10:	64 e1       	ldi	r22, 0x14	; 20
    5b12:	80 e0       	ldi	r24, 0x00	; 0
    5b14:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  3, (line++) * 10,    "Vusb =");
    5b18:	4e e3       	ldi	r20, 0x3E	; 62
    5b1a:	51 e2       	ldi	r21, 0x21	; 33
    5b1c:	6e e1       	ldi	r22, 0x1E	; 30
    5b1e:	82 e1       	ldi	r24, 0x12	; 18
    5b20:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  3, (line++) * 10,    "Vbat =");
    5b24:	45 e4       	ldi	r20, 0x45	; 69
    5b26:	51 e2       	ldi	r21, 0x21	; 33
    5b28:	68 e2       	ldi	r22, 0x28	; 40
    5b2a:	82 e1       	ldi	r24, 0x12	; 18
    5b2c:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, "Vvctcxo =");
    5b30:	4c e4       	ldi	r20, 0x4C	; 76
    5b32:	51 e2       	ldi	r21, 0x21	; 33
    5b34:	62 e3       	ldi	r22, 0x32	; 50
    5b36:	80 e0       	ldi	r24, 0x00	; 0
    5b38:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, "Vioadc4 =");
    5b3c:	46 e5       	ldi	r20, 0x56	; 86
    5b3e:	51 e2       	ldi	r21, 0x21	; 33
    5b40:	6c e3       	ldi	r22, 0x3C	; 60
    5b42:	80 e0       	ldi	r24, 0x00	; 0
    5b44:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, "Vioadc5 =");
    5b48:	40 e6       	ldi	r20, 0x60	; 96
    5b4a:	51 e2       	ldi	r21, 0x21	; 33
    5b4c:	66 e4       	ldi	r22, 0x46	; 70
    5b4e:	80 e0       	ldi	r24, 0x00	; 0
    5b50:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
		line++;
	} else {
		line = 9;
	}

	task_twi2_lcd_str(6 *  0, (line++) * 10, "Ba_Temp =");
    5b54:	4a e6       	ldi	r20, 0x6A	; 106
    5b56:	51 e2       	ldi	r21, 0x21	; 33
    5b58:	6a e5       	ldi	r22, 0x5A	; 90
    5b5a:	80 e0       	ldi	r24, 0x00	; 0
    5b5c:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
	task_twi2_lcd_str(6 *  0, (line++) * 10, "Ba_Pres =");
    5b60:	44 e7       	ldi	r20, 0x74	; 116
    5b62:	51 e2       	ldi	r21, 0x21	; 33
    5b64:	64 e6       	ldi	r22, 0x64	; 100
    5b66:	80 e0       	ldi	r24, 0x00	; 0
    5b68:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
	task_twi2_lcd_str(6 *  0, (line++) * 10, "Hy_Temp =");
    5b6c:	4e e7       	ldi	r20, 0x7E	; 126
    5b6e:	51 e2       	ldi	r21, 0x21	; 33
    5b70:	6e e6       	ldi	r22, 0x6E	; 110
    5b72:	80 e0       	ldi	r24, 0x00	; 0
    5b74:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
	task_twi2_lcd_str(6 *  0, (line++) * 10, "Hy_RelH =");
    5b78:	48 e8       	ldi	r20, 0x88	; 136
    5b7a:	51 e2       	ldi	r21, 0x21	; 33
    5b7c:	68 e7       	ldi	r22, 0x78	; 120
    5b7e:	80 e0       	ldi	r24, 0x00	; 0
    5b80:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>

	if (g_adc_enabled) {
    5b84:	80 91 5c 20 	lds	r24, 0x205C	; 0x80205c <g_adc_enabled>
    5b88:	88 23       	and	r24, r24
    5b8a:	21 f1       	breq	.+72     	; 0x5bd4 <task_twi2_lcd+0x1f6>
		/* Left measurement units */
		line = 2;
		task_twi2_lcd_str(6 * 16, (line++) * 10, "C");
    5b8c:	42 e9       	ldi	r20, 0x92	; 146
    5b8e:	51 e2       	ldi	r21, 0x21	; 33
    5b90:	64 e1       	ldi	r22, 0x14	; 20
    5b92:	80 e6       	ldi	r24, 0x60	; 96
    5b94:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5b98:	44 e9       	ldi	r20, 0x94	; 148
    5b9a:	51 e2       	ldi	r21, 0x21	; 33
    5b9c:	6e e1       	ldi	r22, 0x1E	; 30
    5b9e:	80 e6       	ldi	r24, 0x60	; 96
    5ba0:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5ba4:	44 e9       	ldi	r20, 0x94	; 148
    5ba6:	51 e2       	ldi	r21, 0x21	; 33
    5ba8:	68 e2       	ldi	r22, 0x28	; 40
    5baa:	80 e6       	ldi	r24, 0x60	; 96
    5bac:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5bb0:	44 e9       	ldi	r20, 0x94	; 148
    5bb2:	51 e2       	ldi	r21, 0x21	; 33
    5bb4:	62 e3       	ldi	r22, 0x32	; 50
    5bb6:	80 e6       	ldi	r24, 0x60	; 96
    5bb8:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5bbc:	44 e9       	ldi	r20, 0x94	; 148
    5bbe:	51 e2       	ldi	r21, 0x21	; 33
    5bc0:	6c e3       	ldi	r22, 0x3C	; 60
    5bc2:	80 e6       	ldi	r24, 0x60	; 96
    5bc4:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, "V");
    5bc8:	44 e9       	ldi	r20, 0x94	; 148
    5bca:	51 e2       	ldi	r21, 0x21	; 33
    5bcc:	66 e4       	ldi	r22, 0x46	; 70
    5bce:	80 e6       	ldi	r24, 0x60	; 96
    5bd0:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
		line++;
	} else {
		line = 9;
	}

	task_twi2_lcd_str(6 * 16, (line++) * 10, "C");
    5bd4:	42 e9       	ldi	r20, 0x92	; 146
    5bd6:	51 e2       	ldi	r21, 0x21	; 33
    5bd8:	6a e5       	ldi	r22, 0x5A	; 90
    5bda:	80 e6       	ldi	r24, 0x60	; 96
    5bdc:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 18, (line++) * 10, "hPa");
    5be0:	46 e9       	ldi	r20, 0x96	; 150
    5be2:	51 e2       	ldi	r21, 0x21	; 33
    5be4:	64 e6       	ldi	r22, 0x64	; 100
    5be6:	8c e6       	ldi	r24, 0x6C	; 108
    5be8:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 16, (line++) * 10, "C");
    5bec:	42 e9       	ldi	r20, 0x92	; 146
    5bee:	51 e2       	ldi	r21, 0x21	; 33
    5bf0:	6e e6       	ldi	r22, 0x6E	; 110
    5bf2:	80 e6       	ldi	r24, 0x60	; 96
    5bf4:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
	task_twi2_lcd_str(6 * 16, (line++) * 10, "%");
    5bf8:	4a e9       	ldi	r20, 0x9A	; 154
    5bfa:	51 e2       	ldi	r21, 0x21	; 33
    5bfc:	68 e7       	ldi	r22, 0x78	; 120
    5bfe:	80 e6       	ldi	r24, 0x60	; 96
    5c00:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
		const uint8_t plot_gyro_center_x_Y	= 150 + 30;
		const uint8_t plot_gyro_center_x_Z	= 150 + 60;
		const uint8_t plot_gyro_center_y	= 100;
		const uint8_t plot_gyro_radius		= 14;

		task_twi2_lcd_circ(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_radius, false, 1);
    5c04:	01 e0       	ldi	r16, 0x01	; 1
    5c06:	20 e0       	ldi	r18, 0x00	; 0
    5c08:	4e e0       	ldi	r20, 0x0E	; 14
    5c0a:	64 e6       	ldi	r22, 0x64	; 100
    5c0c:	86 e9       	ldi	r24, 0x96	; 150
    5c0e:	0e 94 42 1f 	call	0x3e84	; 0x3e84 <task_twi2_lcd_circ>
		task_twi2_lcd_circ(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_radius, false, 1);
    5c12:	20 e0       	ldi	r18, 0x00	; 0
    5c14:	4e e0       	ldi	r20, 0x0E	; 14
    5c16:	64 e6       	ldi	r22, 0x64	; 100
    5c18:	84 eb       	ldi	r24, 0xB4	; 180
    5c1a:	0e 94 42 1f 	call	0x3e84	; 0x3e84 <task_twi2_lcd_circ>
		task_twi2_lcd_circ(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_radius, false, 1);
    5c1e:	20 e0       	ldi	r18, 0x00	; 0
    5c20:	4e e0       	ldi	r20, 0x0E	; 14
    5c22:	64 e6       	ldi	r22, 0x64	; 100
    5c24:	82 ed       	ldi	r24, 0xD2	; 210
    5c26:	0e 94 42 1f 	call	0x3e84	; 0x3e84 <task_twi2_lcd_circ>

		task_twi2_lcd_str(plot_gyro_center_x_X - 4, plot_gyro_center_y + plot_gyro_radius + 4, "Gx");
    5c2a:	4c e9       	ldi	r20, 0x9C	; 156
    5c2c:	51 e2       	ldi	r21, 0x21	; 33
    5c2e:	66 e7       	ldi	r22, 0x76	; 118
    5c30:	82 e9       	ldi	r24, 0x92	; 146
    5c32:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
		task_twi2_lcd_str(plot_gyro_center_x_Y - 4, plot_gyro_center_y + plot_gyro_radius + 4, "Gy");
    5c36:	4f e9       	ldi	r20, 0x9F	; 159
    5c38:	51 e2       	ldi	r21, 0x21	; 33
    5c3a:	66 e7       	ldi	r22, 0x76	; 118
    5c3c:	80 eb       	ldi	r24, 0xB0	; 176
    5c3e:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
		task_twi2_lcd_str(plot_gyro_center_x_Z - 4, plot_gyro_center_y + plot_gyro_radius + 4, "Gz");
    5c42:	42 ea       	ldi	r20, 0xA2	; 162
    5c44:	51 e2       	ldi	r21, 0x21	; 33
    5c46:	66 e7       	ldi	r22, 0x76	; 118
    5c48:	8e ec       	ldi	r24, 0xCE	; 206
    5c4a:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
	}

	/* Magnetic & Accel */
	{
		task_twi2_lcd_str(113, 72, "Magnetics");
    5c4e:	45 ea       	ldi	r20, 0xA5	; 165
    5c50:	51 e2       	ldi	r21, 0x21	; 33
    5c52:	68 e4       	ldi	r22, 0x48	; 72
    5c54:	81 e7       	ldi	r24, 0x71	; 113
    5c56:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>
		task_twi2_lcd_str(196, 72, "Accel.");
    5c5a:	4f ea       	ldi	r20, 0xAF	; 175
    5c5c:	51 e2       	ldi	r21, 0x21	; 33
    5c5e:	68 e4       	ldi	r22, 0x48	; 72
    5c60:	84 ec       	ldi	r24, 0xC4	; 196
    5c62:	0e 94 af 1e 	call	0x3d5e	; 0x3d5e <task_twi2_lcd_str>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5c66:	8f b7       	in	r24, 0x3f	; 63
    5c68:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_disable();
    5c6a:	f8 94       	cli
	return flags;
    5c6c:	89 85       	ldd	r24, Y+9	; 0x09
			/* Repaint all items when starting and at some interval */
			if (!(s_lcd_entry_cnt++) || l_twi2_lcd_repaint) {
				task_twi2_lcd_header();

				flags = cpu_irq_save();
				g_twi2_lcd_repaint = false;
    5c6e:	10 92 e1 25 	sts	0x25E1, r1	; 0x8025e1 <g_twi2_lcd_repaint>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5c72:	8f bf       	out	0x3f, r24	; 63
				s_lcd_entry_cnt = 0;
			#endif
			}

			/* Update Gfx twice a second */
			if (!(s_lcd_entry_cnt % 4)) {
    5c74:	80 91 0c 23 	lds	r24, 0x230C	; 0x80230c <s_lcd_entry_cnt.7737>
    5c78:	90 91 0d 23 	lds	r25, 0x230D	; 0x80230d <s_lcd_entry_cnt.7737+0x1>
    5c7c:	83 70       	andi	r24, 0x03	; 3
    5c7e:	99 27       	eor	r25, r25
    5c80:	89 2b       	or	r24, r25
    5c82:	09 f0       	breq	.+2      	; 0x5c86 <task_twi2_lcd+0x2a8>
    5c84:	45 c4       	rjmp	.+2186   	; 0x6510 <__stack+0x511>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5c86:	8f b7       	in	r24, 0x3f	; 63
    5c88:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    5c8a:	f8 94       	cli
	return flags;
    5c8c:	88 85       	ldd	r24, Y+8	; 0x08
					static int8_t s_p3x = 0;
					static int8_t s_p3y = 0;

					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int32_t l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
    5c8e:	20 91 18 26 	lds	r18, 0x2618	; 0x802618 <g_twi1_gyro_2_mag_x_nT>
    5c92:	30 91 19 26 	lds	r19, 0x2619	; 0x802619 <g_twi1_gyro_2_mag_x_nT+0x1>
    5c96:	40 91 1a 26 	lds	r20, 0x261A	; 0x80261a <g_twi1_gyro_2_mag_x_nT+0x2>
    5c9a:	50 91 1b 26 	lds	r21, 0x261B	; 0x80261b <g_twi1_gyro_2_mag_x_nT+0x3>
    5c9e:	2b 87       	std	Y+11, r18	; 0x0b
    5ca0:	3c 87       	std	Y+12, r19	; 0x0c
    5ca2:	4d 87       	std	Y+13, r20	; 0x0d
    5ca4:	5e 87       	std	Y+14, r21	; 0x0e
					int32_t l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
    5ca6:	80 90 14 26 	lds	r8, 0x2614	; 0x802614 <g_twi1_gyro_2_mag_y_nT>
    5caa:	90 90 15 26 	lds	r9, 0x2615	; 0x802615 <g_twi1_gyro_2_mag_y_nT+0x1>
    5cae:	a0 90 16 26 	lds	r10, 0x2616	; 0x802616 <g_twi1_gyro_2_mag_y_nT+0x2>
    5cb2:	b0 90 17 26 	lds	r11, 0x2617	; 0x802617 <g_twi1_gyro_2_mag_y_nT+0x3>
					int32_t l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
    5cb6:	20 91 10 26 	lds	r18, 0x2610	; 0x802610 <g_twi1_gyro_2_mag_z_nT>
    5cba:	30 91 11 26 	lds	r19, 0x2611	; 0x802611 <g_twi1_gyro_2_mag_z_nT+0x1>
    5cbe:	40 91 12 26 	lds	r20, 0x2612	; 0x802612 <g_twi1_gyro_2_mag_z_nT+0x2>
    5cc2:	50 91 13 26 	lds	r21, 0x2613	; 0x802613 <g_twi1_gyro_2_mag_z_nT+0x3>
    5cc6:	2f 87       	std	Y+15, r18	; 0x0f
    5cc8:	38 8b       	std	Y+16, r19	; 0x10
    5cca:	49 8b       	std	Y+17, r20	; 0x11
    5ccc:	5a 8b       	std	Y+18, r21	; 0x12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5cce:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* Removing old lines first */
					task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - s_length / 3000.f, 3, s_length / 3000.f, true, 0);
    5cd0:	20 e0       	ldi	r18, 0x00	; 0
    5cd2:	30 e8       	ldi	r19, 0x80	; 128
    5cd4:	4b e3       	ldi	r20, 0x3B	; 59
    5cd6:	55 e4       	ldi	r21, 0x45	; 69
    5cd8:	60 91 08 23 	lds	r22, 0x2308	; 0x802308 <s_length.7747>
    5cdc:	70 91 09 23 	lds	r23, 0x2309	; 0x802309 <s_length.7747+0x1>
    5ce0:	80 91 0a 23 	lds	r24, 0x230A	; 0x80230a <s_length.7747+0x2>
    5ce4:	90 91 0b 23 	lds	r25, 0x230B	; 0x80230b <s_length.7747+0x3>
    5ce8:	0e 94 1f 65 	call	0xca3e	; 0xca3e <__divsf3>
    5cec:	6b 01       	movw	r12, r22
    5cee:	7c 01       	movw	r14, r24
    5cf0:	0e 94 8c 65 	call	0xcb18	; 0xcb18 <__fixunssfsi>
    5cf4:	16 2f       	mov	r17, r22
    5cf6:	a7 01       	movw	r20, r14
    5cf8:	96 01       	movw	r18, r12
    5cfa:	60 e0       	ldi	r22, 0x00	; 0
    5cfc:	70 e0       	ldi	r23, 0x00	; 0
    5cfe:	80 e8       	ldi	r24, 0x80	; 128
    5d00:	92 e4       	ldi	r25, 0x42	; 66
    5d02:	0e 94 b3 64 	call	0xc966	; 0xc966 <__subsf3>
    5d06:	0e 94 8c 65 	call	0xcb18	; 0xcb18 <__fixunssfsi>
    5d0a:	e1 2c       	mov	r14, r1
    5d0c:	01 e0       	ldi	r16, 0x01	; 1
    5d0e:	21 2f       	mov	r18, r17
    5d10:	43 e0       	ldi	r20, 0x03	; 3
    5d12:	82 e7       	ldi	r24, 0x72	; 114
    5d14:	0e 94 15 1f 	call	0x3e2a	; 0x3e2a <task_twi2_lcd_rect>
					task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + s_p1x, plot_mag_center_y + s_p1y, 0);
    5d18:	20 91 07 23 	lds	r18, 0x2307	; 0x802307 <s_p1y.7749>
    5d1c:	28 5d       	subi	r18, 0xD8	; 216
    5d1e:	40 91 06 23 	lds	r20, 0x2306	; 0x802306 <s_p1x.7748>
    5d22:	4a 56       	subi	r20, 0x6A	; 106
    5d24:	00 e0       	ldi	r16, 0x00	; 0
    5d26:	68 e2       	ldi	r22, 0x28	; 40
    5d28:	86 e9       	ldi	r24, 0x96	; 150
    5d2a:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_mag_center_x + s_p1x,	plot_mag_center_y + s_p1y,	plot_mag_center_x + s_p2x, plot_mag_center_y + s_p2y, 0);
    5d2e:	20 91 05 23 	lds	r18, 0x2305	; 0x802305 <s_p2y.7751>
    5d32:	28 5d       	subi	r18, 0xD8	; 216
    5d34:	40 91 04 23 	lds	r20, 0x2304	; 0x802304 <s_p2x.7750>
    5d38:	4a 56       	subi	r20, 0x6A	; 106
    5d3a:	60 91 07 23 	lds	r22, 0x2307	; 0x802307 <s_p1y.7749>
    5d3e:	68 5d       	subi	r22, 0xD8	; 216
    5d40:	80 91 06 23 	lds	r24, 0x2306	; 0x802306 <s_p1x.7748>
    5d44:	8a 56       	subi	r24, 0x6A	; 106
    5d46:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_mag_center_x + s_p2x,	plot_mag_center_y + s_p2y,	plot_mag_center_x + s_p3x, plot_mag_center_y + s_p3y, 0);
    5d4a:	20 91 03 23 	lds	r18, 0x2303	; 0x802303 <s_p3y.7753>
    5d4e:	28 5d       	subi	r18, 0xD8	; 216
    5d50:	40 91 02 23 	lds	r20, 0x2302	; 0x802302 <s_p3x.7752>
    5d54:	4a 56       	subi	r20, 0x6A	; 106
    5d56:	60 91 05 23 	lds	r22, 0x2305	; 0x802305 <s_p2y.7751>
    5d5a:	68 5d       	subi	r22, 0xD8	; 216
    5d5c:	80 91 04 23 	lds	r24, 0x2304	; 0x802304 <s_p2x.7750>
    5d60:	8a 56       	subi	r24, 0x6A	; 106
    5d62:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>

					/* Draw center point */
					task_twi2_lcd_circ(plot_mag_center_x, plot_mag_center_y, 1, true, 1);
    5d66:	01 e0       	ldi	r16, 0x01	; 1
    5d68:	21 e0       	ldi	r18, 0x01	; 1
    5d6a:	41 e0       	ldi	r20, 0x01	; 1
    5d6c:	68 e2       	ldi	r22, 0x28	; 40
    5d6e:	86 e9       	ldi	r24, 0x96	; 150
    5d70:	0e 94 42 1f 	call	0x3e84	; 0x3e84 <task_twi2_lcd_circ>

					/* Draw new lines */
					{
						float l_length = pow(pow(l_twi1_gyro_2_mag_x_nT, 2.0) + pow(l_twi1_gyro_2_mag_y_nT, 2.0) + pow(l_twi1_gyro_2_mag_z_nT, 2.0), 0.5);
    5d74:	6b 85       	ldd	r22, Y+11	; 0x0b
    5d76:	7c 85       	ldd	r23, Y+12	; 0x0c
    5d78:	8d 85       	ldd	r24, Y+13	; 0x0d
    5d7a:	9e 85       	ldd	r25, Y+14	; 0x0e
    5d7c:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__floatsisf>
    5d80:	6b 87       	std	Y+11, r22	; 0x0b
    5d82:	7c 87       	std	Y+12, r23	; 0x0c
    5d84:	8d 87       	std	Y+13, r24	; 0x0d
    5d86:	9e 87       	std	Y+14, r25	; 0x0e
    5d88:	c5 01       	movw	r24, r10
    5d8a:	b4 01       	movw	r22, r8
    5d8c:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__floatsisf>
    5d90:	6f 8b       	std	Y+23, r22	; 0x17
    5d92:	78 8f       	std	Y+24, r23	; 0x18
    5d94:	89 8f       	std	Y+25, r24	; 0x19
    5d96:	9a 8f       	std	Y+26, r25	; 0x1a
    5d98:	6f 85       	ldd	r22, Y+15	; 0x0f
    5d9a:	78 89       	ldd	r23, Y+16	; 0x10
    5d9c:	89 89       	ldd	r24, Y+17	; 0x11
    5d9e:	9a 89       	ldd	r25, Y+18	; 0x12
    5da0:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__floatsisf>
    5da4:	6f 87       	std	Y+15, r22	; 0x0f
    5da6:	78 8b       	std	Y+16, r23	; 0x10
    5da8:	89 8b       	std	Y+17, r24	; 0x11
    5daa:	9a 8b       	std	Y+18, r25	; 0x12
    5dac:	2b 85       	ldd	r18, Y+11	; 0x0b
    5dae:	3c 85       	ldd	r19, Y+12	; 0x0c
    5db0:	4d 85       	ldd	r20, Y+13	; 0x0d
    5db2:	5e 85       	ldd	r21, Y+14	; 0x0e
    5db4:	ca 01       	movw	r24, r20
    5db6:	b9 01       	movw	r22, r18
    5db8:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    5dbc:	6b 01       	movw	r12, r22
    5dbe:	7c 01       	movw	r14, r24
    5dc0:	2f 89       	ldd	r18, Y+23	; 0x17
    5dc2:	38 8d       	ldd	r19, Y+24	; 0x18
    5dc4:	49 8d       	ldd	r20, Y+25	; 0x19
    5dc6:	5a 8d       	ldd	r21, Y+26	; 0x1a
    5dc8:	ca 01       	movw	r24, r20
    5dca:	b9 01       	movw	r22, r18
    5dcc:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    5dd0:	9b 01       	movw	r18, r22
    5dd2:	ac 01       	movw	r20, r24
    5dd4:	c7 01       	movw	r24, r14
    5dd6:	b6 01       	movw	r22, r12
    5dd8:	0e 94 b4 64 	call	0xc968	; 0xc968 <__addsf3>
    5ddc:	6b 01       	movw	r12, r22
    5dde:	7c 01       	movw	r14, r24
    5de0:	2f 85       	ldd	r18, Y+15	; 0x0f
    5de2:	38 89       	ldd	r19, Y+16	; 0x10
    5de4:	49 89       	ldd	r20, Y+17	; 0x11
    5de6:	5a 89       	ldd	r21, Y+18	; 0x12
    5de8:	ca 01       	movw	r24, r20
    5dea:	b9 01       	movw	r22, r18
    5dec:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    5df0:	9b 01       	movw	r18, r22
    5df2:	ac 01       	movw	r20, r24
    5df4:	c7 01       	movw	r24, r14
    5df6:	b6 01       	movw	r22, r12
    5df8:	0e 94 b4 64 	call	0xc968	; 0xc968 <__addsf3>
    5dfc:	20 e0       	ldi	r18, 0x00	; 0
    5dfe:	30 e0       	ldi	r19, 0x00	; 0
    5e00:	40 e0       	ldi	r20, 0x00	; 0
    5e02:	5f e3       	ldi	r21, 0x3F	; 63
    5e04:	0e 94 0a 67 	call	0xce14	; 0xce14 <pow>
    5e08:	f6 2e       	mov	r15, r22
    5e0a:	c7 2e       	mov	r12, r23
    5e0c:	38 2e       	mov	r3, r24
    5e0e:	29 2e       	mov	r2, r25
						if (!l_length) {
    5e10:	20 e0       	ldi	r18, 0x00	; 0
    5e12:	30 e0       	ldi	r19, 0x00	; 0
    5e14:	a9 01       	movw	r20, r18
    5e16:	0e 94 18 65 	call	0xca30	; 0xca30 <__cmpsf2>
    5e1a:	81 11       	cpse	r24, r1
    5e1c:	09 c0       	rjmp	.+18     	; 0x5e30 <task_twi2_lcd+0x452>
							l_length = 1.f;
    5e1e:	f1 2c       	mov	r15, r1
    5e20:	c1 2c       	mov	r12, r1
    5e22:	68 94       	set
    5e24:	33 24       	eor	r3, r3
    5e26:	37 f8       	bld	r3, 7
    5e28:	0f 2e       	mov	r0, r31
    5e2a:	ff e3       	ldi	r31, 0x3F	; 63
    5e2c:	2f 2e       	mov	r2, r31
    5e2e:	f0 2d       	mov	r31, r0
						}

						float l_twi1_gyro_2_mag_x_norm = l_twi1_gyro_2_mag_x_nT / l_length;
						float l_twi1_gyro_2_mag_y_norm = l_twi1_gyro_2_mag_y_nT / l_length;
						float l_twi1_gyro_2_mag_z_norm = l_twi1_gyro_2_mag_z_nT / l_length;
						uint8_t p1x =       (l_twi1_gyro_2_mag_x_norm * 12.5);
    5e30:	2f 2d       	mov	r18, r15
    5e32:	3c 2d       	mov	r19, r12
    5e34:	43 2d       	mov	r20, r3
    5e36:	52 2d       	mov	r21, r2
    5e38:	6b 85       	ldd	r22, Y+11	; 0x0b
    5e3a:	7c 85       	ldd	r23, Y+12	; 0x0c
    5e3c:	8d 85       	ldd	r24, Y+13	; 0x0d
    5e3e:	9e 85       	ldd	r25, Y+14	; 0x0e
    5e40:	0e 94 1f 65 	call	0xca3e	; 0xca3e <__divsf3>
    5e44:	20 e0       	ldi	r18, 0x00	; 0
    5e46:	30 e0       	ldi	r19, 0x00	; 0
    5e48:	48 e4       	ldi	r20, 0x48	; 72
    5e4a:	51 e4       	ldi	r21, 0x41	; 65
    5e4c:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    5e50:	4b 01       	movw	r8, r22
    5e52:	5c 01       	movw	r10, r24
    5e54:	0e 94 8c 65 	call	0xcb18	; 0xcb18 <__fixunssfsi>
    5e58:	d6 2e       	mov	r13, r22
						uint8_t p1y =      -(l_twi1_gyro_2_mag_x_norm * 12.5);
    5e5a:	c5 01       	movw	r24, r10
    5e5c:	b4 01       	movw	r22, r8
    5e5e:	90 58       	subi	r25, 0x80	; 128
    5e60:	0e 94 8c 65 	call	0xcb18	; 0xcb18 <__fixunssfsi>
    5e64:	16 2f       	mov	r17, r22
						uint8_t p2x = p1x + (l_twi1_gyro_2_mag_y_norm * 25);
    5e66:	2f 2d       	mov	r18, r15
    5e68:	3c 2d       	mov	r19, r12
    5e6a:	43 2d       	mov	r20, r3
    5e6c:	52 2d       	mov	r21, r2
    5e6e:	6f 89       	ldd	r22, Y+23	; 0x17
    5e70:	78 8d       	ldd	r23, Y+24	; 0x18
    5e72:	89 8d       	ldd	r24, Y+25	; 0x19
    5e74:	9a 8d       	ldd	r25, Y+26	; 0x1a
    5e76:	0e 94 1f 65 	call	0xca3e	; 0xca3e <__divsf3>
    5e7a:	20 e0       	ldi	r18, 0x00	; 0
    5e7c:	30 e0       	ldi	r19, 0x00	; 0
    5e7e:	48 ec       	ldi	r20, 0xC8	; 200
    5e80:	51 e4       	ldi	r21, 0x41	; 65
    5e82:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    5e86:	4b 01       	movw	r8, r22
    5e88:	5c 01       	movw	r10, r24
    5e8a:	6d 2d       	mov	r22, r13
    5e8c:	70 e0       	ldi	r23, 0x00	; 0
    5e8e:	80 e0       	ldi	r24, 0x00	; 0
    5e90:	90 e0       	ldi	r25, 0x00	; 0
    5e92:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__floatsisf>
    5e96:	9b 01       	movw	r18, r22
    5e98:	ac 01       	movw	r20, r24
    5e9a:	c5 01       	movw	r24, r10
    5e9c:	b4 01       	movw	r22, r8
    5e9e:	0e 94 b4 64 	call	0xc968	; 0xc968 <__addsf3>
    5ea2:	0e 94 8c 65 	call	0xcb18	; 0xcb18 <__fixunssfsi>
    5ea6:	6b 87       	std	Y+11, r22	; 0x0b
						uint8_t p2y = p1y;
						uint8_t p3x = p2x;
						uint8_t p3y = p2y + (l_twi1_gyro_2_mag_z_norm * 25);
    5ea8:	2f 2d       	mov	r18, r15
    5eaa:	3c 2d       	mov	r19, r12
    5eac:	43 2d       	mov	r20, r3
    5eae:	52 2d       	mov	r21, r2
    5eb0:	6f 85       	ldd	r22, Y+15	; 0x0f
    5eb2:	78 89       	ldd	r23, Y+16	; 0x10
    5eb4:	89 89       	ldd	r24, Y+17	; 0x11
    5eb6:	9a 89       	ldd	r25, Y+18	; 0x12
    5eb8:	0e 94 1f 65 	call	0xca3e	; 0xca3e <__divsf3>
    5ebc:	20 e0       	ldi	r18, 0x00	; 0
    5ebe:	30 e0       	ldi	r19, 0x00	; 0
    5ec0:	48 ec       	ldi	r20, 0xC8	; 200
    5ec2:	51 e4       	ldi	r21, 0x41	; 65
    5ec4:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    5ec8:	4b 01       	movw	r8, r22
    5eca:	5c 01       	movw	r10, r24
    5ecc:	61 2f       	mov	r22, r17
    5ece:	70 e0       	ldi	r23, 0x00	; 0
    5ed0:	80 e0       	ldi	r24, 0x00	; 0
    5ed2:	90 e0       	ldi	r25, 0x00	; 0
    5ed4:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__floatsisf>
    5ed8:	9b 01       	movw	r18, r22
    5eda:	ac 01       	movw	r20, r24
    5edc:	c5 01       	movw	r24, r10
    5ede:	b4 01       	movw	r22, r8
    5ee0:	0e 94 b4 64 	call	0xc968	; 0xc968 <__addsf3>
    5ee4:	0e 94 8c 65 	call	0xcb18	; 0xcb18 <__fixunssfsi>
    5ee8:	6f 8b       	std	Y+23, r22	; 0x17

						// Saturation at 100T
						if (l_length > 100000.f) {
    5eea:	20 e0       	ldi	r18, 0x00	; 0
    5eec:	30 e5       	ldi	r19, 0x50	; 80
    5eee:	43 ec       	ldi	r20, 0xC3	; 195
    5ef0:	57 e4       	ldi	r21, 0x47	; 71
    5ef2:	6f 2d       	mov	r22, r15
    5ef4:	7c 2d       	mov	r23, r12
    5ef6:	83 2d       	mov	r24, r3
    5ef8:	92 2d       	mov	r25, r2
    5efa:	0e 94 a3 66 	call	0xcd46	; 0xcd46 <__gesf2>
    5efe:	18 16       	cp	r1, r24
    5f00:	6c f4       	brge	.+26     	; 0x5f1c <task_twi2_lcd+0x53e>
							l_length = 100000.f;
    5f02:	f1 2c       	mov	r15, r1
    5f04:	0f 2e       	mov	r0, r31
    5f06:	f0 e5       	ldi	r31, 0x50	; 80
    5f08:	cf 2e       	mov	r12, r31
    5f0a:	f0 2d       	mov	r31, r0
    5f0c:	0f 2e       	mov	r0, r31
    5f0e:	f3 ec       	ldi	r31, 0xC3	; 195
    5f10:	3f 2e       	mov	r3, r31
    5f12:	f0 2d       	mov	r31, r0
    5f14:	0f 2e       	mov	r0, r31
    5f16:	f7 e4       	ldi	r31, 0x47	; 71
    5f18:	2f 2e       	mov	r2, r31
    5f1a:	f0 2d       	mov	r31, r0
						}

						task_twi2_lcd_circ(plot_intensity_center_x,		plot_intensity_center_y,	2, false, 1);
    5f1c:	01 e0       	ldi	r16, 0x01	; 1
    5f1e:	20 e0       	ldi	r18, 0x00	; 0
    5f20:	42 e0       	ldi	r20, 0x02	; 2
    5f22:	60 e4       	ldi	r22, 0x40	; 64
    5f24:	83 e7       	ldi	r24, 0x73	; 115
    5f26:	0e 94 42 1f 	call	0x3e84	; 0x3e84 <task_twi2_lcd_circ>
						task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - l_length / 3000.f, 3, l_length / 3000.f, true, 1);
    5f2a:	20 e0       	ldi	r18, 0x00	; 0
    5f2c:	30 e8       	ldi	r19, 0x80	; 128
    5f2e:	4b e3       	ldi	r20, 0x3B	; 59
    5f30:	55 e4       	ldi	r21, 0x45	; 69
    5f32:	6f 2d       	mov	r22, r15
    5f34:	7c 2d       	mov	r23, r12
    5f36:	83 2d       	mov	r24, r3
    5f38:	92 2d       	mov	r25, r2
    5f3a:	0e 94 1f 65 	call	0xca3e	; 0xca3e <__divsf3>
    5f3e:	4b 01       	movw	r8, r22
    5f40:	5c 01       	movw	r10, r24
    5f42:	0e 94 8c 65 	call	0xcb18	; 0xcb18 <__fixunssfsi>
    5f46:	6f 87       	std	Y+15, r22	; 0x0f
    5f48:	a5 01       	movw	r20, r10
    5f4a:	94 01       	movw	r18, r8
    5f4c:	60 e0       	ldi	r22, 0x00	; 0
    5f4e:	70 e0       	ldi	r23, 0x00	; 0
    5f50:	80 e8       	ldi	r24, 0x80	; 128
    5f52:	92 e4       	ldi	r25, 0x42	; 66
    5f54:	0e 94 b3 64 	call	0xc966	; 0xc966 <__subsf3>
    5f58:	0e 94 8c 65 	call	0xcb18	; 0xcb18 <__fixunssfsi>
    5f5c:	ee 24       	eor	r14, r14
    5f5e:	e3 94       	inc	r14
    5f60:	2f 85       	ldd	r18, Y+15	; 0x0f
    5f62:	43 e0       	ldi	r20, 0x03	; 3
    5f64:	82 e7       	ldi	r24, 0x72	; 114
    5f66:	0e 94 15 1f 	call	0x3e2a	; 0x3e2a <task_twi2_lcd_rect>
						task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + p1x, plot_mag_center_y + p1y, 1);
    5f6a:	0f 2e       	mov	r0, r31
    5f6c:	f8 e2       	ldi	r31, 0x28	; 40
    5f6e:	ef 2e       	mov	r14, r31
    5f70:	f0 2d       	mov	r31, r0
    5f72:	e1 0e       	add	r14, r17
    5f74:	0f 2e       	mov	r0, r31
    5f76:	f6 e9       	ldi	r31, 0x96	; 150
    5f78:	af 2e       	mov	r10, r31
    5f7a:	f0 2d       	mov	r31, r0
    5f7c:	ad 0c       	add	r10, r13
    5f7e:	2e 2d       	mov	r18, r14
    5f80:	4a 2d       	mov	r20, r10
    5f82:	68 e2       	ldi	r22, 0x28	; 40
    5f84:	86 e9       	ldi	r24, 0x96	; 150
    5f86:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_mag_center_x + p1x,		plot_mag_center_y + p1y,	plot_mag_center_x + p2x, plot_mag_center_y + p2y, 1);
    5f8a:	bb 84       	ldd	r11, Y+11	; 0x0b
    5f8c:	36 e9       	ldi	r19, 0x96	; 150
    5f8e:	b3 0e       	add	r11, r19
    5f90:	2e 2d       	mov	r18, r14
    5f92:	4b 2d       	mov	r20, r11
    5f94:	6e 2d       	mov	r22, r14
    5f96:	8a 2d       	mov	r24, r10
    5f98:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_mag_center_x + p2x,		plot_mag_center_y + p2y,	plot_mag_center_x + p3x, plot_mag_center_y + p3y, 1);
    5f9c:	2f 89       	ldd	r18, Y+23	; 0x17
    5f9e:	28 5d       	subi	r18, 0xD8	; 216
    5fa0:	4b 2d       	mov	r20, r11
    5fa2:	6e 2d       	mov	r22, r14
    5fa4:	8b 2d       	mov	r24, r11
    5fa6:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>

						/* Store new set */
						s_length = l_length;
    5faa:	8f 2d       	mov	r24, r15
    5fac:	9c 2d       	mov	r25, r12
    5fae:	a3 2d       	mov	r26, r3
    5fb0:	b2 2d       	mov	r27, r2
    5fb2:	80 93 08 23 	sts	0x2308, r24	; 0x802308 <s_length.7747>
    5fb6:	90 93 09 23 	sts	0x2309, r25	; 0x802309 <s_length.7747+0x1>
    5fba:	a0 93 0a 23 	sts	0x230A, r26	; 0x80230a <s_length.7747+0x2>
    5fbe:	b0 93 0b 23 	sts	0x230B, r27	; 0x80230b <s_length.7747+0x3>
						s_p1x = p1x;
    5fc2:	d0 92 06 23 	sts	0x2306, r13	; 0x802306 <s_p1x.7748>
						s_p1y = p1y;
    5fc6:	10 93 07 23 	sts	0x2307, r17	; 0x802307 <s_p1y.7749>
						s_p2x = p2x;
    5fca:	4b 85       	ldd	r20, Y+11	; 0x0b
    5fcc:	40 93 04 23 	sts	0x2304, r20	; 0x802304 <s_p2x.7750>
						s_p2y = p2y;
    5fd0:	10 93 05 23 	sts	0x2305, r17	; 0x802305 <s_p2y.7751>
						s_p3x = p3x;
    5fd4:	40 93 02 23 	sts	0x2302, r20	; 0x802302 <s_p3x.7752>
						s_p3y = p3y;
    5fd8:	5f 89       	ldd	r21, Y+23	; 0x17
    5fda:	50 93 03 23 	sts	0x2303, r21	; 0x802303 <s_p3y.7753>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    5fde:	8f b7       	in	r24, 0x3f	; 63
    5fe0:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
    5fe2:	f8 94       	cli
	return flags;
    5fe4:	8f 81       	ldd	r24, Y+7	; 0x07
					static int8_t s_p3x = 0;
					static int8_t s_p3y = 0;

					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_twi1_gyro_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
    5fe6:	c0 90 3c 26 	lds	r12, 0x263C	; 0x80263c <g_twi1_gyro_1_accel_x_mg>
    5fea:	d0 90 3d 26 	lds	r13, 0x263D	; 0x80263d <g_twi1_gyro_1_accel_x_mg+0x1>
					int16_t l_twi1_gyro_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
    5fee:	a0 90 3a 26 	lds	r10, 0x263A	; 0x80263a <g_twi1_gyro_1_accel_y_mg>
    5ff2:	b0 90 3b 26 	lds	r11, 0x263B	; 0x80263b <g_twi1_gyro_1_accel_y_mg+0x1>
					int16_t l_twi1_gyro_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
    5ff6:	e0 90 38 26 	lds	r14, 0x2638	; 0x802638 <g_twi1_gyro_1_accel_z_mg>
    5ffa:	f0 90 39 26 	lds	r15, 0x2639	; 0x802639 <g_twi1_gyro_1_accel_z_mg+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    5ffe:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* Removing old lines first */
					{
						task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,			plot_accel_center_x + s_p1x, plot_accel_center_y + s_p1y, 0);
    6000:	20 91 01 23 	lds	r18, 0x2301	; 0x802301 <s_p1y.7770>
    6004:	28 5d       	subi	r18, 0xD8	; 216
    6006:	40 91 00 23 	lds	r20, 0x2300	; 0x802300 <s_p1x.7769>
    600a:	4e 52       	subi	r20, 0x2E	; 46
    600c:	00 e0       	ldi	r16, 0x00	; 0
    600e:	68 e2       	ldi	r22, 0x28	; 40
    6010:	82 ed       	ldi	r24, 0xD2	; 210
    6012:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + s_p1x,	plot_accel_center_y + s_p1y,	plot_accel_center_x + s_p2x, plot_accel_center_y + s_p2y, 0);
    6016:	20 91 ff 22 	lds	r18, 0x22FF	; 0x8022ff <s_p2y.7772>
    601a:	28 5d       	subi	r18, 0xD8	; 216
    601c:	40 91 fe 22 	lds	r20, 0x22FE	; 0x8022fe <s_p2x.7771>
    6020:	4e 52       	subi	r20, 0x2E	; 46
    6022:	60 91 01 23 	lds	r22, 0x2301	; 0x802301 <s_p1y.7770>
    6026:	68 5d       	subi	r22, 0xD8	; 216
    6028:	80 91 00 23 	lds	r24, 0x2300	; 0x802300 <s_p1x.7769>
    602c:	8e 52       	subi	r24, 0x2E	; 46
    602e:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + s_p2x,	plot_accel_center_y + s_p2y,	plot_accel_center_x + s_p3x, plot_accel_center_y + s_p3y, 0);
    6032:	20 91 fd 22 	lds	r18, 0x22FD	; 0x8022fd <s_p3y.7774>
    6036:	28 5d       	subi	r18, 0xD8	; 216
    6038:	40 91 fc 22 	lds	r20, 0x22FC	; 0x8022fc <s_p3x.7773>
    603c:	4e 52       	subi	r20, 0x2E	; 46
    603e:	60 91 ff 22 	lds	r22, 0x22FF	; 0x8022ff <s_p2y.7772>
    6042:	68 5d       	subi	r22, 0xD8	; 216
    6044:	80 91 fe 22 	lds	r24, 0x22FE	; 0x8022fe <s_p2x.7771>
    6048:	8e 52       	subi	r24, 0x2E	; 46
    604a:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>
					}

					/* Center point */
					task_twi2_lcd_circ(plot_accel_center_x, plot_accel_center_y, 1, true, 1);
    604e:	01 e0       	ldi	r16, 0x01	; 1
    6050:	21 e0       	ldi	r18, 0x01	; 1
    6052:	41 e0       	ldi	r20, 0x01	; 1
    6054:	68 e2       	ldi	r22, 0x28	; 40
    6056:	82 ed       	ldi	r24, 0xD2	; 210
    6058:	0e 94 42 1f 	call	0x3e84	; 0x3e84 <task_twi2_lcd_circ>

					/* Draw new lines */
					{
						uint8_t p1x =      -(l_twi1_gyro_1_accel_y_mg / 80);
    605c:	c5 01       	movw	r24, r10
    605e:	60 e5       	ldi	r22, 0x50	; 80
    6060:	70 e0       	ldi	r23, 0x00	; 0
    6062:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    6066:	16 2f       	mov	r17, r22
    6068:	a6 2e       	mov	r10, r22
    606a:	a1 94       	neg	r10
						uint8_t p1y =       (l_twi1_gyro_1_accel_y_mg / 80);
						uint8_t p2x = p1x - (l_twi1_gyro_1_accel_x_mg / 40);
    606c:	28 e2       	ldi	r18, 0x28	; 40
    606e:	30 e0       	ldi	r19, 0x00	; 0
    6070:	c6 01       	movw	r24, r12
    6072:	b9 01       	movw	r22, r18
    6074:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    6078:	9a 2c       	mov	r9, r10
    607a:	96 1a       	sub	r9, r22
						uint8_t p2y = p1y;
						uint8_t p3x = p2x;
						uint8_t p3y = p2y + (l_twi1_gyro_1_accel_z_mg / 40);
    607c:	c7 01       	movw	r24, r14
    607e:	b9 01       	movw	r22, r18
    6080:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    6084:	d1 2e       	mov	r13, r17
    6086:	d6 0e       	add	r13, r22

						task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,		plot_accel_center_x + p1x, plot_accel_center_y + p1y, 1);
    6088:	0f 2e       	mov	r0, r31
    608a:	f8 e2       	ldi	r31, 0x28	; 40
    608c:	cf 2e       	mov	r12, r31
    608e:	f0 2d       	mov	r31, r0
    6090:	c1 0e       	add	r12, r17
    6092:	82 ed       	ldi	r24, 0xD2	; 210
    6094:	b8 2e       	mov	r11, r24
    6096:	b1 1a       	sub	r11, r17
    6098:	2c 2d       	mov	r18, r12
    609a:	4b 2d       	mov	r20, r11
    609c:	68 e2       	ldi	r22, 0x28	; 40
    609e:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + p1x,	plot_accel_center_y + p1y,	plot_accel_center_x + p2x, plot_accel_center_y + p2y, 1);
    60a2:	0f 2e       	mov	r0, r31
    60a4:	f2 ed       	ldi	r31, 0xD2	; 210
    60a6:	8f 2e       	mov	r8, r31
    60a8:	f0 2d       	mov	r31, r0
    60aa:	89 0c       	add	r8, r9
    60ac:	2c 2d       	mov	r18, r12
    60ae:	48 2d       	mov	r20, r8
    60b0:	6c 2d       	mov	r22, r12
    60b2:	8b 2d       	mov	r24, r11
    60b4:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>
						task_twi2_lcd_line(plot_accel_center_x + p2x,	plot_accel_center_y + p2y,	plot_accel_center_x + p3x, plot_accel_center_y + p3y, 1);
    60b8:	28 e2       	ldi	r18, 0x28	; 40
    60ba:	2d 0d       	add	r18, r13
    60bc:	48 2d       	mov	r20, r8
    60be:	6c 2d       	mov	r22, r12
    60c0:	88 2d       	mov	r24, r8
    60c2:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>

						/* Store new set */
						s_p1x = p1x;
    60c6:	a0 92 00 23 	sts	0x2300, r10	; 0x802300 <s_p1x.7769>
						s_p1y = p1y;
    60ca:	10 93 01 23 	sts	0x2301, r17	; 0x802301 <s_p1y.7770>
						s_p2x = p2x;
    60ce:	90 92 fe 22 	sts	0x22FE, r9	; 0x8022fe <s_p2x.7771>
						s_p2y = p2y;
    60d2:	10 93 ff 22 	sts	0x22FF, r17	; 0x8022ff <s_p2y.7772>
						s_p3x = p3x;
    60d6:	90 92 fc 22 	sts	0x22FC, r9	; 0x8022fc <s_p3x.7773>
						s_p3y = p3y;
    60da:	d0 92 fd 22 	sts	0x22FD, r13	; 0x8022fd <s_p3y.7774>
					}

					/* Calculate the luminance (sunshine on the surface) */
					{
						int32_t lum = 1000 + l_twi1_gyro_1_accel_z_mg;
    60de:	97 01       	movw	r18, r14
    60e0:	28 51       	subi	r18, 0x18	; 24
    60e2:	3c 4f       	sbci	r19, 0xFC	; 252
    60e4:	c9 01       	movw	r24, r18
    60e6:	33 0f       	add	r19, r19
    60e8:	aa 0b       	sbc	r26, r26
    60ea:	bb 0b       	sbc	r27, r27
    60ec:	81 3d       	cpi	r24, 0xD1	; 209
    60ee:	27 e0       	ldi	r18, 0x07	; 7
    60f0:	92 07       	cpc	r25, r18
    60f2:	a1 05       	cpc	r26, r1
    60f4:	b1 05       	cpc	r27, r1
    60f6:	24 f0       	brlt	.+8      	; 0x6100 <__stack+0x101>
    60f8:	80 ed       	ldi	r24, 0xD0	; 208
    60fa:	97 e0       	ldi	r25, 0x07	; 7
    60fc:	a0 e0       	ldi	r26, 0x00	; 0
    60fe:	b0 e0       	ldi	r27, 0x00	; 0
							lum = 0;
						} else if (lum > 2000) {
							lum = 2000;
						}

						twi2_set_ledbl(0, (uint8_t)(lum * 255 / 2000));
    6100:	9c 01       	movw	r18, r24
    6102:	ad 01       	movw	r20, r26
    6104:	bb 23       	and	r27, r27
    6106:	1c f4       	brge	.+6      	; 0x610e <__stack+0x10f>
    6108:	20 e0       	ldi	r18, 0x00	; 0
    610a:	30 e0       	ldi	r19, 0x00	; 0
    610c:	a9 01       	movw	r20, r18
    610e:	af ef       	ldi	r26, 0xFF	; 255
    6110:	b0 e0       	ldi	r27, 0x00	; 0
    6112:	0e 94 45 63 	call	0xc68a	; 0xc68a <__muluhisi3>
    6116:	20 ed       	ldi	r18, 0xD0	; 208
    6118:	37 e0       	ldi	r19, 0x07	; 7
    611a:	40 e0       	ldi	r20, 0x00	; 0
    611c:	50 e0       	ldi	r21, 0x00	; 0
    611e:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    6122:	62 2f       	mov	r22, r18
    6124:	80 e0       	ldi	r24, 0x00	; 0
    6126:	0e 94 31 20 	call	0x4062	; 0x4062 <twi2_set_ledbl>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    612a:	8f b7       	in	r24, 0x3f	; 63
    612c:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    612e:	f8 94       	cli
	return flags;
    6130:	8e 81       	ldd	r24, Y+6	; 0x06
					static float s_rads_y = 0.f;
					static float s_rads_z = 0.f;

					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int32_t l_twi1_gyro_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
    6132:	20 91 2e 26 	lds	r18, 0x262E	; 0x80262e <g_twi1_gyro_1_gyro_x_mdps>
    6136:	30 91 2f 26 	lds	r19, 0x262F	; 0x80262f <g_twi1_gyro_1_gyro_x_mdps+0x1>
    613a:	40 91 30 26 	lds	r20, 0x2630	; 0x802630 <g_twi1_gyro_1_gyro_x_mdps+0x2>
    613e:	50 91 31 26 	lds	r21, 0x2631	; 0x802631 <g_twi1_gyro_1_gyro_x_mdps+0x3>
    6142:	2b 8f       	std	Y+27, r18	; 0x1b
    6144:	3c 8f       	std	Y+28, r19	; 0x1c
    6146:	4d 8f       	std	Y+29, r20	; 0x1d
    6148:	5e 8f       	std	Y+30, r21	; 0x1e
					int32_t l_twi1_gyro_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
    614a:	20 91 2a 26 	lds	r18, 0x262A	; 0x80262a <g_twi1_gyro_1_gyro_y_mdps>
    614e:	30 91 2b 26 	lds	r19, 0x262B	; 0x80262b <g_twi1_gyro_1_gyro_y_mdps+0x1>
    6152:	40 91 2c 26 	lds	r20, 0x262C	; 0x80262c <g_twi1_gyro_1_gyro_y_mdps+0x2>
    6156:	50 91 2d 26 	lds	r21, 0x262D	; 0x80262d <g_twi1_gyro_1_gyro_y_mdps+0x3>
    615a:	2f 8f       	std	Y+31, r18	; 0x1f
    615c:	38 a3       	std	Y+32, r19	; 0x20
    615e:	49 a3       	std	Y+33, r20	; 0x21
    6160:	5a a3       	std	Y+34, r21	; 0x22
					int32_t l_twi1_gyro_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
    6162:	80 90 26 26 	lds	r8, 0x2626	; 0x802626 <g_twi1_gyro_1_gyro_z_mdps>
    6166:	90 90 27 26 	lds	r9, 0x2627	; 0x802627 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    616a:	a0 90 28 26 	lds	r10, 0x2628	; 0x802628 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    616e:	b0 90 29 26 	lds	r11, 0x2629	; 0x802629 <g_twi1_gyro_1_gyro_z_mdps+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6172:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					float rads_x = ((float)l_twi1_gyro_1_gyro_x_mdps * M_PI) / 180000.f;
    6174:	6b 8d       	ldd	r22, Y+27	; 0x1b
    6176:	7c 8d       	ldd	r23, Y+28	; 0x1c
    6178:	8d 8d       	ldd	r24, Y+29	; 0x1d
    617a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    617c:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__floatsisf>
    6180:	2b ed       	ldi	r18, 0xDB	; 219
    6182:	3f e0       	ldi	r19, 0x0F	; 15
    6184:	49 e4       	ldi	r20, 0x49	; 73
    6186:	50 e4       	ldi	r21, 0x40	; 64
    6188:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    618c:	20 e0       	ldi	r18, 0x00	; 0
    618e:	38 ec       	ldi	r19, 0xC8	; 200
    6190:	4f e2       	ldi	r20, 0x2F	; 47
    6192:	58 e4       	ldi	r21, 0x48	; 72
    6194:	0e 94 1f 65 	call	0xca3e	; 0xca3e <__divsf3>
    6198:	6b 87       	std	Y+11, r22	; 0x0b
    619a:	7c 87       	std	Y+12, r23	; 0x0c
    619c:	8d 87       	std	Y+13, r24	; 0x0d
    619e:	9e 87       	std	Y+14, r25	; 0x0e
					float rads_y = ((float)l_twi1_gyro_1_gyro_y_mdps * M_PI) / 180000.f;
    61a0:	6f 8d       	ldd	r22, Y+31	; 0x1f
    61a2:	78 a1       	ldd	r23, Y+32	; 0x20
    61a4:	89 a1       	ldd	r24, Y+33	; 0x21
    61a6:	9a a1       	ldd	r25, Y+34	; 0x22
    61a8:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__floatsisf>
    61ac:	2b ed       	ldi	r18, 0xDB	; 219
    61ae:	3f e0       	ldi	r19, 0x0F	; 15
    61b0:	49 e4       	ldi	r20, 0x49	; 73
    61b2:	50 e4       	ldi	r21, 0x40	; 64
    61b4:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    61b8:	20 e0       	ldi	r18, 0x00	; 0
    61ba:	38 ec       	ldi	r19, 0xC8	; 200
    61bc:	4f e2       	ldi	r20, 0x2F	; 47
    61be:	58 e4       	ldi	r21, 0x48	; 72
    61c0:	0e 94 1f 65 	call	0xca3e	; 0xca3e <__divsf3>
    61c4:	6f 8b       	std	Y+23, r22	; 0x17
    61c6:	78 8f       	std	Y+24, r23	; 0x18
    61c8:	89 8f       	std	Y+25, r24	; 0x19
    61ca:	9a 8f       	std	Y+26, r25	; 0x1a
					float rads_z = ((float)l_twi1_gyro_1_gyro_z_mdps * M_PI) / 180000.f;
    61cc:	c5 01       	movw	r24, r10
    61ce:	b4 01       	movw	r22, r8
    61d0:	0e 94 ba 65 	call	0xcb74	; 0xcb74 <__floatsisf>
    61d4:	2b ed       	ldi	r18, 0xDB	; 219
    61d6:	3f e0       	ldi	r19, 0x0F	; 15
    61d8:	49 e4       	ldi	r20, 0x49	; 73
    61da:	50 e4       	ldi	r21, 0x40	; 64
    61dc:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    61e0:	20 e0       	ldi	r18, 0x00	; 0
    61e2:	38 ec       	ldi	r19, 0xC8	; 200
    61e4:	4f e2       	ldi	r20, 0x2F	; 47
    61e6:	58 e4       	ldi	r21, 0x48	; 72
    61e8:	0e 94 1f 65 	call	0xca3e	; 0xca3e <__divsf3>
    61ec:	6f 87       	std	Y+15, r22	; 0x0f
    61ee:	78 8b       	std	Y+16, r23	; 0x10
    61f0:	89 8b       	std	Y+17, r24	; 0x11
    61f2:	9a 8b       	std	Y+18, r25	; 0x12

					/* Remove old lines */
					task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(s_rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_x)), 0);
    61f4:	c0 90 f8 22 	lds	r12, 0x22F8	; 0x8022f8 <s_rads_x.7790>
    61f8:	d0 90 f9 22 	lds	r13, 0x22F9	; 0x8022f9 <s_rads_x.7790+0x1>
    61fc:	e0 90 fa 22 	lds	r14, 0x22FA	; 0x8022fa <s_rads_x.7790+0x2>
    6200:	f0 90 fb 22 	lds	r15, 0x22FB	; 0x8022fb <s_rads_x.7790+0x3>
    6204:	c7 01       	movw	r24, r14
    6206:	b6 01       	movw	r22, r12
    6208:	0e 94 1c 65 	call	0xca38	; 0xca38 <cos>
    620c:	6b 8b       	std	Y+19, r22	; 0x13
    620e:	7c 8b       	std	Y+20, r23	; 0x14
    6210:	8d 8b       	std	Y+21, r24	; 0x15
    6212:	9e 8b       	std	Y+22, r25	; 0x16
    6214:	c7 01       	movw	r24, r14
    6216:	b6 01       	movw	r22, r12
    6218:	0e 94 56 67 	call	0xceac	; 0xceac <sin>
    621c:	6b 01       	movw	r12, r22
    621e:	7c 01       	movw	r14, r24
    6220:	20 e0       	ldi	r18, 0x00	; 0
    6222:	30 e0       	ldi	r19, 0x00	; 0
    6224:	40 e4       	ldi	r20, 0x40	; 64
    6226:	51 e4       	ldi	r21, 0x41	; 65
    6228:	6b 89       	ldd	r22, Y+19	; 0x13
    622a:	7c 89       	ldd	r23, Y+20	; 0x14
    622c:	8d 89       	ldd	r24, Y+21	; 0x15
    622e:	9e 89       	ldd	r25, Y+22	; 0x16
    6230:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    6234:	0e 94 87 65 	call	0xcb0e	; 0xcb0e <__fixsfsi>
    6238:	0f 2e       	mov	r0, r31
    623a:	f4 e6       	ldi	r31, 0x64	; 100
    623c:	3f 2e       	mov	r3, r31
    623e:	f0 2d       	mov	r31, r0
    6240:	13 2d       	mov	r17, r3
    6242:	16 1b       	sub	r17, r22
    6244:	20 e0       	ldi	r18, 0x00	; 0
    6246:	30 e0       	ldi	r19, 0x00	; 0
    6248:	40 e4       	ldi	r20, 0x40	; 64
    624a:	51 e4       	ldi	r21, 0x41	; 65
    624c:	c7 01       	movw	r24, r14
    624e:	b6 01       	movw	r22, r12
    6250:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    6254:	0e 94 87 65 	call	0xcb0e	; 0xcb0e <__fixsfsi>
    6258:	0f 2e       	mov	r0, r31
    625a:	f6 e9       	ldi	r31, 0x96	; 150
    625c:	2f 2e       	mov	r2, r31
    625e:	f0 2d       	mov	r31, r0
    6260:	42 2d       	mov	r20, r2
    6262:	46 1b       	sub	r20, r22
    6264:	00 e0       	ldi	r16, 0x00	; 0
    6266:	21 2f       	mov	r18, r17
    6268:	64 e6       	ldi	r22, 0x64	; 100
    626a:	86 e9       	ldi	r24, 0x96	; 150
    626c:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(s_rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_y)), 0);
    6270:	c0 90 f4 22 	lds	r12, 0x22F4	; 0x8022f4 <s_rads_y.7791>
    6274:	d0 90 f5 22 	lds	r13, 0x22F5	; 0x8022f5 <s_rads_y.7791+0x1>
    6278:	e0 90 f6 22 	lds	r14, 0x22F6	; 0x8022f6 <s_rads_y.7791+0x2>
    627c:	f0 90 f7 22 	lds	r15, 0x22F7	; 0x8022f7 <s_rads_y.7791+0x3>
    6280:	c7 01       	movw	r24, r14
    6282:	b6 01       	movw	r22, r12
    6284:	0e 94 1c 65 	call	0xca38	; 0xca38 <cos>
    6288:	6b 8b       	std	Y+19, r22	; 0x13
    628a:	7c 8b       	std	Y+20, r23	; 0x14
    628c:	8d 8b       	std	Y+21, r24	; 0x15
    628e:	9e 8b       	std	Y+22, r25	; 0x16
    6290:	c7 01       	movw	r24, r14
    6292:	b6 01       	movw	r22, r12
    6294:	0e 94 56 67 	call	0xceac	; 0xceac <sin>
    6298:	6b 01       	movw	r12, r22
    629a:	7c 01       	movw	r14, r24
    629c:	20 e0       	ldi	r18, 0x00	; 0
    629e:	30 e0       	ldi	r19, 0x00	; 0
    62a0:	40 e4       	ldi	r20, 0x40	; 64
    62a2:	51 e4       	ldi	r21, 0x41	; 65
    62a4:	6b 89       	ldd	r22, Y+19	; 0x13
    62a6:	7c 89       	ldd	r23, Y+20	; 0x14
    62a8:	8d 89       	ldd	r24, Y+21	; 0x15
    62aa:	9e 89       	ldd	r25, Y+22	; 0x16
    62ac:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    62b0:	0e 94 87 65 	call	0xcb0e	; 0xcb0e <__fixsfsi>
    62b4:	13 2d       	mov	r17, r3
    62b6:	16 1b       	sub	r17, r22
    62b8:	20 e0       	ldi	r18, 0x00	; 0
    62ba:	30 e0       	ldi	r19, 0x00	; 0
    62bc:	40 e4       	ldi	r20, 0x40	; 64
    62be:	51 e4       	ldi	r21, 0x41	; 65
    62c0:	c7 01       	movw	r24, r14
    62c2:	b6 01       	movw	r22, r12
    62c4:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    62c8:	0e 94 87 65 	call	0xcb0e	; 0xcb0e <__fixsfsi>
    62cc:	44 eb       	ldi	r20, 0xB4	; 180
    62ce:	46 0f       	add	r20, r22
    62d0:	21 2f       	mov	r18, r17
    62d2:	64 e6       	ldi	r22, 0x64	; 100
    62d4:	84 eb       	ldi	r24, 0xB4	; 180
    62d6:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(s_rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_z)), 0);
    62da:	c0 90 f0 22 	lds	r12, 0x22F0	; 0x8022f0 <s_rads_z.7792>
    62de:	d0 90 f1 22 	lds	r13, 0x22F1	; 0x8022f1 <s_rads_z.7792+0x1>
    62e2:	e0 90 f2 22 	lds	r14, 0x22F2	; 0x8022f2 <s_rads_z.7792+0x2>
    62e6:	f0 90 f3 22 	lds	r15, 0x22F3	; 0x8022f3 <s_rads_z.7792+0x3>
    62ea:	c7 01       	movw	r24, r14
    62ec:	b6 01       	movw	r22, r12
    62ee:	0e 94 1c 65 	call	0xca38	; 0xca38 <cos>
    62f2:	6b 8b       	std	Y+19, r22	; 0x13
    62f4:	7c 8b       	std	Y+20, r23	; 0x14
    62f6:	8d 8b       	std	Y+21, r24	; 0x15
    62f8:	9e 8b       	std	Y+22, r25	; 0x16
    62fa:	c7 01       	movw	r24, r14
    62fc:	b6 01       	movw	r22, r12
    62fe:	0e 94 56 67 	call	0xceac	; 0xceac <sin>
    6302:	6b 01       	movw	r12, r22
    6304:	7c 01       	movw	r14, r24
    6306:	20 e0       	ldi	r18, 0x00	; 0
    6308:	30 e0       	ldi	r19, 0x00	; 0
    630a:	40 e4       	ldi	r20, 0x40	; 64
    630c:	51 e4       	ldi	r21, 0x41	; 65
    630e:	6b 89       	ldd	r22, Y+19	; 0x13
    6310:	7c 89       	ldd	r23, Y+20	; 0x14
    6312:	8d 89       	ldd	r24, Y+21	; 0x15
    6314:	9e 89       	ldd	r25, Y+22	; 0x16
    6316:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    631a:	0e 94 87 65 	call	0xcb0e	; 0xcb0e <__fixsfsi>
    631e:	13 2d       	mov	r17, r3
    6320:	16 1b       	sub	r17, r22
    6322:	20 e0       	ldi	r18, 0x00	; 0
    6324:	30 e0       	ldi	r19, 0x00	; 0
    6326:	40 e4       	ldi	r20, 0x40	; 64
    6328:	51 e4       	ldi	r21, 0x41	; 65
    632a:	c7 01       	movw	r24, r14
    632c:	b6 01       	movw	r22, r12
    632e:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    6332:	0e 94 87 65 	call	0xcb0e	; 0xcb0e <__fixsfsi>
    6336:	42 ed       	ldi	r20, 0xD2	; 210
    6338:	46 1b       	sub	r20, r22
    633a:	21 2f       	mov	r18, r17
    633c:	64 e6       	ldi	r22, 0x64	; 100
    633e:	82 ed       	ldi	r24, 0xD2	; 210
    6340:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>

					/* Draw new lines */
					task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(  rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_x)), 1);
    6344:	6b 85       	ldd	r22, Y+11	; 0x0b
    6346:	7c 85       	ldd	r23, Y+12	; 0x0c
    6348:	8d 85       	ldd	r24, Y+13	; 0x0d
    634a:	9e 85       	ldd	r25, Y+14	; 0x0e
    634c:	0e 94 1c 65 	call	0xca38	; 0xca38 <cos>
    6350:	6b 8b       	std	Y+19, r22	; 0x13
    6352:	7c 8b       	std	Y+20, r23	; 0x14
    6354:	8d 8b       	std	Y+21, r24	; 0x15
    6356:	9e 8b       	std	Y+22, r25	; 0x16
    6358:	6b 85       	ldd	r22, Y+11	; 0x0b
    635a:	7c 85       	ldd	r23, Y+12	; 0x0c
    635c:	8d 85       	ldd	r24, Y+13	; 0x0d
    635e:	9e 85       	ldd	r25, Y+14	; 0x0e
    6360:	0e 94 56 67 	call	0xceac	; 0xceac <sin>
    6364:	6b 01       	movw	r12, r22
    6366:	7c 01       	movw	r14, r24
    6368:	20 e0       	ldi	r18, 0x00	; 0
    636a:	30 e0       	ldi	r19, 0x00	; 0
    636c:	40 e4       	ldi	r20, 0x40	; 64
    636e:	51 e4       	ldi	r21, 0x41	; 65
    6370:	6b 89       	ldd	r22, Y+19	; 0x13
    6372:	7c 89       	ldd	r23, Y+20	; 0x14
    6374:	8d 89       	ldd	r24, Y+21	; 0x15
    6376:	9e 89       	ldd	r25, Y+22	; 0x16
    6378:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    637c:	0e 94 87 65 	call	0xcb0e	; 0xcb0e <__fixsfsi>
    6380:	13 2d       	mov	r17, r3
    6382:	16 1b       	sub	r17, r22
    6384:	20 e0       	ldi	r18, 0x00	; 0
    6386:	30 e0       	ldi	r19, 0x00	; 0
    6388:	40 e4       	ldi	r20, 0x40	; 64
    638a:	51 e4       	ldi	r21, 0x41	; 65
    638c:	c7 01       	movw	r24, r14
    638e:	b6 01       	movw	r22, r12
    6390:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    6394:	0e 94 87 65 	call	0xcb0e	; 0xcb0e <__fixsfsi>
    6398:	42 2d       	mov	r20, r2
    639a:	46 1b       	sub	r20, r22
    639c:	01 e0       	ldi	r16, 0x01	; 1
    639e:	21 2f       	mov	r18, r17
    63a0:	64 e6       	ldi	r22, 0x64	; 100
    63a2:	86 e9       	ldi	r24, 0x96	; 150
    63a4:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(  rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_y)), 1);
    63a8:	6f 89       	ldd	r22, Y+23	; 0x17
    63aa:	78 8d       	ldd	r23, Y+24	; 0x18
    63ac:	89 8d       	ldd	r24, Y+25	; 0x19
    63ae:	9a 8d       	ldd	r25, Y+26	; 0x1a
    63b0:	0e 94 1c 65 	call	0xca38	; 0xca38 <cos>
    63b4:	6b 8b       	std	Y+19, r22	; 0x13
    63b6:	7c 8b       	std	Y+20, r23	; 0x14
    63b8:	8d 8b       	std	Y+21, r24	; 0x15
    63ba:	9e 8b       	std	Y+22, r25	; 0x16
    63bc:	6f 89       	ldd	r22, Y+23	; 0x17
    63be:	78 8d       	ldd	r23, Y+24	; 0x18
    63c0:	89 8d       	ldd	r24, Y+25	; 0x19
    63c2:	9a 8d       	ldd	r25, Y+26	; 0x1a
    63c4:	0e 94 56 67 	call	0xceac	; 0xceac <sin>
    63c8:	6b 01       	movw	r12, r22
    63ca:	7c 01       	movw	r14, r24
    63cc:	20 e0       	ldi	r18, 0x00	; 0
    63ce:	30 e0       	ldi	r19, 0x00	; 0
    63d0:	40 e4       	ldi	r20, 0x40	; 64
    63d2:	51 e4       	ldi	r21, 0x41	; 65
    63d4:	6b 89       	ldd	r22, Y+19	; 0x13
    63d6:	7c 89       	ldd	r23, Y+20	; 0x14
    63d8:	8d 89       	ldd	r24, Y+21	; 0x15
    63da:	9e 89       	ldd	r25, Y+22	; 0x16
    63dc:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    63e0:	0e 94 87 65 	call	0xcb0e	; 0xcb0e <__fixsfsi>
    63e4:	13 2d       	mov	r17, r3
    63e6:	16 1b       	sub	r17, r22
    63e8:	20 e0       	ldi	r18, 0x00	; 0
    63ea:	30 e0       	ldi	r19, 0x00	; 0
    63ec:	40 e4       	ldi	r20, 0x40	; 64
    63ee:	51 e4       	ldi	r21, 0x41	; 65
    63f0:	c7 01       	movw	r24, r14
    63f2:	b6 01       	movw	r22, r12
    63f4:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    63f8:	0e 94 87 65 	call	0xcb0e	; 0xcb0e <__fixsfsi>
    63fc:	44 eb       	ldi	r20, 0xB4	; 180
    63fe:	46 0f       	add	r20, r22
    6400:	21 2f       	mov	r18, r17
    6402:	64 e6       	ldi	r22, 0x64	; 100
    6404:	84 eb       	ldi	r24, 0xB4	; 180
    6406:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>
					task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(  rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_z)), 1);
    640a:	6f 85       	ldd	r22, Y+15	; 0x0f
    640c:	78 89       	ldd	r23, Y+16	; 0x10
    640e:	89 89       	ldd	r24, Y+17	; 0x11
    6410:	9a 89       	ldd	r25, Y+18	; 0x12
    6412:	0e 94 1c 65 	call	0xca38	; 0xca38 <cos>
    6416:	6b 8b       	std	Y+19, r22	; 0x13
    6418:	7c 8b       	std	Y+20, r23	; 0x14
    641a:	8d 8b       	std	Y+21, r24	; 0x15
    641c:	9e 8b       	std	Y+22, r25	; 0x16
    641e:	6f 85       	ldd	r22, Y+15	; 0x0f
    6420:	78 89       	ldd	r23, Y+16	; 0x10
    6422:	89 89       	ldd	r24, Y+17	; 0x11
    6424:	9a 89       	ldd	r25, Y+18	; 0x12
    6426:	0e 94 56 67 	call	0xceac	; 0xceac <sin>
    642a:	6b 01       	movw	r12, r22
    642c:	7c 01       	movw	r14, r24
    642e:	20 e0       	ldi	r18, 0x00	; 0
    6430:	30 e0       	ldi	r19, 0x00	; 0
    6432:	40 e4       	ldi	r20, 0x40	; 64
    6434:	51 e4       	ldi	r21, 0x41	; 65
    6436:	6b 89       	ldd	r22, Y+19	; 0x13
    6438:	7c 89       	ldd	r23, Y+20	; 0x14
    643a:	8d 89       	ldd	r24, Y+21	; 0x15
    643c:	9e 89       	ldd	r25, Y+22	; 0x16
    643e:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    6442:	0e 94 87 65 	call	0xcb0e	; 0xcb0e <__fixsfsi>
    6446:	13 2d       	mov	r17, r3
    6448:	16 1b       	sub	r17, r22
    644a:	20 e0       	ldi	r18, 0x00	; 0
    644c:	30 e0       	ldi	r19, 0x00	; 0
    644e:	40 e4       	ldi	r20, 0x40	; 64
    6450:	51 e4       	ldi	r21, 0x41	; 65
    6452:	c7 01       	movw	r24, r14
    6454:	b6 01       	movw	r22, r12
    6456:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    645a:	0e 94 87 65 	call	0xcb0e	; 0xcb0e <__fixsfsi>
    645e:	42 ed       	ldi	r20, 0xD2	; 210
    6460:	46 1b       	sub	r20, r22
    6462:	21 2f       	mov	r18, r17
    6464:	64 e6       	ldi	r22, 0x64	; 100
    6466:	82 ed       	ldi	r24, 0xD2	; 210
    6468:	0e 94 69 1f 	call	0x3ed2	; 0x3ed2 <task_twi2_lcd_line>

					/* Store new set */
					s_rads_x = rads_x;
    646c:	8b 85       	ldd	r24, Y+11	; 0x0b
    646e:	9c 85       	ldd	r25, Y+12	; 0x0c
    6470:	ad 85       	ldd	r26, Y+13	; 0x0d
    6472:	be 85       	ldd	r27, Y+14	; 0x0e
    6474:	80 93 f8 22 	sts	0x22F8, r24	; 0x8022f8 <s_rads_x.7790>
    6478:	90 93 f9 22 	sts	0x22F9, r25	; 0x8022f9 <s_rads_x.7790+0x1>
    647c:	a0 93 fa 22 	sts	0x22FA, r26	; 0x8022fa <s_rads_x.7790+0x2>
    6480:	b0 93 fb 22 	sts	0x22FB, r27	; 0x8022fb <s_rads_x.7790+0x3>
					s_rads_y = rads_y;
    6484:	2f 89       	ldd	r18, Y+23	; 0x17
    6486:	38 8d       	ldd	r19, Y+24	; 0x18
    6488:	49 8d       	ldd	r20, Y+25	; 0x19
    648a:	5a 8d       	ldd	r21, Y+26	; 0x1a
    648c:	20 93 f4 22 	sts	0x22F4, r18	; 0x8022f4 <s_rads_y.7791>
    6490:	30 93 f5 22 	sts	0x22F5, r19	; 0x8022f5 <s_rads_y.7791+0x1>
    6494:	40 93 f6 22 	sts	0x22F6, r20	; 0x8022f6 <s_rads_y.7791+0x2>
    6498:	50 93 f7 22 	sts	0x22F7, r21	; 0x8022f7 <s_rads_y.7791+0x3>
					s_rads_z = rads_z;
    649c:	8f 85       	ldd	r24, Y+15	; 0x0f
    649e:	98 89       	ldd	r25, Y+16	; 0x10
    64a0:	a9 89       	ldd	r26, Y+17	; 0x11
    64a2:	ba 89       	ldd	r27, Y+18	; 0x12
    64a4:	80 93 f0 22 	sts	0x22F0, r24	; 0x8022f0 <s_rads_z.7792>
    64a8:	90 93 f1 22 	sts	0x22F1, r25	; 0x8022f1 <s_rads_z.7792+0x1>
    64ac:	a0 93 f2 22 	sts	0x22F2, r26	; 0x8022f2 <s_rads_z.7792+0x2>
    64b0:	b0 93 f3 22 	sts	0x22F3, r27	; 0x8022f3 <s_rads_z.7792+0x3>
					float speed = pow((l_twi1_gyro_1_gyro_x_mdps * l_twi1_gyro_1_gyro_x_mdps) + (l_twi1_gyro_1_gyro_y_mdps * l_twi1_gyro_1_gyro_y_mdps) + (l_twi1_gyro_1_gyro_z_mdps * l_twi1_gyro_1_gyro_z_mdps), 0.5);
					if (speed > 500.f) {
						twi2_set_beep(18 + (uint8_t)(speed / 500.f), 10);
					}
#else
					int32_t speed = l_twi1_gyro_1_gyro_x_mdps + l_twi1_gyro_1_gyro_y_mdps + l_twi1_gyro_1_gyro_z_mdps;
    64b4:	cb 8c       	ldd	r12, Y+27	; 0x1b
    64b6:	dc 8c       	ldd	r13, Y+28	; 0x1c
    64b8:	ed 8c       	ldd	r14, Y+29	; 0x1d
    64ba:	fe 8c       	ldd	r15, Y+30	; 0x1e
    64bc:	2f 8d       	ldd	r18, Y+31	; 0x1f
    64be:	38 a1       	ldd	r19, Y+32	; 0x20
    64c0:	49 a1       	ldd	r20, Y+33	; 0x21
    64c2:	5a a1       	ldd	r21, Y+34	; 0x22
    64c4:	c2 0e       	add	r12, r18
    64c6:	d3 1e       	adc	r13, r19
    64c8:	e4 1e       	adc	r14, r20
    64ca:	f5 1e       	adc	r15, r21
    64cc:	c8 0c       	add	r12, r8
    64ce:	d9 1c       	adc	r13, r9
    64d0:	ea 1c       	adc	r14, r10
    64d2:	fb 1c       	adc	r15, r11
    64d4:	d7 01       	movw	r26, r14
    64d6:	c6 01       	movw	r24, r12
    64d8:	ff 20       	and	r15, r15
    64da:	3c f4       	brge	.+14     	; 0x64ea <__stack+0x4eb>
    64dc:	88 27       	eor	r24, r24
    64de:	99 27       	eor	r25, r25
    64e0:	dc 01       	movw	r26, r24
    64e2:	8c 19       	sub	r24, r12
    64e4:	9d 09       	sbc	r25, r13
    64e6:	ae 09       	sbc	r26, r14
    64e8:	bf 09       	sbc	r27, r15
    64ea:	bc 01       	movw	r22, r24
    64ec:	cd 01       	movw	r24, r26
					if (speed < 0) {
						speed = -speed;
					}
					if (speed > 300) {
    64ee:	6d 32       	cpi	r22, 0x2D	; 45
    64f0:	31 e0       	ldi	r19, 0x01	; 1
    64f2:	73 07       	cpc	r23, r19
    64f4:	81 05       	cpc	r24, r1
    64f6:	91 05       	cpc	r25, r1
    64f8:	5c f0       	brlt	.+22     	; 0x6510 <__stack+0x511>
						twi2_set_beep(18 + (uint8_t)(speed / 700), 10);
    64fa:	2c eb       	ldi	r18, 0xBC	; 188
    64fc:	32 e0       	ldi	r19, 0x02	; 2
    64fe:	40 e0       	ldi	r20, 0x00	; 0
    6500:	50 e0       	ldi	r21, 0x00	; 0
    6502:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    6506:	6a e0       	ldi	r22, 0x0A	; 10
    6508:	82 e1       	ldi	r24, 0x12	; 18
    650a:	82 0f       	add	r24, r18
    650c:	0e 94 51 20 	call	0x40a2	; 0x40a2 <twi2_set_beep>
#endif
				}
			}

			/* Update same text line each second when no Gfx data is drawn */
			if (g_adc_enabled) {
    6510:	80 91 5c 20 	lds	r24, 0x205C	; 0x80205c <g_adc_enabled>
    6514:	88 23       	and	r24, r24
    6516:	09 f4       	brne	.+2      	; 0x651a <__stack+0x51b>
    6518:	e2 c0       	rjmp	.+452    	; 0x66de <__stack+0x6df>
				if ((s_lcd_entry_cnt % 8) == 1) {
    651a:	80 91 0c 23 	lds	r24, 0x230C	; 0x80230c <s_lcd_entry_cnt.7737>
    651e:	90 91 0d 23 	lds	r25, 0x230D	; 0x80230d <s_lcd_entry_cnt.7737+0x1>
    6522:	87 70       	andi	r24, 0x07	; 7
    6524:	99 27       	eor	r25, r25
    6526:	81 30       	cpi	r24, 0x01	; 1
    6528:	91 05       	cpc	r25, r1
    652a:	09 f0       	breq	.+2      	; 0x652e <__stack+0x52f>
    652c:	4a c0       	rjmp	.+148    	; 0x65c2 <__stack+0x5c3>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    652e:	8f b7       	in	r24, 0x3f	; 63
    6530:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    6532:	f8 94       	cli
	return flags;
    6534:	8d 81       	ldd	r24, Y+5	; 0x05
					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_adc_temp_deg_100			= g_adc_temp_deg_100;
    6536:	c0 90 6b 25 	lds	r12, 0x256B	; 0x80256b <g_adc_temp_deg_100>
    653a:	d0 90 6c 25 	lds	r13, 0x256C	; 0x80256c <g_adc_temp_deg_100+0x1>
					int16_t l_adc_5v0_volt_1000			= g_adc_5v0_volt_1000;
    653e:	e0 90 75 25 	lds	r14, 0x2575	; 0x802575 <g_adc_5v0_volt_1000>
    6542:	f0 90 76 25 	lds	r15, 0x2576	; 0x802576 <g_adc_5v0_volt_1000+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6546:	8f bf       	out	0x3f, r24	; 63
					cpu_irq_restore(flags);

					/* ADC_TEMP */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_temp_deg_100 / 100,      (l_adc_temp_deg_100 / 10) % 10,  "%02d.%01d");
    6548:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7740>
    654c:	81 e0       	ldi	r24, 0x01	; 1
    654e:	83 0f       	add	r24, r19
    6550:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7740>
    6554:	ea e0       	ldi	r30, 0x0A	; 10
    6556:	f0 e0       	ldi	r31, 0x00	; 0
    6558:	c6 01       	movw	r24, r12
    655a:	bf 01       	movw	r22, r30
    655c:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    6560:	cb 01       	movw	r24, r22
    6562:	bf 01       	movw	r22, r30
    6564:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    6568:	fc 01       	movw	r30, r24
    656a:	c6 01       	movw	r24, r12
    656c:	64 e6       	ldi	r22, 0x64	; 100
    656e:	70 e0       	ldi	r23, 0x00	; 0
    6570:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    6574:	ab 01       	movw	r20, r22
    6576:	33 0f       	add	r19, r19
    6578:	83 2f       	mov	r24, r19
    657a:	88 0f       	add	r24, r24
    657c:	88 0f       	add	r24, r24
    657e:	63 2f       	mov	r22, r19
    6580:	68 0f       	add	r22, r24
    6582:	06 eb       	ldi	r16, 0xB6	; 182
    6584:	11 e2       	ldi	r17, 0x21	; 33
    6586:	9f 01       	movw	r18, r30
    6588:	8c e3       	ldi	r24, 0x3C	; 60
    658a:	0e 94 d9 1f 	call	0x3fb2	; 0x3fb2 <task_twi2_lcd_print_format_uint16>

					/* ADC_5V0 */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_5v0_volt_1000 / 1000,     l_adc_5v0_volt_1000 % 1000,     "%1d.%03d");
    658e:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7740>
    6592:	81 e0       	ldi	r24, 0x01	; 1
    6594:	83 0f       	add	r24, r19
    6596:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7740>
    659a:	c7 01       	movw	r24, r14
    659c:	68 ee       	ldi	r22, 0xE8	; 232
    659e:	73 e0       	ldi	r23, 0x03	; 3
    65a0:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    65a4:	ab 01       	movw	r20, r22
    65a6:	fc 01       	movw	r30, r24
    65a8:	33 0f       	add	r19, r19
    65aa:	93 2f       	mov	r25, r19
    65ac:	99 0f       	add	r25, r25
    65ae:	99 0f       	add	r25, r25
    65b0:	63 2f       	mov	r22, r19
    65b2:	69 0f       	add	r22, r25
    65b4:	00 ec       	ldi	r16, 0xC0	; 192
    65b6:	11 e2       	ldi	r17, 0x21	; 33
    65b8:	9f 01       	movw	r18, r30
    65ba:	8c e3       	ldi	r24, 0x3C	; 60
    65bc:	0e 94 d9 1f 	call	0x3fb2	; 0x3fb2 <task_twi2_lcd_print_format_uint16>
    65c0:	8e c0       	rjmp	.+284    	; 0x66de <__stack+0x6df>

				} else if ((s_lcd_entry_cnt % 8) == 2) {
    65c2:	82 30       	cpi	r24, 0x02	; 2
    65c4:	91 05       	cpc	r25, r1
    65c6:	09 f0       	breq	.+2      	; 0x65ca <__stack+0x5cb>
    65c8:	3f c0       	rjmp	.+126    	; 0x6648 <__stack+0x649>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    65ca:	8f b7       	in	r24, 0x3f	; 63
    65cc:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
    65ce:	f8 94       	cli
	return flags;
    65d0:	2c 81       	ldd	r18, Y+4	; 0x04
					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_adc_vbat_volt_1000		= g_adc_vbat_volt_1000;
    65d2:	80 91 73 25 	lds	r24, 0x2573	; 0x802573 <g_adc_vbat_volt_1000>
    65d6:	90 91 74 25 	lds	r25, 0x2574	; 0x802574 <g_adc_vbat_volt_1000+0x1>
					int16_t l_adc_vctcxo_volt_1000		= g_adc_vctcxo_volt_1000;
    65da:	c0 90 77 25 	lds	r12, 0x2577	; 0x802577 <g_adc_vctcxo_volt_1000>
    65de:	d0 90 78 25 	lds	r13, 0x2578	; 0x802578 <g_adc_vctcxo_volt_1000+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    65e2:	2f bf       	out	0x3f, r18	; 63
					cpu_irq_restore(flags);

					/* ADC_VBAT */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_vbat_volt_1000 / 1000,    l_adc_vbat_volt_1000 % 1000,    "%1d.%03d");
    65e4:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7740>
    65e8:	21 e0       	ldi	r18, 0x01	; 1
    65ea:	23 0f       	add	r18, r19
    65ec:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7740>
    65f0:	0f 2e       	mov	r0, r31
    65f2:	f8 ee       	ldi	r31, 0xE8	; 232
    65f4:	ef 2e       	mov	r14, r31
    65f6:	f3 e0       	ldi	r31, 0x03	; 3
    65f8:	ff 2e       	mov	r15, r31
    65fa:	f0 2d       	mov	r31, r0
    65fc:	b7 01       	movw	r22, r14
    65fe:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    6602:	ab 01       	movw	r20, r22
    6604:	33 0f       	add	r19, r19
    6606:	63 2f       	mov	r22, r19
    6608:	66 0f       	add	r22, r22
    660a:	66 0f       	add	r22, r22
    660c:	63 0f       	add	r22, r19
    660e:	00 ec       	ldi	r16, 0xC0	; 192
    6610:	11 e2       	ldi	r17, 0x21	; 33
    6612:	9c 01       	movw	r18, r24
    6614:	8c e3       	ldi	r24, 0x3C	; 60
    6616:	0e 94 d9 1f 	call	0x3fb2	; 0x3fb2 <task_twi2_lcd_print_format_uint16>

					/* ADC_VCTCXO */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_vctcxo_volt_1000 / 1000,  l_adc_vctcxo_volt_1000 % 1000,  "%1d.%03d");
    661a:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7740>
    661e:	81 e0       	ldi	r24, 0x01	; 1
    6620:	83 0f       	add	r24, r19
    6622:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7740>
    6626:	c6 01       	movw	r24, r12
    6628:	b7 01       	movw	r22, r14
    662a:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    662e:	ab 01       	movw	r20, r22
    6630:	fc 01       	movw	r30, r24
    6632:	33 0f       	add	r19, r19
    6634:	93 2f       	mov	r25, r19
    6636:	99 0f       	add	r25, r25
    6638:	99 0f       	add	r25, r25
    663a:	63 2f       	mov	r22, r19
    663c:	69 0f       	add	r22, r25
    663e:	9f 01       	movw	r18, r30
    6640:	8c e3       	ldi	r24, 0x3C	; 60
    6642:	0e 94 d9 1f 	call	0x3fb2	; 0x3fb2 <task_twi2_lcd_print_format_uint16>
    6646:	4b c0       	rjmp	.+150    	; 0x66de <__stack+0x6df>

				} else if ((s_lcd_entry_cnt % 8) == 3) {
    6648:	83 30       	cpi	r24, 0x03	; 3
    664a:	91 05       	cpc	r25, r1
    664c:	09 f0       	breq	.+2      	; 0x6650 <__stack+0x651>
    664e:	3f c0       	rjmp	.+126    	; 0x66ce <__stack+0x6cf>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6650:	8f b7       	in	r24, 0x3f	; 63
    6652:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
    6654:	f8 94       	cli
	return flags;
    6656:	2b 81       	ldd	r18, Y+3	; 0x03
					/* Get up-to-date global data */
					flags = cpu_irq_save();
					int16_t l_adc_io_adc4_volt_1000		= g_adc_io_adc4_volt_1000;
    6658:	80 91 71 25 	lds	r24, 0x2571	; 0x802571 <g_adc_io_adc4_volt_1000>
    665c:	90 91 72 25 	lds	r25, 0x2572	; 0x802572 <g_adc_io_adc4_volt_1000+0x1>
					int16_t l_adc_io_adc5_volt_1000		= g_adc_io_adc5_volt_1000;
    6660:	c0 90 6f 25 	lds	r12, 0x256F	; 0x80256f <g_adc_io_adc5_volt_1000>
    6664:	d0 90 70 25 	lds	r13, 0x2570	; 0x802570 <g_adc_io_adc5_volt_1000+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6668:	2f bf       	out	0x3f, r18	; 63
					cpu_irq_restore(flags);

					/* ADC_IO_ADC4 */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_io_adc4_volt_1000 / 1000, l_adc_io_adc4_volt_1000 % 1000, "%1d.%03d");
    666a:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7740>
    666e:	21 e0       	ldi	r18, 0x01	; 1
    6670:	23 0f       	add	r18, r19
    6672:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7740>
    6676:	0f 2e       	mov	r0, r31
    6678:	f8 ee       	ldi	r31, 0xE8	; 232
    667a:	ef 2e       	mov	r14, r31
    667c:	f3 e0       	ldi	r31, 0x03	; 3
    667e:	ff 2e       	mov	r15, r31
    6680:	f0 2d       	mov	r31, r0
    6682:	b7 01       	movw	r22, r14
    6684:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    6688:	ab 01       	movw	r20, r22
    668a:	33 0f       	add	r19, r19
    668c:	63 2f       	mov	r22, r19
    668e:	66 0f       	add	r22, r22
    6690:	66 0f       	add	r22, r22
    6692:	63 0f       	add	r22, r19
    6694:	00 ec       	ldi	r16, 0xC0	; 192
    6696:	11 e2       	ldi	r17, 0x21	; 33
    6698:	9c 01       	movw	r18, r24
    669a:	8c e3       	ldi	r24, 0x3C	; 60
    669c:	0e 94 d9 1f 	call	0x3fb2	; 0x3fb2 <task_twi2_lcd_print_format_uint16>

					/* ADC_IO_ADC5 */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_io_adc5_volt_1000 / 1000, l_adc_io_adc5_volt_1000 % 1000, "%1d.%03d");
    66a0:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7740>
    66a4:	81 e0       	ldi	r24, 0x01	; 1
    66a6:	83 0f       	add	r24, r19
    66a8:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7740>
    66ac:	c6 01       	movw	r24, r12
    66ae:	b7 01       	movw	r22, r14
    66b0:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    66b4:	ab 01       	movw	r20, r22
    66b6:	fc 01       	movw	r30, r24
    66b8:	33 0f       	add	r19, r19
    66ba:	93 2f       	mov	r25, r19
    66bc:	99 0f       	add	r25, r25
    66be:	99 0f       	add	r25, r25
    66c0:	63 2f       	mov	r22, r19
    66c2:	69 0f       	add	r22, r25
    66c4:	9f 01       	movw	r18, r30
    66c6:	8c e3       	ldi	r24, 0x3C	; 60
    66c8:	0e 94 d9 1f 	call	0x3fb2	; 0x3fb2 <task_twi2_lcd_print_format_uint16>
    66cc:	08 c0       	rjmp	.+16     	; 0x66de <__stack+0x6df>

				} else if ((s_lcd_entry_cnt % 8) == 5) {
    66ce:	05 97       	sbiw	r24, 0x05	; 5
    66d0:	31 f4       	brne	.+12     	; 0x66de <__stack+0x6df>
					cpu_irq_restore(flags);

					/* ADC_SILENCE */
					task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_adc_silence_volt_1000 / 1000, l_adc_silence_volt_1000 % 1000, "%1d.%03d");
					#else
					s_line++;
    66d2:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_line.7740>
    66d6:	8f 5f       	subi	r24, 0xFF	; 255
    66d8:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7740>
    66dc:	93 c0       	rjmp	.+294    	; 0x6804 <__stack+0x805>
					#endif
				}
			}

			if ((s_lcd_entry_cnt % 8) == 6) {
    66de:	80 91 0c 23 	lds	r24, 0x230C	; 0x80230c <s_lcd_entry_cnt.7737>
    66e2:	90 91 0d 23 	lds	r25, 0x230D	; 0x80230d <s_lcd_entry_cnt.7737+0x1>
    66e6:	87 70       	andi	r24, 0x07	; 7
    66e8:	99 27       	eor	r25, r25
    66ea:	86 30       	cpi	r24, 0x06	; 6
    66ec:	91 05       	cpc	r25, r1
    66ee:	09 f0       	breq	.+2      	; 0x66f2 <__stack+0x6f3>
    66f0:	4a c0       	rjmp	.+148    	; 0x6786 <__stack+0x787>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    66f2:	8f b7       	in	r24, 0x3f	; 63
    66f4:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    66f6:	f8 94       	cli
	return flags;
    66f8:	2a 81       	ldd	r18, Y+2	; 0x02
				/* Get up-to-date global data */
				flags = cpu_irq_save();
				int32_t l_twi1_baro_temp_100		= g_twi1_baro_temp_100;
    66fa:	60 91 f1 25 	lds	r22, 0x25F1	; 0x8025f1 <g_twi1_baro_temp_100>
    66fe:	70 91 f2 25 	lds	r23, 0x25F2	; 0x8025f2 <g_twi1_baro_temp_100+0x1>
    6702:	80 91 f3 25 	lds	r24, 0x25F3	; 0x8025f3 <g_twi1_baro_temp_100+0x2>
    6706:	90 91 f4 25 	lds	r25, 0x25F4	; 0x8025f4 <g_twi1_baro_temp_100+0x3>
				int32_t l_twi1_baro_p_100			= g_twi1_baro_p_100;
    670a:	80 90 ed 25 	lds	r8, 0x25ED	; 0x8025ed <g_twi1_baro_p_100>
    670e:	90 90 ee 25 	lds	r9, 0x25EE	; 0x8025ee <g_twi1_baro_p_100+0x1>
    6712:	a0 90 ef 25 	lds	r10, 0x25EF	; 0x8025ef <g_twi1_baro_p_100+0x2>
    6716:	b0 90 f0 25 	lds	r11, 0x25F0	; 0x8025f0 <g_twi1_baro_p_100+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    671a:	2f bf       	out	0x3f, r18	; 63
				cpu_irq_restore(flags);

				s_line = 9;

				/* Baro_Temp */
				task_twi2_lcd_print_format_uint32(col_left, (s_line++) * 10, l_twi1_baro_temp_100 / 100,     l_twi1_baro_temp_100 % 100,     "%02ld.%02ld");
    671c:	2a e0       	ldi	r18, 0x0A	; 10
    671e:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7740>
    6722:	24 e6       	ldi	r18, 0x64	; 100
    6724:	30 e0       	ldi	r19, 0x00	; 0
    6726:	40 e0       	ldi	r20, 0x00	; 0
    6728:	50 e0       	ldi	r21, 0x00	; 0
    672a:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    672e:	0f 2e       	mov	r0, r31
    6730:	f9 ec       	ldi	r31, 0xC9	; 201
    6732:	cf 2e       	mov	r12, r31
    6734:	f1 e2       	ldi	r31, 0x21	; 33
    6736:	df 2e       	mov	r13, r31
    6738:	f0 2d       	mov	r31, r0
    673a:	7b 01       	movw	r14, r22
    673c:	8c 01       	movw	r16, r24
    673e:	6a e5       	ldi	r22, 0x5A	; 90
    6740:	8c e3       	ldi	r24, 0x3C	; 60
    6742:	0e 94 90 1f 	call	0x3f20	; 0x3f20 <task_twi2_lcd_print_format_uint32>

				/* Baro_P */
				task_twi2_lcd_print_format_uint32(col_left, (s_line++) * 10, l_twi1_baro_p_100 / 100,        l_twi1_baro_p_100 % 100,        "%04ld.%02ld");
    6746:	10 91 06 20 	lds	r17, 0x2006	; 0x802006 <s_line.7740>
    674a:	81 e0       	ldi	r24, 0x01	; 1
    674c:	81 0f       	add	r24, r17
    674e:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7740>
    6752:	c5 01       	movw	r24, r10
    6754:	b4 01       	movw	r22, r8
    6756:	24 e6       	ldi	r18, 0x64	; 100
    6758:	30 e0       	ldi	r19, 0x00	; 0
    675a:	40 e0       	ldi	r20, 0x00	; 0
    675c:	50 e0       	ldi	r21, 0x00	; 0
    675e:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    6762:	11 0f       	add	r17, r17
    6764:	e1 2f       	mov	r30, r17
    6766:	ee 0f       	add	r30, r30
    6768:	ee 0f       	add	r30, r30
    676a:	e1 0f       	add	r30, r17
    676c:	0f 2e       	mov	r0, r31
    676e:	f5 ed       	ldi	r31, 0xD5	; 213
    6770:	cf 2e       	mov	r12, r31
    6772:	f1 e2       	ldi	r31, 0x21	; 33
    6774:	df 2e       	mov	r13, r31
    6776:	f0 2d       	mov	r31, r0
    6778:	7b 01       	movw	r14, r22
    677a:	8c 01       	movw	r16, r24
    677c:	6e 2f       	mov	r22, r30
    677e:	8c e3       	ldi	r24, 0x3C	; 60
    6780:	0e 94 90 1f 	call	0x3f20	; 0x3f20 <task_twi2_lcd_print_format_uint32>
    6784:	3f c0       	rjmp	.+126    	; 0x6804 <__stack+0x805>

			} else if ((s_lcd_entry_cnt % 8) == 7) {
    6786:	07 97       	sbiw	r24, 0x07	; 7
    6788:	e9 f5       	brne	.+122    	; 0x6804 <__stack+0x805>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    678a:	8f b7       	in	r24, 0x3f	; 63
    678c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    678e:	f8 94       	cli
	return flags;
    6790:	29 81       	ldd	r18, Y+1	; 0x01
				/* Get up-to-date global data */
				flags = cpu_irq_save();
				int16_t l_twi1_hygro_T_100			= g_twi1_hygro_T_100;
    6792:	80 91 e5 25 	lds	r24, 0x25E5	; 0x8025e5 <g_twi1_hygro_T_100>
    6796:	90 91 e6 25 	lds	r25, 0x25E6	; 0x8025e6 <g_twi1_hygro_T_100+0x1>
				int16_t l_twi1_hygro_RH_100			= g_twi1_hygro_RH_100;
    679a:	c0 90 e3 25 	lds	r12, 0x25E3	; 0x8025e3 <g_twi1_hygro_RH_100>
    679e:	d0 90 e4 25 	lds	r13, 0x25E4	; 0x8025e4 <g_twi1_hygro_RH_100+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    67a2:	2f bf       	out	0x3f, r18	; 63
				cpu_irq_restore(flags);

				/* Hygro_Temp */
				task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_twi1_hygro_T_100 / 100,       l_twi1_hygro_T_100 % 100,       "%02d.%02d");
    67a4:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7740>
    67a8:	21 e0       	ldi	r18, 0x01	; 1
    67aa:	23 0f       	add	r18, r19
    67ac:	20 93 06 20 	sts	0x2006, r18	; 0x802006 <s_line.7740>
    67b0:	0f 2e       	mov	r0, r31
    67b2:	f4 e6       	ldi	r31, 0x64	; 100
    67b4:	ef 2e       	mov	r14, r31
    67b6:	f1 2c       	mov	r15, r1
    67b8:	f0 2d       	mov	r31, r0
    67ba:	b7 01       	movw	r22, r14
    67bc:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    67c0:	ab 01       	movw	r20, r22
    67c2:	33 0f       	add	r19, r19
    67c4:	63 2f       	mov	r22, r19
    67c6:	66 0f       	add	r22, r22
    67c8:	66 0f       	add	r22, r22
    67ca:	63 0f       	add	r22, r19
    67cc:	01 ee       	ldi	r16, 0xE1	; 225
    67ce:	11 e2       	ldi	r17, 0x21	; 33
    67d0:	9c 01       	movw	r18, r24
    67d2:	8c e3       	ldi	r24, 0x3C	; 60
    67d4:	0e 94 d9 1f 	call	0x3fb2	; 0x3fb2 <task_twi2_lcd_print_format_uint16>

				/* Hygro_RH */
				task_twi2_lcd_print_format_uint16(col_left, (s_line++) * 10, l_twi1_hygro_RH_100 / 100,      l_twi1_hygro_RH_100 % 100,      "%02d.%02d");
    67d8:	30 91 06 20 	lds	r19, 0x2006	; 0x802006 <s_line.7740>
    67dc:	81 e0       	ldi	r24, 0x01	; 1
    67de:	83 0f       	add	r24, r19
    67e0:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_line.7740>
    67e4:	c6 01       	movw	r24, r12
    67e6:	b7 01       	movw	r22, r14
    67e8:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    67ec:	ab 01       	movw	r20, r22
    67ee:	fc 01       	movw	r30, r24
    67f0:	33 0f       	add	r19, r19
    67f2:	93 2f       	mov	r25, r19
    67f4:	99 0f       	add	r25, r25
    67f6:	99 0f       	add	r25, r25
    67f8:	63 2f       	mov	r22, r19
    67fa:	69 0f       	add	r22, r25
    67fc:	9f 01       	movw	r18, r30
    67fe:	8c e3       	ldi	r24, 0x3C	; 60
    6800:	0e 94 d9 1f 	call	0x3fb2	; 0x3fb2 <task_twi2_lcd_print_format_uint16>
			}

			/* Store last time */
			s_lcd_last = now;
    6804:	40 92 0e 23 	sts	0x230E, r4	; 0x80230e <s_lcd_last.7738>
    6808:	50 92 0f 23 	sts	0x230F, r5	; 0x80230f <s_lcd_last.7738+0x1>
    680c:	60 92 10 23 	sts	0x2310, r6	; 0x802310 <s_lcd_last.7738+0x2>
    6810:	70 92 11 23 	sts	0x2311, r7	; 0x802311 <s_lcd_last.7738+0x3>
    6814:	1f c0       	rjmp	.+62     	; 0x6854 <__stack+0x855>
		}

	} else if (g_twi2_lcd_version == 0x10) {
    6816:	80 31       	cpi	r24, 0x10	; 16
    6818:	e9 f4       	brne	.+58     	; 0x6854 <__stack+0x855>
		/* Show PWM in % when version is V1.0 and mode==0x20 selected */
		twi2_waitUntilReady();
    681a:	0e 94 46 1e 	call	0x3c8c	; 0x3c8c <twi2_waitUntilReady>
		twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SHOW_TCXO_PWM;
    681e:	e4 e1       	ldi	r30, 0x14	; 20
    6820:	f0 e2       	ldi	r31, 0x20	; 32
    6822:	84 e8       	ldi	r24, 0x84	; 132
    6824:	81 83       	std	Z+1, r24	; 0x01
		twi2_m_data[0] = 1;
    6826:	ab e1       	ldi	r26, 0x1B	; 27
    6828:	b5 e2       	ldi	r27, 0x25	; 37
    682a:	81 e0       	ldi	r24, 0x01	; 1
    682c:	8c 93       	st	X, r24
		twi2_m_data[1] = 128;
    682e:	80 e8       	ldi	r24, 0x80	; 128
    6830:	11 96       	adiw	r26, 0x01	; 1
    6832:	8c 93       	st	X, r24
		twi2_packet.length = 2;
    6834:	82 e0       	ldi	r24, 0x02	; 2
    6836:	90 e0       	ldi	r25, 0x00	; 0
    6838:	80 87       	std	Z+8, r24	; 0x08
    683a:	91 87       	std	Z+9, r25	; 0x09
    683c:	40 e0       	ldi	r20, 0x00	; 0
    683e:	bf 01       	movw	r22, r30
    6840:	80 e8       	ldi	r24, 0x80	; 128
    6842:	94 e0       	ldi	r25, 0x04	; 4
    6844:	0e 94 c3 40 	call	0x8186	; 0x8186 <twi_master_transfer>
		twi_master_write(&TWI2_MASTER, &twi2_packet);
		delay_us(TWI_SMART_LCD_DEVICE_TCXOPWM_DELAY_MIN_US);
    6848:	69 e8       	ldi	r22, 0x89	; 137
    684a:	73 e1       	ldi	r23, 0x13	; 19
    684c:	80 e0       	ldi	r24, 0x00	; 0
    684e:	90 e0       	ldi	r25, 0x00	; 0
    6850:	0e 94 67 1d 	call	0x3ace	; 0x3ace <__portable_avr_delay_cycles>
	}
}
    6854:	a2 96       	adiw	r28, 0x22	; 34
    6856:	cd bf       	out	0x3d, r28	; 61
    6858:	de bf       	out	0x3e, r29	; 62
    685a:	df 91       	pop	r29
    685c:	cf 91       	pop	r28
    685e:	1f 91       	pop	r17
    6860:	0f 91       	pop	r16
    6862:	ff 90       	pop	r15
    6864:	ef 90       	pop	r14
    6866:	df 90       	pop	r13
    6868:	cf 90       	pop	r12
    686a:	bf 90       	pop	r11
    686c:	af 90       	pop	r10
    686e:	9f 90       	pop	r9
    6870:	8f 90       	pop	r8
    6872:	7f 90       	pop	r7
    6874:	6f 90       	pop	r6
    6876:	5f 90       	pop	r5
    6878:	4f 90       	pop	r4
    687a:	3f 90       	pop	r3
    687c:	2f 90       	pop	r2
    687e:	08 95       	ret

00006880 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
    6880:	08 95       	ret

00006882 <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
    6882:	cf 93       	push	r28
    6884:	df 93       	push	r29
    6886:	1f 92       	push	r1
    6888:	cd b7       	in	r28, 0x3d	; 61
    688a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    688c:	2f b7       	in	r18, 0x3f	; 63
    688e:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    6890:	f8 94       	cli
	return flags;
    6892:	49 81       	ldd	r20, Y+1	; 0x01
	Assert(callback);

	flags = cpu_irq_save();

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    6894:	28 2f       	mov	r18, r24
    6896:	39 2f       	mov	r19, r25
    6898:	21 15       	cp	r18, r1
    689a:	82 e0       	ldi	r24, 0x02	; 2
    689c:	38 07       	cpc	r19, r24
    689e:	29 f4       	brne	.+10     	; 0x68aa <adc_set_callback+0x28>
		adca_callback = callback;
    68a0:	60 93 9b 27 	sts	0x279B, r22	; 0x80279b <adca_callback>
    68a4:	70 93 9c 27 	sts	0x279C, r23	; 0x80279c <adca_callback+0x1>
    68a8:	07 c0       	rjmp	.+14     	; 0x68b8 <adc_set_callback+0x36>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    68aa:	20 34       	cpi	r18, 0x40	; 64
    68ac:	32 40       	sbci	r19, 0x02	; 2
    68ae:	21 f4       	brne	.+8      	; 0x68b8 <adc_set_callback+0x36>
		adcb_callback = callback;
    68b0:	60 93 99 27 	sts	0x2799, r22	; 0x802799 <adcb_callback>
    68b4:	70 93 9a 27 	sts	0x279A, r23	; 0x80279a <adcb_callback+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    68b8:	4f bf       	out	0x3f, r20	; 63
	{
		Assert(0);
	}

	cpu_irq_restore(flags);
}
    68ba:	0f 90       	pop	r0
    68bc:	df 91       	pop	r29
    68be:	cf 91       	pop	r28
    68c0:	08 95       	ret

000068c2 <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    68c2:	81 15       	cp	r24, r1
    68c4:	22 e0       	ldi	r18, 0x02	; 2
    68c6:	92 07       	cpc	r25, r18
    68c8:	69 f4       	brne	.+26     	; 0x68e4 <adc_enable_clock+0x22>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
    68ca:	80 91 1b 23 	lds	r24, 0x231B	; 0x80231b <adca_enable_count>
    68ce:	91 e0       	ldi	r25, 0x01	; 1
    68d0:	98 0f       	add	r25, r24
    68d2:	90 93 1b 23 	sts	0x231B, r25	; 0x80231b <adca_enable_count>
    68d6:	81 11       	cpse	r24, r1
    68d8:	14 c0       	rjmp	.+40     	; 0x6902 <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    68da:	62 e0       	ldi	r22, 0x02	; 2
    68dc:	81 e0       	ldi	r24, 0x01	; 1
    68de:	0c 94 25 5a 	jmp	0xb44a	; 0xb44a <sysclk_enable_module>
    68e2:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    68e4:	80 34       	cpi	r24, 0x40	; 64
    68e6:	92 40       	sbci	r25, 0x02	; 2
    68e8:	61 f4       	brne	.+24     	; 0x6902 <adc_enable_clock+0x40>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
    68ea:	80 91 1a 23 	lds	r24, 0x231A	; 0x80231a <adcb_enable_count>
    68ee:	91 e0       	ldi	r25, 0x01	; 1
    68f0:	98 0f       	add	r25, r24
    68f2:	90 93 1a 23 	sts	0x231A, r25	; 0x80231a <adcb_enable_count>
    68f6:	81 11       	cpse	r24, r1
    68f8:	04 c0       	rjmp	.+8      	; 0x6902 <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    68fa:	62 e0       	ldi	r22, 0x02	; 2
    68fc:	82 e0       	ldi	r24, 0x02	; 2
    68fe:	0c 94 25 5a 	jmp	0xb44a	; 0xb44a <sysclk_enable_module>
    6902:	08 95       	ret

00006904 <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
    6904:	81 15       	cp	r24, r1
    6906:	22 e0       	ldi	r18, 0x02	; 2
    6908:	92 07       	cpc	r25, r18
    690a:	61 f4       	brne	.+24     	; 0x6924 <adc_disable_clock+0x20>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
    690c:	80 91 1b 23 	lds	r24, 0x231B	; 0x80231b <adca_enable_count>
    6910:	81 50       	subi	r24, 0x01	; 1
    6912:	80 93 1b 23 	sts	0x231B, r24	; 0x80231b <adca_enable_count>
    6916:	81 11       	cpse	r24, r1
    6918:	13 c0       	rjmp	.+38     	; 0x6940 <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    691a:	62 e0       	ldi	r22, 0x02	; 2
    691c:	81 e0       	ldi	r24, 0x01	; 1
    691e:	0c 94 3b 5a 	jmp	0xb476	; 0xb476 <sysclk_disable_module>
    6922:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
    6924:	80 34       	cpi	r24, 0x40	; 64
    6926:	92 40       	sbci	r25, 0x02	; 2
    6928:	59 f4       	brne	.+22     	; 0x6940 <adc_disable_clock+0x3c>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
    692a:	80 91 1a 23 	lds	r24, 0x231A	; 0x80231a <adcb_enable_count>
    692e:	81 50       	subi	r24, 0x01	; 1
    6930:	80 93 1a 23 	sts	0x231A, r24	; 0x80231a <adcb_enable_count>
    6934:	81 11       	cpse	r24, r1
    6936:	04 c0       	rjmp	.+8      	; 0x6940 <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    6938:	62 e0       	ldi	r22, 0x02	; 2
    693a:	82 e0       	ldi	r24, 0x02	; 2
    693c:	0c 94 3b 5a 	jmp	0xb476	; 0xb476 <sysclk_disable_module>
    6940:	08 95       	ret

00006942 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
    6942:	ef 92       	push	r14
    6944:	ff 92       	push	r15
    6946:	1f 93       	push	r17
    6948:	cf 93       	push	r28
    694a:	df 93       	push	r29
    694c:	1f 92       	push	r1
    694e:	1f 92       	push	r1
    6950:	cd b7       	in	r28, 0x3d	; 61
    6952:	de b7       	in	r29, 0x3e	; 62
    6954:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6956:	8f b7       	in	r24, 0x3f	; 63
    6958:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    695a:	f8 94       	cli
	return flags;
    695c:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
    695e:	c7 01       	movw	r24, r14
    6960:	b0 df       	rcall	.-160    	; 0x68c2 <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
    6962:	f7 01       	movw	r30, r14
    6964:	80 81       	ld	r24, Z
    6966:	81 60       	ori	r24, 0x01	; 1
    6968:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    696a:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    696c:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    6970:	8f 3f       	cpi	r24, 0xFF	; 255
    6972:	09 f4       	brne	.+2      	; 0x6976 <adc_enable+0x34>
    6974:	ff cf       	rjmp	.-2      	; 0x6974 <adc_enable+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6976:	8f b7       	in	r24, 0x3f	; 63
    6978:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    697a:	f8 94       	cli
	return flags;
    697c:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    697e:	ed ea       	ldi	r30, 0xAD	; 173
    6980:	f7 e2       	ldi	r31, 0x27	; 39
    6982:	81 81       	ldd	r24, Z+1	; 0x01
    6984:	8f 5f       	subi	r24, 0xFF	; 255
    6986:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6988:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
    698a:	0f 90       	pop	r0
    698c:	0f 90       	pop	r0
    698e:	df 91       	pop	r29
    6990:	cf 91       	pop	r28
    6992:	1f 91       	pop	r17
    6994:	ff 90       	pop	r15
    6996:	ef 90       	pop	r14
    6998:	08 95       	ret

0000699a <adc_disable>:
 * Disables the ADC and unlocks IDLE mode for the sleep manager.
 *
 * \param adc Pointer to ADC module
 */
void adc_disable(ADC_t *adc)
{
    699a:	1f 93       	push	r17
    699c:	cf 93       	push	r28
    699e:	df 93       	push	r29
    69a0:	1f 92       	push	r1
    69a2:	1f 92       	push	r1
    69a4:	cd b7       	in	r28, 0x3d	; 61
    69a6:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    69a8:	2f b7       	in	r18, 0x3f	; 63
    69aa:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
    69ac:	f8 94       	cli
	return flags;
    69ae:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc->CTRLA &= ~ADC_ENABLE_bm;
    69b0:	fc 01       	movw	r30, r24
    69b2:	20 81       	ld	r18, Z
    69b4:	2e 7f       	andi	r18, 0xFE	; 254
	adc_disable_clock(adc);
    69b6:	20 83       	st	Z, r18
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    69b8:	a5 df       	rcall	.-182    	; 0x6904 <adc_disable_clock>
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    69ba:	1f bf       	out	0x3f, r17	; 63
    69bc:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    69c0:	81 11       	cpse	r24, r1
    69c2:	01 c0       	rjmp	.+2      	; 0x69c6 <adc_disable+0x2c>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    69c4:	ff cf       	rjmp	.-2      	; 0x69c4 <adc_disable+0x2a>
    69c6:	8f b7       	in	r24, 0x3f	; 63
	cpu_irq_disable();
    69c8:	8a 83       	std	Y+2, r24	; 0x02
	return flags;
    69ca:	f8 94       	cli
	}

	// Enter a critical section
	flags = cpu_irq_save();

	--sleepmgr_locks[mode];
    69cc:	9a 81       	ldd	r25, Y+2	; 0x02
    69ce:	ed ea       	ldi	r30, 0xAD	; 173
    69d0:	f7 e2       	ldi	r31, 0x27	; 39
    69d2:	81 81       	ldd	r24, Z+1	; 0x01
    69d4:	81 50       	subi	r24, 0x01	; 1
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    69d6:	81 83       	std	Z+1, r24	; 0x01
	cpu_irq_restore(flags);

	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
}
    69d8:	9f bf       	out	0x3f, r25	; 63
    69da:	0f 90       	pop	r0
    69dc:	0f 90       	pop	r0
    69de:	df 91       	pop	r29
    69e0:	cf 91       	pop	r28
    69e2:	1f 91       	pop	r17
    69e4:	08 95       	ret

000069e6 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
    69e6:	1f 92       	push	r1
    69e8:	0f 92       	push	r0
    69ea:	0f b6       	in	r0, 0x3f	; 63
    69ec:	0f 92       	push	r0
    69ee:	11 24       	eor	r1, r1
    69f0:	0b b6       	in	r0, 0x3b	; 59
    69f2:	0f 92       	push	r0
    69f4:	2f 93       	push	r18
    69f6:	3f 93       	push	r19
    69f8:	4f 93       	push	r20
    69fa:	5f 93       	push	r21
    69fc:	6f 93       	push	r22
    69fe:	7f 93       	push	r23
    6a00:	8f 93       	push	r24
    6a02:	9f 93       	push	r25
    6a04:	af 93       	push	r26
    6a06:	bf 93       	push	r27
    6a08:	ef 93       	push	r30
    6a0a:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
    6a0c:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x700224>
    6a10:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x700225>
    6a14:	e0 91 9b 27 	lds	r30, 0x279B	; 0x80279b <adca_callback>
    6a18:	f0 91 9c 27 	lds	r31, 0x279C	; 0x80279c <adca_callback+0x1>
    6a1c:	61 e0       	ldi	r22, 0x01	; 1
    6a1e:	80 e0       	ldi	r24, 0x00	; 0
    6a20:	92 e0       	ldi	r25, 0x02	; 2
    6a22:	19 95       	eicall
}
    6a24:	ff 91       	pop	r31
    6a26:	ef 91       	pop	r30
    6a28:	bf 91       	pop	r27
    6a2a:	af 91       	pop	r26
    6a2c:	9f 91       	pop	r25
    6a2e:	8f 91       	pop	r24
    6a30:	7f 91       	pop	r23
    6a32:	6f 91       	pop	r22
    6a34:	5f 91       	pop	r21
    6a36:	4f 91       	pop	r20
    6a38:	3f 91       	pop	r19
    6a3a:	2f 91       	pop	r18
    6a3c:	0f 90       	pop	r0
    6a3e:	0b be       	out	0x3b, r0	; 59
    6a40:	0f 90       	pop	r0
    6a42:	0f be       	out	0x3f, r0	; 63
    6a44:	0f 90       	pop	r0
    6a46:	1f 90       	pop	r1
    6a48:	18 95       	reti

00006a4a <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
    6a4a:	1f 92       	push	r1
    6a4c:	0f 92       	push	r0
    6a4e:	0f b6       	in	r0, 0x3f	; 63
    6a50:	0f 92       	push	r0
    6a52:	11 24       	eor	r1, r1
    6a54:	0b b6       	in	r0, 0x3b	; 59
    6a56:	0f 92       	push	r0
    6a58:	2f 93       	push	r18
    6a5a:	3f 93       	push	r19
    6a5c:	4f 93       	push	r20
    6a5e:	5f 93       	push	r21
    6a60:	6f 93       	push	r22
    6a62:	7f 93       	push	r23
    6a64:	8f 93       	push	r24
    6a66:	9f 93       	push	r25
    6a68:	af 93       	push	r26
    6a6a:	bf 93       	push	r27
    6a6c:	ef 93       	push	r30
    6a6e:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
    6a70:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x70022c>
    6a74:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x70022d>
    6a78:	e0 91 9b 27 	lds	r30, 0x279B	; 0x80279b <adca_callback>
    6a7c:	f0 91 9c 27 	lds	r31, 0x279C	; 0x80279c <adca_callback+0x1>
    6a80:	62 e0       	ldi	r22, 0x02	; 2
    6a82:	80 e0       	ldi	r24, 0x00	; 0
    6a84:	92 e0       	ldi	r25, 0x02	; 2
    6a86:	19 95       	eicall
}
    6a88:	ff 91       	pop	r31
    6a8a:	ef 91       	pop	r30
    6a8c:	bf 91       	pop	r27
    6a8e:	af 91       	pop	r26
    6a90:	9f 91       	pop	r25
    6a92:	8f 91       	pop	r24
    6a94:	7f 91       	pop	r23
    6a96:	6f 91       	pop	r22
    6a98:	5f 91       	pop	r21
    6a9a:	4f 91       	pop	r20
    6a9c:	3f 91       	pop	r19
    6a9e:	2f 91       	pop	r18
    6aa0:	0f 90       	pop	r0
    6aa2:	0b be       	out	0x3b, r0	; 59
    6aa4:	0f 90       	pop	r0
    6aa6:	0f be       	out	0x3f, r0	; 63
    6aa8:	0f 90       	pop	r0
    6aaa:	1f 90       	pop	r1
    6aac:	18 95       	reti

00006aae <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
    6aae:	1f 92       	push	r1
    6ab0:	0f 92       	push	r0
    6ab2:	0f b6       	in	r0, 0x3f	; 63
    6ab4:	0f 92       	push	r0
    6ab6:	11 24       	eor	r1, r1
    6ab8:	0b b6       	in	r0, 0x3b	; 59
    6aba:	0f 92       	push	r0
    6abc:	2f 93       	push	r18
    6abe:	3f 93       	push	r19
    6ac0:	4f 93       	push	r20
    6ac2:	5f 93       	push	r21
    6ac4:	6f 93       	push	r22
    6ac6:	7f 93       	push	r23
    6ac8:	8f 93       	push	r24
    6aca:	9f 93       	push	r25
    6acc:	af 93       	push	r26
    6ace:	bf 93       	push	r27
    6ad0:	ef 93       	push	r30
    6ad2:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
    6ad4:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x700234>
    6ad8:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x700235>
    6adc:	e0 91 9b 27 	lds	r30, 0x279B	; 0x80279b <adca_callback>
    6ae0:	f0 91 9c 27 	lds	r31, 0x279C	; 0x80279c <adca_callback+0x1>
    6ae4:	64 e0       	ldi	r22, 0x04	; 4
    6ae6:	80 e0       	ldi	r24, 0x00	; 0
    6ae8:	92 e0       	ldi	r25, 0x02	; 2
    6aea:	19 95       	eicall
}
    6aec:	ff 91       	pop	r31
    6aee:	ef 91       	pop	r30
    6af0:	bf 91       	pop	r27
    6af2:	af 91       	pop	r26
    6af4:	9f 91       	pop	r25
    6af6:	8f 91       	pop	r24
    6af8:	7f 91       	pop	r23
    6afa:	6f 91       	pop	r22
    6afc:	5f 91       	pop	r21
    6afe:	4f 91       	pop	r20
    6b00:	3f 91       	pop	r19
    6b02:	2f 91       	pop	r18
    6b04:	0f 90       	pop	r0
    6b06:	0b be       	out	0x3b, r0	; 59
    6b08:	0f 90       	pop	r0
    6b0a:	0f be       	out	0x3f, r0	; 63
    6b0c:	0f 90       	pop	r0
    6b0e:	1f 90       	pop	r1
    6b10:	18 95       	reti

00006b12 <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
    6b12:	1f 92       	push	r1
    6b14:	0f 92       	push	r0
    6b16:	0f b6       	in	r0, 0x3f	; 63
    6b18:	0f 92       	push	r0
    6b1a:	11 24       	eor	r1, r1
    6b1c:	0b b6       	in	r0, 0x3b	; 59
    6b1e:	0f 92       	push	r0
    6b20:	2f 93       	push	r18
    6b22:	3f 93       	push	r19
    6b24:	4f 93       	push	r20
    6b26:	5f 93       	push	r21
    6b28:	6f 93       	push	r22
    6b2a:	7f 93       	push	r23
    6b2c:	8f 93       	push	r24
    6b2e:	9f 93       	push	r25
    6b30:	af 93       	push	r26
    6b32:	bf 93       	push	r27
    6b34:	ef 93       	push	r30
    6b36:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
    6b38:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x70023c>
    6b3c:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x70023d>
    6b40:	e0 91 9b 27 	lds	r30, 0x279B	; 0x80279b <adca_callback>
    6b44:	f0 91 9c 27 	lds	r31, 0x279C	; 0x80279c <adca_callback+0x1>
    6b48:	68 e0       	ldi	r22, 0x08	; 8
    6b4a:	80 e0       	ldi	r24, 0x00	; 0
    6b4c:	92 e0       	ldi	r25, 0x02	; 2
    6b4e:	19 95       	eicall
}
    6b50:	ff 91       	pop	r31
    6b52:	ef 91       	pop	r30
    6b54:	bf 91       	pop	r27
    6b56:	af 91       	pop	r26
    6b58:	9f 91       	pop	r25
    6b5a:	8f 91       	pop	r24
    6b5c:	7f 91       	pop	r23
    6b5e:	6f 91       	pop	r22
    6b60:	5f 91       	pop	r21
    6b62:	4f 91       	pop	r20
    6b64:	3f 91       	pop	r19
    6b66:	2f 91       	pop	r18
    6b68:	0f 90       	pop	r0
    6b6a:	0b be       	out	0x3b, r0	; 59
    6b6c:	0f 90       	pop	r0
    6b6e:	0f be       	out	0x3f, r0	; 63
    6b70:	0f 90       	pop	r0
    6b72:	1f 90       	pop	r1
    6b74:	18 95       	reti

00006b76 <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
    6b76:	1f 92       	push	r1
    6b78:	0f 92       	push	r0
    6b7a:	0f b6       	in	r0, 0x3f	; 63
    6b7c:	0f 92       	push	r0
    6b7e:	11 24       	eor	r1, r1
    6b80:	0b b6       	in	r0, 0x3b	; 59
    6b82:	0f 92       	push	r0
    6b84:	2f 93       	push	r18
    6b86:	3f 93       	push	r19
    6b88:	4f 93       	push	r20
    6b8a:	5f 93       	push	r21
    6b8c:	6f 93       	push	r22
    6b8e:	7f 93       	push	r23
    6b90:	8f 93       	push	r24
    6b92:	9f 93       	push	r25
    6b94:	af 93       	push	r26
    6b96:	bf 93       	push	r27
    6b98:	ef 93       	push	r30
    6b9a:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
    6b9c:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x700264>
    6ba0:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x700265>
    6ba4:	e0 91 99 27 	lds	r30, 0x2799	; 0x802799 <adcb_callback>
    6ba8:	f0 91 9a 27 	lds	r31, 0x279A	; 0x80279a <adcb_callback+0x1>
    6bac:	61 e0       	ldi	r22, 0x01	; 1
    6bae:	80 e4       	ldi	r24, 0x40	; 64
    6bb0:	92 e0       	ldi	r25, 0x02	; 2
    6bb2:	19 95       	eicall
}
    6bb4:	ff 91       	pop	r31
    6bb6:	ef 91       	pop	r30
    6bb8:	bf 91       	pop	r27
    6bba:	af 91       	pop	r26
    6bbc:	9f 91       	pop	r25
    6bbe:	8f 91       	pop	r24
    6bc0:	7f 91       	pop	r23
    6bc2:	6f 91       	pop	r22
    6bc4:	5f 91       	pop	r21
    6bc6:	4f 91       	pop	r20
    6bc8:	3f 91       	pop	r19
    6bca:	2f 91       	pop	r18
    6bcc:	0f 90       	pop	r0
    6bce:	0b be       	out	0x3b, r0	; 59
    6bd0:	0f 90       	pop	r0
    6bd2:	0f be       	out	0x3f, r0	; 63
    6bd4:	0f 90       	pop	r0
    6bd6:	1f 90       	pop	r1
    6bd8:	18 95       	reti

00006bda <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
    6bda:	1f 92       	push	r1
    6bdc:	0f 92       	push	r0
    6bde:	0f b6       	in	r0, 0x3f	; 63
    6be0:	0f 92       	push	r0
    6be2:	11 24       	eor	r1, r1
    6be4:	0b b6       	in	r0, 0x3b	; 59
    6be6:	0f 92       	push	r0
    6be8:	2f 93       	push	r18
    6bea:	3f 93       	push	r19
    6bec:	4f 93       	push	r20
    6bee:	5f 93       	push	r21
    6bf0:	6f 93       	push	r22
    6bf2:	7f 93       	push	r23
    6bf4:	8f 93       	push	r24
    6bf6:	9f 93       	push	r25
    6bf8:	af 93       	push	r26
    6bfa:	bf 93       	push	r27
    6bfc:	ef 93       	push	r30
    6bfe:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
    6c00:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x70026c>
    6c04:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x70026d>
    6c08:	e0 91 99 27 	lds	r30, 0x2799	; 0x802799 <adcb_callback>
    6c0c:	f0 91 9a 27 	lds	r31, 0x279A	; 0x80279a <adcb_callback+0x1>
    6c10:	62 e0       	ldi	r22, 0x02	; 2
    6c12:	80 e4       	ldi	r24, 0x40	; 64
    6c14:	92 e0       	ldi	r25, 0x02	; 2
    6c16:	19 95       	eicall
}
    6c18:	ff 91       	pop	r31
    6c1a:	ef 91       	pop	r30
    6c1c:	bf 91       	pop	r27
    6c1e:	af 91       	pop	r26
    6c20:	9f 91       	pop	r25
    6c22:	8f 91       	pop	r24
    6c24:	7f 91       	pop	r23
    6c26:	6f 91       	pop	r22
    6c28:	5f 91       	pop	r21
    6c2a:	4f 91       	pop	r20
    6c2c:	3f 91       	pop	r19
    6c2e:	2f 91       	pop	r18
    6c30:	0f 90       	pop	r0
    6c32:	0b be       	out	0x3b, r0	; 59
    6c34:	0f 90       	pop	r0
    6c36:	0f be       	out	0x3f, r0	; 63
    6c38:	0f 90       	pop	r0
    6c3a:	1f 90       	pop	r1
    6c3c:	18 95       	reti

00006c3e <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
    6c3e:	1f 92       	push	r1
    6c40:	0f 92       	push	r0
    6c42:	0f b6       	in	r0, 0x3f	; 63
    6c44:	0f 92       	push	r0
    6c46:	11 24       	eor	r1, r1
    6c48:	0b b6       	in	r0, 0x3b	; 59
    6c4a:	0f 92       	push	r0
    6c4c:	2f 93       	push	r18
    6c4e:	3f 93       	push	r19
    6c50:	4f 93       	push	r20
    6c52:	5f 93       	push	r21
    6c54:	6f 93       	push	r22
    6c56:	7f 93       	push	r23
    6c58:	8f 93       	push	r24
    6c5a:	9f 93       	push	r25
    6c5c:	af 93       	push	r26
    6c5e:	bf 93       	push	r27
    6c60:	ef 93       	push	r30
    6c62:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
    6c64:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x700274>
    6c68:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x700275>
    6c6c:	e0 91 99 27 	lds	r30, 0x2799	; 0x802799 <adcb_callback>
    6c70:	f0 91 9a 27 	lds	r31, 0x279A	; 0x80279a <adcb_callback+0x1>
    6c74:	64 e0       	ldi	r22, 0x04	; 4
    6c76:	80 e4       	ldi	r24, 0x40	; 64
    6c78:	92 e0       	ldi	r25, 0x02	; 2
    6c7a:	19 95       	eicall
}
    6c7c:	ff 91       	pop	r31
    6c7e:	ef 91       	pop	r30
    6c80:	bf 91       	pop	r27
    6c82:	af 91       	pop	r26
    6c84:	9f 91       	pop	r25
    6c86:	8f 91       	pop	r24
    6c88:	7f 91       	pop	r23
    6c8a:	6f 91       	pop	r22
    6c8c:	5f 91       	pop	r21
    6c8e:	4f 91       	pop	r20
    6c90:	3f 91       	pop	r19
    6c92:	2f 91       	pop	r18
    6c94:	0f 90       	pop	r0
    6c96:	0b be       	out	0x3b, r0	; 59
    6c98:	0f 90       	pop	r0
    6c9a:	0f be       	out	0x3f, r0	; 63
    6c9c:	0f 90       	pop	r0
    6c9e:	1f 90       	pop	r1
    6ca0:	18 95       	reti

00006ca2 <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
    6ca2:	1f 92       	push	r1
    6ca4:	0f 92       	push	r0
    6ca6:	0f b6       	in	r0, 0x3f	; 63
    6ca8:	0f 92       	push	r0
    6caa:	11 24       	eor	r1, r1
    6cac:	0b b6       	in	r0, 0x3b	; 59
    6cae:	0f 92       	push	r0
    6cb0:	2f 93       	push	r18
    6cb2:	3f 93       	push	r19
    6cb4:	4f 93       	push	r20
    6cb6:	5f 93       	push	r21
    6cb8:	6f 93       	push	r22
    6cba:	7f 93       	push	r23
    6cbc:	8f 93       	push	r24
    6cbe:	9f 93       	push	r25
    6cc0:	af 93       	push	r26
    6cc2:	bf 93       	push	r27
    6cc4:	ef 93       	push	r30
    6cc6:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
    6cc8:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x70027c>
    6ccc:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x70027d>
    6cd0:	e0 91 99 27 	lds	r30, 0x2799	; 0x802799 <adcb_callback>
    6cd4:	f0 91 9a 27 	lds	r31, 0x279A	; 0x80279a <adcb_callback+0x1>
    6cd8:	68 e0       	ldi	r22, 0x08	; 8
    6cda:	80 e4       	ldi	r24, 0x40	; 64
    6cdc:	92 e0       	ldi	r25, 0x02	; 2
    6cde:	19 95       	eicall
}
    6ce0:	ff 91       	pop	r31
    6ce2:	ef 91       	pop	r30
    6ce4:	bf 91       	pop	r27
    6ce6:	af 91       	pop	r26
    6ce8:	9f 91       	pop	r25
    6cea:	8f 91       	pop	r24
    6cec:	7f 91       	pop	r23
    6cee:	6f 91       	pop	r22
    6cf0:	5f 91       	pop	r21
    6cf2:	4f 91       	pop	r20
    6cf4:	3f 91       	pop	r19
    6cf6:	2f 91       	pop	r18
    6cf8:	0f 90       	pop	r0
    6cfa:	0b be       	out	0x3b, r0	; 59
    6cfc:	0f 90       	pop	r0
    6cfe:	0f be       	out	0x3f, r0	; 63
    6d00:	0f 90       	pop	r0
    6d02:	1f 90       	pop	r1
    6d04:	18 95       	reti

00006d06 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    6d06:	bf 92       	push	r11
    6d08:	cf 92       	push	r12
    6d0a:	df 92       	push	r13
    6d0c:	ef 92       	push	r14
    6d0e:	ff 92       	push	r15
    6d10:	0f 93       	push	r16
    6d12:	1f 93       	push	r17
    6d14:	cf 93       	push	r28
    6d16:	df 93       	push	r29
    6d18:	1f 92       	push	r1
    6d1a:	cd b7       	in	r28, 0x3d	; 61
    6d1c:	de b7       	in	r29, 0x3e	; 62
    6d1e:	8c 01       	movw	r16, r24
    6d20:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    6d22:	81 15       	cp	r24, r1
    6d24:	22 e0       	ldi	r18, 0x02	; 2
    6d26:	92 07       	cpc	r25, r18
    6d28:	81 f4       	brne	.+32     	; 0x6d4a <adc_write_configuration+0x44>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    6d2a:	61 e2       	ldi	r22, 0x21	; 33
    6d2c:	70 e0       	ldi	r23, 0x00	; 0
    6d2e:	82 e0       	ldi	r24, 0x02	; 2
    6d30:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    6d34:	c8 2e       	mov	r12, r24
    6d36:	d1 2c       	mov	r13, r1
    6d38:	60 e2       	ldi	r22, 0x20	; 32
    6d3a:	70 e0       	ldi	r23, 0x00	; 0
    6d3c:	82 e0       	ldi	r24, 0x02	; 2
    6d3e:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
    6d42:	dc 2c       	mov	r13, r12
    6d44:	cc 24       	eor	r12, r12
    6d46:	c8 2a       	or	r12, r24
    6d48:	12 c0       	rjmp	.+36     	; 0x6d6e <adc_write_configuration+0x68>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    6d4a:	80 34       	cpi	r24, 0x40	; 64
    6d4c:	92 40       	sbci	r25, 0x02	; 2
    6d4e:	d1 f5       	brne	.+116    	; 0x6dc4 <adc_write_configuration+0xbe>
    6d50:	65 e2       	ldi	r22, 0x25	; 37
    6d52:	70 e0       	ldi	r23, 0x00	; 0
    6d54:	82 e0       	ldi	r24, 0x02	; 2
    6d56:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
    6d5a:	c8 2e       	mov	r12, r24
    6d5c:	d1 2c       	mov	r13, r1
    6d5e:	64 e2       	ldi	r22, 0x24	; 36
    6d60:	70 e0       	ldi	r23, 0x00	; 0
    6d62:	82 e0       	ldi	r24, 0x02	; 2
    6d64:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
    6d68:	dc 2c       	mov	r13, r12
    6d6a:	cc 24       	eor	r12, r12
    6d6c:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6d6e:	8f b7       	in	r24, 0x3f	; 63
    6d70:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6d72:	f8 94       	cli
	return flags;
    6d74:	b9 80       	ldd	r11, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    6d76:	c8 01       	movw	r24, r16
    6d78:	a4 dd       	rcall	.-1208   	; 0x68c2 <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
    6d7a:	f8 01       	movw	r30, r16
    6d7c:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
    6d7e:	92 e0       	ldi	r25, 0x02	; 2
    6d80:	90 83       	st	Z, r25
	adc->CAL = cal;
    6d82:	c4 86       	std	Z+12, r12	; 0x0c
    6d84:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
    6d86:	f7 01       	movw	r30, r14
    6d88:	25 81       	ldd	r18, Z+5	; 0x05
    6d8a:	36 81       	ldd	r19, Z+6	; 0x06
    6d8c:	f8 01       	movw	r30, r16
    6d8e:	20 8f       	std	Z+24, r18	; 0x18
    6d90:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
    6d92:	f7 01       	movw	r30, r14
    6d94:	92 81       	ldd	r25, Z+2	; 0x02
    6d96:	f8 01       	movw	r30, r16
    6d98:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
    6d9a:	f7 01       	movw	r30, r14
    6d9c:	94 81       	ldd	r25, Z+4	; 0x04
    6d9e:	f8 01       	movw	r30, r16
    6da0:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
    6da2:	f7 01       	movw	r30, r14
    6da4:	93 81       	ldd	r25, Z+3	; 0x03
    6da6:	f8 01       	movw	r30, r16
    6da8:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
    6daa:	f7 01       	movw	r30, r14
    6dac:	91 81       	ldd	r25, Z+1	; 0x01
    6dae:	f8 01       	movw	r30, r16
    6db0:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
    6db2:	81 70       	andi	r24, 0x01	; 1
    6db4:	f7 01       	movw	r30, r14
    6db6:	90 81       	ld	r25, Z
    6db8:	89 2b       	or	r24, r25
    6dba:	f8 01       	movw	r30, r16

	adc_disable_clock(adc);
    6dbc:	80 83       	st	Z, r24
    6dbe:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6dc0:	a1 dd       	rcall	.-1214   	; 0x6904 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    6dc2:	bf be       	out	0x3f, r11	; 63
    6dc4:	0f 90       	pop	r0
    6dc6:	df 91       	pop	r29
    6dc8:	cf 91       	pop	r28
    6dca:	1f 91       	pop	r17
    6dcc:	0f 91       	pop	r16
    6dce:	ff 90       	pop	r15
    6dd0:	ef 90       	pop	r14
    6dd2:	df 90       	pop	r13
    6dd4:	cf 90       	pop	r12
    6dd6:	bf 90       	pop	r11
    6dd8:	08 95       	ret

00006dda <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    6dda:	df 92       	push	r13
    6ddc:	ef 92       	push	r14
    6dde:	ff 92       	push	r15
    6de0:	0f 93       	push	r16
    6de2:	1f 93       	push	r17
    6de4:	cf 93       	push	r28
    6de6:	df 93       	push	r29
    6de8:	1f 92       	push	r1
    6dea:	cd b7       	in	r28, 0x3d	; 61
    6dec:	de b7       	in	r29, 0x3e	; 62
    6dee:	8c 01       	movw	r16, r24
    6df0:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6df2:	8f b7       	in	r24, 0x3f	; 63
    6df4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6df6:	f8 94       	cli
	return flags;
    6df8:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    6dfa:	c8 01       	movw	r24, r16
    6dfc:	62 dd       	rcall	.-1340   	; 0x68c2 <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
    6dfe:	f8 01       	movw	r30, r16
    6e00:	80 81       	ld	r24, Z
    6e02:	80 7c       	andi	r24, 0xC0	; 192
    6e04:	f7 01       	movw	r30, r14
    6e06:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
    6e08:	f8 01       	movw	r30, r16
    6e0a:	80 8d       	ldd	r24, Z+24	; 0x18
    6e0c:	91 8d       	ldd	r25, Z+25	; 0x19
    6e0e:	f7 01       	movw	r30, r14
    6e10:	85 83       	std	Z+5, r24	; 0x05
    6e12:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
    6e14:	f8 01       	movw	r30, r16
    6e16:	82 81       	ldd	r24, Z+2	; 0x02
    6e18:	f7 01       	movw	r30, r14
    6e1a:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
    6e1c:	f8 01       	movw	r30, r16
    6e1e:	84 81       	ldd	r24, Z+4	; 0x04
    6e20:	f7 01       	movw	r30, r14
    6e22:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
    6e24:	f8 01       	movw	r30, r16
    6e26:	83 81       	ldd	r24, Z+3	; 0x03
    6e28:	f7 01       	movw	r30, r14
    6e2a:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
    6e2c:	f8 01       	movw	r30, r16
    6e2e:	81 81       	ldd	r24, Z+1	; 0x01
    6e30:	f7 01       	movw	r30, r14

	adc_disable_clock(adc);
    6e32:	81 83       	std	Z+1, r24	; 0x01
    6e34:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6e36:	66 dd       	rcall	.-1332   	; 0x6904 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    6e38:	df be       	out	0x3f, r13	; 63
    6e3a:	0f 90       	pop	r0
    6e3c:	df 91       	pop	r29
    6e3e:	cf 91       	pop	r28
    6e40:	1f 91       	pop	r17
    6e42:	0f 91       	pop	r16
    6e44:	ff 90       	pop	r15
    6e46:	ef 90       	pop	r14
    6e48:	df 90       	pop	r13
    6e4a:	08 95       	ret

00006e4c <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    6e4c:	af 92       	push	r10
    6e4e:	bf 92       	push	r11
    6e50:	cf 92       	push	r12
    6e52:	df 92       	push	r13
    6e54:	ef 92       	push	r14
    6e56:	ff 92       	push	r15
    6e58:	0f 93       	push	r16
    6e5a:	1f 93       	push	r17
    6e5c:	cf 93       	push	r28
    6e5e:	df 93       	push	r29
    6e60:	1f 92       	push	r1
    6e62:	cd b7       	in	r28, 0x3d	; 61
    6e64:	de b7       	in	r29, 0x3e	; 62
    6e66:	6c 01       	movw	r12, r24
    6e68:	b6 2e       	mov	r11, r22
    6e6a:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    6e6c:	86 2f       	mov	r24, r22
    6e6e:	83 70       	andi	r24, 0x03	; 3
    6e70:	29 f4       	brne	.+10     	; 0x6e7c <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    6e72:	96 2f       	mov	r25, r22
    6e74:	96 95       	lsr	r25
    6e76:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    6e78:	82 e0       	ldi	r24, 0x02	; 2
    6e7a:	02 c0       	rjmp	.+4      	; 0x6e80 <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    6e7c:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    6e7e:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    6e80:	90 ff       	sbrs	r25, 0
		index++;
    6e82:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    6e84:	86 01       	movw	r16, r12
    6e86:	00 5e       	subi	r16, 0xE0	; 224
    6e88:	1f 4f       	sbci	r17, 0xFF	; 255
    6e8a:	98 e0       	ldi	r25, 0x08	; 8
    6e8c:	89 9f       	mul	r24, r25
    6e8e:	00 0d       	add	r16, r0
    6e90:	11 1d       	adc	r17, r1
    6e92:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6e94:	8f b7       	in	r24, 0x3f	; 63
    6e96:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6e98:	f8 94       	cli
	return flags;
    6e9a:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    6e9c:	c6 01       	movw	r24, r12
    6e9e:	11 dd       	rcall	.-1502   	; 0x68c2 <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
    6ea0:	f7 01       	movw	r30, r14
    6ea2:	80 81       	ld	r24, Z
    6ea4:	f8 01       	movw	r30, r16
    6ea6:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
    6ea8:	f7 01       	movw	r30, r14
    6eaa:	82 81       	ldd	r24, Z+2	; 0x02
    6eac:	f8 01       	movw	r30, r16
    6eae:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    6eb0:	f7 01       	movw	r30, r14
    6eb2:	81 81       	ldd	r24, Z+1	; 0x01
    6eb4:	f8 01       	movw	r30, r16
    6eb6:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    6eb8:	b0 fe       	sbrs	r11, 0
    6eba:	04 c0       	rjmp	.+8      	; 0x6ec4 <adcch_write_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
    6ebc:	f7 01       	movw	r30, r14
    6ebe:	83 81       	ldd	r24, Z+3	; 0x03
    6ec0:	f8 01       	movw	r30, r16
	}
	adc_disable_clock(adc);
    6ec2:	86 83       	std	Z+6, r24	; 0x06
    6ec4:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6ec6:	1e dd       	rcall	.-1476   	; 0x6904 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    6ec8:	af be       	out	0x3f, r10	; 63
    6eca:	0f 90       	pop	r0
    6ecc:	df 91       	pop	r29
    6ece:	cf 91       	pop	r28
    6ed0:	1f 91       	pop	r17
    6ed2:	0f 91       	pop	r16
    6ed4:	ff 90       	pop	r15
    6ed6:	ef 90       	pop	r14
    6ed8:	df 90       	pop	r13
    6eda:	cf 90       	pop	r12
    6edc:	bf 90       	pop	r11
    6ede:	af 90       	pop	r10
    6ee0:	08 95       	ret

00006ee2 <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    6ee2:	af 92       	push	r10
    6ee4:	bf 92       	push	r11
    6ee6:	cf 92       	push	r12
    6ee8:	df 92       	push	r13
    6eea:	ef 92       	push	r14
    6eec:	ff 92       	push	r15
    6eee:	0f 93       	push	r16
    6ef0:	1f 93       	push	r17
    6ef2:	cf 93       	push	r28
    6ef4:	df 93       	push	r29
    6ef6:	1f 92       	push	r1
    6ef8:	cd b7       	in	r28, 0x3d	; 61
    6efa:	de b7       	in	r29, 0x3e	; 62
    6efc:	6c 01       	movw	r12, r24
    6efe:	b6 2e       	mov	r11, r22
    6f00:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    6f02:	86 2f       	mov	r24, r22
    6f04:	83 70       	andi	r24, 0x03	; 3
    6f06:	29 f4       	brne	.+10     	; 0x6f12 <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    6f08:	96 2f       	mov	r25, r22
    6f0a:	96 95       	lsr	r25
    6f0c:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    6f0e:	82 e0       	ldi	r24, 0x02	; 2
    6f10:	02 c0       	rjmp	.+4      	; 0x6f16 <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    6f12:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    6f14:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    6f16:	90 ff       	sbrs	r25, 0
		index++;
    6f18:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    6f1a:	86 01       	movw	r16, r12
    6f1c:	00 5e       	subi	r16, 0xE0	; 224
    6f1e:	1f 4f       	sbci	r17, 0xFF	; 255
    6f20:	98 e0       	ldi	r25, 0x08	; 8
    6f22:	89 9f       	mul	r24, r25
    6f24:	00 0d       	add	r16, r0
    6f26:	11 1d       	adc	r17, r1
    6f28:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    6f2a:	8f b7       	in	r24, 0x3f	; 63
    6f2c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    6f2e:	f8 94       	cli
	return flags;
    6f30:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    6f32:	c6 01       	movw	r24, r12
    6f34:	c6 dc       	rcall	.-1652   	; 0x68c2 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    6f36:	f8 01       	movw	r30, r16
    6f38:	80 81       	ld	r24, Z
    6f3a:	f7 01       	movw	r30, r14
    6f3c:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    6f3e:	f8 01       	movw	r30, r16
    6f40:	82 81       	ldd	r24, Z+2	; 0x02
    6f42:	f7 01       	movw	r30, r14
    6f44:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    6f46:	f8 01       	movw	r30, r16
    6f48:	81 81       	ldd	r24, Z+1	; 0x01
    6f4a:	f7 01       	movw	r30, r14
    6f4c:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    6f4e:	b0 fe       	sbrs	r11, 0
    6f50:	04 c0       	rjmp	.+8      	; 0x6f5a <adcch_read_configuration+0x78>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
    6f52:	f8 01       	movw	r30, r16
    6f54:	86 81       	ldd	r24, Z+6	; 0x06
    6f56:	f7 01       	movw	r30, r14
	}
	adc_disable_clock(adc);
    6f58:	83 83       	std	Z+3, r24	; 0x03
    6f5a:	c6 01       	movw	r24, r12
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    6f5c:	d3 dc       	rcall	.-1626   	; 0x6904 <adc_disable_clock>

	cpu_irq_restore(flags);
}
    6f5e:	af be       	out	0x3f, r10	; 63
    6f60:	0f 90       	pop	r0
    6f62:	df 91       	pop	r29
    6f64:	cf 91       	pop	r28
    6f66:	1f 91       	pop	r17
    6f68:	0f 91       	pop	r16
    6f6a:	ff 90       	pop	r15
    6f6c:	ef 90       	pop	r14
    6f6e:	df 90       	pop	r13
    6f70:	cf 90       	pop	r12
    6f72:	bf 90       	pop	r11
    6f74:	af 90       	pop	r10
    6f76:	08 95       	ret

00006f78 <dac_enable_clock>:

	{
		Assert(0);
		return false;
	}
}
    6f78:	80 32       	cpi	r24, 0x20	; 32
    6f7a:	93 40       	sbci	r25, 0x03	; 3
    6f7c:	61 f4       	brne	.+24     	; 0x6f96 <dac_enable_clock+0x1e>
    6f7e:	80 91 1c 23 	lds	r24, 0x231C	; 0x80231c <dacb_enable_count>
    6f82:	91 e0       	ldi	r25, 0x01	; 1
    6f84:	98 0f       	add	r25, r24
    6f86:	90 93 1c 23 	sts	0x231C, r25	; 0x80231c <dacb_enable_count>
    6f8a:	81 11       	cpse	r24, r1
    6f8c:	04 c0       	rjmp	.+8      	; 0x6f96 <dac_enable_clock+0x1e>
    6f8e:	64 e0       	ldi	r22, 0x04	; 4
    6f90:	82 e0       	ldi	r24, 0x02	; 2
    6f92:	0c 94 25 5a 	jmp	0xb44a	; 0xb44a <sysclk_enable_module>
    6f96:	08 95       	ret

00006f98 <dac_disable_clock>:
    6f98:	80 32       	cpi	r24, 0x20	; 32
    6f9a:	93 40       	sbci	r25, 0x03	; 3
    6f9c:	59 f4       	brne	.+22     	; 0x6fb4 <dac_disable_clock+0x1c>
    6f9e:	80 91 1c 23 	lds	r24, 0x231C	; 0x80231c <dacb_enable_count>
    6fa2:	81 50       	subi	r24, 0x01	; 1
    6fa4:	80 93 1c 23 	sts	0x231C, r24	; 0x80231c <dacb_enable_count>
    6fa8:	81 11       	cpse	r24, r1
    6faa:	04 c0       	rjmp	.+8      	; 0x6fb4 <dac_disable_clock+0x1c>
    6fac:	64 e0       	ldi	r22, 0x04	; 4
    6fae:	82 e0       	ldi	r24, 0x02	; 2
    6fb0:	0c 94 3b 5a 	jmp	0xb476	; 0xb476 <sysclk_disable_module>
    6fb4:	08 95       	ret

00006fb6 <dac_enable>:
    6fb6:	ef 92       	push	r14
    6fb8:	ff 92       	push	r15
    6fba:	1f 93       	push	r17
    6fbc:	cf 93       	push	r28
    6fbe:	df 93       	push	r29
    6fc0:	1f 92       	push	r1
    6fc2:	1f 92       	push	r1
    6fc4:	cd b7       	in	r28, 0x3d	; 61
    6fc6:	de b7       	in	r29, 0x3e	; 62
    6fc8:	2f b7       	in	r18, 0x3f	; 63
    6fca:	29 83       	std	Y+1, r18	; 0x01
    6fcc:	f8 94       	cli
    6fce:	19 81       	ldd	r17, Y+1	; 0x01
    6fd0:	20 91 ae 27 	lds	r18, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    6fd4:	2f 3f       	cpi	r18, 0xFF	; 255
    6fd6:	09 f4       	brne	.+2      	; 0x6fda <dac_enable+0x24>
    6fd8:	ff cf       	rjmp	.-2      	; 0x6fd8 <dac_enable+0x22>
    6fda:	7c 01       	movw	r14, r24
    6fdc:	8f b7       	in	r24, 0x3f	; 63
    6fde:	8a 83       	std	Y+2, r24	; 0x02
    6fe0:	f8 94       	cli
    6fe2:	9a 81       	ldd	r25, Y+2	; 0x02
    6fe4:	ed ea       	ldi	r30, 0xAD	; 173
    6fe6:	f7 e2       	ldi	r31, 0x27	; 39
    6fe8:	81 81       	ldd	r24, Z+1	; 0x01
    6fea:	8f 5f       	subi	r24, 0xFF	; 255
    6fec:	81 83       	std	Z+1, r24	; 0x01
    6fee:	9f bf       	out	0x3f, r25	; 63
    6ff0:	c7 01       	movw	r24, r14
    6ff2:	c2 df       	rcall	.-124    	; 0x6f78 <dac_enable_clock>
    6ff4:	f7 01       	movw	r30, r14
    6ff6:	80 81       	ld	r24, Z
    6ff8:	81 60       	ori	r24, 0x01	; 1
    6ffa:	80 83       	st	Z, r24
    6ffc:	1f bf       	out	0x3f, r17	; 63
    6ffe:	0f 90       	pop	r0
    7000:	0f 90       	pop	r0
    7002:	df 91       	pop	r29
    7004:	cf 91       	pop	r28
    7006:	1f 91       	pop	r17
    7008:	ff 90       	pop	r15
    700a:	ef 90       	pop	r14
    700c:	08 95       	ret

0000700e <dac_disable>:
    700e:	1f 93       	push	r17
    7010:	cf 93       	push	r28
    7012:	df 93       	push	r29
    7014:	1f 92       	push	r1
    7016:	1f 92       	push	r1
    7018:	cd b7       	in	r28, 0x3d	; 61
    701a:	de b7       	in	r29, 0x3e	; 62
    701c:	2f b7       	in	r18, 0x3f	; 63
    701e:	29 83       	std	Y+1, r18	; 0x01
    7020:	f8 94       	cli
    7022:	19 81       	ldd	r17, Y+1	; 0x01
    7024:	fc 01       	movw	r30, r24
    7026:	20 81       	ld	r18, Z
    7028:	2e 7f       	andi	r18, 0xFE	; 254
    702a:	20 83       	st	Z, r18
    702c:	b5 df       	rcall	.-150    	; 0x6f98 <dac_disable_clock>
    702e:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    7032:	81 11       	cpse	r24, r1
    7034:	01 c0       	rjmp	.+2      	; 0x7038 <dac_disable+0x2a>
    7036:	ff cf       	rjmp	.-2      	; 0x7036 <dac_disable+0x28>
    7038:	8f b7       	in	r24, 0x3f	; 63
    703a:	8a 83       	std	Y+2, r24	; 0x02
    703c:	f8 94       	cli
    703e:	9a 81       	ldd	r25, Y+2	; 0x02
    7040:	ed ea       	ldi	r30, 0xAD	; 173
    7042:	f7 e2       	ldi	r31, 0x27	; 39
    7044:	81 81       	ldd	r24, Z+1	; 0x01
    7046:	81 50       	subi	r24, 0x01	; 1
    7048:	81 83       	std	Z+1, r24	; 0x01
    704a:	9f bf       	out	0x3f, r25	; 63
    704c:	1f bf       	out	0x3f, r17	; 63
    704e:	0f 90       	pop	r0
    7050:	0f 90       	pop	r0
    7052:	df 91       	pop	r29
    7054:	cf 91       	pop	r28
    7056:	1f 91       	pop	r17
    7058:	08 95       	ret

0000705a <dac_write_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_write_configuration(DAC_t *dac, struct dac_config *conf)
{
    705a:	9f 92       	push	r9
    705c:	af 92       	push	r10
    705e:	bf 92       	push	r11
    7060:	cf 92       	push	r12
    7062:	df 92       	push	r13
    7064:	ef 92       	push	r14
    7066:	ff 92       	push	r15
    7068:	0f 93       	push	r16
    706a:	1f 93       	push	r17
    706c:	cf 93       	push	r28
    706e:	df 93       	push	r29
    7070:	1f 92       	push	r1
    7072:	cd b7       	in	r28, 0x3d	; 61
    7074:	de b7       	in	r29, 0x3e	; 62
#  endif
	} else
#endif

#if defined(DACB)
	if ((uintptr_t)dac == (uintptr_t)&DACB) {
    7076:	80 32       	cpi	r24, 0x20	; 32
    7078:	23 e0       	ldi	r18, 0x03	; 3
    707a:	92 07       	cpc	r25, r18
    707c:	09 f0       	breq	.+2      	; 0x7080 <dac_write_configuration+0x26>
    707e:	3c c0       	rjmp	.+120    	; 0x70f8 <dac_write_configuration+0x9e>
    7080:	7b 01       	movw	r14, r22
    7082:	8c 01       	movw	r16, r24
    7084:	63 e3       	ldi	r22, 0x33	; 51
    7086:	70 e0       	ldi	r23, 0x00	; 0
    7088:	82 e0       	ldi	r24, 0x02	; 2
    708a:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
    708e:	98 2e       	mov	r9, r24
    7090:	62 e3       	ldi	r22, 0x32	; 50
    7092:	70 e0       	ldi	r23, 0x00	; 0
    7094:	82 e0       	ldi	r24, 0x02	; 2
    7096:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
    709a:	a8 2e       	mov	r10, r24
    709c:	67 e3       	ldi	r22, 0x37	; 55
    709e:	70 e0       	ldi	r23, 0x00	; 0
    70a0:	82 e0       	ldi	r24, 0x02	; 2
    70a2:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
    70a6:	b8 2e       	mov	r11, r24
    70a8:	66 e3       	ldi	r22, 0x36	; 54
    70aa:	70 e0       	ldi	r23, 0x00	; 0
    70ac:	82 e0       	ldi	r24, 0x02	; 2
    70ae:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
    70b2:	c8 2e       	mov	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    70b4:	8f b7       	in	r24, 0x3f	; 63
    70b6:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    70b8:	f8 94       	cli
	return flags;
    70ba:	d9 80       	ldd	r13, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	dac_enable_clock(dac);
    70bc:	c8 01       	movw	r24, r16
    70be:	5c df       	rcall	.-328    	; 0x6f78 <dac_enable_clock>

	// Temporarily disable the DAC, remember if it was enabled.
	enable = dac->CTRLA & DAC_ENABLE_bm;
    70c0:	f8 01       	movw	r30, r16
    70c2:	80 81       	ld	r24, Z
	dac->CTRLA = 0;
    70c4:	10 82       	st	Z, r1

	dac->CTRLB = conf->ctrlb;
    70c6:	f7 01       	movw	r30, r14
    70c8:	91 81       	ldd	r25, Z+1	; 0x01
    70ca:	f8 01       	movw	r30, r16
    70cc:	91 83       	std	Z+1, r25	; 0x01
	dac->CTRLC = conf->ctrlc;
    70ce:	f7 01       	movw	r30, r14
    70d0:	92 81       	ldd	r25, Z+2	; 0x02
    70d2:	f8 01       	movw	r30, r16
    70d4:	92 83       	std	Z+2, r25	; 0x02
	dac->EVCTRL = conf->evctrl;
    70d6:	f7 01       	movw	r30, r14
    70d8:	93 81       	ldd	r25, Z+3	; 0x03
    70da:	f8 01       	movw	r30, r16
    70dc:	93 83       	std	Z+3, r25	; 0x03
	dac->TIMCTRL = conf->timctrl;

	dac->GAINCAL = gaincal0;
	dac->OFFSETCAL = offsetcal0;
#elif XMEGA_DAC_VERSION_2
	dac->CH0GAINCAL = gaincal0;
    70de:	90 86       	std	Z+8, r9	; 0x08
	dac->CH0OFFSETCAL = offsetcal0;
    70e0:	a1 86       	std	Z+9, r10	; 0x09
	dac->CH1GAINCAL = gaincal1;
    70e2:	b2 86       	std	Z+10, r11	; 0x0a
	dac->CH1OFFSETCAL = offsetcal1;
    70e4:	c3 86       	std	Z+11, r12	; 0x0b
#endif

	dac->CTRLA = conf->ctrla | enable;
    70e6:	81 70       	andi	r24, 0x01	; 1
    70e8:	f7 01       	movw	r30, r14
    70ea:	90 81       	ld	r25, Z
    70ec:	89 2b       	or	r24, r25
    70ee:	f8 01       	movw	r30, r16

	dac_disable_clock(dac);
    70f0:	80 83       	st	Z, r24
    70f2:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    70f4:	51 df       	rcall	.-350    	; 0x6f98 <dac_disable_clock>
	cpu_irq_restore(flags);
}
    70f6:	df be       	out	0x3f, r13	; 63
    70f8:	0f 90       	pop	r0
    70fa:	df 91       	pop	r29
    70fc:	cf 91       	pop	r28
    70fe:	1f 91       	pop	r17
    7100:	0f 91       	pop	r16
    7102:	ff 90       	pop	r15
    7104:	ef 90       	pop	r14
    7106:	df 90       	pop	r13
    7108:	cf 90       	pop	r12
    710a:	bf 90       	pop	r11
    710c:	af 90       	pop	r10
    710e:	9f 90       	pop	r9
    7110:	08 95       	ret

00007112 <dac_read_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_read_configuration(DAC_t *dac, struct dac_config *conf)
{
    7112:	df 92       	push	r13
    7114:	ef 92       	push	r14
    7116:	ff 92       	push	r15
    7118:	0f 93       	push	r16
    711a:	1f 93       	push	r17
    711c:	cf 93       	push	r28
    711e:	df 93       	push	r29
    7120:	1f 92       	push	r1
    7122:	cd b7       	in	r28, 0x3d	; 61
    7124:	de b7       	in	r29, 0x3e	; 62
    7126:	8c 01       	movw	r16, r24
    7128:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    712a:	8f b7       	in	r24, 0x3f	; 63
    712c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    712e:	f8 94       	cli
	return flags;
    7130:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags;

	flags = cpu_irq_save();
	dac_enable_clock(dac);
    7132:	c8 01       	movw	r24, r16
    7134:	21 df       	rcall	.-446    	; 0x6f78 <dac_enable_clock>

	conf->ctrla = dac->CTRLA & ~DAC_ENABLE_bm;
    7136:	f8 01       	movw	r30, r16
    7138:	80 81       	ld	r24, Z
    713a:	8e 7f       	andi	r24, 0xFE	; 254
    713c:	f7 01       	movw	r30, r14
    713e:	80 83       	st	Z, r24
	conf->ctrlb = dac->CTRLB;
    7140:	f8 01       	movw	r30, r16
    7142:	81 81       	ldd	r24, Z+1	; 0x01
    7144:	f7 01       	movw	r30, r14
    7146:	81 83       	std	Z+1, r24	; 0x01
	conf->ctrlc = dac->CTRLC;
    7148:	f8 01       	movw	r30, r16
    714a:	82 81       	ldd	r24, Z+2	; 0x02
    714c:	f7 01       	movw	r30, r14
    714e:	82 83       	std	Z+2, r24	; 0x02
	conf->evctrl = dac->EVCTRL;
    7150:	f8 01       	movw	r30, r16
    7152:	83 81       	ldd	r24, Z+3	; 0x03
    7154:	f7 01       	movw	r30, r14

#if XMEGA_DAC_VERSION_1
	conf->timctrl = dac->TIMCTRL;
#endif

	dac_disable_clock(dac);
    7156:	83 83       	std	Z+3, r24	; 0x03
    7158:	c8 01       	movw	r24, r16
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    715a:	1e df       	rcall	.-452    	; 0x6f98 <dac_disable_clock>
	cpu_irq_restore(flags);
}
    715c:	df be       	out	0x3f, r13	; 63
    715e:	0f 90       	pop	r0
    7160:	df 91       	pop	r29
    7162:	cf 91       	pop	r28
    7164:	1f 91       	pop	r17
    7166:	0f 91       	pop	r16
    7168:	ff 90       	pop	r15
    716a:	ef 90       	pop	r14
    716c:	df 90       	pop	r13
    716e:	08 95       	ret

00007170 <__vector_14>:
	{
		cpu_irq_restore(iflags);
		return;
	}
	cpu_irq_restore(iflags);
}
    7170:	1f 92       	push	r1
    7172:	0f 92       	push	r0
    7174:	0f b6       	in	r0, 0x3f	; 63
    7176:	0f 92       	push	r0
    7178:	11 24       	eor	r1, r1
    717a:	0b b6       	in	r0, 0x3b	; 59
    717c:	0f 92       	push	r0
    717e:	2f 93       	push	r18
    7180:	3f 93       	push	r19
    7182:	4f 93       	push	r20
    7184:	5f 93       	push	r21
    7186:	6f 93       	push	r22
    7188:	7f 93       	push	r23
    718a:	8f 93       	push	r24
    718c:	9f 93       	push	r25
    718e:	af 93       	push	r26
    7190:	bf 93       	push	r27
    7192:	ef 93       	push	r30
    7194:	ff 93       	push	r31
    7196:	e0 91 63 23 	lds	r30, 0x2363	; 0x802363 <tc_tcc0_ovf_callback>
    719a:	f0 91 64 23 	lds	r31, 0x2364	; 0x802364 <tc_tcc0_ovf_callback+0x1>
    719e:	30 97       	sbiw	r30, 0x00	; 0
    71a0:	09 f0       	breq	.+2      	; 0x71a4 <__vector_14+0x34>
    71a2:	19 95       	eicall
    71a4:	ff 91       	pop	r31
    71a6:	ef 91       	pop	r30
    71a8:	bf 91       	pop	r27
    71aa:	af 91       	pop	r26
    71ac:	9f 91       	pop	r25
    71ae:	8f 91       	pop	r24
    71b0:	7f 91       	pop	r23
    71b2:	6f 91       	pop	r22
    71b4:	5f 91       	pop	r21
    71b6:	4f 91       	pop	r20
    71b8:	3f 91       	pop	r19
    71ba:	2f 91       	pop	r18
    71bc:	0f 90       	pop	r0
    71be:	0b be       	out	0x3b, r0	; 59
    71c0:	0f 90       	pop	r0
    71c2:	0f be       	out	0x3f, r0	; 63
    71c4:	0f 90       	pop	r0
    71c6:	1f 90       	pop	r1
    71c8:	18 95       	reti

000071ca <__vector_15>:
    71ca:	1f 92       	push	r1
    71cc:	0f 92       	push	r0
    71ce:	0f b6       	in	r0, 0x3f	; 63
    71d0:	0f 92       	push	r0
    71d2:	11 24       	eor	r1, r1
    71d4:	0b b6       	in	r0, 0x3b	; 59
    71d6:	0f 92       	push	r0
    71d8:	2f 93       	push	r18
    71da:	3f 93       	push	r19
    71dc:	4f 93       	push	r20
    71de:	5f 93       	push	r21
    71e0:	6f 93       	push	r22
    71e2:	7f 93       	push	r23
    71e4:	8f 93       	push	r24
    71e6:	9f 93       	push	r25
    71e8:	af 93       	push	r26
    71ea:	bf 93       	push	r27
    71ec:	ef 93       	push	r30
    71ee:	ff 93       	push	r31
    71f0:	e0 91 61 23 	lds	r30, 0x2361	; 0x802361 <tc_tcc0_err_callback>
    71f4:	f0 91 62 23 	lds	r31, 0x2362	; 0x802362 <tc_tcc0_err_callback+0x1>
    71f8:	30 97       	sbiw	r30, 0x00	; 0
    71fa:	09 f0       	breq	.+2      	; 0x71fe <__vector_15+0x34>
    71fc:	19 95       	eicall
    71fe:	ff 91       	pop	r31
    7200:	ef 91       	pop	r30
    7202:	bf 91       	pop	r27
    7204:	af 91       	pop	r26
    7206:	9f 91       	pop	r25
    7208:	8f 91       	pop	r24
    720a:	7f 91       	pop	r23
    720c:	6f 91       	pop	r22
    720e:	5f 91       	pop	r21
    7210:	4f 91       	pop	r20
    7212:	3f 91       	pop	r19
    7214:	2f 91       	pop	r18
    7216:	0f 90       	pop	r0
    7218:	0b be       	out	0x3b, r0	; 59
    721a:	0f 90       	pop	r0
    721c:	0f be       	out	0x3f, r0	; 63
    721e:	0f 90       	pop	r0
    7220:	1f 90       	pop	r1
    7222:	18 95       	reti

00007224 <__vector_16>:
    7224:	1f 92       	push	r1
    7226:	0f 92       	push	r0
    7228:	0f b6       	in	r0, 0x3f	; 63
    722a:	0f 92       	push	r0
    722c:	11 24       	eor	r1, r1
    722e:	0b b6       	in	r0, 0x3b	; 59
    7230:	0f 92       	push	r0
    7232:	2f 93       	push	r18
    7234:	3f 93       	push	r19
    7236:	4f 93       	push	r20
    7238:	5f 93       	push	r21
    723a:	6f 93       	push	r22
    723c:	7f 93       	push	r23
    723e:	8f 93       	push	r24
    7240:	9f 93       	push	r25
    7242:	af 93       	push	r26
    7244:	bf 93       	push	r27
    7246:	ef 93       	push	r30
    7248:	ff 93       	push	r31
    724a:	e0 91 5f 23 	lds	r30, 0x235F	; 0x80235f <tc_tcc0_cca_callback>
    724e:	f0 91 60 23 	lds	r31, 0x2360	; 0x802360 <tc_tcc0_cca_callback+0x1>
    7252:	30 97       	sbiw	r30, 0x00	; 0
    7254:	09 f0       	breq	.+2      	; 0x7258 <__vector_16+0x34>
    7256:	19 95       	eicall
    7258:	ff 91       	pop	r31
    725a:	ef 91       	pop	r30
    725c:	bf 91       	pop	r27
    725e:	af 91       	pop	r26
    7260:	9f 91       	pop	r25
    7262:	8f 91       	pop	r24
    7264:	7f 91       	pop	r23
    7266:	6f 91       	pop	r22
    7268:	5f 91       	pop	r21
    726a:	4f 91       	pop	r20
    726c:	3f 91       	pop	r19
    726e:	2f 91       	pop	r18
    7270:	0f 90       	pop	r0
    7272:	0b be       	out	0x3b, r0	; 59
    7274:	0f 90       	pop	r0
    7276:	0f be       	out	0x3f, r0	; 63
    7278:	0f 90       	pop	r0
    727a:	1f 90       	pop	r1
    727c:	18 95       	reti

0000727e <__vector_17>:
    727e:	1f 92       	push	r1
    7280:	0f 92       	push	r0
    7282:	0f b6       	in	r0, 0x3f	; 63
    7284:	0f 92       	push	r0
    7286:	11 24       	eor	r1, r1
    7288:	0b b6       	in	r0, 0x3b	; 59
    728a:	0f 92       	push	r0
    728c:	2f 93       	push	r18
    728e:	3f 93       	push	r19
    7290:	4f 93       	push	r20
    7292:	5f 93       	push	r21
    7294:	6f 93       	push	r22
    7296:	7f 93       	push	r23
    7298:	8f 93       	push	r24
    729a:	9f 93       	push	r25
    729c:	af 93       	push	r26
    729e:	bf 93       	push	r27
    72a0:	ef 93       	push	r30
    72a2:	ff 93       	push	r31
    72a4:	e0 91 5d 23 	lds	r30, 0x235D	; 0x80235d <tc_tcc0_ccb_callback>
    72a8:	f0 91 5e 23 	lds	r31, 0x235E	; 0x80235e <tc_tcc0_ccb_callback+0x1>
    72ac:	30 97       	sbiw	r30, 0x00	; 0
    72ae:	09 f0       	breq	.+2      	; 0x72b2 <__vector_17+0x34>
    72b0:	19 95       	eicall
    72b2:	ff 91       	pop	r31
    72b4:	ef 91       	pop	r30
    72b6:	bf 91       	pop	r27
    72b8:	af 91       	pop	r26
    72ba:	9f 91       	pop	r25
    72bc:	8f 91       	pop	r24
    72be:	7f 91       	pop	r23
    72c0:	6f 91       	pop	r22
    72c2:	5f 91       	pop	r21
    72c4:	4f 91       	pop	r20
    72c6:	3f 91       	pop	r19
    72c8:	2f 91       	pop	r18
    72ca:	0f 90       	pop	r0
    72cc:	0b be       	out	0x3b, r0	; 59
    72ce:	0f 90       	pop	r0
    72d0:	0f be       	out	0x3f, r0	; 63
    72d2:	0f 90       	pop	r0
    72d4:	1f 90       	pop	r1
    72d6:	18 95       	reti

000072d8 <__vector_18>:
    72d8:	1f 92       	push	r1
    72da:	0f 92       	push	r0
    72dc:	0f b6       	in	r0, 0x3f	; 63
    72de:	0f 92       	push	r0
    72e0:	11 24       	eor	r1, r1
    72e2:	0b b6       	in	r0, 0x3b	; 59
    72e4:	0f 92       	push	r0
    72e6:	2f 93       	push	r18
    72e8:	3f 93       	push	r19
    72ea:	4f 93       	push	r20
    72ec:	5f 93       	push	r21
    72ee:	6f 93       	push	r22
    72f0:	7f 93       	push	r23
    72f2:	8f 93       	push	r24
    72f4:	9f 93       	push	r25
    72f6:	af 93       	push	r26
    72f8:	bf 93       	push	r27
    72fa:	ef 93       	push	r30
    72fc:	ff 93       	push	r31
    72fe:	e0 91 5b 23 	lds	r30, 0x235B	; 0x80235b <tc_tcc0_ccc_callback>
    7302:	f0 91 5c 23 	lds	r31, 0x235C	; 0x80235c <tc_tcc0_ccc_callback+0x1>
    7306:	30 97       	sbiw	r30, 0x00	; 0
    7308:	09 f0       	breq	.+2      	; 0x730c <__vector_18+0x34>
    730a:	19 95       	eicall
    730c:	ff 91       	pop	r31
    730e:	ef 91       	pop	r30
    7310:	bf 91       	pop	r27
    7312:	af 91       	pop	r26
    7314:	9f 91       	pop	r25
    7316:	8f 91       	pop	r24
    7318:	7f 91       	pop	r23
    731a:	6f 91       	pop	r22
    731c:	5f 91       	pop	r21
    731e:	4f 91       	pop	r20
    7320:	3f 91       	pop	r19
    7322:	2f 91       	pop	r18
    7324:	0f 90       	pop	r0
    7326:	0b be       	out	0x3b, r0	; 59
    7328:	0f 90       	pop	r0
    732a:	0f be       	out	0x3f, r0	; 63
    732c:	0f 90       	pop	r0
    732e:	1f 90       	pop	r1
    7330:	18 95       	reti

00007332 <__vector_19>:
    7332:	1f 92       	push	r1
    7334:	0f 92       	push	r0
    7336:	0f b6       	in	r0, 0x3f	; 63
    7338:	0f 92       	push	r0
    733a:	11 24       	eor	r1, r1
    733c:	0b b6       	in	r0, 0x3b	; 59
    733e:	0f 92       	push	r0
    7340:	2f 93       	push	r18
    7342:	3f 93       	push	r19
    7344:	4f 93       	push	r20
    7346:	5f 93       	push	r21
    7348:	6f 93       	push	r22
    734a:	7f 93       	push	r23
    734c:	8f 93       	push	r24
    734e:	9f 93       	push	r25
    7350:	af 93       	push	r26
    7352:	bf 93       	push	r27
    7354:	ef 93       	push	r30
    7356:	ff 93       	push	r31
    7358:	e0 91 59 23 	lds	r30, 0x2359	; 0x802359 <tc_tcc0_ccd_callback>
    735c:	f0 91 5a 23 	lds	r31, 0x235A	; 0x80235a <tc_tcc0_ccd_callback+0x1>
    7360:	30 97       	sbiw	r30, 0x00	; 0
    7362:	09 f0       	breq	.+2      	; 0x7366 <__vector_19+0x34>
    7364:	19 95       	eicall
    7366:	ff 91       	pop	r31
    7368:	ef 91       	pop	r30
    736a:	bf 91       	pop	r27
    736c:	af 91       	pop	r26
    736e:	9f 91       	pop	r25
    7370:	8f 91       	pop	r24
    7372:	7f 91       	pop	r23
    7374:	6f 91       	pop	r22
    7376:	5f 91       	pop	r21
    7378:	4f 91       	pop	r20
    737a:	3f 91       	pop	r19
    737c:	2f 91       	pop	r18
    737e:	0f 90       	pop	r0
    7380:	0b be       	out	0x3b, r0	; 59
    7382:	0f 90       	pop	r0
    7384:	0f be       	out	0x3f, r0	; 63
    7386:	0f 90       	pop	r0
    7388:	1f 90       	pop	r1
    738a:	18 95       	reti

0000738c <__vector_20>:
    738c:	1f 92       	push	r1
    738e:	0f 92       	push	r0
    7390:	0f b6       	in	r0, 0x3f	; 63
    7392:	0f 92       	push	r0
    7394:	11 24       	eor	r1, r1
    7396:	0b b6       	in	r0, 0x3b	; 59
    7398:	0f 92       	push	r0
    739a:	2f 93       	push	r18
    739c:	3f 93       	push	r19
    739e:	4f 93       	push	r20
    73a0:	5f 93       	push	r21
    73a2:	6f 93       	push	r22
    73a4:	7f 93       	push	r23
    73a6:	8f 93       	push	r24
    73a8:	9f 93       	push	r25
    73aa:	af 93       	push	r26
    73ac:	bf 93       	push	r27
    73ae:	ef 93       	push	r30
    73b0:	ff 93       	push	r31
    73b2:	e0 91 57 23 	lds	r30, 0x2357	; 0x802357 <tc_tcc1_ovf_callback>
    73b6:	f0 91 58 23 	lds	r31, 0x2358	; 0x802358 <tc_tcc1_ovf_callback+0x1>
    73ba:	30 97       	sbiw	r30, 0x00	; 0
    73bc:	09 f0       	breq	.+2      	; 0x73c0 <__vector_20+0x34>
    73be:	19 95       	eicall
    73c0:	ff 91       	pop	r31
    73c2:	ef 91       	pop	r30
    73c4:	bf 91       	pop	r27
    73c6:	af 91       	pop	r26
    73c8:	9f 91       	pop	r25
    73ca:	8f 91       	pop	r24
    73cc:	7f 91       	pop	r23
    73ce:	6f 91       	pop	r22
    73d0:	5f 91       	pop	r21
    73d2:	4f 91       	pop	r20
    73d4:	3f 91       	pop	r19
    73d6:	2f 91       	pop	r18
    73d8:	0f 90       	pop	r0
    73da:	0b be       	out	0x3b, r0	; 59
    73dc:	0f 90       	pop	r0
    73de:	0f be       	out	0x3f, r0	; 63
    73e0:	0f 90       	pop	r0
    73e2:	1f 90       	pop	r1
    73e4:	18 95       	reti

000073e6 <__vector_21>:
    73e6:	1f 92       	push	r1
    73e8:	0f 92       	push	r0
    73ea:	0f b6       	in	r0, 0x3f	; 63
    73ec:	0f 92       	push	r0
    73ee:	11 24       	eor	r1, r1
    73f0:	0b b6       	in	r0, 0x3b	; 59
    73f2:	0f 92       	push	r0
    73f4:	2f 93       	push	r18
    73f6:	3f 93       	push	r19
    73f8:	4f 93       	push	r20
    73fa:	5f 93       	push	r21
    73fc:	6f 93       	push	r22
    73fe:	7f 93       	push	r23
    7400:	8f 93       	push	r24
    7402:	9f 93       	push	r25
    7404:	af 93       	push	r26
    7406:	bf 93       	push	r27
    7408:	ef 93       	push	r30
    740a:	ff 93       	push	r31
    740c:	e0 91 55 23 	lds	r30, 0x2355	; 0x802355 <tc_tcc1_err_callback>
    7410:	f0 91 56 23 	lds	r31, 0x2356	; 0x802356 <tc_tcc1_err_callback+0x1>
    7414:	30 97       	sbiw	r30, 0x00	; 0
    7416:	09 f0       	breq	.+2      	; 0x741a <__vector_21+0x34>
    7418:	19 95       	eicall
    741a:	ff 91       	pop	r31
    741c:	ef 91       	pop	r30
    741e:	bf 91       	pop	r27
    7420:	af 91       	pop	r26
    7422:	9f 91       	pop	r25
    7424:	8f 91       	pop	r24
    7426:	7f 91       	pop	r23
    7428:	6f 91       	pop	r22
    742a:	5f 91       	pop	r21
    742c:	4f 91       	pop	r20
    742e:	3f 91       	pop	r19
    7430:	2f 91       	pop	r18
    7432:	0f 90       	pop	r0
    7434:	0b be       	out	0x3b, r0	; 59
    7436:	0f 90       	pop	r0
    7438:	0f be       	out	0x3f, r0	; 63
    743a:	0f 90       	pop	r0
    743c:	1f 90       	pop	r1
    743e:	18 95       	reti

00007440 <__vector_22>:
    7440:	1f 92       	push	r1
    7442:	0f 92       	push	r0
    7444:	0f b6       	in	r0, 0x3f	; 63
    7446:	0f 92       	push	r0
    7448:	11 24       	eor	r1, r1
    744a:	0b b6       	in	r0, 0x3b	; 59
    744c:	0f 92       	push	r0
    744e:	2f 93       	push	r18
    7450:	3f 93       	push	r19
    7452:	4f 93       	push	r20
    7454:	5f 93       	push	r21
    7456:	6f 93       	push	r22
    7458:	7f 93       	push	r23
    745a:	8f 93       	push	r24
    745c:	9f 93       	push	r25
    745e:	af 93       	push	r26
    7460:	bf 93       	push	r27
    7462:	ef 93       	push	r30
    7464:	ff 93       	push	r31
    7466:	e0 91 53 23 	lds	r30, 0x2353	; 0x802353 <tc_tcc1_cca_callback>
    746a:	f0 91 54 23 	lds	r31, 0x2354	; 0x802354 <tc_tcc1_cca_callback+0x1>
    746e:	30 97       	sbiw	r30, 0x00	; 0
    7470:	09 f0       	breq	.+2      	; 0x7474 <__vector_22+0x34>
    7472:	19 95       	eicall
    7474:	ff 91       	pop	r31
    7476:	ef 91       	pop	r30
    7478:	bf 91       	pop	r27
    747a:	af 91       	pop	r26
    747c:	9f 91       	pop	r25
    747e:	8f 91       	pop	r24
    7480:	7f 91       	pop	r23
    7482:	6f 91       	pop	r22
    7484:	5f 91       	pop	r21
    7486:	4f 91       	pop	r20
    7488:	3f 91       	pop	r19
    748a:	2f 91       	pop	r18
    748c:	0f 90       	pop	r0
    748e:	0b be       	out	0x3b, r0	; 59
    7490:	0f 90       	pop	r0
    7492:	0f be       	out	0x3f, r0	; 63
    7494:	0f 90       	pop	r0
    7496:	1f 90       	pop	r1
    7498:	18 95       	reti

0000749a <__vector_23>:
    749a:	1f 92       	push	r1
    749c:	0f 92       	push	r0
    749e:	0f b6       	in	r0, 0x3f	; 63
    74a0:	0f 92       	push	r0
    74a2:	11 24       	eor	r1, r1
    74a4:	0b b6       	in	r0, 0x3b	; 59
    74a6:	0f 92       	push	r0
    74a8:	2f 93       	push	r18
    74aa:	3f 93       	push	r19
    74ac:	4f 93       	push	r20
    74ae:	5f 93       	push	r21
    74b0:	6f 93       	push	r22
    74b2:	7f 93       	push	r23
    74b4:	8f 93       	push	r24
    74b6:	9f 93       	push	r25
    74b8:	af 93       	push	r26
    74ba:	bf 93       	push	r27
    74bc:	ef 93       	push	r30
    74be:	ff 93       	push	r31
    74c0:	e0 91 51 23 	lds	r30, 0x2351	; 0x802351 <tc_tcc1_ccb_callback>
    74c4:	f0 91 52 23 	lds	r31, 0x2352	; 0x802352 <tc_tcc1_ccb_callback+0x1>
    74c8:	30 97       	sbiw	r30, 0x00	; 0
    74ca:	09 f0       	breq	.+2      	; 0x74ce <__vector_23+0x34>
    74cc:	19 95       	eicall
    74ce:	ff 91       	pop	r31
    74d0:	ef 91       	pop	r30
    74d2:	bf 91       	pop	r27
    74d4:	af 91       	pop	r26
    74d6:	9f 91       	pop	r25
    74d8:	8f 91       	pop	r24
    74da:	7f 91       	pop	r23
    74dc:	6f 91       	pop	r22
    74de:	5f 91       	pop	r21
    74e0:	4f 91       	pop	r20
    74e2:	3f 91       	pop	r19
    74e4:	2f 91       	pop	r18
    74e6:	0f 90       	pop	r0
    74e8:	0b be       	out	0x3b, r0	; 59
    74ea:	0f 90       	pop	r0
    74ec:	0f be       	out	0x3f, r0	; 63
    74ee:	0f 90       	pop	r0
    74f0:	1f 90       	pop	r1
    74f2:	18 95       	reti

000074f4 <__vector_77>:
    74f4:	1f 92       	push	r1
    74f6:	0f 92       	push	r0
    74f8:	0f b6       	in	r0, 0x3f	; 63
    74fa:	0f 92       	push	r0
    74fc:	11 24       	eor	r1, r1
    74fe:	0b b6       	in	r0, 0x3b	; 59
    7500:	0f 92       	push	r0
    7502:	2f 93       	push	r18
    7504:	3f 93       	push	r19
    7506:	4f 93       	push	r20
    7508:	5f 93       	push	r21
    750a:	6f 93       	push	r22
    750c:	7f 93       	push	r23
    750e:	8f 93       	push	r24
    7510:	9f 93       	push	r25
    7512:	af 93       	push	r26
    7514:	bf 93       	push	r27
    7516:	ef 93       	push	r30
    7518:	ff 93       	push	r31
    751a:	e0 91 4f 23 	lds	r30, 0x234F	; 0x80234f <tc_tcd0_ovf_callback>
    751e:	f0 91 50 23 	lds	r31, 0x2350	; 0x802350 <tc_tcd0_ovf_callback+0x1>
    7522:	30 97       	sbiw	r30, 0x00	; 0
    7524:	09 f0       	breq	.+2      	; 0x7528 <__vector_77+0x34>
    7526:	19 95       	eicall
    7528:	ff 91       	pop	r31
    752a:	ef 91       	pop	r30
    752c:	bf 91       	pop	r27
    752e:	af 91       	pop	r26
    7530:	9f 91       	pop	r25
    7532:	8f 91       	pop	r24
    7534:	7f 91       	pop	r23
    7536:	6f 91       	pop	r22
    7538:	5f 91       	pop	r21
    753a:	4f 91       	pop	r20
    753c:	3f 91       	pop	r19
    753e:	2f 91       	pop	r18
    7540:	0f 90       	pop	r0
    7542:	0b be       	out	0x3b, r0	; 59
    7544:	0f 90       	pop	r0
    7546:	0f be       	out	0x3f, r0	; 63
    7548:	0f 90       	pop	r0
    754a:	1f 90       	pop	r1
    754c:	18 95       	reti

0000754e <__vector_78>:
    754e:	1f 92       	push	r1
    7550:	0f 92       	push	r0
    7552:	0f b6       	in	r0, 0x3f	; 63
    7554:	0f 92       	push	r0
    7556:	11 24       	eor	r1, r1
    7558:	0b b6       	in	r0, 0x3b	; 59
    755a:	0f 92       	push	r0
    755c:	2f 93       	push	r18
    755e:	3f 93       	push	r19
    7560:	4f 93       	push	r20
    7562:	5f 93       	push	r21
    7564:	6f 93       	push	r22
    7566:	7f 93       	push	r23
    7568:	8f 93       	push	r24
    756a:	9f 93       	push	r25
    756c:	af 93       	push	r26
    756e:	bf 93       	push	r27
    7570:	ef 93       	push	r30
    7572:	ff 93       	push	r31
    7574:	e0 91 4d 23 	lds	r30, 0x234D	; 0x80234d <tc_tcd0_err_callback>
    7578:	f0 91 4e 23 	lds	r31, 0x234E	; 0x80234e <tc_tcd0_err_callback+0x1>
    757c:	30 97       	sbiw	r30, 0x00	; 0
    757e:	09 f0       	breq	.+2      	; 0x7582 <__vector_78+0x34>
    7580:	19 95       	eicall
    7582:	ff 91       	pop	r31
    7584:	ef 91       	pop	r30
    7586:	bf 91       	pop	r27
    7588:	af 91       	pop	r26
    758a:	9f 91       	pop	r25
    758c:	8f 91       	pop	r24
    758e:	7f 91       	pop	r23
    7590:	6f 91       	pop	r22
    7592:	5f 91       	pop	r21
    7594:	4f 91       	pop	r20
    7596:	3f 91       	pop	r19
    7598:	2f 91       	pop	r18
    759a:	0f 90       	pop	r0
    759c:	0b be       	out	0x3b, r0	; 59
    759e:	0f 90       	pop	r0
    75a0:	0f be       	out	0x3f, r0	; 63
    75a2:	0f 90       	pop	r0
    75a4:	1f 90       	pop	r1
    75a6:	18 95       	reti

000075a8 <__vector_79>:
    75a8:	1f 92       	push	r1
    75aa:	0f 92       	push	r0
    75ac:	0f b6       	in	r0, 0x3f	; 63
    75ae:	0f 92       	push	r0
    75b0:	11 24       	eor	r1, r1
    75b2:	0b b6       	in	r0, 0x3b	; 59
    75b4:	0f 92       	push	r0
    75b6:	2f 93       	push	r18
    75b8:	3f 93       	push	r19
    75ba:	4f 93       	push	r20
    75bc:	5f 93       	push	r21
    75be:	6f 93       	push	r22
    75c0:	7f 93       	push	r23
    75c2:	8f 93       	push	r24
    75c4:	9f 93       	push	r25
    75c6:	af 93       	push	r26
    75c8:	bf 93       	push	r27
    75ca:	ef 93       	push	r30
    75cc:	ff 93       	push	r31
    75ce:	e0 91 4b 23 	lds	r30, 0x234B	; 0x80234b <tc_tcd0_cca_callback>
    75d2:	f0 91 4c 23 	lds	r31, 0x234C	; 0x80234c <tc_tcd0_cca_callback+0x1>
    75d6:	30 97       	sbiw	r30, 0x00	; 0
    75d8:	09 f0       	breq	.+2      	; 0x75dc <__vector_79+0x34>
    75da:	19 95       	eicall
    75dc:	ff 91       	pop	r31
    75de:	ef 91       	pop	r30
    75e0:	bf 91       	pop	r27
    75e2:	af 91       	pop	r26
    75e4:	9f 91       	pop	r25
    75e6:	8f 91       	pop	r24
    75e8:	7f 91       	pop	r23
    75ea:	6f 91       	pop	r22
    75ec:	5f 91       	pop	r21
    75ee:	4f 91       	pop	r20
    75f0:	3f 91       	pop	r19
    75f2:	2f 91       	pop	r18
    75f4:	0f 90       	pop	r0
    75f6:	0b be       	out	0x3b, r0	; 59
    75f8:	0f 90       	pop	r0
    75fa:	0f be       	out	0x3f, r0	; 63
    75fc:	0f 90       	pop	r0
    75fe:	1f 90       	pop	r1
    7600:	18 95       	reti

00007602 <__vector_80>:
    7602:	1f 92       	push	r1
    7604:	0f 92       	push	r0
    7606:	0f b6       	in	r0, 0x3f	; 63
    7608:	0f 92       	push	r0
    760a:	11 24       	eor	r1, r1
    760c:	0b b6       	in	r0, 0x3b	; 59
    760e:	0f 92       	push	r0
    7610:	2f 93       	push	r18
    7612:	3f 93       	push	r19
    7614:	4f 93       	push	r20
    7616:	5f 93       	push	r21
    7618:	6f 93       	push	r22
    761a:	7f 93       	push	r23
    761c:	8f 93       	push	r24
    761e:	9f 93       	push	r25
    7620:	af 93       	push	r26
    7622:	bf 93       	push	r27
    7624:	ef 93       	push	r30
    7626:	ff 93       	push	r31
    7628:	e0 91 49 23 	lds	r30, 0x2349	; 0x802349 <tc_tcd0_ccb_callback>
    762c:	f0 91 4a 23 	lds	r31, 0x234A	; 0x80234a <tc_tcd0_ccb_callback+0x1>
    7630:	30 97       	sbiw	r30, 0x00	; 0
    7632:	09 f0       	breq	.+2      	; 0x7636 <__vector_80+0x34>
    7634:	19 95       	eicall
    7636:	ff 91       	pop	r31
    7638:	ef 91       	pop	r30
    763a:	bf 91       	pop	r27
    763c:	af 91       	pop	r26
    763e:	9f 91       	pop	r25
    7640:	8f 91       	pop	r24
    7642:	7f 91       	pop	r23
    7644:	6f 91       	pop	r22
    7646:	5f 91       	pop	r21
    7648:	4f 91       	pop	r20
    764a:	3f 91       	pop	r19
    764c:	2f 91       	pop	r18
    764e:	0f 90       	pop	r0
    7650:	0b be       	out	0x3b, r0	; 59
    7652:	0f 90       	pop	r0
    7654:	0f be       	out	0x3f, r0	; 63
    7656:	0f 90       	pop	r0
    7658:	1f 90       	pop	r1
    765a:	18 95       	reti

0000765c <__vector_81>:
    765c:	1f 92       	push	r1
    765e:	0f 92       	push	r0
    7660:	0f b6       	in	r0, 0x3f	; 63
    7662:	0f 92       	push	r0
    7664:	11 24       	eor	r1, r1
    7666:	0b b6       	in	r0, 0x3b	; 59
    7668:	0f 92       	push	r0
    766a:	2f 93       	push	r18
    766c:	3f 93       	push	r19
    766e:	4f 93       	push	r20
    7670:	5f 93       	push	r21
    7672:	6f 93       	push	r22
    7674:	7f 93       	push	r23
    7676:	8f 93       	push	r24
    7678:	9f 93       	push	r25
    767a:	af 93       	push	r26
    767c:	bf 93       	push	r27
    767e:	ef 93       	push	r30
    7680:	ff 93       	push	r31
    7682:	e0 91 47 23 	lds	r30, 0x2347	; 0x802347 <tc_tcd0_ccc_callback>
    7686:	f0 91 48 23 	lds	r31, 0x2348	; 0x802348 <tc_tcd0_ccc_callback+0x1>
    768a:	30 97       	sbiw	r30, 0x00	; 0
    768c:	09 f0       	breq	.+2      	; 0x7690 <__vector_81+0x34>
    768e:	19 95       	eicall
    7690:	ff 91       	pop	r31
    7692:	ef 91       	pop	r30
    7694:	bf 91       	pop	r27
    7696:	af 91       	pop	r26
    7698:	9f 91       	pop	r25
    769a:	8f 91       	pop	r24
    769c:	7f 91       	pop	r23
    769e:	6f 91       	pop	r22
    76a0:	5f 91       	pop	r21
    76a2:	4f 91       	pop	r20
    76a4:	3f 91       	pop	r19
    76a6:	2f 91       	pop	r18
    76a8:	0f 90       	pop	r0
    76aa:	0b be       	out	0x3b, r0	; 59
    76ac:	0f 90       	pop	r0
    76ae:	0f be       	out	0x3f, r0	; 63
    76b0:	0f 90       	pop	r0
    76b2:	1f 90       	pop	r1
    76b4:	18 95       	reti

000076b6 <__vector_82>:
    76b6:	1f 92       	push	r1
    76b8:	0f 92       	push	r0
    76ba:	0f b6       	in	r0, 0x3f	; 63
    76bc:	0f 92       	push	r0
    76be:	11 24       	eor	r1, r1
    76c0:	0b b6       	in	r0, 0x3b	; 59
    76c2:	0f 92       	push	r0
    76c4:	2f 93       	push	r18
    76c6:	3f 93       	push	r19
    76c8:	4f 93       	push	r20
    76ca:	5f 93       	push	r21
    76cc:	6f 93       	push	r22
    76ce:	7f 93       	push	r23
    76d0:	8f 93       	push	r24
    76d2:	9f 93       	push	r25
    76d4:	af 93       	push	r26
    76d6:	bf 93       	push	r27
    76d8:	ef 93       	push	r30
    76da:	ff 93       	push	r31
    76dc:	e0 91 45 23 	lds	r30, 0x2345	; 0x802345 <tc_tcd0_ccd_callback>
    76e0:	f0 91 46 23 	lds	r31, 0x2346	; 0x802346 <tc_tcd0_ccd_callback+0x1>
    76e4:	30 97       	sbiw	r30, 0x00	; 0
    76e6:	09 f0       	breq	.+2      	; 0x76ea <__vector_82+0x34>
    76e8:	19 95       	eicall
    76ea:	ff 91       	pop	r31
    76ec:	ef 91       	pop	r30
    76ee:	bf 91       	pop	r27
    76f0:	af 91       	pop	r26
    76f2:	9f 91       	pop	r25
    76f4:	8f 91       	pop	r24
    76f6:	7f 91       	pop	r23
    76f8:	6f 91       	pop	r22
    76fa:	5f 91       	pop	r21
    76fc:	4f 91       	pop	r20
    76fe:	3f 91       	pop	r19
    7700:	2f 91       	pop	r18
    7702:	0f 90       	pop	r0
    7704:	0b be       	out	0x3b, r0	; 59
    7706:	0f 90       	pop	r0
    7708:	0f be       	out	0x3f, r0	; 63
    770a:	0f 90       	pop	r0
    770c:	1f 90       	pop	r1
    770e:	18 95       	reti

00007710 <__vector_83>:
    7710:	1f 92       	push	r1
    7712:	0f 92       	push	r0
    7714:	0f b6       	in	r0, 0x3f	; 63
    7716:	0f 92       	push	r0
    7718:	11 24       	eor	r1, r1
    771a:	0b b6       	in	r0, 0x3b	; 59
    771c:	0f 92       	push	r0
    771e:	2f 93       	push	r18
    7720:	3f 93       	push	r19
    7722:	4f 93       	push	r20
    7724:	5f 93       	push	r21
    7726:	6f 93       	push	r22
    7728:	7f 93       	push	r23
    772a:	8f 93       	push	r24
    772c:	9f 93       	push	r25
    772e:	af 93       	push	r26
    7730:	bf 93       	push	r27
    7732:	ef 93       	push	r30
    7734:	ff 93       	push	r31
    7736:	e0 91 43 23 	lds	r30, 0x2343	; 0x802343 <tc_tcd1_ovf_callback>
    773a:	f0 91 44 23 	lds	r31, 0x2344	; 0x802344 <tc_tcd1_ovf_callback+0x1>
    773e:	30 97       	sbiw	r30, 0x00	; 0
    7740:	09 f0       	breq	.+2      	; 0x7744 <__vector_83+0x34>
    7742:	19 95       	eicall
    7744:	ff 91       	pop	r31
    7746:	ef 91       	pop	r30
    7748:	bf 91       	pop	r27
    774a:	af 91       	pop	r26
    774c:	9f 91       	pop	r25
    774e:	8f 91       	pop	r24
    7750:	7f 91       	pop	r23
    7752:	6f 91       	pop	r22
    7754:	5f 91       	pop	r21
    7756:	4f 91       	pop	r20
    7758:	3f 91       	pop	r19
    775a:	2f 91       	pop	r18
    775c:	0f 90       	pop	r0
    775e:	0b be       	out	0x3b, r0	; 59
    7760:	0f 90       	pop	r0
    7762:	0f be       	out	0x3f, r0	; 63
    7764:	0f 90       	pop	r0
    7766:	1f 90       	pop	r1
    7768:	18 95       	reti

0000776a <__vector_84>:
    776a:	1f 92       	push	r1
    776c:	0f 92       	push	r0
    776e:	0f b6       	in	r0, 0x3f	; 63
    7770:	0f 92       	push	r0
    7772:	11 24       	eor	r1, r1
    7774:	0b b6       	in	r0, 0x3b	; 59
    7776:	0f 92       	push	r0
    7778:	2f 93       	push	r18
    777a:	3f 93       	push	r19
    777c:	4f 93       	push	r20
    777e:	5f 93       	push	r21
    7780:	6f 93       	push	r22
    7782:	7f 93       	push	r23
    7784:	8f 93       	push	r24
    7786:	9f 93       	push	r25
    7788:	af 93       	push	r26
    778a:	bf 93       	push	r27
    778c:	ef 93       	push	r30
    778e:	ff 93       	push	r31
    7790:	e0 91 41 23 	lds	r30, 0x2341	; 0x802341 <tc_tcd1_err_callback>
    7794:	f0 91 42 23 	lds	r31, 0x2342	; 0x802342 <tc_tcd1_err_callback+0x1>
    7798:	30 97       	sbiw	r30, 0x00	; 0
    779a:	09 f0       	breq	.+2      	; 0x779e <__vector_84+0x34>
    779c:	19 95       	eicall
    779e:	ff 91       	pop	r31
    77a0:	ef 91       	pop	r30
    77a2:	bf 91       	pop	r27
    77a4:	af 91       	pop	r26
    77a6:	9f 91       	pop	r25
    77a8:	8f 91       	pop	r24
    77aa:	7f 91       	pop	r23
    77ac:	6f 91       	pop	r22
    77ae:	5f 91       	pop	r21
    77b0:	4f 91       	pop	r20
    77b2:	3f 91       	pop	r19
    77b4:	2f 91       	pop	r18
    77b6:	0f 90       	pop	r0
    77b8:	0b be       	out	0x3b, r0	; 59
    77ba:	0f 90       	pop	r0
    77bc:	0f be       	out	0x3f, r0	; 63
    77be:	0f 90       	pop	r0
    77c0:	1f 90       	pop	r1
    77c2:	18 95       	reti

000077c4 <__vector_85>:
    77c4:	1f 92       	push	r1
    77c6:	0f 92       	push	r0
    77c8:	0f b6       	in	r0, 0x3f	; 63
    77ca:	0f 92       	push	r0
    77cc:	11 24       	eor	r1, r1
    77ce:	0b b6       	in	r0, 0x3b	; 59
    77d0:	0f 92       	push	r0
    77d2:	2f 93       	push	r18
    77d4:	3f 93       	push	r19
    77d6:	4f 93       	push	r20
    77d8:	5f 93       	push	r21
    77da:	6f 93       	push	r22
    77dc:	7f 93       	push	r23
    77de:	8f 93       	push	r24
    77e0:	9f 93       	push	r25
    77e2:	af 93       	push	r26
    77e4:	bf 93       	push	r27
    77e6:	ef 93       	push	r30
    77e8:	ff 93       	push	r31
    77ea:	e0 91 3f 23 	lds	r30, 0x233F	; 0x80233f <tc_tcd1_cca_callback>
    77ee:	f0 91 40 23 	lds	r31, 0x2340	; 0x802340 <tc_tcd1_cca_callback+0x1>
    77f2:	30 97       	sbiw	r30, 0x00	; 0
    77f4:	09 f0       	breq	.+2      	; 0x77f8 <__vector_85+0x34>
    77f6:	19 95       	eicall
    77f8:	ff 91       	pop	r31
    77fa:	ef 91       	pop	r30
    77fc:	bf 91       	pop	r27
    77fe:	af 91       	pop	r26
    7800:	9f 91       	pop	r25
    7802:	8f 91       	pop	r24
    7804:	7f 91       	pop	r23
    7806:	6f 91       	pop	r22
    7808:	5f 91       	pop	r21
    780a:	4f 91       	pop	r20
    780c:	3f 91       	pop	r19
    780e:	2f 91       	pop	r18
    7810:	0f 90       	pop	r0
    7812:	0b be       	out	0x3b, r0	; 59
    7814:	0f 90       	pop	r0
    7816:	0f be       	out	0x3f, r0	; 63
    7818:	0f 90       	pop	r0
    781a:	1f 90       	pop	r1
    781c:	18 95       	reti

0000781e <__vector_86>:
    781e:	1f 92       	push	r1
    7820:	0f 92       	push	r0
    7822:	0f b6       	in	r0, 0x3f	; 63
    7824:	0f 92       	push	r0
    7826:	11 24       	eor	r1, r1
    7828:	0b b6       	in	r0, 0x3b	; 59
    782a:	0f 92       	push	r0
    782c:	2f 93       	push	r18
    782e:	3f 93       	push	r19
    7830:	4f 93       	push	r20
    7832:	5f 93       	push	r21
    7834:	6f 93       	push	r22
    7836:	7f 93       	push	r23
    7838:	8f 93       	push	r24
    783a:	9f 93       	push	r25
    783c:	af 93       	push	r26
    783e:	bf 93       	push	r27
    7840:	ef 93       	push	r30
    7842:	ff 93       	push	r31
    7844:	e0 91 3d 23 	lds	r30, 0x233D	; 0x80233d <tc_tcd1_ccb_callback>
    7848:	f0 91 3e 23 	lds	r31, 0x233E	; 0x80233e <tc_tcd1_ccb_callback+0x1>
    784c:	30 97       	sbiw	r30, 0x00	; 0
    784e:	09 f0       	breq	.+2      	; 0x7852 <__vector_86+0x34>
    7850:	19 95       	eicall
    7852:	ff 91       	pop	r31
    7854:	ef 91       	pop	r30
    7856:	bf 91       	pop	r27
    7858:	af 91       	pop	r26
    785a:	9f 91       	pop	r25
    785c:	8f 91       	pop	r24
    785e:	7f 91       	pop	r23
    7860:	6f 91       	pop	r22
    7862:	5f 91       	pop	r21
    7864:	4f 91       	pop	r20
    7866:	3f 91       	pop	r19
    7868:	2f 91       	pop	r18
    786a:	0f 90       	pop	r0
    786c:	0b be       	out	0x3b, r0	; 59
    786e:	0f 90       	pop	r0
    7870:	0f be       	out	0x3f, r0	; 63
    7872:	0f 90       	pop	r0
    7874:	1f 90       	pop	r1
    7876:	18 95       	reti

00007878 <__vector_47>:
    7878:	1f 92       	push	r1
    787a:	0f 92       	push	r0
    787c:	0f b6       	in	r0, 0x3f	; 63
    787e:	0f 92       	push	r0
    7880:	11 24       	eor	r1, r1
    7882:	0b b6       	in	r0, 0x3b	; 59
    7884:	0f 92       	push	r0
    7886:	2f 93       	push	r18
    7888:	3f 93       	push	r19
    788a:	4f 93       	push	r20
    788c:	5f 93       	push	r21
    788e:	6f 93       	push	r22
    7890:	7f 93       	push	r23
    7892:	8f 93       	push	r24
    7894:	9f 93       	push	r25
    7896:	af 93       	push	r26
    7898:	bf 93       	push	r27
    789a:	ef 93       	push	r30
    789c:	ff 93       	push	r31
    789e:	e0 91 3b 23 	lds	r30, 0x233B	; 0x80233b <tc_tce0_ovf_callback>
    78a2:	f0 91 3c 23 	lds	r31, 0x233C	; 0x80233c <tc_tce0_ovf_callback+0x1>
    78a6:	30 97       	sbiw	r30, 0x00	; 0
    78a8:	09 f0       	breq	.+2      	; 0x78ac <__vector_47+0x34>
    78aa:	19 95       	eicall
    78ac:	ff 91       	pop	r31
    78ae:	ef 91       	pop	r30
    78b0:	bf 91       	pop	r27
    78b2:	af 91       	pop	r26
    78b4:	9f 91       	pop	r25
    78b6:	8f 91       	pop	r24
    78b8:	7f 91       	pop	r23
    78ba:	6f 91       	pop	r22
    78bc:	5f 91       	pop	r21
    78be:	4f 91       	pop	r20
    78c0:	3f 91       	pop	r19
    78c2:	2f 91       	pop	r18
    78c4:	0f 90       	pop	r0
    78c6:	0b be       	out	0x3b, r0	; 59
    78c8:	0f 90       	pop	r0
    78ca:	0f be       	out	0x3f, r0	; 63
    78cc:	0f 90       	pop	r0
    78ce:	1f 90       	pop	r1
    78d0:	18 95       	reti

000078d2 <__vector_48>:
    78d2:	1f 92       	push	r1
    78d4:	0f 92       	push	r0
    78d6:	0f b6       	in	r0, 0x3f	; 63
    78d8:	0f 92       	push	r0
    78da:	11 24       	eor	r1, r1
    78dc:	0b b6       	in	r0, 0x3b	; 59
    78de:	0f 92       	push	r0
    78e0:	2f 93       	push	r18
    78e2:	3f 93       	push	r19
    78e4:	4f 93       	push	r20
    78e6:	5f 93       	push	r21
    78e8:	6f 93       	push	r22
    78ea:	7f 93       	push	r23
    78ec:	8f 93       	push	r24
    78ee:	9f 93       	push	r25
    78f0:	af 93       	push	r26
    78f2:	bf 93       	push	r27
    78f4:	ef 93       	push	r30
    78f6:	ff 93       	push	r31
    78f8:	e0 91 39 23 	lds	r30, 0x2339	; 0x802339 <tc_tce0_err_callback>
    78fc:	f0 91 3a 23 	lds	r31, 0x233A	; 0x80233a <tc_tce0_err_callback+0x1>
    7900:	30 97       	sbiw	r30, 0x00	; 0
    7902:	09 f0       	breq	.+2      	; 0x7906 <__vector_48+0x34>
    7904:	19 95       	eicall
    7906:	ff 91       	pop	r31
    7908:	ef 91       	pop	r30
    790a:	bf 91       	pop	r27
    790c:	af 91       	pop	r26
    790e:	9f 91       	pop	r25
    7910:	8f 91       	pop	r24
    7912:	7f 91       	pop	r23
    7914:	6f 91       	pop	r22
    7916:	5f 91       	pop	r21
    7918:	4f 91       	pop	r20
    791a:	3f 91       	pop	r19
    791c:	2f 91       	pop	r18
    791e:	0f 90       	pop	r0
    7920:	0b be       	out	0x3b, r0	; 59
    7922:	0f 90       	pop	r0
    7924:	0f be       	out	0x3f, r0	; 63
    7926:	0f 90       	pop	r0
    7928:	1f 90       	pop	r1
    792a:	18 95       	reti

0000792c <__vector_49>:
    792c:	1f 92       	push	r1
    792e:	0f 92       	push	r0
    7930:	0f b6       	in	r0, 0x3f	; 63
    7932:	0f 92       	push	r0
    7934:	11 24       	eor	r1, r1
    7936:	0b b6       	in	r0, 0x3b	; 59
    7938:	0f 92       	push	r0
    793a:	2f 93       	push	r18
    793c:	3f 93       	push	r19
    793e:	4f 93       	push	r20
    7940:	5f 93       	push	r21
    7942:	6f 93       	push	r22
    7944:	7f 93       	push	r23
    7946:	8f 93       	push	r24
    7948:	9f 93       	push	r25
    794a:	af 93       	push	r26
    794c:	bf 93       	push	r27
    794e:	ef 93       	push	r30
    7950:	ff 93       	push	r31
    7952:	e0 91 37 23 	lds	r30, 0x2337	; 0x802337 <tc_tce0_cca_callback>
    7956:	f0 91 38 23 	lds	r31, 0x2338	; 0x802338 <tc_tce0_cca_callback+0x1>
    795a:	30 97       	sbiw	r30, 0x00	; 0
    795c:	09 f0       	breq	.+2      	; 0x7960 <__vector_49+0x34>
    795e:	19 95       	eicall
    7960:	ff 91       	pop	r31
    7962:	ef 91       	pop	r30
    7964:	bf 91       	pop	r27
    7966:	af 91       	pop	r26
    7968:	9f 91       	pop	r25
    796a:	8f 91       	pop	r24
    796c:	7f 91       	pop	r23
    796e:	6f 91       	pop	r22
    7970:	5f 91       	pop	r21
    7972:	4f 91       	pop	r20
    7974:	3f 91       	pop	r19
    7976:	2f 91       	pop	r18
    7978:	0f 90       	pop	r0
    797a:	0b be       	out	0x3b, r0	; 59
    797c:	0f 90       	pop	r0
    797e:	0f be       	out	0x3f, r0	; 63
    7980:	0f 90       	pop	r0
    7982:	1f 90       	pop	r1
    7984:	18 95       	reti

00007986 <__vector_50>:
    7986:	1f 92       	push	r1
    7988:	0f 92       	push	r0
    798a:	0f b6       	in	r0, 0x3f	; 63
    798c:	0f 92       	push	r0
    798e:	11 24       	eor	r1, r1
    7990:	0b b6       	in	r0, 0x3b	; 59
    7992:	0f 92       	push	r0
    7994:	2f 93       	push	r18
    7996:	3f 93       	push	r19
    7998:	4f 93       	push	r20
    799a:	5f 93       	push	r21
    799c:	6f 93       	push	r22
    799e:	7f 93       	push	r23
    79a0:	8f 93       	push	r24
    79a2:	9f 93       	push	r25
    79a4:	af 93       	push	r26
    79a6:	bf 93       	push	r27
    79a8:	ef 93       	push	r30
    79aa:	ff 93       	push	r31
    79ac:	e0 91 35 23 	lds	r30, 0x2335	; 0x802335 <tc_tce0_ccb_callback>
    79b0:	f0 91 36 23 	lds	r31, 0x2336	; 0x802336 <tc_tce0_ccb_callback+0x1>
    79b4:	30 97       	sbiw	r30, 0x00	; 0
    79b6:	09 f0       	breq	.+2      	; 0x79ba <__vector_50+0x34>
    79b8:	19 95       	eicall
    79ba:	ff 91       	pop	r31
    79bc:	ef 91       	pop	r30
    79be:	bf 91       	pop	r27
    79c0:	af 91       	pop	r26
    79c2:	9f 91       	pop	r25
    79c4:	8f 91       	pop	r24
    79c6:	7f 91       	pop	r23
    79c8:	6f 91       	pop	r22
    79ca:	5f 91       	pop	r21
    79cc:	4f 91       	pop	r20
    79ce:	3f 91       	pop	r19
    79d0:	2f 91       	pop	r18
    79d2:	0f 90       	pop	r0
    79d4:	0b be       	out	0x3b, r0	; 59
    79d6:	0f 90       	pop	r0
    79d8:	0f be       	out	0x3f, r0	; 63
    79da:	0f 90       	pop	r0
    79dc:	1f 90       	pop	r1
    79de:	18 95       	reti

000079e0 <__vector_51>:
    79e0:	1f 92       	push	r1
    79e2:	0f 92       	push	r0
    79e4:	0f b6       	in	r0, 0x3f	; 63
    79e6:	0f 92       	push	r0
    79e8:	11 24       	eor	r1, r1
    79ea:	0b b6       	in	r0, 0x3b	; 59
    79ec:	0f 92       	push	r0
    79ee:	2f 93       	push	r18
    79f0:	3f 93       	push	r19
    79f2:	4f 93       	push	r20
    79f4:	5f 93       	push	r21
    79f6:	6f 93       	push	r22
    79f8:	7f 93       	push	r23
    79fa:	8f 93       	push	r24
    79fc:	9f 93       	push	r25
    79fe:	af 93       	push	r26
    7a00:	bf 93       	push	r27
    7a02:	ef 93       	push	r30
    7a04:	ff 93       	push	r31
    7a06:	e0 91 33 23 	lds	r30, 0x2333	; 0x802333 <tc_tce0_ccc_callback>
    7a0a:	f0 91 34 23 	lds	r31, 0x2334	; 0x802334 <tc_tce0_ccc_callback+0x1>
    7a0e:	30 97       	sbiw	r30, 0x00	; 0
    7a10:	09 f0       	breq	.+2      	; 0x7a14 <__vector_51+0x34>
    7a12:	19 95       	eicall
    7a14:	ff 91       	pop	r31
    7a16:	ef 91       	pop	r30
    7a18:	bf 91       	pop	r27
    7a1a:	af 91       	pop	r26
    7a1c:	9f 91       	pop	r25
    7a1e:	8f 91       	pop	r24
    7a20:	7f 91       	pop	r23
    7a22:	6f 91       	pop	r22
    7a24:	5f 91       	pop	r21
    7a26:	4f 91       	pop	r20
    7a28:	3f 91       	pop	r19
    7a2a:	2f 91       	pop	r18
    7a2c:	0f 90       	pop	r0
    7a2e:	0b be       	out	0x3b, r0	; 59
    7a30:	0f 90       	pop	r0
    7a32:	0f be       	out	0x3f, r0	; 63
    7a34:	0f 90       	pop	r0
    7a36:	1f 90       	pop	r1
    7a38:	18 95       	reti

00007a3a <__vector_52>:
    7a3a:	1f 92       	push	r1
    7a3c:	0f 92       	push	r0
    7a3e:	0f b6       	in	r0, 0x3f	; 63
    7a40:	0f 92       	push	r0
    7a42:	11 24       	eor	r1, r1
    7a44:	0b b6       	in	r0, 0x3b	; 59
    7a46:	0f 92       	push	r0
    7a48:	2f 93       	push	r18
    7a4a:	3f 93       	push	r19
    7a4c:	4f 93       	push	r20
    7a4e:	5f 93       	push	r21
    7a50:	6f 93       	push	r22
    7a52:	7f 93       	push	r23
    7a54:	8f 93       	push	r24
    7a56:	9f 93       	push	r25
    7a58:	af 93       	push	r26
    7a5a:	bf 93       	push	r27
    7a5c:	ef 93       	push	r30
    7a5e:	ff 93       	push	r31
    7a60:	e0 91 31 23 	lds	r30, 0x2331	; 0x802331 <tc_tce0_ccd_callback>
    7a64:	f0 91 32 23 	lds	r31, 0x2332	; 0x802332 <tc_tce0_ccd_callback+0x1>
    7a68:	30 97       	sbiw	r30, 0x00	; 0
    7a6a:	09 f0       	breq	.+2      	; 0x7a6e <__vector_52+0x34>
    7a6c:	19 95       	eicall
    7a6e:	ff 91       	pop	r31
    7a70:	ef 91       	pop	r30
    7a72:	bf 91       	pop	r27
    7a74:	af 91       	pop	r26
    7a76:	9f 91       	pop	r25
    7a78:	8f 91       	pop	r24
    7a7a:	7f 91       	pop	r23
    7a7c:	6f 91       	pop	r22
    7a7e:	5f 91       	pop	r21
    7a80:	4f 91       	pop	r20
    7a82:	3f 91       	pop	r19
    7a84:	2f 91       	pop	r18
    7a86:	0f 90       	pop	r0
    7a88:	0b be       	out	0x3b, r0	; 59
    7a8a:	0f 90       	pop	r0
    7a8c:	0f be       	out	0x3f, r0	; 63
    7a8e:	0f 90       	pop	r0
    7a90:	1f 90       	pop	r1
    7a92:	18 95       	reti

00007a94 <__vector_53>:
    7a94:	1f 92       	push	r1
    7a96:	0f 92       	push	r0
    7a98:	0f b6       	in	r0, 0x3f	; 63
    7a9a:	0f 92       	push	r0
    7a9c:	11 24       	eor	r1, r1
    7a9e:	0b b6       	in	r0, 0x3b	; 59
    7aa0:	0f 92       	push	r0
    7aa2:	2f 93       	push	r18
    7aa4:	3f 93       	push	r19
    7aa6:	4f 93       	push	r20
    7aa8:	5f 93       	push	r21
    7aaa:	6f 93       	push	r22
    7aac:	7f 93       	push	r23
    7aae:	8f 93       	push	r24
    7ab0:	9f 93       	push	r25
    7ab2:	af 93       	push	r26
    7ab4:	bf 93       	push	r27
    7ab6:	ef 93       	push	r30
    7ab8:	ff 93       	push	r31
    7aba:	e0 91 2f 23 	lds	r30, 0x232F	; 0x80232f <tc_tce1_ovf_callback>
    7abe:	f0 91 30 23 	lds	r31, 0x2330	; 0x802330 <tc_tce1_ovf_callback+0x1>
    7ac2:	30 97       	sbiw	r30, 0x00	; 0
    7ac4:	09 f0       	breq	.+2      	; 0x7ac8 <__vector_53+0x34>
    7ac6:	19 95       	eicall
    7ac8:	ff 91       	pop	r31
    7aca:	ef 91       	pop	r30
    7acc:	bf 91       	pop	r27
    7ace:	af 91       	pop	r26
    7ad0:	9f 91       	pop	r25
    7ad2:	8f 91       	pop	r24
    7ad4:	7f 91       	pop	r23
    7ad6:	6f 91       	pop	r22
    7ad8:	5f 91       	pop	r21
    7ada:	4f 91       	pop	r20
    7adc:	3f 91       	pop	r19
    7ade:	2f 91       	pop	r18
    7ae0:	0f 90       	pop	r0
    7ae2:	0b be       	out	0x3b, r0	; 59
    7ae4:	0f 90       	pop	r0
    7ae6:	0f be       	out	0x3f, r0	; 63
    7ae8:	0f 90       	pop	r0
    7aea:	1f 90       	pop	r1
    7aec:	18 95       	reti

00007aee <__vector_54>:
    7aee:	1f 92       	push	r1
    7af0:	0f 92       	push	r0
    7af2:	0f b6       	in	r0, 0x3f	; 63
    7af4:	0f 92       	push	r0
    7af6:	11 24       	eor	r1, r1
    7af8:	0b b6       	in	r0, 0x3b	; 59
    7afa:	0f 92       	push	r0
    7afc:	2f 93       	push	r18
    7afe:	3f 93       	push	r19
    7b00:	4f 93       	push	r20
    7b02:	5f 93       	push	r21
    7b04:	6f 93       	push	r22
    7b06:	7f 93       	push	r23
    7b08:	8f 93       	push	r24
    7b0a:	9f 93       	push	r25
    7b0c:	af 93       	push	r26
    7b0e:	bf 93       	push	r27
    7b10:	ef 93       	push	r30
    7b12:	ff 93       	push	r31
    7b14:	e0 91 2d 23 	lds	r30, 0x232D	; 0x80232d <tc_tce1_err_callback>
    7b18:	f0 91 2e 23 	lds	r31, 0x232E	; 0x80232e <tc_tce1_err_callback+0x1>
    7b1c:	30 97       	sbiw	r30, 0x00	; 0
    7b1e:	09 f0       	breq	.+2      	; 0x7b22 <__vector_54+0x34>
    7b20:	19 95       	eicall
    7b22:	ff 91       	pop	r31
    7b24:	ef 91       	pop	r30
    7b26:	bf 91       	pop	r27
    7b28:	af 91       	pop	r26
    7b2a:	9f 91       	pop	r25
    7b2c:	8f 91       	pop	r24
    7b2e:	7f 91       	pop	r23
    7b30:	6f 91       	pop	r22
    7b32:	5f 91       	pop	r21
    7b34:	4f 91       	pop	r20
    7b36:	3f 91       	pop	r19
    7b38:	2f 91       	pop	r18
    7b3a:	0f 90       	pop	r0
    7b3c:	0b be       	out	0x3b, r0	; 59
    7b3e:	0f 90       	pop	r0
    7b40:	0f be       	out	0x3f, r0	; 63
    7b42:	0f 90       	pop	r0
    7b44:	1f 90       	pop	r1
    7b46:	18 95       	reti

00007b48 <__vector_55>:
    7b48:	1f 92       	push	r1
    7b4a:	0f 92       	push	r0
    7b4c:	0f b6       	in	r0, 0x3f	; 63
    7b4e:	0f 92       	push	r0
    7b50:	11 24       	eor	r1, r1
    7b52:	0b b6       	in	r0, 0x3b	; 59
    7b54:	0f 92       	push	r0
    7b56:	2f 93       	push	r18
    7b58:	3f 93       	push	r19
    7b5a:	4f 93       	push	r20
    7b5c:	5f 93       	push	r21
    7b5e:	6f 93       	push	r22
    7b60:	7f 93       	push	r23
    7b62:	8f 93       	push	r24
    7b64:	9f 93       	push	r25
    7b66:	af 93       	push	r26
    7b68:	bf 93       	push	r27
    7b6a:	ef 93       	push	r30
    7b6c:	ff 93       	push	r31
    7b6e:	e0 91 2b 23 	lds	r30, 0x232B	; 0x80232b <tc_tce1_cca_callback>
    7b72:	f0 91 2c 23 	lds	r31, 0x232C	; 0x80232c <tc_tce1_cca_callback+0x1>
    7b76:	30 97       	sbiw	r30, 0x00	; 0
    7b78:	09 f0       	breq	.+2      	; 0x7b7c <__vector_55+0x34>
    7b7a:	19 95       	eicall
    7b7c:	ff 91       	pop	r31
    7b7e:	ef 91       	pop	r30
    7b80:	bf 91       	pop	r27
    7b82:	af 91       	pop	r26
    7b84:	9f 91       	pop	r25
    7b86:	8f 91       	pop	r24
    7b88:	7f 91       	pop	r23
    7b8a:	6f 91       	pop	r22
    7b8c:	5f 91       	pop	r21
    7b8e:	4f 91       	pop	r20
    7b90:	3f 91       	pop	r19
    7b92:	2f 91       	pop	r18
    7b94:	0f 90       	pop	r0
    7b96:	0b be       	out	0x3b, r0	; 59
    7b98:	0f 90       	pop	r0
    7b9a:	0f be       	out	0x3f, r0	; 63
    7b9c:	0f 90       	pop	r0
    7b9e:	1f 90       	pop	r1
    7ba0:	18 95       	reti

00007ba2 <__vector_56>:
    7ba2:	1f 92       	push	r1
    7ba4:	0f 92       	push	r0
    7ba6:	0f b6       	in	r0, 0x3f	; 63
    7ba8:	0f 92       	push	r0
    7baa:	11 24       	eor	r1, r1
    7bac:	0b b6       	in	r0, 0x3b	; 59
    7bae:	0f 92       	push	r0
    7bb0:	2f 93       	push	r18
    7bb2:	3f 93       	push	r19
    7bb4:	4f 93       	push	r20
    7bb6:	5f 93       	push	r21
    7bb8:	6f 93       	push	r22
    7bba:	7f 93       	push	r23
    7bbc:	8f 93       	push	r24
    7bbe:	9f 93       	push	r25
    7bc0:	af 93       	push	r26
    7bc2:	bf 93       	push	r27
    7bc4:	ef 93       	push	r30
    7bc6:	ff 93       	push	r31
    7bc8:	e0 91 29 23 	lds	r30, 0x2329	; 0x802329 <tc_tce1_ccb_callback>
    7bcc:	f0 91 2a 23 	lds	r31, 0x232A	; 0x80232a <tc_tce1_ccb_callback+0x1>
    7bd0:	30 97       	sbiw	r30, 0x00	; 0
    7bd2:	09 f0       	breq	.+2      	; 0x7bd6 <__vector_56+0x34>
    7bd4:	19 95       	eicall
    7bd6:	ff 91       	pop	r31
    7bd8:	ef 91       	pop	r30
    7bda:	bf 91       	pop	r27
    7bdc:	af 91       	pop	r26
    7bde:	9f 91       	pop	r25
    7be0:	8f 91       	pop	r24
    7be2:	7f 91       	pop	r23
    7be4:	6f 91       	pop	r22
    7be6:	5f 91       	pop	r21
    7be8:	4f 91       	pop	r20
    7bea:	3f 91       	pop	r19
    7bec:	2f 91       	pop	r18
    7bee:	0f 90       	pop	r0
    7bf0:	0b be       	out	0x3b, r0	; 59
    7bf2:	0f 90       	pop	r0
    7bf4:	0f be       	out	0x3f, r0	; 63
    7bf6:	0f 90       	pop	r0
    7bf8:	1f 90       	pop	r1
    7bfa:	18 95       	reti

00007bfc <__vector_108>:
    7bfc:	1f 92       	push	r1
    7bfe:	0f 92       	push	r0
    7c00:	0f b6       	in	r0, 0x3f	; 63
    7c02:	0f 92       	push	r0
    7c04:	11 24       	eor	r1, r1
    7c06:	0b b6       	in	r0, 0x3b	; 59
    7c08:	0f 92       	push	r0
    7c0a:	2f 93       	push	r18
    7c0c:	3f 93       	push	r19
    7c0e:	4f 93       	push	r20
    7c10:	5f 93       	push	r21
    7c12:	6f 93       	push	r22
    7c14:	7f 93       	push	r23
    7c16:	8f 93       	push	r24
    7c18:	9f 93       	push	r25
    7c1a:	af 93       	push	r26
    7c1c:	bf 93       	push	r27
    7c1e:	ef 93       	push	r30
    7c20:	ff 93       	push	r31
    7c22:	e0 91 27 23 	lds	r30, 0x2327	; 0x802327 <tc_tcf0_ovf_callback>
    7c26:	f0 91 28 23 	lds	r31, 0x2328	; 0x802328 <tc_tcf0_ovf_callback+0x1>
    7c2a:	30 97       	sbiw	r30, 0x00	; 0
    7c2c:	09 f0       	breq	.+2      	; 0x7c30 <__vector_108+0x34>
    7c2e:	19 95       	eicall
    7c30:	ff 91       	pop	r31
    7c32:	ef 91       	pop	r30
    7c34:	bf 91       	pop	r27
    7c36:	af 91       	pop	r26
    7c38:	9f 91       	pop	r25
    7c3a:	8f 91       	pop	r24
    7c3c:	7f 91       	pop	r23
    7c3e:	6f 91       	pop	r22
    7c40:	5f 91       	pop	r21
    7c42:	4f 91       	pop	r20
    7c44:	3f 91       	pop	r19
    7c46:	2f 91       	pop	r18
    7c48:	0f 90       	pop	r0
    7c4a:	0b be       	out	0x3b, r0	; 59
    7c4c:	0f 90       	pop	r0
    7c4e:	0f be       	out	0x3f, r0	; 63
    7c50:	0f 90       	pop	r0
    7c52:	1f 90       	pop	r1
    7c54:	18 95       	reti

00007c56 <__vector_109>:
    7c56:	1f 92       	push	r1
    7c58:	0f 92       	push	r0
    7c5a:	0f b6       	in	r0, 0x3f	; 63
    7c5c:	0f 92       	push	r0
    7c5e:	11 24       	eor	r1, r1
    7c60:	0b b6       	in	r0, 0x3b	; 59
    7c62:	0f 92       	push	r0
    7c64:	2f 93       	push	r18
    7c66:	3f 93       	push	r19
    7c68:	4f 93       	push	r20
    7c6a:	5f 93       	push	r21
    7c6c:	6f 93       	push	r22
    7c6e:	7f 93       	push	r23
    7c70:	8f 93       	push	r24
    7c72:	9f 93       	push	r25
    7c74:	af 93       	push	r26
    7c76:	bf 93       	push	r27
    7c78:	ef 93       	push	r30
    7c7a:	ff 93       	push	r31
    7c7c:	e0 91 25 23 	lds	r30, 0x2325	; 0x802325 <tc_tcf0_err_callback>
    7c80:	f0 91 26 23 	lds	r31, 0x2326	; 0x802326 <tc_tcf0_err_callback+0x1>
    7c84:	30 97       	sbiw	r30, 0x00	; 0
    7c86:	09 f0       	breq	.+2      	; 0x7c8a <__vector_109+0x34>
    7c88:	19 95       	eicall
    7c8a:	ff 91       	pop	r31
    7c8c:	ef 91       	pop	r30
    7c8e:	bf 91       	pop	r27
    7c90:	af 91       	pop	r26
    7c92:	9f 91       	pop	r25
    7c94:	8f 91       	pop	r24
    7c96:	7f 91       	pop	r23
    7c98:	6f 91       	pop	r22
    7c9a:	5f 91       	pop	r21
    7c9c:	4f 91       	pop	r20
    7c9e:	3f 91       	pop	r19
    7ca0:	2f 91       	pop	r18
    7ca2:	0f 90       	pop	r0
    7ca4:	0b be       	out	0x3b, r0	; 59
    7ca6:	0f 90       	pop	r0
    7ca8:	0f be       	out	0x3f, r0	; 63
    7caa:	0f 90       	pop	r0
    7cac:	1f 90       	pop	r1
    7cae:	18 95       	reti

00007cb0 <__vector_110>:
    7cb0:	1f 92       	push	r1
    7cb2:	0f 92       	push	r0
    7cb4:	0f b6       	in	r0, 0x3f	; 63
    7cb6:	0f 92       	push	r0
    7cb8:	11 24       	eor	r1, r1
    7cba:	0b b6       	in	r0, 0x3b	; 59
    7cbc:	0f 92       	push	r0
    7cbe:	2f 93       	push	r18
    7cc0:	3f 93       	push	r19
    7cc2:	4f 93       	push	r20
    7cc4:	5f 93       	push	r21
    7cc6:	6f 93       	push	r22
    7cc8:	7f 93       	push	r23
    7cca:	8f 93       	push	r24
    7ccc:	9f 93       	push	r25
    7cce:	af 93       	push	r26
    7cd0:	bf 93       	push	r27
    7cd2:	ef 93       	push	r30
    7cd4:	ff 93       	push	r31
    7cd6:	e0 91 23 23 	lds	r30, 0x2323	; 0x802323 <tc_tcf0_cca_callback>
    7cda:	f0 91 24 23 	lds	r31, 0x2324	; 0x802324 <tc_tcf0_cca_callback+0x1>
    7cde:	30 97       	sbiw	r30, 0x00	; 0
    7ce0:	09 f0       	breq	.+2      	; 0x7ce4 <__vector_110+0x34>
    7ce2:	19 95       	eicall
    7ce4:	ff 91       	pop	r31
    7ce6:	ef 91       	pop	r30
    7ce8:	bf 91       	pop	r27
    7cea:	af 91       	pop	r26
    7cec:	9f 91       	pop	r25
    7cee:	8f 91       	pop	r24
    7cf0:	7f 91       	pop	r23
    7cf2:	6f 91       	pop	r22
    7cf4:	5f 91       	pop	r21
    7cf6:	4f 91       	pop	r20
    7cf8:	3f 91       	pop	r19
    7cfa:	2f 91       	pop	r18
    7cfc:	0f 90       	pop	r0
    7cfe:	0b be       	out	0x3b, r0	; 59
    7d00:	0f 90       	pop	r0
    7d02:	0f be       	out	0x3f, r0	; 63
    7d04:	0f 90       	pop	r0
    7d06:	1f 90       	pop	r1
    7d08:	18 95       	reti

00007d0a <__vector_111>:
    7d0a:	1f 92       	push	r1
    7d0c:	0f 92       	push	r0
    7d0e:	0f b6       	in	r0, 0x3f	; 63
    7d10:	0f 92       	push	r0
    7d12:	11 24       	eor	r1, r1
    7d14:	0b b6       	in	r0, 0x3b	; 59
    7d16:	0f 92       	push	r0
    7d18:	2f 93       	push	r18
    7d1a:	3f 93       	push	r19
    7d1c:	4f 93       	push	r20
    7d1e:	5f 93       	push	r21
    7d20:	6f 93       	push	r22
    7d22:	7f 93       	push	r23
    7d24:	8f 93       	push	r24
    7d26:	9f 93       	push	r25
    7d28:	af 93       	push	r26
    7d2a:	bf 93       	push	r27
    7d2c:	ef 93       	push	r30
    7d2e:	ff 93       	push	r31
    7d30:	e0 91 21 23 	lds	r30, 0x2321	; 0x802321 <tc_tcf0_ccb_callback>
    7d34:	f0 91 22 23 	lds	r31, 0x2322	; 0x802322 <tc_tcf0_ccb_callback+0x1>
    7d38:	30 97       	sbiw	r30, 0x00	; 0
    7d3a:	09 f0       	breq	.+2      	; 0x7d3e <__vector_111+0x34>
    7d3c:	19 95       	eicall
    7d3e:	ff 91       	pop	r31
    7d40:	ef 91       	pop	r30
    7d42:	bf 91       	pop	r27
    7d44:	af 91       	pop	r26
    7d46:	9f 91       	pop	r25
    7d48:	8f 91       	pop	r24
    7d4a:	7f 91       	pop	r23
    7d4c:	6f 91       	pop	r22
    7d4e:	5f 91       	pop	r21
    7d50:	4f 91       	pop	r20
    7d52:	3f 91       	pop	r19
    7d54:	2f 91       	pop	r18
    7d56:	0f 90       	pop	r0
    7d58:	0b be       	out	0x3b, r0	; 59
    7d5a:	0f 90       	pop	r0
    7d5c:	0f be       	out	0x3f, r0	; 63
    7d5e:	0f 90       	pop	r0
    7d60:	1f 90       	pop	r1
    7d62:	18 95       	reti

00007d64 <__vector_112>:
    7d64:	1f 92       	push	r1
    7d66:	0f 92       	push	r0
    7d68:	0f b6       	in	r0, 0x3f	; 63
    7d6a:	0f 92       	push	r0
    7d6c:	11 24       	eor	r1, r1
    7d6e:	0b b6       	in	r0, 0x3b	; 59
    7d70:	0f 92       	push	r0
    7d72:	2f 93       	push	r18
    7d74:	3f 93       	push	r19
    7d76:	4f 93       	push	r20
    7d78:	5f 93       	push	r21
    7d7a:	6f 93       	push	r22
    7d7c:	7f 93       	push	r23
    7d7e:	8f 93       	push	r24
    7d80:	9f 93       	push	r25
    7d82:	af 93       	push	r26
    7d84:	bf 93       	push	r27
    7d86:	ef 93       	push	r30
    7d88:	ff 93       	push	r31
    7d8a:	e0 91 1f 23 	lds	r30, 0x231F	; 0x80231f <tc_tcf0_ccc_callback>
    7d8e:	f0 91 20 23 	lds	r31, 0x2320	; 0x802320 <tc_tcf0_ccc_callback+0x1>
    7d92:	30 97       	sbiw	r30, 0x00	; 0
    7d94:	09 f0       	breq	.+2      	; 0x7d98 <__vector_112+0x34>
    7d96:	19 95       	eicall
    7d98:	ff 91       	pop	r31
    7d9a:	ef 91       	pop	r30
    7d9c:	bf 91       	pop	r27
    7d9e:	af 91       	pop	r26
    7da0:	9f 91       	pop	r25
    7da2:	8f 91       	pop	r24
    7da4:	7f 91       	pop	r23
    7da6:	6f 91       	pop	r22
    7da8:	5f 91       	pop	r21
    7daa:	4f 91       	pop	r20
    7dac:	3f 91       	pop	r19
    7dae:	2f 91       	pop	r18
    7db0:	0f 90       	pop	r0
    7db2:	0b be       	out	0x3b, r0	; 59
    7db4:	0f 90       	pop	r0
    7db6:	0f be       	out	0x3f, r0	; 63
    7db8:	0f 90       	pop	r0
    7dba:	1f 90       	pop	r1
    7dbc:	18 95       	reti

00007dbe <__vector_113>:
    7dbe:	1f 92       	push	r1
    7dc0:	0f 92       	push	r0
    7dc2:	0f b6       	in	r0, 0x3f	; 63
    7dc4:	0f 92       	push	r0
    7dc6:	11 24       	eor	r1, r1
    7dc8:	0b b6       	in	r0, 0x3b	; 59
    7dca:	0f 92       	push	r0
    7dcc:	2f 93       	push	r18
    7dce:	3f 93       	push	r19
    7dd0:	4f 93       	push	r20
    7dd2:	5f 93       	push	r21
    7dd4:	6f 93       	push	r22
    7dd6:	7f 93       	push	r23
    7dd8:	8f 93       	push	r24
    7dda:	9f 93       	push	r25
    7ddc:	af 93       	push	r26
    7dde:	bf 93       	push	r27
    7de0:	ef 93       	push	r30
    7de2:	ff 93       	push	r31
    7de4:	e0 91 1d 23 	lds	r30, 0x231D	; 0x80231d <tc_tcf0_ccd_callback>
    7de8:	f0 91 1e 23 	lds	r31, 0x231E	; 0x80231e <tc_tcf0_ccd_callback+0x1>
    7dec:	30 97       	sbiw	r30, 0x00	; 0
    7dee:	09 f0       	breq	.+2      	; 0x7df2 <__vector_113+0x34>
    7df0:	19 95       	eicall
    7df2:	ff 91       	pop	r31
    7df4:	ef 91       	pop	r30
    7df6:	bf 91       	pop	r27
    7df8:	af 91       	pop	r26
    7dfa:	9f 91       	pop	r25
    7dfc:	8f 91       	pop	r24
    7dfe:	7f 91       	pop	r23
    7e00:	6f 91       	pop	r22
    7e02:	5f 91       	pop	r21
    7e04:	4f 91       	pop	r20
    7e06:	3f 91       	pop	r19
    7e08:	2f 91       	pop	r18
    7e0a:	0f 90       	pop	r0
    7e0c:	0b be       	out	0x3b, r0	; 59
    7e0e:	0f 90       	pop	r0
    7e10:	0f be       	out	0x3f, r0	; 63
    7e12:	0f 90       	pop	r0
    7e14:	1f 90       	pop	r1
    7e16:	18 95       	reti

00007e18 <tc_enable>:
    7e18:	1f 93       	push	r17
    7e1a:	cf 93       	push	r28
    7e1c:	df 93       	push	r29
    7e1e:	1f 92       	push	r1
    7e20:	1f 92       	push	r1
    7e22:	cd b7       	in	r28, 0x3d	; 61
    7e24:	de b7       	in	r29, 0x3e	; 62
    7e26:	2f b7       	in	r18, 0x3f	; 63
    7e28:	2a 83       	std	Y+2, r18	; 0x02
    7e2a:	f8 94       	cli
    7e2c:	1a 81       	ldd	r17, Y+2	; 0x02
    7e2e:	28 2f       	mov	r18, r24
    7e30:	39 2f       	mov	r19, r25
    7e32:	21 15       	cp	r18, r1
    7e34:	88 e0       	ldi	r24, 0x08	; 8
    7e36:	38 07       	cpc	r19, r24
    7e38:	49 f4       	brne	.+18     	; 0x7e4c <tc_enable+0x34>
    7e3a:	61 e0       	ldi	r22, 0x01	; 1
    7e3c:	83 e0       	ldi	r24, 0x03	; 3
    7e3e:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
    7e42:	64 e0       	ldi	r22, 0x04	; 4
    7e44:	83 e0       	ldi	r24, 0x03	; 3
    7e46:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
    7e4a:	4f c0       	rjmp	.+158    	; 0x7eea <tc_enable+0xd2>
    7e4c:	20 34       	cpi	r18, 0x40	; 64
    7e4e:	88 e0       	ldi	r24, 0x08	; 8
    7e50:	38 07       	cpc	r19, r24
    7e52:	49 f4       	brne	.+18     	; 0x7e66 <tc_enable+0x4e>
    7e54:	62 e0       	ldi	r22, 0x02	; 2
    7e56:	83 e0       	ldi	r24, 0x03	; 3
    7e58:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
    7e5c:	64 e0       	ldi	r22, 0x04	; 4
    7e5e:	83 e0       	ldi	r24, 0x03	; 3
    7e60:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
    7e64:	42 c0       	rjmp	.+132    	; 0x7eea <tc_enable+0xd2>
    7e66:	21 15       	cp	r18, r1
    7e68:	89 e0       	ldi	r24, 0x09	; 9
    7e6a:	38 07       	cpc	r19, r24
    7e6c:	49 f4       	brne	.+18     	; 0x7e80 <tc_enable+0x68>
    7e6e:	61 e0       	ldi	r22, 0x01	; 1
    7e70:	84 e0       	ldi	r24, 0x04	; 4
    7e72:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
    7e76:	64 e0       	ldi	r22, 0x04	; 4
    7e78:	84 e0       	ldi	r24, 0x04	; 4
    7e7a:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
    7e7e:	35 c0       	rjmp	.+106    	; 0x7eea <tc_enable+0xd2>
    7e80:	20 34       	cpi	r18, 0x40	; 64
    7e82:	89 e0       	ldi	r24, 0x09	; 9
    7e84:	38 07       	cpc	r19, r24
    7e86:	49 f4       	brne	.+18     	; 0x7e9a <tc_enable+0x82>
    7e88:	62 e0       	ldi	r22, 0x02	; 2
    7e8a:	84 e0       	ldi	r24, 0x04	; 4
    7e8c:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
    7e90:	64 e0       	ldi	r22, 0x04	; 4
    7e92:	84 e0       	ldi	r24, 0x04	; 4
    7e94:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
    7e98:	28 c0       	rjmp	.+80     	; 0x7eea <tc_enable+0xd2>
    7e9a:	21 15       	cp	r18, r1
    7e9c:	8a e0       	ldi	r24, 0x0A	; 10
    7e9e:	38 07       	cpc	r19, r24
    7ea0:	49 f4       	brne	.+18     	; 0x7eb4 <tc_enable+0x9c>
    7ea2:	61 e0       	ldi	r22, 0x01	; 1
    7ea4:	85 e0       	ldi	r24, 0x05	; 5
    7ea6:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
    7eaa:	64 e0       	ldi	r22, 0x04	; 4
    7eac:	85 e0       	ldi	r24, 0x05	; 5
    7eae:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
    7eb2:	1b c0       	rjmp	.+54     	; 0x7eea <tc_enable+0xd2>
    7eb4:	20 34       	cpi	r18, 0x40	; 64
    7eb6:	8a e0       	ldi	r24, 0x0A	; 10
    7eb8:	38 07       	cpc	r19, r24
    7eba:	49 f4       	brne	.+18     	; 0x7ece <tc_enable+0xb6>
    7ebc:	62 e0       	ldi	r22, 0x02	; 2
    7ebe:	85 e0       	ldi	r24, 0x05	; 5
    7ec0:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
    7ec4:	64 e0       	ldi	r22, 0x04	; 4
    7ec6:	85 e0       	ldi	r24, 0x05	; 5
    7ec8:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
    7ecc:	0e c0       	rjmp	.+28     	; 0x7eea <tc_enable+0xd2>
    7ece:	21 15       	cp	r18, r1
    7ed0:	3b 40       	sbci	r19, 0x0B	; 11
    7ed2:	49 f4       	brne	.+18     	; 0x7ee6 <tc_enable+0xce>
    7ed4:	61 e0       	ldi	r22, 0x01	; 1
    7ed6:	86 e0       	ldi	r24, 0x06	; 6
    7ed8:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
    7edc:	64 e0       	ldi	r22, 0x04	; 4
    7ede:	86 e0       	ldi	r24, 0x06	; 6
    7ee0:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
    7ee4:	02 c0       	rjmp	.+4      	; 0x7eea <tc_enable+0xd2>
    7ee6:	1f bf       	out	0x3f, r17	; 63
    7ee8:	10 c0       	rjmp	.+32     	; 0x7f0a <tc_enable+0xf2>
    7eea:	80 91 ae 27 	lds	r24, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    7eee:	8f 3f       	cpi	r24, 0xFF	; 255
    7ef0:	09 f4       	brne	.+2      	; 0x7ef4 <tc_enable+0xdc>
    7ef2:	ff cf       	rjmp	.-2      	; 0x7ef2 <tc_enable+0xda>
    7ef4:	8f b7       	in	r24, 0x3f	; 63
    7ef6:	89 83       	std	Y+1, r24	; 0x01
    7ef8:	f8 94       	cli
    7efa:	99 81       	ldd	r25, Y+1	; 0x01
    7efc:	ed ea       	ldi	r30, 0xAD	; 173
    7efe:	f7 e2       	ldi	r31, 0x27	; 39
    7f00:	81 81       	ldd	r24, Z+1	; 0x01
    7f02:	8f 5f       	subi	r24, 0xFF	; 255
    7f04:	81 83       	std	Z+1, r24	; 0x01
    7f06:	9f bf       	out	0x3f, r25	; 63
    7f08:	1f bf       	out	0x3f, r17	; 63
    7f0a:	0f 90       	pop	r0
    7f0c:	0f 90       	pop	r0
    7f0e:	df 91       	pop	r29
    7f10:	cf 91       	pop	r28
    7f12:	1f 91       	pop	r17
    7f14:	08 95       	ret

00007f16 <tc_set_overflow_interrupt_callback>:

void tc_set_overflow_interrupt_callback(volatile void *tc,
		tc_callback_t callback)
{
#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    7f16:	81 15       	cp	r24, r1
    7f18:	28 e0       	ldi	r18, 0x08	; 8
    7f1a:	92 07       	cpc	r25, r18
    7f1c:	29 f4       	brne	.+10     	; 0x7f28 <tc_set_overflow_interrupt_callback+0x12>
		tc_tcc0_ovf_callback = callback;
    7f1e:	60 93 63 23 	sts	0x2363, r22	; 0x802363 <tc_tcc0_ovf_callback>
    7f22:	70 93 64 23 	sts	0x2364, r23	; 0x802364 <tc_tcc0_ovf_callback+0x1>
    7f26:	08 95       	ret
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    7f28:	80 34       	cpi	r24, 0x40	; 64
    7f2a:	28 e0       	ldi	r18, 0x08	; 8
    7f2c:	92 07       	cpc	r25, r18
    7f2e:	29 f4       	brne	.+10     	; 0x7f3a <tc_set_overflow_interrupt_callback+0x24>
		tc_tcc1_ovf_callback = callback;
    7f30:	60 93 57 23 	sts	0x2357, r22	; 0x802357 <tc_tcc1_ovf_callback>
    7f34:	70 93 58 23 	sts	0x2358, r23	; 0x802358 <tc_tcc1_ovf_callback+0x1>
    7f38:	08 95       	ret
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    7f3a:	81 15       	cp	r24, r1
    7f3c:	29 e0       	ldi	r18, 0x09	; 9
    7f3e:	92 07       	cpc	r25, r18
    7f40:	29 f4       	brne	.+10     	; 0x7f4c <tc_set_overflow_interrupt_callback+0x36>
		tc_tcd0_ovf_callback = callback;
    7f42:	60 93 4f 23 	sts	0x234F, r22	; 0x80234f <tc_tcd0_ovf_callback>
    7f46:	70 93 50 23 	sts	0x2350, r23	; 0x802350 <tc_tcd0_ovf_callback+0x1>
    7f4a:	08 95       	ret
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    7f4c:	80 34       	cpi	r24, 0x40	; 64
    7f4e:	29 e0       	ldi	r18, 0x09	; 9
    7f50:	92 07       	cpc	r25, r18
    7f52:	29 f4       	brne	.+10     	; 0x7f5e <tc_set_overflow_interrupt_callback+0x48>
		tc_tcd1_ovf_callback = callback;
    7f54:	60 93 43 23 	sts	0x2343, r22	; 0x802343 <tc_tcd1_ovf_callback>
    7f58:	70 93 44 23 	sts	0x2344, r23	; 0x802344 <tc_tcd1_ovf_callback+0x1>
    7f5c:	08 95       	ret
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    7f5e:	81 15       	cp	r24, r1
    7f60:	2a e0       	ldi	r18, 0x0A	; 10
    7f62:	92 07       	cpc	r25, r18
    7f64:	29 f4       	brne	.+10     	; 0x7f70 <tc_set_overflow_interrupt_callback+0x5a>
		tc_tce0_ovf_callback = callback;
    7f66:	60 93 3b 23 	sts	0x233B, r22	; 0x80233b <tc_tce0_ovf_callback>
    7f6a:	70 93 3c 23 	sts	0x233C, r23	; 0x80233c <tc_tce0_ovf_callback+0x1>
    7f6e:	08 95       	ret
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
    7f70:	80 34       	cpi	r24, 0x40	; 64
    7f72:	2a e0       	ldi	r18, 0x0A	; 10
    7f74:	92 07       	cpc	r25, r18
    7f76:	29 f4       	brne	.+10     	; 0x7f82 <tc_set_overflow_interrupt_callback+0x6c>
		tc_tce1_ovf_callback = callback;
    7f78:	60 93 2f 23 	sts	0x232F, r22	; 0x80232f <tc_tce1_ovf_callback>
    7f7c:	70 93 30 23 	sts	0x2330, r23	; 0x802330 <tc_tce1_ovf_callback+0x1>
    7f80:	08 95       	ret
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
    7f82:	81 15       	cp	r24, r1
    7f84:	9b 40       	sbci	r25, 0x0B	; 11
    7f86:	21 f4       	brne	.+8      	; 0x7f90 <tc_set_overflow_interrupt_callback+0x7a>
		tc_tcf0_ovf_callback = callback;
    7f88:	60 93 27 23 	sts	0x2327, r22	; 0x802327 <tc_tcf0_ovf_callback>
    7f8c:	70 93 28 23 	sts	0x2328, r23	; 0x802328 <tc_tcf0_ovf_callback+0x1>
    7f90:	08 95       	ret

00007f92 <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
    7f92:	cf 93       	push	r28
    7f94:	df 93       	push	r29
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
    7f96:	e0 91 65 23 	lds	r30, 0x2365	; 0x802365 <transfer>
    7f9a:	f0 91 66 23 	lds	r31, 0x2366	; 0x802366 <transfer+0x1>
    7f9e:	84 81       	ldd	r24, Z+4	; 0x04

	if (master_status & TWI_MASTER_ARBLOST_bm) {
    7fa0:	83 ff       	sbrs	r24, 3
    7fa2:	08 c0       	rjmp	.+16     	; 0x7fb4 <twim_interrupt_handler+0x22>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
    7fa4:	88 60       	ori	r24, 0x08	; 8
    7fa6:	84 83       	std	Z+4, r24	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
    7fa8:	83 e0       	ldi	r24, 0x03	; 3
    7faa:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_BUSY;
    7fac:	86 ef       	ldi	r24, 0xF6	; 246
    7fae:	80 93 6f 23 	sts	0x236F, r24	; 0x80236f <transfer+0xa>
    7fb2:	83 c0       	rjmp	.+262    	; 0x80ba <twim_interrupt_handler+0x128>

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
    7fb4:	98 2f       	mov	r25, r24
    7fb6:	94 71       	andi	r25, 0x14	; 20
    7fb8:	31 f0       	breq	.+12     	; 0x7fc6 <twim_interrupt_handler+0x34>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    7fba:	83 e0       	ldi	r24, 0x03	; 3
    7fbc:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_IO_ERROR;
    7fbe:	8f ef       	ldi	r24, 0xFF	; 255
    7fc0:	80 93 6f 23 	sts	0x236F, r24	; 0x80236f <transfer+0xa>
    7fc4:	7a c0       	rjmp	.+244    	; 0x80ba <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {
    7fc6:	86 ff       	sbrs	r24, 6
    7fc8:	43 c0       	rjmp	.+134    	; 0x8050 <twim_interrupt_handler+0xbe>
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    7fca:	c5 e6       	ldi	r28, 0x65	; 101
    7fcc:	d3 e2       	ldi	r29, 0x23	; 35
    7fce:	aa 81       	ldd	r26, Y+2	; 0x02
    7fd0:	bb 81       	ldd	r27, Y+3	; 0x03

	if (transfer.addr_count < pkg->addr_length) {
    7fd2:	8c 81       	ldd	r24, Y+4	; 0x04
    7fd4:	9d 81       	ldd	r25, Y+5	; 0x05
    7fd6:	14 96       	adiw	r26, 0x04	; 4
    7fd8:	2d 91       	ld	r18, X+
    7fda:	3c 91       	ld	r19, X
    7fdc:	15 97       	sbiw	r26, 0x05	; 5
    7fde:	82 17       	cp	r24, r18
    7fe0:	93 07       	cpc	r25, r19
    7fe2:	6c f4       	brge	.+26     	; 0x7ffe <twim_interrupt_handler+0x6c>

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];
    7fe4:	9c 01       	movw	r18, r24
    7fe6:	2f 5f       	subi	r18, 0xFF	; 255
    7fe8:	3f 4f       	sbci	r19, 0xFF	; 255
    7fea:	20 93 69 23 	sts	0x2369, r18	; 0x802369 <transfer+0x4>
    7fee:	30 93 6a 23 	sts	0x236A, r19	; 0x80236a <transfer+0x5>
    7ff2:	a8 0f       	add	r26, r24
    7ff4:	b9 1f       	adc	r27, r25
    7ff6:	11 96       	adiw	r26, 0x01	; 1
    7ff8:	8c 91       	ld	r24, X
    7ffa:	87 83       	std	Z+7, r24	; 0x07
    7ffc:	5e c0       	rjmp	.+188    	; 0x80ba <twim_interrupt_handler+0x128>

	} else if (transfer.data_count < pkg->length) {
    7ffe:	80 91 6b 23 	lds	r24, 0x236B	; 0x80236b <transfer+0x6>
    8002:	90 91 6c 23 	lds	r25, 0x236C	; 0x80236c <transfer+0x7>
    8006:	18 96       	adiw	r26, 0x08	; 8
    8008:	2d 91       	ld	r18, X+
    800a:	3c 91       	ld	r19, X
    800c:	19 97       	sbiw	r26, 0x09	; 9
    800e:	82 17       	cp	r24, r18
    8010:	93 07       	cpc	r25, r19
    8012:	c8 f4       	brcc	.+50     	; 0x8046 <twim_interrupt_handler+0xb4>

		if (transfer.read) {
    8014:	20 91 6d 23 	lds	r18, 0x236D	; 0x80236d <transfer+0x8>
    8018:	22 23       	and	r18, r18
    801a:	21 f0       	breq	.+8      	; 0x8024 <twim_interrupt_handler+0x92>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
    801c:	86 81       	ldd	r24, Z+6	; 0x06
    801e:	81 60       	ori	r24, 0x01	; 1
    8020:	86 83       	std	Z+6, r24	; 0x06
    8022:	4b c0       	rjmp	.+150    	; 0x80ba <twim_interrupt_handler+0x128>

		} else {
			const uint8_t * const data = pkg->buffer;
    8024:	16 96       	adiw	r26, 0x06	; 6
    8026:	2d 91       	ld	r18, X+
    8028:	3c 91       	ld	r19, X
    802a:	17 97       	sbiw	r26, 0x07	; 7
			bus->MASTER.DATA = data[transfer.data_count++];
    802c:	ac 01       	movw	r20, r24
    802e:	4f 5f       	subi	r20, 0xFF	; 255
    8030:	5f 4f       	sbci	r21, 0xFF	; 255
    8032:	40 93 6b 23 	sts	0x236B, r20	; 0x80236b <transfer+0x6>
    8036:	50 93 6c 23 	sts	0x236C, r21	; 0x80236c <transfer+0x7>
    803a:	d9 01       	movw	r26, r18
    803c:	a8 0f       	add	r26, r24
    803e:	b9 1f       	adc	r27, r25
    8040:	8c 91       	ld	r24, X
    8042:	87 83       	std	Z+7, r24	; 0x07
    8044:	3a c0       	rjmp	.+116    	; 0x80ba <twim_interrupt_handler+0x128>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    8046:	83 e0       	ldi	r24, 0x03	; 3
    8048:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = STATUS_OK;
    804a:	10 92 6f 23 	sts	0x236F, r1	; 0x80236f <transfer+0xa>
    804e:	35 c0       	rjmp	.+106    	; 0x80ba <twim_interrupt_handler+0x128>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
    8050:	88 23       	and	r24, r24
    8052:	84 f5       	brge	.+96     	; 0x80b4 <twim_interrupt_handler+0x122>
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
	TWI_t * const         bus = transfer.bus;
	twi_package_t * const pkg = transfer.pkg;
    8054:	a5 e6       	ldi	r26, 0x65	; 101
    8056:	b3 e2       	ldi	r27, 0x23	; 35
    8058:	12 96       	adiw	r26, 0x02	; 2
    805a:	cd 91       	ld	r28, X+
    805c:	dc 91       	ld	r29, X
    805e:	13 97       	sbiw	r26, 0x03	; 3

	if (transfer.data_count < pkg->length) {
    8060:	16 96       	adiw	r26, 0x06	; 6
    8062:	8d 91       	ld	r24, X+
    8064:	9c 91       	ld	r25, X
    8066:	17 97       	sbiw	r26, 0x07	; 7
    8068:	28 85       	ldd	r18, Y+8	; 0x08
    806a:	39 85       	ldd	r19, Y+9	; 0x09
    806c:	82 17       	cp	r24, r18
    806e:	93 07       	cpc	r25, r19
    8070:	d8 f4       	brcc	.+54     	; 0x80a8 <twim_interrupt_handler+0x116>

		uint8_t * const data = pkg->buffer;
    8072:	6e 81       	ldd	r22, Y+6	; 0x06
    8074:	7f 81       	ldd	r23, Y+7	; 0x07
		data[transfer.data_count++] = bus->MASTER.DATA;
    8076:	9c 01       	movw	r18, r24
    8078:	2f 5f       	subi	r18, 0xFF	; 255
    807a:	3f 4f       	sbci	r19, 0xFF	; 255
    807c:	20 93 6b 23 	sts	0x236B, r18	; 0x80236b <transfer+0x6>
    8080:	30 93 6c 23 	sts	0x236C, r19	; 0x80236c <transfer+0x7>
    8084:	47 81       	ldd	r20, Z+7	; 0x07
    8086:	db 01       	movw	r26, r22
    8088:	a8 0f       	add	r26, r24
    808a:	b9 1f       	adc	r27, r25
    808c:	4c 93       	st	X, r20

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
    808e:	88 85       	ldd	r24, Y+8	; 0x08
    8090:	99 85       	ldd	r25, Y+9	; 0x09
    8092:	28 17       	cp	r18, r24
    8094:	39 07       	cpc	r19, r25
    8096:	18 f4       	brcc	.+6      	; 0x809e <twim_interrupt_handler+0x10c>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
    8098:	82 e0       	ldi	r24, 0x02	; 2
    809a:	83 83       	std	Z+3, r24	; 0x03
    809c:	0e c0       	rjmp	.+28     	; 0x80ba <twim_interrupt_handler+0x128>

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
    809e:	87 e0       	ldi	r24, 0x07	; 7
    80a0:	83 83       	std	Z+3, r24	; 0x03
			transfer.status = STATUS_OK;
    80a2:	10 92 6f 23 	sts	0x236F, r1	; 0x80236f <transfer+0xa>
    80a6:	09 c0       	rjmp	.+18     	; 0x80ba <twim_interrupt_handler+0x128>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
    80a8:	83 e0       	ldi	r24, 0x03	; 3
    80aa:	83 83       	std	Z+3, r24	; 0x03
		transfer.status = ERR_NO_MEMORY;
    80ac:	89 ef       	ldi	r24, 0xF9	; 249
    80ae:	80 93 6f 23 	sts	0x236F, r24	; 0x80236f <transfer+0xa>
    80b2:	03 c0       	rjmp	.+6      	; 0x80ba <twim_interrupt_handler+0x128>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
    80b4:	8b ef       	ldi	r24, 0xFB	; 251
    80b6:	80 93 6f 23 	sts	0x236F, r24	; 0x80236f <transfer+0xa>
	}
}
    80ba:	df 91       	pop	r29
    80bc:	cf 91       	pop	r28
    80be:	08 95       	ret

000080c0 <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
    80c0:	1f 92       	push	r1
    80c2:	0f 92       	push	r0
    80c4:	0f b6       	in	r0, 0x3f	; 63
    80c6:	0f 92       	push	r0
    80c8:	11 24       	eor	r1, r1
    80ca:	0b b6       	in	r0, 0x3b	; 59
    80cc:	0f 92       	push	r0
    80ce:	2f 93       	push	r18
    80d0:	3f 93       	push	r19
    80d2:	4f 93       	push	r20
    80d4:	5f 93       	push	r21
    80d6:	6f 93       	push	r22
    80d8:	7f 93       	push	r23
    80da:	8f 93       	push	r24
    80dc:	9f 93       	push	r25
    80de:	af 93       	push	r26
    80e0:	bf 93       	push	r27
    80e2:	ef 93       	push	r30
    80e4:	ff 93       	push	r31
    80e6:	55 df       	rcall	.-342    	; 0x7f92 <twim_interrupt_handler>
    80e8:	ff 91       	pop	r31
    80ea:	ef 91       	pop	r30
    80ec:	bf 91       	pop	r27
    80ee:	af 91       	pop	r26
    80f0:	9f 91       	pop	r25
    80f2:	8f 91       	pop	r24
    80f4:	7f 91       	pop	r23
    80f6:	6f 91       	pop	r22
    80f8:	5f 91       	pop	r21
    80fa:	4f 91       	pop	r20
    80fc:	3f 91       	pop	r19
    80fe:	2f 91       	pop	r18
    8100:	0f 90       	pop	r0
    8102:	0b be       	out	0x3b, r0	; 59
    8104:	0f 90       	pop	r0
    8106:	0f be       	out	0x3f, r0	; 63
    8108:	0f 90       	pop	r0
    810a:	1f 90       	pop	r1
    810c:	18 95       	reti

0000810e <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
    810e:	1f 92       	push	r1
    8110:	0f 92       	push	r0
    8112:	0f b6       	in	r0, 0x3f	; 63
    8114:	0f 92       	push	r0
    8116:	11 24       	eor	r1, r1
    8118:	0b b6       	in	r0, 0x3b	; 59
    811a:	0f 92       	push	r0
    811c:	2f 93       	push	r18
    811e:	3f 93       	push	r19
    8120:	4f 93       	push	r20
    8122:	5f 93       	push	r21
    8124:	6f 93       	push	r22
    8126:	7f 93       	push	r23
    8128:	8f 93       	push	r24
    812a:	9f 93       	push	r25
    812c:	af 93       	push	r26
    812e:	bf 93       	push	r27
    8130:	ef 93       	push	r30
    8132:	ff 93       	push	r31
    8134:	2e df       	rcall	.-420    	; 0x7f92 <twim_interrupt_handler>
    8136:	ff 91       	pop	r31
    8138:	ef 91       	pop	r30
    813a:	bf 91       	pop	r27
    813c:	af 91       	pop	r26
    813e:	9f 91       	pop	r25
    8140:	8f 91       	pop	r24
    8142:	7f 91       	pop	r23
    8144:	6f 91       	pop	r22
    8146:	5f 91       	pop	r21
    8148:	4f 91       	pop	r20
    814a:	3f 91       	pop	r19
    814c:	2f 91       	pop	r18
    814e:	0f 90       	pop	r0
    8150:	0b be       	out	0x3b, r0	; 59
    8152:	0f 90       	pop	r0
    8154:	0f be       	out	0x3f, r0	; 63
    8156:	0f 90       	pop	r0
    8158:	1f 90       	pop	r1
    815a:	18 95       	reti

0000815c <twi_master_init>:
 *                  (see \ref twi_options_t)
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arguments in \c opt.
 */
status_code_t twi_master_init(TWI_t *twi, const twi_options_t *opt)
{
    815c:	fc 01       	movw	r30, r24
	uint8_t const ctrla = CONF_TWIM_INTLVL | TWI_MASTER_RIEN_bm |
		TWI_MASTER_WIEN_bm | TWI_MASTER_ENABLE_bm;

	twi->MASTER.BAUD   = opt->speed_reg;
    815e:	db 01       	movw	r26, r22
    8160:	14 96       	adiw	r26, 0x04	; 4
    8162:	8c 91       	ld	r24, X
    8164:	85 83       	std	Z+5, r24	; 0x05
	twi->MASTER.CTRLA  = ctrla;
    8166:	88 eb       	ldi	r24, 0xB8	; 184
    8168:	81 83       	std	Z+1, r24	; 0x01
	twi->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
    816a:	81 e0       	ldi	r24, 0x01	; 1
    816c:	84 83       	std	Z+4, r24	; 0x04

	transfer.locked    = false;
    816e:	e5 e6       	ldi	r30, 0x65	; 101
    8170:	f3 e2       	ldi	r31, 0x23	; 35
    8172:	11 86       	std	Z+9, r1	; 0x09
	transfer.status    = STATUS_OK;
    8174:	12 86       	std	Z+10, r1	; 0x0a

	/* Enable configured PMIC interrupt level. */

	PMIC.CTRL |= CONF_PMIC_INTLVL;
    8176:	e0 ea       	ldi	r30, 0xA0	; 160
    8178:	f0 e0       	ldi	r31, 0x00	; 0
    817a:	82 81       	ldd	r24, Z+2	; 0x02
    817c:	82 60       	ori	r24, 0x02	; 2
    817e:	82 83       	std	Z+2, r24	; 0x02

	cpu_irq_enable();
    8180:	78 94       	sei

	return STATUS_OK;
}
    8182:	80 e0       	ldi	r24, 0x00	; 0
    8184:	08 95       	ret

00008186 <twi_master_transfer>:
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 *      - ERR_INVALID_ARG to indicate invalid arguments.
 */
status_code_t twi_master_transfer(TWI_t *twi,
		const twi_package_t *package, bool read)
{
    8186:	cf 93       	push	r28
    8188:	df 93       	push	r29
    818a:	1f 92       	push	r1
    818c:	cd b7       	in	r28, 0x3d	; 61
    818e:	de b7       	in	r29, 0x3e	; 62
    8190:	9c 01       	movw	r18, r24
    8192:	fb 01       	movw	r30, r22
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
    8194:	89 2b       	or	r24, r25
    8196:	09 f4       	brne	.+2      	; 0x819a <twi_master_transfer+0x14>
    8198:	51 c0       	rjmp	.+162    	; 0x823c <twi_master_transfer+0xb6>
    819a:	30 97       	sbiw	r30, 0x00	; 0
    819c:	09 f4       	brne	.+2      	; 0x81a0 <twi_master_transfer+0x1a>
    819e:	50 c0       	rjmp	.+160    	; 0x8240 <twi_master_transfer+0xba>
		return ERR_INVALID_ARG;
	}

	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);
    81a0:	92 85       	ldd	r25, Z+10	; 0x0a
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {
    81a2:	80 91 6e 23 	lds	r24, 0x236E	; 0x80236e <transfer+0x9>
    81a6:	88 23       	and	r24, r24
    81a8:	19 f0       	breq	.+6      	; 0x81b0 <twi_master_transfer+0x2a>

		if (no_wait) { return ERR_BUSY; }
    81aa:	99 23       	and	r25, r25
    81ac:	f1 f3       	breq	.-4      	; 0x81aa <twi_master_transfer+0x24>
    81ae:	4a c0       	rjmp	.+148    	; 0x8244 <twi_master_transfer+0xbe>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    81b0:	8f b7       	in	r24, 0x3f	; 63
    81b2:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    81b4:	f8 94       	cli
	return flags;
    81b6:	89 81       	ldd	r24, Y+1	; 0x01
	}

	irqflags_t const flags = cpu_irq_save ();

	transfer.locked = true;
    81b8:	a5 e6       	ldi	r26, 0x65	; 101
    81ba:	b3 e2       	ldi	r27, 0x23	; 35
    81bc:	91 e0       	ldi	r25, 0x01	; 1
    81be:	19 96       	adiw	r26, 0x09	; 9
    81c0:	9c 93       	st	X, r25
    81c2:	19 97       	sbiw	r26, 0x09	; 9
	transfer.status = OPERATION_IN_PROGRESS;
    81c4:	90 e8       	ldi	r25, 0x80	; 128
    81c6:	1a 96       	adiw	r26, 0x0a	; 10
    81c8:	9c 93       	st	X, r25
    81ca:	1a 97       	sbiw	r26, 0x0a	; 10
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    81cc:	8f bf       	out	0x3f, r24	; 63
	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);

	if (STATUS_OK == status) {
		transfer.bus         = (TWI_t *) twi;
    81ce:	2d 93       	st	X+, r18
    81d0:	3c 93       	st	X, r19
    81d2:	11 97       	sbiw	r26, 0x01	; 1
		transfer.pkg         = (twi_package_t *) package;
    81d4:	12 96       	adiw	r26, 0x02	; 2
    81d6:	6d 93       	st	X+, r22
    81d8:	7c 93       	st	X, r23
    81da:	13 97       	sbiw	r26, 0x03	; 3
		transfer.addr_count  = 0;
    81dc:	14 96       	adiw	r26, 0x04	; 4
    81de:	1d 92       	st	X+, r1
    81e0:	1c 92       	st	X, r1
    81e2:	15 97       	sbiw	r26, 0x05	; 5
		transfer.data_count  = 0;
    81e4:	16 96       	adiw	r26, 0x06	; 6
    81e6:	1d 92       	st	X+, r1
    81e8:	1c 92       	st	X, r1
    81ea:	17 97       	sbiw	r26, 0x07	; 7
		transfer.read        = read;
    81ec:	18 96       	adiw	r26, 0x08	; 8
    81ee:	4c 93       	st	X, r20

		uint8_t const chip = (package->chip) << 1;
    81f0:	80 81       	ld	r24, Z
    81f2:	88 0f       	add	r24, r24

		if (package->addr_length || (false == read)) {
    81f4:	64 81       	ldd	r22, Z+4	; 0x04
    81f6:	75 81       	ldd	r23, Z+5	; 0x05
    81f8:	67 2b       	or	r22, r23
    81fa:	11 f4       	brne	.+4      	; 0x8200 <twi_master_transfer+0x7a>
    81fc:	41 11       	cpse	r20, r1
    81fe:	03 c0       	rjmp	.+6      	; 0x8206 <twi_master_transfer+0x80>
			transfer.bus->MASTER.ADDR = chip;
    8200:	f9 01       	movw	r30, r18
    8202:	86 83       	std	Z+6, r24	; 0x06
    8204:	03 c0       	rjmp	.+6      	; 0x820c <twi_master_transfer+0x86>
		} else if (read) {
			transfer.bus->MASTER.ADDR = chip | 0x01;
    8206:	81 60       	ori	r24, 0x01	; 1
    8208:	f9 01       	movw	r30, r18
    820a:	86 83       	std	Z+6, r24	; 0x06
{
	/* First wait for the driver event handler to indicate something
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);
    820c:	e5 e6       	ldi	r30, 0x65	; 101
    820e:	f3 e2       	ldi	r31, 0x23	; 35
    8210:	92 85       	ldd	r25, Z+10	; 0x0a
    8212:	90 38       	cpi	r25, 0x80	; 128
    8214:	e9 f3       	breq	.-6      	; 0x8210 <twi_master_transfer+0x8a>
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    8216:	f9 01       	movw	r30, r18
    8218:	84 81       	ldd	r24, Z+4	; 0x04
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    821a:	83 70       	andi	r24, 0x03	; 3
    821c:	81 30       	cpi	r24, 0x01	; 1
    821e:	49 f0       	breq	.+18     	; 0x8232 <twi_master_transfer+0xac>
    8220:	a5 e6       	ldi	r26, 0x65	; 101
    8222:	b3 e2       	ldi	r27, 0x23	; 35
    8224:	ed 91       	ld	r30, X+
    8226:	fc 91       	ld	r31, X
    8228:	11 97       	sbiw	r26, 0x01	; 1
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
    822a:	84 81       	ldd	r24, Z+4	; 0x04
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);

	while (! twim_idle(transfer.bus)) { barrier(); }
    822c:	83 70       	andi	r24, 0x03	; 3
    822e:	81 30       	cpi	r24, 0x01	; 1
    8230:	c9 f7       	brne	.-14     	; 0x8224 <twi_master_transfer+0x9e>

	status_code_t const status = transfer.status;
    8232:	e5 e6       	ldi	r30, 0x65	; 101
    8234:	f3 e2       	ldi	r31, 0x23	; 35
    8236:	82 85       	ldd	r24, Z+10	; 0x0a

	transfer.locked = false;
    8238:	11 86       	std	Z+9, r1	; 0x09
    823a:	05 c0       	rjmp	.+10     	; 0x8246 <twi_master_transfer+0xc0>
		const twi_package_t *package, bool read)
{
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
		return ERR_INVALID_ARG;
    823c:	88 ef       	ldi	r24, 0xF8	; 248
    823e:	03 c0       	rjmp	.+6      	; 0x8246 <twi_master_transfer+0xc0>
    8240:	88 ef       	ldi	r24, 0xF8	; 248
    8242:	01 c0       	rjmp	.+2      	; 0x8246 <twi_master_transfer+0xc0>
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {

		if (no_wait) { return ERR_BUSY; }
    8244:	86 ef       	ldi	r24, 0xF6	; 246

		status = twim_release();
	}

	return status;
}
    8246:	0f 90       	pop	r0
    8248:	df 91       	pop	r29
    824a:	cf 91       	pop	r28
    824c:	08 95       	ret

0000824e <udd_sleep_mode>:
	} else {
		// endpoint not halted then call directly callback
		callback();
	}
	return true;
}
    824e:	cf 93       	push	r28
    8250:	df 93       	push	r29
    8252:	1f 92       	push	r1
    8254:	1f 92       	push	r1
    8256:	cd b7       	in	r28, 0x3d	; 61
    8258:	de b7       	in	r29, 0x3e	; 62
    825a:	81 11       	cpse	r24, r1
    825c:	26 c0       	rjmp	.+76     	; 0x82aa <udd_sleep_mode+0x5c>
    825e:	90 91 9c 24 	lds	r25, 0x249C	; 0x80249c <udd_b_idle>
    8262:	99 23       	and	r25, r25
    8264:	f9 f0       	breq	.+62     	; 0x82a4 <udd_sleep_mode+0x56>
    8266:	90 91 ae 27 	lds	r25, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    826a:	91 11       	cpse	r25, r1
    826c:	01 c0       	rjmp	.+2      	; 0x8270 <udd_sleep_mode+0x22>
    826e:	ff cf       	rjmp	.-2      	; 0x826e <udd_sleep_mode+0x20>
    8270:	9f b7       	in	r25, 0x3f	; 63
    8272:	9a 83       	std	Y+2, r25	; 0x02
    8274:	f8 94       	cli
    8276:	2a 81       	ldd	r18, Y+2	; 0x02
    8278:	ed ea       	ldi	r30, 0xAD	; 173
    827a:	f7 e2       	ldi	r31, 0x27	; 39
    827c:	91 81       	ldd	r25, Z+1	; 0x01
    827e:	91 50       	subi	r25, 0x01	; 1
    8280:	91 83       	std	Z+1, r25	; 0x01
    8282:	2f bf       	out	0x3f, r18	; 63
    8284:	0f c0       	rjmp	.+30     	; 0x82a4 <udd_sleep_mode+0x56>
    8286:	90 91 ae 27 	lds	r25, 0x27AE	; 0x8027ae <sleepmgr_locks+0x1>
    828a:	9f 3f       	cpi	r25, 0xFF	; 255
    828c:	09 f4       	brne	.+2      	; 0x8290 <udd_sleep_mode+0x42>
    828e:	ff cf       	rjmp	.-2      	; 0x828e <udd_sleep_mode+0x40>
    8290:	9f b7       	in	r25, 0x3f	; 63
    8292:	99 83       	std	Y+1, r25	; 0x01
    8294:	f8 94       	cli
    8296:	29 81       	ldd	r18, Y+1	; 0x01
    8298:	ed ea       	ldi	r30, 0xAD	; 173
    829a:	f7 e2       	ldi	r31, 0x27	; 39
    829c:	91 81       	ldd	r25, Z+1	; 0x01
    829e:	9f 5f       	subi	r25, 0xFF	; 255
    82a0:	91 83       	std	Z+1, r25	; 0x01
    82a2:	2f bf       	out	0x3f, r18	; 63
    82a4:	80 93 9c 24 	sts	0x249C, r24	; 0x80249c <udd_b_idle>
    82a8:	05 c0       	rjmp	.+10     	; 0x82b4 <udd_sleep_mode+0x66>
    82aa:	90 91 9c 24 	lds	r25, 0x249C	; 0x80249c <udd_b_idle>
    82ae:	99 23       	and	r25, r25
    82b0:	51 f3       	breq	.-44     	; 0x8286 <udd_sleep_mode+0x38>
    82b2:	f8 cf       	rjmp	.-16     	; 0x82a4 <udd_sleep_mode+0x56>
    82b4:	0f 90       	pop	r0
    82b6:	0f 90       	pop	r0
    82b8:	df 91       	pop	r29
    82ba:	cf 91       	pop	r28
    82bc:	08 95       	ret

000082be <udd_ctrl_init>:
    82be:	0f 93       	push	r16
    82c0:	e8 ec       	ldi	r30, 0xC8	; 200
    82c2:	f4 e0       	ldi	r31, 0x04	; 4
    82c4:	80 81       	ld	r24, Z
    82c6:	8f 7d       	andi	r24, 0xDF	; 223
    82c8:	80 83       	st	Z, r24
    82ca:	80 81       	ld	r24, Z
    82cc:	8f 7d       	andi	r24, 0xDF	; 223
    82ce:	80 83       	st	Z, r24
    82d0:	e0 e7       	ldi	r30, 0x70	; 112
    82d2:	f4 e2       	ldi	r31, 0x24	; 36
    82d4:	02 e0       	ldi	r16, 0x02	; 2
    82d6:	05 93       	las	Z, r16
    82d8:	10 92 72 24 	sts	0x2472, r1	; 0x802472 <udd_sram+0x16>
    82dc:	10 92 73 24 	sts	0x2473, r1	; 0x802473 <udd_sram+0x17>
    82e0:	00 e2       	ldi	r16, 0x20	; 32
    82e2:	06 93       	lac	Z, r16
    82e4:	00 e4       	ldi	r16, 0x40	; 64
    82e6:	06 93       	lac	Z, r16
    82e8:	e8 e6       	ldi	r30, 0x68	; 104
    82ea:	f4 e2       	ldi	r31, 0x24	; 36
    82ec:	00 e4       	ldi	r16, 0x40	; 64
    82ee:	06 93       	lac	Z, r16
    82f0:	ed e9       	ldi	r30, 0x9D	; 157
    82f2:	f7 e2       	ldi	r31, 0x27	; 39
    82f4:	14 86       	std	Z+12, r1	; 0x0c
    82f6:	15 86       	std	Z+13, r1	; 0x0d
    82f8:	16 86       	std	Z+14, r1	; 0x0e
    82fa:	17 86       	std	Z+15, r1	; 0x0f
    82fc:	12 86       	std	Z+10, r1	; 0x0a
    82fe:	13 86       	std	Z+11, r1	; 0x0b
    8300:	10 92 59 24 	sts	0x2459, r1	; 0x802459 <udd_ep_control_state>
    8304:	0f 91       	pop	r16
    8306:	08 95       	ret

00008308 <udd_ctrl_stall_data>:
    8308:	0f 93       	push	r16
    830a:	85 e0       	ldi	r24, 0x05	; 5
    830c:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
    8310:	e1 e7       	ldi	r30, 0x71	; 113
    8312:	f4 e2       	ldi	r31, 0x24	; 36
    8314:	04 e0       	ldi	r16, 0x04	; 4
    8316:	05 93       	las	Z, r16
    8318:	e9 e6       	ldi	r30, 0x69	; 105
    831a:	f4 e2       	ldi	r31, 0x24	; 36
    831c:	04 e0       	ldi	r16, 0x04	; 4
    831e:	05 93       	las	Z, r16
    8320:	0f 91       	pop	r16
    8322:	08 95       	ret

00008324 <udd_ctrl_send_zlp_in>:
    8324:	0f 93       	push	r16
    8326:	83 e0       	ldi	r24, 0x03	; 3
    8328:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
    832c:	10 92 72 24 	sts	0x2472, r1	; 0x802472 <udd_sram+0x16>
    8330:	10 92 73 24 	sts	0x2473, r1	; 0x802473 <udd_sram+0x17>
    8334:	e0 e7       	ldi	r30, 0x70	; 112
    8336:	f4 e2       	ldi	r31, 0x24	; 36
    8338:	02 e0       	ldi	r16, 0x02	; 2
    833a:	06 93       	lac	Z, r16
    833c:	0f 91       	pop	r16
    833e:	08 95       	ret

00008340 <udd_ctrl_endofrequest>:
    8340:	e0 91 a9 27 	lds	r30, 0x27A9	; 0x8027a9 <udd_g_ctrlreq+0xc>
    8344:	f0 91 aa 27 	lds	r31, 0x27AA	; 0x8027aa <udd_g_ctrlreq+0xd>
    8348:	30 97       	sbiw	r30, 0x00	; 0
    834a:	09 f0       	breq	.+2      	; 0x834e <udd_ctrl_endofrequest+0xe>
    834c:	19 95       	eicall
    834e:	08 95       	ret

00008350 <udd_ctrl_in_sent>:
    8350:	0f 93       	push	r16
    8352:	cf 93       	push	r28
    8354:	df 93       	push	r29
    8356:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <udd_ep_control_state>
    835a:	83 30       	cpi	r24, 0x03	; 3
    835c:	19 f4       	brne	.+6      	; 0x8364 <udd_ctrl_in_sent+0x14>
    835e:	f0 df       	rcall	.-32     	; 0x8340 <udd_ctrl_endofrequest>
    8360:	ae df       	rcall	.-164    	; 0x82be <udd_ctrl_init>
    8362:	5e c0       	rjmp	.+188    	; 0x8420 <udd_ctrl_in_sent+0xd0>
    8364:	80 91 55 24 	lds	r24, 0x2455	; 0x802455 <udd_ctrl_payload_nb_trans>
    8368:	90 91 56 24 	lds	r25, 0x2456	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    836c:	c0 91 a7 27 	lds	r28, 0x27A7	; 0x8027a7 <udd_g_ctrlreq+0xa>
    8370:	d0 91 a8 27 	lds	r29, 0x27A8	; 0x8027a8 <udd_g_ctrlreq+0xb>
    8374:	c8 1b       	sub	r28, r24
    8376:	d9 0b       	sbc	r29, r25
    8378:	71 f5       	brne	.+92     	; 0x83d6 <udd_ctrl_in_sent+0x86>
    837a:	20 91 57 24 	lds	r18, 0x2457	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    837e:	30 91 58 24 	lds	r19, 0x2458	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    8382:	82 0f       	add	r24, r18
    8384:	93 1f       	adc	r25, r19
    8386:	80 93 57 24 	sts	0x2457, r24	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    838a:	90 93 58 24 	sts	0x2458, r25	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    838e:	20 91 a3 27 	lds	r18, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    8392:	30 91 a4 27 	lds	r19, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    8396:	82 17       	cp	r24, r18
    8398:	93 07       	cpc	r25, r19
    839a:	21 f0       	breq	.+8      	; 0x83a4 <udd_ctrl_in_sent+0x54>
    839c:	80 91 70 23 	lds	r24, 0x2370	; 0x802370 <b_shortpacket.5472>
    83a0:	88 23       	and	r24, r24
    83a2:	41 f0       	breq	.+16     	; 0x83b4 <udd_ctrl_in_sent+0x64>
    83a4:	84 e0       	ldi	r24, 0x04	; 4
    83a6:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
    83aa:	e8 e6       	ldi	r30, 0x68	; 104
    83ac:	f4 e2       	ldi	r31, 0x24	; 36
    83ae:	02 e0       	ldi	r16, 0x02	; 2
    83b0:	06 93       	lac	Z, r16
    83b2:	36 c0       	rjmp	.+108    	; 0x8420 <udd_ctrl_in_sent+0xd0>
    83b4:	e0 91 ab 27 	lds	r30, 0x27AB	; 0x8027ab <udd_g_ctrlreq+0xe>
    83b8:	f0 91 ac 27 	lds	r31, 0x27AC	; 0x8027ac <udd_g_ctrlreq+0xf>
    83bc:	30 97       	sbiw	r30, 0x00	; 0
    83be:	99 f0       	breq	.+38     	; 0x83e6 <udd_ctrl_in_sent+0x96>
    83c0:	19 95       	eicall
    83c2:	88 23       	and	r24, r24
    83c4:	81 f0       	breq	.+32     	; 0x83e6 <udd_ctrl_in_sent+0x96>
    83c6:	10 92 55 24 	sts	0x2455, r1	; 0x802455 <udd_ctrl_payload_nb_trans>
    83ca:	10 92 56 24 	sts	0x2456, r1	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    83ce:	c0 91 a7 27 	lds	r28, 0x27A7	; 0x8027a7 <udd_g_ctrlreq+0xa>
    83d2:	d0 91 a8 27 	lds	r29, 0x27A8	; 0x8027a8 <udd_g_ctrlreq+0xb>
    83d6:	c0 34       	cpi	r28, 0x40	; 64
    83d8:	d1 05       	cpc	r29, r1
    83da:	28 f0       	brcs	.+10     	; 0x83e6 <udd_ctrl_in_sent+0x96>
    83dc:	10 92 70 23 	sts	0x2370, r1	; 0x802370 <b_shortpacket.5472>
    83e0:	c0 e4       	ldi	r28, 0x40	; 64
    83e2:	d0 e0       	ldi	r29, 0x00	; 0
    83e4:	03 c0       	rjmp	.+6      	; 0x83ec <udd_ctrl_in_sent+0x9c>
    83e6:	81 e0       	ldi	r24, 0x01	; 1
    83e8:	80 93 70 23 	sts	0x2370, r24	; 0x802370 <b_shortpacket.5472>
    83ec:	ec e5       	ldi	r30, 0x5C	; 92
    83ee:	f4 e2       	ldi	r31, 0x24	; 36
    83f0:	c6 8b       	std	Z+22, r28	; 0x16
    83f2:	d7 8b       	std	Z+23, r29	; 0x17
    83f4:	80 91 55 24 	lds	r24, 0x2455	; 0x802455 <udd_ctrl_payload_nb_trans>
    83f8:	90 91 56 24 	lds	r25, 0x2456	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    83fc:	20 91 a5 27 	lds	r18, 0x27A5	; 0x8027a5 <udd_g_ctrlreq+0x8>
    8400:	30 91 a6 27 	lds	r19, 0x27A6	; 0x8027a6 <udd_g_ctrlreq+0x9>
    8404:	28 0f       	add	r18, r24
    8406:	39 1f       	adc	r19, r25
    8408:	20 8f       	std	Z+24, r18	; 0x18
    840a:	31 8f       	std	Z+25, r19	; 0x19
    840c:	c8 0f       	add	r28, r24
    840e:	d9 1f       	adc	r29, r25
    8410:	c0 93 55 24 	sts	0x2455, r28	; 0x802455 <udd_ctrl_payload_nb_trans>
    8414:	d0 93 56 24 	sts	0x2456, r29	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    8418:	e0 e7       	ldi	r30, 0x70	; 112
    841a:	f4 e2       	ldi	r31, 0x24	; 36
    841c:	02 e0       	ldi	r16, 0x02	; 2
    841e:	06 93       	lac	Z, r16
    8420:	df 91       	pop	r29
    8422:	cf 91       	pop	r28
    8424:	0f 91       	pop	r16
    8426:	08 95       	ret

00008428 <udd_ep_get_size>:
    8428:	fc 01       	movw	r30, r24
    842a:	81 81       	ldd	r24, Z+1	; 0x01
    842c:	e8 2f       	mov	r30, r24
    842e:	e7 70       	andi	r30, 0x07	; 7
    8430:	8e 2f       	mov	r24, r30
    8432:	90 e0       	ldi	r25, 0x00	; 0
    8434:	fc 01       	movw	r30, r24
    8436:	31 97       	sbiw	r30, 0x01	; 1
    8438:	e7 30       	cpi	r30, 0x07	; 7
    843a:	f1 05       	cpc	r31, r1
    843c:	d8 f4       	brcc	.+54     	; 0x8474 <udd_ep_get_size+0x4c>
    843e:	88 27       	eor	r24, r24
    8440:	e2 50       	subi	r30, 0x02	; 2
    8442:	ff 4f       	sbci	r31, 0xFF	; 255
    8444:	8f 4f       	sbci	r24, 0xFF	; 255
    8446:	0c 94 22 63 	jmp	0xc644	; 0xc644 <__tablejump2__>
    844a:	80 e1       	ldi	r24, 0x10	; 16
    844c:	90 e0       	ldi	r25, 0x00	; 0
    844e:	08 95       	ret
    8450:	80 e2       	ldi	r24, 0x20	; 32
    8452:	90 e0       	ldi	r25, 0x00	; 0
    8454:	08 95       	ret
    8456:	80 e4       	ldi	r24, 0x40	; 64
    8458:	90 e0       	ldi	r25, 0x00	; 0
    845a:	08 95       	ret
    845c:	80 e8       	ldi	r24, 0x80	; 128
    845e:	90 e0       	ldi	r25, 0x00	; 0
    8460:	08 95       	ret
    8462:	80 e0       	ldi	r24, 0x00	; 0
    8464:	91 e0       	ldi	r25, 0x01	; 1
    8466:	08 95       	ret
    8468:	80 e0       	ldi	r24, 0x00	; 0
    846a:	92 e0       	ldi	r25, 0x02	; 2
    846c:	08 95       	ret
    846e:	8f ef       	ldi	r24, 0xFF	; 255
    8470:	93 e0       	ldi	r25, 0x03	; 3
    8472:	08 95       	ret
    8474:	88 e0       	ldi	r24, 0x08	; 8
    8476:	90 e0       	ldi	r25, 0x00	; 0
    8478:	08 95       	ret

0000847a <udd_ep_get_job>:
    847a:	28 2f       	mov	r18, r24
    847c:	2f 70       	andi	r18, 0x0F	; 15
    847e:	30 e0       	ldi	r19, 0x00	; 0
    8480:	22 0f       	add	r18, r18
    8482:	33 1f       	adc	r19, r19
    8484:	08 2e       	mov	r0, r24
    8486:	00 0c       	add	r0, r0
    8488:	99 0b       	sbc	r25, r25
    848a:	88 27       	eor	r24, r24
    848c:	99 0f       	add	r25, r25
    848e:	88 1f       	adc	r24, r24
    8490:	99 27       	eor	r25, r25
    8492:	82 0f       	add	r24, r18
    8494:	93 1f       	adc	r25, r19
    8496:	02 97       	sbiw	r24, 0x02	; 2
    8498:	9c 01       	movw	r18, r24
    849a:	22 0f       	add	r18, r18
    849c:	33 1f       	adc	r19, r19
    849e:	22 0f       	add	r18, r18
    84a0:	33 1f       	adc	r19, r19
    84a2:	22 0f       	add	r18, r18
    84a4:	33 1f       	adc	r19, r19
    84a6:	82 0f       	add	r24, r18
    84a8:	93 1f       	adc	r25, r19
    84aa:	8f 50       	subi	r24, 0x0F	; 15
    84ac:	9c 4d       	sbci	r25, 0xDC	; 220
    84ae:	08 95       	ret

000084b0 <udd_ctrl_interrupt_tc_setup>:
    84b0:	0f 93       	push	r16
    84b2:	cf 93       	push	r28
    84b4:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    84b8:	80 ff       	sbrs	r24, 0
    84ba:	65 c0       	rjmp	.+202    	; 0x8586 <udd_ctrl_interrupt_tc_setup+0xd6>
    84bc:	81 e0       	ldi	r24, 0x01	; 1
    84be:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    84c2:	e8 e6       	ldi	r30, 0x68	; 104
    84c4:	f4 e2       	ldi	r31, 0x24	; 36
    84c6:	00 e8       	ldi	r16, 0x80	; 128
    84c8:	06 93       	lac	Z, r16
    84ca:	e0 e7       	ldi	r30, 0x70	; 112
    84cc:	f4 e2       	ldi	r31, 0x24	; 36
    84ce:	00 e8       	ldi	r16, 0x80	; 128
    84d0:	06 93       	lac	Z, r16
    84d2:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
    84d6:	e8 e6       	ldi	r30, 0x68	; 104
    84d8:	f4 e2       	ldi	r31, 0x24	; 36
    84da:	00 e1       	ldi	r16, 0x10	; 16
    84dc:	06 93       	lac	Z, r16
    84de:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <udd_ep_control_state>
    84e2:	88 23       	and	r24, r24
    84e4:	29 f0       	breq	.+10     	; 0x84f0 <udd_ctrl_interrupt_tc_setup+0x40>
    84e6:	83 50       	subi	r24, 0x03	; 3
    84e8:	82 30       	cpi	r24, 0x02	; 2
    84ea:	08 f4       	brcc	.+2      	; 0x84ee <udd_ctrl_interrupt_tc_setup+0x3e>
    84ec:	29 df       	rcall	.-430    	; 0x8340 <udd_ctrl_endofrequest>
    84ee:	e7 de       	rcall	.-562    	; 0x82be <udd_ctrl_init>
    84f0:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <udd_sram+0xe>
    84f4:	90 91 6b 24 	lds	r25, 0x246B	; 0x80246b <udd_sram+0xf>
    84f8:	08 97       	sbiw	r24, 0x08	; 8
    84fa:	09 f0       	breq	.+2      	; 0x84fe <udd_ctrl_interrupt_tc_setup+0x4e>
    84fc:	46 c0       	rjmp	.+140    	; 0x858a <udd_ctrl_interrupt_tc_setup+0xda>
    84fe:	88 e0       	ldi	r24, 0x08	; 8
    8500:	e5 e1       	ldi	r30, 0x15	; 21
    8502:	f4 e2       	ldi	r31, 0x24	; 36
    8504:	ad e9       	ldi	r26, 0x9D	; 157
    8506:	b7 e2       	ldi	r27, 0x27	; 39
    8508:	01 90       	ld	r0, Z+
    850a:	0d 92       	st	X+, r0
    850c:	8a 95       	dec	r24
    850e:	e1 f7       	brne	.-8      	; 0x8508 <udd_ctrl_interrupt_tc_setup+0x58>
    8510:	e8 ec       	ldi	r30, 0xC8	; 200
    8512:	f4 e0       	ldi	r31, 0x04	; 4
    8514:	80 81       	ld	r24, Z
    8516:	80 62       	ori	r24, 0x20	; 32
    8518:	80 83       	st	Z, r24
    851a:	80 81       	ld	r24, Z
    851c:	80 62       	ori	r24, 0x20	; 32
    851e:	80 83       	st	Z, r24
    8520:	0e 94 7e 5f 	call	0xbefc	; 0xbefc <udc_process_setup>
    8524:	c8 2f       	mov	r28, r24
    8526:	81 11       	cpse	r24, r1
    8528:	03 c0       	rjmp	.+6      	; 0x8530 <udd_ctrl_interrupt_tc_setup+0x80>
    852a:	ee de       	rcall	.-548    	; 0x8308 <udd_ctrl_stall_data>
    852c:	c1 e0       	ldi	r28, 0x01	; 1
    852e:	2e c0       	rjmp	.+92     	; 0x858c <udd_ctrl_interrupt_tc_setup+0xdc>
    8530:	80 91 9d 27 	lds	r24, 0x279D	; 0x80279d <udd_g_ctrlreq>
    8534:	88 23       	and	r24, r24
    8536:	6c f4       	brge	.+26     	; 0x8552 <udd_ctrl_interrupt_tc_setup+0xa2>
    8538:	10 92 57 24 	sts	0x2457, r1	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    853c:	10 92 58 24 	sts	0x2458, r1	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    8540:	10 92 55 24 	sts	0x2455, r1	; 0x802455 <udd_ctrl_payload_nb_trans>
    8544:	10 92 56 24 	sts	0x2456, r1	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    8548:	82 e0       	ldi	r24, 0x02	; 2
    854a:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
    854e:	00 df       	rcall	.-512    	; 0x8350 <udd_ctrl_in_sent>
    8550:	1d c0       	rjmp	.+58     	; 0x858c <udd_ctrl_interrupt_tc_setup+0xdc>
    8552:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    8556:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    855a:	89 2b       	or	r24, r25
    855c:	11 f4       	brne	.+4      	; 0x8562 <udd_ctrl_interrupt_tc_setup+0xb2>
    855e:	e2 de       	rcall	.-572    	; 0x8324 <udd_ctrl_send_zlp_in>
    8560:	15 c0       	rjmp	.+42     	; 0x858c <udd_ctrl_interrupt_tc_setup+0xdc>
    8562:	10 92 57 24 	sts	0x2457, r1	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    8566:	10 92 58 24 	sts	0x2458, r1	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    856a:	10 92 55 24 	sts	0x2455, r1	; 0x802455 <udd_ctrl_payload_nb_trans>
    856e:	10 92 56 24 	sts	0x2456, r1	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    8572:	81 e0       	ldi	r24, 0x01	; 1
    8574:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
    8578:	e8 e6       	ldi	r30, 0x68	; 104
    857a:	f4 e2       	ldi	r31, 0x24	; 36
    857c:	02 e0       	ldi	r16, 0x02	; 2
    857e:	06 93       	lac	Z, r16
    8580:	00 e2       	ldi	r16, 0x20	; 32
    8582:	06 93       	lac	Z, r16
    8584:	03 c0       	rjmp	.+6      	; 0x858c <udd_ctrl_interrupt_tc_setup+0xdc>
    8586:	c0 e0       	ldi	r28, 0x00	; 0
    8588:	01 c0       	rjmp	.+2      	; 0x858c <udd_ctrl_interrupt_tc_setup+0xdc>
    858a:	c1 e0       	ldi	r28, 0x01	; 1
    858c:	8c 2f       	mov	r24, r28
    858e:	cf 91       	pop	r28
    8590:	0f 91       	pop	r16
    8592:	08 95       	ret

00008594 <udd_ep_trans_complet>:
    8594:	8f 92       	push	r8
    8596:	9f 92       	push	r9
    8598:	af 92       	push	r10
    859a:	bf 92       	push	r11
    859c:	df 92       	push	r13
    859e:	ef 92       	push	r14
    85a0:	ff 92       	push	r15
    85a2:	0f 93       	push	r16
    85a4:	1f 93       	push	r17
    85a6:	cf 93       	push	r28
    85a8:	df 93       	push	r29
    85aa:	d8 2e       	mov	r13, r24
    85ac:	66 df       	rcall	.-308    	; 0x847a <udd_ep_get_job>
    85ae:	8c 01       	movw	r16, r24
    85b0:	cd 2d       	mov	r28, r13
    85b2:	cf 70       	andi	r28, 0x0F	; 15
    85b4:	d0 e0       	ldi	r29, 0x00	; 0
    85b6:	ce 01       	movw	r24, r28
    85b8:	88 0f       	add	r24, r24
    85ba:	99 1f       	adc	r25, r25
    85bc:	cd 2d       	mov	r28, r13
    85be:	0d 2c       	mov	r0, r13
    85c0:	00 0c       	add	r0, r0
    85c2:	dd 0b       	sbc	r29, r29
    85c4:	cc 27       	eor	r28, r28
    85c6:	dd 0f       	add	r29, r29
    85c8:	cc 1f       	adc	r28, r28
    85ca:	dd 27       	eor	r29, r29
    85cc:	c8 0f       	add	r28, r24
    85ce:	d9 1f       	adc	r29, r25
    85d0:	ce 01       	movw	r24, r28
    85d2:	88 0f       	add	r24, r24
    85d4:	99 1f       	adc	r25, r25
    85d6:	88 0f       	add	r24, r24
    85d8:	99 1f       	adc	r25, r25
    85da:	88 0f       	add	r24, r24
    85dc:	99 1f       	adc	r25, r25
    85de:	9c 01       	movw	r18, r24
    85e0:	28 59       	subi	r18, 0x98	; 152
    85e2:	3b 4d       	sbci	r19, 0xDB	; 219
    85e4:	79 01       	movw	r14, r18
    85e6:	c9 01       	movw	r24, r18
    85e8:	1f df       	rcall	.-450    	; 0x8428 <udd_ep_get_size>
    85ea:	4c 01       	movw	r8, r24
    85ec:	dd 20       	and	r13, r13
    85ee:	0c f0       	brlt	.+2      	; 0x85f2 <udd_ep_trans_complet+0x5e>
    85f0:	7b c0       	rjmp	.+246    	; 0x86e8 <udd_ep_trans_complet+0x154>
    85f2:	fe 01       	movw	r30, r28
    85f4:	ee 0f       	add	r30, r30
    85f6:	ff 1f       	adc	r31, r31
    85f8:	ee 0f       	add	r30, r30
    85fa:	ff 1f       	adc	r31, r31
    85fc:	ee 0f       	add	r30, r30
    85fe:	ff 1f       	adc	r31, r31
    8600:	e4 5a       	subi	r30, 0xA4	; 164
    8602:	fb 4d       	sbci	r31, 0xDB	; 219
    8604:	22 89       	ldd	r18, Z+18	; 0x12
    8606:	33 89       	ldd	r19, Z+19	; 0x13
    8608:	d8 01       	movw	r26, r16
    860a:	15 96       	adiw	r26, 0x05	; 5
    860c:	8d 91       	ld	r24, X+
    860e:	9c 91       	ld	r25, X
    8610:	16 97       	sbiw	r26, 0x06	; 6
    8612:	82 0f       	add	r24, r18
    8614:	93 1f       	adc	r25, r19
    8616:	15 96       	adiw	r26, 0x05	; 5
    8618:	8d 93       	st	X+, r24
    861a:	9c 93       	st	X, r25
    861c:	16 97       	sbiw	r26, 0x06	; 6
    861e:	13 96       	adiw	r26, 0x03	; 3
    8620:	2d 91       	ld	r18, X+
    8622:	3c 91       	ld	r19, X
    8624:	14 97       	sbiw	r26, 0x04	; 4
    8626:	82 17       	cp	r24, r18
    8628:	93 07       	cpc	r25, r19
    862a:	09 f4       	brne	.+2      	; 0x862e <udd_ep_trans_complet+0x9a>
    862c:	47 c0       	rjmp	.+142    	; 0x86bc <udd_ep_trans_complet+0x128>
    862e:	28 1b       	sub	r18, r24
    8630:	39 0b       	sbc	r19, r25
    8632:	21 15       	cp	r18, r1
    8634:	b4 e0       	ldi	r27, 0x04	; 4
    8636:	3b 07       	cpc	r19, r27
    8638:	40 f0       	brcs	.+16     	; 0x864a <udd_ep_trans_complet+0xb6>
    863a:	2f ef       	ldi	r18, 0xFF	; 255
    863c:	33 e0       	ldi	r19, 0x03	; 3
    863e:	c9 01       	movw	r24, r18
    8640:	b4 01       	movw	r22, r8
    8642:	0e 94 bd 62 	call	0xc57a	; 0xc57a <__udivmodhi4>
    8646:	28 1b       	sub	r18, r24
    8648:	39 0b       	sbc	r19, r25
    864a:	f8 01       	movw	r30, r16
    864c:	80 81       	ld	r24, Z
    864e:	81 ff       	sbrs	r24, 1
    8650:	0a c0       	rjmp	.+20     	; 0x8666 <udd_ep_trans_complet+0xd2>
    8652:	c9 01       	movw	r24, r18
    8654:	b4 01       	movw	r22, r8
    8656:	0e 94 bd 62 	call	0xc57a	; 0xc57a <__udivmodhi4>
    865a:	41 e0       	ldi	r20, 0x01	; 1
    865c:	89 2b       	or	r24, r25
    865e:	09 f0       	breq	.+2      	; 0x8662 <udd_ep_trans_complet+0xce>
    8660:	40 e0       	ldi	r20, 0x00	; 0
    8662:	84 2f       	mov	r24, r20
    8664:	01 c0       	rjmp	.+2      	; 0x8668 <udd_ep_trans_complet+0xd4>
    8666:	80 e0       	ldi	r24, 0x00	; 0
    8668:	d8 01       	movw	r26, r16
    866a:	9c 91       	ld	r25, X
    866c:	80 fb       	bst	r24, 0
    866e:	91 f9       	bld	r25, 1
    8670:	9c 93       	st	X, r25
    8672:	fe 01       	movw	r30, r28
    8674:	ee 0f       	add	r30, r30
    8676:	ff 1f       	adc	r31, r31
    8678:	ee 0f       	add	r30, r30
    867a:	ff 1f       	adc	r31, r31
    867c:	ee 0f       	add	r30, r30
    867e:	ff 1f       	adc	r31, r31
    8680:	e4 5a       	subi	r30, 0xA4	; 164
    8682:	fb 4d       	sbci	r31, 0xDB	; 219
    8684:	12 8a       	std	Z+18, r1	; 0x12
    8686:	13 8a       	std	Z+19, r1	; 0x13
    8688:	26 87       	std	Z+14, r18	; 0x0e
    868a:	37 87       	std	Z+15, r19	; 0x0f
    868c:	11 96       	adiw	r26, 0x01	; 1
    868e:	2d 91       	ld	r18, X+
    8690:	3c 91       	ld	r19, X
    8692:	12 97       	sbiw	r26, 0x02	; 2
    8694:	15 96       	adiw	r26, 0x05	; 5
    8696:	8d 91       	ld	r24, X+
    8698:	9c 91       	ld	r25, X
    869a:	16 97       	sbiw	r26, 0x06	; 6
    869c:	82 0f       	add	r24, r18
    869e:	93 1f       	adc	r25, r19
    86a0:	cc 0f       	add	r28, r28
    86a2:	dd 1f       	adc	r29, r29
    86a4:	cc 0f       	add	r28, r28
    86a6:	dd 1f       	adc	r29, r29
    86a8:	cc 0f       	add	r28, r28
    86aa:	dd 1f       	adc	r29, r29
    86ac:	c4 59       	subi	r28, 0x94	; 148
    86ae:	db 4d       	sbci	r29, 0xDB	; 219
    86b0:	88 83       	st	Y, r24
    86b2:	99 83       	std	Y+1, r25	; 0x01
    86b4:	f7 01       	movw	r30, r14
    86b6:	02 e0       	ldi	r16, 0x02	; 2
    86b8:	06 93       	lac	Z, r16
    86ba:	e4 c0       	rjmp	.+456    	; 0x8884 <udd_ep_trans_complet+0x2f0>
    86bc:	d8 01       	movw	r26, r16
    86be:	8c 91       	ld	r24, X
    86c0:	81 ff       	sbrs	r24, 1
    86c2:	cd c0       	rjmp	.+410    	; 0x885e <udd_ep_trans_complet+0x2ca>
    86c4:	8d 7f       	andi	r24, 0xFD	; 253
    86c6:	8c 93       	st	X, r24
    86c8:	cc 0f       	add	r28, r28
    86ca:	dd 1f       	adc	r29, r29
    86cc:	cc 0f       	add	r28, r28
    86ce:	dd 1f       	adc	r29, r29
    86d0:	cc 0f       	add	r28, r28
    86d2:	dd 1f       	adc	r29, r29
    86d4:	c4 5a       	subi	r28, 0xA4	; 164
    86d6:	db 4d       	sbci	r29, 0xDB	; 219
    86d8:	1a 8a       	std	Y+18, r1	; 0x12
    86da:	1b 8a       	std	Y+19, r1	; 0x13
    86dc:	1e 86       	std	Y+14, r1	; 0x0e
    86de:	1f 86       	std	Y+15, r1	; 0x0f
    86e0:	f7 01       	movw	r30, r14
    86e2:	02 e0       	ldi	r16, 0x02	; 2
    86e4:	06 93       	lac	Z, r16
    86e6:	ce c0       	rjmp	.+412    	; 0x8884 <udd_ep_trans_complet+0x2f0>
    86e8:	fe 01       	movw	r30, r28
    86ea:	ee 0f       	add	r30, r30
    86ec:	ff 1f       	adc	r31, r31
    86ee:	ee 0f       	add	r30, r30
    86f0:	ff 1f       	adc	r31, r31
    86f2:	ee 0f       	add	r30, r30
    86f4:	ff 1f       	adc	r31, r31
    86f6:	e4 5a       	subi	r30, 0xA4	; 164
    86f8:	fb 4d       	sbci	r31, 0xDB	; 219
    86fa:	a6 84       	ldd	r10, Z+14	; 0x0e
    86fc:	b7 84       	ldd	r11, Z+15	; 0x0f
    86fe:	d8 01       	movw	r26, r16
    8700:	8c 91       	ld	r24, X
    8702:	82 ff       	sbrs	r24, 2
    8704:	1b c0       	rjmp	.+54     	; 0x873c <udd_ep_trans_complet+0x1a8>
    8706:	11 96       	adiw	r26, 0x01	; 1
    8708:	ed 91       	ld	r30, X+
    870a:	fc 91       	ld	r31, X
    870c:	12 97       	sbiw	r26, 0x02	; 2
    870e:	15 96       	adiw	r26, 0x05	; 5
    8710:	2d 91       	ld	r18, X+
    8712:	3c 91       	ld	r19, X
    8714:	16 97       	sbiw	r26, 0x06	; 6
    8716:	13 96       	adiw	r26, 0x03	; 3
    8718:	8d 91       	ld	r24, X+
    871a:	9c 91       	ld	r25, X
    871c:	14 97       	sbiw	r26, 0x04	; 4
    871e:	b4 01       	movw	r22, r8
    8720:	0e 94 bd 62 	call	0xc57a	; 0xc57a <__udivmodhi4>
    8724:	b0 e4       	ldi	r27, 0x40	; 64
    8726:	db 9e       	mul	r13, r27
    8728:	b0 01       	movw	r22, r0
    872a:	11 24       	eor	r1, r1
    872c:	6f 5c       	subi	r22, 0xCF	; 207
    872e:	7c 4d       	sbci	r23, 0xDC	; 220
    8730:	ac 01       	movw	r20, r24
    8732:	cf 01       	movw	r24, r30
    8734:	82 0f       	add	r24, r18
    8736:	93 1f       	adc	r25, r19
    8738:	0e 94 b9 68 	call	0xd172	; 0xd172 <memcpy>
    873c:	f8 01       	movw	r30, r16
    873e:	25 81       	ldd	r18, Z+5	; 0x05
    8740:	36 81       	ldd	r19, Z+6	; 0x06
    8742:	2a 0d       	add	r18, r10
    8744:	3b 1d       	adc	r19, r11
    8746:	25 83       	std	Z+5, r18	; 0x05
    8748:	36 83       	std	Z+6, r19	; 0x06
    874a:	83 81       	ldd	r24, Z+3	; 0x03
    874c:	94 81       	ldd	r25, Z+4	; 0x04
    874e:	82 17       	cp	r24, r18
    8750:	93 07       	cpc	r25, r19
    8752:	68 f4       	brcc	.+26     	; 0x876e <udd_ep_trans_complet+0x1da>
    8754:	85 83       	std	Z+5, r24	; 0x05
    8756:	96 83       	std	Z+6, r25	; 0x06
    8758:	cc 0f       	add	r28, r28
    875a:	dd 1f       	adc	r29, r29
    875c:	cc 0f       	add	r28, r28
    875e:	dd 1f       	adc	r29, r29
    8760:	cc 0f       	add	r28, r28
    8762:	dd 1f       	adc	r29, r29
    8764:	c4 5a       	subi	r28, 0xA4	; 164
    8766:	db 4d       	sbci	r29, 0xDB	; 219
    8768:	8a 89       	ldd	r24, Y+18	; 0x12
    876a:	9b 89       	ldd	r25, Y+19	; 0x13
    876c:	78 c0       	rjmp	.+240    	; 0x885e <udd_ep_trans_complet+0x2ca>
    876e:	fe 01       	movw	r30, r28
    8770:	ee 0f       	add	r30, r30
    8772:	ff 1f       	adc	r31, r31
    8774:	ee 0f       	add	r30, r30
    8776:	ff 1f       	adc	r31, r31
    8778:	ee 0f       	add	r30, r30
    877a:	ff 1f       	adc	r31, r31
    877c:	e4 5a       	subi	r30, 0xA4	; 164
    877e:	fb 4d       	sbci	r31, 0xDB	; 219
    8780:	42 89       	ldd	r20, Z+18	; 0x12
    8782:	53 89       	ldd	r21, Z+19	; 0x13
    8784:	a4 16       	cp	r10, r20
    8786:	b5 06       	cpc	r11, r21
    8788:	09 f0       	breq	.+2      	; 0x878c <udd_ep_trans_complet+0x1f8>
    878a:	69 c0       	rjmp	.+210    	; 0x885e <udd_ep_trans_complet+0x2ca>
    878c:	28 17       	cp	r18, r24
    878e:	39 07       	cpc	r19, r25
    8790:	09 f4       	brne	.+2      	; 0x8794 <udd_ep_trans_complet+0x200>
    8792:	65 c0       	rjmp	.+202    	; 0x885e <udd_ep_trans_complet+0x2ca>
    8794:	ac 01       	movw	r20, r24
    8796:	42 1b       	sub	r20, r18
    8798:	53 0b       	sbc	r21, r19
    879a:	9a 01       	movw	r18, r20
    879c:	21 15       	cp	r18, r1
    879e:	54 e0       	ldi	r21, 0x04	; 4
    87a0:	35 07       	cpc	r19, r21
    87a2:	48 f0       	brcs	.+18     	; 0x87b6 <udd_ep_trans_complet+0x222>
    87a4:	2f ef       	ldi	r18, 0xFF	; 255
    87a6:	33 e0       	ldi	r19, 0x03	; 3
    87a8:	c9 01       	movw	r24, r18
    87aa:	b4 01       	movw	r22, r8
    87ac:	0e 94 bd 62 	call	0xc57a	; 0xc57a <__udivmodhi4>
    87b0:	28 1b       	sub	r18, r24
    87b2:	39 0b       	sbc	r19, r25
    87b4:	06 c0       	rjmp	.+12     	; 0x87c2 <udd_ep_trans_complet+0x22e>
    87b6:	c9 01       	movw	r24, r18
    87b8:	b4 01       	movw	r22, r8
    87ba:	0e 94 bd 62 	call	0xc57a	; 0xc57a <__udivmodhi4>
    87be:	28 1b       	sub	r18, r24
    87c0:	39 0b       	sbc	r19, r25
    87c2:	fe 01       	movw	r30, r28
    87c4:	ee 0f       	add	r30, r30
    87c6:	ff 1f       	adc	r31, r31
    87c8:	ee 0f       	add	r30, r30
    87ca:	ff 1f       	adc	r31, r31
    87cc:	ee 0f       	add	r30, r30
    87ce:	ff 1f       	adc	r31, r31
    87d0:	e4 5a       	subi	r30, 0xA4	; 164
    87d2:	fb 4d       	sbci	r31, 0xDB	; 219
    87d4:	16 86       	std	Z+14, r1	; 0x0e
    87d6:	17 86       	std	Z+15, r1	; 0x0f
    87d8:	28 15       	cp	r18, r8
    87da:	39 05       	cpc	r19, r9
    87dc:	00 f5       	brcc	.+64     	; 0x881e <udd_ep_trans_complet+0x28a>
    87de:	d8 01       	movw	r26, r16
    87e0:	8c 91       	ld	r24, X
    87e2:	84 60       	ori	r24, 0x04	; 4
    87e4:	8c 93       	st	X, r24
    87e6:	b0 e4       	ldi	r27, 0x40	; 64
    87e8:	db 9e       	mul	r13, r27
    87ea:	c0 01       	movw	r24, r0
    87ec:	11 24       	eor	r1, r1
    87ee:	8f 5c       	subi	r24, 0xCF	; 207
    87f0:	9c 4d       	sbci	r25, 0xDC	; 220
    87f2:	fe 01       	movw	r30, r28
    87f4:	ee 0f       	add	r30, r30
    87f6:	ff 1f       	adc	r31, r31
    87f8:	ee 0f       	add	r30, r30
    87fa:	ff 1f       	adc	r31, r31
    87fc:	ee 0f       	add	r30, r30
    87fe:	ff 1f       	adc	r31, r31
    8800:	e4 59       	subi	r30, 0x94	; 148
    8802:	fb 4d       	sbci	r31, 0xDB	; 219
    8804:	80 83       	st	Z, r24
    8806:	91 83       	std	Z+1, r25	; 0x01
    8808:	cc 0f       	add	r28, r28
    880a:	dd 1f       	adc	r29, r29
    880c:	cc 0f       	add	r28, r28
    880e:	dd 1f       	adc	r29, r29
    8810:	cc 0f       	add	r28, r28
    8812:	dd 1f       	adc	r29, r29
    8814:	c4 5a       	subi	r28, 0xA4	; 164
    8816:	db 4d       	sbci	r29, 0xDB	; 219
    8818:	8a 8a       	std	Y+18, r8	; 0x12
    881a:	9b 8a       	std	Y+19, r9	; 0x13
    881c:	1c c0       	rjmp	.+56     	; 0x8856 <udd_ep_trans_complet+0x2c2>
    881e:	f8 01       	movw	r30, r16
    8820:	41 81       	ldd	r20, Z+1	; 0x01
    8822:	52 81       	ldd	r21, Z+2	; 0x02
    8824:	85 81       	ldd	r24, Z+5	; 0x05
    8826:	96 81       	ldd	r25, Z+6	; 0x06
    8828:	84 0f       	add	r24, r20
    882a:	95 1f       	adc	r25, r21
    882c:	fe 01       	movw	r30, r28
    882e:	ee 0f       	add	r30, r30
    8830:	ff 1f       	adc	r31, r31
    8832:	ee 0f       	add	r30, r30
    8834:	ff 1f       	adc	r31, r31
    8836:	ee 0f       	add	r30, r30
    8838:	ff 1f       	adc	r31, r31
    883a:	e4 59       	subi	r30, 0x94	; 148
    883c:	fb 4d       	sbci	r31, 0xDB	; 219
    883e:	80 83       	st	Z, r24
    8840:	91 83       	std	Z+1, r25	; 0x01
    8842:	cc 0f       	add	r28, r28
    8844:	dd 1f       	adc	r29, r29
    8846:	cc 0f       	add	r28, r28
    8848:	dd 1f       	adc	r29, r29
    884a:	cc 0f       	add	r28, r28
    884c:	dd 1f       	adc	r29, r29
    884e:	c4 5a       	subi	r28, 0xA4	; 164
    8850:	db 4d       	sbci	r29, 0xDB	; 219
    8852:	2a 8b       	std	Y+18, r18	; 0x12
    8854:	3b 8b       	std	Y+19, r19	; 0x13
    8856:	f7 01       	movw	r30, r14
    8858:	02 e0       	ldi	r16, 0x02	; 2
    885a:	06 93       	lac	Z, r16
    885c:	13 c0       	rjmp	.+38     	; 0x8884 <udd_ep_trans_complet+0x2f0>
    885e:	d8 01       	movw	r26, r16
    8860:	8c 91       	ld	r24, X
    8862:	80 ff       	sbrs	r24, 0
    8864:	0f c0       	rjmp	.+30     	; 0x8884 <udd_ep_trans_complet+0x2f0>
    8866:	8e 7f       	andi	r24, 0xFE	; 254
    8868:	8c 93       	st	X, r24
    886a:	17 96       	adiw	r26, 0x07	; 7
    886c:	ed 91       	ld	r30, X+
    886e:	fc 91       	ld	r31, X
    8870:	18 97       	sbiw	r26, 0x08	; 8
    8872:	30 97       	sbiw	r30, 0x00	; 0
    8874:	39 f0       	breq	.+14     	; 0x8884 <udd_ep_trans_complet+0x2f0>
    8876:	15 96       	adiw	r26, 0x05	; 5
    8878:	6d 91       	ld	r22, X+
    887a:	7c 91       	ld	r23, X
    887c:	16 97       	sbiw	r26, 0x06	; 6
    887e:	4d 2d       	mov	r20, r13
    8880:	80 e0       	ldi	r24, 0x00	; 0
    8882:	19 95       	eicall
    8884:	df 91       	pop	r29
    8886:	cf 91       	pop	r28
    8888:	1f 91       	pop	r17
    888a:	0f 91       	pop	r16
    888c:	ff 90       	pop	r15
    888e:	ef 90       	pop	r14
    8890:	df 90       	pop	r13
    8892:	bf 90       	pop	r11
    8894:	af 90       	pop	r10
    8896:	9f 90       	pop	r9
    8898:	8f 90       	pop	r8
    889a:	08 95       	ret

0000889c <udd_attach>:
    889c:	1f 93       	push	r17
    889e:	cf 93       	push	r28
    88a0:	df 93       	push	r29
    88a2:	1f 92       	push	r1
    88a4:	cd b7       	in	r28, 0x3d	; 61
    88a6:	de b7       	in	r29, 0x3e	; 62
    88a8:	8f b7       	in	r24, 0x3f	; 63
    88aa:	89 83       	std	Y+1, r24	; 0x01
    88ac:	f8 94       	cli
    88ae:	19 81       	ldd	r17, Y+1	; 0x01
    88b0:	81 e0       	ldi	r24, 0x01	; 1
    88b2:	cd dc       	rcall	.-1638   	; 0x824e <udd_sleep_mode>
    88b4:	ea ec       	ldi	r30, 0xCA	; 202
    88b6:	f4 e0       	ldi	r31, 0x04	; 4
    88b8:	80 e4       	ldi	r24, 0x40	; 64
    88ba:	80 83       	st	Z, r24
    88bc:	80 e2       	ldi	r24, 0x20	; 32
    88be:	80 83       	st	Z, r24
    88c0:	e1 ec       	ldi	r30, 0xC1	; 193
    88c2:	f4 e0       	ldi	r31, 0x04	; 4
    88c4:	80 81       	ld	r24, Z
    88c6:	81 60       	ori	r24, 0x01	; 1
    88c8:	80 83       	st	Z, r24
    88ca:	a9 ec       	ldi	r26, 0xC9	; 201
    88cc:	b4 e0       	ldi	r27, 0x04	; 4
    88ce:	8c 91       	ld	r24, X
    88d0:	82 60       	ori	r24, 0x02	; 2
    88d2:	8c 93       	st	X, r24
    88d4:	e8 ec       	ldi	r30, 0xC8	; 200
    88d6:	f4 e0       	ldi	r31, 0x04	; 4
    88d8:	80 81       	ld	r24, Z
    88da:	80 64       	ori	r24, 0x40	; 64
    88dc:	80 83       	st	Z, r24
    88de:	8c 91       	ld	r24, X
    88e0:	81 60       	ori	r24, 0x01	; 1
    88e2:	8c 93       	st	X, r24
    88e4:	80 81       	ld	r24, Z
    88e6:	80 68       	ori	r24, 0x80	; 128
    88e8:	80 83       	st	Z, r24
    88ea:	1f bf       	out	0x3f, r17	; 63
    88ec:	0f 90       	pop	r0
    88ee:	df 91       	pop	r29
    88f0:	cf 91       	pop	r28
    88f2:	1f 91       	pop	r17
    88f4:	08 95       	ret

000088f6 <udd_enable>:
    88f6:	0f 93       	push	r16
    88f8:	1f 93       	push	r17
    88fa:	cf 93       	push	r28
    88fc:	df 93       	push	r29
    88fe:	1f 92       	push	r1
    8900:	1f 92       	push	r1
    8902:	cd b7       	in	r28, 0x3d	; 61
    8904:	de b7       	in	r29, 0x3e	; 62
    8906:	00 e6       	ldi	r16, 0x60	; 96
    8908:	10 e0       	ldi	r17, 0x00	; 0
    890a:	f8 01       	movw	r30, r16
    890c:	10 82       	st	Z, r1
    890e:	80 e3       	ldi	r24, 0x30	; 48
    8910:	0e 94 50 5a 	call	0xb4a0	; 0xb4a0 <sysclk_enable_usb>
    8914:	e0 ec       	ldi	r30, 0xC0	; 192
    8916:	f4 e0       	ldi	r31, 0x04	; 4
    8918:	80 81       	ld	r24, Z
    891a:	80 64       	ori	r24, 0x40	; 64
    891c:	80 83       	st	Z, r24
    891e:	81 e0       	ldi	r24, 0x01	; 1
    8920:	f8 01       	movw	r30, r16
    8922:	80 83       	st	Z, r24
    8924:	8f b7       	in	r24, 0x3f	; 63
    8926:	8a 83       	std	Y+2, r24	; 0x02
    8928:	f8 94       	cli
    892a:	1a 81       	ldd	r17, Y+2	; 0x02
    892c:	ec e5       	ldi	r30, 0x5C	; 92
    892e:	f4 e2       	ldi	r31, 0x24	; 36
    8930:	15 86       	std	Z+13, r1	; 0x0d
    8932:	15 8a       	std	Z+21, r1	; 0x15
    8934:	15 8e       	std	Z+29, r1	; 0x1d
    8936:	15 a2       	std	Z+37, r1	; 0x25
    8938:	15 a6       	std	Z+45, r1	; 0x2d
    893a:	15 aa       	std	Z+53, r1	; 0x35
    893c:	e1 ef       	ldi	r30, 0xF1	; 241
    893e:	f3 e2       	ldi	r31, 0x23	; 35
    8940:	80 81       	ld	r24, Z
    8942:	8e 7f       	andi	r24, 0xFE	; 254
    8944:	80 83       	st	Z, r24
    8946:	ea ef       	ldi	r30, 0xFA	; 250
    8948:	f3 e2       	ldi	r31, 0x23	; 35
    894a:	80 81       	ld	r24, Z
    894c:	8e 7f       	andi	r24, 0xFE	; 254
    894e:	80 83       	st	Z, r24
    8950:	e3 e0       	ldi	r30, 0x03	; 3
    8952:	f4 e2       	ldi	r31, 0x24	; 36
    8954:	80 81       	ld	r24, Z
    8956:	8e 7f       	andi	r24, 0xFE	; 254
    8958:	80 83       	st	Z, r24
    895a:	ec e0       	ldi	r30, 0x0C	; 12
    895c:	f4 e2       	ldi	r31, 0x24	; 36
    895e:	80 81       	ld	r24, Z
    8960:	8e 7f       	andi	r24, 0xFE	; 254
    8962:	80 83       	st	Z, r24
    8964:	6a e1       	ldi	r22, 0x1A	; 26
    8966:	70 e0       	ldi	r23, 0x00	; 0
    8968:	82 e0       	ldi	r24, 0x02	; 2
    896a:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
    896e:	8f 3f       	cpi	r24, 0xFF	; 255
    8970:	19 f0       	breq	.+6      	; 0x8978 <udd_enable+0x82>
    8972:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    8976:	03 c0       	rjmp	.+6      	; 0x897e <udd_enable+0x88>
    8978:	8f e1       	ldi	r24, 0x1F	; 31
    897a:	80 93 fa 04 	sts	0x04FA, r24	; 0x8004fa <__TEXT_REGION_LENGTH__+0x7004fa>
    897e:	6b e1       	ldi	r22, 0x1B	; 27
    8980:	70 e0       	ldi	r23, 0x00	; 0
    8982:	82 e0       	ldi	r24, 0x02	; 2
    8984:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
    8988:	8f 3f       	cpi	r24, 0xFF	; 255
    898a:	19 f0       	breq	.+6      	; 0x8992 <udd_enable+0x9c>
    898c:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    8990:	03 c0       	rjmp	.+6      	; 0x8998 <udd_enable+0xa2>
    8992:	8f e1       	ldi	r24, 0x1F	; 31
    8994:	80 93 fb 04 	sts	0x04FB, r24	; 0x8004fb <__TEXT_REGION_LENGTH__+0x7004fb>
    8998:	e0 ec       	ldi	r30, 0xC0	; 192
    899a:	f4 e0       	ldi	r31, 0x04	; 4
    899c:	80 81       	ld	r24, Z
    899e:	82 60       	ori	r24, 0x02	; 2
    89a0:	80 83       	st	Z, r24
    89a2:	80 81       	ld	r24, Z
    89a4:	80 68       	ori	r24, 0x80	; 128
    89a6:	80 83       	st	Z, r24
    89a8:	80 81       	ld	r24, Z
    89aa:	80 61       	ori	r24, 0x10	; 16
    89ac:	80 83       	st	Z, r24
    89ae:	88 e6       	ldi	r24, 0x68	; 104
    89b0:	94 e2       	ldi	r25, 0x24	; 36
    89b2:	86 83       	std	Z+6, r24	; 0x06
    89b4:	97 83       	std	Z+7, r25	; 0x07
    89b6:	80 81       	ld	r24, Z
    89b8:	80 62       	ori	r24, 0x20	; 32
    89ba:	80 83       	st	Z, r24
    89bc:	8f ef       	ldi	r24, 0xFF	; 255
    89be:	80 93 c5 04 	sts	0x04C5, r24	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
    89c2:	e8 ec       	ldi	r30, 0xC8	; 200
    89c4:	f4 e0       	ldi	r31, 0x04	; 4
    89c6:	80 81       	ld	r24, Z
    89c8:	81 60       	ori	r24, 0x01	; 1
    89ca:	80 83       	st	Z, r24
    89cc:	10 92 9c 24 	sts	0x249C, r1	; 0x80249c <udd_b_idle>
    89d0:	80 91 b2 27 	lds	r24, 0x27B2	; 0x8027b2 <sleepmgr_locks+0x5>
    89d4:	8f 3f       	cpi	r24, 0xFF	; 255
    89d6:	09 f4       	brne	.+2      	; 0x89da <udd_enable+0xe4>
    89d8:	ff cf       	rjmp	.-2      	; 0x89d8 <udd_enable+0xe2>
    89da:	8f b7       	in	r24, 0x3f	; 63
    89dc:	89 83       	std	Y+1, r24	; 0x01
    89de:	f8 94       	cli
    89e0:	99 81       	ldd	r25, Y+1	; 0x01
    89e2:	ed ea       	ldi	r30, 0xAD	; 173
    89e4:	f7 e2       	ldi	r31, 0x27	; 39
    89e6:	85 81       	ldd	r24, Z+5	; 0x05
    89e8:	8f 5f       	subi	r24, 0xFF	; 255
    89ea:	85 83       	std	Z+5, r24	; 0x05
    89ec:	9f bf       	out	0x3f, r25	; 63
    89ee:	56 df       	rcall	.-340    	; 0x889c <udd_attach>
    89f0:	1f bf       	out	0x3f, r17	; 63
    89f2:	0f 90       	pop	r0
    89f4:	0f 90       	pop	r0
    89f6:	df 91       	pop	r29
    89f8:	cf 91       	pop	r28
    89fa:	1f 91       	pop	r17
    89fc:	0f 91       	pop	r16
    89fe:	08 95       	ret

00008a00 <udd_is_high_speed>:
    8a00:	80 e0       	ldi	r24, 0x00	; 0
    8a02:	08 95       	ret

00008a04 <udd_set_address>:
    8a04:	80 93 c3 04 	sts	0x04C3, r24	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    8a08:	08 95       	ret

00008a0a <udd_getaddress>:
    8a0a:	80 91 c3 04 	lds	r24, 0x04C3	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
    8a0e:	08 95       	ret

00008a10 <udd_get_frame_number>:
    8a10:	80 91 98 24 	lds	r24, 0x2498	; 0x802498 <udd_sram+0x3c>
    8a14:	90 91 99 24 	lds	r25, 0x2499	; 0x802499 <udd_sram+0x3d>
    8a18:	08 95       	ret

00008a1a <udd_get_micro_frame_number>:
    8a1a:	80 e0       	ldi	r24, 0x00	; 0
    8a1c:	90 e0       	ldi	r25, 0x00	; 0
    8a1e:	08 95       	ret

00008a20 <udd_set_setup_payload>:
    8a20:	ed e9       	ldi	r30, 0x9D	; 157
    8a22:	f7 e2       	ldi	r31, 0x27	; 39
    8a24:	80 87       	std	Z+8, r24	; 0x08
    8a26:	91 87       	std	Z+9, r25	; 0x09
    8a28:	62 87       	std	Z+10, r22	; 0x0a
    8a2a:	73 87       	std	Z+11, r23	; 0x0b
    8a2c:	08 95       	ret

00008a2e <udd_ep_alloc>:
    8a2e:	28 2f       	mov	r18, r24
    8a30:	2f 70       	andi	r18, 0x0F	; 15
    8a32:	30 e0       	ldi	r19, 0x00	; 0
    8a34:	22 0f       	add	r18, r18
    8a36:	33 1f       	adc	r19, r19
    8a38:	08 2e       	mov	r0, r24
    8a3a:	00 0c       	add	r0, r0
    8a3c:	99 0b       	sbc	r25, r25
    8a3e:	88 27       	eor	r24, r24
    8a40:	99 0f       	add	r25, r25
    8a42:	88 1f       	adc	r24, r24
    8a44:	99 27       	eor	r25, r25
    8a46:	82 0f       	add	r24, r18
    8a48:	93 1f       	adc	r25, r19
    8a4a:	fc 01       	movw	r30, r24
    8a4c:	ee 0f       	add	r30, r30
    8a4e:	ff 1f       	adc	r31, r31
    8a50:	ee 0f       	add	r30, r30
    8a52:	ff 1f       	adc	r31, r31
    8a54:	ee 0f       	add	r30, r30
    8a56:	ff 1f       	adc	r31, r31
    8a58:	e4 5a       	subi	r30, 0xA4	; 164
    8a5a:	fb 4d       	sbci	r31, 0xDB	; 219
    8a5c:	25 85       	ldd	r18, Z+13	; 0x0d
    8a5e:	20 7c       	andi	r18, 0xC0	; 192
    8a60:	09 f0       	breq	.+2      	; 0x8a64 <udd_ep_alloc+0x36>
    8a62:	69 c0       	rjmp	.+210    	; 0x8b36 <udd_ep_alloc+0x108>
    8a64:	63 70       	andi	r22, 0x03	; 3
    8a66:	61 30       	cpi	r22, 0x01	; 1
    8a68:	11 f0       	breq	.+4      	; 0x8a6e <udd_ep_alloc+0x40>
    8a6a:	18 f4       	brcc	.+6      	; 0x8a72 <udd_ep_alloc+0x44>
    8a6c:	04 c0       	rjmp	.+8      	; 0x8a76 <udd_ep_alloc+0x48>
    8a6e:	60 ec       	ldi	r22, 0xC0	; 192
    8a70:	03 c0       	rjmp	.+6      	; 0x8a78 <udd_ep_alloc+0x4a>
    8a72:	60 e8       	ldi	r22, 0x80	; 128
    8a74:	01 c0       	rjmp	.+2      	; 0x8a78 <udd_ep_alloc+0x4a>
    8a76:	60 e4       	ldi	r22, 0x40	; 64
    8a78:	40 38       	cpi	r20, 0x80	; 128
    8a7a:	51 05       	cpc	r21, r1
    8a7c:	e9 f0       	breq	.+58     	; 0x8ab8 <udd_ep_alloc+0x8a>
    8a7e:	50 f4       	brcc	.+20     	; 0x8a94 <udd_ep_alloc+0x66>
    8a80:	40 32       	cpi	r20, 0x20	; 32
    8a82:	51 05       	cpc	r21, r1
    8a84:	a9 f0       	breq	.+42     	; 0x8ab0 <udd_ep_alloc+0x82>
    8a86:	40 34       	cpi	r20, 0x40	; 64
    8a88:	51 05       	cpc	r21, r1
    8a8a:	a1 f0       	breq	.+40     	; 0x8ab4 <udd_ep_alloc+0x86>
    8a8c:	40 31       	cpi	r20, 0x10	; 16
    8a8e:	51 05       	cpc	r21, r1
    8a90:	d9 f4       	brne	.+54     	; 0x8ac8 <udd_ep_alloc+0x9a>
    8a92:	0c c0       	rjmp	.+24     	; 0x8aac <udd_ep_alloc+0x7e>
    8a94:	41 15       	cp	r20, r1
    8a96:	22 e0       	ldi	r18, 0x02	; 2
    8a98:	52 07       	cpc	r21, r18
    8a9a:	91 f0       	breq	.+36     	; 0x8ac0 <udd_ep_alloc+0x92>
    8a9c:	4f 3f       	cpi	r20, 0xFF	; 255
    8a9e:	23 e0       	ldi	r18, 0x03	; 3
    8aa0:	52 07       	cpc	r21, r18
    8aa2:	81 f0       	breq	.+32     	; 0x8ac4 <udd_ep_alloc+0x96>
    8aa4:	41 15       	cp	r20, r1
    8aa6:	51 40       	sbci	r21, 0x01	; 1
    8aa8:	79 f4       	brne	.+30     	; 0x8ac8 <udd_ep_alloc+0x9a>
    8aaa:	08 c0       	rjmp	.+16     	; 0x8abc <udd_ep_alloc+0x8e>
    8aac:	21 e0       	ldi	r18, 0x01	; 1
    8aae:	0d c0       	rjmp	.+26     	; 0x8aca <udd_ep_alloc+0x9c>
    8ab0:	22 e0       	ldi	r18, 0x02	; 2
    8ab2:	0b c0       	rjmp	.+22     	; 0x8aca <udd_ep_alloc+0x9c>
    8ab4:	23 e0       	ldi	r18, 0x03	; 3
    8ab6:	09 c0       	rjmp	.+18     	; 0x8aca <udd_ep_alloc+0x9c>
    8ab8:	24 e0       	ldi	r18, 0x04	; 4
    8aba:	07 c0       	rjmp	.+14     	; 0x8aca <udd_ep_alloc+0x9c>
    8abc:	25 e0       	ldi	r18, 0x05	; 5
    8abe:	05 c0       	rjmp	.+10     	; 0x8aca <udd_ep_alloc+0x9c>
    8ac0:	26 e0       	ldi	r18, 0x06	; 6
    8ac2:	03 c0       	rjmp	.+6      	; 0x8aca <udd_ep_alloc+0x9c>
    8ac4:	27 e0       	ldi	r18, 0x07	; 7
    8ac6:	01 c0       	rjmp	.+2      	; 0x8aca <udd_ep_alloc+0x9c>
    8ac8:	20 e0       	ldi	r18, 0x00	; 0
    8aca:	fc 01       	movw	r30, r24
    8acc:	ee 0f       	add	r30, r30
    8ace:	ff 1f       	adc	r31, r31
    8ad0:	ee 0f       	add	r30, r30
    8ad2:	ff 1f       	adc	r31, r31
    8ad4:	ee 0f       	add	r30, r30
    8ad6:	ff 1f       	adc	r31, r31
    8ad8:	e4 5a       	subi	r30, 0xA4	; 164
    8ada:	fb 4d       	sbci	r31, 0xDB	; 219
    8adc:	15 86       	std	Z+13, r1	; 0x0d
    8ade:	36 e0       	ldi	r19, 0x06	; 6
    8ae0:	34 87       	std	Z+12, r19	; 0x0c
    8ae2:	26 2b       	or	r18, r22
    8ae4:	25 87       	std	Z+13, r18	; 0x0d
    8ae6:	fc 01       	movw	r30, r24
    8ae8:	ee 0f       	add	r30, r30
    8aea:	ff 1f       	adc	r31, r31
    8aec:	ee 0f       	add	r30, r30
    8aee:	ff 1f       	adc	r31, r31
    8af0:	ee 0f       	add	r30, r30
    8af2:	ff 1f       	adc	r31, r31
    8af4:	e4 5a       	subi	r30, 0xA4	; 164
    8af6:	fb 4d       	sbci	r31, 0xDB	; 219
    8af8:	25 85       	ldd	r18, Z+13	; 0x0d
    8afa:	20 7c       	andi	r18, 0xC0	; 192
    8afc:	20 3c       	cpi	r18, 0xC0	; 192
    8afe:	69 f4       	brne	.+26     	; 0x8b1a <udd_ep_alloc+0xec>
    8b00:	fc 01       	movw	r30, r24
    8b02:	ee 0f       	add	r30, r30
    8b04:	ff 1f       	adc	r31, r31
    8b06:	ee 0f       	add	r30, r30
    8b08:	ff 1f       	adc	r31, r31
    8b0a:	ee 0f       	add	r30, r30
    8b0c:	ff 1f       	adc	r31, r31
    8b0e:	e4 5a       	subi	r30, 0xA4	; 164
    8b10:	fb 4d       	sbci	r31, 0xDB	; 219
    8b12:	25 85       	ldd	r18, Z+13	; 0x0d
    8b14:	27 70       	andi	r18, 0x07	; 7
    8b16:	27 30       	cpi	r18, 0x07	; 7
    8b18:	81 f0       	breq	.+32     	; 0x8b3a <udd_ep_alloc+0x10c>
    8b1a:	88 0f       	add	r24, r24
    8b1c:	99 1f       	adc	r25, r25
    8b1e:	88 0f       	add	r24, r24
    8b20:	99 1f       	adc	r25, r25
    8b22:	88 0f       	add	r24, r24
    8b24:	99 1f       	adc	r25, r25
    8b26:	fc 01       	movw	r30, r24
    8b28:	e4 5a       	subi	r30, 0xA4	; 164
    8b2a:	fb 4d       	sbci	r31, 0xDB	; 219
    8b2c:	85 85       	ldd	r24, Z+13	; 0x0d
    8b2e:	80 62       	ori	r24, 0x20	; 32
    8b30:	85 87       	std	Z+13, r24	; 0x0d
    8b32:	81 e0       	ldi	r24, 0x01	; 1
    8b34:	08 95       	ret
    8b36:	80 e0       	ldi	r24, 0x00	; 0
    8b38:	08 95       	ret
    8b3a:	81 e0       	ldi	r24, 0x01	; 1
    8b3c:	08 95       	ret

00008b3e <udd_ep_is_halted>:
    8b3e:	e8 2f       	mov	r30, r24
    8b40:	ef 70       	andi	r30, 0x0F	; 15
    8b42:	f0 e0       	ldi	r31, 0x00	; 0
    8b44:	ee 0f       	add	r30, r30
    8b46:	ff 1f       	adc	r31, r31
    8b48:	08 2e       	mov	r0, r24
    8b4a:	00 0c       	add	r0, r0
    8b4c:	99 0b       	sbc	r25, r25
    8b4e:	88 27       	eor	r24, r24
    8b50:	99 0f       	add	r25, r25
    8b52:	88 1f       	adc	r24, r24
    8b54:	99 27       	eor	r25, r25
    8b56:	e8 0f       	add	r30, r24
    8b58:	f9 1f       	adc	r31, r25
    8b5a:	ee 0f       	add	r30, r30
    8b5c:	ff 1f       	adc	r31, r31
    8b5e:	ee 0f       	add	r30, r30
    8b60:	ff 1f       	adc	r31, r31
    8b62:	ee 0f       	add	r30, r30
    8b64:	ff 1f       	adc	r31, r31
    8b66:	e4 5a       	subi	r30, 0xA4	; 164
    8b68:	fb 4d       	sbci	r31, 0xDB	; 219
    8b6a:	85 85       	ldd	r24, Z+13	; 0x0d
    8b6c:	82 fb       	bst	r24, 2
    8b6e:	88 27       	eor	r24, r24
    8b70:	80 f9       	bld	r24, 0
    8b72:	08 95       	ret

00008b74 <udd_ep_clear_halt>:
    8b74:	0f 93       	push	r16
    8b76:	28 2f       	mov	r18, r24
    8b78:	2f 70       	andi	r18, 0x0F	; 15
    8b7a:	30 e0       	ldi	r19, 0x00	; 0
    8b7c:	a9 01       	movw	r20, r18
    8b7e:	44 0f       	add	r20, r20
    8b80:	55 1f       	adc	r21, r21
    8b82:	28 2f       	mov	r18, r24
    8b84:	08 2e       	mov	r0, r24
    8b86:	00 0c       	add	r0, r0
    8b88:	33 0b       	sbc	r19, r19
    8b8a:	22 27       	eor	r18, r18
    8b8c:	33 0f       	add	r19, r19
    8b8e:	22 1f       	adc	r18, r18
    8b90:	33 27       	eor	r19, r19
    8b92:	24 0f       	add	r18, r20
    8b94:	35 1f       	adc	r19, r21
    8b96:	a9 01       	movw	r20, r18
    8b98:	44 0f       	add	r20, r20
    8b9a:	55 1f       	adc	r21, r21
    8b9c:	44 0f       	add	r20, r20
    8b9e:	55 1f       	adc	r21, r21
    8ba0:	44 0f       	add	r20, r20
    8ba2:	55 1f       	adc	r21, r21
    8ba4:	fa 01       	movw	r30, r20
    8ba6:	e8 59       	subi	r30, 0x98	; 152
    8ba8:	fb 4d       	sbci	r31, 0xDB	; 219
    8baa:	01 e0       	ldi	r16, 0x01	; 1
    8bac:	06 93       	lac	Z, r16
    8bae:	fa 01       	movw	r30, r20
    8bb0:	e4 5a       	subi	r30, 0xA4	; 164
    8bb2:	fb 4d       	sbci	r31, 0xDB	; 219
    8bb4:	95 85       	ldd	r25, Z+13	; 0x0d
    8bb6:	92 ff       	sbrs	r25, 2
    8bb8:	11 c0       	rjmp	.+34     	; 0x8bdc <udd_ep_clear_halt+0x68>
    8bba:	fa 01       	movw	r30, r20
    8bbc:	e4 5a       	subi	r30, 0xA4	; 164
    8bbe:	fb 4d       	sbci	r31, 0xDB	; 219
    8bc0:	95 85       	ldd	r25, Z+13	; 0x0d
    8bc2:	9b 7f       	andi	r25, 0xFB	; 251
    8bc4:	95 87       	std	Z+13, r25	; 0x0d
    8bc6:	59 dc       	rcall	.-1870   	; 0x847a <udd_ep_get_job>
    8bc8:	fc 01       	movw	r30, r24
    8bca:	80 81       	ld	r24, Z
    8bcc:	80 ff       	sbrs	r24, 0
    8bce:	06 c0       	rjmp	.+12     	; 0x8bdc <udd_ep_clear_halt+0x68>
    8bd0:	8e 7f       	andi	r24, 0xFE	; 254
    8bd2:	80 83       	st	Z, r24
    8bd4:	07 80       	ldd	r0, Z+7	; 0x07
    8bd6:	f0 85       	ldd	r31, Z+8	; 0x08
    8bd8:	e0 2d       	mov	r30, r0
    8bda:	19 95       	eicall
    8bdc:	81 e0       	ldi	r24, 0x01	; 1
    8bde:	0f 91       	pop	r16
    8be0:	08 95       	ret

00008be2 <udd_ep_run>:
    8be2:	6f 92       	push	r6
    8be4:	7f 92       	push	r7
    8be6:	8f 92       	push	r8
    8be8:	9f 92       	push	r9
    8bea:	af 92       	push	r10
    8bec:	bf 92       	push	r11
    8bee:	cf 92       	push	r12
    8bf0:	df 92       	push	r13
    8bf2:	ef 92       	push	r14
    8bf4:	ff 92       	push	r15
    8bf6:	0f 93       	push	r16
    8bf8:	1f 93       	push	r17
    8bfa:	cf 93       	push	r28
    8bfc:	df 93       	push	r29
    8bfe:	1f 92       	push	r1
    8c00:	cd b7       	in	r28, 0x3d	; 61
    8c02:	de b7       	in	r29, 0x3e	; 62
    8c04:	78 2e       	mov	r7, r24
    8c06:	66 2e       	mov	r6, r22
    8c08:	4a 01       	movw	r8, r20
    8c0a:	59 01       	movw	r10, r18
    8c0c:	36 dc       	rcall	.-1940   	; 0x847a <udd_ep_get_job>
    8c0e:	6c 01       	movw	r12, r24
    8c10:	27 2d       	mov	r18, r7
    8c12:	87 2d       	mov	r24, r7
    8c14:	8f 70       	andi	r24, 0x0F	; 15
    8c16:	e8 2e       	mov	r14, r24
    8c18:	f1 2c       	mov	r15, r1
    8c1a:	c7 01       	movw	r24, r14
    8c1c:	88 0f       	add	r24, r24
    8c1e:	99 1f       	adc	r25, r25
    8c20:	e7 2c       	mov	r14, r7
    8c22:	07 2c       	mov	r0, r7
    8c24:	00 0c       	add	r0, r0
    8c26:	ff 08       	sbc	r15, r15
    8c28:	ee 24       	eor	r14, r14
    8c2a:	ff 0c       	add	r15, r15
    8c2c:	ee 1c       	adc	r14, r14
    8c2e:	ff 24       	eor	r15, r15
    8c30:	e8 0e       	add	r14, r24
    8c32:	f9 1e       	adc	r15, r25
    8c34:	f7 01       	movw	r30, r14
    8c36:	ee 0f       	add	r30, r30
    8c38:	ff 1f       	adc	r31, r31
    8c3a:	ee 0f       	add	r30, r30
    8c3c:	ff 1f       	adc	r31, r31
    8c3e:	ee 0f       	add	r30, r30
    8c40:	ff 1f       	adc	r31, r31
    8c42:	e4 5a       	subi	r30, 0xA4	; 164
    8c44:	fb 4d       	sbci	r31, 0xDB	; 219
    8c46:	85 85       	ldd	r24, Z+13	; 0x0d
    8c48:	80 7c       	andi	r24, 0xC0	; 192
    8c4a:	09 f4       	brne	.+2      	; 0x8c4e <udd_ep_run+0x6c>
    8c4c:	82 c0       	rjmp	.+260    	; 0x8d52 <udd_ep_run+0x170>
    8c4e:	f7 01       	movw	r30, r14
    8c50:	ee 0f       	add	r30, r30
    8c52:	ff 1f       	adc	r31, r31
    8c54:	ee 0f       	add	r30, r30
    8c56:	ff 1f       	adc	r31, r31
    8c58:	ee 0f       	add	r30, r30
    8c5a:	ff 1f       	adc	r31, r31
    8c5c:	e4 5a       	subi	r30, 0xA4	; 164
    8c5e:	fb 4d       	sbci	r31, 0xDB	; 219
    8c60:	85 85       	ldd	r24, Z+13	; 0x0d
    8c62:	80 7c       	andi	r24, 0xC0	; 192
    8c64:	80 3c       	cpi	r24, 0xC0	; 192
    8c66:	61 f0       	breq	.+24     	; 0x8c80 <udd_ep_run+0x9e>
    8c68:	f7 01       	movw	r30, r14
    8c6a:	ee 0f       	add	r30, r30
    8c6c:	ff 1f       	adc	r31, r31
    8c6e:	ee 0f       	add	r30, r30
    8c70:	ff 1f       	adc	r31, r31
    8c72:	ee 0f       	add	r30, r30
    8c74:	ff 1f       	adc	r31, r31
    8c76:	e4 5a       	subi	r30, 0xA4	; 164
    8c78:	fb 4d       	sbci	r31, 0xDB	; 219
    8c7a:	85 85       	ldd	r24, Z+13	; 0x0d
    8c7c:	82 fd       	sbrc	r24, 2
    8c7e:	6b c0       	rjmp	.+214    	; 0x8d56 <udd_ep_run+0x174>
    8c80:	8f b7       	in	r24, 0x3f	; 63
    8c82:	89 83       	std	Y+1, r24	; 0x01
    8c84:	f8 94       	cli
    8c86:	89 81       	ldd	r24, Y+1	; 0x01
    8c88:	f6 01       	movw	r30, r12
    8c8a:	90 81       	ld	r25, Z
    8c8c:	90 ff       	sbrs	r25, 0
    8c8e:	03 c0       	rjmp	.+6      	; 0x8c96 <udd_ep_run+0xb4>
    8c90:	8f bf       	out	0x3f, r24	; 63
    8c92:	80 e0       	ldi	r24, 0x00	; 0
    8c94:	61 c0       	rjmp	.+194    	; 0x8d58 <udd_ep_run+0x176>
    8c96:	f6 01       	movw	r30, r12
    8c98:	90 81       	ld	r25, Z
    8c9a:	91 60       	ori	r25, 0x01	; 1
    8c9c:	90 83       	st	Z, r25
    8c9e:	8f bf       	out	0x3f, r24	; 63
    8ca0:	81 82       	std	Z+1, r8	; 0x01
    8ca2:	92 82       	std	Z+2, r9	; 0x02
    8ca4:	a3 82       	std	Z+3, r10	; 0x03
    8ca6:	b4 82       	std	Z+4, r11	; 0x04
    8ca8:	15 82       	std	Z+5, r1	; 0x05
    8caa:	16 82       	std	Z+6, r1	; 0x06
    8cac:	07 83       	std	Z+7, r16	; 0x07
    8cae:	10 87       	std	Z+8, r17	; 0x08
    8cb0:	61 10       	cpse	r6, r1
    8cb2:	06 c0       	rjmp	.+12     	; 0x8cc0 <udd_ep_run+0xde>
    8cb4:	91 e0       	ldi	r25, 0x01	; 1
    8cb6:	a1 14       	cp	r10, r1
    8cb8:	b1 04       	cpc	r11, r1
    8cba:	19 f0       	breq	.+6      	; 0x8cc2 <udd_ep_run+0xe0>
    8cbc:	90 e0       	ldi	r25, 0x00	; 0
    8cbe:	01 c0       	rjmp	.+2      	; 0x8cc2 <udd_ep_run+0xe0>
    8cc0:	91 e0       	ldi	r25, 0x01	; 1
    8cc2:	f6 01       	movw	r30, r12
    8cc4:	80 81       	ld	r24, Z
    8cc6:	90 fb       	bst	r25, 0
    8cc8:	81 f9       	bld	r24, 1
    8cca:	8b 7f       	andi	r24, 0xFB	; 251
    8ccc:	80 83       	st	Z, r24
    8cce:	22 23       	and	r18, r18
    8cd0:	64 f4       	brge	.+24     	; 0x8cea <udd_ep_run+0x108>
    8cd2:	f7 01       	movw	r30, r14
    8cd4:	ee 0f       	add	r30, r30
    8cd6:	ff 1f       	adc	r31, r31
    8cd8:	ee 0f       	add	r30, r30
    8cda:	ff 1f       	adc	r31, r31
    8cdc:	ee 0f       	add	r30, r30
    8cde:	ff 1f       	adc	r31, r31
    8ce0:	e4 5a       	subi	r30, 0xA4	; 164
    8ce2:	fb 4d       	sbci	r31, 0xDB	; 219
    8ce4:	12 8a       	std	Z+18, r1	; 0x12
    8ce6:	13 8a       	std	Z+19, r1	; 0x13
    8ce8:	30 c0       	rjmp	.+96     	; 0x8d4a <udd_ep_run+0x168>
    8cea:	f7 01       	movw	r30, r14
    8cec:	ee 0f       	add	r30, r30
    8cee:	ff 1f       	adc	r31, r31
    8cf0:	ee 0f       	add	r30, r30
    8cf2:	ff 1f       	adc	r31, r31
    8cf4:	ee 0f       	add	r30, r30
    8cf6:	ff 1f       	adc	r31, r31
    8cf8:	e4 5a       	subi	r30, 0xA4	; 164
    8cfa:	fb 4d       	sbci	r31, 0xDB	; 219
    8cfc:	85 85       	ldd	r24, Z+13	; 0x0d
    8cfe:	80 7c       	andi	r24, 0xC0	; 192
    8d00:	80 3c       	cpi	r24, 0xC0	; 192
    8d02:	b1 f4       	brne	.+44     	; 0x8d30 <udd_ep_run+0x14e>
    8d04:	c7 01       	movw	r24, r14
    8d06:	88 0f       	add	r24, r24
    8d08:	99 1f       	adc	r25, r25
    8d0a:	88 0f       	add	r24, r24
    8d0c:	99 1f       	adc	r25, r25
    8d0e:	88 0f       	add	r24, r24
    8d10:	99 1f       	adc	r25, r25
    8d12:	88 59       	subi	r24, 0x98	; 152
    8d14:	9b 4d       	sbci	r25, 0xDB	; 219
    8d16:	88 db       	rcall	.-2288   	; 0x8428 <udd_ep_get_size>
    8d18:	bc 01       	movw	r22, r24
    8d1a:	c5 01       	movw	r24, r10
    8d1c:	0e 94 bd 62 	call	0xc57a	; 0xc57a <__udivmodhi4>
    8d20:	89 2b       	or	r24, r25
    8d22:	31 f0       	breq	.+12     	; 0x8d30 <udd_ep_run+0x14e>
    8d24:	f6 01       	movw	r30, r12
    8d26:	80 81       	ld	r24, Z
    8d28:	8e 7f       	andi	r24, 0xFE	; 254
    8d2a:	80 83       	st	Z, r24
    8d2c:	80 e0       	ldi	r24, 0x00	; 0
    8d2e:	14 c0       	rjmp	.+40     	; 0x8d58 <udd_ep_run+0x176>
    8d30:	f7 01       	movw	r30, r14
    8d32:	ee 0f       	add	r30, r30
    8d34:	ff 1f       	adc	r31, r31
    8d36:	ee 0f       	add	r30, r30
    8d38:	ff 1f       	adc	r31, r31
    8d3a:	ee 0f       	add	r30, r30
    8d3c:	ff 1f       	adc	r31, r31
    8d3e:	e4 5a       	subi	r30, 0xA4	; 164
    8d40:	fb 4d       	sbci	r31, 0xDB	; 219
    8d42:	16 86       	std	Z+14, r1	; 0x0e
    8d44:	17 86       	std	Z+15, r1	; 0x0f
    8d46:	12 8a       	std	Z+18, r1	; 0x12
    8d48:	13 8a       	std	Z+19, r1	; 0x13
    8d4a:	87 2d       	mov	r24, r7
    8d4c:	23 dc       	rcall	.-1978   	; 0x8594 <udd_ep_trans_complet>
    8d4e:	81 e0       	ldi	r24, 0x01	; 1
    8d50:	03 c0       	rjmp	.+6      	; 0x8d58 <udd_ep_run+0x176>
    8d52:	80 e0       	ldi	r24, 0x00	; 0
    8d54:	01 c0       	rjmp	.+2      	; 0x8d58 <udd_ep_run+0x176>
    8d56:	80 e0       	ldi	r24, 0x00	; 0
    8d58:	0f 90       	pop	r0
    8d5a:	df 91       	pop	r29
    8d5c:	cf 91       	pop	r28
    8d5e:	1f 91       	pop	r17
    8d60:	0f 91       	pop	r16
    8d62:	ff 90       	pop	r15
    8d64:	ef 90       	pop	r14
    8d66:	df 90       	pop	r13
    8d68:	cf 90       	pop	r12
    8d6a:	bf 90       	pop	r11
    8d6c:	af 90       	pop	r10
    8d6e:	9f 90       	pop	r9
    8d70:	8f 90       	pop	r8
    8d72:	7f 90       	pop	r7
    8d74:	6f 90       	pop	r6
    8d76:	08 95       	ret

00008d78 <udd_ep_abort>:
    8d78:	ff 92       	push	r15
    8d7a:	0f 93       	push	r16
    8d7c:	1f 93       	push	r17
    8d7e:	cf 93       	push	r28
    8d80:	df 93       	push	r29
    8d82:	18 2f       	mov	r17, r24
    8d84:	c8 2f       	mov	r28, r24
    8d86:	cf 70       	andi	r28, 0x0F	; 15
    8d88:	d0 e0       	ldi	r29, 0x00	; 0
    8d8a:	ce 01       	movw	r24, r28
    8d8c:	88 0f       	add	r24, r24
    8d8e:	99 1f       	adc	r25, r25
    8d90:	c1 2f       	mov	r28, r17
    8d92:	01 2e       	mov	r0, r17
    8d94:	00 0c       	add	r0, r0
    8d96:	dd 0b       	sbc	r29, r29
    8d98:	cc 27       	eor	r28, r28
    8d9a:	dd 0f       	add	r29, r29
    8d9c:	cc 1f       	adc	r28, r28
    8d9e:	dd 27       	eor	r29, r29
    8da0:	c8 0f       	add	r28, r24
    8da2:	d9 1f       	adc	r29, r25
    8da4:	81 2f       	mov	r24, r17
    8da6:	69 db       	rcall	.-2350   	; 0x847a <udd_ep_get_job>
    8da8:	dc 01       	movw	r26, r24
    8daa:	fe 01       	movw	r30, r28
    8dac:	ee 0f       	add	r30, r30
    8dae:	ff 1f       	adc	r31, r31
    8db0:	ee 0f       	add	r30, r30
    8db2:	ff 1f       	adc	r31, r31
    8db4:	ee 0f       	add	r30, r30
    8db6:	ff 1f       	adc	r31, r31
    8db8:	e8 59       	subi	r30, 0x98	; 152
    8dba:	fb 4d       	sbci	r31, 0xDB	; 219
    8dbc:	02 e0       	ldi	r16, 0x02	; 2
    8dbe:	05 93       	las	Z, r16
    8dc0:	8c 91       	ld	r24, X
    8dc2:	80 ff       	sbrs	r24, 0
    8dc4:	22 c0       	rjmp	.+68     	; 0x8e0a <udd_ep_abort+0x92>
    8dc6:	8e 7f       	andi	r24, 0xFE	; 254
    8dc8:	8c 93       	st	X, r24
    8dca:	17 96       	adiw	r26, 0x07	; 7
    8dcc:	ed 91       	ld	r30, X+
    8dce:	fc 91       	ld	r31, X
    8dd0:	18 97       	sbiw	r26, 0x08	; 8
    8dd2:	30 97       	sbiw	r30, 0x00	; 0
    8dd4:	d1 f0       	breq	.+52     	; 0x8e0a <udd_ep_abort+0x92>
    8dd6:	11 23       	and	r17, r17
    8dd8:	5c f4       	brge	.+22     	; 0x8df0 <udd_ep_abort+0x78>
    8dda:	cc 0f       	add	r28, r28
    8ddc:	dd 1f       	adc	r29, r29
    8dde:	cc 0f       	add	r28, r28
    8de0:	dd 1f       	adc	r29, r29
    8de2:	cc 0f       	add	r28, r28
    8de4:	dd 1f       	adc	r29, r29
    8de6:	c4 5a       	subi	r28, 0xA4	; 164
    8de8:	db 4d       	sbci	r29, 0xDB	; 219
    8dea:	6a 89       	ldd	r22, Y+18	; 0x12
    8dec:	7b 89       	ldd	r23, Y+19	; 0x13
    8dee:	0a c0       	rjmp	.+20     	; 0x8e04 <udd_ep_abort+0x8c>
    8df0:	cc 0f       	add	r28, r28
    8df2:	dd 1f       	adc	r29, r29
    8df4:	cc 0f       	add	r28, r28
    8df6:	dd 1f       	adc	r29, r29
    8df8:	cc 0f       	add	r28, r28
    8dfa:	dd 1f       	adc	r29, r29
    8dfc:	c4 5a       	subi	r28, 0xA4	; 164
    8dfe:	db 4d       	sbci	r29, 0xDB	; 219
    8e00:	6e 85       	ldd	r22, Y+14	; 0x0e
    8e02:	7f 85       	ldd	r23, Y+15	; 0x0f
    8e04:	41 2f       	mov	r20, r17
    8e06:	81 e0       	ldi	r24, 0x01	; 1
    8e08:	19 95       	eicall
    8e0a:	df 91       	pop	r29
    8e0c:	cf 91       	pop	r28
    8e0e:	1f 91       	pop	r17
    8e10:	0f 91       	pop	r16
    8e12:	ff 90       	pop	r15
    8e14:	08 95       	ret

00008e16 <udd_ep_free>:
    8e16:	cf 93       	push	r28
    8e18:	c8 2f       	mov	r28, r24
    8e1a:	ae df       	rcall	.-164    	; 0x8d78 <udd_ep_abort>
    8e1c:	ec 2f       	mov	r30, r28
    8e1e:	ef 70       	andi	r30, 0x0F	; 15
    8e20:	f0 e0       	ldi	r31, 0x00	; 0
    8e22:	ee 0f       	add	r30, r30
    8e24:	ff 1f       	adc	r31, r31
    8e26:	8c 2f       	mov	r24, r28
    8e28:	cc 0f       	add	r28, r28
    8e2a:	99 0b       	sbc	r25, r25
    8e2c:	88 27       	eor	r24, r24
    8e2e:	99 0f       	add	r25, r25
    8e30:	88 1f       	adc	r24, r24
    8e32:	99 27       	eor	r25, r25
    8e34:	e8 0f       	add	r30, r24
    8e36:	f9 1f       	adc	r31, r25
    8e38:	ee 0f       	add	r30, r30
    8e3a:	ff 1f       	adc	r31, r31
    8e3c:	ee 0f       	add	r30, r30
    8e3e:	ff 1f       	adc	r31, r31
    8e40:	ee 0f       	add	r30, r30
    8e42:	ff 1f       	adc	r31, r31
    8e44:	e4 5a       	subi	r30, 0xA4	; 164
    8e46:	fb 4d       	sbci	r31, 0xDB	; 219
    8e48:	15 86       	std	Z+13, r1	; 0x0d
    8e4a:	cf 91       	pop	r28
    8e4c:	08 95       	ret

00008e4e <udd_ep_set_halt>:
    8e4e:	e8 2f       	mov	r30, r24
    8e50:	ef 70       	andi	r30, 0x0F	; 15
    8e52:	f0 e0       	ldi	r31, 0x00	; 0
    8e54:	ee 0f       	add	r30, r30
    8e56:	ff 1f       	adc	r31, r31
    8e58:	28 2f       	mov	r18, r24
    8e5a:	08 2e       	mov	r0, r24
    8e5c:	00 0c       	add	r0, r0
    8e5e:	33 0b       	sbc	r19, r19
    8e60:	22 27       	eor	r18, r18
    8e62:	33 0f       	add	r19, r19
    8e64:	22 1f       	adc	r18, r18
    8e66:	33 27       	eor	r19, r19
    8e68:	e2 0f       	add	r30, r18
    8e6a:	f3 1f       	adc	r31, r19
    8e6c:	ee 0f       	add	r30, r30
    8e6e:	ff 1f       	adc	r31, r31
    8e70:	ee 0f       	add	r30, r30
    8e72:	ff 1f       	adc	r31, r31
    8e74:	ee 0f       	add	r30, r30
    8e76:	ff 1f       	adc	r31, r31
    8e78:	e4 5a       	subi	r30, 0xA4	; 164
    8e7a:	fb 4d       	sbci	r31, 0xDB	; 219
    8e7c:	95 85       	ldd	r25, Z+13	; 0x0d
    8e7e:	94 60       	ori	r25, 0x04	; 4
    8e80:	95 87       	std	Z+13, r25	; 0x0d
    8e82:	7a df       	rcall	.-268    	; 0x8d78 <udd_ep_abort>
    8e84:	81 e0       	ldi	r24, 0x01	; 1
    8e86:	08 95       	ret

00008e88 <__vector_125>:
 * USB bus event interrupt includes :
 * - USB line events SOF, reset, suspend, resume, wakeup
 * - endpoint control errors underflow, overflow, stall
 */
ISR(USB_BUSEVENT_vect)
{
    8e88:	1f 92       	push	r1
    8e8a:	0f 92       	push	r0
    8e8c:	0f b6       	in	r0, 0x3f	; 63
    8e8e:	0f 92       	push	r0
    8e90:	11 24       	eor	r1, r1
    8e92:	0b b6       	in	r0, 0x3b	; 59
    8e94:	0f 92       	push	r0
    8e96:	0f 93       	push	r16
    8e98:	2f 93       	push	r18
    8e9a:	3f 93       	push	r19
    8e9c:	4f 93       	push	r20
    8e9e:	5f 93       	push	r21
    8ea0:	6f 93       	push	r22
    8ea2:	7f 93       	push	r23
    8ea4:	8f 93       	push	r24
    8ea6:	9f 93       	push	r25
    8ea8:	af 93       	push	r26
    8eaa:	bf 93       	push	r27
    8eac:	ef 93       	push	r30
    8eae:	ff 93       	push	r31
	if (udd_is_start_of_frame_event()) {
    8eb0:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    8eb4:	88 23       	and	r24, r24
    8eb6:	34 f4       	brge	.+12     	; 0x8ec4 <__vector_125+0x3c>
		udd_ack_start_of_frame_event();
    8eb8:	80 e8       	ldi	r24, 0x80	; 128
    8eba:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		udc_sof_notify();
    8ebe:	0e 94 4e 5f 	call	0xbe9c	; 0xbe9c <udc_sof_notify>
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
    8ec2:	8a c0       	rjmp	.+276    	; 0x8fd8 <__vector_125+0x150>
}

static bool udd_ctrl_interrupt_error(void)
{
	// Underflow only managed for control endpoint
	if (udd_is_underflow_event()) {
    8ec4:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    8ec8:	82 ff       	sbrs	r24, 2
    8eca:	20 c0       	rjmp	.+64     	; 0x8f0c <__vector_125+0x84>
		udd_ack_underflow_event();
    8ecc:	84 e0       	ldi	r24, 0x04	; 4
    8ece:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_in_underflow()) {
    8ed2:	80 91 70 24 	lds	r24, 0x2470	; 0x802470 <udd_sram+0x14>
    8ed6:	86 ff       	sbrs	r24, 6
    8ed8:	7f c0       	rjmp	.+254    	; 0x8fd8 <__vector_125+0x150>
	udd_control_out_ack_tc();
}

static void udd_ctrl_underflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    8eda:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    8ede:	81 fd       	sbrc	r24, 1
    8ee0:	7b c0       	rjmp	.+246    	; 0x8fd8 <__vector_125+0x150>
    8ee2:	e6 da       	rcall	.-2612   	; 0x84b0 <udd_ctrl_interrupt_tc_setup>
    8ee4:	81 11       	cpse	r24, r1
    8ee6:	78 c0       	rjmp	.+240    	; 0x8fd8 <__vector_125+0x150>
		return; // underflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
    8ee8:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <udd_ep_control_state>
    8eec:	81 30       	cpi	r24, 0x01	; 1
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
    8eee:	11 f4       	brne	.+4      	; 0x8ef4 <__vector_125+0x6c>
    8ef0:	19 da       	rcall	.-3022   	; 0x8324 <udd_ctrl_send_zlp_in>
    8ef2:	72 c0       	rjmp	.+228    	; 0x8fd8 <__vector_125+0x150>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    8ef4:	84 30       	cpi	r24, 0x04	; 4
    8ef6:	09 f0       	breq	.+2      	; 0x8efa <__vector_125+0x72>
    8ef8:	6f c0       	rjmp	.+222    	; 0x8fd8 <__vector_125+0x150>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data and following status stage
		udd_control_in_enable_stall();
    8efa:	e1 e7       	ldi	r30, 0x71	; 113
    8efc:	f4 e2       	ldi	r31, 0x24	; 36
    8efe:	04 e0       	ldi	r16, 0x04	; 4
    8f00:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    8f02:	e9 e6       	ldi	r30, 0x69	; 105
    8f04:	f4 e2       	ldi	r31, 0x24	; 36
    8f06:	04 e0       	ldi	r16, 0x04	; 4
    8f08:	05 93       	las	Z, r16
    8f0a:	66 c0       	rjmp	.+204    	; 0x8fd8 <__vector_125+0x150>
			udd_ctrl_underflow();
		}
		return true;
	}
	// Overflow only managed for control endpoint
	if (udd_is_overflow_event()) {
    8f0c:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    8f10:	81 ff       	sbrs	r24, 1
    8f12:	5d c0       	rjmp	.+186    	; 0x8fce <__vector_125+0x146>
		udd_ack_overflow_event();
    8f14:	82 e0       	ldi	r24, 0x02	; 2
    8f16:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		if (udd_control_out_overflow()) {
    8f1a:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <udd_sram+0xc>
    8f1e:	86 ff       	sbrs	r24, 6
    8f20:	5b c0       	rjmp	.+182    	; 0x8fd8 <__vector_125+0x150>
	}
}

static void udd_ctrl_overflow(void)
{
	if (udd_is_tc_event() || udd_ctrl_interrupt_tc_setup()) {
    8f22:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    8f26:	81 fd       	sbrc	r24, 1
    8f28:	57 c0       	rjmp	.+174    	; 0x8fd8 <__vector_125+0x150>
    8f2a:	c2 da       	rcall	.-2684   	; 0x84b0 <udd_ctrl_interrupt_tc_setup>
    8f2c:	81 11       	cpse	r24, r1
    8f2e:	54 c0       	rjmp	.+168    	; 0x8fd8 <__vector_125+0x150>
		return; // overflow ignored if a transfer complete has been no processed
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
    8f30:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <udd_ep_control_state>
    8f34:	82 30       	cpi	r24, 0x02	; 2
    8f36:	41 f4       	brne	.+16     	; 0x8f48 <__vector_125+0xc0>
	udd_control_in_clear_NACK0();
}

static void udd_ctrl_send_zlp_out(void)
{
	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
    8f38:	84 e0       	ldi	r24, 0x04	; 4
    8f3a:	80 93 59 24 	sts	0x2459, r24	; 0x802459 <udd_ep_control_state>
	// Valid reception of OUT packet on control endpoint
	udd_control_out_clear_NACK0();
    8f3e:	e8 e6       	ldi	r30, 0x68	; 104
    8f40:	f4 e2       	ldi	r31, 0x24	; 36
    8f42:	02 e0       	ldi	r16, 0x02	; 2
    8f44:	06 93       	lac	Z, r16
    8f46:	48 c0       	rjmp	.+144    	; 0x8fd8 <__vector_125+0x150>
	}
	if (UDD_EPCTRL_DATA_IN == udd_ep_control_state) {
		// Host want to stop IN transaction
		// then stop to wait IN data phase and wait OUT ZLP handshake
		udd_ctrl_send_zlp_out();
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
    8f48:	83 30       	cpi	r24, 0x03	; 3
    8f4a:	09 f0       	breq	.+2      	; 0x8f4e <__vector_125+0xc6>
    8f4c:	45 c0       	rjmp	.+138    	; 0x8fd8 <__vector_125+0x150>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data and following status stage
		udd_control_in_enable_stall();
    8f4e:	e1 e7       	ldi	r30, 0x71	; 113
    8f50:	f4 e2       	ldi	r31, 0x24	; 36
    8f52:	04 e0       	ldi	r16, 0x04	; 4
    8f54:	05 93       	las	Z, r16
		udd_control_out_enable_stall();
    8f56:	e9 e6       	ldi	r30, 0x69	; 105
    8f58:	f4 e2       	ldi	r31, 0x24	; 36
    8f5a:	04 e0       	ldi	r16, 0x04	; 4
    8f5c:	05 93       	las	Z, r16
    8f5e:	3c c0       	rjmp	.+120    	; 0x8fd8 <__vector_125+0x150>

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
		udd_ack_reset_event();
    8f60:	80 e1       	ldi	r24, 0x10	; 16
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    8f62:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
			udd_ep_abort(i | USB_EP_DIR_IN);
    8f66:	81 e0       	ldi	r24, 0x01	; 1
		udd_ack_reset_event();
#if (0!=USB_DEVICE_MAX_EP)
		// Abort all endpoint jobs on going
		uint8_t i;
		for (i = 1; i <= USB_DEVICE_MAX_EP; i++) {
			udd_ep_abort(i);
    8f68:	07 df       	rcall	.-498    	; 0x8d78 <udd_ep_abort>
    8f6a:	81 e8       	ldi	r24, 0x81	; 129
    8f6c:	05 df       	rcall	.-502    	; 0x8d78 <udd_ep_abort>
			udd_ep_abort(i | USB_EP_DIR_IN);
    8f6e:	82 e0       	ldi	r24, 0x02	; 2
    8f70:	03 df       	rcall	.-506    	; 0x8d78 <udd_ep_abort>
    8f72:	82 e8       	ldi	r24, 0x82	; 130
		}
#endif
		udc_reset();
    8f74:	01 df       	rcall	.-510    	; 0x8d78 <udd_ep_abort>
    8f76:	0e 94 24 5f 	call	0xbe48	; 0xbe48 <udc_reset>

		// Reset USB address to 0
		udd_set_device_address(0);
    8f7a:	10 92 c3 04 	sts	0x04C3, r1	; 0x8004c3 <__TEXT_REGION_LENGTH__+0x7004c3>
#endif
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
    8f7e:	ec e5       	ldi	r30, 0x5C	; 92
    8f80:	f4 e2       	ldi	r31, 0x24	; 36
	udd_endpoint_clear_status(ep_ctrl);
    8f82:	15 86       	std	Z+13, r1	; 0x0d
    8f84:	96 e0       	ldi	r25, 0x06	; 6
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    8f86:	94 87       	std	Z+12, r25	; 0x0c
	}

	// Enable endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	udd_endpoint_disable(ep_ctrl);
	udd_endpoint_clear_status(ep_ctrl);
    8f88:	83 e4       	ldi	r24, 0x43	; 67
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
    8f8a:	85 87       	std	Z+13, r24	; 0x0d
		udd_set_device_address(0);
		// Alloc and configure control endpoint
		udd_ep_init(0, USB_EP_TYPE_CONTROL, USB_DEVICE_EP_CTRL_SIZE);
		udd_ep_init(0 | USB_EP_DIR_IN, USB_EP_TYPE_CONTROL,
				USB_DEVICE_EP_CTRL_SIZE);
		udd_control_out_set_buf(&udd_ctrl_buffer);
    8f8c:	15 8a       	std	Z+21, r1	; 0x15
    8f8e:	94 8b       	std	Z+20, r25	; 0x14
    8f90:	85 8b       	std	Z+21, r24	; 0x15
    8f92:	85 e1       	ldi	r24, 0x15	; 21
		// Reset endpoint control management
		udd_ctrl_init();
    8f94:	94 e2       	ldi	r25, 0x24	; 36
    8f96:	80 8b       	std	Z+16, r24	; 0x10
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_suspend_event()) {
    8f98:	91 8b       	std	Z+17, r25	; 0x11
    8f9a:	91 d9       	rcall	.-3294   	; 0x82be <udd_ctrl_init>
    8f9c:	1d c0       	rjmp	.+58     	; 0x8fd8 <__vector_125+0x150>
		udd_ack_suspend_event();
    8f9e:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
    8fa2:	86 ff       	sbrs	r24, 6
		udd_sleep_mode(false); // Enter in SUSPEND mode
    8fa4:	08 c0       	rjmp	.+16     	; 0x8fb6 <__vector_125+0x12e>
    8fa6:	80 e4       	ldi	r24, 0x40	; 64
    8fa8:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
		UDC_SUSPEND_EVENT();
#endif
		goto udd_interrupt_bus_event_end;
	}

	if (udd_is_resume_event()) {
    8fac:	80 e0       	ldi	r24, 0x00	; 0
    8fae:	4f d9       	rcall	.-3426   	; 0x824e <udd_sleep_mode>
    8fb0:	0e 94 b1 51 	call	0xa362	; 0xa362 <usb_callback_suspend_action>
		udd_ack_resume_event();
    8fb4:	11 c0       	rjmp	.+34     	; 0x8fd8 <__vector_125+0x150>
    8fb6:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		udd_sleep_mode(true); // Enter in power reduction mode
    8fba:	85 ff       	sbrs	r24, 5
    8fbc:	0d c0       	rjmp	.+26     	; 0x8fd8 <__vector_125+0x150>
    8fbe:	80 e2       	ldi	r24, 0x20	; 32
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
    8fc0:	80 93 ca 04 	sts	0x04CA, r24	; 0x8004ca <__TEXT_REGION_LENGTH__+0x7004ca>
#endif
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
    8fc4:	81 e0       	ldi	r24, 0x01	; 1
	}

	if (udd_ctrl_interrupt_error()) {
		goto udd_interrupt_bus_event_end;
	}
	if (udd_is_reset_event()) {
    8fc6:	43 d9       	rcall	.-3450   	; 0x824e <udd_sleep_mode>
    8fc8:	0e 94 c2 51 	call	0xa384	; 0xa384 <usb_callback_resume_action>
    8fcc:	05 c0       	rjmp	.+10     	; 0x8fd8 <__vector_125+0x150>
    8fce:	80 91 cb 04 	lds	r24, 0x04CB	; 0x8004cb <__TEXT_REGION_LENGTH__+0x7004cb>
		goto udd_interrupt_bus_event_end;
	}

udd_interrupt_bus_event_end:
	return;
}
    8fd2:	84 fd       	sbrc	r24, 4
    8fd4:	c5 cf       	rjmp	.-118    	; 0x8f60 <__vector_125+0xd8>
    8fd6:	e3 cf       	rjmp	.-58     	; 0x8f9e <__vector_125+0x116>
    8fd8:	ff 91       	pop	r31
    8fda:	ef 91       	pop	r30
    8fdc:	bf 91       	pop	r27
    8fde:	af 91       	pop	r26
    8fe0:	9f 91       	pop	r25
    8fe2:	8f 91       	pop	r24
    8fe4:	7f 91       	pop	r23
    8fe6:	6f 91       	pop	r22
    8fe8:	5f 91       	pop	r21
    8fea:	4f 91       	pop	r20
    8fec:	3f 91       	pop	r19
    8fee:	2f 91       	pop	r18
    8ff0:	0f 91       	pop	r16
    8ff2:	0f 90       	pop	r0
    8ff4:	0b be       	out	0x3b, r0	; 59
    8ff6:	0f 90       	pop	r0
    8ff8:	0f be       	out	0x3f, r0	; 63
    8ffa:	0f 90       	pop	r0
    8ffc:	1f 90       	pop	r1
    8ffe:	18 95       	reti

00009000 <__vector_126>:
 * \brief Function called by USB transfer complete interrupt
 *
 * USB transfer complete interrupt includes events about endpoint transfer on all endpoints.
 */
ISR(USB_TRNCOMPL_vect)
{
    9000:	1f 92       	push	r1
    9002:	0f 92       	push	r0
    9004:	0f b6       	in	r0, 0x3f	; 63
    9006:	0f 92       	push	r0
    9008:	11 24       	eor	r1, r1
    900a:	0b b6       	in	r0, 0x3b	; 59
    900c:	0f 92       	push	r0
    900e:	0f 93       	push	r16
    9010:	1f 93       	push	r17
    9012:	2f 93       	push	r18
    9014:	3f 93       	push	r19
    9016:	4f 93       	push	r20
    9018:	5f 93       	push	r21
    901a:	6f 93       	push	r22
    901c:	7f 93       	push	r23
    901e:	8f 93       	push	r24
    9020:	9f 93       	push	r25
    9022:	af 93       	push	r26
    9024:	bf 93       	push	r27
    9026:	cf 93       	push	r28
    9028:	df 93       	push	r29
    902a:	ef 93       	push	r30
    902c:	ff 93       	push	r31
	int8_t rp;
	UDD_EP_t *ep_ctrl;
	udd_ep_id_t ep;
#endif

	if (!udd_is_tc_event()) {
    902e:	80 91 cc 04 	lds	r24, 0x04CC	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>
    9032:	81 fd       	sbrc	r24, 1
		// If no other transfer complete
		// then check reception of SETUP packet on control endpoint
		if (udd_ctrl_interrupt_tc_setup()) {
    9034:	03 c0       	rjmp	.+6      	; 0x903c <__vector_126+0x3c>
    9036:	3c da       	rcall	.-2952   	; 0x84b0 <udd_ctrl_interrupt_tc_setup>
    9038:	81 11       	cpse	r24, r1
			goto udd_interrupt_tc_end;
		}
		Assert(false);
	}
	// Check IN/OUT transfer complete on all endpoints
	udd_ack_tc_event();
    903a:	c4 c0       	rjmp	.+392    	; 0x91c4 <__vector_126+0x1c4>
    903c:	82 e0       	ldi	r24, 0x02	; 2
    903e:	80 93 cc 04 	sts	0x04CC, r24	; 0x8004cc <__TEXT_REGION_LENGTH__+0x7004cc>

#if (0!=USB_DEVICE_MAX_EP)
	//** Decode TC FIFO
	// Compute ep addr
	rp = udd_get_fifo_rp();
    9042:	80 91 c5 04 	lds	r24, 0x04C5	; 0x8004c5 <__TEXT_REGION_LENGTH__+0x7004c5>
	i_fifo = 2 * (1 + ~rp);
	ad = ((uint16_t) udd_sram.ep_ctrl) - i_fifo;
	p_ad = (uint16_t *) ad;
	// Compute ep
	ep_index = (((uint16_t) * p_ad - ((uint16_t) udd_sram.ep_ctrl)) >> 3);
    9046:	81 95       	neg	r24
    9048:	88 0f       	add	r24, r24
    904a:	e8 e6       	ldi	r30, 0x68	; 104
    904c:	f4 e2       	ldi	r31, 0x24	; 36
    904e:	e8 1b       	sub	r30, r24
    9050:	f1 09       	sbc	r31, r1
    9052:	20 81       	ld	r18, Z
    9054:	31 81       	ldd	r19, Z+1	; 0x01
    9056:	28 56       	subi	r18, 0x68	; 104
    9058:	34 42       	sbci	r19, 0x24	; 36
    905a:	36 95       	lsr	r19
    905c:	27 95       	ror	r18
    905e:	36 95       	lsr	r19
    9060:	27 95       	ror	r18
    9062:	36 95       	lsr	r19
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
    9064:	27 95       	ror	r18
    9066:	82 2f       	mov	r24, r18
    9068:	86 95       	lsr	r24
    906a:	20 fd       	sbrc	r18, 0
    906c:	02 c0       	rjmp	.+4      	; 0x9072 <__vector_126+0x72>
    906e:	90 e0       	ldi	r25, 0x00	; 0
    9070:	01 c0       	rjmp	.+2      	; 0x9074 <__vector_126+0x74>
    9072:	90 e8       	ldi	r25, 0x80	; 128
	udd_endpoint_set_control(ep_ctrl, (uint8_t) type | (uint8_t) size);
}

static UDD_EP_t *udd_ep_get_ctrl(udd_ep_id_t ep)
{
	return &udd_sram.ep_ctrl[(2 * (ep & USB_EP_ADDR_MASK) +
    9074:	89 0f       	add	r24, r25
    9076:	e8 2f       	mov	r30, r24
    9078:	ef 70       	andi	r30, 0x0F	; 15
    907a:	f0 e0       	ldi	r31, 0x00	; 0
    907c:	ee 0f       	add	r30, r30
    907e:	ff 1f       	adc	r31, r31
    9080:	28 2f       	mov	r18, r24
    9082:	08 2e       	mov	r0, r24
    9084:	00 0c       	add	r0, r0
    9086:	33 0b       	sbc	r19, r19
    9088:	22 27       	eor	r18, r18
    908a:	33 0f       	add	r19, r19
    908c:	22 1f       	adc	r18, r18
    908e:	33 27       	eor	r19, r19
    9090:	e2 0f       	add	r30, r18
	ep = (ep_index / 2) + ((ep_index & 1) ? USB_EP_DIR_IN : 0);
	Assert(USB_DEVICE_MAX_EP >= (ep & USB_EP_ADDR_MASK));

	// Ack IT TC of endpoint
	ep_ctrl = udd_ep_get_ctrl(ep);
	if (!udd_endpoint_transfer_complete(ep_ctrl)) {
    9092:	f3 1f       	adc	r31, r19
    9094:	df 01       	movw	r26, r30
    9096:	aa 0f       	add	r26, r26
    9098:	bb 1f       	adc	r27, r27
    909a:	aa 0f       	add	r26, r26
    909c:	bb 1f       	adc	r27, r27
    909e:	aa 0f       	add	r26, r26
    90a0:	bb 1f       	adc	r27, r27
    90a2:	a4 5a       	subi	r26, 0xA4	; 164
    90a4:	bb 4d       	sbci	r27, 0xDB	; 219
    90a6:	1c 96       	adiw	r26, 0x0c	; 12
    90a8:	9c 91       	ld	r25, X
    90aa:	95 ff       	sbrs	r25, 5
		return; // Error, TC is generated by Multipacket transfer
	}
	udd_endpoint_ack_transfer_complete(ep_ctrl);
    90ac:	8b c0       	rjmp	.+278    	; 0x91c4 <__vector_126+0x1c4>
    90ae:	ee 0f       	add	r30, r30
    90b0:	ff 1f       	adc	r31, r31
    90b2:	ee 0f       	add	r30, r30
    90b4:	ff 1f       	adc	r31, r31
    90b6:	ee 0f       	add	r30, r30
    90b8:	ff 1f       	adc	r31, r31
    90ba:	e8 59       	subi	r30, 0x98	; 152
    90bc:	fb 4d       	sbci	r31, 0xDB	; 219
    90be:	00 e2       	ldi	r16, 0x20	; 32

	// Check status on control endpoint
	if (ep == 0) {
    90c0:	06 93       	lac	Z, r16
    90c2:	81 11       	cpse	r24, r1

static void udd_ctrl_out_received(void)
{
	uint16_t nb_data;

	if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
    90c4:	7a c0       	rjmp	.+244    	; 0x91ba <__vector_126+0x1ba>
    90c6:	80 91 59 24 	lds	r24, 0x2459	; 0x802459 <udd_ep_control_state>
		// Valid end of setup request
		udd_ctrl_endofrequest();
		// Reinitializes control endpoint management
		udd_ctrl_init();
    90ca:	84 30       	cpi	r24, 0x04	; 4
    90cc:	19 f4       	brne	.+6      	; 0x90d4 <__vector_126+0xd4>
    90ce:	38 d9       	rcall	.-3472   	; 0x8340 <udd_ctrl_endofrequest>
		return;
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_OUT);

	// Read data received during OUT phase
	nb_data = udd_control_out_get_bytecnt();
    90d0:	f6 d8       	rcall	.-3604   	; 0x82be <udd_ctrl_init>
    90d2:	78 c0       	rjmp	.+240    	; 0x91c4 <__vector_126+0x1c4>
    90d4:	00 91 6a 24 	lds	r16, 0x246A	; 0x80246a <udd_sram+0xe>

	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
    90d8:	10 91 6b 24 	lds	r17, 0x246B	; 0x80246b <udd_sram+0xf>
    90dc:	80 91 a7 27 	lds	r24, 0x27A7	; 0x8027a7 <udd_g_ctrlreq+0xa>
    90e0:	90 91 a8 27 	lds	r25, 0x27A8	; 0x8027a8 <udd_g_ctrlreq+0xb>
    90e4:	c0 91 55 24 	lds	r28, 0x2455	; 0x802455 <udd_ctrl_payload_nb_trans>
    90e8:	d0 91 56 24 	lds	r29, 0x2456	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    90ec:	98 01       	movw	r18, r16
    90ee:	2c 0f       	add	r18, r28
    90f0:	3d 1f       	adc	r19, r29
    90f2:	82 17       	cp	r24, r18
		// Payload buffer too small, ignore data remaining
		nb_data = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
    90f4:	93 07       	cpc	r25, r19
    90f6:	18 f4       	brcc	.+6      	; 0x90fe <__vector_126+0xfe>
    90f8:	8c 01       	movw	r16, r24
	}

	memcpy((uint8_t *) (udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans),
    90fa:	0c 1b       	sub	r16, r28
    90fc:	1d 0b       	sbc	r17, r29
    90fe:	80 91 a5 27 	lds	r24, 0x27A5	; 0x8027a5 <udd_g_ctrlreq+0x8>
    9102:	90 91 a6 27 	lds	r25, 0x27A6	; 0x8027a6 <udd_g_ctrlreq+0x9>
    9106:	a8 01       	movw	r20, r16
    9108:	65 e1       	ldi	r22, 0x15	; 21
    910a:	74 e2       	ldi	r23, 0x24	; 36
    910c:	8c 0f       	add	r24, r28
    910e:	9d 1f       	adc	r25, r29
			udd_ctrl_buffer, nb_data);
	udd_ctrl_payload_nb_trans += nb_data;
    9110:	0e 94 b9 68 	call	0xd172	; 0xd172 <memcpy>
    9114:	c0 0f       	add	r28, r16
    9116:	d1 1f       	adc	r29, r17
    9118:	c0 93 55 24 	sts	0x2455, r28	; 0x802455 <udd_ctrl_payload_nb_trans>

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data) || (udd_g_ctrlreq.req.wLength
    911c:	d0 93 56 24 	sts	0x2456, r29	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    9120:	00 34       	cpi	r16, 0x40	; 64
    9122:	11 05       	cpc	r17, r1
    9124:	69 f4       	brne	.+26     	; 0x9140 <__vector_126+0x140>
    9126:	80 91 57 24 	lds	r24, 0x2457	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    912a:	90 91 58 24 	lds	r25, 0x2458	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    912e:	8c 0f       	add	r24, r28
    9130:	9d 1f       	adc	r25, r29
    9132:	20 91 a3 27 	lds	r18, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    9136:	30 91 a4 27 	lds	r19, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    913a:	82 17       	cp	r24, r18
		// End of reception because it is a short packet
		// or all data are transfered

		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
    913c:	93 07       	cpc	r25, r19
    913e:	80 f0       	brcs	.+32     	; 0x9160 <__vector_126+0x160>
    9140:	ed e9       	ldi	r30, 0x9D	; 157
    9142:	f7 e2       	ldi	r31, 0x27	; 39
		if (NULL != udd_g_ctrlreq.over_under_run) {
    9144:	c2 87       	std	Z+10, r28	; 0x0a
    9146:	d3 87       	std	Z+11, r29	; 0x0b
    9148:	06 84       	ldd	r0, Z+14	; 0x0e
    914a:	f7 85       	ldd	r31, Z+15	; 0x0f
			if (!udd_g_ctrlreq.over_under_run()) {
    914c:	e0 2d       	mov	r30, r0
				// Stall ZLP
				udd_ctrl_stall_data();
    914e:	30 97       	sbiw	r30, 0x00	; 0
    9150:	29 f0       	breq	.+10     	; 0x915c <__vector_126+0x15c>
    9152:	19 95       	eicall
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ctrl_send_zlp_in();
    9154:	81 11       	cpse	r24, r1
    9156:	02 c0       	rjmp	.+4      	; 0x915c <__vector_126+0x15c>
    9158:	d7 d8       	rcall	.-3666   	; 0x8308 <udd_ctrl_stall_data>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
    915a:	34 c0       	rjmp	.+104    	; 0x91c4 <__vector_126+0x1c4>
    915c:	e3 d8       	rcall	.-3642   	; 0x8324 <udd_ctrl_send_zlp_in>
    915e:	32 c0       	rjmp	.+100    	; 0x91c4 <__vector_126+0x1c4>
    9160:	80 91 a7 27 	lds	r24, 0x27A7	; 0x8027a7 <udd_g_ctrlreq+0xa>
    9164:	90 91 a8 27 	lds	r25, 0x27A8	; 0x8027a8 <udd_g_ctrlreq+0xb>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
    9168:	c8 17       	cp	r28, r24
    916a:	d9 07       	cpc	r29, r25
    916c:	f9 f4       	brne	.+62     	; 0x91ac <__vector_126+0x1ac>
    916e:	e0 91 ab 27 	lds	r30, 0x27AB	; 0x8027ab <udd_g_ctrlreq+0xe>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
    9172:	f0 91 ac 27 	lds	r31, 0x27AC	; 0x8027ac <udd_g_ctrlreq+0xf>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
    9176:	30 97       	sbiw	r30, 0x00	; 0
    9178:	11 f4       	brne	.+4      	; 0x917e <__vector_126+0x17e>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
    917a:	c6 d8       	rcall	.-3700   	; 0x8308 <udd_ctrl_stall_data>
    917c:	23 c0       	rjmp	.+70     	; 0x91c4 <__vector_126+0x1c4>
    917e:	19 95       	eicall
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
    9180:	81 11       	cpse	r24, r1
    9182:	02 c0       	rjmp	.+4      	; 0x9188 <__vector_126+0x188>
    9184:	c1 d8       	rcall	.-3710   	; 0x8308 <udd_ctrl_stall_data>
    9186:	1e c0       	rjmp	.+60     	; 0x91c4 <__vector_126+0x1c4>
    9188:	20 91 57 24 	lds	r18, 0x2457	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    918c:	30 91 58 24 	lds	r19, 0x2458	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
    9190:	80 91 55 24 	lds	r24, 0x2455	; 0x802455 <udd_ctrl_payload_nb_trans>
    9194:	90 91 56 24 	lds	r25, 0x2456	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
    9198:	82 0f       	add	r24, r18
    919a:	93 1f       	adc	r25, r19
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
    919c:	80 93 57 24 	sts	0x2457, r24	; 0x802457 <udd_ctrl_prev_payload_nb_trans>
    91a0:	90 93 58 24 	sts	0x2458, r25	; 0x802458 <udd_ctrl_prev_payload_nb_trans+0x1>
	}
	// Free buffer of OUT control endpoint to authorize next reception
	udd_control_out_clear_NACK0();
    91a4:	10 92 55 24 	sts	0x2455, r1	; 0x802455 <udd_ctrl_payload_nb_trans>
	udd_control_out_ack_tc();
    91a8:	10 92 56 24 	sts	0x2456, r1	; 0x802456 <udd_ctrl_payload_nb_trans+0x1>
	// Check status on control endpoint
	if (ep == 0) {
		udd_ctrl_out_received();
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
	}
	if (ep == (0 | USB_EP_DIR_IN)) {
    91ac:	e8 e6       	ldi	r30, 0x68	; 104
    91ae:	f4 e2       	ldi	r31, 0x24	; 36
		udd_ctrl_in_sent();
    91b0:	02 e0       	ldi	r16, 0x02	; 2
    91b2:	06 93       	lac	Z, r16
		goto udd_interrupt_tc_end; // Interrupt acked by control endpoint managed
    91b4:	00 e2       	ldi	r16, 0x20	; 32
	}
	Assert(udd_ep_is_valid(ep));
	// Manage end of transfer on endpoint bulk/interrupt/isochronous
	udd_ep_trans_complet(ep);
    91b6:	06 93       	lac	Z, r16
    91b8:	05 c0       	rjmp	.+10     	; 0x91c4 <__vector_126+0x1c4>
	}
#endif

udd_interrupt_tc_end:
	return;
}
    91ba:	80 38       	cpi	r24, 0x80	; 128
    91bc:	11 f4       	brne	.+4      	; 0x91c2 <__vector_126+0x1c2>
    91be:	c8 d8       	rcall	.-3696   	; 0x8350 <udd_ctrl_in_sent>
    91c0:	01 c0       	rjmp	.+2      	; 0x91c4 <__vector_126+0x1c4>
    91c2:	e8 d9       	rcall	.-3120   	; 0x8594 <udd_ep_trans_complet>
    91c4:	ff 91       	pop	r31
    91c6:	ef 91       	pop	r30
    91c8:	df 91       	pop	r29
    91ca:	cf 91       	pop	r28
    91cc:	bf 91       	pop	r27
    91ce:	af 91       	pop	r26
    91d0:	9f 91       	pop	r25
    91d2:	8f 91       	pop	r24
    91d4:	7f 91       	pop	r23
    91d6:	6f 91       	pop	r22
    91d8:	5f 91       	pop	r21
    91da:	4f 91       	pop	r20
    91dc:	3f 91       	pop	r19
    91de:	2f 91       	pop	r18
    91e0:	1f 91       	pop	r17
    91e2:	0f 91       	pop	r16
    91e4:	0f 90       	pop	r0
    91e6:	0b be       	out	0x3b, r0	; 59
    91e8:	0f 90       	pop	r0
    91ea:	0f be       	out	0x3f, r0	; 63
    91ec:	0f 90       	pop	r0
    91ee:	1f 90       	pop	r1
    91f0:	18 95       	reti

000091f2 <pwm_set_frequency>:
 *
 * \param config Pointer to PWM configuration.
 * \param freq_hz Wanted PWM frequency in Hz.
 */
void pwm_set_frequency(struct pwm_config *config, uint16_t freq_hz)
{
    91f2:	cf 92       	push	r12
    91f4:	df 92       	push	r13
    91f6:	ef 92       	push	r14
    91f8:	ff 92       	push	r15
    91fa:	cf 93       	push	r28
    91fc:	df 93       	push	r29
    91fe:	ec 01       	movw	r28, r24
	/* Avoid division by zero. */
	Assert(freq_hz != 0);

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
    9200:	6b 01       	movw	r12, r22
    9202:	e1 2c       	mov	r14, r1
    9204:	f1 2c       	mov	r15, r1
    9206:	60 e8       	ldi	r22, 0x80	; 128
    9208:	73 ec       	ldi	r23, 0xC3	; 195
    920a:	89 ec       	ldi	r24, 0xC9	; 201
    920c:	91 e0       	ldi	r25, 0x01	; 1
    920e:	a7 01       	movw	r20, r14
    9210:	96 01       	movw	r18, r12
    9212:	0e 94 e4 62 	call	0xc5c8	; 0xc5c8 <__udivmodsi4>
    9216:	ca 01       	movw	r24, r20
    9218:	b9 01       	movw	r22, r18
    921a:	2f ef       	ldi	r18, 0xFF	; 255
    921c:	3f ef       	ldi	r19, 0xFF	; 255
    921e:	40 e0       	ldi	r20, 0x00	; 0
    9220:	50 e0       	ldi	r21, 0x00	; 0
    9222:	0e 94 e4 62 	call	0xc5c8	; 0xc5c8 <__udivmodsi4>
	if (smallest_div < 1) {
    9226:	21 15       	cp	r18, r1
    9228:	31 05       	cpc	r19, r1
    922a:	29 f4       	brne	.+10     	; 0x9236 <pwm_set_frequency+0x44>
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
    922c:	81 e0       	ldi	r24, 0x01	; 1
    922e:	8c 83       	std	Y+4, r24	; 0x04

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
    9230:	21 e0       	ldi	r18, 0x01	; 1
    9232:	30 e0       	ldi	r19, 0x00	; 0
    9234:	2d c0       	rjmp	.+90     	; 0x9290 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
    9236:	22 30       	cpi	r18, 0x02	; 2
    9238:	31 05       	cpc	r19, r1
    923a:	28 f4       	brcc	.+10     	; 0x9246 <pwm_set_frequency+0x54>
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
    923c:	82 e0       	ldi	r24, 0x02	; 2
    923e:	8c 83       	std	Y+4, r24	; 0x04
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
	if (smallest_div < 1) {
		dividor = 1;
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
    9240:	22 e0       	ldi	r18, 0x02	; 2
    9242:	30 e0       	ldi	r19, 0x00	; 0
    9244:	25 c0       	rjmp	.+74     	; 0x9290 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
    9246:	24 30       	cpi	r18, 0x04	; 4
    9248:	31 05       	cpc	r19, r1
    924a:	28 f4       	brcc	.+10     	; 0x9256 <pwm_set_frequency+0x64>
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
    924c:	83 e0       	ldi	r24, 0x03	; 3
    924e:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV1;
	} else if (smallest_div < 2) {
		dividor = 2;
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
    9250:	24 e0       	ldi	r18, 0x04	; 4
    9252:	30 e0       	ldi	r19, 0x00	; 0
    9254:	1d c0       	rjmp	.+58     	; 0x9290 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
    9256:	28 30       	cpi	r18, 0x08	; 8
    9258:	31 05       	cpc	r19, r1
    925a:	28 f4       	brcc	.+10     	; 0x9266 <pwm_set_frequency+0x74>
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
    925c:	84 e0       	ldi	r24, 0x04	; 4
    925e:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV2;
	} else if (smallest_div < 4) {
		dividor = 4;
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
    9260:	28 e0       	ldi	r18, 0x08	; 8
    9262:	30 e0       	ldi	r19, 0x00	; 0
    9264:	15 c0       	rjmp	.+42     	; 0x9290 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
    9266:	20 34       	cpi	r18, 0x40	; 64
    9268:	31 05       	cpc	r19, r1
    926a:	28 f4       	brcc	.+10     	; 0x9276 <pwm_set_frequency+0x84>
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
    926c:	85 e0       	ldi	r24, 0x05	; 5
    926e:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV4;
	} else if (smallest_div < 8) {
		dividor = 8;
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
    9270:	20 e4       	ldi	r18, 0x40	; 64
    9272:	30 e0       	ldi	r19, 0x00	; 0
    9274:	0d c0       	rjmp	.+26     	; 0x9290 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
    9276:	2f 3f       	cpi	r18, 0xFF	; 255
    9278:	31 05       	cpc	r19, r1
    927a:	09 f0       	breq	.+2      	; 0x927e <pwm_set_frequency+0x8c>
    927c:	28 f4       	brcc	.+10     	; 0x9288 <pwm_set_frequency+0x96>
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
    927e:	86 e0       	ldi	r24, 0x06	; 6
    9280:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV8;
	} else if (smallest_div < 64) {
		dividor = 64;
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
    9282:	20 e0       	ldi	r18, 0x00	; 0
    9284:	31 e0       	ldi	r19, 0x01	; 1
    9286:	04 c0       	rjmp	.+8      	; 0x9290 <pwm_set_frequency+0x9e>
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
		config->clk_sel = PWM_CLK_DIV1024;
    9288:	87 e0       	ldi	r24, 0x07	; 7
    928a:	8c 83       	std	Y+4, r24	; 0x04
		config->clk_sel = PWM_CLK_DIV64;
	} else if (smallest_div < 256) {
		dividor = 256;
		config->clk_sel = PWM_CLK_DIV256;
	} else {
		dividor = 1024;
    928c:	20 e0       	ldi	r18, 0x00	; 0
    928e:	34 e0       	ldi	r19, 0x04	; 4
		config->clk_sel = PWM_CLK_DIV1024;
	}

	/* Calculate the period from the just found divider */
	config->period = cpu_hz / dividor / freq_hz;
    9290:	40 e0       	ldi	r20, 0x00	; 0
    9292:	50 e0       	ldi	r21, 0x00	; 0
    9294:	60 e8       	ldi	r22, 0x80	; 128
    9296:	73 ec       	ldi	r23, 0xC3	; 195
    9298:	89 ec       	ldi	r24, 0xC9	; 201
    929a:	91 e0       	ldi	r25, 0x01	; 1
    929c:	0e 94 e4 62 	call	0xc5c8	; 0xc5c8 <__udivmodsi4>
    92a0:	ca 01       	movw	r24, r20
    92a2:	b9 01       	movw	r22, r18
    92a4:	a7 01       	movw	r20, r14
    92a6:	96 01       	movw	r18, r12
    92a8:	0e 94 e4 62 	call	0xc5c8	; 0xc5c8 <__udivmodsi4>
    92ac:	2d 83       	std	Y+5, r18	; 0x05
    92ae:	3e 83       	std	Y+6, r19	; 0x06

	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle */
	if (config->period < 100) {
    92b0:	24 36       	cpi	r18, 0x64	; 100
    92b2:	31 05       	cpc	r19, r1
    92b4:	18 f4       	brcc	.+6      	; 0x92bc <pwm_set_frequency+0xca>
		/* The period is too short. */
		config->clk_sel = PWM_CLK_OFF;
    92b6:	1c 82       	std	Y+4, r1	; 0x04
		config->period = 0;
    92b8:	1d 82       	std	Y+5, r1	; 0x05
    92ba:	1e 82       	std	Y+6, r1	; 0x06
		Assert(false);
	}
}
    92bc:	df 91       	pop	r29
    92be:	cf 91       	pop	r28
    92c0:	ff 90       	pop	r15
    92c2:	ef 90       	pop	r14
    92c4:	df 90       	pop	r13
    92c6:	cf 90       	pop	r12
    92c8:	08 95       	ret

000092ca <pwm_init>:
 * \param channel \ref pwm_channel_t "CC channel" to use for this PWM.
 * \param freq_hz Frequency to use for this PWM.
  */
void pwm_init(struct pwm_config *config, enum pwm_tc_t tc,
		enum pwm_channel_t channel, uint16_t freq_hz)
{
    92ca:	0f 93       	push	r16
    92cc:	1f 93       	push	r17
    92ce:	cf 93       	push	r28
    92d0:	df 93       	push	r29
    92d2:	ec 01       	movw	r28, r24
    92d4:	89 01       	movw	r16, r18

	/* Set TC and correct I/O pin to output */
/*
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
	switch (tc) {
    92d6:	86 2f       	mov	r24, r22
    92d8:	90 e0       	ldi	r25, 0x00	; 0
    92da:	87 30       	cpi	r24, 0x07	; 7
    92dc:	91 05       	cpc	r25, r1
    92de:	08 f0       	brcs	.+2      	; 0x92e2 <pwm_init+0x18>
    92e0:	8b c0       	rjmp	.+278    	; 0x93f8 <pwm_init+0x12e>
    92e2:	fc 01       	movw	r30, r24
    92e4:	88 27       	eor	r24, r24
    92e6:	eb 5f       	subi	r30, 0xFB	; 251
    92e8:	fe 4f       	sbci	r31, 0xFE	; 254
    92ea:	8f 4f       	sbci	r24, 0xFF	; 255
    92ec:	0c 94 22 63 	jmp	0xc644	; 0xc644 <__tablejump2__>
#if defined(TCC0)
	case PWM_TCC0:
		config->tc = &TCC0;
    92f0:	80 e0       	ldi	r24, 0x00	; 0
    92f2:	98 e0       	ldi	r25, 0x08	; 8
    92f4:	88 83       	st	Y, r24
    92f6:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel-1));
    92f8:	e0 e4       	ldi	r30, 0x40	; 64
    92fa:	f6 e0       	ldi	r31, 0x06	; 6
    92fc:	30 81       	ld	r19, Z
    92fe:	81 e0       	ldi	r24, 0x01	; 1
    9300:	90 e0       	ldi	r25, 0x00	; 0
    9302:	2f ef       	ldi	r18, 0xFF	; 255
    9304:	24 0f       	add	r18, r20
    9306:	02 c0       	rjmp	.+4      	; 0x930c <pwm_init+0x42>
    9308:	88 0f       	add	r24, r24
    930a:	99 1f       	adc	r25, r25
    930c:	2a 95       	dec	r18
    930e:	e2 f7       	brpl	.-8      	; 0x9308 <pwm_init+0x3e>
    9310:	83 2b       	or	r24, r19
    9312:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    9314:	71 c0       	rjmp	.+226    	; 0x93f8 <pwm_init+0x12e>
#endif
#if defined(TCC1)
	case PWM_TCC1:
		config->tc = &TCC1;
    9316:	80 e4       	ldi	r24, 0x40	; 64
    9318:	98 e0       	ldi	r25, 0x08	; 8
    931a:	88 83       	st	Y, r24
    931c:	99 83       	std	Y+1, r25	; 0x01
		PORTC.DIR |= (1 << (channel+3));
    931e:	e0 e4       	ldi	r30, 0x40	; 64
    9320:	f6 e0       	ldi	r31, 0x06	; 6
    9322:	30 81       	ld	r19, Z
    9324:	81 e0       	ldi	r24, 0x01	; 1
    9326:	90 e0       	ldi	r25, 0x00	; 0
    9328:	23 e0       	ldi	r18, 0x03	; 3
    932a:	24 0f       	add	r18, r20
    932c:	02 c0       	rjmp	.+4      	; 0x9332 <pwm_init+0x68>
    932e:	88 0f       	add	r24, r24
    9330:	99 1f       	adc	r25, r25
    9332:	2a 95       	dec	r18
    9334:	e2 f7       	brpl	.-8      	; 0x932e <pwm_init+0x64>
    9336:	83 2b       	or	r24, r19
    9338:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    933a:	5e c0       	rjmp	.+188    	; 0x93f8 <pwm_init+0x12e>
#endif
#if defined(TCD0)
	case PWM_TCD0:
		config->tc = &TCD0;
    933c:	80 e0       	ldi	r24, 0x00	; 0
    933e:	99 e0       	ldi	r25, 0x09	; 9
    9340:	88 83       	st	Y, r24
    9342:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel-1));
    9344:	e0 e6       	ldi	r30, 0x60	; 96
    9346:	f6 e0       	ldi	r31, 0x06	; 6
    9348:	30 81       	ld	r19, Z
    934a:	81 e0       	ldi	r24, 0x01	; 1
    934c:	90 e0       	ldi	r25, 0x00	; 0
    934e:	2f ef       	ldi	r18, 0xFF	; 255
    9350:	24 0f       	add	r18, r20
    9352:	02 c0       	rjmp	.+4      	; 0x9358 <pwm_init+0x8e>
    9354:	88 0f       	add	r24, r24
    9356:	99 1f       	adc	r25, r25
    9358:	2a 95       	dec	r18
    935a:	e2 f7       	brpl	.-8      	; 0x9354 <pwm_init+0x8a>
    935c:	83 2b       	or	r24, r19
    935e:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    9360:	4b c0       	rjmp	.+150    	; 0x93f8 <pwm_init+0x12e>
#endif
#if defined(TCD1)
	case PWM_TCD1:
		config->tc = &TCD1;
    9362:	80 e4       	ldi	r24, 0x40	; 64
    9364:	99 e0       	ldi	r25, 0x09	; 9
    9366:	88 83       	st	Y, r24
    9368:	99 83       	std	Y+1, r25	; 0x01
		PORTD.DIR |= (1 << (channel+3));
    936a:	e0 e6       	ldi	r30, 0x60	; 96
    936c:	f6 e0       	ldi	r31, 0x06	; 6
    936e:	30 81       	ld	r19, Z
    9370:	81 e0       	ldi	r24, 0x01	; 1
    9372:	90 e0       	ldi	r25, 0x00	; 0
    9374:	23 e0       	ldi	r18, 0x03	; 3
    9376:	24 0f       	add	r18, r20
    9378:	02 c0       	rjmp	.+4      	; 0x937e <pwm_init+0xb4>
    937a:	88 0f       	add	r24, r24
    937c:	99 1f       	adc	r25, r25
    937e:	2a 95       	dec	r18
    9380:	e2 f7       	brpl	.-8      	; 0x937a <pwm_init+0xb0>
    9382:	83 2b       	or	r24, r19
    9384:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    9386:	38 c0       	rjmp	.+112    	; 0x93f8 <pwm_init+0x12e>
#endif

#if defined(TCE0)
	case PWM_TCE0:
		config->tc = &TCE0;
    9388:	80 e0       	ldi	r24, 0x00	; 0
    938a:	9a e0       	ldi	r25, 0x0A	; 10
    938c:	88 83       	st	Y, r24
    938e:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel-1));
    9390:	e0 e8       	ldi	r30, 0x80	; 128
    9392:	f6 e0       	ldi	r31, 0x06	; 6
    9394:	30 81       	ld	r19, Z
    9396:	81 e0       	ldi	r24, 0x01	; 1
    9398:	90 e0       	ldi	r25, 0x00	; 0
    939a:	2f ef       	ldi	r18, 0xFF	; 255
    939c:	24 0f       	add	r18, r20
    939e:	02 c0       	rjmp	.+4      	; 0x93a4 <pwm_init+0xda>
    93a0:	88 0f       	add	r24, r24
    93a2:	99 1f       	adc	r25, r25
    93a4:	2a 95       	dec	r18
    93a6:	e2 f7       	brpl	.-8      	; 0x93a0 <pwm_init+0xd6>
    93a8:	83 2b       	or	r24, r19
    93aa:	80 83       	st	Z, r24
		num_chan = 4;
		break;
    93ac:	25 c0       	rjmp	.+74     	; 0x93f8 <pwm_init+0x12e>
#endif
#if defined(TCE1)
	case PWM_TCE1:
		config->tc = &TCE1;
    93ae:	80 e4       	ldi	r24, 0x40	; 64
    93b0:	9a e0       	ldi	r25, 0x0A	; 10
    93b2:	88 83       	st	Y, r24
    93b4:	99 83       	std	Y+1, r25	; 0x01
		PORTE.DIR |= (1 << (channel+3));
    93b6:	e0 e8       	ldi	r30, 0x80	; 128
    93b8:	f6 e0       	ldi	r31, 0x06	; 6
    93ba:	30 81       	ld	r19, Z
    93bc:	81 e0       	ldi	r24, 0x01	; 1
    93be:	90 e0       	ldi	r25, 0x00	; 0
    93c0:	23 e0       	ldi	r18, 0x03	; 3
    93c2:	24 0f       	add	r18, r20
    93c4:	02 c0       	rjmp	.+4      	; 0x93ca <pwm_init+0x100>
    93c6:	88 0f       	add	r24, r24
    93c8:	99 1f       	adc	r25, r25
    93ca:	2a 95       	dec	r18
    93cc:	e2 f7       	brpl	.-8      	; 0x93c6 <pwm_init+0xfc>
    93ce:	83 2b       	or	r24, r19
    93d0:	80 83       	st	Z, r24
		num_chan = 2;
		break;
    93d2:	12 c0       	rjmp	.+36     	; 0x93f8 <pwm_init+0x12e>
#endif

#if defined(TCF0)
	case PWM_TCF0:
		config->tc = &TCF0;
    93d4:	80 e0       	ldi	r24, 0x00	; 0
    93d6:	9b e0       	ldi	r25, 0x0B	; 11
    93d8:	88 83       	st	Y, r24
    93da:	99 83       	std	Y+1, r25	; 0x01
		PORTF.DIR |= (1 << (channel-1));
    93dc:	e0 ea       	ldi	r30, 0xA0	; 160
    93de:	f6 e0       	ldi	r31, 0x06	; 6
    93e0:	30 81       	ld	r19, Z
    93e2:	81 e0       	ldi	r24, 0x01	; 1
    93e4:	90 e0       	ldi	r25, 0x00	; 0
    93e6:	2f ef       	ldi	r18, 0xFF	; 255
    93e8:	24 0f       	add	r18, r20
    93ea:	02 c0       	rjmp	.+4      	; 0x93f0 <pwm_init+0x126>
    93ec:	88 0f       	add	r24, r24
    93ee:	99 1f       	adc	r25, r25
    93f0:	2a 95       	dec	r18
    93f2:	e2 f7       	brpl	.-8      	; 0x93ec <pwm_init+0x122>
    93f4:	83 2b       	or	r24, r19
    93f6:	80 83       	st	Z, r24
	}

	/* Make sure we are not given a channel number larger
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;
    93f8:	4a 83       	std	Y+2, r20	; 0x02

	/* Set the correct cc_mask */
	switch (channel) {
    93fa:	42 30       	cpi	r20, 0x02	; 2
    93fc:	61 f0       	breq	.+24     	; 0x9416 <pwm_init+0x14c>
    93fe:	18 f4       	brcc	.+6      	; 0x9406 <pwm_init+0x13c>
    9400:	41 30       	cpi	r20, 0x01	; 1
    9402:	31 f0       	breq	.+12     	; 0x9410 <pwm_init+0x146>
    9404:	10 c0       	rjmp	.+32     	; 0x9426 <pwm_init+0x15c>
    9406:	43 30       	cpi	r20, 0x03	; 3
    9408:	49 f0       	breq	.+18     	; 0x941c <pwm_init+0x152>
    940a:	44 30       	cpi	r20, 0x04	; 4
    940c:	51 f0       	breq	.+20     	; 0x9422 <pwm_init+0x158>
    940e:	0b c0       	rjmp	.+22     	; 0x9426 <pwm_init+0x15c>
	case PWM_CH_A:
		config->cc_mask = TC_CCAEN;
    9410:	80 e1       	ldi	r24, 0x10	; 16
    9412:	8b 83       	std	Y+3, r24	; 0x03
		break;
    9414:	08 c0       	rjmp	.+16     	; 0x9426 <pwm_init+0x15c>
	case PWM_CH_B:
		config->cc_mask = TC_CCBEN;
    9416:	80 e2       	ldi	r24, 0x20	; 32
    9418:	8b 83       	std	Y+3, r24	; 0x03
		break;
    941a:	05 c0       	rjmp	.+10     	; 0x9426 <pwm_init+0x15c>
	case PWM_CH_C:
		config->cc_mask = TC_CCCEN;
    941c:	80 e4       	ldi	r24, 0x40	; 64
    941e:	8b 83       	std	Y+3, r24	; 0x03
		break;
    9420:	02 c0       	rjmp	.+4      	; 0x9426 <pwm_init+0x15c>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
    9422:	80 e8       	ldi	r24, 0x80	; 128
    9424:	8b 83       	std	Y+3, r24	; 0x03
		Assert(false);
		break;
	}

	/* Enable peripheral clock for this TC */
	tc_enable(config->tc);
    9426:	88 81       	ld	r24, Y
    9428:	99 81       	ldd	r25, Y+1	; 0x01
    942a:	0e 94 0c 3f 	call	0x7e18	; 0x7e18 <tc_enable>

	/* Set this TC's waveform generator in single slope mode */
	tc_set_wgm(config->tc, TC_WG_SS);
    942e:	e8 81       	ld	r30, Y
    9430:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    9432:	81 81       	ldd	r24, Z+1	; 0x01
    9434:	88 7f       	andi	r24, 0xF8	; 248
    9436:	83 60       	ori	r24, 0x03	; 3
    9438:	81 83       	std	Z+1, r24	; 0x01

	/* Default values (disable TC and set minimum period)*/
	config->period = 0;
    943a:	1d 82       	std	Y+5, r1	; 0x05
    943c:	1e 82       	std	Y+6, r1	; 0x06
	config->clk_sel = PWM_CLK_OFF;
    943e:	1c 82       	std	Y+4, r1	; 0x04
	tc_write_clock_source(config->tc, PWM_CLK_OFF);
    9440:	e8 81       	ld	r30, Y
    9442:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    9444:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    9446:	80 7f       	andi	r24, 0xF0	; 240
    9448:	80 83       	st	Z, r24

	/* Set the PWM frequency */
	pwm_set_frequency(config, freq_hz);
    944a:	b8 01       	movw	r22, r16
    944c:	ce 01       	movw	r24, r28
    944e:	d1 de       	rcall	.-606    	; 0x91f2 <pwm_set_frequency>
}
    9450:	df 91       	pop	r29
    9452:	cf 91       	pop	r28
    9454:	1f 91       	pop	r17
    9456:	0f 91       	pop	r16
    9458:	08 95       	ret

0000945a <pwm_start>:
 *
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
void pwm_start(struct pwm_config *config, uint8_t duty_cycle_scale)
{
    945a:	cf 93       	push	r28
    945c:	df 93       	push	r29
    945e:	ec 01       	movw	r28, r24
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
    9460:	2d 81       	ldd	r18, Y+5	; 0x05
    9462:	3e 81       	ldd	r19, Y+6	; 0x06
    9464:	a6 2f       	mov	r26, r22
    9466:	b0 e0       	ldi	r27, 0x00	; 0
    9468:	0e 94 30 63 	call	0xc660	; 0xc660 <__umulhisi3>
    946c:	24 e6       	ldi	r18, 0x64	; 100
    946e:	30 e0       	ldi	r19, 0x00	; 0
    9470:	40 e0       	ldi	r20, 0x00	; 0
    9472:	50 e0       	ldi	r21, 0x00	; 0
    9474:	0e 94 e4 62 	call	0xc5c8	; 0xc5c8 <__udivmodsi4>
    9478:	8a 81       	ldd	r24, Y+2	; 0x02
    947a:	e8 81       	ld	r30, Y
    947c:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
	if (tc_is_tc0(void *tc)) {
    947e:	e6 fd       	sbrc	r30, 6
    9480:	17 c0       	rjmp	.+46     	; 0x94b0 <pwm_start+0x56>
		switch (channel_index) {
    9482:	82 30       	cpi	r24, 0x02	; 2
    9484:	61 f0       	breq	.+24     	; 0x949e <pwm_start+0x44>
    9486:	18 f4       	brcc	.+6      	; 0x948e <pwm_start+0x34>
    9488:	81 30       	cpi	r24, 0x01	; 1
    948a:	31 f0       	breq	.+12     	; 0x9498 <pwm_start+0x3e>
    948c:	1b c0       	rjmp	.+54     	; 0x94c4 <pwm_start+0x6a>
    948e:	83 30       	cpi	r24, 0x03	; 3
    9490:	49 f0       	breq	.+18     	; 0x94a4 <pwm_start+0x4a>
    9492:	84 30       	cpi	r24, 0x04	; 4
    9494:	51 f0       	breq	.+20     	; 0x94aa <pwm_start+0x50>
    9496:	16 c0       	rjmp	.+44     	; 0x94c4 <pwm_start+0x6a>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
    9498:	20 af       	std	Z+56, r18	; 0x38
    949a:	31 af       	std	Z+57, r19	; 0x39
    949c:	13 c0       	rjmp	.+38     	; 0x94c4 <pwm_start+0x6a>
			break;
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
    949e:	22 af       	std	Z+58, r18	; 0x3a
    94a0:	33 af       	std	Z+59, r19	; 0x3b
    94a2:	10 c0       	rjmp	.+32     	; 0x94c4 <pwm_start+0x6a>
			break;
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
    94a4:	24 af       	std	Z+60, r18	; 0x3c
    94a6:	35 af       	std	Z+61, r19	; 0x3d
    94a8:	0d c0       	rjmp	.+26     	; 0x94c4 <pwm_start+0x6a>
			break;
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
    94aa:	26 af       	std	Z+62, r18	; 0x3e
    94ac:	37 af       	std	Z+63, r19	; 0x3f
    94ae:	0a c0       	rjmp	.+20     	; 0x94c4 <pwm_start+0x6a>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
    94b0:	81 30       	cpi	r24, 0x01	; 1
    94b2:	19 f0       	breq	.+6      	; 0x94ba <pwm_start+0x60>
    94b4:	82 30       	cpi	r24, 0x02	; 2
    94b6:	21 f0       	breq	.+8      	; 0x94c0 <pwm_start+0x66>
    94b8:	05 c0       	rjmp	.+10     	; 0x94c4 <pwm_start+0x6a>
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
    94ba:	20 af       	std	Z+56, r18	; 0x38
    94bc:	31 af       	std	Z+57, r19	; 0x39
    94be:	02 c0       	rjmp	.+4      	; 0x94c4 <pwm_start+0x6a>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
    94c0:	22 af       	std	Z+58, r18	; 0x3a
    94c2:	33 af       	std	Z+59, r19	; 0x3b
	/* Set given duty cycle */
	pwm_set_duty_cycle_percent(config, duty_cycle_scale);
	/* Set correct TC period */
	tc_write_period(config->tc, config->period);
    94c4:	8d 81       	ldd	r24, Y+5	; 0x05
    94c6:	9e 81       	ldd	r25, Y+6	; 0x06
    94c8:	e8 81       	ld	r30, Y
    94ca:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    94cc:	86 a3       	std	Z+38, r24	; 0x26
    94ce:	97 a3       	std	Z+39, r25	; 0x27
	/* Enable CC channel for this TC */
	tc_enable_cc_channels(config->tc, config->cc_mask);
    94d0:	8b 81       	ldd	r24, Y+3	; 0x03
    94d2:	e8 81       	ld	r30, Y
    94d4:	f9 81       	ldd	r31, Y+1	; 0x01
 * \param enablemask CC channel
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
    94d6:	e6 fd       	sbrc	r30, 6
    94d8:	04 c0       	rjmp	.+8      	; 0x94e2 <pwm_start+0x88>
		((TC0_t *)tc)->CTRLB |= enablemask;
    94da:	91 81       	ldd	r25, Z+1	; 0x01
    94dc:	89 2b       	or	r24, r25
    94de:	81 83       	std	Z+1, r24	; 0x01
    94e0:	04 c0       	rjmp	.+8      	; 0x94ea <pwm_start+0x90>
	} else if (tc_is_tc1(void *tc)) {
		((TC1_t *)tc)->CTRLB |=
    94e2:	91 81       	ldd	r25, Z+1	; 0x01
    94e4:	80 73       	andi	r24, 0x30	; 48
    94e6:	89 2b       	or	r24, r25
    94e8:	81 83       	std	Z+1, r24	; 0x01
	/* Enable TC by setting correct clock prescaler */
	tc_write_clock_source(config->tc, config->clk_sel);
    94ea:	e8 81       	ld	r30, Y
    94ec:	f9 81       	ldd	r31, Y+1	; 0x01
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    94ee:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    94f0:	80 7f       	andi	r24, 0xF0	; 240
    94f2:	9c 81       	ldd	r25, Y+4	; 0x04
    94f4:	89 2b       	or	r24, r25
    94f6:	80 83       	st	Z, r24
}
    94f8:	df 91       	pop	r29
    94fa:	cf 91       	pop	r28
    94fc:	08 95       	ret

000094fe <__portable_avr_delay_cycles>:
/*! \brief The USB driver sends a resume signal called \e "Upstream Resume"
 * This is authorized only when the remote wakeup feature is enabled by host.
 */
static inline void udc_remotewakeup(void)
{
	udd_send_remotewakeup();
    94fe:	04 c0       	rjmp	.+8      	; 0x9508 <__portable_avr_delay_cycles+0xa>
    9500:	61 50       	subi	r22, 0x01	; 1
    9502:	71 09       	sbc	r23, r1
    9504:	81 09       	sbc	r24, r1
    9506:	91 09       	sbc	r25, r1
    9508:	61 15       	cp	r22, r1
    950a:	71 05       	cpc	r23, r1
    950c:	81 05       	cpc	r24, r1
    950e:	91 05       	cpc	r25, r1
    9510:	b9 f7       	brne	.-18     	; 0x9500 <__portable_avr_delay_cycles+0x2>
    9512:	08 95       	ret

00009514 <isr_rtc_alarm>:
    9514:	10 92 4c 26 	sts	0x264C, r1	; 0x80264c <g_rtc_alarm>
    9518:	10 92 4d 26 	sts	0x264D, r1	; 0x80264d <g_rtc_alarm+0x1>
    951c:	10 92 4e 26 	sts	0x264E, r1	; 0x80264e <g_rtc_alarm+0x2>
    9520:	10 92 4f 26 	sts	0x264F, r1	; 0x80264f <g_rtc_alarm+0x3>
    9524:	08 95       	ret

00009526 <isr_adc_a>:
    9526:	80 91 26 02 	lds	r24, 0x0226	; 0x800226 <__TEXT_REGION_LENGTH__+0x700226>
    952a:	4e 5b       	subi	r20, 0xBE	; 190
    952c:	51 09       	sbc	r21, r1
    952e:	60 ff       	sbrs	r22, 0
    9530:	ba c0       	rjmp	.+372    	; 0x96a6 <isr_adc_a+0x180>
    9532:	82 95       	swap	r24
    9534:	8f 70       	andi	r24, 0x0F	; 15
    9536:	81 30       	cpi	r24, 0x01	; 1
    9538:	29 f0       	breq	.+10     	; 0x9544 <isr_adc_a+0x1e>
    953a:	08 f4       	brcc	.+2      	; 0x953e <isr_adc_a+0x18>
    953c:	79 c0       	rjmp	.+242    	; 0x9630 <isr_adc_a+0x10a>
    953e:	82 30       	cpi	r24, 0x02	; 2
    9540:	e1 f1       	breq	.+120    	; 0x95ba <isr_adc_a+0x94>
    9542:	08 95       	ret
    9544:	05 2e       	mov	r0, r21
    9546:	00 0c       	add	r0, r0
    9548:	66 0b       	sbc	r22, r22
    954a:	77 0b       	sbc	r23, r23
    954c:	80 91 b7 25 	lds	r24, 0x25B7	; 0x8025b7 <g_adc_vctcxo_sum>
    9550:	90 91 b8 25 	lds	r25, 0x25B8	; 0x8025b8 <g_adc_vctcxo_sum+0x1>
    9554:	a0 91 b9 25 	lds	r26, 0x25B9	; 0x8025b9 <g_adc_vctcxo_sum+0x2>
    9558:	b0 91 ba 25 	lds	r27, 0x25BA	; 0x8025ba <g_adc_vctcxo_sum+0x3>
    955c:	48 0f       	add	r20, r24
    955e:	59 1f       	adc	r21, r25
    9560:	6a 1f       	adc	r22, r26
    9562:	7b 1f       	adc	r23, r27
    9564:	40 93 b7 25 	sts	0x25B7, r20	; 0x8025b7 <g_adc_vctcxo_sum>
    9568:	50 93 b8 25 	sts	0x25B8, r21	; 0x8025b8 <g_adc_vctcxo_sum+0x1>
    956c:	60 93 b9 25 	sts	0x25B9, r22	; 0x8025b9 <g_adc_vctcxo_sum+0x2>
    9570:	70 93 ba 25 	sts	0x25BA, r23	; 0x8025ba <g_adc_vctcxo_sum+0x3>
    9574:	80 91 b5 25 	lds	r24, 0x25B5	; 0x8025b5 <g_adc_vctcxo_cnt>
    9578:	90 91 b6 25 	lds	r25, 0x25B6	; 0x8025b6 <g_adc_vctcxo_cnt+0x1>
    957c:	01 96       	adiw	r24, 0x01	; 1
    957e:	80 93 b5 25 	sts	0x25B5, r24	; 0x8025b5 <g_adc_vctcxo_cnt>
    9582:	90 93 b6 25 	sts	0x25B6, r25	; 0x8025b6 <g_adc_vctcxo_cnt+0x1>
    9586:	8f 3f       	cpi	r24, 0xFF	; 255
    9588:	91 05       	cpc	r25, r1
    958a:	09 f0       	breq	.+2      	; 0x958e <isr_adc_a+0x68>
    958c:	08 f4       	brcc	.+2      	; 0x9590 <isr_adc_a+0x6a>
    958e:	40 c1       	rjmp	.+640    	; 0x9810 <isr_adc_a+0x2ea>
    9590:	40 93 bb 25 	sts	0x25BB, r20	; 0x8025bb <g_adc_vctcxo_cur>
    9594:	50 93 bc 25 	sts	0x25BC, r21	; 0x8025bc <g_adc_vctcxo_cur+0x1>
    9598:	60 93 bd 25 	sts	0x25BD, r22	; 0x8025bd <g_adc_vctcxo_cur+0x2>
    959c:	70 93 be 25 	sts	0x25BE, r23	; 0x8025be <g_adc_vctcxo_cur+0x3>
    95a0:	10 92 b5 25 	sts	0x25B5, r1	; 0x8025b5 <g_adc_vctcxo_cnt>
    95a4:	10 92 b6 25 	sts	0x25B6, r1	; 0x8025b6 <g_adc_vctcxo_cnt+0x1>
    95a8:	10 92 b7 25 	sts	0x25B7, r1	; 0x8025b7 <g_adc_vctcxo_sum>
    95ac:	10 92 b8 25 	sts	0x25B8, r1	; 0x8025b8 <g_adc_vctcxo_sum+0x1>
    95b0:	10 92 b9 25 	sts	0x25B9, r1	; 0x8025b9 <g_adc_vctcxo_sum+0x2>
    95b4:	10 92 ba 25 	sts	0x25BA, r1	; 0x8025ba <g_adc_vctcxo_sum+0x3>
    95b8:	08 95       	ret
    95ba:	05 2e       	mov	r0, r21
    95bc:	00 0c       	add	r0, r0
    95be:	66 0b       	sbc	r22, r22
    95c0:	77 0b       	sbc	r23, r23
    95c2:	80 91 ad 25 	lds	r24, 0x25AD	; 0x8025ad <g_adc_5v0_sum>
    95c6:	90 91 ae 25 	lds	r25, 0x25AE	; 0x8025ae <g_adc_5v0_sum+0x1>
    95ca:	a0 91 af 25 	lds	r26, 0x25AF	; 0x8025af <g_adc_5v0_sum+0x2>
    95ce:	b0 91 b0 25 	lds	r27, 0x25B0	; 0x8025b0 <g_adc_5v0_sum+0x3>
    95d2:	48 0f       	add	r20, r24
    95d4:	59 1f       	adc	r21, r25
    95d6:	6a 1f       	adc	r22, r26
    95d8:	7b 1f       	adc	r23, r27
    95da:	40 93 ad 25 	sts	0x25AD, r20	; 0x8025ad <g_adc_5v0_sum>
    95de:	50 93 ae 25 	sts	0x25AE, r21	; 0x8025ae <g_adc_5v0_sum+0x1>
    95e2:	60 93 af 25 	sts	0x25AF, r22	; 0x8025af <g_adc_5v0_sum+0x2>
    95e6:	70 93 b0 25 	sts	0x25B0, r23	; 0x8025b0 <g_adc_5v0_sum+0x3>
    95ea:	80 91 ab 25 	lds	r24, 0x25AB	; 0x8025ab <g_adc_5v0_cnt>
    95ee:	90 91 ac 25 	lds	r25, 0x25AC	; 0x8025ac <g_adc_5v0_cnt+0x1>
    95f2:	01 96       	adiw	r24, 0x01	; 1
    95f4:	80 93 ab 25 	sts	0x25AB, r24	; 0x8025ab <g_adc_5v0_cnt>
    95f8:	90 93 ac 25 	sts	0x25AC, r25	; 0x8025ac <g_adc_5v0_cnt+0x1>
    95fc:	8f 3f       	cpi	r24, 0xFF	; 255
    95fe:	91 05       	cpc	r25, r1
    9600:	09 f0       	breq	.+2      	; 0x9604 <isr_adc_a+0xde>
    9602:	08 f4       	brcc	.+2      	; 0x9606 <isr_adc_a+0xe0>
    9604:	05 c1       	rjmp	.+522    	; 0x9810 <isr_adc_a+0x2ea>
    9606:	40 93 b1 25 	sts	0x25B1, r20	; 0x8025b1 <g_adc_5v0_cur>
    960a:	50 93 b2 25 	sts	0x25B2, r21	; 0x8025b2 <g_adc_5v0_cur+0x1>
    960e:	60 93 b3 25 	sts	0x25B3, r22	; 0x8025b3 <g_adc_5v0_cur+0x2>
    9612:	70 93 b4 25 	sts	0x25B4, r23	; 0x8025b4 <g_adc_5v0_cur+0x3>
    9616:	10 92 ab 25 	sts	0x25AB, r1	; 0x8025ab <g_adc_5v0_cnt>
    961a:	10 92 ac 25 	sts	0x25AC, r1	; 0x8025ac <g_adc_5v0_cnt+0x1>
    961e:	10 92 ad 25 	sts	0x25AD, r1	; 0x8025ad <g_adc_5v0_sum>
    9622:	10 92 ae 25 	sts	0x25AE, r1	; 0x8025ae <g_adc_5v0_sum+0x1>
    9626:	10 92 af 25 	sts	0x25AF, r1	; 0x8025af <g_adc_5v0_sum+0x2>
    962a:	10 92 b0 25 	sts	0x25B0, r1	; 0x8025b0 <g_adc_5v0_sum+0x3>
    962e:	08 95       	ret
    9630:	05 2e       	mov	r0, r21
    9632:	00 0c       	add	r0, r0
    9634:	66 0b       	sbc	r22, r22
    9636:	77 0b       	sbc	r23, r23
    9638:	80 91 a3 25 	lds	r24, 0x25A3	; 0x8025a3 <g_adc_vbat_sum>
    963c:	90 91 a4 25 	lds	r25, 0x25A4	; 0x8025a4 <g_adc_vbat_sum+0x1>
    9640:	a0 91 a5 25 	lds	r26, 0x25A5	; 0x8025a5 <g_adc_vbat_sum+0x2>
    9644:	b0 91 a6 25 	lds	r27, 0x25A6	; 0x8025a6 <g_adc_vbat_sum+0x3>
    9648:	48 0f       	add	r20, r24
    964a:	59 1f       	adc	r21, r25
    964c:	6a 1f       	adc	r22, r26
    964e:	7b 1f       	adc	r23, r27
    9650:	40 93 a3 25 	sts	0x25A3, r20	; 0x8025a3 <g_adc_vbat_sum>
    9654:	50 93 a4 25 	sts	0x25A4, r21	; 0x8025a4 <g_adc_vbat_sum+0x1>
    9658:	60 93 a5 25 	sts	0x25A5, r22	; 0x8025a5 <g_adc_vbat_sum+0x2>
    965c:	70 93 a6 25 	sts	0x25A6, r23	; 0x8025a6 <g_adc_vbat_sum+0x3>
    9660:	80 91 a1 25 	lds	r24, 0x25A1	; 0x8025a1 <g_adc_vbat_cnt>
    9664:	90 91 a2 25 	lds	r25, 0x25A2	; 0x8025a2 <g_adc_vbat_cnt+0x1>
    9668:	01 96       	adiw	r24, 0x01	; 1
    966a:	80 93 a1 25 	sts	0x25A1, r24	; 0x8025a1 <g_adc_vbat_cnt>
    966e:	90 93 a2 25 	sts	0x25A2, r25	; 0x8025a2 <g_adc_vbat_cnt+0x1>
    9672:	8f 3f       	cpi	r24, 0xFF	; 255
    9674:	91 05       	cpc	r25, r1
    9676:	09 f0       	breq	.+2      	; 0x967a <isr_adc_a+0x154>
    9678:	08 f4       	brcc	.+2      	; 0x967c <isr_adc_a+0x156>
    967a:	ca c0       	rjmp	.+404    	; 0x9810 <isr_adc_a+0x2ea>
    967c:	40 93 a7 25 	sts	0x25A7, r20	; 0x8025a7 <g_adc_vbat_cur>
    9680:	50 93 a8 25 	sts	0x25A8, r21	; 0x8025a8 <g_adc_vbat_cur+0x1>
    9684:	60 93 a9 25 	sts	0x25A9, r22	; 0x8025a9 <g_adc_vbat_cur+0x2>
    9688:	70 93 aa 25 	sts	0x25AA, r23	; 0x8025aa <g_adc_vbat_cur+0x3>
    968c:	10 92 a1 25 	sts	0x25A1, r1	; 0x8025a1 <g_adc_vbat_cnt>
    9690:	10 92 a2 25 	sts	0x25A2, r1	; 0x8025a2 <g_adc_vbat_cnt+0x1>
    9694:	10 92 a3 25 	sts	0x25A3, r1	; 0x8025a3 <g_adc_vbat_sum>
    9698:	10 92 a4 25 	sts	0x25A4, r1	; 0x8025a4 <g_adc_vbat_sum+0x1>
    969c:	10 92 a5 25 	sts	0x25A5, r1	; 0x8025a5 <g_adc_vbat_sum+0x2>
    96a0:	10 92 a6 25 	sts	0x25A6, r1	; 0x8025a6 <g_adc_vbat_sum+0x3>
    96a4:	08 95       	ret
    96a6:	61 ff       	sbrs	r22, 1
    96a8:	3b c0       	rjmp	.+118    	; 0x9720 <isr_adc_a+0x1fa>
    96aa:	05 2e       	mov	r0, r21
    96ac:	00 0c       	add	r0, r0
    96ae:	66 0b       	sbc	r22, r22
    96b0:	77 0b       	sbc	r23, r23
    96b2:	80 91 99 25 	lds	r24, 0x2599	; 0x802599 <g_adc_io_adc4_sum>
    96b6:	90 91 9a 25 	lds	r25, 0x259A	; 0x80259a <g_adc_io_adc4_sum+0x1>
    96ba:	a0 91 9b 25 	lds	r26, 0x259B	; 0x80259b <g_adc_io_adc4_sum+0x2>
    96be:	b0 91 9c 25 	lds	r27, 0x259C	; 0x80259c <g_adc_io_adc4_sum+0x3>
    96c2:	48 0f       	add	r20, r24
    96c4:	59 1f       	adc	r21, r25
    96c6:	6a 1f       	adc	r22, r26
    96c8:	7b 1f       	adc	r23, r27
    96ca:	40 93 99 25 	sts	0x2599, r20	; 0x802599 <g_adc_io_adc4_sum>
    96ce:	50 93 9a 25 	sts	0x259A, r21	; 0x80259a <g_adc_io_adc4_sum+0x1>
    96d2:	60 93 9b 25 	sts	0x259B, r22	; 0x80259b <g_adc_io_adc4_sum+0x2>
    96d6:	70 93 9c 25 	sts	0x259C, r23	; 0x80259c <g_adc_io_adc4_sum+0x3>
    96da:	80 91 97 25 	lds	r24, 0x2597	; 0x802597 <g_adc_io_adc4_cnt>
    96de:	90 91 98 25 	lds	r25, 0x2598	; 0x802598 <g_adc_io_adc4_cnt+0x1>
    96e2:	01 96       	adiw	r24, 0x01	; 1
    96e4:	80 93 97 25 	sts	0x2597, r24	; 0x802597 <g_adc_io_adc4_cnt>
    96e8:	90 93 98 25 	sts	0x2598, r25	; 0x802598 <g_adc_io_adc4_cnt+0x1>
    96ec:	8f 3f       	cpi	r24, 0xFF	; 255
    96ee:	91 05       	cpc	r25, r1
    96f0:	09 f0       	breq	.+2      	; 0x96f4 <isr_adc_a+0x1ce>
    96f2:	08 f4       	brcc	.+2      	; 0x96f6 <isr_adc_a+0x1d0>
    96f4:	8d c0       	rjmp	.+282    	; 0x9810 <isr_adc_a+0x2ea>
    96f6:	40 93 9d 25 	sts	0x259D, r20	; 0x80259d <g_adc_io_adc4_cur>
    96fa:	50 93 9e 25 	sts	0x259E, r21	; 0x80259e <g_adc_io_adc4_cur+0x1>
    96fe:	60 93 9f 25 	sts	0x259F, r22	; 0x80259f <g_adc_io_adc4_cur+0x2>
    9702:	70 93 a0 25 	sts	0x25A0, r23	; 0x8025a0 <g_adc_io_adc4_cur+0x3>
    9706:	10 92 97 25 	sts	0x2597, r1	; 0x802597 <g_adc_io_adc4_cnt>
    970a:	10 92 98 25 	sts	0x2598, r1	; 0x802598 <g_adc_io_adc4_cnt+0x1>
    970e:	10 92 99 25 	sts	0x2599, r1	; 0x802599 <g_adc_io_adc4_sum>
    9712:	10 92 9a 25 	sts	0x259A, r1	; 0x80259a <g_adc_io_adc4_sum+0x1>
    9716:	10 92 9b 25 	sts	0x259B, r1	; 0x80259b <g_adc_io_adc4_sum+0x2>
    971a:	10 92 9c 25 	sts	0x259C, r1	; 0x80259c <g_adc_io_adc4_sum+0x3>
    971e:	08 95       	ret
    9720:	62 ff       	sbrs	r22, 2
    9722:	3b c0       	rjmp	.+118    	; 0x979a <isr_adc_a+0x274>
    9724:	05 2e       	mov	r0, r21
    9726:	00 0c       	add	r0, r0
    9728:	66 0b       	sbc	r22, r22
    972a:	77 0b       	sbc	r23, r23
    972c:	80 91 8f 25 	lds	r24, 0x258F	; 0x80258f <g_adc_io_adc5_sum>
    9730:	90 91 90 25 	lds	r25, 0x2590	; 0x802590 <g_adc_io_adc5_sum+0x1>
    9734:	a0 91 91 25 	lds	r26, 0x2591	; 0x802591 <g_adc_io_adc5_sum+0x2>
    9738:	b0 91 92 25 	lds	r27, 0x2592	; 0x802592 <g_adc_io_adc5_sum+0x3>
    973c:	48 0f       	add	r20, r24
    973e:	59 1f       	adc	r21, r25
    9740:	6a 1f       	adc	r22, r26
    9742:	7b 1f       	adc	r23, r27
    9744:	40 93 8f 25 	sts	0x258F, r20	; 0x80258f <g_adc_io_adc5_sum>
    9748:	50 93 90 25 	sts	0x2590, r21	; 0x802590 <g_adc_io_adc5_sum+0x1>
    974c:	60 93 91 25 	sts	0x2591, r22	; 0x802591 <g_adc_io_adc5_sum+0x2>
    9750:	70 93 92 25 	sts	0x2592, r23	; 0x802592 <g_adc_io_adc5_sum+0x3>
    9754:	80 91 8d 25 	lds	r24, 0x258D	; 0x80258d <g_adc_io_adc5_cnt>
    9758:	90 91 8e 25 	lds	r25, 0x258E	; 0x80258e <g_adc_io_adc5_cnt+0x1>
    975c:	01 96       	adiw	r24, 0x01	; 1
    975e:	80 93 8d 25 	sts	0x258D, r24	; 0x80258d <g_adc_io_adc5_cnt>
    9762:	90 93 8e 25 	sts	0x258E, r25	; 0x80258e <g_adc_io_adc5_cnt+0x1>
    9766:	8f 3f       	cpi	r24, 0xFF	; 255
    9768:	91 05       	cpc	r25, r1
    976a:	09 f0       	breq	.+2      	; 0x976e <isr_adc_a+0x248>
    976c:	08 f4       	brcc	.+2      	; 0x9770 <isr_adc_a+0x24a>
    976e:	50 c0       	rjmp	.+160    	; 0x9810 <isr_adc_a+0x2ea>
    9770:	40 93 93 25 	sts	0x2593, r20	; 0x802593 <g_adc_io_adc5_cur>
    9774:	50 93 94 25 	sts	0x2594, r21	; 0x802594 <g_adc_io_adc5_cur+0x1>
    9778:	60 93 95 25 	sts	0x2595, r22	; 0x802595 <g_adc_io_adc5_cur+0x2>
    977c:	70 93 96 25 	sts	0x2596, r23	; 0x802596 <g_adc_io_adc5_cur+0x3>
    9780:	10 92 8d 25 	sts	0x258D, r1	; 0x80258d <g_adc_io_adc5_cnt>
    9784:	10 92 8e 25 	sts	0x258E, r1	; 0x80258e <g_adc_io_adc5_cnt+0x1>
    9788:	10 92 8f 25 	sts	0x258F, r1	; 0x80258f <g_adc_io_adc5_sum>
    978c:	10 92 90 25 	sts	0x2590, r1	; 0x802590 <g_adc_io_adc5_sum+0x1>
    9790:	10 92 91 25 	sts	0x2591, r1	; 0x802591 <g_adc_io_adc5_sum+0x2>
    9794:	10 92 92 25 	sts	0x2592, r1	; 0x802592 <g_adc_io_adc5_sum+0x3>
    9798:	08 95       	ret
    979a:	63 ff       	sbrs	r22, 3
    979c:	39 c0       	rjmp	.+114    	; 0x9810 <isr_adc_a+0x2ea>
    979e:	05 2e       	mov	r0, r21
    97a0:	00 0c       	add	r0, r0
    97a2:	66 0b       	sbc	r22, r22
    97a4:	77 0b       	sbc	r23, r23
    97a6:	80 91 85 25 	lds	r24, 0x2585	; 0x802585 <g_adc_silence_sum>
    97aa:	90 91 86 25 	lds	r25, 0x2586	; 0x802586 <g_adc_silence_sum+0x1>
    97ae:	a0 91 87 25 	lds	r26, 0x2587	; 0x802587 <g_adc_silence_sum+0x2>
    97b2:	b0 91 88 25 	lds	r27, 0x2588	; 0x802588 <g_adc_silence_sum+0x3>
    97b6:	48 0f       	add	r20, r24
    97b8:	59 1f       	adc	r21, r25
    97ba:	6a 1f       	adc	r22, r26
    97bc:	7b 1f       	adc	r23, r27
    97be:	40 93 85 25 	sts	0x2585, r20	; 0x802585 <g_adc_silence_sum>
    97c2:	50 93 86 25 	sts	0x2586, r21	; 0x802586 <g_adc_silence_sum+0x1>
    97c6:	60 93 87 25 	sts	0x2587, r22	; 0x802587 <g_adc_silence_sum+0x2>
    97ca:	70 93 88 25 	sts	0x2588, r23	; 0x802588 <g_adc_silence_sum+0x3>
    97ce:	80 91 83 25 	lds	r24, 0x2583	; 0x802583 <g_adc_silence_cnt>
    97d2:	90 91 84 25 	lds	r25, 0x2584	; 0x802584 <g_adc_silence_cnt+0x1>
    97d6:	01 96       	adiw	r24, 0x01	; 1
    97d8:	80 93 83 25 	sts	0x2583, r24	; 0x802583 <g_adc_silence_cnt>
    97dc:	90 93 84 25 	sts	0x2584, r25	; 0x802584 <g_adc_silence_cnt+0x1>
    97e0:	8f 3f       	cpi	r24, 0xFF	; 255
    97e2:	91 05       	cpc	r25, r1
    97e4:	a9 f0       	breq	.+42     	; 0x9810 <isr_adc_a+0x2ea>
    97e6:	a0 f0       	brcs	.+40     	; 0x9810 <isr_adc_a+0x2ea>
    97e8:	40 93 89 25 	sts	0x2589, r20	; 0x802589 <g_adc_silence_cur>
    97ec:	50 93 8a 25 	sts	0x258A, r21	; 0x80258a <g_adc_silence_cur+0x1>
    97f0:	60 93 8b 25 	sts	0x258B, r22	; 0x80258b <g_adc_silence_cur+0x2>
    97f4:	70 93 8c 25 	sts	0x258C, r23	; 0x80258c <g_adc_silence_cur+0x3>
    97f8:	10 92 83 25 	sts	0x2583, r1	; 0x802583 <g_adc_silence_cnt>
    97fc:	10 92 84 25 	sts	0x2584, r1	; 0x802584 <g_adc_silence_cnt+0x1>
    9800:	10 92 85 25 	sts	0x2585, r1	; 0x802585 <g_adc_silence_sum>
    9804:	10 92 86 25 	sts	0x2586, r1	; 0x802586 <g_adc_silence_sum+0x1>
    9808:	10 92 87 25 	sts	0x2587, r1	; 0x802587 <g_adc_silence_sum+0x2>
    980c:	10 92 88 25 	sts	0x2588, r1	; 0x802588 <g_adc_silence_sum+0x3>
    9810:	08 95       	ret

00009812 <isr_adc_b>:
    9812:	60 ff       	sbrs	r22, 0
    9814:	3b c0       	rjmp	.+118    	; 0x988c <isr_adc_b+0x7a>
    9816:	4e 5b       	subi	r20, 0xBE	; 190
    9818:	51 09       	sbc	r21, r1
    981a:	05 2e       	mov	r0, r21
    981c:	00 0c       	add	r0, r0
    981e:	66 0b       	sbc	r22, r22
    9820:	77 0b       	sbc	r23, r23
    9822:	80 91 7b 25 	lds	r24, 0x257B	; 0x80257b <g_adc_temp_sum>
    9826:	90 91 7c 25 	lds	r25, 0x257C	; 0x80257c <g_adc_temp_sum+0x1>
    982a:	a0 91 7d 25 	lds	r26, 0x257D	; 0x80257d <g_adc_temp_sum+0x2>
    982e:	b0 91 7e 25 	lds	r27, 0x257E	; 0x80257e <g_adc_temp_sum+0x3>
    9832:	48 0f       	add	r20, r24
    9834:	59 1f       	adc	r21, r25
    9836:	6a 1f       	adc	r22, r26
    9838:	7b 1f       	adc	r23, r27
    983a:	40 93 7b 25 	sts	0x257B, r20	; 0x80257b <g_adc_temp_sum>
    983e:	50 93 7c 25 	sts	0x257C, r21	; 0x80257c <g_adc_temp_sum+0x1>
    9842:	60 93 7d 25 	sts	0x257D, r22	; 0x80257d <g_adc_temp_sum+0x2>
    9846:	70 93 7e 25 	sts	0x257E, r23	; 0x80257e <g_adc_temp_sum+0x3>
    984a:	80 91 79 25 	lds	r24, 0x2579	; 0x802579 <g_adc_temp_cnt>
    984e:	90 91 7a 25 	lds	r25, 0x257A	; 0x80257a <g_adc_temp_cnt+0x1>
    9852:	01 96       	adiw	r24, 0x01	; 1
    9854:	80 93 79 25 	sts	0x2579, r24	; 0x802579 <g_adc_temp_cnt>
    9858:	90 93 7a 25 	sts	0x257A, r25	; 0x80257a <g_adc_temp_cnt+0x1>
    985c:	8f 3f       	cpi	r24, 0xFF	; 255
    985e:	91 05       	cpc	r25, r1
    9860:	a9 f0       	breq	.+42     	; 0x988c <isr_adc_b+0x7a>
    9862:	a0 f0       	brcs	.+40     	; 0x988c <isr_adc_b+0x7a>
    9864:	40 93 7f 25 	sts	0x257F, r20	; 0x80257f <g_adc_temp_cur>
    9868:	50 93 80 25 	sts	0x2580, r21	; 0x802580 <g_adc_temp_cur+0x1>
    986c:	60 93 81 25 	sts	0x2581, r22	; 0x802581 <g_adc_temp_cur+0x2>
    9870:	70 93 82 25 	sts	0x2582, r23	; 0x802582 <g_adc_temp_cur+0x3>
    9874:	10 92 79 25 	sts	0x2579, r1	; 0x802579 <g_adc_temp_cnt>
    9878:	10 92 7a 25 	sts	0x257A, r1	; 0x80257a <g_adc_temp_cnt+0x1>
    987c:	10 92 7b 25 	sts	0x257B, r1	; 0x80257b <g_adc_temp_sum>
    9880:	10 92 7c 25 	sts	0x257C, r1	; 0x80257c <g_adc_temp_sum+0x1>
    9884:	10 92 7d 25 	sts	0x257D, r1	; 0x80257d <g_adc_temp_sum+0x2>
    9888:	10 92 7e 25 	sts	0x257E, r1	; 0x80257e <g_adc_temp_sum+0x3>
    988c:	08 95       	ret

0000988e <task_dac>:
    988e:	2f 92       	push	r2
    9890:	3f 92       	push	r3
    9892:	4f 92       	push	r4
    9894:	5f 92       	push	r5
    9896:	6f 92       	push	r6
    9898:	7f 92       	push	r7
    989a:	8f 92       	push	r8
    989c:	9f 92       	push	r9
    989e:	af 92       	push	r10
    98a0:	bf 92       	push	r11
    98a2:	cf 92       	push	r12
    98a4:	df 92       	push	r13
    98a6:	ef 92       	push	r14
    98a8:	ff 92       	push	r15
    98aa:	0f 93       	push	r16
    98ac:	1f 93       	push	r17
    98ae:	cf 93       	push	r28
    98b0:	df 93       	push	r29
    98b2:	cd b7       	in	r28, 0x3d	; 61
    98b4:	de b7       	in	r29, 0x3e	; 62
    98b6:	2e 97       	sbiw	r28, 0x0e	; 14
    98b8:	cd bf       	out	0x3d, r28	; 61
    98ba:	de bf       	out	0x3e, r29	; 62
    98bc:	8f b7       	in	r24, 0x3f	; 63
    98be:	8a 83       	std	Y+2, r24	; 0x02
    98c0:	f8 94       	cli
    98c2:	8a 81       	ldd	r24, Y+2	; 0x02
    98c4:	40 90 10 20 	lds	r4, 0x2010	; 0x802010 <dds0_freq_mHz>
    98c8:	50 90 11 20 	lds	r5, 0x2011	; 0x802011 <dds0_freq_mHz+0x1>
    98cc:	60 90 12 20 	lds	r6, 0x2012	; 0x802012 <dds0_freq_mHz+0x2>
    98d0:	70 90 13 20 	lds	r7, 0x2013	; 0x802013 <dds0_freq_mHz+0x3>
    98d4:	00 91 0c 20 	lds	r16, 0x200C	; 0x80200c <dds1_freq_mHz>
    98d8:	10 91 0d 20 	lds	r17, 0x200D	; 0x80200d <dds1_freq_mHz+0x1>
    98dc:	20 91 0e 20 	lds	r18, 0x200E	; 0x80200e <dds1_freq_mHz+0x2>
    98e0:	30 91 0f 20 	lds	r19, 0x200F	; 0x80200f <dds1_freq_mHz+0x3>
    98e4:	0b 87       	std	Y+11, r16	; 0x0b
    98e6:	1c 87       	std	Y+12, r17	; 0x0c
    98e8:	2d 87       	std	Y+13, r18	; 0x0d
    98ea:	3e 87       	std	Y+14, r19	; 0x0e
    98ec:	8f bf       	out	0x3f, r24	; 63
    98ee:	80 91 b1 24 	lds	r24, 0x24B1	; 0x8024b1 <s_dds0_freq_mHz.7633>
    98f2:	90 91 b2 24 	lds	r25, 0x24B2	; 0x8024b2 <s_dds0_freq_mHz.7633+0x1>
    98f6:	a0 91 b3 24 	lds	r26, 0x24B3	; 0x8024b3 <s_dds0_freq_mHz.7633+0x2>
    98fa:	b0 91 b4 24 	lds	r27, 0x24B4	; 0x8024b4 <s_dds0_freq_mHz.7633+0x3>
    98fe:	48 16       	cp	r4, r24
    9900:	59 06       	cpc	r5, r25
    9902:	6a 06       	cpc	r6, r26
    9904:	7b 06       	cpc	r7, r27
    9906:	71 f4       	brne	.+28     	; 0x9924 <task_dac+0x96>
    9908:	80 91 ad 24 	lds	r24, 0x24AD	; 0x8024ad <s_dds1_freq_mHz.7634>
    990c:	90 91 ae 24 	lds	r25, 0x24AE	; 0x8024ae <s_dds1_freq_mHz.7634+0x1>
    9910:	a0 91 af 24 	lds	r26, 0x24AF	; 0x8024af <s_dds1_freq_mHz.7634+0x2>
    9914:	b0 91 b0 24 	lds	r27, 0x24B0	; 0x8024b0 <s_dds1_freq_mHz.7634+0x3>
    9918:	08 17       	cp	r16, r24
    991a:	19 07       	cpc	r17, r25
    991c:	2a 07       	cpc	r18, r26
    991e:	3b 07       	cpc	r19, r27
    9920:	09 f4       	brne	.+2      	; 0x9924 <task_dac+0x96>
    9922:	a1 c0       	rjmp	.+322    	; 0x9a66 <task_dac+0x1d8>
    9924:	80 91 10 20 	lds	r24, 0x2010	; 0x802010 <dds0_freq_mHz>
    9928:	90 91 11 20 	lds	r25, 0x2011	; 0x802011 <dds0_freq_mHz+0x1>
    992c:	a0 91 12 20 	lds	r26, 0x2012	; 0x802012 <dds0_freq_mHz+0x2>
    9930:	b0 91 13 20 	lds	r27, 0x2013	; 0x802013 <dds0_freq_mHz+0x3>
    9934:	8c 01       	movw	r16, r24
    9936:	9d 01       	movw	r18, r26
    9938:	40 e0       	ldi	r20, 0x00	; 0
    993a:	50 e0       	ldi	r21, 0x00	; 0
    993c:	ba 01       	movw	r22, r20
    993e:	8b 83       	std	Y+3, r24	; 0x03
    9940:	1c 83       	std	Y+4, r17	; 0x04
    9942:	2d 83       	std	Y+5, r18	; 0x05
    9944:	3e 83       	std	Y+6, r19	; 0x06
    9946:	4f 83       	std	Y+7, r20	; 0x07
    9948:	58 87       	std	Y+8, r21	; 0x08
    994a:	69 87       	std	Y+9, r22	; 0x09
    994c:	7a 87       	std	Y+10, r23	; 0x0a
    994e:	aa 24       	eor	r10, r10
    9950:	aa 94       	dec	r10
    9952:	bb 24       	eor	r11, r11
    9954:	ba 94       	dec	r11
    9956:	cc 24       	eor	r12, r12
    9958:	ca 94       	dec	r12
    995a:	dd 24       	eor	r13, r13
    995c:	da 94       	dec	r13
    995e:	e1 2c       	mov	r14, r1
    9960:	f1 2c       	mov	r15, r1
    9962:	00 e0       	ldi	r16, 0x00	; 0
    9964:	10 e0       	ldi	r17, 0x00	; 0
    9966:	2b 81       	ldd	r18, Y+3	; 0x03
    9968:	3c 81       	ldd	r19, Y+4	; 0x04
    996a:	4d 81       	ldd	r20, Y+5	; 0x05
    996c:	5e 81       	ldd	r21, Y+6	; 0x06
    996e:	60 e0       	ldi	r22, 0x00	; 0
    9970:	70 e0       	ldi	r23, 0x00	; 0
    9972:	80 e0       	ldi	r24, 0x00	; 0
    9974:	90 e0       	ldi	r25, 0x00	; 0
    9976:	0e 94 4f 63 	call	0xc69e	; 0xc69e <__muldi3>
    997a:	a1 2c       	mov	r10, r1
    997c:	0f 2e       	mov	r0, r31
    997e:	fc e6       	ldi	r31, 0x6C	; 108
    9980:	bf 2e       	mov	r11, r31
    9982:	f0 2d       	mov	r31, r0
    9984:	0f 2e       	mov	r0, r31
    9986:	fc ed       	ldi	r31, 0xDC	; 220
    9988:	cf 2e       	mov	r12, r31
    998a:	f0 2d       	mov	r31, r0
    998c:	68 94       	set
    998e:	dd 24       	eor	r13, r13
    9990:	d1 f8       	bld	r13, 1
    9992:	0e 94 cd 63 	call	0xc79a	; 0xc79a <__udivdi3>
    9996:	92 2e       	mov	r9, r18
    9998:	83 2e       	mov	r8, r19
    999a:	34 2e       	mov	r3, r20
    999c:	25 2e       	mov	r2, r21
    999e:	80 91 0c 20 	lds	r24, 0x200C	; 0x80200c <dds1_freq_mHz>
    99a2:	90 91 0d 20 	lds	r25, 0x200D	; 0x80200d <dds1_freq_mHz+0x1>
    99a6:	a0 91 0e 20 	lds	r26, 0x200E	; 0x80200e <dds1_freq_mHz+0x2>
    99aa:	b0 91 0f 20 	lds	r27, 0x200F	; 0x80200f <dds1_freq_mHz+0x3>
    99ae:	8c 01       	movw	r16, r24
    99b0:	9d 01       	movw	r18, r26
    99b2:	40 e0       	ldi	r20, 0x00	; 0
    99b4:	50 e0       	ldi	r21, 0x00	; 0
    99b6:	ba 01       	movw	r22, r20
    99b8:	8b 83       	std	Y+3, r24	; 0x03
    99ba:	1c 83       	std	Y+4, r17	; 0x04
    99bc:	2d 83       	std	Y+5, r18	; 0x05
    99be:	3e 83       	std	Y+6, r19	; 0x06
    99c0:	4f 83       	std	Y+7, r20	; 0x07
    99c2:	58 87       	std	Y+8, r21	; 0x08
    99c4:	69 87       	std	Y+9, r22	; 0x09
    99c6:	7a 87       	std	Y+10, r23	; 0x0a
    99c8:	aa 24       	eor	r10, r10
    99ca:	aa 94       	dec	r10
    99cc:	bb 24       	eor	r11, r11
    99ce:	ba 94       	dec	r11
    99d0:	cc 24       	eor	r12, r12
    99d2:	ca 94       	dec	r12
    99d4:	dd 24       	eor	r13, r13
    99d6:	da 94       	dec	r13
    99d8:	00 e0       	ldi	r16, 0x00	; 0
    99da:	10 e0       	ldi	r17, 0x00	; 0
    99dc:	2b 81       	ldd	r18, Y+3	; 0x03
    99de:	3c 81       	ldd	r19, Y+4	; 0x04
    99e0:	4d 81       	ldd	r20, Y+5	; 0x05
    99e2:	5e 81       	ldd	r21, Y+6	; 0x06
    99e4:	60 e0       	ldi	r22, 0x00	; 0
    99e6:	70 e0       	ldi	r23, 0x00	; 0
    99e8:	80 e0       	ldi	r24, 0x00	; 0
    99ea:	90 e0       	ldi	r25, 0x00	; 0
    99ec:	0e 94 4f 63 	call	0xc69e	; 0xc69e <__muldi3>
    99f0:	a1 2c       	mov	r10, r1
    99f2:	0f 2e       	mov	r0, r31
    99f4:	fc e6       	ldi	r31, 0x6C	; 108
    99f6:	bf 2e       	mov	r11, r31
    99f8:	f0 2d       	mov	r31, r0
    99fa:	0f 2e       	mov	r0, r31
    99fc:	fc ed       	ldi	r31, 0xDC	; 220
    99fe:	cf 2e       	mov	r12, r31
    9a00:	f0 2d       	mov	r31, r0
    9a02:	68 94       	set
    9a04:	dd 24       	eor	r13, r13
    9a06:	d1 f8       	bld	r13, 1
    9a08:	0e 94 cd 63 	call	0xc79a	; 0xc79a <__udivdi3>
    9a0c:	72 2f       	mov	r23, r18
    9a0e:	63 2f       	mov	r22, r19
    9a10:	94 2f       	mov	r25, r20
    9a12:	85 2f       	mov	r24, r21
    9a14:	40 92 b1 24 	sts	0x24B1, r4	; 0x8024b1 <s_dds0_freq_mHz.7633>
    9a18:	50 92 b2 24 	sts	0x24B2, r5	; 0x8024b2 <s_dds0_freq_mHz.7633+0x1>
    9a1c:	60 92 b3 24 	sts	0x24B3, r6	; 0x8024b3 <s_dds0_freq_mHz.7633+0x2>
    9a20:	70 92 b4 24 	sts	0x24B4, r7	; 0x8024b4 <s_dds0_freq_mHz.7633+0x3>
    9a24:	2b 85       	ldd	r18, Y+11	; 0x0b
    9a26:	3c 85       	ldd	r19, Y+12	; 0x0c
    9a28:	4d 85       	ldd	r20, Y+13	; 0x0d
    9a2a:	5e 85       	ldd	r21, Y+14	; 0x0e
    9a2c:	20 93 ad 24 	sts	0x24AD, r18	; 0x8024ad <s_dds1_freq_mHz.7634>
    9a30:	30 93 ae 24 	sts	0x24AE, r19	; 0x8024ae <s_dds1_freq_mHz.7634+0x1>
    9a34:	40 93 af 24 	sts	0x24AF, r20	; 0x8024af <s_dds1_freq_mHz.7634+0x2>
    9a38:	50 93 b0 24 	sts	0x24B0, r21	; 0x8024b0 <s_dds1_freq_mHz.7634+0x3>
    9a3c:	2f b7       	in	r18, 0x3f	; 63
    9a3e:	29 83       	std	Y+1, r18	; 0x01
    9a40:	f8 94       	cli
    9a42:	29 81       	ldd	r18, Y+1	; 0x01
    9a44:	90 92 fd 24 	sts	0x24FD, r9	; 0x8024fd <dds0_inc>
    9a48:	80 92 fe 24 	sts	0x24FE, r8	; 0x8024fe <dds0_inc+0x1>
    9a4c:	30 92 ff 24 	sts	0x24FF, r3	; 0x8024ff <dds0_inc+0x2>
    9a50:	20 92 00 25 	sts	0x2500, r2	; 0x802500 <dds0_inc+0x3>
    9a54:	70 93 f5 24 	sts	0x24F5, r23	; 0x8024f5 <dds1_inc>
    9a58:	60 93 f6 24 	sts	0x24F6, r22	; 0x8024f6 <dds1_inc+0x1>
    9a5c:	90 93 f7 24 	sts	0x24F7, r25	; 0x8024f7 <dds1_inc+0x2>
    9a60:	80 93 f8 24 	sts	0x24F8, r24	; 0x8024f8 <dds1_inc+0x3>
    9a64:	2f bf       	out	0x3f, r18	; 63
    9a66:	2e 96       	adiw	r28, 0x0e	; 14
    9a68:	cd bf       	out	0x3d, r28	; 61
    9a6a:	de bf       	out	0x3e, r29	; 62
    9a6c:	df 91       	pop	r29
    9a6e:	cf 91       	pop	r28
    9a70:	1f 91       	pop	r17
    9a72:	0f 91       	pop	r16
    9a74:	ff 90       	pop	r15
    9a76:	ef 90       	pop	r14
    9a78:	df 90       	pop	r13
    9a7a:	cf 90       	pop	r12
    9a7c:	bf 90       	pop	r11
    9a7e:	af 90       	pop	r10
    9a80:	9f 90       	pop	r9
    9a82:	8f 90       	pop	r8
    9a84:	7f 90       	pop	r7
    9a86:	6f 90       	pop	r6
    9a88:	5f 90       	pop	r5
    9a8a:	4f 90       	pop	r4
    9a8c:	3f 90       	pop	r3
    9a8e:	2f 90       	pop	r2
    9a90:	08 95       	ret

00009a92 <tc_init>:
    9a92:	cf 93       	push	r28
    9a94:	df 93       	push	r29
    9a96:	cd b7       	in	r28, 0x3d	; 61
    9a98:	de b7       	in	r29, 0x3e	; 62
    9a9a:	27 97       	sbiw	r28, 0x07	; 7
    9a9c:	cd bf       	out	0x3d, r28	; 61
    9a9e:	de bf       	out	0x3e, r29	; 62
    9aa0:	20 e0       	ldi	r18, 0x00	; 0
    9aa2:	38 e0       	ldi	r19, 0x08	; 8
    9aa4:	43 e0       	ldi	r20, 0x03	; 3
    9aa6:	60 e0       	ldi	r22, 0x00	; 0
    9aa8:	ce 01       	movw	r24, r28
    9aaa:	01 96       	adiw	r24, 0x01	; 1
    9aac:	0e dc       	rcall	.-2020   	; 0x92ca <pwm_init>
    9aae:	6d e2       	ldi	r22, 0x2D	; 45
    9ab0:	ce 01       	movw	r24, r28
    9ab2:	01 96       	adiw	r24, 0x01	; 1
    9ab4:	d2 dc       	rcall	.-1628   	; 0x945a <pwm_start>
    9ab6:	6e 81       	ldd	r22, Y+6	; 0x06
    9ab8:	7f 81       	ldd	r23, Y+7	; 0x07
    9aba:	80 e0       	ldi	r24, 0x00	; 0
    9abc:	90 e0       	ldi	r25, 0x00	; 0
    9abe:	0e 94 b8 65 	call	0xcb70	; 0xcb70 <__floatunsisf>
    9ac2:	20 e0       	ldi	r18, 0x00	; 0
    9ac4:	30 e0       	ldi	r19, 0x00	; 0
    9ac6:	40 ec       	ldi	r20, 0xC0	; 192
    9ac8:	5f e3       	ldi	r21, 0x3F	; 63
    9aca:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    9ace:	27 e2       	ldi	r18, 0x27	; 39
    9ad0:	31 e3       	ldi	r19, 0x31	; 49
    9ad2:	40 e5       	ldi	r20, 0x50	; 80
    9ad4:	50 e4       	ldi	r21, 0x40	; 64
    9ad6:	0e 94 1f 65 	call	0xca3e	; 0xca3e <__divsf3>
    9ada:	20 e0       	ldi	r18, 0x00	; 0
    9adc:	30 e0       	ldi	r19, 0x00	; 0
    9ade:	40 e0       	ldi	r20, 0x00	; 0
    9ae0:	5f e3       	ldi	r21, 0x3F	; 63
    9ae2:	0e 94 b4 64 	call	0xc968	; 0xc968 <__addsf3>
    9ae6:	0e 94 8c 65 	call	0xcb18	; 0xcb18 <__fixunssfsi>
    9aea:	60 93 3c 08 	sts	0x083C, r22	; 0x80083c <__TEXT_REGION_LENGTH__+0x70083c>
    9aee:	70 93 3d 08 	sts	0x083D, r23	; 0x80083d <__TEXT_REGION_LENGTH__+0x70083d>
    9af2:	80 e4       	ldi	r24, 0x40	; 64
    9af4:	9a e0       	ldi	r25, 0x0A	; 10
    9af6:	0e 94 0c 3f 	call	0x7e18	; 0x7e18 <tc_enable>
    9afa:	e0 e4       	ldi	r30, 0x40	; 64
    9afc:	fa e0       	ldi	r31, 0x0A	; 10
    9afe:	81 81       	ldd	r24, Z+1	; 0x01
    9b00:	88 7f       	andi	r24, 0xF8	; 248
    9b02:	81 83       	std	Z+1, r24	; 0x01
    9b04:	80 e7       	ldi	r24, 0x70	; 112
    9b06:	92 e0       	ldi	r25, 0x02	; 2
    9b08:	86 a3       	std	Z+38, r24	; 0x26
    9b0a:	97 a3       	std	Z+39, r25	; 0x27
    9b0c:	27 96       	adiw	r28, 0x07	; 7
    9b0e:	cd bf       	out	0x3d, r28	; 61
    9b10:	de bf       	out	0x3e, r29	; 62
    9b12:	df 91       	pop	r29
    9b14:	cf 91       	pop	r28
    9b16:	08 95       	ret

00009b18 <tc_start>:
    9b18:	cf 93       	push	r28
    9b1a:	df 93       	push	r29
    9b1c:	c0 e0       	ldi	r28, 0x00	; 0
    9b1e:	d8 e0       	ldi	r29, 0x08	; 8
    9b20:	88 81       	ld	r24, Y
    9b22:	80 7f       	andi	r24, 0xF0	; 240
    9b24:	81 60       	ori	r24, 0x01	; 1
    9b26:	88 83       	st	Y, r24
    9b28:	67 e2       	ldi	r22, 0x27	; 39
    9b2a:	7f e4       	ldi	r23, 0x4F	; 79
    9b2c:	80 e0       	ldi	r24, 0x00	; 0
    9b2e:	98 e0       	ldi	r25, 0x08	; 8
    9b30:	0e 94 8b 3f 	call	0x7f16	; 0x7f16 <tc_set_overflow_interrupt_callback>
    9b34:	8e 81       	ldd	r24, Y+6	; 0x06
    9b36:	8c 7f       	andi	r24, 0xFC	; 252
    9b38:	8e 83       	std	Y+6, r24	; 0x06
    9b3a:	8e 81       	ldd	r24, Y+6	; 0x06
    9b3c:	81 60       	ori	r24, 0x01	; 1
    9b3e:	8e 83       	std	Y+6, r24	; 0x06
    9b40:	e0 e4       	ldi	r30, 0x40	; 64
    9b42:	fa e0       	ldi	r31, 0x0A	; 10
    9b44:	80 81       	ld	r24, Z
    9b46:	80 7f       	andi	r24, 0xF0	; 240
    9b48:	81 60       	ori	r24, 0x01	; 1
    9b4a:	80 83       	st	Z, r24
    9b4c:	df 91       	pop	r29
    9b4e:	cf 91       	pop	r28
    9b50:	08 95       	ret

00009b52 <dac_init>:
    9b52:	cf 93       	push	r28
    9b54:	df 93       	push	r29
    9b56:	67 e1       	ldi	r22, 0x17	; 23
    9b58:	75 e2       	ldi	r23, 0x25	; 37
    9b5a:	80 e2       	ldi	r24, 0x20	; 32
    9b5c:	93 e0       	ldi	r25, 0x03	; 3
    9b5e:	0e 94 89 38 	call	0x7112	; 0x7112 <dac_read_configuration>
    9b62:	e7 e1       	ldi	r30, 0x17	; 23
    9b64:	f5 e2       	ldi	r31, 0x25	; 37
    9b66:	81 e0       	ldi	r24, 0x01	; 1
    9b68:	82 83       	std	Z+2, r24	; 0x02
    9b6a:	8c e0       	ldi	r24, 0x0C	; 12
    9b6c:	80 83       	st	Z, r24
    9b6e:	81 81       	ldd	r24, Z+1	; 0x01
    9b70:	8c 79       	andi	r24, 0x9C	; 156
    9b72:	83 64       	ori	r24, 0x43	; 67
    9b74:	81 83       	std	Z+1, r24	; 0x01
    9b76:	84 e0       	ldi	r24, 0x04	; 4
    9b78:	83 83       	std	Z+3, r24	; 0x03
    9b7a:	bf 01       	movw	r22, r30
    9b7c:	80 e2       	ldi	r24, 0x20	; 32
    9b7e:	93 e0       	ldi	r25, 0x03	; 3
    9b80:	0e 94 2d 38 	call	0x705a	; 0x705a <dac_write_configuration>
    9b84:	62 e3       	ldi	r22, 0x32	; 50
    9b86:	70 e0       	ldi	r23, 0x00	; 0
    9b88:	82 e0       	ldi	r24, 0x02	; 2
    9b8a:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
    9b8e:	80 93 29 03 	sts	0x0329, r24	; 0x800329 <__TEXT_REGION_LENGTH__+0x700329>
    9b92:	63 e3       	ldi	r22, 0x33	; 51
    9b94:	70 e0       	ldi	r23, 0x00	; 0
    9b96:	82 e0       	ldi	r24, 0x02	; 2
    9b98:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
    9b9c:	80 93 28 03 	sts	0x0328, r24	; 0x800328 <__TEXT_REGION_LENGTH__+0x700328>
    9ba0:	66 e3       	ldi	r22, 0x36	; 54
    9ba2:	70 e0       	ldi	r23, 0x00	; 0
    9ba4:	82 e0       	ldi	r24, 0x02	; 2
    9ba6:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
    9baa:	80 93 2b 03 	sts	0x032B, r24	; 0x80032b <__TEXT_REGION_LENGTH__+0x70032b>
    9bae:	67 e3       	ldi	r22, 0x37	; 55
    9bb0:	70 e0       	ldi	r23, 0x00	; 0
    9bb2:	82 e0       	ldi	r24, 0x02	; 2
    9bb4:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
    9bb8:	80 93 2a 03 	sts	0x032A, r24	; 0x80032a <__TEXT_REGION_LENGTH__+0x70032a>
    9bbc:	ac e0       	ldi	r26, 0x0C	; 12
    9bbe:	b5 e2       	ldi	r27, 0x25	; 37
    9bc0:	8b e0       	ldi	r24, 0x0B	; 11
    9bc2:	ed 01       	movw	r28, r26
    9bc4:	e8 2f       	mov	r30, r24
    9bc6:	19 92       	st	Y+, r1
    9bc8:	ea 95       	dec	r30
    9bca:	e9 f7       	brne	.-6      	; 0x9bc6 <dac_init+0x74>
    9bcc:	e1 e0       	ldi	r30, 0x01	; 1
    9bce:	f5 e2       	ldi	r31, 0x25	; 37
    9bd0:	ef 01       	movw	r28, r30
    9bd2:	19 92       	st	Y+, r1
    9bd4:	8a 95       	dec	r24
    9bd6:	e9 f7       	brne	.-6      	; 0x9bd2 <dac_init+0x80>
    9bd8:	80 e2       	ldi	r24, 0x20	; 32
    9bda:	90 e0       	ldi	r25, 0x00	; 0
    9bdc:	14 96       	adiw	r26, 0x04	; 4
    9bde:	8d 93       	st	X+, r24
    9be0:	9c 93       	st	X, r25
    9be2:	15 97       	sbiw	r26, 0x05	; 5
    9be4:	84 83       	std	Z+4, r24	; 0x04
    9be6:	95 83       	std	Z+5, r25	; 0x05
    9be8:	85 eb       	ldi	r24, 0xB5	; 181
    9bea:	94 e2       	ldi	r25, 0x24	; 36
    9bec:	17 96       	adiw	r26, 0x07	; 7
    9bee:	8d 93       	st	X+, r24
    9bf0:	9c 93       	st	X, r25
    9bf2:	18 97       	sbiw	r26, 0x08	; 8
    9bf4:	29 ed       	ldi	r18, 0xD9	; 217
    9bf6:	12 96       	adiw	r26, 0x02	; 2
    9bf8:	2c 93       	st	X, r18
    9bfa:	12 97       	sbiw	r26, 0x02	; 2
    9bfc:	88 e3       	ldi	r24, 0x38	; 56
    9bfe:	93 e0       	ldi	r25, 0x03	; 3
    9c00:	19 96       	adiw	r26, 0x09	; 9
    9c02:	8d 93       	st	X+, r24
    9c04:	9c 93       	st	X, r25
    9c06:	1a 97       	sbiw	r26, 0x0a	; 10
    9c08:	45 ed       	ldi	r20, 0xD5	; 213
    9c0a:	54 e2       	ldi	r21, 0x24	; 36
    9c0c:	47 83       	std	Z+7, r20	; 0x07
    9c0e:	50 87       	std	Z+8, r21	; 0x08
    9c10:	22 83       	std	Z+2, r18	; 0x02
    9c12:	81 87       	std	Z+9, r24	; 0x09
    9c14:	92 87       	std	Z+10, r25	; 0x0a
    9c16:	95 e2       	ldi	r25, 0x25	; 37
    9c18:	13 96       	adiw	r26, 0x03	; 3
    9c1a:	9c 93       	st	X, r25
    9c1c:	13 97       	sbiw	r26, 0x03	; 3
    9c1e:	86 e0       	ldi	r24, 0x06	; 6
    9c20:	8c 93       	st	X, r24
    9c22:	93 83       	std	Z+3, r25	; 0x03
    9c24:	80 83       	st	Z, r24
    9c26:	0e 94 0a 1a 	call	0x3414	; 0x3414 <rtc_get_time>
    9c2a:	31 de       	rcall	.-926    	; 0x988e <task_dac>
    9c2c:	df 91       	pop	r29
    9c2e:	cf 91       	pop	r28
    9c30:	08 95       	ret

00009c32 <calc_next_frame>:
    9c32:	8f 92       	push	r8
    9c34:	9f 92       	push	r9
    9c36:	af 92       	push	r10
    9c38:	bf 92       	push	r11
    9c3a:	cf 92       	push	r12
    9c3c:	df 92       	push	r13
    9c3e:	ef 92       	push	r14
    9c40:	ff 92       	push	r15
    9c42:	0f 93       	push	r16
    9c44:	1f 93       	push	r17
    9c46:	cf 93       	push	r28
    9c48:	df 93       	push	r29
    9c4a:	6b 01       	movw	r12, r22
    9c4c:	5a 01       	movw	r10, r20
    9c4e:	79 01       	movw	r14, r18
    9c50:	48 01       	movw	r8, r16
    9c52:	ec 01       	movw	r28, r24
    9c54:	8c 01       	movw	r16, r24
    9c56:	00 5e       	subi	r16, 0xE0	; 224
    9c58:	1f 4f       	sbci	r17, 0xFF	; 255
    9c5a:	f6 01       	movw	r30, r12
    9c5c:	82 81       	ldd	r24, Z+2	; 0x02
    9c5e:	93 81       	ldd	r25, Z+3	; 0x03
    9c60:	0e 94 97 1a 	call	0x352e	; 0x352e <get_interpolated_sine>
    9c64:	88 83       	st	Y, r24
    9c66:	99 83       	std	Y+1, r25	; 0x01
    9c68:	f7 01       	movw	r30, r14
    9c6a:	82 81       	ldd	r24, Z+2	; 0x02
    9c6c:	93 81       	ldd	r25, Z+3	; 0x03
    9c6e:	0e 94 97 1a 	call	0x352e	; 0x352e <get_interpolated_sine>
    9c72:	8a 83       	std	Y+2, r24	; 0x02
    9c74:	9b 83       	std	Y+3, r25	; 0x03
    9c76:	f6 01       	movw	r30, r12
    9c78:	40 81       	ld	r20, Z
    9c7a:	51 81       	ldd	r21, Z+1	; 0x01
    9c7c:	62 81       	ldd	r22, Z+2	; 0x02
    9c7e:	73 81       	ldd	r23, Z+3	; 0x03
    9c80:	f5 01       	movw	r30, r10
    9c82:	80 81       	ld	r24, Z
    9c84:	91 81       	ldd	r25, Z+1	; 0x01
    9c86:	a2 81       	ldd	r26, Z+2	; 0x02
    9c88:	b3 81       	ldd	r27, Z+3	; 0x03
    9c8a:	84 0f       	add	r24, r20
    9c8c:	95 1f       	adc	r25, r21
    9c8e:	a6 1f       	adc	r26, r22
    9c90:	b7 1f       	adc	r27, r23
    9c92:	f6 01       	movw	r30, r12
    9c94:	80 83       	st	Z, r24
    9c96:	91 83       	std	Z+1, r25	; 0x01
    9c98:	a2 83       	std	Z+2, r26	; 0x02
    9c9a:	b3 83       	std	Z+3, r27	; 0x03
    9c9c:	f7 01       	movw	r30, r14
    9c9e:	40 81       	ld	r20, Z
    9ca0:	51 81       	ldd	r21, Z+1	; 0x01
    9ca2:	62 81       	ldd	r22, Z+2	; 0x02
    9ca4:	73 81       	ldd	r23, Z+3	; 0x03
    9ca6:	f4 01       	movw	r30, r8
    9ca8:	80 81       	ld	r24, Z
    9caa:	91 81       	ldd	r25, Z+1	; 0x01
    9cac:	a2 81       	ldd	r26, Z+2	; 0x02
    9cae:	b3 81       	ldd	r27, Z+3	; 0x03
    9cb0:	84 0f       	add	r24, r20
    9cb2:	95 1f       	adc	r25, r21
    9cb4:	a6 1f       	adc	r26, r22
    9cb6:	b7 1f       	adc	r27, r23
    9cb8:	f7 01       	movw	r30, r14
    9cba:	80 83       	st	Z, r24
    9cbc:	91 83       	std	Z+1, r25	; 0x01
    9cbe:	a2 83       	std	Z+2, r26	; 0x02
    9cc0:	b3 83       	std	Z+3, r27	; 0x03
    9cc2:	24 96       	adiw	r28, 0x04	; 4
    9cc4:	c0 17       	cp	r28, r16
    9cc6:	d1 07       	cpc	r29, r17
    9cc8:	41 f6       	brne	.-112    	; 0x9c5a <calc_next_frame+0x28>
    9cca:	df 91       	pop	r29
    9ccc:	cf 91       	pop	r28
    9cce:	1f 91       	pop	r17
    9cd0:	0f 91       	pop	r16
    9cd2:	ff 90       	pop	r15
    9cd4:	ef 90       	pop	r14
    9cd6:	df 90       	pop	r13
    9cd8:	cf 90       	pop	r12
    9cda:	bf 90       	pop	r11
    9cdc:	af 90       	pop	r10
    9cde:	9f 90       	pop	r9
    9ce0:	8f 90       	pop	r8
    9ce2:	08 95       	ret

00009ce4 <dac_start>:
    9ce4:	ff 92       	push	r15
    9ce6:	0f 93       	push	r16
    9ce8:	1f 93       	push	r17
    9cea:	cf 93       	push	r28
    9cec:	df 93       	push	r29
    9cee:	00 d0       	rcall	.+0      	; 0x9cf0 <dac_start+0xc>
    9cf0:	1f 92       	push	r1
    9cf2:	cd b7       	in	r28, 0x3d	; 61
    9cf4:	de b7       	in	r29, 0x3e	; 62
    9cf6:	80 e2       	ldi	r24, 0x20	; 32
    9cf8:	93 e0       	ldi	r25, 0x03	; 3
    9cfa:	0e 94 db 37 	call	0x6fb6	; 0x6fb6 <dac_enable>
    9cfe:	0e 94 d3 18 	call	0x31a6	; 0x31a6 <dma_enable>
    9d02:	64 e0       	ldi	r22, 0x04	; 4
    9d04:	7f e4       	ldi	r23, 0x4F	; 79
    9d06:	80 e0       	ldi	r24, 0x00	; 0
    9d08:	0e 94 13 19 	call	0x3226	; 0x3226 <dma_set_callback>
    9d0c:	ec e0       	ldi	r30, 0x0C	; 12
    9d0e:	f5 e2       	ldi	r31, 0x25	; 37
    9d10:	81 81       	ldd	r24, Z+1	; 0x01
    9d12:	80 7f       	andi	r24, 0xF0	; 240
    9d14:	8a 60       	ori	r24, 0x0A	; 10
    9d16:	81 83       	std	Z+1, r24	; 0x01
    9d18:	61 ee       	ldi	r22, 0xE1	; 225
    9d1a:	7e e4       	ldi	r23, 0x4E	; 78
    9d1c:	81 e0       	ldi	r24, 0x01	; 1
    9d1e:	0e 94 13 19 	call	0x3226	; 0x3226 <dma_set_callback>
    9d22:	e1 e0       	ldi	r30, 0x01	; 1
    9d24:	f5 e2       	ldi	r31, 0x25	; 37
    9d26:	81 81       	ldd	r24, Z+1	; 0x01
    9d28:	80 7f       	andi	r24, 0xF0	; 240
    9d2a:	8a 60       	ori	r24, 0x0A	; 10
    9d2c:	81 83       	std	Z+1, r24	; 0x01
    9d2e:	8f b7       	in	r24, 0x3f	; 63
    9d30:	8a 83       	std	Y+2, r24	; 0x02
    9d32:	f8 94       	cli
    9d34:	9a 81       	ldd	r25, Y+2	; 0x02
    9d36:	e0 e0       	ldi	r30, 0x00	; 0
    9d38:	f1 e0       	ldi	r31, 0x01	; 1
    9d3a:	80 81       	ld	r24, Z
    9d3c:	8c 7f       	andi	r24, 0xFC	; 252
    9d3e:	82 60       	ori	r24, 0x02	; 2
    9d40:	80 83       	st	Z, r24
    9d42:	9f bf       	out	0x3f, r25	; 63
    9d44:	8f b7       	in	r24, 0x3f	; 63
    9d46:	89 83       	std	Y+1, r24	; 0x01
    9d48:	f8 94       	cli
    9d4a:	99 81       	ldd	r25, Y+1	; 0x01
    9d4c:	80 81       	ld	r24, Z
    9d4e:	83 7f       	andi	r24, 0xF3	; 243
    9d50:	84 60       	ori	r24, 0x04	; 4
    9d52:	80 83       	st	Z, r24
    9d54:	9f bf       	out	0x3f, r25	; 63
    9d56:	6c e0       	ldi	r22, 0x0C	; 12
    9d58:	75 e2       	ldi	r23, 0x25	; 37
    9d5a:	80 e0       	ldi	r24, 0x00	; 0
    9d5c:	0e 94 bc 19 	call	0x3378	; 0x3378 <dma_channel_write_config>
    9d60:	61 e0       	ldi	r22, 0x01	; 1
    9d62:	75 e2       	ldi	r23, 0x25	; 37
    9d64:	81 e0       	ldi	r24, 0x01	; 1
    9d66:	0e 94 bc 19 	call	0x3378	; 0x3378 <dma_channel_write_config>
    9d6a:	8f b7       	in	r24, 0x3f	; 63
    9d6c:	8b 83       	std	Y+3, r24	; 0x03
    9d6e:	f8 94       	cli
    9d70:	fb 80       	ldd	r15, Y+3	; 0x03
    9d72:	05 ef       	ldi	r16, 0xF5	; 245
    9d74:	14 e2       	ldi	r17, 0x24	; 36
    9d76:	28 e0       	ldi	r18, 0x08	; 8
    9d78:	30 e2       	ldi	r19, 0x20	; 32
    9d7a:	4d ef       	ldi	r20, 0xFD	; 253
    9d7c:	54 e2       	ldi	r21, 0x24	; 36
    9d7e:	69 ef       	ldi	r22, 0xF9	; 249
    9d80:	74 e2       	ldi	r23, 0x24	; 36
    9d82:	85 eb       	ldi	r24, 0xB5	; 181
    9d84:	94 e2       	ldi	r25, 0x24	; 36
    9d86:	55 df       	rcall	.-342    	; 0x9c32 <calc_next_frame>
    9d88:	28 e0       	ldi	r18, 0x08	; 8
    9d8a:	30 e2       	ldi	r19, 0x20	; 32
    9d8c:	4d ef       	ldi	r20, 0xFD	; 253
    9d8e:	54 e2       	ldi	r21, 0x24	; 36
    9d90:	69 ef       	ldi	r22, 0xF9	; 249
    9d92:	74 e2       	ldi	r23, 0x24	; 36
    9d94:	85 ed       	ldi	r24, 0xD5	; 213
    9d96:	94 e2       	ldi	r25, 0x24	; 36
    9d98:	4c df       	rcall	.-360    	; 0x9c32 <calc_next_frame>
    9d9a:	8f b7       	in	r24, 0x3f	; 63
    9d9c:	8c 83       	std	Y+4, r24	; 0x04
    9d9e:	f8 94       	cli
    9da0:	9c 81       	ldd	r25, Y+4	; 0x04
    9da2:	e0 e1       	ldi	r30, 0x10	; 16
    9da4:	f1 e0       	ldi	r31, 0x01	; 1
    9da6:	80 81       	ld	r24, Z
    9da8:	80 68       	ori	r24, 0x80	; 128
    9daa:	80 83       	st	Z, r24
    9dac:	9f bf       	out	0x3f, r25	; 63
    9dae:	ff be       	out	0x3f, r15	; 63
    9db0:	24 96       	adiw	r28, 0x04	; 4
    9db2:	cd bf       	out	0x3d, r28	; 61
    9db4:	de bf       	out	0x3e, r29	; 62
    9db6:	df 91       	pop	r29
    9db8:	cf 91       	pop	r28
    9dba:	1f 91       	pop	r17
    9dbc:	0f 91       	pop	r16
    9dbe:	ff 90       	pop	r15
    9dc0:	08 95       	ret

00009dc2 <isr_dma_dac_ch0_B>:
    9dc2:	0f 93       	push	r16
    9dc4:	1f 93       	push	r17
    9dc6:	cf 93       	push	r28
    9dc8:	df 93       	push	r29
    9dca:	1f 92       	push	r1
    9dcc:	cd b7       	in	r28, 0x3d	; 61
    9dce:	de b7       	in	r29, 0x3e	; 62
    9dd0:	8f b7       	in	r24, 0x3f	; 63
    9dd2:	89 83       	std	Y+1, r24	; 0x01
    9dd4:	f8 94       	cli
    9dd6:	99 81       	ldd	r25, Y+1	; 0x01
    9dd8:	e0 e1       	ldi	r30, 0x10	; 16
    9dda:	f1 e0       	ldi	r31, 0x01	; 1
    9ddc:	80 81       	ld	r24, Z
    9dde:	80 68       	ori	r24, 0x80	; 128
    9de0:	80 83       	st	Z, r24
    9de2:	9f bf       	out	0x3f, r25	; 63
    9de4:	78 94       	sei
    9de6:	05 ef       	ldi	r16, 0xF5	; 245
    9de8:	14 e2       	ldi	r17, 0x24	; 36
    9dea:	28 e0       	ldi	r18, 0x08	; 8
    9dec:	30 e2       	ldi	r19, 0x20	; 32
    9dee:	4d ef       	ldi	r20, 0xFD	; 253
    9df0:	54 e2       	ldi	r21, 0x24	; 36
    9df2:	69 ef       	ldi	r22, 0xF9	; 249
    9df4:	74 e2       	ldi	r23, 0x24	; 36
    9df6:	85 ed       	ldi	r24, 0xD5	; 213
    9df8:	94 e2       	ldi	r25, 0x24	; 36
    9dfa:	1b df       	rcall	.-458    	; 0x9c32 <calc_next_frame>
    9dfc:	0f 90       	pop	r0
    9dfe:	df 91       	pop	r29
    9e00:	cf 91       	pop	r28
    9e02:	1f 91       	pop	r17
    9e04:	0f 91       	pop	r16
    9e06:	08 95       	ret

00009e08 <isr_dma_dac_ch0_A>:
    9e08:	0f 93       	push	r16
    9e0a:	1f 93       	push	r17
    9e0c:	cf 93       	push	r28
    9e0e:	df 93       	push	r29
    9e10:	1f 92       	push	r1
    9e12:	cd b7       	in	r28, 0x3d	; 61
    9e14:	de b7       	in	r29, 0x3e	; 62
    9e16:	8f b7       	in	r24, 0x3f	; 63
    9e18:	89 83       	std	Y+1, r24	; 0x01
    9e1a:	f8 94       	cli
    9e1c:	99 81       	ldd	r25, Y+1	; 0x01
    9e1e:	e0 e2       	ldi	r30, 0x20	; 32
    9e20:	f1 e0       	ldi	r31, 0x01	; 1
    9e22:	80 81       	ld	r24, Z
    9e24:	80 68       	ori	r24, 0x80	; 128
    9e26:	80 83       	st	Z, r24
    9e28:	9f bf       	out	0x3f, r25	; 63
    9e2a:	78 94       	sei
    9e2c:	05 ef       	ldi	r16, 0xF5	; 245
    9e2e:	14 e2       	ldi	r17, 0x24	; 36
    9e30:	28 e0       	ldi	r18, 0x08	; 8
    9e32:	30 e2       	ldi	r19, 0x20	; 32
    9e34:	4d ef       	ldi	r20, 0xFD	; 253
    9e36:	54 e2       	ldi	r21, 0x24	; 36
    9e38:	69 ef       	ldi	r22, 0xF9	; 249
    9e3a:	74 e2       	ldi	r23, 0x24	; 36
    9e3c:	85 eb       	ldi	r24, 0xB5	; 181
    9e3e:	94 e2       	ldi	r25, 0x24	; 36
    9e40:	f8 de       	rcall	.-528    	; 0x9c32 <calc_next_frame>
    9e42:	0f 90       	pop	r0
    9e44:	df 91       	pop	r29
    9e46:	cf 91       	pop	r28
    9e48:	1f 91       	pop	r17
    9e4a:	0f 91       	pop	r16
    9e4c:	08 95       	ret

00009e4e <isr_tcc0_ovfl>:
    9e4e:	cf 92       	push	r12
    9e50:	df 92       	push	r13
    9e52:	ef 92       	push	r14
    9e54:	ff 92       	push	r15
    9e56:	0f 93       	push	r16
    9e58:	1f 93       	push	r17
    9e5a:	0e 94 0a 1a 	call	0x3414	; 0x3414 <rtc_get_time>
    9e5e:	21 e0       	ldi	r18, 0x01	; 1
    9e60:	20 93 0c 08 	sts	0x080C, r18	; 0x80080c <__TEXT_REGION_LENGTH__+0x70080c>
    9e64:	20 91 50 26 	lds	r18, 0x2650	; 0x802650 <g_workmode>
    9e68:	22 30       	cpi	r18, 0x02	; 2
    9e6a:	09 f0       	breq	.+2      	; 0x9e6e <isr_tcc0_ovfl+0x20>
    9e6c:	4a c0       	rjmp	.+148    	; 0x9f02 <isr_tcc0_ovfl+0xb4>
    9e6e:	00 91 a9 24 	lds	r16, 0x24A9	; 0x8024a9 <last_10ms.7511>
    9e72:	10 91 aa 24 	lds	r17, 0x24AA	; 0x8024aa <last_10ms.7511+0x1>
    9e76:	20 91 ab 24 	lds	r18, 0x24AB	; 0x8024ab <last_10ms.7511+0x2>
    9e7a:	30 91 ac 24 	lds	r19, 0x24AC	; 0x8024ac <last_10ms.7511+0x3>
    9e7e:	6b 01       	movw	r12, r22
    9e80:	7c 01       	movw	r14, r24
    9e82:	c0 1a       	sub	r12, r16
    9e84:	d1 0a       	sbc	r13, r17
    9e86:	e2 0a       	sbc	r14, r18
    9e88:	f3 0a       	sbc	r15, r19
    9e8a:	4a e0       	ldi	r20, 0x0A	; 10
    9e8c:	c4 16       	cp	r12, r20
    9e8e:	d1 04       	cpc	r13, r1
    9e90:	e1 04       	cpc	r14, r1
    9e92:	f1 04       	cpc	r15, r1
    9e94:	28 f4       	brcc	.+10     	; 0x9ea0 <isr_tcc0_ovfl+0x52>
    9e96:	60 17       	cp	r22, r16
    9e98:	71 07       	cpc	r23, r17
    9e9a:	82 07       	cpc	r24, r18
    9e9c:	93 07       	cpc	r25, r19
    9e9e:	58 f4       	brcc	.+22     	; 0x9eb6 <isr_tcc0_ovfl+0x68>
    9ea0:	60 93 a9 24 	sts	0x24A9, r22	; 0x8024a9 <last_10ms.7511>
    9ea4:	70 93 aa 24 	sts	0x24AA, r23	; 0x8024aa <last_10ms.7511+0x1>
    9ea8:	80 93 ab 24 	sts	0x24AB, r24	; 0x8024ab <last_10ms.7511+0x2>
    9eac:	90 93 ac 24 	sts	0x24AC, r25	; 0x8024ac <last_10ms.7511+0x3>
    9eb0:	0e 94 52 26 	call	0x4ca4	; 0x4ca4 <isr_10ms_twi1_onboard>
    9eb4:	26 c0       	rjmp	.+76     	; 0x9f02 <isr_tcc0_ovfl+0xb4>
    9eb6:	00 91 a5 24 	lds	r16, 0x24A5	; 0x8024a5 <last_500ms.7512>
    9eba:	10 91 a6 24 	lds	r17, 0x24A6	; 0x8024a6 <last_500ms.7512+0x1>
    9ebe:	20 91 a7 24 	lds	r18, 0x24A7	; 0x8024a7 <last_500ms.7512+0x2>
    9ec2:	30 91 a8 24 	lds	r19, 0x24A8	; 0x8024a8 <last_500ms.7512+0x3>
    9ec6:	6b 01       	movw	r12, r22
    9ec8:	7c 01       	movw	r14, r24
    9eca:	c0 1a       	sub	r12, r16
    9ecc:	d1 0a       	sbc	r13, r17
    9ece:	e2 0a       	sbc	r14, r18
    9ed0:	f3 0a       	sbc	r15, r19
    9ed2:	c1 14       	cp	r12, r1
    9ed4:	42 e0       	ldi	r20, 0x02	; 2
    9ed6:	d4 06       	cpc	r13, r20
    9ed8:	e1 04       	cpc	r14, r1
    9eda:	f1 04       	cpc	r15, r1
    9edc:	28 f4       	brcc	.+10     	; 0x9ee8 <isr_tcc0_ovfl+0x9a>
    9ede:	60 17       	cp	r22, r16
    9ee0:	71 07       	cpc	r23, r17
    9ee2:	82 07       	cpc	r24, r18
    9ee4:	93 07       	cpc	r25, r19
    9ee6:	58 f4       	brcc	.+22     	; 0x9efe <isr_tcc0_ovfl+0xb0>
    9ee8:	60 93 a5 24 	sts	0x24A5, r22	; 0x8024a5 <last_500ms.7512>
    9eec:	70 93 a6 24 	sts	0x24A6, r23	; 0x8024a6 <last_500ms.7512+0x1>
    9ef0:	80 93 a7 24 	sts	0x24A7, r24	; 0x8024a7 <last_500ms.7512+0x2>
    9ef4:	90 93 a8 24 	sts	0x24A8, r25	; 0x8024a8 <last_500ms.7512+0x3>
    9ef8:	0e 94 53 26 	call	0x4ca6	; 0x4ca6 <isr_500ms_twi1_onboard>
    9efc:	02 c0       	rjmp	.+4      	; 0x9f02 <isr_tcc0_ovfl+0xb4>
    9efe:	0e 94 97 27 	call	0x4f2e	; 0x4f2e <isr_sparetime_twi1_onboard>
    9f02:	1f 91       	pop	r17
    9f04:	0f 91       	pop	r16
    9f06:	ff 90       	pop	r15
    9f08:	ef 90       	pop	r14
    9f0a:	df 90       	pop	r13
    9f0c:	cf 90       	pop	r12
    9f0e:	08 95       	ret

00009f10 <adc_init>:
    9f10:	8f 92       	push	r8
    9f12:	9f 92       	push	r9
    9f14:	af 92       	push	r10
    9f16:	bf 92       	push	r11
    9f18:	cf 92       	push	r12
    9f1a:	df 92       	push	r13
    9f1c:	ef 92       	push	r14
    9f1e:	ff 92       	push	r15
    9f20:	0f 93       	push	r16
    9f22:	1f 93       	push	r17
    9f24:	cf 93       	push	r28
    9f26:	df 93       	push	r29
    9f28:	e0 e1       	ldi	r30, 0x10	; 16
    9f2a:	f6 e0       	ldi	r31, 0x06	; 6
    9f2c:	80 81       	ld	r24, Z
    9f2e:	87 60       	ori	r24, 0x07	; 7
    9f30:	80 83       	st	Z, r24
    9f32:	e1 e1       	ldi	r30, 0x11	; 17
    9f34:	f6 e0       	ldi	r31, 0x06	; 6
    9f36:	80 81       	ld	r24, Z
    9f38:	87 60       	ori	r24, 0x07	; 7
    9f3a:	80 83       	st	Z, r24
    9f3c:	e2 e1       	ldi	r30, 0x12	; 18
    9f3e:	f6 e0       	ldi	r31, 0x06	; 6
    9f40:	80 81       	ld	r24, Z
    9f42:	87 60       	ori	r24, 0x07	; 7
    9f44:	80 83       	st	Z, r24
    9f46:	e3 e1       	ldi	r30, 0x13	; 19
    9f48:	f6 e0       	ldi	r31, 0x06	; 6
    9f4a:	80 81       	ld	r24, Z
    9f4c:	87 60       	ori	r24, 0x07	; 7
    9f4e:	80 83       	st	Z, r24
    9f50:	e4 e1       	ldi	r30, 0x14	; 20
    9f52:	f6 e0       	ldi	r31, 0x06	; 6
    9f54:	80 81       	ld	r24, Z
    9f56:	87 60       	ori	r24, 0x07	; 7
    9f58:	80 83       	st	Z, r24
    9f5a:	e5 e1       	ldi	r30, 0x15	; 21
    9f5c:	f6 e0       	ldi	r31, 0x06	; 6
    9f5e:	80 81       	ld	r24, Z
    9f60:	87 60       	ori	r24, 0x07	; 7
    9f62:	80 83       	st	Z, r24
    9f64:	e2 e3       	ldi	r30, 0x32	; 50
    9f66:	f6 e0       	ldi	r31, 0x06	; 6
    9f68:	80 81       	ld	r24, Z
    9f6a:	87 60       	ori	r24, 0x07	; 7
    9f6c:	80 83       	st	Z, r24
    9f6e:	e3 e3       	ldi	r30, 0x33	; 51
    9f70:	f6 e0       	ldi	r31, 0x06	; 6
    9f72:	80 81       	ld	r24, Z
    9f74:	87 60       	ori	r24, 0x07	; 7
    9f76:	80 83       	st	Z, r24
    9f78:	6a ed       	ldi	r22, 0xDA	; 218
    9f7a:	75 e2       	ldi	r23, 0x25	; 37
    9f7c:	80 e0       	ldi	r24, 0x00	; 0
    9f7e:	92 e0       	ldi	r25, 0x02	; 2
    9f80:	0e 94 ed 36 	call	0x6dda	; 0x6dda <adc_read_configuration>
    9f84:	46 ed       	ldi	r20, 0xD6	; 214
    9f86:	55 e2       	ldi	r21, 0x25	; 37
    9f88:	61 e0       	ldi	r22, 0x01	; 1
    9f8a:	80 e0       	ldi	r24, 0x00	; 0
    9f8c:	92 e0       	ldi	r25, 0x02	; 2
    9f8e:	0e 94 71 37 	call	0x6ee2	; 0x6ee2 <adcch_read_configuration>
    9f92:	42 ed       	ldi	r20, 0xD2	; 210
    9f94:	55 e2       	ldi	r21, 0x25	; 37
    9f96:	62 e0       	ldi	r22, 0x02	; 2
    9f98:	80 e0       	ldi	r24, 0x00	; 0
    9f9a:	92 e0       	ldi	r25, 0x02	; 2
    9f9c:	0e 94 71 37 	call	0x6ee2	; 0x6ee2 <adcch_read_configuration>
    9fa0:	4e ec       	ldi	r20, 0xCE	; 206
    9fa2:	55 e2       	ldi	r21, 0x25	; 37
    9fa4:	64 e0       	ldi	r22, 0x04	; 4
    9fa6:	80 e0       	ldi	r24, 0x00	; 0
    9fa8:	92 e0       	ldi	r25, 0x02	; 2
    9faa:	0e 94 71 37 	call	0x6ee2	; 0x6ee2 <adcch_read_configuration>
    9fae:	4a ec       	ldi	r20, 0xCA	; 202
    9fb0:	55 e2       	ldi	r21, 0x25	; 37
    9fb2:	68 e0       	ldi	r22, 0x08	; 8
    9fb4:	80 e0       	ldi	r24, 0x00	; 0
    9fb6:	92 e0       	ldi	r25, 0x02	; 2
    9fb8:	0e 94 71 37 	call	0x6ee2	; 0x6ee2 <adcch_read_configuration>
    9fbc:	63 ec       	ldi	r22, 0xC3	; 195
    9fbe:	75 e2       	ldi	r23, 0x25	; 37
    9fc0:	80 e4       	ldi	r24, 0x40	; 64
    9fc2:	92 e0       	ldi	r25, 0x02	; 2
    9fc4:	0e 94 ed 36 	call	0x6dda	; 0x6dda <adc_read_configuration>
    9fc8:	4f eb       	ldi	r20, 0xBF	; 191
    9fca:	55 e2       	ldi	r21, 0x25	; 37
    9fcc:	61 e0       	ldi	r22, 0x01	; 1
    9fce:	80 e4       	ldi	r24, 0x40	; 64
    9fd0:	92 e0       	ldi	r25, 0x02	; 2
    9fd2:	0e 94 71 37 	call	0x6ee2	; 0x6ee2 <adcch_read_configuration>
    9fd6:	aa ed       	ldi	r26, 0xDA	; 218
    9fd8:	b5 e2       	ldi	r27, 0x25	; 37
    9fda:	83 e0       	ldi	r24, 0x03	; 3
    9fdc:	14 96       	adiw	r26, 0x04	; 4
    9fde:	8c 93       	st	X, r24
    9fe0:	14 97       	sbiw	r26, 0x04	; 4
    9fe2:	e3 ec       	ldi	r30, 0xC3	; 195
    9fe4:	f5 e2       	ldi	r31, 0x25	; 37
    9fe6:	87 e0       	ldi	r24, 0x07	; 7
    9fe8:	84 83       	std	Z+4, r24	; 0x04
    9fea:	12 96       	adiw	r26, 0x02	; 2
    9fec:	3c 91       	ld	r19, X
    9fee:	12 97       	sbiw	r26, 0x02	; 2
    9ff0:	22 81       	ldd	r18, Z+2	; 0x02
    9ff2:	11 96       	adiw	r26, 0x01	; 1
    9ff4:	9c 91       	ld	r25, X
    9ff6:	11 97       	sbiw	r26, 0x01	; 1
    9ff8:	81 81       	ldd	r24, Z+1	; 0x01
    9ffa:	0f 2e       	mov	r0, r31
    9ffc:	f6 ed       	ldi	r31, 0xD6	; 214
    9ffe:	8f 2e       	mov	r8, r31
    a000:	f5 e2       	ldi	r31, 0x25	; 37
    a002:	9f 2e       	mov	r9, r31
    a004:	f0 2d       	mov	r31, r0
    a006:	41 e0       	ldi	r20, 0x01	; 1
    a008:	e4 01       	movw	r28, r8
    a00a:	48 83       	st	Y, r20
    a00c:	58 e0       	ldi	r21, 0x08	; 8
    a00e:	59 83       	std	Y+1, r21	; 0x01
    a010:	0f 2e       	mov	r0, r31
    a012:	f2 ed       	ldi	r31, 0xD2	; 210
    a014:	af 2e       	mov	r10, r31
    a016:	f5 e2       	ldi	r31, 0x25	; 37
    a018:	bf 2e       	mov	r11, r31
    a01a:	f0 2d       	mov	r31, r0
    a01c:	e5 01       	movw	r28, r10
    a01e:	48 83       	st	Y, r20
    a020:	60 e2       	ldi	r22, 0x20	; 32
    a022:	69 83       	std	Y+1, r22	; 0x01
    a024:	0f 2e       	mov	r0, r31
    a026:	fe ec       	ldi	r31, 0xCE	; 206
    a028:	cf 2e       	mov	r12, r31
    a02a:	f5 e2       	ldi	r31, 0x25	; 37
    a02c:	df 2e       	mov	r13, r31
    a02e:	f0 2d       	mov	r31, r0
    a030:	e6 01       	movw	r28, r12
    a032:	48 83       	st	Y, r20
    a034:	68 e2       	ldi	r22, 0x28	; 40
    a036:	69 83       	std	Y+1, r22	; 0x01
    a038:	0f 2e       	mov	r0, r31
    a03a:	fa ec       	ldi	r31, 0xCA	; 202
    a03c:	ef 2e       	mov	r14, r31
    a03e:	f5 e2       	ldi	r31, 0x25	; 37
    a040:	ff 2e       	mov	r15, r31
    a042:	f0 2d       	mov	r31, r0
    a044:	e7 01       	movw	r28, r14
    a046:	18 82       	st	Y, r1
    a048:	59 83       	std	Y+1, r21	; 0x01
    a04a:	0f eb       	ldi	r16, 0xBF	; 191
    a04c:	15 e2       	ldi	r17, 0x25	; 37
    a04e:	e8 01       	movw	r28, r16
    a050:	18 82       	st	Y, r1
    a052:	19 82       	std	Y+1, r1	; 0x01
    a054:	3e 78       	andi	r19, 0x8E	; 142
    a056:	32 62       	ori	r19, 0x22	; 34
    a058:	12 96       	adiw	r26, 0x02	; 2
    a05a:	3c 93       	st	X, r19
    a05c:	12 97       	sbiw	r26, 0x02	; 2
    a05e:	2f 78       	andi	r18, 0x8F	; 143
    a060:	23 60       	ori	r18, 0x03	; 3
    a062:	22 83       	std	Z+2, r18	; 0x02
    a064:	22 e0       	ldi	r18, 0x02	; 2
    a066:	e4 01       	movw	r28, r8
    a068:	2b 83       	std	Y+3, r18	; 0x03
    a06a:	91 70       	andi	r25, 0x01	; 1
    a06c:	90 64       	ori	r25, 0x40	; 64
    a06e:	11 96       	adiw	r26, 0x01	; 1
    a070:	9c 93       	st	X, r25
    a072:	11 97       	sbiw	r26, 0x01	; 1
    a074:	9c e0       	ldi	r25, 0x0C	; 12
    a076:	13 96       	adiw	r26, 0x03	; 3
    a078:	9c 93       	st	X, r25
    a07a:	81 70       	andi	r24, 0x01	; 1
    a07c:	80 66       	ori	r24, 0x60	; 96
    a07e:	81 83       	std	Z+1, r24	; 0x01
    a080:	43 83       	std	Z+3, r20	; 0x03
    a082:	63 e9       	ldi	r22, 0x93	; 147
    a084:	7a e4       	ldi	r23, 0x4A	; 74
    a086:	80 e0       	ldi	r24, 0x00	; 0
    a088:	92 e0       	ldi	r25, 0x02	; 2
    a08a:	0e 94 41 34 	call	0x6882	; 0x6882 <adc_set_callback>
    a08e:	69 e0       	ldi	r22, 0x09	; 9
    a090:	7c e4       	ldi	r23, 0x4C	; 76
    a092:	80 e4       	ldi	r24, 0x40	; 64
    a094:	92 e0       	ldi	r25, 0x02	; 2
    a096:	0e 94 41 34 	call	0x6882	; 0x6882 <adc_set_callback>
    a09a:	f5 01       	movw	r30, r10
    a09c:	32 81       	ldd	r19, Z+2	; 0x02
    a09e:	e6 01       	movw	r28, r12
    a0a0:	2a 81       	ldd	r18, Y+2	; 0x02
    a0a2:	f7 01       	movw	r30, r14
    a0a4:	92 81       	ldd	r25, Z+2	; 0x02
    a0a6:	e8 01       	movw	r28, r16
    a0a8:	8a 81       	ldd	r24, Y+2	; 0x02
    a0aa:	f4 01       	movw	r30, r8
    a0ac:	42 81       	ldd	r20, Z+2	; 0x02
    a0ae:	40 7f       	andi	r20, 0xF0	; 240
    a0b0:	41 60       	ori	r20, 0x01	; 1
    a0b2:	42 83       	std	Z+2, r20	; 0x02
    a0b4:	30 7f       	andi	r19, 0xF0	; 240
    a0b6:	31 60       	ori	r19, 0x01	; 1
    a0b8:	e5 01       	movw	r28, r10
    a0ba:	3a 83       	std	Y+2, r19	; 0x02
    a0bc:	20 7f       	andi	r18, 0xF0	; 240
    a0be:	21 60       	ori	r18, 0x01	; 1
    a0c0:	f6 01       	movw	r30, r12
    a0c2:	22 83       	std	Z+2, r18	; 0x02
    a0c4:	90 7f       	andi	r25, 0xF0	; 240
    a0c6:	91 60       	ori	r25, 0x01	; 1
    a0c8:	e7 01       	movw	r28, r14
    a0ca:	9a 83       	std	Y+2, r25	; 0x02
    a0cc:	80 7f       	andi	r24, 0xF0	; 240
    a0ce:	81 60       	ori	r24, 0x01	; 1
    a0d0:	f8 01       	movw	r30, r16
    a0d2:	82 83       	std	Z+2, r24	; 0x02
    a0d4:	6a ed       	ldi	r22, 0xDA	; 218
    a0d6:	75 e2       	ldi	r23, 0x25	; 37
    a0d8:	80 e0       	ldi	r24, 0x00	; 0
    a0da:	92 e0       	ldi	r25, 0x02	; 2
    a0dc:	0e 94 83 36 	call	0x6d06	; 0x6d06 <adc_write_configuration>
    a0e0:	a4 01       	movw	r20, r8
    a0e2:	61 e0       	ldi	r22, 0x01	; 1
    a0e4:	80 e0       	ldi	r24, 0x00	; 0
    a0e6:	92 e0       	ldi	r25, 0x02	; 2
    a0e8:	0e 94 26 37 	call	0x6e4c	; 0x6e4c <adcch_write_configuration>
    a0ec:	a5 01       	movw	r20, r10
    a0ee:	62 e0       	ldi	r22, 0x02	; 2
    a0f0:	80 e0       	ldi	r24, 0x00	; 0
    a0f2:	92 e0       	ldi	r25, 0x02	; 2
    a0f4:	0e 94 26 37 	call	0x6e4c	; 0x6e4c <adcch_write_configuration>
    a0f8:	a6 01       	movw	r20, r12
    a0fa:	64 e0       	ldi	r22, 0x04	; 4
    a0fc:	80 e0       	ldi	r24, 0x00	; 0
    a0fe:	92 e0       	ldi	r25, 0x02	; 2
    a100:	0e 94 26 37 	call	0x6e4c	; 0x6e4c <adcch_write_configuration>
    a104:	a7 01       	movw	r20, r14
    a106:	68 e0       	ldi	r22, 0x08	; 8
    a108:	80 e0       	ldi	r24, 0x00	; 0
    a10a:	92 e0       	ldi	r25, 0x02	; 2
    a10c:	0e 94 26 37 	call	0x6e4c	; 0x6e4c <adcch_write_configuration>
    a110:	63 ec       	ldi	r22, 0xC3	; 195
    a112:	75 e2       	ldi	r23, 0x25	; 37
    a114:	80 e4       	ldi	r24, 0x40	; 64
    a116:	92 e0       	ldi	r25, 0x02	; 2
    a118:	0e 94 83 36 	call	0x6d06	; 0x6d06 <adc_write_configuration>
    a11c:	a8 01       	movw	r20, r16
    a11e:	61 e0       	ldi	r22, 0x01	; 1
    a120:	80 e4       	ldi	r24, 0x40	; 64
    a122:	92 e0       	ldi	r25, 0x02	; 2
    a124:	0e 94 26 37 	call	0x6e4c	; 0x6e4c <adcch_write_configuration>
    a128:	61 e2       	ldi	r22, 0x21	; 33
    a12a:	70 e0       	ldi	r23, 0x00	; 0
    a12c:	82 e0       	ldi	r24, 0x02	; 2
    a12e:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
    a132:	c8 2f       	mov	r28, r24
    a134:	d0 e0       	ldi	r29, 0x00	; 0
    a136:	dc 2f       	mov	r29, r28
    a138:	cc 27       	eor	r28, r28
    a13a:	60 e2       	ldi	r22, 0x20	; 32
    a13c:	70 e0       	ldi	r23, 0x00	; 0
    a13e:	82 e0       	ldi	r24, 0x02	; 2
    a140:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
    a144:	c8 2b       	or	r28, r24
    a146:	c0 93 0c 02 	sts	0x020C, r28	; 0x80020c <__TEXT_REGION_LENGTH__+0x70020c>
    a14a:	d0 93 0d 02 	sts	0x020D, r29	; 0x80020d <__TEXT_REGION_LENGTH__+0x70020d>
    a14e:	65 e2       	ldi	r22, 0x25	; 37
    a150:	70 e0       	ldi	r23, 0x00	; 0
    a152:	82 e0       	ldi	r24, 0x02	; 2
    a154:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
    a158:	c8 2f       	mov	r28, r24
    a15a:	d0 e0       	ldi	r29, 0x00	; 0
    a15c:	dc 2f       	mov	r29, r28
    a15e:	cc 27       	eor	r28, r28
    a160:	64 e2       	ldi	r22, 0x24	; 36
    a162:	70 e0       	ldi	r23, 0x00	; 0
    a164:	82 e0       	ldi	r24, 0x02	; 2
    a166:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
    a16a:	c8 2b       	or	r28, r24
    a16c:	c0 93 4c 02 	sts	0x024C, r28	; 0x80024c <__TEXT_REGION_LENGTH__+0x70024c>
    a170:	d0 93 4d 02 	sts	0x024D, r29	; 0x80024d <__TEXT_REGION_LENGTH__+0x70024d>
    a174:	df 91       	pop	r29
    a176:	cf 91       	pop	r28
    a178:	1f 91       	pop	r17
    a17a:	0f 91       	pop	r16
    a17c:	ff 90       	pop	r15
    a17e:	ef 90       	pop	r14
    a180:	df 90       	pop	r13
    a182:	cf 90       	pop	r12
    a184:	bf 90       	pop	r11
    a186:	af 90       	pop	r10
    a188:	9f 90       	pop	r9
    a18a:	8f 90       	pop	r8
    a18c:	08 95       	ret

0000a18e <adc_app_enable>:
    a18e:	1f 93       	push	r17
    a190:	cf 93       	push	r28
    a192:	df 93       	push	r29
    a194:	1f 92       	push	r1
    a196:	1f 92       	push	r1
    a198:	cd b7       	in	r28, 0x3d	; 61
    a19a:	de b7       	in	r29, 0x3e	; 62
    a19c:	9f b7       	in	r25, 0x3f	; 63
    a19e:	9a 83       	std	Y+2, r25	; 0x02
    a1a0:	f8 94       	cli
    a1a2:	2a 81       	ldd	r18, Y+2	; 0x02
    a1a4:	90 91 5c 20 	lds	r25, 0x205C	; 0x80205c <g_adc_enabled>
    a1a8:	2f bf       	out	0x3f, r18	; 63
    a1aa:	98 17       	cp	r25, r24
    a1ac:	09 f1       	breq	.+66     	; 0xa1f0 <adc_app_enable+0x62>
    a1ae:	18 2f       	mov	r17, r24
    a1b0:	88 23       	and	r24, r24
    a1b2:	61 f0       	breq	.+24     	; 0xa1cc <adc_app_enable+0x3e>
    a1b4:	6e dc       	rcall	.-1828   	; 0x9a92 <tc_init>
    a1b6:	ac de       	rcall	.-680    	; 0x9f10 <adc_init>
    a1b8:	af dc       	rcall	.-1698   	; 0x9b18 <tc_start>
    a1ba:	80 e0       	ldi	r24, 0x00	; 0
    a1bc:	92 e0       	ldi	r25, 0x02	; 2
    a1be:	0e 94 a1 34 	call	0x6942	; 0x6942 <adc_enable>
    a1c2:	80 e4       	ldi	r24, 0x40	; 64
    a1c4:	92 e0       	ldi	r25, 0x02	; 2
    a1c6:	0e 94 a1 34 	call	0x6942	; 0x6942 <adc_enable>
    a1ca:	08 c0       	rjmp	.+16     	; 0xa1dc <adc_app_enable+0x4e>
    a1cc:	80 e0       	ldi	r24, 0x00	; 0
    a1ce:	92 e0       	ldi	r25, 0x02	; 2
    a1d0:	0e 94 cd 34 	call	0x699a	; 0x699a <adc_disable>
    a1d4:	80 e4       	ldi	r24, 0x40	; 64
    a1d6:	92 e0       	ldi	r25, 0x02	; 2
    a1d8:	0e 94 cd 34 	call	0x699a	; 0x699a <adc_disable>
    a1dc:	8f b7       	in	r24, 0x3f	; 63
    a1de:	89 83       	std	Y+1, r24	; 0x01
    a1e0:	f8 94       	cli
    a1e2:	89 81       	ldd	r24, Y+1	; 0x01
    a1e4:	10 93 5c 20 	sts	0x205C, r17	; 0x80205c <g_adc_enabled>
    a1e8:	91 e0       	ldi	r25, 0x01	; 1
    a1ea:	90 93 e1 25 	sts	0x25E1, r25	; 0x8025e1 <g_twi2_lcd_repaint>
    a1ee:	8f bf       	out	0x3f, r24	; 63
    a1f0:	0f 90       	pop	r0
    a1f2:	0f 90       	pop	r0
    a1f4:	df 91       	pop	r29
    a1f6:	cf 91       	pop	r28
    a1f8:	1f 91       	pop	r17
    a1fa:	08 95       	ret

0000a1fc <dac_app_enable>:
    a1fc:	1f 93       	push	r17
    a1fe:	cf 93       	push	r28
    a200:	df 93       	push	r29
    a202:	00 d0       	rcall	.+0      	; 0xa204 <dac_app_enable+0x8>
    a204:	cd b7       	in	r28, 0x3d	; 61
    a206:	de b7       	in	r29, 0x3e	; 62
    a208:	9f b7       	in	r25, 0x3f	; 63
    a20a:	9b 83       	std	Y+3, r25	; 0x03
    a20c:	f8 94       	cli
    a20e:	2b 81       	ldd	r18, Y+3	; 0x03
    a210:	90 91 56 26 	lds	r25, 0x2656	; 0x802656 <g_dac_enabled>
    a214:	2f bf       	out	0x3f, r18	; 63
    a216:	98 17       	cp	r25, r24
    a218:	09 f4       	brne	.+2      	; 0xa21c <dac_app_enable+0x20>
    a21a:	45 c0       	rjmp	.+138    	; 0xa2a6 <dac_app_enable+0xaa>
    a21c:	18 2f       	mov	r17, r24
    a21e:	88 23       	and	r24, r24
    a220:	a9 f1       	breq	.+106    	; 0xa28c <dac_app_enable+0x90>
    a222:	8f b7       	in	r24, 0x3f	; 63
    a224:	8a 83       	std	Y+2, r24	; 0x02
    a226:	f8 94       	cli
    a228:	8a 81       	ldd	r24, Y+2	; 0x02
    a22a:	40 e8       	ldi	r20, 0x80	; 128
    a22c:	54 e8       	ldi	r21, 0x84	; 132
    a22e:	6e e1       	ldi	r22, 0x1E	; 30
    a230:	70 e0       	ldi	r23, 0x00	; 0
    a232:	40 93 10 20 	sts	0x2010, r20	; 0x802010 <dds0_freq_mHz>
    a236:	50 93 11 20 	sts	0x2011, r21	; 0x802011 <dds0_freq_mHz+0x1>
    a23a:	60 93 12 20 	sts	0x2012, r22	; 0x802012 <dds0_freq_mHz+0x2>
    a23e:	70 93 13 20 	sts	0x2013, r23	; 0x802013 <dds0_freq_mHz+0x3>
    a242:	10 92 f9 24 	sts	0x24F9, r1	; 0x8024f9 <dds0_reg>
    a246:	10 92 fa 24 	sts	0x24FA, r1	; 0x8024fa <dds0_reg+0x1>
    a24a:	10 92 fb 24 	sts	0x24FB, r1	; 0x8024fb <dds0_reg+0x2>
    a24e:	10 92 fc 24 	sts	0x24FC, r1	; 0x8024fc <dds0_reg+0x3>
    a252:	4a e0       	ldi	r20, 0x0A	; 10
    a254:	59 e0       	ldi	r21, 0x09	; 9
    a256:	6d e3       	ldi	r22, 0x3D	; 61
    a258:	70 e0       	ldi	r23, 0x00	; 0
    a25a:	40 93 0c 20 	sts	0x200C, r20	; 0x80200c <dds1_freq_mHz>
    a25e:	50 93 0d 20 	sts	0x200D, r21	; 0x80200d <dds1_freq_mHz+0x1>
    a262:	60 93 0e 20 	sts	0x200E, r22	; 0x80200e <dds1_freq_mHz+0x2>
    a266:	70 93 0f 20 	sts	0x200F, r23	; 0x80200f <dds1_freq_mHz+0x3>
    a26a:	40 e0       	ldi	r20, 0x00	; 0
    a26c:	50 e0       	ldi	r21, 0x00	; 0
    a26e:	60 e0       	ldi	r22, 0x00	; 0
    a270:	70 e4       	ldi	r23, 0x40	; 64
    a272:	40 93 08 20 	sts	0x2008, r20	; 0x802008 <dds1_reg>
    a276:	50 93 09 20 	sts	0x2009, r21	; 0x802009 <dds1_reg+0x1>
    a27a:	60 93 0a 20 	sts	0x200A, r22	; 0x80200a <dds1_reg+0x2>
    a27e:	70 93 0b 20 	sts	0x200B, r23	; 0x80200b <dds1_reg+0x3>
    a282:	8f bf       	out	0x3f, r24	; 63
    a284:	66 dc       	rcall	.-1844   	; 0x9b52 <dac_init>
    a286:	48 dc       	rcall	.-1904   	; 0x9b18 <tc_start>
    a288:	2d dd       	rcall	.-1446   	; 0x9ce4 <dac_start>
    a28a:	06 c0       	rjmp	.+12     	; 0xa298 <dac_app_enable+0x9c>
    a28c:	0e 94 f5 18 	call	0x31ea	; 0x31ea <dma_disable>
    a290:	80 e2       	ldi	r24, 0x20	; 32
    a292:	93 e0       	ldi	r25, 0x03	; 3
    a294:	0e 94 07 38 	call	0x700e	; 0x700e <dac_disable>
    a298:	8f b7       	in	r24, 0x3f	; 63
    a29a:	89 83       	std	Y+1, r24	; 0x01
    a29c:	f8 94       	cli
    a29e:	89 81       	ldd	r24, Y+1	; 0x01
    a2a0:	10 93 56 26 	sts	0x2656, r17	; 0x802656 <g_dac_enabled>
    a2a4:	8f bf       	out	0x3f, r24	; 63
    a2a6:	23 96       	adiw	r28, 0x03	; 3
    a2a8:	cd bf       	out	0x3d, r28	; 61
    a2aa:	de bf       	out	0x3e, r29	; 62
    a2ac:	df 91       	pop	r29
    a2ae:	cf 91       	pop	r28
    a2b0:	1f 91       	pop	r17
    a2b2:	08 95       	ret

0000a2b4 <dds_update>:
    a2b4:	ef 92       	push	r14
    a2b6:	ff 92       	push	r15
    a2b8:	0f 93       	push	r16
    a2ba:	1f 93       	push	r17
    a2bc:	cf 93       	push	r28
    a2be:	df 93       	push	r29
    a2c0:	1f 92       	push	r1
    a2c2:	cd b7       	in	r28, 0x3d	; 61
    a2c4:	de b7       	in	r29, 0x3e	; 62
    a2c6:	ef b7       	in	r30, 0x3f	; 63
    a2c8:	e9 83       	std	Y+1, r30	; 0x01
    a2ca:	f8 94       	cli
    a2cc:	e9 81       	ldd	r30, Y+1	; 0x01
    a2ce:	99 23       	and	r25, r25
    a2d0:	44 f0       	brlt	.+16     	; 0xa2e2 <dds_update+0x2e>
    a2d2:	60 93 10 20 	sts	0x2010, r22	; 0x802010 <dds0_freq_mHz>
    a2d6:	70 93 11 20 	sts	0x2011, r23	; 0x802011 <dds0_freq_mHz+0x1>
    a2da:	80 93 12 20 	sts	0x2012, r24	; 0x802012 <dds0_freq_mHz+0x2>
    a2de:	90 93 13 20 	sts	0x2013, r25	; 0x802013 <dds0_freq_mHz+0x3>
    a2e2:	55 23       	and	r21, r21
    a2e4:	44 f0       	brlt	.+16     	; 0xa2f6 <dds_update+0x42>
    a2e6:	20 93 0c 20 	sts	0x200C, r18	; 0x80200c <dds1_freq_mHz>
    a2ea:	30 93 0d 20 	sts	0x200D, r19	; 0x80200d <dds1_freq_mHz+0x1>
    a2ee:	40 93 0e 20 	sts	0x200E, r20	; 0x80200e <dds1_freq_mHz+0x2>
    a2f2:	50 93 0f 20 	sts	0x200F, r21	; 0x80200f <dds1_freq_mHz+0x3>
    a2f6:	11 23       	and	r17, r17
    a2f8:	c4 f0       	brlt	.+48     	; 0xa32a <dds_update+0x76>
    a2fa:	10 92 f9 24 	sts	0x24F9, r1	; 0x8024f9 <dds0_reg>
    a2fe:	10 92 fa 24 	sts	0x24FA, r1	; 0x8024fa <dds0_reg+0x1>
    a302:	10 92 fb 24 	sts	0x24FB, r1	; 0x8024fb <dds0_reg+0x2>
    a306:	10 92 fc 24 	sts	0x24FC, r1	; 0x8024fc <dds0_reg+0x3>
    a30a:	a8 01       	movw	r20, r16
    a30c:	97 01       	movw	r18, r14
    a30e:	60 e6       	ldi	r22, 0x60	; 96
    a310:	7b e0       	ldi	r23, 0x0B	; 11
    a312:	86 eb       	ldi	r24, 0xB6	; 182
    a314:	90 e0       	ldi	r25, 0x00	; 0
    a316:	0e 94 ae 62 	call	0xc55c	; 0xc55c <__mulsi3>
    a31a:	60 93 08 20 	sts	0x2008, r22	; 0x802008 <dds1_reg>
    a31e:	70 93 09 20 	sts	0x2009, r23	; 0x802009 <dds1_reg+0x1>
    a322:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <dds1_reg+0x2>
    a326:	90 93 0b 20 	sts	0x200B, r25	; 0x80200b <dds1_reg+0x3>
    a32a:	ef bf       	out	0x3f, r30	; 63
    a32c:	0e 94 0a 1a 	call	0x3414	; 0x3414 <rtc_get_time>
    a330:	ae da       	rcall	.-2724   	; 0x988e <task_dac>
    a332:	0f 90       	pop	r0
    a334:	df 91       	pop	r29
    a336:	cf 91       	pop	r28
    a338:	1f 91       	pop	r17
    a33a:	0f 91       	pop	r16
    a33c:	ff 90       	pop	r15
    a33e:	ef 90       	pop	r14
    a340:	08 95       	ret

0000a342 <printStatusLines_enable>:
    a342:	cf 93       	push	r28
    a344:	df 93       	push	r29
    a346:	1f 92       	push	r1
    a348:	cd b7       	in	r28, 0x3d	; 61
    a34a:	de b7       	in	r29, 0x3e	; 62
    a34c:	9f b7       	in	r25, 0x3f	; 63
    a34e:	99 83       	std	Y+1, r25	; 0x01
    a350:	f8 94       	cli
    a352:	99 81       	ldd	r25, Y+1	; 0x01
    a354:	80 93 54 26 	sts	0x2654, r24	; 0x802654 <g_usb_cdc_printStatusLines>
    a358:	9f bf       	out	0x3f, r25	; 63
    a35a:	0f 90       	pop	r0
    a35c:	df 91       	pop	r29
    a35e:	cf 91       	pop	r28
    a360:	08 95       	ret

0000a362 <usb_callback_suspend_action>:
    a362:	cf 93       	push	r28
    a364:	df 93       	push	r29
    a366:	1f 92       	push	r1
    a368:	cd b7       	in	r28, 0x3d	; 61
    a36a:	de b7       	in	r29, 0x3e	; 62
    a36c:	8f b7       	in	r24, 0x3f	; 63
    a36e:	89 83       	std	Y+1, r24	; 0x01
    a370:	f8 94       	cli
    a372:	89 81       	ldd	r24, Y+1	; 0x01
    a374:	93 e0       	ldi	r25, 0x03	; 3
    a376:	90 93 50 26 	sts	0x2650, r25	; 0x802650 <g_workmode>
    a37a:	8f bf       	out	0x3f, r24	; 63
    a37c:	0f 90       	pop	r0
    a37e:	df 91       	pop	r29
    a380:	cf 91       	pop	r28
    a382:	08 95       	ret

0000a384 <usb_callback_resume_action>:
    a384:	cf 93       	push	r28
    a386:	df 93       	push	r29
    a388:	1f 92       	push	r1
    a38a:	cd b7       	in	r28, 0x3d	; 61
    a38c:	de b7       	in	r29, 0x3e	; 62
    a38e:	8f b7       	in	r24, 0x3f	; 63
    a390:	89 83       	std	Y+1, r24	; 0x01
    a392:	f8 94       	cli
    a394:	89 81       	ldd	r24, Y+1	; 0x01
    a396:	92 e0       	ldi	r25, 0x02	; 2
    a398:	90 93 50 26 	sts	0x2650, r25	; 0x802650 <g_workmode>
    a39c:	8f bf       	out	0x3f, r24	; 63
    a39e:	0f 90       	pop	r0
    a3a0:	df 91       	pop	r29
    a3a2:	cf 91       	pop	r28
    a3a4:	08 95       	ret

0000a3a6 <usb_callback_remotewakeup_enable>:
    a3a6:	08 95       	ret

0000a3a8 <usb_callback_remotewakeup_disable>:
    a3a8:	08 95       	ret

0000a3aa <usb_callback_cdc_enable>:

bool usb_callback_cdc_enable(void)
{
	/* USB CDC feature for serial communication */

	g_usb_cdc_transfers_autorized = true;
    a3aa:	81 e0       	ldi	r24, 0x01	; 1
    a3ac:	80 93 52 26 	sts	0x2652, r24	; 0x802652 <g_usb_cdc_transfers_autorized>
	return true;
}
    a3b0:	08 95       	ret

0000a3b2 <usb_callback_cdc_disable>:
	bool l_adc_enabled = g_adc_enabled;
	cpu_irq_restore(flags);

	if (l_adc_enabled != enable) {
		if (enable) {
			tc_init();
    a3b2:	10 92 52 26 	sts	0x2652, r1	; 0x802652 <g_usb_cdc_transfers_autorized>
    a3b6:	08 95       	ret

0000a3b8 <usb_callback_config>:
    a3b8:	08 95       	ret

0000a3ba <usb_callback_cdc_set_dtr>:
    a3ba:	08 95       	ret

0000a3bc <usb_callback_cdc_set_rts>:
    a3bc:	08 95       	ret

0000a3be <usb_callback_rx_notify>:
    a3be:	81 e0       	ldi	r24, 0x01	; 1
    a3c0:	80 93 53 26 	sts	0x2653, r24	; 0x802653 <g_usb_cdc_rx_received>
    a3c4:	08 95       	ret

0000a3c6 <usb_callback_tx_empty_notify>:
    a3c6:	10 92 51 26 	sts	0x2651, r1	; 0x802651 <g_usb_cdc_access_blocked>
    a3ca:	08 95       	ret

0000a3cc <main>:
    a3cc:	2f 92       	push	r2
    a3ce:	3f 92       	push	r3
    a3d0:	4f 92       	push	r4
    a3d2:	5f 92       	push	r5
    a3d4:	6f 92       	push	r6
    a3d6:	7f 92       	push	r7
    a3d8:	8f 92       	push	r8
    a3da:	9f 92       	push	r9
    a3dc:	af 92       	push	r10
    a3de:	bf 92       	push	r11
    a3e0:	cf 92       	push	r12
    a3e2:	df 92       	push	r13
    a3e4:	ef 92       	push	r14
    a3e6:	ff 92       	push	r15
    a3e8:	0f 93       	push	r16
    a3ea:	1f 93       	push	r17
    a3ec:	cf 93       	push	r28
    a3ee:	df 93       	push	r29
    a3f0:	cd b7       	in	r28, 0x3d	; 61
    a3f2:	de b7       	in	r29, 0x3e	; 62
    a3f4:	c2 55       	subi	r28, 0x52	; 82
    a3f6:	d1 09       	sbc	r29, r1
    a3f8:	cd bf       	out	0x3d, r28	; 61
    a3fa:	de bf       	out	0x3e, r29	; 62
    a3fc:	ed b6       	in	r14, 0x3d	; 61
    a3fe:	fe b6       	in	r15, 0x3e	; 62
    a400:	eb aa       	std	Y+51, r14	; 0x33
    a402:	fc aa       	std	Y+52, r15	; 0x34
    a404:	11 e0       	ldi	r17, 0x01	; 1
    a406:	10 93 50 26 	sts	0x2650, r17	; 0x802650 <g_workmode>
    a40a:	e0 ea       	ldi	r30, 0xA0	; 160
    a40c:	f0 e0       	ldi	r31, 0x00	; 0
    a40e:	87 e0       	ldi	r24, 0x07	; 7
    a410:	82 83       	std	Z+2, r24	; 0x02
    a412:	82 83       	std	Z+2, r24	; 0x02
    a414:	82 81       	ldd	r24, Z+2	; 0x02
    a416:	8f 77       	andi	r24, 0x7F	; 127
    a418:	82 83       	std	Z+2, r24	; 0x02
    a41a:	11 82       	std	Z+1, r1	; 0x01
    a41c:	95 d7       	rcall	.+3882   	; 0xb348 <sysclk_init>
    a41e:	ed ea       	ldi	r30, 0xAD	; 173
    a420:	f7 e2       	ldi	r31, 0x27	; 39
    a422:	10 82       	st	Z, r1
    a424:	11 82       	std	Z+1, r1	; 0x01
    a426:	12 82       	std	Z+2, r1	; 0x02
    a428:	13 82       	std	Z+3, r1	; 0x03
    a42a:	14 82       	std	Z+4, r1	; 0x04
    a42c:	15 83       	std	Z+5, r17	; 0x05
    a42e:	0e 94 20 1a 	call	0x3440	; 0x3440 <rtc_init>
    a432:	8a e8       	ldi	r24, 0x8A	; 138
    a434:	9a e4       	ldi	r25, 0x4A	; 74
    a436:	0e 94 1b 1a 	call	0x3436	; 0x3436 <rtc_set_callback>
    a43a:	62 e0       	ldi	r22, 0x02	; 2
    a43c:	80 e0       	ldi	r24, 0x00	; 0
    a43e:	0e 94 25 5a 	call	0xb44a	; 0xb44a <sysclk_enable_module>
    a442:	e0 e8       	ldi	r30, 0x80	; 128
    a444:	f1 e0       	ldi	r31, 0x01	; 1
    a446:	86 ec       	ldi	r24, 0xC6	; 198
    a448:	80 83       	st	Z, r24
    a44a:	10 86       	std	Z+8, r1	; 0x08
    a44c:	81 83       	std	Z+1, r24	; 0x01
    a44e:	11 86       	std	Z+9, r1	; 0x09
    a450:	82 83       	std	Z+2, r24	; 0x02
    a452:	12 86       	std	Z+10, r1	; 0x0a
    a454:	83 83       	std	Z+3, r24	; 0x03
    a456:	13 86       	std	Z+11, r1	; 0x0b
    a458:	88 ee       	ldi	r24, 0xE8	; 232
    a45a:	84 83       	std	Z+4, r24	; 0x04
    a45c:	14 86       	std	Z+12, r1	; 0x0c
    a45e:	19 db       	rcall	.-2510   	; 0x9a92 <tc_init>
    a460:	80 91 5c 20 	lds	r24, 0x205C	; 0x80205c <g_adc_enabled>
    a464:	81 11       	cpse	r24, r1
    a466:	54 dd       	rcall	.-1368   	; 0x9f10 <adc_init>
    a468:	80 91 56 26 	lds	r24, 0x2656	; 0x802656 <g_dac_enabled>
    a46c:	81 11       	cpse	r24, r1
    a46e:	71 db       	rcall	.-2334   	; 0x9b52 <dac_init>
    a470:	0e 94 71 20 	call	0x40e2	; 0x40e2 <twi_init>
    a474:	0e 94 40 34 	call	0x6880	; 0x6880 <board_init>
    a478:	80 e0       	ldi	r24, 0x00	; 0
    a47a:	0e 94 6d 18 	call	0x30da	; 0x30da <nvm_init>
    a47e:	78 94       	sei
    a480:	4b db       	rcall	.-2410   	; 0x9b18 <tc_start>
    a482:	80 91 56 26 	lds	r24, 0x2656	; 0x802656 <g_dac_enabled>
    a486:	81 11       	cpse	r24, r1
    a488:	2d dc       	rcall	.-1958   	; 0x9ce4 <dac_start>
    a48a:	80 91 5c 20 	lds	r24, 0x205C	; 0x80205c <g_adc_enabled>
    a48e:	88 23       	and	r24, r24
    a490:	41 f0       	breq	.+16     	; 0xa4a2 <main+0xd6>
    a492:	80 e0       	ldi	r24, 0x00	; 0
    a494:	92 e0       	ldi	r25, 0x02	; 2
    a496:	0e 94 a1 34 	call	0x6942	; 0x6942 <adc_enable>
    a49a:	80 e4       	ldi	r24, 0x40	; 64
    a49c:	92 e0       	ldi	r25, 0x02	; 2
    a49e:	0e 94 a1 34 	call	0x6942	; 0x6942 <adc_enable>
    a4a2:	0e 94 75 62 	call	0xc4ea	; 0xc4ea <stdio_usb_init>
    a4a6:	80 91 55 26 	lds	r24, 0x2655	; 0x802655 <g_usb_cdc_stdout_enabled>
    a4aa:	81 11       	cpse	r24, r1
    a4ac:	0e 94 71 62 	call	0xc4e2	; 0xc4e2 <stdio_usb_enable>
    a4b0:	61 ea       	ldi	r22, 0xA1	; 161
    a4b2:	75 e2       	ldi	r23, 0x25	; 37
    a4b4:	86 e2       	ldi	r24, 0x26	; 38
    a4b6:	90 e0       	ldi	r25, 0x00	; 0
    a4b8:	22 d8       	rcall	.-4028   	; 0x94fe <__portable_avr_delay_cycles>
    a4ba:	8d e8       	ldi	r24, 0x8D	; 141
    a4bc:	90 e3       	ldi	r25, 0x30	; 48
    a4be:	9f 93       	push	r25
    a4c0:	8f 93       	push	r24
    a4c2:	1f 92       	push	r1
    a4c4:	80 e4       	ldi	r24, 0x40	; 64
    a4c6:	8f 93       	push	r24
    a4c8:	8b e2       	ldi	r24, 0x2B	; 43
    a4ca:	95 e2       	ldi	r25, 0x25	; 37
    a4cc:	9f 93       	push	r25
    a4ce:	8f 93       	push	r24
    a4d0:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
    a4d4:	81 34       	cpi	r24, 0x41	; 65
    a4d6:	91 05       	cpc	r25, r1
    a4d8:	10 f0       	brcs	.+4      	; 0xa4de <main+0x112>
    a4da:	80 e4       	ldi	r24, 0x40	; 64
    a4dc:	90 e0       	ldi	r25, 0x00	; 0
    a4de:	40 e0       	ldi	r20, 0x00	; 0
    a4e0:	68 2f       	mov	r22, r24
    a4e2:	8b e2       	ldi	r24, 0x2B	; 43
    a4e4:	95 e2       	ldi	r25, 0x25	; 37
    a4e6:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    a4ea:	1f 92       	push	r1
    a4ec:	8c e0       	ldi	r24, 0x0C	; 12
    a4ee:	8f 93       	push	r24
    a4f0:	87 e6       	ldi	r24, 0x67	; 103
    a4f2:	90 e3       	ldi	r25, 0x30	; 48
    a4f4:	9f 93       	push	r25
    a4f6:	8f 93       	push	r24
    a4f8:	1f 92       	push	r1
    a4fa:	80 e4       	ldi	r24, 0x40	; 64
    a4fc:	8f 93       	push	r24
    a4fe:	8b e2       	ldi	r24, 0x2B	; 43
    a500:	95 e2       	ldi	r25, 0x25	; 37
    a502:	9f 93       	push	r25
    a504:	8f 93       	push	r24
    a506:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
    a50a:	81 34       	cpi	r24, 0x41	; 65
    a50c:	91 05       	cpc	r25, r1
    a50e:	10 f0       	brcs	.+4      	; 0xa514 <main+0x148>
    a510:	80 e4       	ldi	r24, 0x40	; 64
    a512:	90 e0       	ldi	r25, 0x00	; 0
    a514:	40 e0       	ldi	r20, 0x00	; 0
    a516:	68 2f       	mov	r22, r24
    a518:	8b e2       	ldi	r24, 0x2B	; 43
    a51a:	95 e2       	ldi	r25, 0x25	; 37
    a51c:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    a520:	85 e4       	ldi	r24, 0x45	; 69
    a522:	90 e3       	ldi	r25, 0x30	; 48
    a524:	9f 93       	push	r25
    a526:	8f 93       	push	r24
    a528:	1f 92       	push	r1
    a52a:	80 e4       	ldi	r24, 0x40	; 64
    a52c:	8f 93       	push	r24
    a52e:	8b e2       	ldi	r24, 0x2B	; 43
    a530:	95 e2       	ldi	r25, 0x25	; 37
    a532:	9f 93       	push	r25
    a534:	8f 93       	push	r24
    a536:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
    a53a:	81 34       	cpi	r24, 0x41	; 65
    a53c:	91 05       	cpc	r25, r1
    a53e:	10 f0       	brcs	.+4      	; 0xa544 <main+0x178>
    a540:	80 e4       	ldi	r24, 0x40	; 64
    a542:	90 e0       	ldi	r25, 0x00	; 0
    a544:	40 e0       	ldi	r20, 0x00	; 0
    a546:	68 2f       	mov	r22, r24
    a548:	8b e2       	ldi	r24, 0x2B	; 43
    a54a:	95 e2       	ldi	r25, 0x25	; 37
    a54c:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    a550:	81 e2       	ldi	r24, 0x21	; 33
    a552:	90 e3       	ldi	r25, 0x30	; 48
    a554:	9f 93       	push	r25
    a556:	8f 93       	push	r24
    a558:	1f 92       	push	r1
    a55a:	80 e4       	ldi	r24, 0x40	; 64
    a55c:	8f 93       	push	r24
    a55e:	8b e2       	ldi	r24, 0x2B	; 43
    a560:	95 e2       	ldi	r25, 0x25	; 37
    a562:	9f 93       	push	r25
    a564:	8f 93       	push	r24
    a566:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
    a56a:	81 34       	cpi	r24, 0x41	; 65
    a56c:	91 05       	cpc	r25, r1
    a56e:	10 f0       	brcs	.+4      	; 0xa574 <main+0x1a8>
    a570:	80 e4       	ldi	r24, 0x40	; 64
    a572:	90 e0       	ldi	r25, 0x00	; 0
    a574:	40 e0       	ldi	r20, 0x00	; 0
    a576:	68 2f       	mov	r22, r24
    a578:	8b e2       	ldi	r24, 0x2B	; 43
    a57a:	95 e2       	ldi	r25, 0x25	; 37
    a57c:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    a580:	0e 94 7b 20 	call	0x40f6	; 0x40f6 <twi_start>
    a584:	0e 94 04 1b 	call	0x3608	; 0x3608 <printHelp>
    a588:	82 e0       	ldi	r24, 0x02	; 2
    a58a:	0e 94 16 20 	call	0x402c	; 0x402c <twi2_set_leds>
    a58e:	8f b7       	in	r24, 0x3f	; 63
    a590:	88 87       	std	Y+8, r24	; 0x08
    a592:	f8 94       	cli
    a594:	88 85       	ldd	r24, Y+8	; 0x08
    a596:	92 e0       	ldi	r25, 0x02	; 2
    a598:	90 93 50 26 	sts	0x2650, r25	; 0x802650 <g_workmode>
    a59c:	8f bf       	out	0x3f, r24	; 63
    a59e:	0d b7       	in	r16, 0x3d	; 61
    a5a0:	1e b7       	in	r17, 0x3e	; 62
    a5a2:	06 5e       	subi	r16, 0xE6	; 230
    a5a4:	1f 4f       	sbci	r17, 0xFF	; 255
    a5a6:	0d bf       	out	0x3d, r16	; 61
    a5a8:	1e bf       	out	0x3e, r17	; 62
    a5aa:	0f 2e       	mov	r0, r31
    a5ac:	fb e2       	ldi	r31, 0x2B	; 43
    a5ae:	2f 2e       	mov	r2, r31
    a5b0:	f5 e2       	ldi	r31, 0x25	; 37
    a5b2:	3f 2e       	mov	r3, r31
    a5b4:	f0 2d       	mov	r31, r0
    a5b6:	8f b7       	in	r24, 0x3f	; 63
    a5b8:	8e 83       	std	Y+6, r24	; 0x06
    a5ba:	f8 94       	cli
    a5bc:	9e 81       	ldd	r25, Y+6	; 0x06
    a5be:	80 91 50 26 	lds	r24, 0x2650	; 0x802650 <g_workmode>
    a5c2:	9f bf       	out	0x3f, r25	; 63
    a5c4:	82 30       	cpi	r24, 0x02	; 2
    a5c6:	09 f0       	breq	.+2      	; 0xa5ca <main+0x1fe>
    a5c8:	51 c6       	rjmp	.+3234   	; 0xb26c <main+0xea0>
    a5ca:	0e 94 0a 1a 	call	0x3414	; 0x3414 <rtc_get_time>
    a5ce:	2b 01       	movw	r4, r22
    a5d0:	3c 01       	movw	r6, r24
    a5d2:	5d d9       	rcall	.-3398   	; 0x988e <task_dac>
    a5d4:	80 91 a1 24 	lds	r24, 0x24A1	; 0x8024a1 <adc_last.7643>
    a5d8:	90 91 a2 24 	lds	r25, 0x24A2	; 0x8024a2 <adc_last.7643+0x1>
    a5dc:	a0 91 a3 24 	lds	r26, 0x24A3	; 0x8024a3 <adc_last.7643+0x2>
    a5e0:	b0 91 a4 24 	lds	r27, 0x24A4	; 0x8024a4 <adc_last.7643+0x3>
    a5e4:	b3 01       	movw	r22, r6
    a5e6:	a2 01       	movw	r20, r4
    a5e8:	48 1b       	sub	r20, r24
    a5ea:	59 0b       	sbc	r21, r25
    a5ec:	6a 0b       	sbc	r22, r26
    a5ee:	7b 0b       	sbc	r23, r27
    a5f0:	41 15       	cp	r20, r1
    a5f2:	52 40       	sbci	r21, 0x02	; 2
    a5f4:	61 05       	cpc	r22, r1
    a5f6:	71 05       	cpc	r23, r1
    a5f8:	30 f4       	brcc	.+12     	; 0xa606 <main+0x23a>
    a5fa:	48 16       	cp	r4, r24
    a5fc:	59 06       	cpc	r5, r25
    a5fe:	6a 06       	cpc	r6, r26
    a600:	7b 06       	cpc	r7, r27
    a602:	08 f0       	brcs	.+2      	; 0xa606 <main+0x23a>
    a604:	10 c1       	rjmp	.+544    	; 0xa826 <main+0x45a>
    a606:	40 92 a1 24 	sts	0x24A1, r4	; 0x8024a1 <adc_last.7643>
    a60a:	50 92 a2 24 	sts	0x24A2, r5	; 0x8024a2 <adc_last.7643+0x1>
    a60e:	60 92 a3 24 	sts	0x24A3, r6	; 0x8024a3 <adc_last.7643+0x2>
    a612:	70 92 a4 24 	sts	0x24A4, r7	; 0x8024a4 <adc_last.7643+0x3>
    a616:	8f b7       	in	r24, 0x3f	; 63
    a618:	8a 83       	std	Y+2, r24	; 0x02
    a61a:	f8 94       	cli
    a61c:	6a 81       	ldd	r22, Y+2	; 0x02
    a61e:	20 91 bb 25 	lds	r18, 0x25BB	; 0x8025bb <g_adc_vctcxo_cur>
    a622:	30 91 bc 25 	lds	r19, 0x25BC	; 0x8025bc <g_adc_vctcxo_cur+0x1>
    a626:	40 91 bd 25 	lds	r20, 0x25BD	; 0x8025bd <g_adc_vctcxo_cur+0x2>
    a62a:	50 91 be 25 	lds	r21, 0x25BE	; 0x8025be <g_adc_vctcxo_cur+0x3>
    a62e:	e0 90 b1 25 	lds	r14, 0x25B1	; 0x8025b1 <g_adc_5v0_cur>
    a632:	f0 90 b2 25 	lds	r15, 0x25B2	; 0x8025b2 <g_adc_5v0_cur+0x1>
    a636:	00 91 b3 25 	lds	r16, 0x25B3	; 0x8025b3 <g_adc_5v0_cur+0x2>
    a63a:	10 91 b4 25 	lds	r17, 0x25B4	; 0x8025b4 <g_adc_5v0_cur+0x3>
    a63e:	e9 86       	std	Y+9, r14	; 0x09
    a640:	fa 86       	std	Y+10, r15	; 0x0a
    a642:	0b 87       	std	Y+11, r16	; 0x0b
    a644:	1c 87       	std	Y+12, r17	; 0x0c
    a646:	80 90 a7 25 	lds	r8, 0x25A7	; 0x8025a7 <g_adc_vbat_cur>
    a64a:	90 90 a8 25 	lds	r9, 0x25A8	; 0x8025a8 <g_adc_vbat_cur+0x1>
    a64e:	a0 90 a9 25 	lds	r10, 0x25A9	; 0x8025a9 <g_adc_vbat_cur+0x2>
    a652:	b0 90 aa 25 	lds	r11, 0x25AA	; 0x8025aa <g_adc_vbat_cur+0x3>
    a656:	c0 90 9d 25 	lds	r12, 0x259D	; 0x80259d <g_adc_io_adc4_cur>
    a65a:	d0 90 9e 25 	lds	r13, 0x259E	; 0x80259e <g_adc_io_adc4_cur+0x1>
    a65e:	e0 90 9f 25 	lds	r14, 0x259F	; 0x80259f <g_adc_io_adc4_cur+0x2>
    a662:	f0 90 a0 25 	lds	r15, 0x25A0	; 0x8025a0 <g_adc_io_adc4_cur+0x3>
    a666:	80 91 93 25 	lds	r24, 0x2593	; 0x802593 <g_adc_io_adc5_cur>
    a66a:	90 91 94 25 	lds	r25, 0x2594	; 0x802594 <g_adc_io_adc5_cur+0x1>
    a66e:	a0 91 95 25 	lds	r26, 0x2595	; 0x802595 <g_adc_io_adc5_cur+0x2>
    a672:	b0 91 96 25 	lds	r27, 0x2596	; 0x802596 <g_adc_io_adc5_cur+0x3>
    a676:	8d 87       	std	Y+13, r24	; 0x0d
    a678:	9e 87       	std	Y+14, r25	; 0x0e
    a67a:	af 87       	std	Y+15, r26	; 0x0f
    a67c:	b8 8b       	std	Y+16, r27	; 0x10
    a67e:	80 91 89 25 	lds	r24, 0x2589	; 0x802589 <g_adc_silence_cur>
    a682:	90 91 8a 25 	lds	r25, 0x258A	; 0x80258a <g_adc_silence_cur+0x1>
    a686:	a0 91 8b 25 	lds	r26, 0x258B	; 0x80258b <g_adc_silence_cur+0x2>
    a68a:	b0 91 8c 25 	lds	r27, 0x258C	; 0x80258c <g_adc_silence_cur+0x3>
    a68e:	89 8b       	std	Y+17, r24	; 0x11
    a690:	9a 8b       	std	Y+18, r25	; 0x12
    a692:	ab 8b       	std	Y+19, r26	; 0x13
    a694:	bc 8b       	std	Y+20, r27	; 0x14
    a696:	80 91 7f 25 	lds	r24, 0x257F	; 0x80257f <g_adc_temp_cur>
    a69a:	90 91 80 25 	lds	r25, 0x2580	; 0x802580 <g_adc_temp_cur+0x1>
    a69e:	a0 91 81 25 	lds	r26, 0x2581	; 0x802581 <g_adc_temp_cur+0x2>
    a6a2:	b0 91 82 25 	lds	r27, 0x2582	; 0x802582 <g_adc_temp_cur+0x3>
    a6a6:	8d 8b       	std	Y+21, r24	; 0x15
    a6a8:	9e 8b       	std	Y+22, r25	; 0x16
    a6aa:	af 8b       	std	Y+23, r26	; 0x17
    a6ac:	b8 8f       	std	Y+24, r27	; 0x18
    a6ae:	6f bf       	out	0x3f, r22	; 63
    a6b0:	8f b7       	in	r24, 0x3f	; 63
    a6b2:	89 83       	std	Y+1, r24	; 0x01
    a6b4:	f8 94       	cli
    a6b6:	19 81       	ldd	r17, Y+1	; 0x01
    a6b8:	a8 eb       	ldi	r26, 0xB8	; 184
    a6ba:	bb e0       	ldi	r27, 0x0B	; 11
    a6bc:	0e 94 45 63 	call	0xc68a	; 0xc68a <__muluhisi3>
    a6c0:	05 2e       	mov	r0, r21
    a6c2:	54 e1       	ldi	r21, 0x14	; 20
    a6c4:	96 95       	lsr	r25
    a6c6:	87 95       	ror	r24
    a6c8:	77 95       	ror	r23
    a6ca:	67 95       	ror	r22
    a6cc:	5a 95       	dec	r21
    a6ce:	d1 f7       	brne	.-12     	; 0xa6c4 <main+0x2f8>
    a6d0:	50 2d       	mov	r21, r0
    a6d2:	0e 94 b8 65 	call	0xcb70	; 0xcb70 <__floatunsisf>
    a6d6:	20 e0       	ldi	r18, 0x00	; 0
    a6d8:	30 e0       	ldi	r19, 0x00	; 0
    a6da:	4c e3       	ldi	r20, 0x3C	; 60
    a6dc:	52 e4       	ldi	r21, 0x42	; 66
    a6de:	0e 94 b3 64 	call	0xc966	; 0xc966 <__subsf3>
    a6e2:	0e 94 87 65 	call	0xcb0e	; 0xcb0e <__fixsfsi>
    a6e6:	60 93 77 25 	sts	0x2577, r22	; 0x802577 <g_adc_vctcxo_volt_1000>
    a6ea:	70 93 78 25 	sts	0x2578, r23	; 0x802578 <g_adc_vctcxo_volt_1000+0x1>
    a6ee:	a8 eb       	ldi	r26, 0xB8	; 184
    a6f0:	bb e0       	ldi	r27, 0x0B	; 11
    a6f2:	29 85       	ldd	r18, Y+9	; 0x09
    a6f4:	3a 85       	ldd	r19, Y+10	; 0x0a
    a6f6:	4b 85       	ldd	r20, Y+11	; 0x0b
    a6f8:	5c 85       	ldd	r21, Y+12	; 0x0c
    a6fa:	0e 94 45 63 	call	0xc68a	; 0xc68a <__muluhisi3>
    a6fe:	0e 94 b8 65 	call	0xcb70	; 0xcb70 <__floatunsisf>
    a702:	29 ed       	ldi	r18, 0xD9	; 217
    a704:	38 ed       	ldi	r19, 0xD8	; 216
    a706:	4a e1       	ldi	r20, 0x1A	; 26
    a708:	50 e4       	ldi	r21, 0x40	; 64
    a70a:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    a70e:	20 e0       	ldi	r18, 0x00	; 0
    a710:	30 e0       	ldi	r19, 0x00	; 0
    a712:	40 e8       	ldi	r20, 0x80	; 128
    a714:	55 e3       	ldi	r21, 0x35	; 53
    a716:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    a71a:	0e 94 87 65 	call	0xcb0e	; 0xcb0e <__fixsfsi>
    a71e:	60 93 75 25 	sts	0x2575, r22	; 0x802575 <g_adc_5v0_volt_1000>
    a722:	70 93 76 25 	sts	0x2576, r23	; 0x802576 <g_adc_5v0_volt_1000+0x1>
    a726:	a8 eb       	ldi	r26, 0xB8	; 184
    a728:	bb e0       	ldi	r27, 0x0B	; 11
    a72a:	a5 01       	movw	r20, r10
    a72c:	94 01       	movw	r18, r8
    a72e:	0e 94 45 63 	call	0xc68a	; 0xc68a <__muluhisi3>
    a732:	0e 94 b8 65 	call	0xcb70	; 0xcb70 <__floatunsisf>
    a736:	23 ee       	ldi	r18, 0xE3	; 227
    a738:	35 e4       	ldi	r19, 0x45	; 69
    a73a:	4b e1       	ldi	r20, 0x1B	; 27
    a73c:	50 e4       	ldi	r21, 0x40	; 64
    a73e:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    a742:	20 e0       	ldi	r18, 0x00	; 0
    a744:	30 e0       	ldi	r19, 0x00	; 0
    a746:	40 e8       	ldi	r20, 0x80	; 128
    a748:	55 e3       	ldi	r21, 0x35	; 53
    a74a:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    a74e:	0e 94 87 65 	call	0xcb0e	; 0xcb0e <__fixsfsi>
    a752:	60 93 73 25 	sts	0x2573, r22	; 0x802573 <g_adc_vbat_volt_1000>
    a756:	70 93 74 25 	sts	0x2574, r23	; 0x802574 <g_adc_vbat_volt_1000+0x1>
    a75a:	a8 eb       	ldi	r26, 0xB8	; 184
    a75c:	bb e0       	ldi	r27, 0x0B	; 11
    a75e:	a7 01       	movw	r20, r14
    a760:	96 01       	movw	r18, r12
    a762:	0e 94 45 63 	call	0xc68a	; 0xc68a <__muluhisi3>
    a766:	dc 01       	movw	r26, r24
    a768:	cb 01       	movw	r24, r22
    a76a:	07 2e       	mov	r0, r23
    a76c:	74 e1       	ldi	r23, 0x14	; 20
    a76e:	b6 95       	lsr	r27
    a770:	a7 95       	ror	r26
    a772:	97 95       	ror	r25
    a774:	87 95       	ror	r24
    a776:	7a 95       	dec	r23
    a778:	d1 f7       	brne	.-12     	; 0xa76e <main+0x3a2>
    a77a:	70 2d       	mov	r23, r0
    a77c:	80 93 71 25 	sts	0x2571, r24	; 0x802571 <g_adc_io_adc4_volt_1000>
    a780:	90 93 72 25 	sts	0x2572, r25	; 0x802572 <g_adc_io_adc4_volt_1000+0x1>
    a784:	a8 eb       	ldi	r26, 0xB8	; 184
    a786:	bb e0       	ldi	r27, 0x0B	; 11
    a788:	2d 85       	ldd	r18, Y+13	; 0x0d
    a78a:	3e 85       	ldd	r19, Y+14	; 0x0e
    a78c:	4f 85       	ldd	r20, Y+15	; 0x0f
    a78e:	58 89       	ldd	r21, Y+16	; 0x10
    a790:	0e 94 45 63 	call	0xc68a	; 0xc68a <__muluhisi3>
    a794:	dc 01       	movw	r26, r24
    a796:	cb 01       	movw	r24, r22
    a798:	07 2e       	mov	r0, r23
    a79a:	74 e1       	ldi	r23, 0x14	; 20
    a79c:	b6 95       	lsr	r27
    a79e:	a7 95       	ror	r26
    a7a0:	97 95       	ror	r25
    a7a2:	87 95       	ror	r24
    a7a4:	7a 95       	dec	r23
    a7a6:	d1 f7       	brne	.-12     	; 0xa79c <main+0x3d0>
    a7a8:	70 2d       	mov	r23, r0
    a7aa:	80 93 6f 25 	sts	0x256F, r24	; 0x80256f <g_adc_io_adc5_volt_1000>
    a7ae:	90 93 70 25 	sts	0x2570, r25	; 0x802570 <g_adc_io_adc5_volt_1000+0x1>
    a7b2:	a8 eb       	ldi	r26, 0xB8	; 184
    a7b4:	bb e0       	ldi	r27, 0x0B	; 11
    a7b6:	29 89       	ldd	r18, Y+17	; 0x11
    a7b8:	3a 89       	ldd	r19, Y+18	; 0x12
    a7ba:	4b 89       	ldd	r20, Y+19	; 0x13
    a7bc:	5c 89       	ldd	r21, Y+20	; 0x14
    a7be:	0e 94 45 63 	call	0xc68a	; 0xc68a <__muluhisi3>
    a7c2:	dc 01       	movw	r26, r24
    a7c4:	cb 01       	movw	r24, r22
    a7c6:	07 2e       	mov	r0, r23
    a7c8:	74 e1       	ldi	r23, 0x14	; 20
    a7ca:	b6 95       	lsr	r27
    a7cc:	a7 95       	ror	r26
    a7ce:	97 95       	ror	r25
    a7d0:	87 95       	ror	r24
    a7d2:	7a 95       	dec	r23
    a7d4:	d1 f7       	brne	.-12     	; 0xa7ca <main+0x3fe>
    a7d6:	70 2d       	mov	r23, r0
    a7d8:	80 93 6d 25 	sts	0x256D, r24	; 0x80256d <g_adc_silence_volt_1000>
    a7dc:	90 93 6e 25 	sts	0x256E, r25	; 0x80256e <g_adc_silence_volt_1000+0x1>
    a7e0:	a4 e6       	ldi	r26, 0x64	; 100
    a7e2:	b0 e0       	ldi	r27, 0x00	; 0
    a7e4:	2d 89       	ldd	r18, Y+21	; 0x15
    a7e6:	3e 89       	ldd	r19, Y+22	; 0x16
    a7e8:	4f 89       	ldd	r20, Y+23	; 0x17
    a7ea:	58 8d       	ldd	r21, Y+24	; 0x18
    a7ec:	0e 94 45 63 	call	0xc68a	; 0xc68a <__muluhisi3>
    a7f0:	0e 94 b8 65 	call	0xcb70	; 0xcb70 <__floatunsisf>
    a7f4:	2d ec       	ldi	r18, 0xCD	; 205
    a7f6:	3c e4       	ldi	r19, 0x4C	; 76
    a7f8:	4d e1       	ldi	r20, 0x1D	; 29
    a7fa:	54 e4       	ldi	r21, 0x44	; 68
    a7fc:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    a800:	20 e0       	ldi	r18, 0x00	; 0
    a802:	30 e0       	ldi	r19, 0x00	; 0
    a804:	40 e8       	ldi	r20, 0x80	; 128
    a806:	55 e3       	ldi	r21, 0x35	; 53
    a808:	0e 94 a7 66 	call	0xcd4e	; 0xcd4e <__mulsf3>
    a80c:	20 e0       	ldi	r18, 0x00	; 0
    a80e:	36 e6       	ldi	r19, 0x66	; 102
    a810:	45 ed       	ldi	r20, 0xD5	; 213
    a812:	56 e4       	ldi	r21, 0x46	; 70
    a814:	0e 94 b3 64 	call	0xc966	; 0xc966 <__subsf3>
    a818:	0e 94 87 65 	call	0xcb0e	; 0xcb0e <__fixsfsi>
    a81c:	60 93 6b 25 	sts	0x256B, r22	; 0x80256b <g_adc_temp_deg_100>
    a820:	70 93 6c 25 	sts	0x256C, r23	; 0x80256c <g_adc_temp_deg_100+0x1>
    a824:	1f bf       	out	0x3f, r17	; 63
    a826:	c3 01       	movw	r24, r6
    a828:	b2 01       	movw	r22, r4
    a82a:	0e 94 9f 27 	call	0x4f3e	; 0x4f3e <task_twi1_onboard>
    a82e:	c3 01       	movw	r24, r6
    a830:	b2 01       	movw	r22, r4
    a832:	0e 94 ef 2c 	call	0x59de	; 0x59de <task_twi2_lcd>
    a836:	80 91 52 26 	lds	r24, 0x2652	; 0x802652 <g_usb_cdc_transfers_autorized>
    a83a:	88 23       	and	r24, r24
    a83c:	09 f4       	brne	.+2      	; 0xa840 <main+0x474>
    a83e:	16 c5       	rjmp	.+2604   	; 0xb26c <main+0xea0>
    a840:	8f b7       	in	r24, 0x3f	; 63
    a842:	8d 83       	std	Y+5, r24	; 0x05
    a844:	f8 94       	cli
    a846:	9d 81       	ldd	r25, Y+5	; 0x05
    a848:	80 91 53 26 	lds	r24, 0x2653	; 0x802653 <g_usb_cdc_rx_received>
    a84c:	b0 90 54 26 	lds	r11, 0x2654	; 0x802654 <g_usb_cdc_printStatusLines>
    a850:	9f bf       	out	0x3f, r25	; 63
    a852:	88 23       	and	r24, r24
    a854:	71 f1       	breq	.+92     	; 0xa8b2 <main+0x4e6>
    a856:	0e 94 34 5c 	call	0xb868	; 0xb868 <udi_cdc_get_nb_received_data>
    a85a:	8c 01       	movw	r16, r24
    a85c:	00 97       	sbiw	r24, 0x00	; 0
    a85e:	11 f1       	breq	.+68     	; 0xa8a4 <main+0x4d8>
    a860:	cd b6       	in	r12, 0x3d	; 61
    a862:	de b6       	in	r13, 0x3e	; 62
    a864:	ad b7       	in	r26, 0x3d	; 61
    a866:	be b7       	in	r27, 0x3e	; 62
    a868:	a8 1b       	sub	r26, r24
    a86a:	b9 0b       	sbc	r27, r25
    a86c:	ad bf       	out	0x3d, r26	; 61
    a86e:	be bf       	out	0x3e, r27	; 62
    a870:	ed b7       	in	r30, 0x3d	; 61
    a872:	fe b7       	in	r31, 0x3e	; 62
    a874:	31 96       	adiw	r30, 0x01	; 1
    a876:	7f 01       	movw	r14, r30
    a878:	61 e0       	ldi	r22, 0x01	; 1
    a87a:	80 eb       	ldi	r24, 0xB0	; 176
    a87c:	0e 94 51 20 	call	0x40a2	; 0x40a2 <twi2_set_beep>
    a880:	b8 01       	movw	r22, r16
    a882:	c7 01       	movw	r24, r14
    a884:	0e 94 49 5d 	call	0xba92	; 0xba92 <udi_cdc_read_no_polling>
    a888:	b1 10       	cpse	r11, r1
    a88a:	05 c0       	rjmp	.+10     	; 0xa896 <main+0x4ca>
    a88c:	41 e0       	ldi	r20, 0x01	; 1
    a88e:	60 2f       	mov	r22, r16
    a890:	c7 01       	movw	r24, r14
    a892:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    a896:	b8 01       	movw	r22, r16
    a898:	c7 01       	movw	r24, r14
    a89a:	0e 94 ec 1b 	call	0x37d8	; 0x37d8 <interpreter_doProcess>
    a89e:	e4 d7       	rcall	.+4040   	; 0xb868 <udi_cdc_get_nb_received_data>
    a8a0:	cd be       	out	0x3d, r12	; 61
    a8a2:	de be       	out	0x3e, r13	; 62
    a8a4:	8f b7       	in	r24, 0x3f	; 63
    a8a6:	8c 83       	std	Y+4, r24	; 0x04
    a8a8:	f8 94       	cli
    a8aa:	8c 81       	ldd	r24, Y+4	; 0x04
    a8ac:	10 92 53 26 	sts	0x2653, r1	; 0x802653 <g_usb_cdc_rx_received>
    a8b0:	8f bf       	out	0x3f, r24	; 63
    a8b2:	80 91 54 26 	lds	r24, 0x2654	; 0x802654 <g_usb_cdc_printStatusLines>
    a8b6:	88 23       	and	r24, r24
    a8b8:	09 f4       	brne	.+2      	; 0xa8bc <main+0x4f0>
    a8ba:	d8 c4       	rjmp	.+2480   	; 0xb26c <main+0xea0>
    a8bc:	80 91 9d 24 	lds	r24, 0x249D	; 0x80249d <usb_last.7689>
    a8c0:	90 91 9e 24 	lds	r25, 0x249E	; 0x80249e <usb_last.7689+0x1>
    a8c4:	a0 91 9f 24 	lds	r26, 0x249F	; 0x80249f <usb_last.7689+0x2>
    a8c8:	b0 91 a0 24 	lds	r27, 0x24A0	; 0x8024a0 <usb_last.7689+0x3>
    a8cc:	b3 01       	movw	r22, r6
    a8ce:	a2 01       	movw	r20, r4
    a8d0:	48 1b       	sub	r20, r24
    a8d2:	59 0b       	sbc	r21, r25
    a8d4:	6a 0b       	sbc	r22, r26
    a8d6:	7b 0b       	sbc	r23, r27
    a8d8:	41 15       	cp	r20, r1
    a8da:	52 40       	sbci	r21, 0x02	; 2
    a8dc:	61 05       	cpc	r22, r1
    a8de:	71 05       	cpc	r23, r1
    a8e0:	30 f4       	brcc	.+12     	; 0xa8ee <main+0x522>
    a8e2:	48 16       	cp	r4, r24
    a8e4:	59 06       	cpc	r5, r25
    a8e6:	6a 06       	cpc	r6, r26
    a8e8:	7b 06       	cpc	r7, r27
    a8ea:	08 f0       	brcs	.+2      	; 0xa8ee <main+0x522>
    a8ec:	bf c4       	rjmp	.+2430   	; 0xb26c <main+0xea0>
    a8ee:	8f b7       	in	r24, 0x3f	; 63
    a8f0:	8b 83       	std	Y+3, r24	; 0x03
    a8f2:	f8 94       	cli
    a8f4:	6b 81       	ldd	r22, Y+3	; 0x03
    a8f6:	e0 90 77 25 	lds	r14, 0x2577	; 0x802577 <g_adc_vctcxo_volt_1000>
    a8fa:	62 96       	adiw	r28, 0x12	; 18
    a8fc:	ef ae       	std	Y+63, r14	; 0x3f
    a8fe:	62 97       	sbiw	r28, 0x12	; 18
    a900:	f0 90 78 25 	lds	r15, 0x2578	; 0x802578 <g_adc_vctcxo_volt_1000+0x1>
    a904:	63 96       	adiw	r28, 0x13	; 19
    a906:	ff ae       	std	Y+63, r15	; 0x3f
    a908:	63 97       	sbiw	r28, 0x13	; 19
    a90a:	20 91 75 25 	lds	r18, 0x2575	; 0x802575 <g_adc_5v0_volt_1000>
    a90e:	30 91 76 25 	lds	r19, 0x2576	; 0x802576 <g_adc_5v0_volt_1000+0x1>
    a912:	40 91 73 25 	lds	r20, 0x2573	; 0x802573 <g_adc_vbat_volt_1000>
    a916:	50 91 74 25 	lds	r21, 0x2574	; 0x802574 <g_adc_vbat_volt_1000+0x1>
    a91a:	00 91 71 25 	lds	r16, 0x2571	; 0x802571 <g_adc_io_adc4_volt_1000>
    a91e:	0d ab       	std	Y+53, r16	; 0x35
    a920:	10 91 72 25 	lds	r17, 0x2572	; 0x802572 <g_adc_io_adc4_volt_1000+0x1>
    a924:	1e ab       	std	Y+54, r17	; 0x36
    a926:	e0 90 6f 25 	lds	r14, 0x256F	; 0x80256f <g_adc_io_adc5_volt_1000>
    a92a:	e9 ae       	std	Y+57, r14	; 0x39
    a92c:	f0 90 70 25 	lds	r15, 0x2570	; 0x802570 <g_adc_io_adc5_volt_1000+0x1>
    a930:	fa ae       	std	Y+58, r15	; 0x3a
    a932:	00 91 6d 25 	lds	r16, 0x256D	; 0x80256d <g_adc_silence_volt_1000>
    a936:	0b af       	std	Y+59, r16	; 0x3b
    a938:	10 91 6e 25 	lds	r17, 0x256E	; 0x80256e <g_adc_silence_volt_1000+0x1>
    a93c:	1c af       	std	Y+60, r17	; 0x3c
    a93e:	00 91 6b 25 	lds	r16, 0x256B	; 0x80256b <g_adc_temp_deg_100>
    a942:	10 91 6c 25 	lds	r17, 0x256C	; 0x80256c <g_adc_temp_deg_100+0x1>
    a946:	c0 90 f1 25 	lds	r12, 0x25F1	; 0x8025f1 <g_twi1_baro_temp_100>
    a94a:	d0 90 f2 25 	lds	r13, 0x25F2	; 0x8025f2 <g_twi1_baro_temp_100+0x1>
    a94e:	e0 90 f3 25 	lds	r14, 0x25F3	; 0x8025f3 <g_twi1_baro_temp_100+0x2>
    a952:	f0 90 f4 25 	lds	r15, 0x25F4	; 0x8025f4 <g_twi1_baro_temp_100+0x3>
    a956:	80 90 ed 25 	lds	r8, 0x25ED	; 0x8025ed <g_twi1_baro_p_100>
    a95a:	90 90 ee 25 	lds	r9, 0x25EE	; 0x8025ee <g_twi1_baro_p_100+0x1>
    a95e:	a0 90 ef 25 	lds	r10, 0x25EF	; 0x8025ef <g_twi1_baro_p_100+0x2>
    a962:	b0 90 f0 25 	lds	r11, 0x25F0	; 0x8025f0 <g_twi1_baro_p_100+0x3>
    a966:	80 91 e5 25 	lds	r24, 0x25E5	; 0x8025e5 <g_twi1_hygro_T_100>
    a96a:	90 91 e6 25 	lds	r25, 0x25E6	; 0x8025e6 <g_twi1_hygro_T_100+0x1>
    a96e:	89 87       	std	Y+9, r24	; 0x09
    a970:	9a 87       	std	Y+10, r25	; 0x0a
    a972:	a0 91 e3 25 	lds	r26, 0x25E3	; 0x8025e3 <g_twi1_hygro_RH_100>
    a976:	b0 91 e4 25 	lds	r27, 0x25E4	; 0x8025e4 <g_twi1_hygro_RH_100+0x1>
    a97a:	af ab       	std	Y+55, r26	; 0x37
    a97c:	b8 af       	std	Y+56, r27	; 0x38
    a97e:	b0 91 42 26 	lds	r27, 0x2642	; 0x802642 <g_twi1_gyro_1_accel_x>
    a982:	bd af       	std	Y+61, r27	; 0x3d
    a984:	e0 91 43 26 	lds	r30, 0x2643	; 0x802643 <g_twi1_gyro_1_accel_x+0x1>
    a988:	ee af       	std	Y+62, r30	; 0x3e
    a98a:	f0 91 40 26 	lds	r31, 0x2640	; 0x802640 <g_twi1_gyro_1_accel_y>
    a98e:	ff af       	std	Y+63, r31	; 0x3f
    a990:	70 91 41 26 	lds	r23, 0x2641	; 0x802641 <g_twi1_gyro_1_accel_y+0x1>
    a994:	21 96       	adiw	r28, 0x01	; 1
    a996:	7f af       	std	Y+63, r23	; 0x3f
    a998:	21 97       	sbiw	r28, 0x01	; 1
    a99a:	80 91 3e 26 	lds	r24, 0x263E	; 0x80263e <g_twi1_gyro_1_accel_z>
    a99e:	22 96       	adiw	r28, 0x02	; 2
    a9a0:	8f af       	std	Y+63, r24	; 0x3f
    a9a2:	22 97       	sbiw	r28, 0x02	; 2
    a9a4:	90 91 3f 26 	lds	r25, 0x263F	; 0x80263f <g_twi1_gyro_1_accel_z+0x1>
    a9a8:	23 96       	adiw	r28, 0x03	; 3
    a9aa:	9f af       	std	Y+63, r25	; 0x3f
    a9ac:	23 97       	sbiw	r28, 0x03	; 3
    a9ae:	a0 91 3c 26 	lds	r26, 0x263C	; 0x80263c <g_twi1_gyro_1_accel_x_mg>
    a9b2:	b0 91 3d 26 	lds	r27, 0x263D	; 0x80263d <g_twi1_gyro_1_accel_x_mg+0x1>
    a9b6:	ad 87       	std	Y+13, r26	; 0x0d
    a9b8:	be 87       	std	Y+14, r27	; 0x0e
    a9ba:	e0 91 3a 26 	lds	r30, 0x263A	; 0x80263a <g_twi1_gyro_1_accel_y_mg>
    a9be:	f0 91 3b 26 	lds	r31, 0x263B	; 0x80263b <g_twi1_gyro_1_accel_y_mg+0x1>
    a9c2:	e9 8b       	std	Y+17, r30	; 0x11
    a9c4:	fa 8b       	std	Y+18, r31	; 0x12
    a9c6:	80 91 38 26 	lds	r24, 0x2638	; 0x802638 <g_twi1_gyro_1_accel_z_mg>
    a9ca:	90 91 39 26 	lds	r25, 0x2639	; 0x802639 <g_twi1_gyro_1_accel_z_mg+0x1>
    a9ce:	8d 8b       	std	Y+21, r24	; 0x15
    a9d0:	9e 8b       	std	Y+22, r25	; 0x16
    a9d2:	90 91 36 26 	lds	r25, 0x2636	; 0x802636 <g_twi1_gyro_1_gyro_x>
    a9d6:	24 96       	adiw	r28, 0x04	; 4
    a9d8:	9f af       	std	Y+63, r25	; 0x3f
    a9da:	24 97       	sbiw	r28, 0x04	; 4
    a9dc:	a0 91 37 26 	lds	r26, 0x2637	; 0x802637 <g_twi1_gyro_1_gyro_x+0x1>
    a9e0:	25 96       	adiw	r28, 0x05	; 5
    a9e2:	af af       	std	Y+63, r26	; 0x3f
    a9e4:	25 97       	sbiw	r28, 0x05	; 5
    a9e6:	b0 91 34 26 	lds	r27, 0x2634	; 0x802634 <g_twi1_gyro_1_gyro_y>
    a9ea:	26 96       	adiw	r28, 0x06	; 6
    a9ec:	bf af       	std	Y+63, r27	; 0x3f
    a9ee:	26 97       	sbiw	r28, 0x06	; 6
    a9f0:	e0 91 35 26 	lds	r30, 0x2635	; 0x802635 <g_twi1_gyro_1_gyro_y+0x1>
    a9f4:	27 96       	adiw	r28, 0x07	; 7
    a9f6:	ef af       	std	Y+63, r30	; 0x3f
    a9f8:	27 97       	sbiw	r28, 0x07	; 7
    a9fa:	f0 91 32 26 	lds	r31, 0x2632	; 0x802632 <g_twi1_gyro_1_gyro_z>
    a9fe:	28 96       	adiw	r28, 0x08	; 8
    aa00:	ff af       	std	Y+63, r31	; 0x3f
    aa02:	28 97       	sbiw	r28, 0x08	; 8
    aa04:	70 91 33 26 	lds	r23, 0x2633	; 0x802633 <g_twi1_gyro_1_gyro_z+0x1>
    aa08:	29 96       	adiw	r28, 0x09	; 9
    aa0a:	7f af       	std	Y+63, r23	; 0x3f
    aa0c:	29 97       	sbiw	r28, 0x09	; 9
    aa0e:	80 91 2e 26 	lds	r24, 0x262E	; 0x80262e <g_twi1_gyro_1_gyro_x_mdps>
    aa12:	90 91 2f 26 	lds	r25, 0x262F	; 0x80262f <g_twi1_gyro_1_gyro_x_mdps+0x1>
    aa16:	a0 91 30 26 	lds	r26, 0x2630	; 0x802630 <g_twi1_gyro_1_gyro_x_mdps+0x2>
    aa1a:	b0 91 31 26 	lds	r27, 0x2631	; 0x802631 <g_twi1_gyro_1_gyro_x_mdps+0x3>
    aa1e:	89 8f       	std	Y+25, r24	; 0x19
    aa20:	9a 8f       	std	Y+26, r25	; 0x1a
    aa22:	ab 8f       	std	Y+27, r26	; 0x1b
    aa24:	bc 8f       	std	Y+28, r27	; 0x1c
    aa26:	80 91 2a 26 	lds	r24, 0x262A	; 0x80262a <g_twi1_gyro_1_gyro_y_mdps>
    aa2a:	90 91 2b 26 	lds	r25, 0x262B	; 0x80262b <g_twi1_gyro_1_gyro_y_mdps+0x1>
    aa2e:	a0 91 2c 26 	lds	r26, 0x262C	; 0x80262c <g_twi1_gyro_1_gyro_y_mdps+0x2>
    aa32:	b0 91 2d 26 	lds	r27, 0x262D	; 0x80262d <g_twi1_gyro_1_gyro_y_mdps+0x3>
    aa36:	8d 8f       	std	Y+29, r24	; 0x1d
    aa38:	9e 8f       	std	Y+30, r25	; 0x1e
    aa3a:	af 8f       	std	Y+31, r26	; 0x1f
    aa3c:	b8 a3       	std	Y+32, r27	; 0x20
    aa3e:	80 91 26 26 	lds	r24, 0x2626	; 0x802626 <g_twi1_gyro_1_gyro_z_mdps>
    aa42:	90 91 27 26 	lds	r25, 0x2627	; 0x802627 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    aa46:	a0 91 28 26 	lds	r26, 0x2628	; 0x802628 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    aa4a:	b0 91 29 26 	lds	r27, 0x2629	; 0x802629 <g_twi1_gyro_1_gyro_z_mdps+0x3>
    aa4e:	89 a3       	std	Y+33, r24	; 0x21
    aa50:	9a a3       	std	Y+34, r25	; 0x22
    aa52:	ab a3       	std	Y+35, r26	; 0x23
    aa54:	bc a3       	std	Y+36, r27	; 0x24
    aa56:	90 91 48 26 	lds	r25, 0x2648	; 0x802648 <g_twi1_gyro_1_temp>
    aa5a:	2a 96       	adiw	r28, 0x0a	; 10
    aa5c:	9f af       	std	Y+63, r25	; 0x3f
    aa5e:	2a 97       	sbiw	r28, 0x0a	; 10
    aa60:	a0 91 49 26 	lds	r26, 0x2649	; 0x802649 <g_twi1_gyro_1_temp+0x1>
    aa64:	2b 96       	adiw	r28, 0x0b	; 11
    aa66:	af af       	std	Y+63, r26	; 0x3f
    aa68:	2b 97       	sbiw	r28, 0x0b	; 11
    aa6a:	e0 91 44 26 	lds	r30, 0x2644	; 0x802644 <g_twi1_gyro_1_temp_deg_100>
    aa6e:	f0 91 45 26 	lds	r31, 0x2645	; 0x802645 <g_twi1_gyro_1_temp_deg_100+0x1>
    aa72:	ed a3       	std	Y+37, r30	; 0x25
    aa74:	fe a3       	std	Y+38, r31	; 0x26
    aa76:	f0 91 20 26 	lds	r31, 0x2620	; 0x802620 <g_twi1_gyro_2_mag_x>
    aa7a:	2c 96       	adiw	r28, 0x0c	; 12
    aa7c:	ff af       	std	Y+63, r31	; 0x3f
    aa7e:	2c 97       	sbiw	r28, 0x0c	; 12
    aa80:	70 91 21 26 	lds	r23, 0x2621	; 0x802621 <g_twi1_gyro_2_mag_x+0x1>
    aa84:	2d 96       	adiw	r28, 0x0d	; 13
    aa86:	7f af       	std	Y+63, r23	; 0x3f
    aa88:	2d 97       	sbiw	r28, 0x0d	; 13
    aa8a:	80 91 1e 26 	lds	r24, 0x261E	; 0x80261e <g_twi1_gyro_2_mag_y>
    aa8e:	2e 96       	adiw	r28, 0x0e	; 14
    aa90:	8f af       	std	Y+63, r24	; 0x3f
    aa92:	2e 97       	sbiw	r28, 0x0e	; 14
    aa94:	90 91 1f 26 	lds	r25, 0x261F	; 0x80261f <g_twi1_gyro_2_mag_y+0x1>
    aa98:	2f 96       	adiw	r28, 0x0f	; 15
    aa9a:	9f af       	std	Y+63, r25	; 0x3f
    aa9c:	2f 97       	sbiw	r28, 0x0f	; 15
    aa9e:	a0 91 1c 26 	lds	r26, 0x261C	; 0x80261c <g_twi1_gyro_2_mag_z>
    aaa2:	60 96       	adiw	r28, 0x10	; 16
    aaa4:	af af       	std	Y+63, r26	; 0x3f
    aaa6:	60 97       	sbiw	r28, 0x10	; 16
    aaa8:	b0 91 1d 26 	lds	r27, 0x261D	; 0x80261d <g_twi1_gyro_2_mag_z+0x1>
    aaac:	61 96       	adiw	r28, 0x11	; 17
    aaae:	bf af       	std	Y+63, r27	; 0x3f
    aab0:	61 97       	sbiw	r28, 0x11	; 17
    aab2:	80 91 18 26 	lds	r24, 0x2618	; 0x802618 <g_twi1_gyro_2_mag_x_nT>
    aab6:	90 91 19 26 	lds	r25, 0x2619	; 0x802619 <g_twi1_gyro_2_mag_x_nT+0x1>
    aaba:	a0 91 1a 26 	lds	r26, 0x261A	; 0x80261a <g_twi1_gyro_2_mag_x_nT+0x2>
    aabe:	b0 91 1b 26 	lds	r27, 0x261B	; 0x80261b <g_twi1_gyro_2_mag_x_nT+0x3>
    aac2:	8f a3       	std	Y+39, r24	; 0x27
    aac4:	98 a7       	std	Y+40, r25	; 0x28
    aac6:	a9 a7       	std	Y+41, r26	; 0x29
    aac8:	ba a7       	std	Y+42, r27	; 0x2a
    aaca:	80 91 14 26 	lds	r24, 0x2614	; 0x802614 <g_twi1_gyro_2_mag_y_nT>
    aace:	90 91 15 26 	lds	r25, 0x2615	; 0x802615 <g_twi1_gyro_2_mag_y_nT+0x1>
    aad2:	a0 91 16 26 	lds	r26, 0x2616	; 0x802616 <g_twi1_gyro_2_mag_y_nT+0x2>
    aad6:	b0 91 17 26 	lds	r27, 0x2617	; 0x802617 <g_twi1_gyro_2_mag_y_nT+0x3>
    aada:	8b a7       	std	Y+43, r24	; 0x2b
    aadc:	9c a7       	std	Y+44, r25	; 0x2c
    aade:	ad a7       	std	Y+45, r26	; 0x2d
    aae0:	be a7       	std	Y+46, r27	; 0x2e
    aae2:	80 91 10 26 	lds	r24, 0x2610	; 0x802610 <g_twi1_gyro_2_mag_z_nT>
    aae6:	90 91 11 26 	lds	r25, 0x2611	; 0x802611 <g_twi1_gyro_2_mag_z_nT+0x1>
    aaea:	a0 91 12 26 	lds	r26, 0x2612	; 0x802612 <g_twi1_gyro_2_mag_z_nT+0x2>
    aaee:	b0 91 13 26 	lds	r27, 0x2613	; 0x802613 <g_twi1_gyro_2_mag_z_nT+0x3>
    aaf2:	8f a7       	std	Y+47, r24	; 0x2f
    aaf4:	98 ab       	std	Y+48, r25	; 0x30
    aaf6:	a9 ab       	std	Y+49, r26	; 0x31
    aaf8:	ba ab       	std	Y+50, r27	; 0x32
    aafa:	6f bf       	out	0x3f, r22	; 63
    aafc:	5f 93       	push	r21
    aafe:	4f 93       	push	r20
    ab00:	3f 93       	push	r19
    ab02:	2f 93       	push	r18
    ab04:	63 96       	adiw	r28, 0x13	; 19
    ab06:	9f ad       	ldd	r25, Y+63	; 0x3f
    ab08:	63 97       	sbiw	r28, 0x13	; 19
    ab0a:	9f 93       	push	r25
    ab0c:	62 96       	adiw	r28, 0x12	; 18
    ab0e:	af ad       	ldd	r26, Y+63	; 0x3f
    ab10:	62 97       	sbiw	r28, 0x12	; 18
    ab12:	af 93       	push	r26
    ab14:	d3 01       	movw	r26, r6
    ab16:	c2 01       	movw	r24, r4
    ab18:	07 2e       	mov	r0, r23
    ab1a:	7a e0       	ldi	r23, 0x0A	; 10
    ab1c:	b6 95       	lsr	r27
    ab1e:	a7 95       	ror	r26
    ab20:	97 95       	ror	r25
    ab22:	87 95       	ror	r24
    ab24:	7a 95       	dec	r23
    ab26:	d1 f7       	brne	.-12     	; 0xab1c <main+0x750>
    ab28:	70 2d       	mov	r23, r0
    ab2a:	bf 93       	push	r27
    ab2c:	af 93       	push	r26
    ab2e:	9f 93       	push	r25
    ab30:	8f 93       	push	r24
    ab32:	ec ee       	ldi	r30, 0xEC	; 236
    ab34:	ff e2       	ldi	r31, 0x2F	; 47
    ab36:	ff 93       	push	r31
    ab38:	ef 93       	push	r30
    ab3a:	1f 92       	push	r1
    ab3c:	80 e4       	ldi	r24, 0x40	; 64
    ab3e:	8f 93       	push	r24
    ab40:	3f 92       	push	r3
    ab42:	2f 92       	push	r2
    ab44:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
    ab48:	81 34       	cpi	r24, 0x41	; 65
    ab4a:	91 05       	cpc	r25, r1
    ab4c:	10 f0       	brcs	.+4      	; 0xab52 <main+0x786>
    ab4e:	80 e4       	ldi	r24, 0x40	; 64
    ab50:	90 e0       	ldi	r25, 0x00	; 0
    ab52:	40 e0       	ldi	r20, 0x00	; 0
    ab54:	68 2f       	mov	r22, r24
    ab56:	c1 01       	movw	r24, r2
    ab58:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    ab5c:	3c ad       	ldd	r19, Y+60	; 0x3c
    ab5e:	3f 93       	push	r19
    ab60:	4b ad       	ldd	r20, Y+59	; 0x3b
    ab62:	4f 93       	push	r20
    ab64:	5a ad       	ldd	r21, Y+58	; 0x3a
    ab66:	5f 93       	push	r21
    ab68:	69 ad       	ldd	r22, Y+57	; 0x39
    ab6a:	6f 93       	push	r22
    ab6c:	7e a9       	ldd	r23, Y+54	; 0x36
    ab6e:	7f 93       	push	r23
    ab70:	8d a9       	ldd	r24, Y+53	; 0x35
    ab72:	8f 93       	push	r24
    ab74:	a2 ec       	ldi	r26, 0xC2	; 194
    ab76:	bf e2       	ldi	r27, 0x2F	; 47
    ab78:	bf 93       	push	r27
    ab7a:	af 93       	push	r26
    ab7c:	1f 92       	push	r1
    ab7e:	80 e4       	ldi	r24, 0x40	; 64
    ab80:	8f 93       	push	r24
    ab82:	3f 92       	push	r3
    ab84:	2f 92       	push	r2
    ab86:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
    ab8a:	81 34       	cpi	r24, 0x41	; 65
    ab8c:	91 05       	cpc	r25, r1
    ab8e:	10 f0       	brcs	.+4      	; 0xab94 <main+0x7c8>
    ab90:	80 e4       	ldi	r24, 0x40	; 64
    ab92:	90 e0       	ldi	r25, 0x00	; 0
    ab94:	40 e0       	ldi	r20, 0x00	; 0
    ab96:	68 2f       	mov	r22, r24
    ab98:	c1 01       	movw	r24, r2
    ab9a:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    ab9e:	c8 01       	movw	r24, r16
    aba0:	11 23       	and	r17, r17
    aba2:	24 f4       	brge	.+8      	; 0xabac <main+0x7e0>
    aba4:	88 27       	eor	r24, r24
    aba6:	99 27       	eor	r25, r25
    aba8:	80 1b       	sub	r24, r16
    abaa:	91 0b       	sbc	r25, r17
    abac:	64 e6       	ldi	r22, 0x64	; 100
    abae:	70 e0       	ldi	r23, 0x00	; 0
    abb0:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    abb4:	2d b7       	in	r18, 0x3d	; 61
    abb6:	3e b7       	in	r19, 0x3e	; 62
    abb8:	24 5e       	subi	r18, 0xE4	; 228
    abba:	3f 4f       	sbci	r19, 0xFF	; 255
    abbc:	2d bf       	out	0x3d, r18	; 61
    abbe:	3e bf       	out	0x3e, r19	; 62
    abc0:	11 23       	and	r17, r17
    abc2:	14 f4       	brge	.+4      	; 0xabc8 <main+0x7fc>
    abc4:	2d e2       	ldi	r18, 0x2D	; 45
    abc6:	01 c0       	rjmp	.+2      	; 0xabca <main+0x7fe>
    abc8:	2b e2       	ldi	r18, 0x2B	; 43
    abca:	9f 93       	push	r25
    abcc:	8f 93       	push	r24
    abce:	7f 93       	push	r23
    abd0:	6f 93       	push	r22
    abd2:	82 2f       	mov	r24, r18
    abd4:	02 2e       	mov	r0, r18
    abd6:	00 0c       	add	r0, r0
    abd8:	99 0b       	sbc	r25, r25
    abda:	9f 93       	push	r25
    abdc:	2f 93       	push	r18
    abde:	4a ea       	ldi	r20, 0xAA	; 170
    abe0:	5f e2       	ldi	r21, 0x2F	; 47
    abe2:	5f 93       	push	r21
    abe4:	4f 93       	push	r20
    abe6:	1f 92       	push	r1
    abe8:	80 e4       	ldi	r24, 0x40	; 64
    abea:	8f 93       	push	r24
    abec:	3f 92       	push	r3
    abee:	2f 92       	push	r2
    abf0:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
    abf4:	81 34       	cpi	r24, 0x41	; 65
    abf6:	91 05       	cpc	r25, r1
    abf8:	10 f0       	brcs	.+4      	; 0xabfe <main+0x832>
    abfa:	80 e4       	ldi	r24, 0x40	; 64
    abfc:	90 e0       	ldi	r25, 0x00	; 0
    abfe:	40 e0       	ldi	r20, 0x00	; 0
    ac00:	68 2f       	mov	r22, r24
    ac02:	c1 01       	movw	r24, r2
    ac04:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    ac08:	c5 01       	movw	r24, r10
    ac0a:	b4 01       	movw	r22, r8
    ac0c:	24 e6       	ldi	r18, 0x64	; 100
    ac0e:	30 e0       	ldi	r19, 0x00	; 0
    ac10:	40 e0       	ldi	r20, 0x00	; 0
    ac12:	50 e0       	ldi	r21, 0x00	; 0
    ac14:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    ac18:	2d ab       	std	Y+53, r18	; 0x35
    ac1a:	3e ab       	std	Y+54, r19	; 0x36
    ac1c:	84 2e       	mov	r8, r20
    ac1e:	95 2e       	mov	r9, r21
    ac20:	a6 2e       	mov	r10, r22
    ac22:	b7 2e       	mov	r11, r23
    ac24:	08 2f       	mov	r16, r24
    ac26:	19 2f       	mov	r17, r25
    ac28:	c7 01       	movw	r24, r14
    ac2a:	b6 01       	movw	r22, r12
    ac2c:	ff 20       	and	r15, r15
    ac2e:	3c f4       	brge	.+14     	; 0xac3e <main+0x872>
    ac30:	66 27       	eor	r22, r22
    ac32:	77 27       	eor	r23, r23
    ac34:	cb 01       	movw	r24, r22
    ac36:	6c 19       	sub	r22, r12
    ac38:	7d 09       	sbc	r23, r13
    ac3a:	8e 09       	sbc	r24, r14
    ac3c:	9f 09       	sbc	r25, r15
    ac3e:	24 e6       	ldi	r18, 0x64	; 100
    ac40:	30 e0       	ldi	r19, 0x00	; 0
    ac42:	40 e0       	ldi	r20, 0x00	; 0
    ac44:	50 e0       	ldi	r21, 0x00	; 0
    ac46:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    ac4a:	ad b7       	in	r26, 0x3d	; 61
    ac4c:	be b7       	in	r27, 0x3e	; 62
    ac4e:	1c 96       	adiw	r26, 0x0c	; 12
    ac50:	ad bf       	out	0x3d, r26	; 61
    ac52:	be bf       	out	0x3e, r27	; 62
    ac54:	ff 20       	and	r15, r15
    ac56:	14 f4       	brge	.+4      	; 0xac5c <main+0x890>
    ac58:	ed e2       	ldi	r30, 0x2D	; 45
    ac5a:	01 c0       	rjmp	.+2      	; 0xac5e <main+0x892>
    ac5c:	eb e2       	ldi	r30, 0x2B	; 43
    ac5e:	1f 93       	push	r17
    ac60:	0f 93       	push	r16
    ac62:	bf 92       	push	r11
    ac64:	af 92       	push	r10
    ac66:	9f 92       	push	r9
    ac68:	8f 92       	push	r8
    ac6a:	ee a8       	ldd	r14, Y+54	; 0x36
    ac6c:	ef 92       	push	r14
    ac6e:	fd a8       	ldd	r15, Y+53	; 0x35
    ac70:	ff 92       	push	r15
    ac72:	9f 93       	push	r25
    ac74:	8f 93       	push	r24
    ac76:	7f 93       	push	r23
    ac78:	6f 93       	push	r22
    ac7a:	5f 93       	push	r21
    ac7c:	4f 93       	push	r20
    ac7e:	3f 93       	push	r19
    ac80:	2f 93       	push	r18
    ac82:	8e 2f       	mov	r24, r30
    ac84:	0e 2e       	mov	r0, r30
    ac86:	00 0c       	add	r0, r0
    ac88:	99 0b       	sbc	r25, r25
    ac8a:	9f 93       	push	r25
    ac8c:	ef 93       	push	r30
    ac8e:	08 e7       	ldi	r16, 0x78	; 120
    ac90:	1f e2       	ldi	r17, 0x2F	; 47
    ac92:	1f 93       	push	r17
    ac94:	0f 93       	push	r16
    ac96:	1f 92       	push	r1
    ac98:	80 e4       	ldi	r24, 0x40	; 64
    ac9a:	8f 93       	push	r24
    ac9c:	3f 92       	push	r3
    ac9e:	2f 92       	push	r2
    aca0:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
    aca4:	81 34       	cpi	r24, 0x41	; 65
    aca6:	91 05       	cpc	r25, r1
    aca8:	10 f0       	brcs	.+4      	; 0xacae <main+0x8e2>
    acaa:	80 e4       	ldi	r24, 0x40	; 64
    acac:	90 e0       	ldi	r25, 0x00	; 0
    acae:	40 e0       	ldi	r20, 0x00	; 0
    acb0:	68 2f       	mov	r22, r24
    acb2:	c1 01       	movw	r24, r2
    acb4:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    acb8:	8f a9       	ldd	r24, Y+55	; 0x37
    acba:	98 ad       	ldd	r25, Y+56	; 0x38
    acbc:	64 e6       	ldi	r22, 0x64	; 100
    acbe:	70 e0       	ldi	r23, 0x00	; 0
    acc0:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    acc4:	e6 2f       	mov	r30, r22
    acc6:	27 2f       	mov	r18, r23
    acc8:	38 2f       	mov	r19, r24
    acca:	49 2f       	mov	r20, r25
    accc:	89 85       	ldd	r24, Y+9	; 0x09
    acce:	9a 85       	ldd	r25, Y+10	; 0x0a
    acd0:	99 23       	and	r25, r25
    acd2:	1c f4       	brge	.+6      	; 0xacda <main+0x90e>
    acd4:	91 95       	neg	r25
    acd6:	81 95       	neg	r24
    acd8:	91 09       	sbc	r25, r1
    acda:	64 e6       	ldi	r22, 0x64	; 100
    acdc:	70 e0       	ldi	r23, 0x00	; 0
    acde:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    ace2:	ad b7       	in	r26, 0x3d	; 61
    ace4:	be b7       	in	r27, 0x3e	; 62
    ace6:	58 96       	adiw	r26, 0x18	; 24
    ace8:	ad bf       	out	0x3d, r26	; 61
    acea:	be bf       	out	0x3e, r27	; 62
    acec:	e9 84       	ldd	r14, Y+9	; 0x09
    acee:	fa 84       	ldd	r15, Y+10	; 0x0a
    acf0:	ff 20       	and	r15, r15
    acf2:	14 f4       	brge	.+4      	; 0xacf8 <main+0x92c>
    acf4:	5d e2       	ldi	r21, 0x2D	; 45
    acf6:	01 c0       	rjmp	.+2      	; 0xacfa <main+0x92e>
    acf8:	5b e2       	ldi	r21, 0x2B	; 43
    acfa:	4f 93       	push	r20
    acfc:	3f 93       	push	r19
    acfe:	2f 93       	push	r18
    ad00:	ef 93       	push	r30
    ad02:	9f 93       	push	r25
    ad04:	8f 93       	push	r24
    ad06:	7f 93       	push	r23
    ad08:	6f 93       	push	r22
    ad0a:	85 2f       	mov	r24, r21
    ad0c:	05 2e       	mov	r0, r21
    ad0e:	00 0c       	add	r0, r0
    ad10:	99 0b       	sbc	r25, r25
    ad12:	9f 93       	push	r25
    ad14:	5f 93       	push	r21
    ad16:	06 e4       	ldi	r16, 0x46	; 70
    ad18:	1f e2       	ldi	r17, 0x2F	; 47
    ad1a:	1f 93       	push	r17
    ad1c:	0f 93       	push	r16
    ad1e:	1f 92       	push	r1
    ad20:	80 e4       	ldi	r24, 0x40	; 64
    ad22:	8f 93       	push	r24
    ad24:	3f 92       	push	r3
    ad26:	2f 92       	push	r2
    ad28:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
    ad2c:	81 34       	cpi	r24, 0x41	; 65
    ad2e:	91 05       	cpc	r25, r1
    ad30:	10 f0       	brcs	.+4      	; 0xad36 <main+0x96a>
    ad32:	80 e4       	ldi	r24, 0x40	; 64
    ad34:	90 e0       	ldi	r25, 0x00	; 0
    ad36:	40 e0       	ldi	r20, 0x00	; 0
    ad38:	68 2f       	mov	r22, r24
    ad3a:	c1 01       	movw	r24, r2
    ad3c:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    ad40:	89 89       	ldd	r24, Y+17	; 0x11
    ad42:	9a 89       	ldd	r25, Y+18	; 0x12
    ad44:	99 23       	and	r25, r25
    ad46:	1c f4       	brge	.+6      	; 0xad4e <main+0x982>
    ad48:	91 95       	neg	r25
    ad4a:	81 95       	neg	r24
    ad4c:	91 09       	sbc	r25, r1
    ad4e:	68 ee       	ldi	r22, 0xE8	; 232
    ad50:	73 e0       	ldi	r23, 0x03	; 3
    ad52:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    ad56:	16 2f       	mov	r17, r22
    ad58:	f7 2f       	mov	r31, r23
    ad5a:	e8 2f       	mov	r30, r24
    ad5c:	49 2f       	mov	r20, r25
    ad5e:	6d b7       	in	r22, 0x3d	; 61
    ad60:	7e b7       	in	r23, 0x3e	; 62
    ad62:	60 5f       	subi	r22, 0xF0	; 240
    ad64:	7f 4f       	sbci	r23, 0xFF	; 255
    ad66:	6d bf       	out	0x3d, r22	; 61
    ad68:	7e bf       	out	0x3e, r23	; 62
    ad6a:	e9 88       	ldd	r14, Y+17	; 0x11
    ad6c:	fa 88       	ldd	r15, Y+18	; 0x12
    ad6e:	ff 20       	and	r15, r15
    ad70:	14 f4       	brge	.+4      	; 0xad76 <main+0x9aa>
    ad72:	2d e2       	ldi	r18, 0x2D	; 45
    ad74:	01 c0       	rjmp	.+2      	; 0xad78 <main+0x9ac>
    ad76:	2b e2       	ldi	r18, 0x2B	; 43
    ad78:	02 2e       	mov	r0, r18
    ad7a:	00 0c       	add	r0, r0
    ad7c:	33 0b       	sbc	r19, r19
    ad7e:	8d 85       	ldd	r24, Y+13	; 0x0d
    ad80:	9e 85       	ldd	r25, Y+14	; 0x0e
    ad82:	99 23       	and	r25, r25
    ad84:	1c f4       	brge	.+6      	; 0xad8c <main+0x9c0>
    ad86:	91 95       	neg	r25
    ad88:	81 95       	neg	r24
    ad8a:	91 09       	sbc	r25, r1
    ad8c:	68 ee       	ldi	r22, 0xE8	; 232
    ad8e:	73 e0       	ldi	r23, 0x03	; 3
    ad90:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    ad94:	ed 84       	ldd	r14, Y+13	; 0x0d
    ad96:	fe 84       	ldd	r15, Y+14	; 0x0e
    ad98:	ff 20       	and	r15, r15
    ad9a:	14 f4       	brge	.+4      	; 0xada0 <main+0x9d4>
    ad9c:	5d e2       	ldi	r21, 0x2D	; 45
    ad9e:	01 c0       	rjmp	.+2      	; 0xada2 <main+0x9d6>
    ada0:	5b e2       	ldi	r21, 0x2B	; 43
    ada2:	21 96       	adiw	r28, 0x01	; 1
    ada4:	ff ac       	ldd	r15, Y+63	; 0x3f
    ada6:	21 97       	sbiw	r28, 0x01	; 1
    ada8:	ff 92       	push	r15
    adaa:	0f ad       	ldd	r16, Y+63	; 0x3f
    adac:	0f 93       	push	r16
    adae:	4f 93       	push	r20
    adb0:	ef 93       	push	r30
    adb2:	ff 93       	push	r31
    adb4:	1f 93       	push	r17
    adb6:	3f 93       	push	r19
    adb8:	2f 93       	push	r18
    adba:	1e ad       	ldd	r17, Y+62	; 0x3e
    adbc:	1f 93       	push	r17
    adbe:	ed ac       	ldd	r14, Y+61	; 0x3d
    adc0:	ef 92       	push	r14
    adc2:	9f 93       	push	r25
    adc4:	8f 93       	push	r24
    adc6:	7f 93       	push	r23
    adc8:	6f 93       	push	r22
    adca:	85 2f       	mov	r24, r21
    adcc:	05 2e       	mov	r0, r21
    adce:	00 0c       	add	r0, r0
    add0:	99 0b       	sbc	r25, r25
    add2:	9f 93       	push	r25
    add4:	5f 93       	push	r21
    add6:	02 e1       	ldi	r16, 0x12	; 18
    add8:	1f e2       	ldi	r17, 0x2F	; 47
    adda:	1f 93       	push	r17
    addc:	0f 93       	push	r16
    adde:	1f 92       	push	r1
    ade0:	80 e4       	ldi	r24, 0x40	; 64
    ade2:	8f 93       	push	r24
    ade4:	3f 92       	push	r3
    ade6:	2f 92       	push	r2
    ade8:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
    adec:	81 34       	cpi	r24, 0x41	; 65
    adee:	91 05       	cpc	r25, r1
    adf0:	10 f0       	brcs	.+4      	; 0xadf6 <main+0xa2a>
    adf2:	80 e4       	ldi	r24, 0x40	; 64
    adf4:	90 e0       	ldi	r25, 0x00	; 0
    adf6:	40 e0       	ldi	r20, 0x00	; 0
    adf8:	68 2f       	mov	r22, r24
    adfa:	c1 01       	movw	r24, r2
    adfc:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    ae00:	8d 89       	ldd	r24, Y+21	; 0x15
    ae02:	9e 89       	ldd	r25, Y+22	; 0x16
    ae04:	99 23       	and	r25, r25
    ae06:	1c f4       	brge	.+6      	; 0xae0e <main+0xa42>
    ae08:	91 95       	neg	r25
    ae0a:	81 95       	neg	r24
    ae0c:	91 09       	sbc	r25, r1
    ae0e:	68 ee       	ldi	r22, 0xE8	; 232
    ae10:	73 e0       	ldi	r23, 0x03	; 3
    ae12:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    ae16:	4d b7       	in	r20, 0x3d	; 61
    ae18:	5e b7       	in	r21, 0x3e	; 62
    ae1a:	4a 5e       	subi	r20, 0xEA	; 234
    ae1c:	5f 4f       	sbci	r21, 0xFF	; 255
    ae1e:	4d bf       	out	0x3d, r20	; 61
    ae20:	5e bf       	out	0x3e, r21	; 62
    ae22:	ed 88       	ldd	r14, Y+21	; 0x15
    ae24:	fe 88       	ldd	r15, Y+22	; 0x16
    ae26:	ff 20       	and	r15, r15
    ae28:	14 f4       	brge	.+4      	; 0xae2e <main+0xa62>
    ae2a:	2d e2       	ldi	r18, 0x2D	; 45
    ae2c:	01 c0       	rjmp	.+2      	; 0xae30 <main+0xa64>
    ae2e:	2b e2       	ldi	r18, 0x2B	; 43
    ae30:	23 96       	adiw	r28, 0x03	; 3
    ae32:	ff ac       	ldd	r15, Y+63	; 0x3f
    ae34:	23 97       	sbiw	r28, 0x03	; 3
    ae36:	ff 92       	push	r15
    ae38:	22 96       	adiw	r28, 0x02	; 2
    ae3a:	0f ad       	ldd	r16, Y+63	; 0x3f
    ae3c:	22 97       	sbiw	r28, 0x02	; 2
    ae3e:	0f 93       	push	r16
    ae40:	9f 93       	push	r25
    ae42:	8f 93       	push	r24
    ae44:	7f 93       	push	r23
    ae46:	6f 93       	push	r22
    ae48:	82 2f       	mov	r24, r18
    ae4a:	02 2e       	mov	r0, r18
    ae4c:	00 0c       	add	r0, r0
    ae4e:	99 0b       	sbc	r25, r25
    ae50:	9f 93       	push	r25
    ae52:	2f 93       	push	r18
    ae54:	27 ef       	ldi	r18, 0xF7	; 247
    ae56:	3e e2       	ldi	r19, 0x2E	; 46
    ae58:	3f 93       	push	r19
    ae5a:	2f 93       	push	r18
    ae5c:	1f 92       	push	r1
    ae5e:	80 e4       	ldi	r24, 0x40	; 64
    ae60:	8f 93       	push	r24
    ae62:	3f 92       	push	r3
    ae64:	2f 92       	push	r2
    ae66:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
    ae6a:	81 34       	cpi	r24, 0x41	; 65
    ae6c:	91 05       	cpc	r25, r1
    ae6e:	10 f0       	brcs	.+4      	; 0xae74 <main+0xaa8>
    ae70:	80 e4       	ldi	r24, 0x40	; 64
    ae72:	90 e0       	ldi	r25, 0x00	; 0
    ae74:	40 e0       	ldi	r20, 0x00	; 0
    ae76:	68 2f       	mov	r22, r24
    ae78:	c1 01       	movw	r24, r2
    ae7a:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    ae7e:	6d 8d       	ldd	r22, Y+29	; 0x1d
    ae80:	7e 8d       	ldd	r23, Y+30	; 0x1e
    ae82:	8f 8d       	ldd	r24, Y+31	; 0x1f
    ae84:	98 a1       	ldd	r25, Y+32	; 0x20
    ae86:	99 23       	and	r25, r25
    ae88:	3c f4       	brge	.+14     	; 0xae98 <main+0xacc>
    ae8a:	90 95       	com	r25
    ae8c:	80 95       	com	r24
    ae8e:	70 95       	com	r23
    ae90:	61 95       	neg	r22
    ae92:	7f 4f       	sbci	r23, 0xFF	; 255
    ae94:	8f 4f       	sbci	r24, 0xFF	; 255
    ae96:	9f 4f       	sbci	r25, 0xFF	; 255
    ae98:	28 ee       	ldi	r18, 0xE8	; 232
    ae9a:	33 e0       	ldi	r19, 0x03	; 3
    ae9c:	40 e0       	ldi	r20, 0x00	; 0
    ae9e:	50 e0       	ldi	r21, 0x00	; 0
    aea0:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    aea4:	82 2e       	mov	r8, r18
    aea6:	93 2e       	mov	r9, r19
    aea8:	a4 2e       	mov	r10, r20
    aeaa:	b5 2e       	mov	r11, r21
    aeac:	c6 2e       	mov	r12, r22
    aeae:	d7 2e       	mov	r13, r23
    aeb0:	e8 2e       	mov	r14, r24
    aeb2:	f9 2e       	mov	r15, r25
    aeb4:	6d b7       	in	r22, 0x3d	; 61
    aeb6:	7e b7       	in	r23, 0x3e	; 62
    aeb8:	62 5f       	subi	r22, 0xF2	; 242
    aeba:	7f 4f       	sbci	r23, 0xFF	; 255
    aebc:	6d bf       	out	0x3d, r22	; 61
    aebe:	7e bf       	out	0x3e, r23	; 62
    aec0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    aec2:	9e 8d       	ldd	r25, Y+30	; 0x1e
    aec4:	af 8d       	ldd	r26, Y+31	; 0x1f
    aec6:	b8 a1       	ldd	r27, Y+32	; 0x20
    aec8:	bb 23       	and	r27, r27
    aeca:	14 f4       	brge	.+4      	; 0xaed0 <main+0xb04>
    aecc:	0d e2       	ldi	r16, 0x2D	; 45
    aece:	01 c0       	rjmp	.+2      	; 0xaed2 <main+0xb06>
    aed0:	0b e2       	ldi	r16, 0x2B	; 43
    aed2:	00 2e       	mov	r0, r16
    aed4:	00 0c       	add	r0, r0
    aed6:	11 0b       	sbc	r17, r17
    aed8:	69 8d       	ldd	r22, Y+25	; 0x19
    aeda:	7a 8d       	ldd	r23, Y+26	; 0x1a
    aedc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    aede:	9c 8d       	ldd	r25, Y+28	; 0x1c
    aee0:	99 23       	and	r25, r25
    aee2:	3c f4       	brge	.+14     	; 0xaef2 <main+0xb26>
    aee4:	90 95       	com	r25
    aee6:	80 95       	com	r24
    aee8:	70 95       	com	r23
    aeea:	61 95       	neg	r22
    aeec:	7f 4f       	sbci	r23, 0xFF	; 255
    aeee:	8f 4f       	sbci	r24, 0xFF	; 255
    aef0:	9f 4f       	sbci	r25, 0xFF	; 255
    aef2:	28 ee       	ldi	r18, 0xE8	; 232
    aef4:	33 e0       	ldi	r19, 0x03	; 3
    aef6:	40 e0       	ldi	r20, 0x00	; 0
    aef8:	50 e0       	ldi	r21, 0x00	; 0
    aefa:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    aefe:	f8 2f       	mov	r31, r24
    af00:	99 87       	std	Y+9, r25	; 0x09
    af02:	89 8d       	ldd	r24, Y+25	; 0x19
    af04:	9a 8d       	ldd	r25, Y+26	; 0x1a
    af06:	ab 8d       	ldd	r26, Y+27	; 0x1b
    af08:	bc 8d       	ldd	r27, Y+28	; 0x1c
    af0a:	bb 23       	and	r27, r27
    af0c:	14 f4       	brge	.+4      	; 0xaf12 <main+0xb46>
    af0e:	ed e2       	ldi	r30, 0x2D	; 45
    af10:	01 c0       	rjmp	.+2      	; 0xaf14 <main+0xb48>
    af12:	eb e2       	ldi	r30, 0x2B	; 43
    af14:	27 96       	adiw	r28, 0x07	; 7
    af16:	9f ad       	ldd	r25, Y+63	; 0x3f
    af18:	27 97       	sbiw	r28, 0x07	; 7
    af1a:	9f 93       	push	r25
    af1c:	26 96       	adiw	r28, 0x06	; 6
    af1e:	af ad       	ldd	r26, Y+63	; 0x3f
    af20:	26 97       	sbiw	r28, 0x06	; 6
    af22:	af 93       	push	r26
    af24:	ff 92       	push	r15
    af26:	ef 92       	push	r14
    af28:	df 92       	push	r13
    af2a:	cf 92       	push	r12
    af2c:	bf 92       	push	r11
    af2e:	af 92       	push	r10
    af30:	9f 92       	push	r9
    af32:	8f 92       	push	r8
    af34:	1f 93       	push	r17
    af36:	0f 93       	push	r16
    af38:	25 96       	adiw	r28, 0x05	; 5
    af3a:	ef ac       	ldd	r14, Y+63	; 0x3f
    af3c:	25 97       	sbiw	r28, 0x05	; 5
    af3e:	ef 92       	push	r14
    af40:	24 96       	adiw	r28, 0x04	; 4
    af42:	ff ac       	ldd	r15, Y+63	; 0x3f
    af44:	24 97       	sbiw	r28, 0x04	; 4
    af46:	ff 92       	push	r15
    af48:	09 85       	ldd	r16, Y+9	; 0x09
    af4a:	0f 93       	push	r16
    af4c:	ff 93       	push	r31
    af4e:	7f 93       	push	r23
    af50:	6f 93       	push	r22
    af52:	5f 93       	push	r21
    af54:	4f 93       	push	r20
    af56:	3f 93       	push	r19
    af58:	2f 93       	push	r18
    af5a:	8e 2f       	mov	r24, r30
    af5c:	0e 2e       	mov	r0, r30
    af5e:	00 0c       	add	r0, r0
    af60:	99 0b       	sbc	r25, r25
    af62:	9f 93       	push	r25
    af64:	ef 93       	push	r30
    af66:	2c eb       	ldi	r18, 0xBC	; 188
    af68:	3e e2       	ldi	r19, 0x2E	; 46
    af6a:	3f 93       	push	r19
    af6c:	2f 93       	push	r18
    af6e:	1f 92       	push	r1
    af70:	80 e4       	ldi	r24, 0x40	; 64
    af72:	8f 93       	push	r24
    af74:	3f 92       	push	r3
    af76:	2f 92       	push	r2
    af78:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
    af7c:	81 34       	cpi	r24, 0x41	; 65
    af7e:	91 05       	cpc	r25, r1
    af80:	10 f0       	brcs	.+4      	; 0xaf86 <main+0xbba>
    af82:	80 e4       	ldi	r24, 0x40	; 64
    af84:	90 e0       	ldi	r25, 0x00	; 0
    af86:	40 e0       	ldi	r20, 0x00	; 0
    af88:	68 2f       	mov	r22, r24
    af8a:	c1 01       	movw	r24, r2
    af8c:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    af90:	69 a1       	ldd	r22, Y+33	; 0x21
    af92:	7a a1       	ldd	r23, Y+34	; 0x22
    af94:	8b a1       	ldd	r24, Y+35	; 0x23
    af96:	9c a1       	ldd	r25, Y+36	; 0x24
    af98:	99 23       	and	r25, r25
    af9a:	3c f4       	brge	.+14     	; 0xafaa <main+0xbde>
    af9c:	90 95       	com	r25
    af9e:	80 95       	com	r24
    afa0:	70 95       	com	r23
    afa2:	61 95       	neg	r22
    afa4:	7f 4f       	sbci	r23, 0xFF	; 255
    afa6:	8f 4f       	sbci	r24, 0xFF	; 255
    afa8:	9f 4f       	sbci	r25, 0xFF	; 255
    afaa:	28 ee       	ldi	r18, 0xE8	; 232
    afac:	33 e0       	ldi	r19, 0x03	; 3
    afae:	40 e0       	ldi	r20, 0x00	; 0
    afb0:	50 e0       	ldi	r21, 0x00	; 0
    afb2:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    afb6:	ad b7       	in	r26, 0x3d	; 61
    afb8:	be b7       	in	r27, 0x3e	; 62
    afba:	5e 96       	adiw	r26, 0x1e	; 30
    afbc:	ad bf       	out	0x3d, r26	; 61
    afbe:	be bf       	out	0x3e, r27	; 62
    afc0:	e9 a0       	ldd	r14, Y+33	; 0x21
    afc2:	fa a0       	ldd	r15, Y+34	; 0x22
    afc4:	0b a1       	ldd	r16, Y+35	; 0x23
    afc6:	1c a1       	ldd	r17, Y+36	; 0x24
    afc8:	11 23       	and	r17, r17
    afca:	14 f4       	brge	.+4      	; 0xafd0 <main+0xc04>
    afcc:	ed e2       	ldi	r30, 0x2D	; 45
    afce:	01 c0       	rjmp	.+2      	; 0xafd2 <main+0xc06>
    afd0:	eb e2       	ldi	r30, 0x2B	; 43
    afd2:	29 96       	adiw	r28, 0x09	; 9
    afd4:	ff ac       	ldd	r15, Y+63	; 0x3f
    afd6:	29 97       	sbiw	r28, 0x09	; 9
    afd8:	ff 92       	push	r15
    afda:	28 96       	adiw	r28, 0x08	; 8
    afdc:	0f ad       	ldd	r16, Y+63	; 0x3f
    afde:	28 97       	sbiw	r28, 0x08	; 8
    afe0:	0f 93       	push	r16
    afe2:	9f 93       	push	r25
    afe4:	8f 93       	push	r24
    afe6:	7f 93       	push	r23
    afe8:	6f 93       	push	r22
    afea:	5f 93       	push	r21
    afec:	4f 93       	push	r20
    afee:	3f 93       	push	r19
    aff0:	2f 93       	push	r18
    aff2:	8e 2f       	mov	r24, r30
    aff4:	0e 2e       	mov	r0, r30
    aff6:	00 0c       	add	r0, r0
    aff8:	99 0b       	sbc	r25, r25
    affa:	9f 93       	push	r25
    affc:	ef 93       	push	r30
    affe:	8e e9       	ldi	r24, 0x9E	; 158
    b000:	9e e2       	ldi	r25, 0x2E	; 46
    b002:	9f 93       	push	r25
    b004:	8f 93       	push	r24
    b006:	1f 92       	push	r1
    b008:	80 e4       	ldi	r24, 0x40	; 64
    b00a:	8f 93       	push	r24
    b00c:	3f 92       	push	r3
    b00e:	2f 92       	push	r2
    b010:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
    b014:	81 34       	cpi	r24, 0x41	; 65
    b016:	91 05       	cpc	r25, r1
    b018:	10 f0       	brcs	.+4      	; 0xb01e <main+0xc52>
    b01a:	80 e4       	ldi	r24, 0x40	; 64
    b01c:	90 e0       	ldi	r25, 0x00	; 0
    b01e:	40 e0       	ldi	r20, 0x00	; 0
    b020:	68 2f       	mov	r22, r24
    b022:	c1 01       	movw	r24, r2
    b024:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    b028:	6b a5       	ldd	r22, Y+43	; 0x2b
    b02a:	7c a5       	ldd	r23, Y+44	; 0x2c
    b02c:	8d a5       	ldd	r24, Y+45	; 0x2d
    b02e:	9e a5       	ldd	r25, Y+46	; 0x2e
    b030:	99 23       	and	r25, r25
    b032:	3c f4       	brge	.+14     	; 0xb042 <main+0xc76>
    b034:	90 95       	com	r25
    b036:	80 95       	com	r24
    b038:	70 95       	com	r23
    b03a:	61 95       	neg	r22
    b03c:	7f 4f       	sbci	r23, 0xFF	; 255
    b03e:	8f 4f       	sbci	r24, 0xFF	; 255
    b040:	9f 4f       	sbci	r25, 0xFF	; 255
    b042:	28 ee       	ldi	r18, 0xE8	; 232
    b044:	33 e0       	ldi	r19, 0x03	; 3
    b046:	40 e0       	ldi	r20, 0x00	; 0
    b048:	50 e0       	ldi	r21, 0x00	; 0
    b04a:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    b04e:	82 2e       	mov	r8, r18
    b050:	93 2e       	mov	r9, r19
    b052:	a4 2e       	mov	r10, r20
    b054:	b5 2e       	mov	r11, r21
    b056:	c6 2e       	mov	r12, r22
    b058:	d7 2e       	mov	r13, r23
    b05a:	e8 2e       	mov	r14, r24
    b05c:	f9 2e       	mov	r15, r25
    b05e:	2d b7       	in	r18, 0x3d	; 61
    b060:	3e b7       	in	r19, 0x3e	; 62
    b062:	2e 5e       	subi	r18, 0xEE	; 238
    b064:	3f 4f       	sbci	r19, 0xFF	; 255
    b066:	2d bf       	out	0x3d, r18	; 61
    b068:	3e bf       	out	0x3e, r19	; 62
    b06a:	4b a5       	ldd	r20, Y+43	; 0x2b
    b06c:	5c a5       	ldd	r21, Y+44	; 0x2c
    b06e:	6d a5       	ldd	r22, Y+45	; 0x2d
    b070:	7e a5       	ldd	r23, Y+46	; 0x2e
    b072:	77 23       	and	r23, r23
    b074:	14 f4       	brge	.+4      	; 0xb07a <main+0xcae>
    b076:	0d e2       	ldi	r16, 0x2D	; 45
    b078:	01 c0       	rjmp	.+2      	; 0xb07c <main+0xcb0>
    b07a:	0b e2       	ldi	r16, 0x2B	; 43
    b07c:	00 2e       	mov	r0, r16
    b07e:	00 0c       	add	r0, r0
    b080:	11 0b       	sbc	r17, r17
    b082:	6f a1       	ldd	r22, Y+39	; 0x27
    b084:	78 a5       	ldd	r23, Y+40	; 0x28
    b086:	89 a5       	ldd	r24, Y+41	; 0x29
    b088:	9a a5       	ldd	r25, Y+42	; 0x2a
    b08a:	99 23       	and	r25, r25
    b08c:	3c f4       	brge	.+14     	; 0xb09c <main+0xcd0>
    b08e:	90 95       	com	r25
    b090:	80 95       	com	r24
    b092:	70 95       	com	r23
    b094:	61 95       	neg	r22
    b096:	7f 4f       	sbci	r23, 0xFF	; 255
    b098:	8f 4f       	sbci	r24, 0xFF	; 255
    b09a:	9f 4f       	sbci	r25, 0xFF	; 255
    b09c:	28 ee       	ldi	r18, 0xE8	; 232
    b09e:	33 e0       	ldi	r19, 0x03	; 3
    b0a0:	40 e0       	ldi	r20, 0x00	; 0
    b0a2:	50 e0       	ldi	r21, 0x00	; 0
    b0a4:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    b0a8:	f8 2f       	mov	r31, r24
    b0aa:	99 87       	std	Y+9, r25	; 0x09
    b0ac:	8f a1       	ldd	r24, Y+39	; 0x27
    b0ae:	98 a5       	ldd	r25, Y+40	; 0x28
    b0b0:	a9 a5       	ldd	r26, Y+41	; 0x29
    b0b2:	ba a5       	ldd	r27, Y+42	; 0x2a
    b0b4:	bb 23       	and	r27, r27
    b0b6:	14 f4       	brge	.+4      	; 0xb0bc <main+0xcf0>
    b0b8:	ed e2       	ldi	r30, 0x2D	; 45
    b0ba:	01 c0       	rjmp	.+2      	; 0xb0be <main+0xcf2>
    b0bc:	eb e2       	ldi	r30, 0x2B	; 43
    b0be:	2f 96       	adiw	r28, 0x0f	; 15
    b0c0:	9f ad       	ldd	r25, Y+63	; 0x3f
    b0c2:	2f 97       	sbiw	r28, 0x0f	; 15
    b0c4:	9f 93       	push	r25
    b0c6:	2e 96       	adiw	r28, 0x0e	; 14
    b0c8:	af ad       	ldd	r26, Y+63	; 0x3f
    b0ca:	2e 97       	sbiw	r28, 0x0e	; 14
    b0cc:	af 93       	push	r26
    b0ce:	ff 92       	push	r15
    b0d0:	ef 92       	push	r14
    b0d2:	df 92       	push	r13
    b0d4:	cf 92       	push	r12
    b0d6:	bf 92       	push	r11
    b0d8:	af 92       	push	r10
    b0da:	9f 92       	push	r9
    b0dc:	8f 92       	push	r8
    b0de:	1f 93       	push	r17
    b0e0:	0f 93       	push	r16
    b0e2:	2d 96       	adiw	r28, 0x0d	; 13
    b0e4:	ef ac       	ldd	r14, Y+63	; 0x3f
    b0e6:	2d 97       	sbiw	r28, 0x0d	; 13
    b0e8:	ef 92       	push	r14
    b0ea:	2c 96       	adiw	r28, 0x0c	; 12
    b0ec:	ff ac       	ldd	r15, Y+63	; 0x3f
    b0ee:	2c 97       	sbiw	r28, 0x0c	; 12
    b0f0:	ff 92       	push	r15
    b0f2:	09 85       	ldd	r16, Y+9	; 0x09
    b0f4:	0f 93       	push	r16
    b0f6:	ff 93       	push	r31
    b0f8:	7f 93       	push	r23
    b0fa:	6f 93       	push	r22
    b0fc:	5f 93       	push	r21
    b0fe:	4f 93       	push	r20
    b100:	3f 93       	push	r19
    b102:	2f 93       	push	r18
    b104:	8e 2f       	mov	r24, r30
    b106:	0e 2e       	mov	r0, r30
    b108:	00 0c       	add	r0, r0
    b10a:	99 0b       	sbc	r25, r25
    b10c:	9f 93       	push	r25
    b10e:	ef 93       	push	r30
    b110:	85 e6       	ldi	r24, 0x65	; 101
    b112:	9e e2       	ldi	r25, 0x2E	; 46
    b114:	9f 93       	push	r25
    b116:	8f 93       	push	r24
    b118:	1f 92       	push	r1
    b11a:	80 e4       	ldi	r24, 0x40	; 64
    b11c:	8f 93       	push	r24
    b11e:	3f 92       	push	r3
    b120:	2f 92       	push	r2
    b122:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
    b126:	81 34       	cpi	r24, 0x41	; 65
    b128:	91 05       	cpc	r25, r1
    b12a:	10 f0       	brcs	.+4      	; 0xb130 <main+0xd64>
    b12c:	80 e4       	ldi	r24, 0x40	; 64
    b12e:	90 e0       	ldi	r25, 0x00	; 0
    b130:	40 e0       	ldi	r20, 0x00	; 0
    b132:	68 2f       	mov	r22, r24
    b134:	c1 01       	movw	r24, r2
    b136:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    b13a:	6f a5       	ldd	r22, Y+47	; 0x2f
    b13c:	78 a9       	ldd	r23, Y+48	; 0x30
    b13e:	89 a9       	ldd	r24, Y+49	; 0x31
    b140:	9a a9       	ldd	r25, Y+50	; 0x32
    b142:	99 23       	and	r25, r25
    b144:	3c f4       	brge	.+14     	; 0xb154 <main+0xd88>
    b146:	90 95       	com	r25
    b148:	80 95       	com	r24
    b14a:	70 95       	com	r23
    b14c:	61 95       	neg	r22
    b14e:	7f 4f       	sbci	r23, 0xFF	; 255
    b150:	8f 4f       	sbci	r24, 0xFF	; 255
    b152:	9f 4f       	sbci	r25, 0xFF	; 255
    b154:	28 ee       	ldi	r18, 0xE8	; 232
    b156:	33 e0       	ldi	r19, 0x03	; 3
    b158:	40 e0       	ldi	r20, 0x00	; 0
    b15a:	50 e0       	ldi	r21, 0x00	; 0
    b15c:	0e 94 06 63 	call	0xc60c	; 0xc60c <__divmodsi4>
    b160:	ad b7       	in	r26, 0x3d	; 61
    b162:	be b7       	in	r27, 0x3e	; 62
    b164:	5e 96       	adiw	r26, 0x1e	; 30
    b166:	ad bf       	out	0x3d, r26	; 61
    b168:	be bf       	out	0x3e, r27	; 62
    b16a:	ef a4       	ldd	r14, Y+47	; 0x2f
    b16c:	f8 a8       	ldd	r15, Y+48	; 0x30
    b16e:	09 a9       	ldd	r16, Y+49	; 0x31
    b170:	1a a9       	ldd	r17, Y+50	; 0x32
    b172:	11 23       	and	r17, r17
    b174:	14 f4       	brge	.+4      	; 0xb17a <main+0xdae>
    b176:	ed e2       	ldi	r30, 0x2D	; 45
    b178:	01 c0       	rjmp	.+2      	; 0xb17c <main+0xdb0>
    b17a:	eb e2       	ldi	r30, 0x2B	; 43
    b17c:	61 96       	adiw	r28, 0x11	; 17
    b17e:	ff ac       	ldd	r15, Y+63	; 0x3f
    b180:	61 97       	sbiw	r28, 0x11	; 17
    b182:	ff 92       	push	r15
    b184:	60 96       	adiw	r28, 0x10	; 16
    b186:	0f ad       	ldd	r16, Y+63	; 0x3f
    b188:	60 97       	sbiw	r28, 0x10	; 16
    b18a:	0f 93       	push	r16
    b18c:	9f 93       	push	r25
    b18e:	8f 93       	push	r24
    b190:	7f 93       	push	r23
    b192:	6f 93       	push	r22
    b194:	5f 93       	push	r21
    b196:	4f 93       	push	r20
    b198:	3f 93       	push	r19
    b19a:	2f 93       	push	r18
    b19c:	8e 2f       	mov	r24, r30
    b19e:	0e 2e       	mov	r0, r30
    b1a0:	00 0c       	add	r0, r0
    b1a2:	99 0b       	sbc	r25, r25
    b1a4:	9f 93       	push	r25
    b1a6:	ef 93       	push	r30
    b1a8:	87 e4       	ldi	r24, 0x47	; 71
    b1aa:	9e e2       	ldi	r25, 0x2E	; 46
    b1ac:	9f 93       	push	r25
    b1ae:	8f 93       	push	r24
    b1b0:	1f 92       	push	r1
    b1b2:	80 e4       	ldi	r24, 0x40	; 64
    b1b4:	8f 93       	push	r24
    b1b6:	3f 92       	push	r3
    b1b8:	2f 92       	push	r2
    b1ba:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
    b1be:	81 34       	cpi	r24, 0x41	; 65
    b1c0:	91 05       	cpc	r25, r1
    b1c2:	10 f0       	brcs	.+4      	; 0xb1c8 <main+0xdfc>
    b1c4:	80 e4       	ldi	r24, 0x40	; 64
    b1c6:	90 e0       	ldi	r25, 0x00	; 0
    b1c8:	40 e0       	ldi	r20, 0x00	; 0
    b1ca:	68 2f       	mov	r22, r24
    b1cc:	c1 01       	movw	r24, r2
    b1ce:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    b1d2:	8d a1       	ldd	r24, Y+37	; 0x25
    b1d4:	9e a1       	ldd	r25, Y+38	; 0x26
    b1d6:	99 23       	and	r25, r25
    b1d8:	1c f4       	brge	.+6      	; 0xb1e0 <main+0xe14>
    b1da:	91 95       	neg	r25
    b1dc:	81 95       	neg	r24
    b1de:	91 09       	sbc	r25, r1
    b1e0:	64 e6       	ldi	r22, 0x64	; 100
    b1e2:	70 e0       	ldi	r23, 0x00	; 0
    b1e4:	0e 94 d1 62 	call	0xc5a2	; 0xc5a2 <__divmodhi4>
    b1e8:	2d b7       	in	r18, 0x3d	; 61
    b1ea:	3e b7       	in	r19, 0x3e	; 62
    b1ec:	2e 5e       	subi	r18, 0xEE	; 238
    b1ee:	3f 4f       	sbci	r19, 0xFF	; 255
    b1f0:	2d bf       	out	0x3d, r18	; 61
    b1f2:	3e bf       	out	0x3e, r19	; 62
    b1f4:	ed a0       	ldd	r14, Y+37	; 0x25
    b1f6:	fe a0       	ldd	r15, Y+38	; 0x26
    b1f8:	ff 20       	and	r15, r15
    b1fa:	14 f4       	brge	.+4      	; 0xb200 <main+0xe34>
    b1fc:	2d e2       	ldi	r18, 0x2D	; 45
    b1fe:	01 c0       	rjmp	.+2      	; 0xb202 <main+0xe36>
    b200:	2b e2       	ldi	r18, 0x2B	; 43
    b202:	2b 96       	adiw	r28, 0x0b	; 11
    b204:	ff ac       	ldd	r15, Y+63	; 0x3f
    b206:	2b 97       	sbiw	r28, 0x0b	; 11
    b208:	ff 92       	push	r15
    b20a:	2a 96       	adiw	r28, 0x0a	; 10
    b20c:	0f ad       	ldd	r16, Y+63	; 0x3f
    b20e:	2a 97       	sbiw	r28, 0x0a	; 10
    b210:	0f 93       	push	r16
    b212:	9f 93       	push	r25
    b214:	8f 93       	push	r24
    b216:	7f 93       	push	r23
    b218:	6f 93       	push	r22
    b21a:	82 2f       	mov	r24, r18
    b21c:	02 2e       	mov	r0, r18
    b21e:	00 0c       	add	r0, r0
    b220:	99 0b       	sbc	r25, r25
    b222:	9f 93       	push	r25
    b224:	2f 93       	push	r18
    b226:	84 e2       	ldi	r24, 0x24	; 36
    b228:	9e e2       	ldi	r25, 0x2E	; 46
    b22a:	9f 93       	push	r25
    b22c:	8f 93       	push	r24
    b22e:	1f 92       	push	r1
    b230:	80 e4       	ldi	r24, 0x40	; 64
    b232:	8f 93       	push	r24
    b234:	3f 92       	push	r3
    b236:	2f 92       	push	r2
    b238:	0e 94 0c 69 	call	0xd218	; 0xd218 <snprintf_P>
    b23c:	81 34       	cpi	r24, 0x41	; 65
    b23e:	91 05       	cpc	r25, r1
    b240:	10 f0       	brcs	.+4      	; 0xb246 <main+0xe7a>
    b242:	80 e4       	ldi	r24, 0x40	; 64
    b244:	90 e0       	ldi	r25, 0x00	; 0
    b246:	40 e0       	ldi	r20, 0x00	; 0
    b248:	68 2f       	mov	r22, r24
    b24a:	c1 01       	movw	r24, r2
    b24c:	0e 94 ca 1a 	call	0x3594	; 0x3594 <udi_write_tx_buf>
    b250:	40 92 9d 24 	sts	0x249D, r4	; 0x80249d <usb_last.7689>
    b254:	50 92 9e 24 	sts	0x249E, r5	; 0x80249e <usb_last.7689+0x1>
    b258:	60 92 9f 24 	sts	0x249F, r6	; 0x80249f <usb_last.7689+0x2>
    b25c:	70 92 a0 24 	sts	0x24A0, r7	; 0x8024a0 <usb_last.7689+0x3>
    b260:	2d b7       	in	r18, 0x3d	; 61
    b262:	3e b7       	in	r19, 0x3e	; 62
    b264:	22 5f       	subi	r18, 0xF2	; 242
    b266:	3f 4f       	sbci	r19, 0xFF	; 255
    b268:	2d bf       	out	0x3d, r18	; 61
    b26a:	3e bf       	out	0x3e, r19	; 62
    b26c:	f8 94       	cli
    b26e:	80 91 ad 27 	lds	r24, 0x27AD	; 0x8027ad <sleepmgr_locks>
    b272:	81 11       	cpse	r24, r1
    b274:	09 c0       	rjmp	.+18     	; 0xb288 <main+0xebc>
    b276:	ae ea       	ldi	r26, 0xAE	; 174
    b278:	b7 e2       	ldi	r27, 0x27	; 39
    b27a:	e0 e0       	ldi	r30, 0x00	; 0
    b27c:	ef 5f       	subi	r30, 0xFF	; 255
    b27e:	8d 91       	ld	r24, X+
    b280:	88 23       	and	r24, r24
    b282:	e1 f3       	breq	.-8      	; 0xb27c <main+0xeb0>
    b284:	e1 11       	cpse	r30, r1
    b286:	02 c0       	rjmp	.+4      	; 0xb28c <main+0xec0>
    b288:	78 94       	sei
    b28a:	12 c0       	rjmp	.+36     	; 0xb2b0 <main+0xee4>
    b28c:	a8 e4       	ldi	r26, 0x48	; 72
    b28e:	b0 e0       	ldi	r27, 0x00	; 0
    b290:	8c 91       	ld	r24, X
    b292:	f0 e0       	ldi	r31, 0x00	; 0
    b294:	e4 5a       	subi	r30, 0xA4	; 164
    b296:	ff 4d       	sbci	r31, 0xDF	; 223
    b298:	81 7f       	andi	r24, 0xF1	; 241
    b29a:	90 81       	ld	r25, Z
    b29c:	89 2b       	or	r24, r25
    b29e:	8c 93       	st	X, r24
    b2a0:	8c 91       	ld	r24, X
    b2a2:	81 60       	ori	r24, 0x01	; 1
    b2a4:	8c 93       	st	X, r24
    b2a6:	78 94       	sei
    b2a8:	88 95       	sleep
    b2aa:	8c 91       	ld	r24, X
    b2ac:	8e 7f       	andi	r24, 0xFE	; 254
    b2ae:	8c 93       	st	X, r24
    b2b0:	8f b7       	in	r24, 0x3f	; 63
    b2b2:	8f 83       	std	Y+7, r24	; 0x07
    b2b4:	f8 94       	cli
    b2b6:	9f 81       	ldd	r25, Y+7	; 0x07
    b2b8:	80 91 50 26 	lds	r24, 0x2650	; 0x802650 <g_workmode>
    b2bc:	9f bf       	out	0x3f, r25	; 63
    b2be:	81 11       	cpse	r24, r1
    b2c0:	7a c9       	rjmp	.-3340   	; 0xa5b6 <main+0x1ea>
    b2c2:	0e 94 16 20 	call	0x402c	; 0x402c <twi2_set_leds>
    b2c6:	f8 94       	cli
    b2c8:	f8 94       	cli
    b2ca:	80 91 ad 27 	lds	r24, 0x27AD	; 0x8027ad <sleepmgr_locks>
    b2ce:	81 11       	cpse	r24, r1
    b2d0:	09 c0       	rjmp	.+18     	; 0xb2e4 <main+0xf18>
    b2d2:	ae ea       	ldi	r26, 0xAE	; 174
    b2d4:	b7 e2       	ldi	r27, 0x27	; 39
    b2d6:	e0 e0       	ldi	r30, 0x00	; 0
    b2d8:	ef 5f       	subi	r30, 0xFF	; 255
    b2da:	8d 91       	ld	r24, X+
    b2dc:	88 23       	and	r24, r24
    b2de:	e1 f3       	breq	.-8      	; 0xb2d8 <main+0xf0c>
    b2e0:	e1 11       	cpse	r30, r1
    b2e2:	02 c0       	rjmp	.+4      	; 0xb2e8 <main+0xf1c>
    b2e4:	78 94       	sei
    b2e6:	13 c0       	rjmp	.+38     	; 0xb30e <main+0xf42>
    b2e8:	a8 e4       	ldi	r26, 0x48	; 72
    b2ea:	b0 e0       	ldi	r27, 0x00	; 0
    b2ec:	8c 91       	ld	r24, X
    b2ee:	f0 e0       	ldi	r31, 0x00	; 0
    b2f0:	e4 5a       	subi	r30, 0xA4	; 164
    b2f2:	ff 4d       	sbci	r31, 0xDF	; 223
    b2f4:	98 2f       	mov	r25, r24
    b2f6:	91 7f       	andi	r25, 0xF1	; 241
    b2f8:	80 81       	ld	r24, Z
    b2fa:	89 2b       	or	r24, r25
    b2fc:	8c 93       	st	X, r24
    b2fe:	8c 91       	ld	r24, X
    b300:	81 60       	ori	r24, 0x01	; 1
    b302:	8c 93       	st	X, r24
    b304:	78 94       	sei
    b306:	88 95       	sleep
    b308:	8c 91       	ld	r24, X
    b30a:	8e 7f       	andi	r24, 0xFE	; 254
    b30c:	8c 93       	st	X, r24
    b30e:	80 e0       	ldi	r24, 0x00	; 0
    b310:	90 e0       	ldi	r25, 0x00	; 0
    b312:	eb a8       	ldd	r14, Y+51	; 0x33
    b314:	fc a8       	ldd	r15, Y+52	; 0x34
    b316:	ed be       	out	0x3d, r14	; 61
    b318:	fe be       	out	0x3e, r15	; 62
    b31a:	ce 5a       	subi	r28, 0xAE	; 174
    b31c:	df 4f       	sbci	r29, 0xFF	; 255
    b31e:	cd bf       	out	0x3d, r28	; 61
    b320:	de bf       	out	0x3e, r29	; 62
    b322:	df 91       	pop	r29
    b324:	cf 91       	pop	r28
    b326:	1f 91       	pop	r17
    b328:	0f 91       	pop	r16
    b32a:	ff 90       	pop	r15
    b32c:	ef 90       	pop	r14
    b32e:	df 90       	pop	r13
    b330:	cf 90       	pop	r12
    b332:	bf 90       	pop	r11
    b334:	af 90       	pop	r10
    b336:	9f 90       	pop	r9
    b338:	8f 90       	pop	r8
    b33a:	7f 90       	pop	r7
    b33c:	6f 90       	pop	r6
    b33e:	5f 90       	pop	r5
    b340:	4f 90       	pop	r4
    b342:	3f 90       	pop	r3
    b344:	2f 90       	pop	r2
    b346:	08 95       	ret

0000b348 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    b348:	cf 93       	push	r28
    b34a:	df 93       	push	r29
    b34c:	cd b7       	in	r28, 0x3d	; 61
    b34e:	de b7       	in	r29, 0x3e	; 62
    b350:	28 97       	sbiw	r28, 0x08	; 8
    b352:	cd bf       	out	0x3d, r28	; 61
    b354:	de bf       	out	0x3e, r29	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    b356:	8f ef       	ldi	r24, 0xFF	; 255
    b358:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x700070>
    b35c:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x700071>
    b360:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x700072>
    b364:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x700073>
    b368:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x700074>
    b36c:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x700075>
    b370:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x700076>
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
    b374:	61 e0       	ldi	r22, 0x01	; 1
    b376:	81 e4       	ldi	r24, 0x41	; 65
    b378:	90 e0       	ldi	r25, 0x00	; 0
    b37a:	0e 94 a8 62 	call	0xc550	; 0xc550 <ccp_write_io>
    b37e:	6c e1       	ldi	r22, 0x1C	; 28
    b380:	70 e0       	ldi	r23, 0x00	; 0
    b382:	82 e0       	ldi	r24, 0x02	; 2
    b384:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
    b388:	8a 83       	std	Y+2, r24	; 0x02
    b38a:	6d e1       	ldi	r22, 0x1D	; 29
    b38c:	70 e0       	ldi	r23, 0x00	; 0
    b38e:	82 e0       	ldi	r24, 0x02	; 2
    b390:	0e 94 9e 62 	call	0xc53c	; 0xc53c <nvm_read_byte>
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
    b394:	89 83       	std	Y+1, r24	; 0x01
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
    b396:	89 81       	ldd	r24, Y+1	; 0x01
    b398:	9a 81       	ldd	r25, Y+2	; 0x02
    b39a:	01 96       	adiw	r24, 0x01	; 1
    b39c:	21 f4       	brne	.+8      	; 0xb3a6 <sysclk_init+0x5e>
		cal = 0x2340;
    b39e:	80 e4       	ldi	r24, 0x40	; 64
    b3a0:	93 e2       	ldi	r25, 0x23	; 35
    b3a2:	89 83       	std	Y+1, r24	; 0x01
    b3a4:	9a 83       	std	Y+2, r25	; 0x02
    b3a6:	89 81       	ldd	r24, Y+1	; 0x01
    b3a8:	9a 81       	ldd	r25, Y+2	; 0x02
    b3aa:	8b 83       	std	Y+3, r24	; 0x03
    b3ac:	9c 83       	std	Y+4, r25	; 0x04
		DFLLRC2M.CALB=MSB(calib);
#endif
		break;

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
    b3ae:	e0 e6       	ldi	r30, 0x60	; 96
    b3b0:	f0 e0       	ldi	r31, 0x00	; 0
    b3b2:	82 83       	std	Z+2, r24	; 0x02
		DFLLRC32M.CALB=MSB(calib);
    b3b4:	8c 81       	ldd	r24, Y+4	; 0x04
    b3b6:	83 83       	std	Z+3, r24	; 0x03

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
    b3b8:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
    b3bc:	84 fd       	sbrc	r24, 4
    b3be:	21 c0       	rjmp	.+66     	; 0xb402 <sysclk_init+0xba>

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    b3c0:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
#endif
		}
		break;

	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
    b3c4:	83 fd       	sbrc	r24, 3
    b3c6:	0e c0       	rjmp	.+28     	; 0xb3e4 <sysclk_init+0x9c>

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    b3c8:	e0 e5       	ldi	r30, 0x50	; 80
    b3ca:	f0 e0       	ldi	r31, 0x00	; 0
    b3cc:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b3ce:	8f b7       	in	r24, 0x3f	; 63
    b3d0:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    b3d2:	f8 94       	cli
	return flags;
    b3d4:	9d 81       	ldd	r25, Y+5	; 0x05
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    b3d6:	80 81       	ld	r24, Z
    b3d8:	88 60       	ori	r24, 0x08	; 8
    b3da:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b3dc:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    b3de:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    b3e0:	83 ff       	sbrs	r24, 3
    b3e2:	fd cf       	rjmp	.-6      	; 0xb3de <sysclk_init+0x96>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b3e4:	8f b7       	in	r24, 0x3f	; 63
    b3e6:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    b3e8:	f8 94       	cli
	return flags;
    b3ea:	9e 81       	ldd	r25, Y+6	; 0x06
static inline void pll_config_write(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	OSC.PLLCTRL = cfg->ctrl;
    b3ec:	e0 e5       	ldi	r30, 0x50	; 80
    b3ee:	f0 e0       	ldi	r31, 0x00	; 0
    b3f0:	83 ec       	ldi	r24, 0xC3	; 195
    b3f2:	85 83       	std	Z+5, r24	; 0x05

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
	pll_config_write(cfg, pll_id);
	OSC.CTRL |= OSC_PLLEN_bm;
    b3f4:	80 81       	ld	r24, Z
    b3f6:	80 61       	ori	r24, 0x10	; 16
    b3f8:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b3fa:	9f bf       	out	0x3f, r25	; 63

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
    b3fc:	81 81       	ldd	r24, Z+1	; 0x01
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
    b3fe:	84 ff       	sbrs	r24, 4
    b400:	fd cf       	rjmp	.-6      	; 0xb3fc <sysclk_init+0xb4>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    b402:	64 e0       	ldi	r22, 0x04	; 4
    b404:	80 e4       	ldi	r24, 0x40	; 64
    b406:	90 e0       	ldi	r25, 0x00	; 0
    b408:	0e 94 a8 62 	call	0xc550	; 0xc550 <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b40c:	8f b7       	in	r24, 0x3f	; 63
    b40e:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
    b410:	f8 94       	cli
	return flags;
    b412:	98 85       	ldd	r25, Y+8	; 0x08
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    b414:	e0 e5       	ldi	r30, 0x50	; 80
    b416:	f0 e0       	ldi	r31, 0x00	; 0
    b418:	80 81       	ld	r24, Z
    b41a:	8e 7f       	andi	r24, 0xFE	; 254
    b41c:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b41e:	9f bf       	out	0x3f, r25	; 63

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
    b420:	12 82       	std	Z+2, r1	; 0x02

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b422:	8f b7       	in	r24, 0x3f	; 63
    b424:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
    b426:	f8 94       	cli
	return flags;
    b428:	9f 81       	ldd	r25, Y+7	; 0x07
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    b42a:	80 81       	ld	r24, Z
    b42c:	88 60       	ori	r24, 0x08	; 8
    b42e:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b430:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    b432:	81 81       	ldd	r24, Z+1	; 0x01
    b434:	83 ff       	sbrs	r24, 3
    b436:	fd cf       	rjmp	.-6      	; 0xb432 <sysclk_init+0xea>
		osc_enable(OSC_ID_XOSC);
		osc_wait_ready(OSC_ID_XOSC);
		break;
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
    b438:	8b e0       	ldi	r24, 0x0B	; 11
    b43a:	80 93 43 00 	sts	0x0043, r24	; 0x800043 <__TEXT_REGION_LENGTH__+0x700043>
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    b43e:	28 96       	adiw	r28, 0x08	; 8
    b440:	cd bf       	out	0x3d, r28	; 61
    b442:	de bf       	out	0x3e, r29	; 62
    b444:	df 91       	pop	r29
    b446:	cf 91       	pop	r28
    b448:	08 95       	ret

0000b44a <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    b44a:	cf 93       	push	r28
    b44c:	df 93       	push	r29
    b44e:	1f 92       	push	r1
    b450:	cd b7       	in	r28, 0x3d	; 61
    b452:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b454:	9f b7       	in	r25, 0x3f	; 63
    b456:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    b458:	f8 94       	cli
	return flags;
    b45a:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    b45c:	e8 2f       	mov	r30, r24
    b45e:	f0 e0       	ldi	r31, 0x00	; 0
    b460:	e0 59       	subi	r30, 0x90	; 144
    b462:	ff 4f       	sbci	r31, 0xFF	; 255
    b464:	60 95       	com	r22
    b466:	80 81       	ld	r24, Z
    b468:	68 23       	and	r22, r24
    b46a:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b46c:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    b46e:	0f 90       	pop	r0
    b470:	df 91       	pop	r29
    b472:	cf 91       	pop	r28
    b474:	08 95       	ret

0000b476 <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    b476:	cf 93       	push	r28
    b478:	df 93       	push	r29
    b47a:	1f 92       	push	r1
    b47c:	cd b7       	in	r28, 0x3d	; 61
    b47e:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b480:	9f b7       	in	r25, 0x3f	; 63
    b482:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    b484:	f8 94       	cli
	return flags;
    b486:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    b488:	e8 2f       	mov	r30, r24
    b48a:	f0 e0       	ldi	r31, 0x00	; 0
    b48c:	e0 59       	subi	r30, 0x90	; 144
    b48e:	ff 4f       	sbci	r31, 0xFF	; 255
    b490:	80 81       	ld	r24, Z
    b492:	68 2b       	or	r22, r24
    b494:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b496:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    b498:	0f 90       	pop	r0
    b49a:	df 91       	pop	r29
    b49c:	cf 91       	pop	r28
    b49e:	08 95       	ret

0000b4a0 <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
    b4a0:	cf 93       	push	r28
    b4a2:	df 93       	push	r29
    b4a4:	1f 92       	push	r1
    b4a6:	1f 92       	push	r1
    b4a8:	cd b7       	in	r28, 0x3d	; 61
    b4aa:	de b7       	in	r29, 0x3e	; 62

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
    b4ac:	86 30       	cpi	r24, 0x06	; 6
    b4ae:	11 f0       	breq	.+4      	; 0xb4b4 <sysclk_enable_usb+0x14>
		prescaler = CLK_USBPSDIV_8_gc;
	}
	else {
		prescaler = 0;
    b4b0:	60 e0       	ldi	r22, 0x00	; 0
    b4b2:	01 c0       	rjmp	.+2      	; 0xb4b6 <sysclk_enable_usb+0x16>
	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
		prescaler = CLK_USBPSDIV_8_gc;
    b4b4:	68 e1       	ldi	r22, 0x18	; 24
    b4b6:	80 91 51 00 	lds	r24, 0x0051	; 0x800051 <__TEXT_REGION_LENGTH__+0x700051>
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
    b4ba:	81 fd       	sbrc	r24, 1
    b4bc:	2a c0       	rjmp	.+84     	; 0xb512 <sysclk_enable_usb+0x72>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b4be:	8f b7       	in	r24, 0x3f	; 63
    b4c0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    b4c2:	f8 94       	cli
	return flags;
    b4c4:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    b4c6:	e0 e5       	ldi	r30, 0x50	; 80
    b4c8:	f0 e0       	ldi	r31, 0x00	; 0
    b4ca:	80 81       	ld	r24, Z
    b4cc:	82 60       	ori	r24, 0x02	; 2
    b4ce:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b4d0:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    b4d2:	81 81       	ldd	r24, Z+1	; 0x01
    b4d4:	81 ff       	sbrs	r24, 1
    b4d6:	fd cf       	rjmp	.-6      	; 0xb4d2 <sysclk_enable_usb+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    b4d8:	8f b7       	in	r24, 0x3f	; 63
    b4da:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    b4dc:	f8 94       	cli
	return flags;
    b4de:	9a 81       	ldd	r25, Y+2	; 0x02
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
    b4e0:	a0 e5       	ldi	r26, 0x50	; 80
    b4e2:	b0 e0       	ldi	r27, 0x00	; 0
    b4e4:	16 96       	adiw	r26, 0x06	; 6
    b4e6:	8c 91       	ld	r24, X
    b4e8:	16 97       	sbiw	r26, 0x06	; 6
    b4ea:	89 7f       	andi	r24, 0xF9	; 249
    b4ec:	16 96       	adiw	r26, 0x06	; 6
    b4ee:	8c 93       	st	X, r24
    b4f0:	16 97       	sbiw	r26, 0x06	; 6
		else if (ref_id == OSC_ID_USBSOF) {
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
    b4f2:	e0 e6       	ldi	r30, 0x60	; 96
    b4f4:	f0 e0       	ldi	r31, 0x00	; 0
    b4f6:	80 e8       	ldi	r24, 0x80	; 128
    b4f8:	85 83       	std	Z+5, r24	; 0x05
			DFLLRC32M.COMP2 = 0xBB;
    b4fa:	8b eb       	ldi	r24, 0xBB	; 187
    b4fc:	86 83       	std	Z+6, r24	; 0x06
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
    b4fe:	16 96       	adiw	r26, 0x06	; 6
    b500:	8c 91       	ld	r24, X
    b502:	16 97       	sbiw	r26, 0x06	; 6
    b504:	84 60       	ori	r24, 0x04	; 4
    b506:	16 96       	adiw	r26, 0x06	; 6
    b508:	8c 93       	st	X, r24
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
    b50a:	80 81       	ld	r24, Z
    b50c:	81 60       	ori	r24, 0x01	; 1
    b50e:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    b510:	9f bf       	out	0x3f, r25	; 63
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
    b512:	63 60       	ori	r22, 0x03	; 3
    b514:	84 e4       	ldi	r24, 0x44	; 68
    b516:	90 e0       	ldi	r25, 0x00	; 0
    b518:	0e 94 a8 62 	call	0xc550	; 0xc550 <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
    b51c:	60 e4       	ldi	r22, 0x40	; 64
    b51e:	80 e0       	ldi	r24, 0x00	; 0
    b520:	94 df       	rcall	.-216    	; 0xb44a <sysclk_enable_module>
}
    b522:	0f 90       	pop	r0
    b524:	0f 90       	pop	r0
    b526:	df 91       	pop	r29
    b528:	cf 91       	pop	r28
    b52a:	08 95       	ret

0000b52c <udi_cdc_comm_disable>:
    b52c:	80 91 6c 27 	lds	r24, 0x276C	; 0x80276c <udi_cdc_nb_comm_enabled>
    b530:	81 50       	subi	r24, 0x01	; 1
    b532:	80 93 6c 27 	sts	0x276C, r24	; 0x80276c <udi_cdc_nb_comm_enabled>
    b536:	08 95       	ret

0000b538 <udi_cdc_data_setup>:
    b538:	80 e0       	ldi	r24, 0x00	; 0
    b53a:	08 95       	ret

0000b53c <udi_cdc_getsetting>:
    b53c:	80 e0       	ldi	r24, 0x00	; 0
    b53e:	08 95       	ret

0000b540 <udi_cdc_line_coding_received>:
    b540:	6a e7       	ldi	r22, 0x7A	; 122
    b542:	77 e2       	ldi	r23, 0x27	; 39
    b544:	80 e0       	ldi	r24, 0x00	; 0
    b546:	0c 94 dc 51 	jmp	0xa3b8	; 0xa3b8 <usb_callback_config>
    b54a:	08 95       	ret

0000b54c <udi_cdc_comm_enable>:
    b54c:	10 92 6c 27 	sts	0x276C, r1	; 0x80276c <udi_cdc_nb_comm_enabled>
    b550:	10 92 78 27 	sts	0x2778, r1	; 0x802778 <udi_cdc_state>
    b554:	10 92 79 27 	sts	0x2779, r1	; 0x802779 <udi_cdc_state+0x1>
    b558:	ee e6       	ldi	r30, 0x6E	; 110
    b55a:	f7 e2       	ldi	r31, 0x27	; 39
    b55c:	81 ea       	ldi	r24, 0xA1	; 161
    b55e:	80 83       	st	Z, r24
    b560:	80 e2       	ldi	r24, 0x20	; 32
    b562:	81 83       	std	Z+1, r24	; 0x01
    b564:	12 82       	std	Z+2, r1	; 0x02
    b566:	13 82       	std	Z+3, r1	; 0x03
    b568:	14 82       	std	Z+4, r1	; 0x04
    b56a:	15 82       	std	Z+5, r1	; 0x05
    b56c:	82 e0       	ldi	r24, 0x02	; 2
    b56e:	90 e0       	ldi	r25, 0x00	; 0
    b570:	86 83       	std	Z+6, r24	; 0x06
    b572:	97 83       	std	Z+7, r25	; 0x07
    b574:	10 86       	std	Z+8, r1	; 0x08
    b576:	11 86       	std	Z+9, r1	; 0x09
    b578:	ea e7       	ldi	r30, 0x7A	; 122
    b57a:	f7 e2       	ldi	r31, 0x27	; 39
    b57c:	80 e0       	ldi	r24, 0x00	; 0
    b57e:	92 ec       	ldi	r25, 0xC2	; 194
    b580:	a1 e0       	ldi	r26, 0x01	; 1
    b582:	b0 e0       	ldi	r27, 0x00	; 0
    b584:	80 83       	st	Z, r24
    b586:	91 83       	std	Z+1, r25	; 0x01
    b588:	a2 83       	std	Z+2, r26	; 0x02
    b58a:	b3 83       	std	Z+3, r27	; 0x03
    b58c:	14 82       	std	Z+4, r1	; 0x04
    b58e:	15 82       	std	Z+5, r1	; 0x05
    b590:	88 e0       	ldi	r24, 0x08	; 8
    b592:	86 83       	std	Z+6, r24	; 0x06
    b594:	bf 01       	movw	r22, r30
    b596:	80 e0       	ldi	r24, 0x00	; 0
    b598:	0e 94 dc 51 	call	0xa3b8	; 0xa3b8 <usb_callback_config>
    b59c:	0e 94 d5 51 	call	0xa3aa	; 0xa3aa <usb_callback_cdc_enable>
    b5a0:	88 23       	and	r24, r24
    b5a2:	29 f0       	breq	.+10     	; 0xb5ae <udi_cdc_comm_enable+0x62>
    b5a4:	90 91 6c 27 	lds	r25, 0x276C	; 0x80276c <udi_cdc_nb_comm_enabled>
    b5a8:	9f 5f       	subi	r25, 0xFF	; 255
    b5aa:	90 93 6c 27 	sts	0x276C, r25	; 0x80276c <udi_cdc_nb_comm_enabled>
    b5ae:	08 95       	ret

0000b5b0 <udi_cdc_tx_send>:
    b5b0:	ff 92       	push	r15
    b5b2:	0f 93       	push	r16
    b5b4:	1f 93       	push	r17
    b5b6:	cf 93       	push	r28
    b5b8:	df 93       	push	r29
    b5ba:	1f 92       	push	r1
    b5bc:	cd b7       	in	r28, 0x3d	; 61
    b5be:	de b7       	in	r29, 0x3e	; 62
    b5c0:	80 91 5a 26 	lds	r24, 0x265A	; 0x80265a <udi_cdc_tx_trans_ongoing>
    b5c4:	81 11       	cpse	r24, r1
    b5c6:	9f c0       	rjmp	.+318    	; 0xb706 <udi_cdc_tx_send+0x156>
    b5c8:	0e 94 00 45 	call	0x8a00	; 0x8a00 <udd_is_high_speed>
    b5cc:	88 23       	and	r24, r24
    b5ce:	51 f0       	breq	.+20     	; 0xb5e4 <udi_cdc_tx_send+0x34>
    b5d0:	00 91 5b 26 	lds	r16, 0x265B	; 0x80265b <udi_cdc_tx_sof_num>
    b5d4:	10 91 5c 26 	lds	r17, 0x265C	; 0x80265c <udi_cdc_tx_sof_num+0x1>
    b5d8:	0e 94 0d 45 	call	0x8a1a	; 0x8a1a <udd_get_micro_frame_number>
    b5dc:	08 17       	cp	r16, r24
    b5de:	19 07       	cpc	r17, r25
    b5e0:	59 f4       	brne	.+22     	; 0xb5f8 <udi_cdc_tx_send+0x48>
    b5e2:	91 c0       	rjmp	.+290    	; 0xb706 <udi_cdc_tx_send+0x156>
    b5e4:	00 91 5b 26 	lds	r16, 0x265B	; 0x80265b <udi_cdc_tx_sof_num>
    b5e8:	10 91 5c 26 	lds	r17, 0x265C	; 0x80265c <udi_cdc_tx_sof_num+0x1>
    b5ec:	0e 94 08 45 	call	0x8a10	; 0x8a10 <udd_get_frame_number>
    b5f0:	08 17       	cp	r16, r24
    b5f2:	19 07       	cpc	r17, r25
    b5f4:	09 f4       	brne	.+2      	; 0xb5f8 <udi_cdc_tx_send+0x48>
    b5f6:	87 c0       	rjmp	.+270    	; 0xb706 <udi_cdc_tx_send+0x156>
    b5f8:	8f b7       	in	r24, 0x3f	; 63
    b5fa:	89 83       	std	Y+1, r24	; 0x01
    b5fc:	f8 94       	cli
    b5fe:	19 81       	ldd	r17, Y+1	; 0x01
    b600:	00 91 5d 26 	lds	r16, 0x265D	; 0x80265d <udi_cdc_tx_buf_sel>
    b604:	e0 2f       	mov	r30, r16
    b606:	f0 e0       	ldi	r31, 0x00	; 0
    b608:	ee 0f       	add	r30, r30
    b60a:	ff 1f       	adc	r31, r31
    b60c:	e2 5a       	subi	r30, 0xA2	; 162
    b60e:	f9 4d       	sbci	r31, 0xD9	; 217
    b610:	80 81       	ld	r24, Z
    b612:	91 81       	ldd	r25, Z+1	; 0x01
    b614:	89 2b       	or	r24, r25
    b616:	09 f5       	brne	.+66     	; 0xb65a <udi_cdc_tx_send+0xaa>
    b618:	80 91 57 26 	lds	r24, 0x2657	; 0x802657 <sof_zlp_counter.5059>
    b61c:	90 91 58 26 	lds	r25, 0x2658	; 0x802658 <sof_zlp_counter.5059+0x1>
    b620:	01 96       	adiw	r24, 0x01	; 1
    b622:	80 93 57 26 	sts	0x2657, r24	; 0x802657 <sof_zlp_counter.5059>
    b626:	90 93 58 26 	sts	0x2658, r25	; 0x802658 <sof_zlp_counter.5059+0x1>
    b62a:	0e 94 00 45 	call	0x8a00	; 0x8a00 <udd_is_high_speed>
    b62e:	81 11       	cpse	r24, r1
    b630:	07 c0       	rjmp	.+14     	; 0xb640 <udi_cdc_tx_send+0x90>
    b632:	80 91 57 26 	lds	r24, 0x2657	; 0x802657 <sof_zlp_counter.5059>
    b636:	90 91 58 26 	lds	r25, 0x2658	; 0x802658 <sof_zlp_counter.5059+0x1>
    b63a:	84 36       	cpi	r24, 0x64	; 100
    b63c:	91 05       	cpc	r25, r1
    b63e:	58 f0       	brcs	.+22     	; 0xb656 <udi_cdc_tx_send+0xa6>
    b640:	0e 94 00 45 	call	0x8a00	; 0x8a00 <udd_is_high_speed>
    b644:	88 23       	and	r24, r24
    b646:	49 f0       	breq	.+18     	; 0xb65a <udi_cdc_tx_send+0xaa>
    b648:	80 91 57 26 	lds	r24, 0x2657	; 0x802657 <sof_zlp_counter.5059>
    b64c:	90 91 58 26 	lds	r25, 0x2658	; 0x802658 <sof_zlp_counter.5059+0x1>
    b650:	80 32       	cpi	r24, 0x20	; 32
    b652:	93 40       	sbci	r25, 0x03	; 3
    b654:	10 f4       	brcc	.+4      	; 0xb65a <udi_cdc_tx_send+0xaa>
    b656:	1f bf       	out	0x3f, r17	; 63
    b658:	56 c0       	rjmp	.+172    	; 0xb706 <udi_cdc_tx_send+0x156>
    b65a:	10 92 57 26 	sts	0x2657, r1	; 0x802657 <sof_zlp_counter.5059>
    b65e:	10 92 58 26 	sts	0x2658, r1	; 0x802658 <sof_zlp_counter.5059+0x1>
    b662:	80 91 59 26 	lds	r24, 0x2659	; 0x802659 <udi_cdc_tx_both_buf_to_send>
    b666:	81 11       	cpse	r24, r1
    b668:	06 c0       	rjmp	.+12     	; 0xb676 <udi_cdc_tx_send+0xc6>
    b66a:	81 e0       	ldi	r24, 0x01	; 1
    b66c:	01 11       	cpse	r16, r1
    b66e:	80 e0       	ldi	r24, 0x00	; 0
    b670:	80 93 5d 26 	sts	0x265D, r24	; 0x80265d <udi_cdc_tx_buf_sel>
    b674:	04 c0       	rjmp	.+8      	; 0xb67e <udi_cdc_tx_send+0xce>
    b676:	81 e0       	ldi	r24, 0x01	; 1
    b678:	01 11       	cpse	r16, r1
    b67a:	80 e0       	ldi	r24, 0x00	; 0
    b67c:	08 2f       	mov	r16, r24
    b67e:	81 e0       	ldi	r24, 0x01	; 1
    b680:	80 93 5a 26 	sts	0x265A, r24	; 0x80265a <udi_cdc_tx_trans_ongoing>
    b684:	1f bf       	out	0x3f, r17	; 63
    b686:	10 e0       	ldi	r17, 0x00	; 0
    b688:	f8 01       	movw	r30, r16
    b68a:	ee 0f       	add	r30, r30
    b68c:	ff 1f       	adc	r31, r31
    b68e:	e2 5a       	subi	r30, 0xA2	; 162
    b690:	f9 4d       	sbci	r31, 0xD9	; 217
    b692:	80 81       	ld	r24, Z
    b694:	91 81       	ldd	r25, Z+1	; 0x01
    b696:	ff 24       	eor	r15, r15
    b698:	f3 94       	inc	r15
    b69a:	80 34       	cpi	r24, 0x40	; 64
    b69c:	91 05       	cpc	r25, r1
    b69e:	09 f4       	brne	.+2      	; 0xb6a2 <udi_cdc_tx_send+0xf2>
    b6a0:	f1 2c       	mov	r15, r1
    b6a2:	80 34       	cpi	r24, 0x40	; 64
    b6a4:	91 05       	cpc	r25, r1
    b6a6:	91 f0       	breq	.+36     	; 0xb6cc <udi_cdc_tx_send+0x11c>
    b6a8:	0e 94 00 45 	call	0x8a00	; 0x8a00 <udd_is_high_speed>
    b6ac:	88 23       	and	r24, r24
    b6ae:	39 f0       	breq	.+14     	; 0xb6be <udi_cdc_tx_send+0x10e>
    b6b0:	0e 94 0d 45 	call	0x8a1a	; 0x8a1a <udd_get_micro_frame_number>
    b6b4:	80 93 5b 26 	sts	0x265B, r24	; 0x80265b <udi_cdc_tx_sof_num>
    b6b8:	90 93 5c 26 	sts	0x265C, r25	; 0x80265c <udi_cdc_tx_sof_num+0x1>
    b6bc:	0b c0       	rjmp	.+22     	; 0xb6d4 <udi_cdc_tx_send+0x124>
    b6be:	0e 94 08 45 	call	0x8a10	; 0x8a10 <udd_get_frame_number>
    b6c2:	80 93 5b 26 	sts	0x265B, r24	; 0x80265b <udi_cdc_tx_sof_num>
    b6c6:	90 93 5c 26 	sts	0x265C, r25	; 0x80265c <udi_cdc_tx_sof_num+0x1>
    b6ca:	04 c0       	rjmp	.+8      	; 0xb6d4 <udi_cdc_tx_send+0x124>
    b6cc:	10 92 5b 26 	sts	0x265B, r1	; 0x80265b <udi_cdc_tx_sof_num>
    b6d0:	10 92 5c 26 	sts	0x265C, r1	; 0x80265c <udi_cdc_tx_sof_num+0x1>
    b6d4:	f8 01       	movw	r30, r16
    b6d6:	ee 0f       	add	r30, r30
    b6d8:	ff 1f       	adc	r31, r31
    b6da:	e2 5a       	subi	r30, 0xA2	; 162
    b6dc:	f9 4d       	sbci	r31, 0xD9	; 217
    b6de:	20 81       	ld	r18, Z
    b6e0:	31 81       	ldd	r19, Z+1	; 0x01
    b6e2:	a8 01       	movw	r20, r16
    b6e4:	00 24       	eor	r0, r0
    b6e6:	56 95       	lsr	r21
    b6e8:	47 95       	ror	r20
    b6ea:	07 94       	ror	r0
    b6ec:	56 95       	lsr	r21
    b6ee:	47 95       	ror	r20
    b6f0:	07 94       	ror	r0
    b6f2:	54 2f       	mov	r21, r20
    b6f4:	40 2d       	mov	r20, r0
    b6f6:	4e 59       	subi	r20, 0x9E	; 158
    b6f8:	59 4d       	sbci	r21, 0xD9	; 217
    b6fa:	0d e8       	ldi	r16, 0x8D	; 141
    b6fc:	1b e5       	ldi	r17, 0x5B	; 91
    b6fe:	6f 2d       	mov	r22, r15
    b700:	81 e8       	ldi	r24, 0x81	; 129
    b702:	0e 94 f1 45 	call	0x8be2	; 0x8be2 <udd_ep_run>
    b706:	0f 90       	pop	r0
    b708:	df 91       	pop	r29
    b70a:	cf 91       	pop	r28
    b70c:	1f 91       	pop	r17
    b70e:	0f 91       	pop	r16
    b710:	ff 90       	pop	r15
    b712:	08 95       	ret

0000b714 <udi_cdc_data_sof_notify>:
    b714:	80 e0       	ldi	r24, 0x00	; 0
    b716:	4c cf       	rjmp	.-360    	; 0xb5b0 <udi_cdc_tx_send>
    b718:	08 95       	ret

0000b71a <udi_cdc_data_sent>:
    b71a:	81 11       	cpse	r24, r1
    b71c:	1a c0       	rjmp	.+52     	; 0xb752 <udi_cdc_data_sent+0x38>
    b71e:	20 91 5d 26 	lds	r18, 0x265D	; 0x80265d <udi_cdc_tx_buf_sel>
    b722:	81 e0       	ldi	r24, 0x01	; 1
    b724:	90 e0       	ldi	r25, 0x00	; 0
    b726:	22 23       	and	r18, r18
    b728:	11 f0       	breq	.+4      	; 0xb72e <udi_cdc_data_sent+0x14>
    b72a:	80 e0       	ldi	r24, 0x00	; 0
    b72c:	90 e0       	ldi	r25, 0x00	; 0
    b72e:	88 0f       	add	r24, r24
    b730:	99 1f       	adc	r25, r25
    b732:	fc 01       	movw	r30, r24
    b734:	e2 5a       	subi	r30, 0xA2	; 162
    b736:	f9 4d       	sbci	r31, 0xD9	; 217
    b738:	10 82       	st	Z, r1
    b73a:	11 82       	std	Z+1, r1	; 0x01
    b73c:	10 92 59 26 	sts	0x2659, r1	; 0x802659 <udi_cdc_tx_both_buf_to_send>
    b740:	10 92 5a 26 	sts	0x265A, r1	; 0x80265a <udi_cdc_tx_trans_ongoing>
    b744:	67 2b       	or	r22, r23
    b746:	19 f0       	breq	.+6      	; 0xb74e <udi_cdc_data_sent+0x34>
    b748:	80 e0       	ldi	r24, 0x00	; 0
    b74a:	0e 94 e3 51 	call	0xa3c6	; 0xa3c6 <usb_callback_tx_empty_notify>
    b74e:	80 e0       	ldi	r24, 0x00	; 0
    b750:	2f cf       	rjmp	.-418    	; 0xb5b0 <udi_cdc_tx_send>
    b752:	08 95       	ret

0000b754 <udi_cdc_data_disable>:
    b754:	80 91 6b 27 	lds	r24, 0x276B	; 0x80276b <udi_cdc_nb_data_enabled>
    b758:	81 50       	subi	r24, 0x01	; 1
    b75a:	80 93 6b 27 	sts	0x276B, r24	; 0x80276b <udi_cdc_nb_data_enabled>
    b75e:	80 91 6b 27 	lds	r24, 0x276B	; 0x80276b <udi_cdc_nb_data_enabled>
    b762:	0e 94 d9 51 	call	0xa3b2	; 0xa3b2 <usb_callback_cdc_disable>
    b766:	10 92 6a 27 	sts	0x276A, r1	; 0x80276a <udi_cdc_data_running>
    b76a:	08 95       	ret

0000b76c <udi_cdc_comm_setup>:
    b76c:	cf 93       	push	r28
    b76e:	df 93       	push	r29
    b770:	80 91 9d 27 	lds	r24, 0x279D	; 0x80279d <udd_g_ctrlreq>
    b774:	88 23       	and	r24, r24
    b776:	e4 f4       	brge	.+56     	; 0xb7b0 <udi_cdc_comm_setup+0x44>
    b778:	80 76       	andi	r24, 0x60	; 96
    b77a:	80 32       	cpi	r24, 0x20	; 32
    b77c:	09 f0       	breq	.+2      	; 0xb780 <udi_cdc_comm_setup+0x14>
    b77e:	49 c0       	rjmp	.+146    	; 0xb812 <udi_cdc_comm_setup+0xa6>
    b780:	80 91 9e 27 	lds	r24, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    b784:	81 32       	cpi	r24, 0x21	; 33
    b786:	09 f0       	breq	.+2      	; 0xb78a <udi_cdc_comm_setup+0x1e>
    b788:	46 c0       	rjmp	.+140    	; 0xb816 <udi_cdc_comm_setup+0xaa>
    b78a:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    b78e:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    b792:	07 97       	sbiw	r24, 0x07	; 7
    b794:	09 f0       	breq	.+2      	; 0xb798 <udi_cdc_comm_setup+0x2c>
    b796:	41 c0       	rjmp	.+130    	; 0xb81a <udi_cdc_comm_setup+0xae>
    b798:	ed e9       	ldi	r30, 0x9D	; 157
    b79a:	f7 e2       	ldi	r31, 0x27	; 39
    b79c:	8a e7       	ldi	r24, 0x7A	; 122
    b79e:	97 e2       	ldi	r25, 0x27	; 39
    b7a0:	80 87       	std	Z+8, r24	; 0x08
    b7a2:	91 87       	std	Z+9, r25	; 0x09
    b7a4:	87 e0       	ldi	r24, 0x07	; 7
    b7a6:	90 e0       	ldi	r25, 0x00	; 0
    b7a8:	82 87       	std	Z+10, r24	; 0x0a
    b7aa:	93 87       	std	Z+11, r25	; 0x0b
    b7ac:	81 e0       	ldi	r24, 0x01	; 1
    b7ae:	3c c0       	rjmp	.+120    	; 0xb828 <udi_cdc_comm_setup+0xbc>
    b7b0:	80 76       	andi	r24, 0x60	; 96
    b7b2:	80 32       	cpi	r24, 0x20	; 32
    b7b4:	a1 f5       	brne	.+104    	; 0xb81e <udi_cdc_comm_setup+0xb2>
    b7b6:	80 91 9e 27 	lds	r24, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    b7ba:	80 32       	cpi	r24, 0x20	; 32
    b7bc:	19 f0       	breq	.+6      	; 0xb7c4 <udi_cdc_comm_setup+0x58>
    b7be:	82 32       	cpi	r24, 0x22	; 34
    b7c0:	b9 f0       	breq	.+46     	; 0xb7f0 <udi_cdc_comm_setup+0x84>
    b7c2:	2f c0       	rjmp	.+94     	; 0xb822 <udi_cdc_comm_setup+0xb6>
    b7c4:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    b7c8:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    b7cc:	07 97       	sbiw	r24, 0x07	; 7
    b7ce:	59 f5       	brne	.+86     	; 0xb826 <udi_cdc_comm_setup+0xba>
    b7d0:	ed e9       	ldi	r30, 0x9D	; 157
    b7d2:	f7 e2       	ldi	r31, 0x27	; 39
    b7d4:	80 ea       	ldi	r24, 0xA0	; 160
    b7d6:	9a e5       	ldi	r25, 0x5A	; 90
    b7d8:	84 87       	std	Z+12, r24	; 0x0c
    b7da:	95 87       	std	Z+13, r25	; 0x0d
    b7dc:	8a e7       	ldi	r24, 0x7A	; 122
    b7de:	97 e2       	ldi	r25, 0x27	; 39
    b7e0:	80 87       	std	Z+8, r24	; 0x08
    b7e2:	91 87       	std	Z+9, r25	; 0x09
    b7e4:	87 e0       	ldi	r24, 0x07	; 7
    b7e6:	90 e0       	ldi	r25, 0x00	; 0
    b7e8:	82 87       	std	Z+10, r24	; 0x0a
    b7ea:	93 87       	std	Z+11, r25	; 0x0b
    b7ec:	81 e0       	ldi	r24, 0x01	; 1
    b7ee:	1c c0       	rjmp	.+56     	; 0xb828 <udi_cdc_comm_setup+0xbc>
    b7f0:	cd e9       	ldi	r28, 0x9D	; 157
    b7f2:	d7 e2       	ldi	r29, 0x27	; 39
    b7f4:	6a 81       	ldd	r22, Y+2	; 0x02
    b7f6:	61 70       	andi	r22, 0x01	; 1
    b7f8:	80 e0       	ldi	r24, 0x00	; 0
    b7fa:	0e 94 dd 51 	call	0xa3ba	; 0xa3ba <usb_callback_cdc_set_dtr>
    b7fe:	6a 81       	ldd	r22, Y+2	; 0x02
    b800:	7b 81       	ldd	r23, Y+3	; 0x03
    b802:	76 95       	lsr	r23
    b804:	67 95       	ror	r22
    b806:	61 70       	andi	r22, 0x01	; 1
    b808:	80 e0       	ldi	r24, 0x00	; 0
    b80a:	0e 94 de 51 	call	0xa3bc	; 0xa3bc <usb_callback_cdc_set_rts>
    b80e:	81 e0       	ldi	r24, 0x01	; 1
    b810:	0b c0       	rjmp	.+22     	; 0xb828 <udi_cdc_comm_setup+0xbc>
    b812:	80 e0       	ldi	r24, 0x00	; 0
    b814:	09 c0       	rjmp	.+18     	; 0xb828 <udi_cdc_comm_setup+0xbc>
    b816:	80 e0       	ldi	r24, 0x00	; 0
    b818:	07 c0       	rjmp	.+14     	; 0xb828 <udi_cdc_comm_setup+0xbc>
    b81a:	80 e0       	ldi	r24, 0x00	; 0
    b81c:	05 c0       	rjmp	.+10     	; 0xb828 <udi_cdc_comm_setup+0xbc>
    b81e:	80 e0       	ldi	r24, 0x00	; 0
    b820:	03 c0       	rjmp	.+6      	; 0xb828 <udi_cdc_comm_setup+0xbc>
    b822:	80 e0       	ldi	r24, 0x00	; 0
    b824:	01 c0       	rjmp	.+2      	; 0xb828 <udi_cdc_comm_setup+0xbc>
    b826:	80 e0       	ldi	r24, 0x00	; 0
    b828:	df 91       	pop	r29
    b82a:	cf 91       	pop	r28
    b82c:	08 95       	ret

0000b82e <udi_cdc_multi_get_nb_received_data>:
    b82e:	cf 93       	push	r28
    b830:	df 93       	push	r29
    b832:	1f 92       	push	r1
    b834:	cd b7       	in	r28, 0x3d	; 61
    b836:	de b7       	in	r29, 0x3e	; 62
    b838:	8f b7       	in	r24, 0x3f	; 63
    b83a:	89 83       	std	Y+1, r24	; 0x01
    b83c:	f8 94       	cli
    b83e:	49 81       	ldd	r20, Y+1	; 0x01
    b840:	20 91 e3 26 	lds	r18, 0x26E3	; 0x8026e3 <udi_cdc_rx_pos>
    b844:	30 91 e4 26 	lds	r19, 0x26E4	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b848:	e0 91 e5 26 	lds	r30, 0x26E5	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b84c:	f0 e0       	ldi	r31, 0x00	; 0
    b84e:	ee 0f       	add	r30, r30
    b850:	ff 1f       	adc	r31, r31
    b852:	ea 51       	subi	r30, 0x1A	; 26
    b854:	f9 4d       	sbci	r31, 0xD9	; 217
    b856:	80 81       	ld	r24, Z
    b858:	91 81       	ldd	r25, Z+1	; 0x01
    b85a:	4f bf       	out	0x3f, r20	; 63
    b85c:	82 1b       	sub	r24, r18
    b85e:	93 0b       	sbc	r25, r19
    b860:	0f 90       	pop	r0
    b862:	df 91       	pop	r29
    b864:	cf 91       	pop	r28
    b866:	08 95       	ret

0000b868 <udi_cdc_get_nb_received_data>:
    b868:	80 e0       	ldi	r24, 0x00	; 0
    b86a:	e1 cf       	rjmp	.-62     	; 0xb82e <udi_cdc_multi_get_nb_received_data>
    b86c:	08 95       	ret

0000b86e <udi_cdc_multi_is_rx_ready>:
    b86e:	df df       	rcall	.-66     	; 0xb82e <udi_cdc_multi_get_nb_received_data>
    b870:	21 e0       	ldi	r18, 0x01	; 1
    b872:	89 2b       	or	r24, r25
    b874:	09 f4       	brne	.+2      	; 0xb878 <udi_cdc_multi_is_rx_ready+0xa>
    b876:	20 e0       	ldi	r18, 0x00	; 0
    b878:	82 2f       	mov	r24, r18
    b87a:	08 95       	ret

0000b87c <udi_cdc_rx_start>:
    b87c:	0f 93       	push	r16
    b87e:	1f 93       	push	r17
    b880:	cf 93       	push	r28
    b882:	df 93       	push	r29
    b884:	1f 92       	push	r1
    b886:	cd b7       	in	r28, 0x3d	; 61
    b888:	de b7       	in	r29, 0x3e	; 62
    b88a:	8f b7       	in	r24, 0x3f	; 63
    b88c:	89 83       	std	Y+1, r24	; 0x01
    b88e:	f8 94       	cli
    b890:	99 81       	ldd	r25, Y+1	; 0x01
    b892:	20 91 e5 26 	lds	r18, 0x26E5	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b896:	80 91 e2 26 	lds	r24, 0x26E2	; 0x8026e2 <udi_cdc_rx_trans_ongoing>
    b89a:	81 11       	cpse	r24, r1
    b89c:	10 c0       	rjmp	.+32     	; 0xb8be <udi_cdc_rx_start+0x42>
    b89e:	60 91 e3 26 	lds	r22, 0x26E3	; 0x8026e3 <udi_cdc_rx_pos>
    b8a2:	70 91 e4 26 	lds	r23, 0x26E4	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b8a6:	02 2f       	mov	r16, r18
    b8a8:	10 e0       	ldi	r17, 0x00	; 0
    b8aa:	f8 01       	movw	r30, r16
    b8ac:	ee 0f       	add	r30, r30
    b8ae:	ff 1f       	adc	r31, r31
    b8b0:	ea 51       	subi	r30, 0x1A	; 26
    b8b2:	f9 4d       	sbci	r31, 0xD9	; 217
    b8b4:	40 81       	ld	r20, Z
    b8b6:	51 81       	ldd	r21, Z+1	; 0x01
    b8b8:	64 17       	cp	r22, r20
    b8ba:	75 07       	cpc	r23, r21
    b8bc:	18 f4       	brcc	.+6      	; 0xb8c4 <udi_cdc_rx_start+0x48>
    b8be:	9f bf       	out	0x3f, r25	; 63
    b8c0:	80 e0       	ldi	r24, 0x00	; 0
    b8c2:	28 c0       	rjmp	.+80     	; 0xb914 <udi_cdc_rx_start+0x98>
    b8c4:	10 92 e3 26 	sts	0x26E3, r1	; 0x8026e3 <udi_cdc_rx_pos>
    b8c8:	10 92 e4 26 	sts	0x26E4, r1	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b8cc:	81 e0       	ldi	r24, 0x01	; 1
    b8ce:	21 11       	cpse	r18, r1
    b8d0:	80 e0       	ldi	r24, 0x00	; 0
    b8d2:	80 93 e5 26 	sts	0x26E5, r24	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b8d6:	81 e0       	ldi	r24, 0x01	; 1
    b8d8:	80 93 e2 26 	sts	0x26E2, r24	; 0x8026e2 <udi_cdc_rx_trans_ongoing>
    b8dc:	9f bf       	out	0x3f, r25	; 63
    b8de:	80 e0       	ldi	r24, 0x00	; 0
    b8e0:	c6 df       	rcall	.-116    	; 0xb86e <udi_cdc_multi_is_rx_ready>
    b8e2:	88 23       	and	r24, r24
    b8e4:	19 f0       	breq	.+6      	; 0xb8ec <udi_cdc_rx_start+0x70>
    b8e6:	80 e0       	ldi	r24, 0x00	; 0
    b8e8:	0e 94 df 51 	call	0xa3be	; 0xa3be <usb_callback_rx_notify>
    b8ec:	a8 01       	movw	r20, r16
    b8ee:	00 24       	eor	r0, r0
    b8f0:	56 95       	lsr	r21
    b8f2:	47 95       	ror	r20
    b8f4:	07 94       	ror	r0
    b8f6:	56 95       	lsr	r21
    b8f8:	47 95       	ror	r20
    b8fa:	07 94       	ror	r0
    b8fc:	54 2f       	mov	r21, r20
    b8fe:	40 2d       	mov	r20, r0
    b900:	46 51       	subi	r20, 0x16	; 22
    b902:	59 4d       	sbci	r21, 0xD9	; 217
    b904:	02 ec       	ldi	r16, 0xC2	; 194
    b906:	1c e5       	ldi	r17, 0x5C	; 92
    b908:	20 e4       	ldi	r18, 0x40	; 64
    b90a:	30 e0       	ldi	r19, 0x00	; 0
    b90c:	61 e0       	ldi	r22, 0x01	; 1
    b90e:	82 e0       	ldi	r24, 0x02	; 2
    b910:	0e 94 f1 45 	call	0x8be2	; 0x8be2 <udd_ep_run>
    b914:	0f 90       	pop	r0
    b916:	df 91       	pop	r29
    b918:	cf 91       	pop	r28
    b91a:	1f 91       	pop	r17
    b91c:	0f 91       	pop	r16
    b91e:	08 95       	ret

0000b920 <udi_cdc_data_enable>:
    b920:	10 92 6b 27 	sts	0x276B, r1	; 0x80276b <udi_cdc_nb_data_enabled>
    b924:	10 92 5a 26 	sts	0x265A, r1	; 0x80265a <udi_cdc_tx_trans_ongoing>
    b928:	10 92 59 26 	sts	0x2659, r1	; 0x802659 <udi_cdc_tx_both_buf_to_send>
    b92c:	10 92 5d 26 	sts	0x265D, r1	; 0x80265d <udi_cdc_tx_buf_sel>
    b930:	ee e5       	ldi	r30, 0x5E	; 94
    b932:	f6 e2       	ldi	r31, 0x26	; 38
    b934:	10 82       	st	Z, r1
    b936:	11 82       	std	Z+1, r1	; 0x01
    b938:	12 82       	std	Z+2, r1	; 0x02
    b93a:	13 82       	std	Z+3, r1	; 0x03
    b93c:	10 92 5b 26 	sts	0x265B, r1	; 0x80265b <udi_cdc_tx_sof_num>
    b940:	10 92 5c 26 	sts	0x265C, r1	; 0x80265c <udi_cdc_tx_sof_num+0x1>
    b944:	80 e0       	ldi	r24, 0x00	; 0
    b946:	34 de       	rcall	.-920    	; 0xb5b0 <udi_cdc_tx_send>
    b948:	10 92 e2 26 	sts	0x26E2, r1	; 0x8026e2 <udi_cdc_rx_trans_ongoing>
    b94c:	10 92 e5 26 	sts	0x26E5, r1	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b950:	e6 ee       	ldi	r30, 0xE6	; 230
    b952:	f6 e2       	ldi	r31, 0x26	; 38
    b954:	10 82       	st	Z, r1
    b956:	11 82       	std	Z+1, r1	; 0x01
    b958:	12 82       	std	Z+2, r1	; 0x02
    b95a:	13 82       	std	Z+3, r1	; 0x03
    b95c:	10 92 e3 26 	sts	0x26E3, r1	; 0x8026e3 <udi_cdc_rx_pos>
    b960:	10 92 e4 26 	sts	0x26E4, r1	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    b964:	80 e0       	ldi	r24, 0x00	; 0
    b966:	8a df       	rcall	.-236    	; 0xb87c <udi_cdc_rx_start>
    b968:	88 23       	and	r24, r24
    b96a:	59 f0       	breq	.+22     	; 0xb982 <udi_cdc_data_enable+0x62>
    b96c:	90 91 6b 27 	lds	r25, 0x276B	; 0x80276b <udi_cdc_nb_data_enabled>
    b970:	9f 5f       	subi	r25, 0xFF	; 255
    b972:	90 93 6b 27 	sts	0x276B, r25	; 0x80276b <udi_cdc_nb_data_enabled>
    b976:	90 91 6b 27 	lds	r25, 0x276B	; 0x80276b <udi_cdc_nb_data_enabled>
    b97a:	91 30       	cpi	r25, 0x01	; 1
    b97c:	11 f4       	brne	.+4      	; 0xb982 <udi_cdc_data_enable+0x62>
    b97e:	90 93 6a 27 	sts	0x276A, r25	; 0x80276a <udi_cdc_data_running>
    b982:	08 95       	ret

0000b984 <udi_cdc_data_received>:
    b984:	0f 93       	push	r16
    b986:	1f 93       	push	r17
    b988:	81 11       	cpse	r24, r1
    b98a:	29 c0       	rjmp	.+82     	; 0xb9de <udi_cdc_data_received+0x5a>
    b98c:	80 91 e5 26 	lds	r24, 0x26E5	; 0x8026e5 <udi_cdc_rx_buf_sel>
    b990:	e1 e0       	ldi	r30, 0x01	; 1
    b992:	81 11       	cpse	r24, r1
    b994:	e0 e0       	ldi	r30, 0x00	; 0
    b996:	84 2f       	mov	r24, r20
    b998:	61 15       	cp	r22, r1
    b99a:	71 05       	cpc	r23, r1
    b99c:	a9 f4       	brne	.+42     	; 0xb9c8 <udi_cdc_data_received+0x44>
    b99e:	4e 2f       	mov	r20, r30
    b9a0:	50 e0       	ldi	r21, 0x00	; 0
    b9a2:	00 24       	eor	r0, r0
    b9a4:	56 95       	lsr	r21
    b9a6:	47 95       	ror	r20
    b9a8:	07 94       	ror	r0
    b9aa:	56 95       	lsr	r21
    b9ac:	47 95       	ror	r20
    b9ae:	07 94       	ror	r0
    b9b0:	54 2f       	mov	r21, r20
    b9b2:	40 2d       	mov	r20, r0
    b9b4:	46 51       	subi	r20, 0x16	; 22
    b9b6:	59 4d       	sbci	r21, 0xD9	; 217
    b9b8:	02 ec       	ldi	r16, 0xC2	; 194
    b9ba:	1c e5       	ldi	r17, 0x5C	; 92
    b9bc:	20 e4       	ldi	r18, 0x40	; 64
    b9be:	30 e0       	ldi	r19, 0x00	; 0
    b9c0:	61 e0       	ldi	r22, 0x01	; 1
    b9c2:	0e 94 f1 45 	call	0x8be2	; 0x8be2 <udd_ep_run>
    b9c6:	0b c0       	rjmp	.+22     	; 0xb9de <udi_cdc_data_received+0x5a>
    b9c8:	f0 e0       	ldi	r31, 0x00	; 0
    b9ca:	ee 0f       	add	r30, r30
    b9cc:	ff 1f       	adc	r31, r31
    b9ce:	ea 51       	subi	r30, 0x1A	; 26
    b9d0:	f9 4d       	sbci	r31, 0xD9	; 217
    b9d2:	60 83       	st	Z, r22
    b9d4:	71 83       	std	Z+1, r23	; 0x01
    b9d6:	10 92 e2 26 	sts	0x26E2, r1	; 0x8026e2 <udi_cdc_rx_trans_ongoing>
    b9da:	80 e0       	ldi	r24, 0x00	; 0
    b9dc:	4f df       	rcall	.-354    	; 0xb87c <udi_cdc_rx_start>
    b9de:	1f 91       	pop	r17
    b9e0:	0f 91       	pop	r16
    b9e2:	08 95       	ret

0000b9e4 <udi_cdc_multi_getc>:
    b9e4:	ef 92       	push	r14
    b9e6:	ff 92       	push	r15
    b9e8:	1f 93       	push	r17
    b9ea:	cf 93       	push	r28
    b9ec:	df 93       	push	r29
    b9ee:	1f 92       	push	r1
    b9f0:	cd b7       	in	r28, 0x3d	; 61
    b9f2:	de b7       	in	r29, 0x3e	; 62
    b9f4:	11 e0       	ldi	r17, 0x01	; 1
    b9f6:	80 91 80 27 	lds	r24, 0x2780	; 0x802780 <udi_cdc_line_coding+0x6>
    b9fa:	89 30       	cpi	r24, 0x09	; 9
    b9fc:	09 f0       	breq	.+2      	; 0xba00 <udi_cdc_multi_getc+0x1c>
    b9fe:	10 e0       	ldi	r17, 0x00	; 0
    ba00:	40 e0       	ldi	r20, 0x00	; 0
    ba02:	50 e0       	ldi	r21, 0x00	; 0
    ba04:	8f b7       	in	r24, 0x3f	; 63
    ba06:	89 83       	std	Y+1, r24	; 0x01
    ba08:	f8 94       	cli
    ba0a:	a9 81       	ldd	r26, Y+1	; 0x01
    ba0c:	20 91 e3 26 	lds	r18, 0x26E3	; 0x8026e3 <udi_cdc_rx_pos>
    ba10:	30 91 e4 26 	lds	r19, 0x26E4	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    ba14:	80 91 e5 26 	lds	r24, 0x26E5	; 0x8026e5 <udi_cdc_rx_buf_sel>
    ba18:	90 e0       	ldi	r25, 0x00	; 0
    ba1a:	fc 01       	movw	r30, r24
    ba1c:	ee 0f       	add	r30, r30
    ba1e:	ff 1f       	adc	r31, r31
    ba20:	ea 51       	subi	r30, 0x1A	; 26
    ba22:	f9 4d       	sbci	r31, 0xD9	; 217
    ba24:	60 81       	ld	r22, Z
    ba26:	71 81       	ldd	r23, Z+1	; 0x01
    ba28:	af bf       	out	0x3f, r26	; 63
    ba2a:	26 17       	cp	r18, r22
    ba2c:	37 07       	cpc	r19, r23
    ba2e:	30 f0       	brcs	.+12     	; 0xba3c <udi_cdc_multi_getc+0x58>
    ba30:	80 91 6a 27 	lds	r24, 0x276A	; 0x80276a <udi_cdc_data_running>
    ba34:	81 11       	cpse	r24, r1
    ba36:	e6 cf       	rjmp	.-52     	; 0xba04 <udi_cdc_multi_getc+0x20>
    ba38:	90 e0       	ldi	r25, 0x00	; 0
    ba3a:	21 c0       	rjmp	.+66     	; 0xba7e <udi_cdc_multi_getc+0x9a>
    ba3c:	fc 01       	movw	r30, r24
    ba3e:	00 24       	eor	r0, r0
    ba40:	f6 95       	lsr	r31
    ba42:	e7 95       	ror	r30
    ba44:	07 94       	ror	r0
    ba46:	f6 95       	lsr	r31
    ba48:	e7 95       	ror	r30
    ba4a:	07 94       	ror	r0
    ba4c:	fe 2f       	mov	r31, r30
    ba4e:	e0 2d       	mov	r30, r0
    ba50:	e6 51       	subi	r30, 0x16	; 22
    ba52:	f9 4d       	sbci	r31, 0xD9	; 217
    ba54:	e2 0f       	add	r30, r18
    ba56:	f3 1f       	adc	r31, r19
    ba58:	80 81       	ld	r24, Z
    ba5a:	7a 01       	movw	r14, r20
    ba5c:	e8 2a       	or	r14, r24
    ba5e:	2f 5f       	subi	r18, 0xFF	; 255
    ba60:	3f 4f       	sbci	r19, 0xFF	; 255
    ba62:	20 93 e3 26 	sts	0x26E3, r18	; 0x8026e3 <udi_cdc_rx_pos>
    ba66:	30 93 e4 26 	sts	0x26E4, r19	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    ba6a:	80 e0       	ldi	r24, 0x00	; 0
    ba6c:	07 df       	rcall	.-498    	; 0xb87c <udi_cdc_rx_start>
    ba6e:	11 23       	and	r17, r17
    ba70:	21 f0       	breq	.+8      	; 0xba7a <udi_cdc_multi_getc+0x96>
    ba72:	5e 2d       	mov	r21, r14
    ba74:	44 27       	eor	r20, r20
    ba76:	10 e0       	ldi	r17, 0x00	; 0
    ba78:	c5 cf       	rjmp	.-118    	; 0xba04 <udi_cdc_multi_getc+0x20>
    ba7a:	8e 2d       	mov	r24, r14
    ba7c:	9f 2d       	mov	r25, r15
    ba7e:	0f 90       	pop	r0
    ba80:	df 91       	pop	r29
    ba82:	cf 91       	pop	r28
    ba84:	1f 91       	pop	r17
    ba86:	ff 90       	pop	r15
    ba88:	ef 90       	pop	r14
    ba8a:	08 95       	ret

0000ba8c <udi_cdc_getc>:
    ba8c:	80 e0       	ldi	r24, 0x00	; 0
    ba8e:	aa cf       	rjmp	.-172    	; 0xb9e4 <udi_cdc_multi_getc>
    ba90:	08 95       	ret

0000ba92 <udi_cdc_read_no_polling>:
    ba92:	ef 92       	push	r14
    ba94:	ff 92       	push	r15
    ba96:	0f 93       	push	r16
    ba98:	1f 93       	push	r17
    ba9a:	cf 93       	push	r28
    ba9c:	df 93       	push	r29
    ba9e:	1f 92       	push	r1
    baa0:	1f 92       	push	r1
    baa2:	cd b7       	in	r28, 0x3d	; 61
    baa4:	de b7       	in	r29, 0x3e	; 62
    baa6:	dc 01       	movw	r26, r24
    baa8:	90 91 6a 27 	lds	r25, 0x276A	; 0x80276a <udi_cdc_data_running>
    baac:	99 23       	and	r25, r25
    baae:	09 f4       	brne	.+2      	; 0xbab2 <udi_cdc_read_no_polling+0x20>
    bab0:	44 c0       	rjmp	.+136    	; 0xbb3a <udi_cdc_read_no_polling+0xa8>
    bab2:	8f b7       	in	r24, 0x3f	; 63
    bab4:	89 83       	std	Y+1, r24	; 0x01
    bab6:	f8 94       	cli
    bab8:	89 81       	ldd	r24, Y+1	; 0x01
    baba:	40 91 e3 26 	lds	r20, 0x26E3	; 0x8026e3 <udi_cdc_rx_pos>
    babe:	50 91 e4 26 	lds	r21, 0x26E4	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    bac2:	20 91 e5 26 	lds	r18, 0x26E5	; 0x8026e5 <udi_cdc_rx_buf_sel>
    bac6:	30 e0       	ldi	r19, 0x00	; 0
    bac8:	f9 01       	movw	r30, r18
    baca:	ee 0f       	add	r30, r30
    bacc:	ff 1f       	adc	r31, r31
    bace:	ea 51       	subi	r30, 0x1A	; 26
    bad0:	f9 4d       	sbci	r31, 0xD9	; 217
    bad2:	e0 80       	ld	r14, Z
    bad4:	f1 80       	ldd	r15, Z+1	; 0x01
    bad6:	e4 1a       	sub	r14, r20
    bad8:	f5 0a       	sbc	r15, r21
    bada:	8f bf       	out	0x3f, r24	; 63
    badc:	06 2f       	mov	r16, r22
    bade:	17 2f       	mov	r17, r23
    bae0:	e0 16       	cp	r14, r16
    bae2:	f1 06       	cpc	r15, r17
    bae4:	08 f4       	brcc	.+2      	; 0xbae8 <udi_cdc_read_no_polling+0x56>
    bae6:	87 01       	movw	r16, r14
    bae8:	01 15       	cp	r16, r1
    baea:	11 05       	cpc	r17, r1
    baec:	49 f1       	breq	.+82     	; 0xbb40 <udi_cdc_read_no_polling+0xae>
    baee:	cd 01       	movw	r24, r26
    baf0:	00 24       	eor	r0, r0
    baf2:	36 95       	lsr	r19
    baf4:	27 95       	ror	r18
    baf6:	07 94       	ror	r0
    baf8:	36 95       	lsr	r19
    bafa:	27 95       	ror	r18
    bafc:	07 94       	ror	r0
    bafe:	32 2f       	mov	r19, r18
    bb00:	20 2d       	mov	r18, r0
    bb02:	b9 01       	movw	r22, r18
    bb04:	64 0f       	add	r22, r20
    bb06:	75 1f       	adc	r23, r21
    bb08:	66 51       	subi	r22, 0x16	; 22
    bb0a:	79 4d       	sbci	r23, 0xD9	; 217
    bb0c:	a8 01       	movw	r20, r16
    bb0e:	0e 94 b9 68 	call	0xd172	; 0xd172 <memcpy>
    bb12:	8f b7       	in	r24, 0x3f	; 63
    bb14:	8a 83       	std	Y+2, r24	; 0x02
    bb16:	f8 94       	cli
    bb18:	8a 81       	ldd	r24, Y+2	; 0x02
    bb1a:	20 91 e3 26 	lds	r18, 0x26E3	; 0x8026e3 <udi_cdc_rx_pos>
    bb1e:	30 91 e4 26 	lds	r19, 0x26E4	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    bb22:	02 0f       	add	r16, r18
    bb24:	13 1f       	adc	r17, r19
    bb26:	00 93 e3 26 	sts	0x26E3, r16	; 0x8026e3 <udi_cdc_rx_pos>
    bb2a:	10 93 e4 26 	sts	0x26E4, r17	; 0x8026e4 <udi_cdc_rx_pos+0x1>
    bb2e:	8f bf       	out	0x3f, r24	; 63
    bb30:	80 e0       	ldi	r24, 0x00	; 0
    bb32:	a4 de       	rcall	.-696    	; 0xb87c <udi_cdc_rx_start>
    bb34:	8e 2d       	mov	r24, r14
    bb36:	9f 2d       	mov	r25, r15
    bb38:	05 c0       	rjmp	.+10     	; 0xbb44 <udi_cdc_read_no_polling+0xb2>
    bb3a:	80 e0       	ldi	r24, 0x00	; 0
    bb3c:	90 e0       	ldi	r25, 0x00	; 0
    bb3e:	02 c0       	rjmp	.+4      	; 0xbb44 <udi_cdc_read_no_polling+0xb2>
    bb40:	8e 2d       	mov	r24, r14
    bb42:	9f 2d       	mov	r25, r15
    bb44:	0f 90       	pop	r0
    bb46:	0f 90       	pop	r0
    bb48:	df 91       	pop	r29
    bb4a:	cf 91       	pop	r28
    bb4c:	1f 91       	pop	r17
    bb4e:	0f 91       	pop	r16
    bb50:	ff 90       	pop	r15
    bb52:	ef 90       	pop	r14
    bb54:	08 95       	ret

0000bb56 <udi_cdc_multi_get_free_tx_buffer>:
    bb56:	cf 93       	push	r28
    bb58:	df 93       	push	r29
    bb5a:	1f 92       	push	r1
    bb5c:	cd b7       	in	r28, 0x3d	; 61
    bb5e:	de b7       	in	r29, 0x3e	; 62
    bb60:	8f b7       	in	r24, 0x3f	; 63
    bb62:	89 83       	std	Y+1, r24	; 0x01
    bb64:	f8 94       	cli
    bb66:	99 81       	ldd	r25, Y+1	; 0x01
    bb68:	80 91 5d 26 	lds	r24, 0x265D	; 0x80265d <udi_cdc_tx_buf_sel>
    bb6c:	e8 2f       	mov	r30, r24
    bb6e:	f0 e0       	ldi	r31, 0x00	; 0
    bb70:	ee 0f       	add	r30, r30
    bb72:	ff 1f       	adc	r31, r31
    bb74:	e2 5a       	subi	r30, 0xA2	; 162
    bb76:	f9 4d       	sbci	r31, 0xD9	; 217
    bb78:	20 81       	ld	r18, Z
    bb7a:	31 81       	ldd	r19, Z+1	; 0x01
    bb7c:	20 34       	cpi	r18, 0x40	; 64
    bb7e:	31 05       	cpc	r19, r1
    bb80:	89 f4       	brne	.+34     	; 0xbba4 <udi_cdc_multi_get_free_tx_buffer+0x4e>
    bb82:	40 91 5a 26 	lds	r20, 0x265A	; 0x80265a <udi_cdc_tx_trans_ongoing>
    bb86:	41 11       	cpse	r20, r1
    bb88:	0d c0       	rjmp	.+26     	; 0xbba4 <udi_cdc_multi_get_free_tx_buffer+0x4e>
    bb8a:	40 91 59 26 	lds	r20, 0x2659	; 0x802659 <udi_cdc_tx_both_buf_to_send>
    bb8e:	41 11       	cpse	r20, r1
    bb90:	09 c0       	rjmp	.+18     	; 0xbba4 <udi_cdc_multi_get_free_tx_buffer+0x4e>
    bb92:	21 e0       	ldi	r18, 0x01	; 1
    bb94:	20 93 59 26 	sts	0x2659, r18	; 0x802659 <udi_cdc_tx_both_buf_to_send>
    bb98:	81 11       	cpse	r24, r1
    bb9a:	20 e0       	ldi	r18, 0x00	; 0
    bb9c:	20 93 5d 26 	sts	0x265D, r18	; 0x80265d <udi_cdc_tx_buf_sel>
    bba0:	20 e0       	ldi	r18, 0x00	; 0
    bba2:	30 e0       	ldi	r19, 0x00	; 0
    bba4:	9f bf       	out	0x3f, r25	; 63
    bba6:	80 e4       	ldi	r24, 0x40	; 64
    bba8:	90 e0       	ldi	r25, 0x00	; 0
    bbaa:	82 1b       	sub	r24, r18
    bbac:	93 0b       	sbc	r25, r19
    bbae:	0f 90       	pop	r0
    bbb0:	df 91       	pop	r29
    bbb2:	cf 91       	pop	r28
    bbb4:	08 95       	ret

0000bbb6 <udi_cdc_multi_is_tx_ready>:
    bbb6:	cf df       	rcall	.-98     	; 0xbb56 <udi_cdc_multi_get_free_tx_buffer>
    bbb8:	21 e0       	ldi	r18, 0x01	; 1
    bbba:	89 2b       	or	r24, r25
    bbbc:	09 f4       	brne	.+2      	; 0xbbc0 <udi_cdc_multi_is_tx_ready+0xa>
    bbbe:	20 e0       	ldi	r18, 0x00	; 0
    bbc0:	82 2f       	mov	r24, r18
    bbc2:	08 95       	ret

0000bbc4 <udi_cdc_is_tx_ready>:
    bbc4:	80 e0       	ldi	r24, 0x00	; 0
    bbc6:	f7 cf       	rjmp	.-18     	; 0xbbb6 <udi_cdc_multi_is_tx_ready>
    bbc8:	08 95       	ret

0000bbca <udi_cdc_multi_putc>:
    bbca:	ff 92       	push	r15
    bbcc:	0f 93       	push	r16
    bbce:	1f 93       	push	r17
    bbd0:	cf 93       	push	r28
    bbd2:	df 93       	push	r29
    bbd4:	1f 92       	push	r1
    bbd6:	cd b7       	in	r28, 0x3d	; 61
    bbd8:	de b7       	in	r29, 0x3e	; 62
    bbda:	f6 2e       	mov	r15, r22
    bbdc:	17 2f       	mov	r17, r23
    bbde:	01 e0       	ldi	r16, 0x01	; 1
    bbe0:	80 91 80 27 	lds	r24, 0x2780	; 0x802780 <udi_cdc_line_coding+0x6>
    bbe4:	89 30       	cpi	r24, 0x09	; 9
    bbe6:	09 f0       	breq	.+2      	; 0xbbea <udi_cdc_multi_putc+0x20>
    bbe8:	00 e0       	ldi	r16, 0x00	; 0
    bbea:	80 e0       	ldi	r24, 0x00	; 0
    bbec:	e4 df       	rcall	.-56     	; 0xbbb6 <udi_cdc_multi_is_tx_ready>
    bbee:	81 11       	cpse	r24, r1
    bbf0:	07 c0       	rjmp	.+14     	; 0xbc00 <udi_cdc_multi_putc+0x36>
    bbf2:	80 91 6a 27 	lds	r24, 0x276A	; 0x80276a <udi_cdc_data_running>
    bbf6:	81 11       	cpse	r24, r1
    bbf8:	f8 cf       	rjmp	.-16     	; 0xbbea <udi_cdc_multi_putc+0x20>
    bbfa:	80 e0       	ldi	r24, 0x00	; 0
    bbfc:	90 e0       	ldi	r25, 0x00	; 0
    bbfe:	2c c0       	rjmp	.+88     	; 0xbc58 <udi_cdc_multi_putc+0x8e>
    bc00:	8f b7       	in	r24, 0x3f	; 63
    bc02:	89 83       	std	Y+1, r24	; 0x01
    bc04:	f8 94       	cli
    bc06:	49 81       	ldd	r20, Y+1	; 0x01
    bc08:	80 91 5d 26 	lds	r24, 0x265D	; 0x80265d <udi_cdc_tx_buf_sel>
    bc0c:	90 e0       	ldi	r25, 0x00	; 0
    bc0e:	fc 01       	movw	r30, r24
    bc10:	ee 0f       	add	r30, r30
    bc12:	ff 1f       	adc	r31, r31
    bc14:	e2 5a       	subi	r30, 0xA2	; 162
    bc16:	f9 4d       	sbci	r31, 0xD9	; 217
    bc18:	20 81       	ld	r18, Z
    bc1a:	31 81       	ldd	r19, Z+1	; 0x01
    bc1c:	b9 01       	movw	r22, r18
    bc1e:	6f 5f       	subi	r22, 0xFF	; 255
    bc20:	7f 4f       	sbci	r23, 0xFF	; 255
    bc22:	60 83       	st	Z, r22
    bc24:	71 83       	std	Z+1, r23	; 0x01
    bc26:	00 24       	eor	r0, r0
    bc28:	96 95       	lsr	r25
    bc2a:	87 95       	ror	r24
    bc2c:	07 94       	ror	r0
    bc2e:	96 95       	lsr	r25
    bc30:	87 95       	ror	r24
    bc32:	07 94       	ror	r0
    bc34:	98 2f       	mov	r25, r24
    bc36:	80 2d       	mov	r24, r0
    bc38:	8e 59       	subi	r24, 0x9E	; 158
    bc3a:	99 4d       	sbci	r25, 0xD9	; 217
    bc3c:	fc 01       	movw	r30, r24
    bc3e:	e2 0f       	add	r30, r18
    bc40:	f3 1f       	adc	r31, r19
    bc42:	f0 82       	st	Z, r15
    bc44:	4f bf       	out	0x3f, r20	; 63
    bc46:	00 23       	and	r16, r16
    bc48:	29 f0       	breq	.+10     	; 0xbc54 <udi_cdc_multi_putc+0x8a>
    bc4a:	f1 2e       	mov	r15, r17
    bc4c:	11 0f       	add	r17, r17
    bc4e:	11 0b       	sbc	r17, r17
    bc50:	00 e0       	ldi	r16, 0x00	; 0
    bc52:	cb cf       	rjmp	.-106    	; 0xbbea <udi_cdc_multi_putc+0x20>
    bc54:	81 e0       	ldi	r24, 0x01	; 1
    bc56:	90 e0       	ldi	r25, 0x00	; 0
    bc58:	0f 90       	pop	r0
    bc5a:	df 91       	pop	r29
    bc5c:	cf 91       	pop	r28
    bc5e:	1f 91       	pop	r17
    bc60:	0f 91       	pop	r16
    bc62:	ff 90       	pop	r15
    bc64:	08 95       	ret

0000bc66 <udi_cdc_putc>:
    bc66:	bc 01       	movw	r22, r24
    bc68:	80 e0       	ldi	r24, 0x00	; 0
    bc6a:	af cf       	rjmp	.-162    	; 0xbbca <udi_cdc_multi_putc>
    bc6c:	08 95       	ret

0000bc6e <udc_next_desc_in_iface>:
/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
	udd_disable();
	udc_reset();
    bc6e:	e0 91 86 27 	lds	r30, 0x2786	; 0x802786 <udc_ptr_conf>
    bc72:	f0 91 87 27 	lds	r31, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    bc76:	01 90       	ld	r0, Z+
    bc78:	f0 81       	ld	r31, Z
    bc7a:	e0 2d       	mov	r30, r0
    bc7c:	22 81       	ldd	r18, Z+2	; 0x02
    bc7e:	33 81       	ldd	r19, Z+3	; 0x03
    bc80:	2e 0f       	add	r18, r30
    bc82:	3f 1f       	adc	r19, r31
    bc84:	fc 01       	movw	r30, r24
    bc86:	40 81       	ld	r20, Z
    bc88:	e4 0f       	add	r30, r20
    bc8a:	f1 1d       	adc	r31, r1
    bc8c:	e2 17       	cp	r30, r18
    bc8e:	f3 07       	cpc	r31, r19
    bc90:	a0 f4       	brcc	.+40     	; 0xbcba <udc_next_desc_in_iface+0x4c>
    bc92:	81 81       	ldd	r24, Z+1	; 0x01
    bc94:	84 30       	cpi	r24, 0x04	; 4
    bc96:	a1 f0       	breq	.+40     	; 0xbcc0 <udc_next_desc_in_iface+0x52>
    bc98:	86 13       	cpse	r24, r22
    bc9a:	06 c0       	rjmp	.+12     	; 0xbca8 <udc_next_desc_in_iface+0x3a>
    bc9c:	14 c0       	rjmp	.+40     	; 0xbcc6 <udc_next_desc_in_iface+0x58>
    bc9e:	81 81       	ldd	r24, Z+1	; 0x01
    bca0:	84 30       	cpi	r24, 0x04	; 4
    bca2:	a1 f0       	breq	.+40     	; 0xbccc <udc_next_desc_in_iface+0x5e>
    bca4:	86 17       	cp	r24, r22
    bca6:	a9 f0       	breq	.+42     	; 0xbcd2 <udc_next_desc_in_iface+0x64>
    bca8:	80 81       	ld	r24, Z
    bcaa:	e8 0f       	add	r30, r24
    bcac:	f1 1d       	adc	r31, r1
    bcae:	e2 17       	cp	r30, r18
    bcb0:	f3 07       	cpc	r31, r19
    bcb2:	a8 f3       	brcs	.-22     	; 0xbc9e <udc_next_desc_in_iface+0x30>
    bcb4:	80 e0       	ldi	r24, 0x00	; 0
    bcb6:	90 e0       	ldi	r25, 0x00	; 0
    bcb8:	08 95       	ret
    bcba:	80 e0       	ldi	r24, 0x00	; 0
    bcbc:	90 e0       	ldi	r25, 0x00	; 0
    bcbe:	08 95       	ret
    bcc0:	80 e0       	ldi	r24, 0x00	; 0
    bcc2:	90 e0       	ldi	r25, 0x00	; 0
    bcc4:	08 95       	ret
    bcc6:	8e 2f       	mov	r24, r30
    bcc8:	9f 2f       	mov	r25, r31
    bcca:	08 95       	ret
    bccc:	80 e0       	ldi	r24, 0x00	; 0
    bcce:	90 e0       	ldi	r25, 0x00	; 0
    bcd0:	08 95       	ret
    bcd2:	8e 2f       	mov	r24, r30
    bcd4:	9f 2f       	mov	r25, r31
    bcd6:	08 95       	ret

0000bcd8 <udc_valid_address>:
    bcd8:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    bcdc:	8f 77       	andi	r24, 0x7F	; 127
    bcde:	0c 94 02 45 	jmp	0x8a04	; 0x8a04 <udd_set_address>
    bce2:	08 95       	ret

0000bce4 <udc_update_iface_desc>:
    bce4:	90 91 88 27 	lds	r25, 0x2788	; 0x802788 <udc_num_configuration>
    bce8:	99 23       	and	r25, r25
    bcea:	81 f1       	breq	.+96     	; 0xbd4c <udc_update_iface_desc+0x68>
    bcec:	e0 91 86 27 	lds	r30, 0x2786	; 0x802786 <udc_ptr_conf>
    bcf0:	f0 91 87 27 	lds	r31, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    bcf4:	01 90       	ld	r0, Z+
    bcf6:	f0 81       	ld	r31, Z
    bcf8:	e0 2d       	mov	r30, r0
    bcfa:	94 81       	ldd	r25, Z+4	; 0x04
    bcfc:	89 17       	cp	r24, r25
    bcfe:	40 f5       	brcc	.+80     	; 0xbd50 <udc_update_iface_desc+0x6c>
    bd00:	e0 93 84 27 	sts	0x2784, r30	; 0x802784 <udc_ptr_iface>
    bd04:	f0 93 85 27 	sts	0x2785, r31	; 0x802785 <udc_ptr_iface+0x1>
    bd08:	22 81       	ldd	r18, Z+2	; 0x02
    bd0a:	33 81       	ldd	r19, Z+3	; 0x03
    bd0c:	2e 0f       	add	r18, r30
    bd0e:	3f 1f       	adc	r19, r31
    bd10:	e2 17       	cp	r30, r18
    bd12:	f3 07       	cpc	r31, r19
    bd14:	f8 f4       	brcc	.+62     	; 0xbd54 <udc_update_iface_desc+0x70>
    bd16:	91 81       	ldd	r25, Z+1	; 0x01
    bd18:	94 30       	cpi	r25, 0x04	; 4
    bd1a:	61 f4       	brne	.+24     	; 0xbd34 <udc_update_iface_desc+0x50>
    bd1c:	92 81       	ldd	r25, Z+2	; 0x02
    bd1e:	89 13       	cpse	r24, r25
    bd20:	09 c0       	rjmp	.+18     	; 0xbd34 <udc_update_iface_desc+0x50>
    bd22:	93 81       	ldd	r25, Z+3	; 0x03
    bd24:	96 13       	cpse	r25, r22
    bd26:	06 c0       	rjmp	.+12     	; 0xbd34 <udc_update_iface_desc+0x50>
    bd28:	e0 93 84 27 	sts	0x2784, r30	; 0x802784 <udc_ptr_iface>
    bd2c:	f0 93 85 27 	sts	0x2785, r31	; 0x802785 <udc_ptr_iface+0x1>
    bd30:	81 e0       	ldi	r24, 0x01	; 1
    bd32:	08 95       	ret
    bd34:	90 81       	ld	r25, Z
    bd36:	e9 0f       	add	r30, r25
    bd38:	f1 1d       	adc	r31, r1
    bd3a:	e2 17       	cp	r30, r18
    bd3c:	f3 07       	cpc	r31, r19
    bd3e:	58 f3       	brcs	.-42     	; 0xbd16 <udc_update_iface_desc+0x32>
    bd40:	e0 93 84 27 	sts	0x2784, r30	; 0x802784 <udc_ptr_iface>
    bd44:	f0 93 85 27 	sts	0x2785, r31	; 0x802785 <udc_ptr_iface+0x1>
    bd48:	80 e0       	ldi	r24, 0x00	; 0
    bd4a:	08 95       	ret
    bd4c:	80 e0       	ldi	r24, 0x00	; 0
    bd4e:	08 95       	ret
    bd50:	80 e0       	ldi	r24, 0x00	; 0
    bd52:	08 95       	ret
    bd54:	80 e0       	ldi	r24, 0x00	; 0
    bd56:	08 95       	ret

0000bd58 <udc_iface_disable>:
    bd58:	ef 92       	push	r14
    bd5a:	ff 92       	push	r15
    bd5c:	1f 93       	push	r17
    bd5e:	cf 93       	push	r28
    bd60:	df 93       	push	r29
    bd62:	c8 2f       	mov	r28, r24
    bd64:	60 e0       	ldi	r22, 0x00	; 0
    bd66:	be df       	rcall	.-132    	; 0xbce4 <udc_update_iface_desc>
    bd68:	18 2f       	mov	r17, r24
    bd6a:	88 23       	and	r24, r24
    bd6c:	81 f1       	breq	.+96     	; 0xbdce <udc_iface_disable+0x76>
    bd6e:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    bd72:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    bd76:	ec 2f       	mov	r30, r28
    bd78:	f0 e0       	ldi	r31, 0x00	; 0
    bd7a:	ee 0f       	add	r30, r30
    bd7c:	ff 1f       	adc	r31, r31
    bd7e:	12 96       	adiw	r26, 0x02	; 2
    bd80:	8d 91       	ld	r24, X+
    bd82:	9c 91       	ld	r25, X
    bd84:	13 97       	sbiw	r26, 0x03	; 3
    bd86:	e8 0f       	add	r30, r24
    bd88:	f9 1f       	adc	r31, r25
    bd8a:	e0 80       	ld	r14, Z
    bd8c:	f1 80       	ldd	r15, Z+1	; 0x01
    bd8e:	d7 01       	movw	r26, r14
    bd90:	16 96       	adiw	r26, 0x06	; 6
    bd92:	ed 91       	ld	r30, X+
    bd94:	fc 91       	ld	r31, X
    bd96:	17 97       	sbiw	r26, 0x07	; 7
    bd98:	19 95       	eicall
    bd9a:	68 2f       	mov	r22, r24
    bd9c:	8c 2f       	mov	r24, r28
    bd9e:	a2 df       	rcall	.-188    	; 0xbce4 <udc_update_iface_desc>
    bda0:	18 2f       	mov	r17, r24
    bda2:	88 23       	and	r24, r24
    bda4:	a1 f0       	breq	.+40     	; 0xbdce <udc_iface_disable+0x76>
    bda6:	c0 91 84 27 	lds	r28, 0x2784	; 0x802784 <udc_ptr_iface>
    bdaa:	d0 91 85 27 	lds	r29, 0x2785	; 0x802785 <udc_ptr_iface+0x1>
    bdae:	65 e0       	ldi	r22, 0x05	; 5
    bdb0:	ce 01       	movw	r24, r28
    bdb2:	5d df       	rcall	.-326    	; 0xbc6e <udc_next_desc_in_iface>
    bdb4:	ec 01       	movw	r28, r24
    bdb6:	89 2b       	or	r24, r25
    bdb8:	21 f0       	breq	.+8      	; 0xbdc2 <udc_iface_disable+0x6a>
    bdba:	8a 81       	ldd	r24, Y+2	; 0x02
    bdbc:	0e 94 0b 47 	call	0x8e16	; 0x8e16 <udd_ep_free>
    bdc0:	f6 cf       	rjmp	.-20     	; 0xbdae <udc_iface_disable+0x56>
    bdc2:	d7 01       	movw	r26, r14
    bdc4:	12 96       	adiw	r26, 0x02	; 2
    bdc6:	ed 91       	ld	r30, X+
    bdc8:	fc 91       	ld	r31, X
    bdca:	13 97       	sbiw	r26, 0x03	; 3
    bdcc:	19 95       	eicall
    bdce:	81 2f       	mov	r24, r17
    bdd0:	df 91       	pop	r29
    bdd2:	cf 91       	pop	r28
    bdd4:	1f 91       	pop	r17
    bdd6:	ff 90       	pop	r15
    bdd8:	ef 90       	pop	r14
    bdda:	08 95       	ret

0000bddc <udc_iface_enable>:
    bddc:	1f 93       	push	r17
    bdde:	cf 93       	push	r28
    bde0:	df 93       	push	r29
    bde2:	18 2f       	mov	r17, r24
    bde4:	7f df       	rcall	.-258    	; 0xbce4 <udc_update_iface_desc>
    bde6:	88 23       	and	r24, r24
    bde8:	41 f1       	breq	.+80     	; 0xbe3a <udc_iface_enable+0x5e>
    bdea:	c0 91 84 27 	lds	r28, 0x2784	; 0x802784 <udc_ptr_iface>
    bdee:	d0 91 85 27 	lds	r29, 0x2785	; 0x802785 <udc_ptr_iface+0x1>
    bdf2:	65 e0       	ldi	r22, 0x05	; 5
    bdf4:	ce 01       	movw	r24, r28
    bdf6:	3b df       	rcall	.-394    	; 0xbc6e <udc_next_desc_in_iface>
    bdf8:	ec 01       	movw	r28, r24
    bdfa:	89 2b       	or	r24, r25
    bdfc:	49 f0       	breq	.+18     	; 0xbe10 <udc_iface_enable+0x34>
    bdfe:	4c 81       	ldd	r20, Y+4	; 0x04
    be00:	5d 81       	ldd	r21, Y+5	; 0x05
    be02:	6b 81       	ldd	r22, Y+3	; 0x03
    be04:	8a 81       	ldd	r24, Y+2	; 0x02
    be06:	0e 94 17 45 	call	0x8a2e	; 0x8a2e <udd_ep_alloc>
    be0a:	81 11       	cpse	r24, r1
    be0c:	f2 cf       	rjmp	.-28     	; 0xbdf2 <udc_iface_enable+0x16>
    be0e:	15 c0       	rjmp	.+42     	; 0xbe3a <udc_iface_enable+0x5e>
    be10:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    be14:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    be18:	e1 2f       	mov	r30, r17
    be1a:	f0 e0       	ldi	r31, 0x00	; 0
    be1c:	ee 0f       	add	r30, r30
    be1e:	ff 1f       	adc	r31, r31
    be20:	12 96       	adiw	r26, 0x02	; 2
    be22:	8d 91       	ld	r24, X+
    be24:	9c 91       	ld	r25, X
    be26:	13 97       	sbiw	r26, 0x03	; 3
    be28:	e8 0f       	add	r30, r24
    be2a:	f9 1f       	adc	r31, r25
    be2c:	01 90       	ld	r0, Z+
    be2e:	f0 81       	ld	r31, Z
    be30:	e0 2d       	mov	r30, r0
    be32:	01 90       	ld	r0, Z+
    be34:	f0 81       	ld	r31, Z
    be36:	e0 2d       	mov	r30, r0
    be38:	19 95       	eicall
    be3a:	df 91       	pop	r29
    be3c:	cf 91       	pop	r28
    be3e:	1f 91       	pop	r17
    be40:	08 95       	ret

0000be42 <udc_start>:
    be42:	0c 94 7b 44 	jmp	0x88f6	; 0x88f6 <udd_enable>
    be46:	08 95       	ret

0000be48 <udc_reset>:
    be48:	cf 93       	push	r28
    be4a:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    be4e:	88 23       	and	r24, r24
    be50:	c1 f0       	breq	.+48     	; 0xbe82 <udc_reset+0x3a>
    be52:	e0 91 86 27 	lds	r30, 0x2786	; 0x802786 <udc_ptr_conf>
    be56:	f0 91 87 27 	lds	r31, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    be5a:	01 90       	ld	r0, Z+
    be5c:	f0 81       	ld	r31, Z
    be5e:	e0 2d       	mov	r30, r0
    be60:	84 81       	ldd	r24, Z+4	; 0x04
    be62:	88 23       	and	r24, r24
    be64:	71 f0       	breq	.+28     	; 0xbe82 <udc_reset+0x3a>
    be66:	c0 e0       	ldi	r28, 0x00	; 0
    be68:	8c 2f       	mov	r24, r28
    be6a:	76 df       	rcall	.-276    	; 0xbd58 <udc_iface_disable>
    be6c:	cf 5f       	subi	r28, 0xFF	; 255
    be6e:	e0 91 86 27 	lds	r30, 0x2786	; 0x802786 <udc_ptr_conf>
    be72:	f0 91 87 27 	lds	r31, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    be76:	01 90       	ld	r0, Z+
    be78:	f0 81       	ld	r31, Z
    be7a:	e0 2d       	mov	r30, r0
    be7c:	84 81       	ldd	r24, Z+4	; 0x04
    be7e:	c8 17       	cp	r28, r24
    be80:	98 f3       	brcs	.-26     	; 0xbe68 <udc_reset+0x20>
    be82:	10 92 88 27 	sts	0x2788, r1	; 0x802788 <udc_num_configuration>
    be86:	80 91 8c 27 	lds	r24, 0x278C	; 0x80278c <udc_device_status>
    be8a:	81 fd       	sbrc	r24, 1
    be8c:	0e 94 d4 51 	call	0xa3a8	; 0xa3a8 <usb_callback_remotewakeup_disable>
    be90:	10 92 8c 27 	sts	0x278C, r1	; 0x80278c <udc_device_status>
    be94:	10 92 8d 27 	sts	0x278D, r1	; 0x80278d <udc_device_status+0x1>
    be98:	cf 91       	pop	r28
    be9a:	08 95       	ret

0000be9c <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
    be9c:	cf 93       	push	r28
	uint8_t iface_num;

	if (udc_num_configuration) {
    be9e:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    bea2:	88 23       	and	r24, r24
    bea4:	49 f1       	breq	.+82     	; 0xbef8 <udc_sof_notify+0x5c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    bea6:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    beaa:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    beae:	ed 91       	ld	r30, X+
    beb0:	fc 91       	ld	r31, X
    beb2:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    beb4:	84 81       	ldd	r24, Z+4	; 0x04
    beb6:	88 23       	and	r24, r24
    beb8:	f9 f0       	breq	.+62     	; 0xbef8 <udc_sof_notify+0x5c>
    beba:	c0 e0       	ldi	r28, 0x00	; 0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
    bebc:	ec 2f       	mov	r30, r28
    bebe:	f0 e0       	ldi	r31, 0x00	; 0
    bec0:	ee 0f       	add	r30, r30
    bec2:	ff 1f       	adc	r31, r31
    bec4:	12 96       	adiw	r26, 0x02	; 2
    bec6:	8d 91       	ld	r24, X+
    bec8:	9c 91       	ld	r25, X
    beca:	13 97       	sbiw	r26, 0x03	; 3
    becc:	e8 0f       	add	r30, r24
    bece:	f9 1f       	adc	r31, r25
    bed0:	01 90       	ld	r0, Z+
    bed2:	f0 81       	ld	r31, Z
    bed4:	e0 2d       	mov	r30, r0
    bed6:	00 84       	ldd	r0, Z+8	; 0x08
    bed8:	f1 85       	ldd	r31, Z+9	; 0x09
    beda:	e0 2d       	mov	r30, r0
    bedc:	30 97       	sbiw	r30, 0x00	; 0
    bede:	09 f0       	breq	.+2      	; 0xbee2 <udc_sof_notify+0x46>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
    bee0:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
    bee2:	cf 5f       	subi	r28, 0xFF	; 255
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
    bee4:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    bee8:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    beec:	ed 91       	ld	r30, X+
    beee:	fc 91       	ld	r31, X
    bef0:	11 97       	sbiw	r26, 0x01	; 1
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
    bef2:	84 81       	ldd	r24, Z+4	; 0x04
    bef4:	c8 17       	cp	r28, r24
    bef6:	10 f3       	brcs	.-60     	; 0xbebc <udc_sof_notify+0x20>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
    bef8:	cf 91       	pop	r28
    befa:	08 95       	ret

0000befc <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
    befc:	0f 93       	push	r16
    befe:	1f 93       	push	r17
    bf00:	cf 93       	push	r28
    bf02:	df 93       	push	r29
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
    bf04:	ed e9       	ldi	r30, 0x9D	; 157
    bf06:	f7 e2       	ldi	r31, 0x27	; 39
    bf08:	12 86       	std	Z+10, r1	; 0x0a
    bf0a:	13 86       	std	Z+11, r1	; 0x0b
	udd_g_ctrlreq.callback = NULL;
    bf0c:	14 86       	std	Z+12, r1	; 0x0c
    bf0e:	15 86       	std	Z+13, r1	; 0x0d
	udd_g_ctrlreq.over_under_run = NULL;
    bf10:	16 86       	std	Z+14, r1	; 0x0e
    bf12:	17 86       	std	Z+15, r1	; 0x0f

	if (Udd_setup_is_in()) {
    bf14:	80 81       	ld	r24, Z
    bf16:	88 23       	and	r24, r24
    bf18:	0c f0       	brlt	.+2      	; 0xbf1c <udc_process_setup+0x20>
    bf1a:	95 c2       	rjmp	.+1322   	; 0xc446 <udc_process_setup+0x54a>
		if (udd_g_ctrlreq.req.wLength == 0) {
    bf1c:	20 91 a3 27 	lds	r18, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    bf20:	30 91 a4 27 	lds	r19, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    bf24:	21 15       	cp	r18, r1
    bf26:	31 05       	cpc	r19, r1
    bf28:	09 f0       	breq	.+2      	; 0xbf2c <udc_process_setup+0x30>
    bf2a:	88 c2       	rjmp	.+1296   	; 0xc43c <udc_process_setup+0x540>
    bf2c:	7f c2       	rjmp	.+1278   	; 0xc42c <udc_process_setup+0x530>
    bf2e:	8f 71       	andi	r24, 0x1F	; 31
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    bf30:	09 f0       	breq	.+2      	; 0xbf34 <udc_process_setup+0x38>
    bf32:	ab c0       	rjmp	.+342    	; 0xc08a <udc_process_setup+0x18e>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    bf34:	90 91 9e 27 	lds	r25, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    bf38:	96 30       	cpi	r25, 0x06	; 6
    bf3a:	81 f0       	breq	.+32     	; 0xbf5c <udc_process_setup+0x60>
    bf3c:	98 30       	cpi	r25, 0x08	; 8
    bf3e:	09 f4       	brne	.+2      	; 0xbf42 <udc_process_setup+0x46>
    bf40:	99 c0       	rjmp	.+306    	; 0xc074 <udc_process_setup+0x178>
    bf42:	91 11       	cpse	r25, r1
    bf44:	a2 c0       	rjmp	.+324    	; 0xc08a <udc_process_setup+0x18e>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
    bf46:	22 30       	cpi	r18, 0x02	; 2
    bf48:	31 05       	cpc	r19, r1
    bf4a:	09 f0       	breq	.+2      	; 0xbf4e <udc_process_setup+0x52>
    bf4c:	2b c2       	rjmp	.+1110   	; 0xc3a4 <udc_process_setup+0x4a8>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
    bf4e:	62 e0       	ldi	r22, 0x02	; 2
    bf50:	70 e0       	ldi	r23, 0x00	; 0
    bf52:	8c e8       	ldi	r24, 0x8C	; 140
    bf54:	97 e2       	ldi	r25, 0x27	; 39
    bf56:	0e 94 10 45 	call	0x8a20	; 0x8a20 <udd_set_setup_payload>
    bf5a:	7e c2       	rjmp	.+1276   	; 0xc458 <udc_process_setup+0x55c>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
    bf5c:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    bf60:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
    bf64:	29 2f       	mov	r18, r25
    bf66:	33 27       	eor	r19, r19
    bf68:	22 30       	cpi	r18, 0x02	; 2
    bf6a:	31 05       	cpc	r19, r1
    bf6c:	b1 f0       	breq	.+44     	; 0xbf9a <udc_process_setup+0x9e>
    bf6e:	20 f4       	brcc	.+8      	; 0xbf78 <udc_process_setup+0x7c>
    bf70:	21 30       	cpi	r18, 0x01	; 1
    bf72:	31 05       	cpc	r19, r1
    bf74:	41 f0       	breq	.+16     	; 0xbf86 <udc_process_setup+0x8a>
    bf76:	d8 c1       	rjmp	.+944    	; 0xc328 <udc_process_setup+0x42c>
    bf78:	23 30       	cpi	r18, 0x03	; 3
    bf7a:	31 05       	cpc	r19, r1
    bf7c:	f1 f1       	breq	.+124    	; 0xbffa <udc_process_setup+0xfe>
    bf7e:	2f 30       	cpi	r18, 0x0F	; 15
    bf80:	31 05       	cpc	r19, r1
    bf82:	61 f1       	breq	.+88     	; 0xbfdc <udc_process_setup+0xe0>
    bf84:	d1 c1       	rjmp	.+930    	; 0xc328 <udc_process_setup+0x42c>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
    bf86:	80 91 77 20 	lds	r24, 0x2077	; 0x802077 <udc_config>
    bf8a:	90 91 78 20 	lds	r25, 0x2078	; 0x802078 <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
    bf8e:	dc 01       	movw	r26, r24
    bf90:	6c 91       	ld	r22, X
    bf92:	70 e0       	ldi	r23, 0x00	; 0
    bf94:	0e 94 10 45 	call	0x8a20	; 0x8a20 <udd_set_setup_payload>
    bf98:	5e c0       	rjmp	.+188    	; 0xc056 <udc_process_setup+0x15a>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
    bf9a:	e0 91 77 20 	lds	r30, 0x2077	; 0x802077 <udc_config>
    bf9e:	f0 91 78 20 	lds	r31, 0x2078	; 0x802078 <udc_config+0x1>
    bfa2:	21 89       	ldd	r18, Z+17	; 0x11
    bfa4:	82 17       	cp	r24, r18
    bfa6:	08 f0       	brcs	.+2      	; 0xbfaa <udc_process_setup+0xae>
    bfa8:	fd c1       	rjmp	.+1018   	; 0xc3a4 <udc_process_setup+0x4a8>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
    bfaa:	99 27       	eor	r25, r25
    bfac:	88 0f       	add	r24, r24
    bfae:	99 1f       	adc	r25, r25
    bfb0:	88 0f       	add	r24, r24
    bfb2:	99 1f       	adc	r25, r25
    bfb4:	e0 91 79 20 	lds	r30, 0x2079	; 0x802079 <udc_config+0x2>
    bfb8:	f0 91 7a 20 	lds	r31, 0x207A	; 0x80207a <udc_config+0x3>
    bfbc:	e8 0f       	add	r30, r24
    bfbe:	f9 1f       	adc	r31, r25
    bfc0:	80 81       	ld	r24, Z
    bfc2:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
    bfc4:	fc 01       	movw	r30, r24
    bfc6:	62 81       	ldd	r22, Z+2	; 0x02
    bfc8:	73 81       	ldd	r23, Z+3	; 0x03
    bfca:	0e 94 10 45 	call	0x8a20	; 0x8a20 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
    bfce:	e0 91 a5 27 	lds	r30, 0x27A5	; 0x8027a5 <udd_g_ctrlreq+0x8>
    bfd2:	f0 91 a6 27 	lds	r31, 0x27A6	; 0x8027a6 <udd_g_ctrlreq+0x9>
    bfd6:	82 e0       	ldi	r24, 0x02	; 2
    bfd8:	81 83       	std	Z+1, r24	; 0x01
    bfda:	3d c0       	rjmp	.+122    	; 0xc056 <udc_process_setup+0x15a>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
    bfdc:	80 91 7b 20 	lds	r24, 0x207B	; 0x80207b <udc_config+0x4>
    bfe0:	90 91 7c 20 	lds	r25, 0x207C	; 0x80207c <udc_config+0x5>
    bfe4:	00 97       	sbiw	r24, 0x00	; 0
    bfe6:	09 f4       	brne	.+2      	; 0xbfea <udc_process_setup+0xee>
    bfe8:	dd c1       	rjmp	.+954    	; 0xc3a4 <udc_process_setup+0x4a8>
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
    bfea:	dc 01       	movw	r26, r24
    bfec:	12 96       	adiw	r26, 0x02	; 2
    bfee:	6d 91       	ld	r22, X+
    bff0:	7c 91       	ld	r23, X
    bff2:	13 97       	sbiw	r26, 0x03	; 3
    bff4:	0e 94 10 45 	call	0x8a20	; 0x8a20 <udd_set_setup_payload>
    bff8:	2e c0       	rjmp	.+92     	; 0xc056 <udc_process_setup+0x15a>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
    bffa:	99 27       	eor	r25, r25
    bffc:	81 30       	cpi	r24, 0x01	; 1
    bffe:	91 05       	cpc	r25, r1
    c000:	99 f0       	breq	.+38     	; 0xc028 <udc_process_setup+0x12c>
    c002:	58 f0       	brcs	.+22     	; 0xc01a <udc_process_setup+0x11e>
    c004:	82 30       	cpi	r24, 0x02	; 2
    c006:	91 05       	cpc	r25, r1
    c008:	09 f4       	brne	.+2      	; 0xc00c <udc_process_setup+0x110>
    c00a:	22 c2       	rjmp	.+1092   	; 0xc450 <udc_process_setup+0x554>
    c00c:	03 97       	sbiw	r24, 0x03	; 3
    c00e:	09 f0       	breq	.+2      	; 0xc012 <udc_process_setup+0x116>
    c010:	94 c1       	rjmp	.+808    	; 0xc33a <udc_process_setup+0x43e>
		str = udc_string_product_name;
		break;
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
    c012:	31 e0       	ldi	r19, 0x01	; 1
		str = udc_get_string_serial_name();
    c014:	eb ee       	ldi	r30, 0xEB	; 235
    c016:	f1 e2       	ldi	r31, 0x21	; 33
    c018:	0a c0       	rjmp	.+20     	; 0xc02e <udc_process_setup+0x132>
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
    c01a:	64 e0       	ldi	r22, 0x04	; 4
    c01c:	70 e0       	ldi	r23, 0x00	; 0
    c01e:	8c e1       	ldi	r24, 0x1C	; 28
    c020:	91 e2       	ldi	r25, 0x21	; 33
    c022:	0e 94 10 45 	call	0x8a20	; 0x8a20 <udd_set_setup_payload>
    c026:	17 c0       	rjmp	.+46     	; 0xc056 <udc_process_setup+0x15a>
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
		str = udc_string_manufacturer_name;
    c028:	eb e0       	ldi	r30, 0x0B	; 11
    c02a:	f1 e2       	ldi	r31, 0x21	; 33
				sizeof(udc_string_desc_languageid));
		break;

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
    c02c:	30 e1       	ldi	r19, 0x10	; 16
    c02e:	ae ed       	ldi	r26, 0xDE	; 222
    c030:	b0 e2       	ldi	r27, 0x20	; 32
    c032:	20 e0       	ldi	r18, 0x00	; 0
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
    c034:	81 91       	ld	r24, Z+
    c036:	90 e0       	ldi	r25, 0x00	; 0
    c038:	8d 93       	st	X+, r24
    c03a:	9d 93       	st	X+, r25
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
    c03c:	2f 5f       	subi	r18, 0xFF	; 255
    c03e:	23 17       	cp	r18, r19
    c040:	c8 f3       	brcs	.-14     	; 0xc034 <udc_process_setup+0x138>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
    c042:	63 2f       	mov	r22, r19
    c044:	66 0f       	add	r22, r22
    c046:	6e 5f       	subi	r22, 0xFE	; 254
    c048:	60 93 dc 20 	sts	0x20DC, r22	; 0x8020dc <udc_string_desc>
		udd_set_setup_payload(
    c04c:	70 e0       	ldi	r23, 0x00	; 0
    c04e:	8c ed       	ldi	r24, 0xDC	; 220
    c050:	90 e2       	ldi	r25, 0x20	; 32
    c052:	0e 94 10 45 	call	0x8a20	; 0x8a20 <udd_set_setup_payload>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
    c056:	ed e9       	ldi	r30, 0x9D	; 157
    c058:	f7 e2       	ldi	r31, 0x27	; 39
    c05a:	86 81       	ldd	r24, Z+6	; 0x06
    c05c:	97 81       	ldd	r25, Z+7	; 0x07
    c05e:	22 85       	ldd	r18, Z+10	; 0x0a
    c060:	33 85       	ldd	r19, Z+11	; 0x0b
    c062:	82 17       	cp	r24, r18
    c064:	93 07       	cpc	r25, r19
    c066:	08 f0       	brcs	.+2      	; 0xc06a <udc_process_setup+0x16e>
    c068:	f7 c1       	rjmp	.+1006   	; 0xc458 <udc_process_setup+0x55c>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
    c06a:	80 93 a7 27 	sts	0x27A7, r24	; 0x8027a7 <udd_g_ctrlreq+0xa>
    c06e:	90 93 a8 27 	sts	0x27A8, r25	; 0x8027a8 <udd_g_ctrlreq+0xb>
    c072:	f2 c1       	rjmp	.+996    	; 0xc458 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
    c074:	21 30       	cpi	r18, 0x01	; 1
    c076:	31 05       	cpc	r19, r1
    c078:	09 f0       	breq	.+2      	; 0xc07c <udc_process_setup+0x180>
    c07a:	94 c1       	rjmp	.+808    	; 0xc3a4 <udc_process_setup+0x4a8>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
    c07c:	61 e0       	ldi	r22, 0x01	; 1
    c07e:	70 e0       	ldi	r23, 0x00	; 0
    c080:	88 e8       	ldi	r24, 0x88	; 136
    c082:	97 e2       	ldi	r25, 0x27	; 39
    c084:	0e 94 10 45 	call	0x8a20	; 0x8a20 <udd_set_setup_payload>
    c088:	e7 c1       	rjmp	.+974    	; 0xc458 <udc_process_setup+0x55c>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    c08a:	81 30       	cpi	r24, 0x01	; 1
    c08c:	e9 f5       	brne	.+122    	; 0xc108 <udc_process_setup+0x20c>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    c08e:	90 91 9e 27 	lds	r25, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    c092:	9a 30       	cpi	r25, 0x0A	; 10
    c094:	c9 f5       	brne	.+114    	; 0xc108 <udc_process_setup+0x20c>
static bool udc_req_std_iface_get_setting(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
    c096:	21 30       	cpi	r18, 0x01	; 1
    c098:	31 05       	cpc	r19, r1
    c09a:	09 f0       	breq	.+2      	; 0xc09e <udc_process_setup+0x1a2>
    c09c:	53 c1       	rjmp	.+678    	; 0xc344 <udc_process_setup+0x448>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    c09e:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    c0a2:	88 23       	and	r24, r24
    c0a4:	09 f4       	brne	.+2      	; 0xc0a8 <udc_process_setup+0x1ac>
    c0a6:	4e c1       	rjmp	.+668    	; 0xc344 <udc_process_setup+0x448>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    c0a8:	c0 91 a1 27 	lds	r28, 0x27A1	; 0x8027a1 <udd_g_ctrlreq+0x4>
    c0ac:	d0 91 a2 27 	lds	r29, 0x27A2	; 0x8027a2 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    c0b0:	00 91 86 27 	lds	r16, 0x2786	; 0x802786 <udc_ptr_conf>
    c0b4:	10 91 87 27 	lds	r17, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    c0b8:	d8 01       	movw	r26, r16
    c0ba:	ed 91       	ld	r30, X+
    c0bc:	fc 91       	ld	r31, X
    c0be:	84 81       	ldd	r24, Z+4	; 0x04
    c0c0:	c8 17       	cp	r28, r24
    c0c2:	08 f0       	brcs	.+2      	; 0xc0c6 <udc_process_setup+0x1ca>
    c0c4:	3f c1       	rjmp	.+638    	; 0xc344 <udc_process_setup+0x448>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    c0c6:	60 e0       	ldi	r22, 0x00	; 0
    c0c8:	8c 2f       	mov	r24, r28
    c0ca:	0c de       	rcall	.-1000   	; 0xbce4 <udc_update_iface_desc>
    c0cc:	88 23       	and	r24, r24
    c0ce:	09 f4       	brne	.+2      	; 0xc0d2 <udc_process_setup+0x1d6>
    c0d0:	34 c1       	rjmp	.+616    	; 0xc33a <udc_process_setup+0x43e>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    c0d2:	ce 01       	movw	r24, r28
    c0d4:	99 27       	eor	r25, r25
    c0d6:	88 0f       	add	r24, r24
    c0d8:	99 1f       	adc	r25, r25
    c0da:	d8 01       	movw	r26, r16
    c0dc:	12 96       	adiw	r26, 0x02	; 2
    c0de:	ed 91       	ld	r30, X+
    c0e0:	fc 91       	ld	r31, X
    c0e2:	13 97       	sbiw	r26, 0x03	; 3
    c0e4:	e8 0f       	add	r30, r24
    c0e6:	f9 1f       	adc	r31, r25
	udc_iface_setting = udi_api->getsetting();
    c0e8:	01 90       	ld	r0, Z+
    c0ea:	f0 81       	ld	r31, Z
    c0ec:	e0 2d       	mov	r30, r0
    c0ee:	86 81       	ldd	r24, Z+6	; 0x06
    c0f0:	97 81       	ldd	r25, Z+7	; 0x07
    c0f2:	fc 01       	movw	r30, r24
    c0f4:	19 95       	eicall
    c0f6:	80 93 8a 27 	sts	0x278A, r24	; 0x80278a <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
    c0fa:	61 e0       	ldi	r22, 0x01	; 1
    c0fc:	70 e0       	ldi	r23, 0x00	; 0
    c0fe:	8a e8       	ldi	r24, 0x8A	; 138
    c100:	97 e2       	ldi	r25, 0x27	; 39
    c102:	0e 94 10 45 	call	0x8a20	; 0x8a20 <udd_set_setup_payload>
    c106:	a8 c1       	rjmp	.+848    	; 0xc458 <udc_process_setup+0x55c>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    c108:	82 30       	cpi	r24, 0x02	; 2
    c10a:	09 f0       	breq	.+2      	; 0xc10e <udc_process_setup+0x212>
    c10c:	16 c1       	rjmp	.+556    	; 0xc33a <udc_process_setup+0x43e>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    c10e:	80 91 9e 27 	lds	r24, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    c112:	81 11       	cpse	r24, r1
    c114:	0b c1       	rjmp	.+534    	; 0xc32c <udc_process_setup+0x430>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
    c116:	22 30       	cpi	r18, 0x02	; 2
    c118:	31 05       	cpc	r19, r1
    c11a:	09 f0       	breq	.+2      	; 0xc11e <udc_process_setup+0x222>
    c11c:	43 c1       	rjmp	.+646    	; 0xc3a4 <udc_process_setup+0x4a8>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
    c11e:	80 91 a1 27 	lds	r24, 0x27A1	; 0x8027a1 <udd_g_ctrlreq+0x4>
    c122:	0e 94 9f 45 	call	0x8b3e	; 0x8b3e <udd_ep_is_halted>
    c126:	90 e0       	ldi	r25, 0x00	; 0
    c128:	80 93 82 27 	sts	0x2782, r24	; 0x802782 <udc_ep_status.4757>
    c12c:	90 93 83 27 	sts	0x2783, r25	; 0x802783 <udc_ep_status.4757+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
    c130:	62 e0       	ldi	r22, 0x02	; 2
    c132:	70 e0       	ldi	r23, 0x00	; 0
    c134:	82 e8       	ldi	r24, 0x82	; 130
    c136:	97 e2       	ldi	r25, 0x27	; 39
    c138:	0e 94 10 45 	call	0x8a20	; 0x8a20 <udd_set_setup_payload>
    c13c:	8d c1       	rjmp	.+794    	; 0xc458 <udc_process_setup+0x55c>
    c13e:	8f 71       	andi	r24, 0x1F	; 31
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
    c140:	09 f0       	breq	.+2      	; 0xc144 <udc_process_setup+0x248>
    c142:	a0 c0       	rjmp	.+320    	; 0xc284 <udc_process_setup+0x388>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
    c144:	90 91 9e 27 	lds	r25, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    c148:	93 30       	cpi	r25, 0x03	; 3
    c14a:	91 f1       	breq	.+100    	; 0xc1b0 <udc_process_setup+0x2b4>
    c14c:	18 f4       	brcc	.+6      	; 0xc154 <udc_process_setup+0x258>
    c14e:	91 30       	cpi	r25, 0x01	; 1
    c150:	a9 f0       	breq	.+42     	; 0xc17c <udc_process_setup+0x280>
    c152:	98 c0       	rjmp	.+304    	; 0xc284 <udc_process_setup+0x388>
    c154:	95 30       	cpi	r25, 0x05	; 5
    c156:	21 f0       	breq	.+8      	; 0xc160 <udc_process_setup+0x264>
    c158:	99 30       	cpi	r25, 0x09	; 9
    c15a:	09 f4       	brne	.+2      	; 0xc15e <udc_process_setup+0x262>
    c15c:	43 c0       	rjmp	.+134    	; 0xc1e4 <udc_process_setup+0x2e8>
    c15e:	92 c0       	rjmp	.+292    	; 0xc284 <udc_process_setup+0x388>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    c160:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    c164:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    c168:	89 2b       	or	r24, r25
    c16a:	09 f0       	breq	.+2      	; 0xc16e <udc_process_setup+0x272>
    c16c:	1b c1       	rjmp	.+566    	; 0xc3a4 <udc_process_setup+0x4a8>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
    c16e:	8c e6       	ldi	r24, 0x6C	; 108
    c170:	9e e5       	ldi	r25, 0x5E	; 94
    c172:	80 93 a9 27 	sts	0x27A9, r24	; 0x8027a9 <udd_g_ctrlreq+0xc>
    c176:	90 93 aa 27 	sts	0x27AA, r25	; 0x8027aa <udd_g_ctrlreq+0xd>
    c17a:	6e c1       	rjmp	.+732    	; 0xc458 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    c17c:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    c180:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    c184:	89 2b       	or	r24, r25
    c186:	09 f0       	breq	.+2      	; 0xc18a <udc_process_setup+0x28e>
    c188:	0d c1       	rjmp	.+538    	; 0xc3a4 <udc_process_setup+0x4a8>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
    c18a:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    c18e:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    c192:	01 97       	sbiw	r24, 0x01	; 1
    c194:	09 f0       	breq	.+2      	; 0xc198 <udc_process_setup+0x29c>
    c196:	06 c1       	rjmp	.+524    	; 0xc3a4 <udc_process_setup+0x4a8>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
    c198:	80 91 8c 27 	lds	r24, 0x278C	; 0x80278c <udc_device_status>
    c19c:	90 91 8d 27 	lds	r25, 0x278D	; 0x80278d <udc_device_status+0x1>
    c1a0:	8d 7f       	andi	r24, 0xFD	; 253
    c1a2:	80 93 8c 27 	sts	0x278C, r24	; 0x80278c <udc_device_status>
    c1a6:	90 93 8d 27 	sts	0x278D, r25	; 0x80278d <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
    c1aa:	0e 94 d4 51 	call	0xa3a8	; 0xa3a8 <usb_callback_remotewakeup_disable>
    c1ae:	54 c1       	rjmp	.+680    	; 0xc458 <udc_process_setup+0x55c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    c1b0:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    c1b4:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    c1b8:	89 2b       	or	r24, r25
    c1ba:	09 f0       	breq	.+2      	; 0xc1be <udc_process_setup+0x2c2>
    c1bc:	f3 c0       	rjmp	.+486    	; 0xc3a4 <udc_process_setup+0x4a8>
		return false;
	}

	switch (udd_g_ctrlreq.req.wValue) {
    c1be:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    c1c2:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    c1c6:	01 97       	sbiw	r24, 0x01	; 1
    c1c8:	09 f0       	breq	.+2      	; 0xc1cc <udc_process_setup+0x2d0>
    c1ca:	b2 c0       	rjmp	.+356    	; 0xc330 <udc_process_setup+0x434>

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
    c1cc:	80 91 8c 27 	lds	r24, 0x278C	; 0x80278c <udc_device_status>
    c1d0:	90 91 8d 27 	lds	r25, 0x278D	; 0x80278d <udc_device_status+0x1>
    c1d4:	82 60       	ori	r24, 0x02	; 2
    c1d6:	80 93 8c 27 	sts	0x278C, r24	; 0x80278c <udc_device_status>
    c1da:	90 93 8d 27 	sts	0x278D, r25	; 0x80278d <udc_device_status+0x1>
		UDC_REMOTEWAKEUP_ENABLE();
    c1de:	0e 94 d3 51 	call	0xa3a6	; 0xa3a6 <usb_callback_remotewakeup_enable>
    c1e2:	3a c1       	rjmp	.+628    	; 0xc458 <udc_process_setup+0x55c>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
    c1e4:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    c1e8:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    c1ec:	89 2b       	or	r24, r25
    c1ee:	09 f0       	breq	.+2      	; 0xc1f2 <udc_process_setup+0x2f6>
    c1f0:	d9 c0       	rjmp	.+434    	; 0xc3a4 <udc_process_setup+0x4a8>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
    c1f2:	0e 94 05 45 	call	0x8a0a	; 0x8a0a <udd_getaddress>
    c1f6:	88 23       	and	r24, r24
    c1f8:	09 f4       	brne	.+2      	; 0xc1fc <udc_process_setup+0x300>
    c1fa:	9f c0       	rjmp	.+318    	; 0xc33a <udc_process_setup+0x43e>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    c1fc:	20 91 9f 27 	lds	r18, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    c200:	30 91 a0 27 	lds	r19, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    c204:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
    c206:	e0 91 77 20 	lds	r30, 0x2077	; 0x802077 <udc_config>
    c20a:	f0 91 78 20 	lds	r31, 0x2078	; 0x802078 <udc_config+0x1>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
    c20e:	81 89       	ldd	r24, Z+17	; 0x11
    c210:	90 e0       	ldi	r25, 0x00	; 0
    c212:	82 17       	cp	r24, r18
    c214:	93 07       	cpc	r25, r19
    c216:	08 f4       	brcc	.+2      	; 0xc21a <udc_process_setup+0x31e>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
    c218:	90 c0       	rjmp	.+288    	; 0xc33a <udc_process_setup+0x43e>
    c21a:	16 de       	rcall	.-980    	; 0xbe48 <udc_reset>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
    c21c:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    c220:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    c224:	80 93 88 27 	sts	0x2788, r24	; 0x802788 <udc_num_configuration>
	if (udc_num_configuration == 0) {
    c228:	88 23       	and	r24, r24
    c22a:	09 f4       	brne	.+2      	; 0xc22e <udc_process_setup+0x332>
    c22c:	15 c1       	rjmp	.+554    	; 0xc458 <udc_process_setup+0x55c>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
    c22e:	99 27       	eor	r25, r25
    c230:	81 50       	subi	r24, 0x01	; 1
    c232:	90 4c       	sbci	r25, 0xC0	; 192
    c234:	88 0f       	add	r24, r24
    c236:	99 1f       	adc	r25, r25
    c238:	88 0f       	add	r24, r24
    c23a:	99 1f       	adc	r25, r25
    c23c:	e0 91 79 20 	lds	r30, 0x2079	; 0x802079 <udc_config+0x2>
    c240:	f0 91 7a 20 	lds	r31, 0x207A	; 0x80207a <udc_config+0x3>
    c244:	e8 0f       	add	r30, r24
    c246:	f9 1f       	adc	r31, r25
    c248:	e0 93 86 27 	sts	0x2786, r30	; 0x802786 <udc_ptr_conf>
    c24c:	f0 93 87 27 	sts	0x2787, r31	; 0x802787 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    c250:	01 90       	ld	r0, Z+
    c252:	f0 81       	ld	r31, Z
    c254:	e0 2d       	mov	r30, r0
    c256:	84 81       	ldd	r24, Z+4	; 0x04
    c258:	88 23       	and	r24, r24
    c25a:	09 f4       	brne	.+2      	; 0xc25e <udc_process_setup+0x362>
    c25c:	fd c0       	rjmp	.+506    	; 0xc458 <udc_process_setup+0x55c>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
    c25e:	c0 e0       	ldi	r28, 0x00	; 0
    c260:	60 e0       	ldi	r22, 0x00	; 0
    c262:	8c 2f       	mov	r24, r28
    c264:	bb dd       	rcall	.-1162   	; 0xbddc <udc_iface_enable>
    c266:	88 23       	and	r24, r24
    c268:	09 f4       	brne	.+2      	; 0xc26c <udc_process_setup+0x370>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    c26a:	67 c0       	rjmp	.+206    	; 0xc33a <udc_process_setup+0x43e>
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    c26c:	cf 5f       	subi	r28, 0xFF	; 255
    c26e:	e0 91 86 27 	lds	r30, 0x2786	; 0x802786 <udc_ptr_conf>
    c272:	f0 91 87 27 	lds	r31, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    c276:	01 90       	ld	r0, Z+
    c278:	f0 81       	ld	r31, Z
    c27a:	e0 2d       	mov	r30, r0
    c27c:	84 81       	ldd	r24, Z+4	; 0x04
    c27e:	c8 17       	cp	r28, r24
    c280:	78 f3       	brcs	.-34     	; 0xc260 <udc_process_setup+0x364>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
    c282:	ea c0       	rjmp	.+468    	; 0xc458 <udc_process_setup+0x55c>
    c284:	81 30       	cpi	r24, 0x01	; 1
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
    c286:	e9 f4       	brne	.+58     	; 0xc2c2 <udc_process_setup+0x3c6>
    c288:	90 91 9e 27 	lds	r25, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    c28c:	9b 30       	cpi	r25, 0x0B	; 11
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
    c28e:	c9 f4       	brne	.+50     	; 0xc2c2 <udc_process_setup+0x3c6>
    c290:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    c294:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    c298:	89 2b       	or	r24, r25
    c29a:	09 f0       	breq	.+2      	; 0xc29e <udc_process_setup+0x3a2>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
    c29c:	53 c0       	rjmp	.+166    	; 0xc344 <udc_process_setup+0x448>
    c29e:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    c2a2:	88 23       	and	r24, r24
    c2a4:	09 f4       	brne	.+2      	; 0xc2a8 <udc_process_setup+0x3ac>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    c2a6:	4e c0       	rjmp	.+156    	; 0xc344 <udc_process_setup+0x448>
    c2a8:	ed e9       	ldi	r30, 0x9D	; 157
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
    c2aa:	f7 e2       	ldi	r31, 0x27	; 39

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
    c2ac:	c4 81       	ldd	r28, Z+4	; 0x04
    c2ae:	d2 81       	ldd	r29, Z+2	; 0x02
    c2b0:	8c 2f       	mov	r24, r28
    c2b2:	52 dd       	rcall	.-1372   	; 0xbd58 <udc_iface_disable>
    c2b4:	88 23       	and	r24, r24
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
    c2b6:	09 f4       	brne	.+2      	; 0xc2ba <udc_process_setup+0x3be>
    c2b8:	40 c0       	rjmp	.+128    	; 0xc33a <udc_process_setup+0x43e>
    c2ba:	6d 2f       	mov	r22, r29
    c2bc:	8c 2f       	mov	r24, r28
    c2be:	8e dd       	rcall	.-1252   	; 0xbddc <udc_iface_enable>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
    c2c0:	3a c0       	rjmp	.+116    	; 0xc336 <udc_process_setup+0x43a>
    c2c2:	82 30       	cpi	r24, 0x02	; 2
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
    c2c4:	d1 f5       	brne	.+116    	; 0xc33a <udc_process_setup+0x43e>
    c2c6:	80 91 9e 27 	lds	r24, 0x279E	; 0x80279e <udd_g_ctrlreq+0x1>
    c2ca:	81 30       	cpi	r24, 0x01	; 1
    c2cc:	19 f0       	breq	.+6      	; 0xc2d4 <udc_process_setup+0x3d8>
    c2ce:	83 30       	cpi	r24, 0x03	; 3
    c2d0:	a1 f0       	breq	.+40     	; 0xc2fa <udc_process_setup+0x3fe>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    c2d2:	30 c0       	rjmp	.+96     	; 0xc334 <udc_process_setup+0x438>
    c2d4:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    c2d8:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    c2dc:	89 2b       	or	r24, r25
    c2de:	09 f0       	breq	.+2      	; 0xc2e2 <udc_process_setup+0x3e6>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    c2e0:	61 c0       	rjmp	.+194    	; 0xc3a4 <udc_process_setup+0x4a8>
    c2e2:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    c2e6:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    c2ea:	89 2b       	or	r24, r25
    c2ec:	09 f0       	breq	.+2      	; 0xc2f0 <udc_process_setup+0x3f4>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    c2ee:	5a c0       	rjmp	.+180    	; 0xc3a4 <udc_process_setup+0x4a8>
    c2f0:	80 91 a1 27 	lds	r24, 0x27A1	; 0x8027a1 <udd_g_ctrlreq+0x4>
    c2f4:	0e 94 ba 45 	call	0x8b74	; 0x8b74 <udd_ep_clear_halt>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
    c2f8:	1e c0       	rjmp	.+60     	; 0xc336 <udc_process_setup+0x43a>
    c2fa:	80 91 a3 27 	lds	r24, 0x27A3	; 0x8027a3 <udd_g_ctrlreq+0x6>
    c2fe:	90 91 a4 27 	lds	r25, 0x27A4	; 0x8027a4 <udd_g_ctrlreq+0x7>
    c302:	89 2b       	or	r24, r25
    c304:	09 f0       	breq	.+2      	; 0xc308 <udc_process_setup+0x40c>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
    c306:	4e c0       	rjmp	.+156    	; 0xc3a4 <udc_process_setup+0x4a8>
    c308:	80 91 9f 27 	lds	r24, 0x279F	; 0x80279f <udd_g_ctrlreq+0x2>
    c30c:	90 91 a0 27 	lds	r25, 0x27A0	; 0x8027a0 <udd_g_ctrlreq+0x3>
    c310:	89 2b       	or	r24, r25
    c312:	09 f0       	breq	.+2      	; 0xc316 <udc_process_setup+0x41a>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
    c314:	47 c0       	rjmp	.+142    	; 0xc3a4 <udc_process_setup+0x4a8>
    c316:	cd e9       	ldi	r28, 0x9D	; 157
    c318:	d7 e2       	ldi	r29, 0x27	; 39
    c31a:	8c 81       	ldd	r24, Y+4	; 0x04
    c31c:	0e 94 bc 46 	call	0x8d78	; 0x8d78 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
    c320:	8c 81       	ldd	r24, Y+4	; 0x04
    c322:	0e 94 27 47 	call	0x8e4e	; 0x8e4e <udd_ep_set_halt>
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
    c326:	07 c0       	rjmp	.+14     	; 0xc336 <udc_process_setup+0x43a>
    c328:	80 e0       	ldi	r24, 0x00	; 0
				break;
			}
		}
#endif
	}
	return false;
    c32a:	05 c0       	rjmp	.+10     	; 0xc336 <udc_process_setup+0x43a>
    c32c:	80 e0       	ldi	r24, 0x00	; 0
		break;
#endif
	default:
		break;
	}
	return false;
    c32e:	03 c0       	rjmp	.+6      	; 0xc336 <udc_process_setup+0x43a>
    c330:	80 e0       	ldi	r24, 0x00	; 0
				break;
			}
		}
#endif
	}
	return false;
    c332:	01 c0       	rjmp	.+2      	; 0xc336 <udc_process_setup+0x43a>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
    c334:	80 e0       	ldi	r24, 0x00	; 0
    c336:	81 11       	cpse	r24, r1
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
    c338:	90 c0       	rjmp	.+288    	; 0xc45a <udc_process_setup+0x55e>
    c33a:	80 91 9d 27 	lds	r24, 0x279D	; 0x80279d <udd_g_ctrlreq>
    c33e:	8f 71       	andi	r24, 0x1F	; 31
    c340:	81 30       	cpi	r24, 0x01	; 1
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    c342:	81 f5       	brne	.+96     	; 0xc3a4 <udc_process_setup+0x4a8>
    c344:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    c348:	88 23       	and	r24, r24
    c34a:	09 f4       	brne	.+2      	; 0xc34e <udc_process_setup+0x452>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
    c34c:	71 c0       	rjmp	.+226    	; 0xc430 <udc_process_setup+0x534>
    c34e:	00 91 a1 27 	lds	r16, 0x27A1	; 0x8027a1 <udd_g_ctrlreq+0x4>
    c352:	10 91 a2 27 	lds	r17, 0x27A2	; 0x8027a2 <udd_g_ctrlreq+0x5>
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
    c356:	c0 91 86 27 	lds	r28, 0x2786	; 0x802786 <udc_ptr_conf>
    c35a:	d0 91 87 27 	lds	r29, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    c35e:	e8 81       	ld	r30, Y
    c360:	f9 81       	ldd	r31, Y+1	; 0x01
    c362:	84 81       	ldd	r24, Z+4	; 0x04
    c364:	08 17       	cp	r16, r24
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
    c366:	08 f0       	brcs	.+2      	; 0xc36a <udc_process_setup+0x46e>
    c368:	65 c0       	rjmp	.+202    	; 0xc434 <udc_process_setup+0x538>
    c36a:	60 e0       	ldi	r22, 0x00	; 0
    c36c:	80 2f       	mov	r24, r16
    c36e:	ba dc       	rcall	.-1676   	; 0xbce4 <udc_update_iface_desc>
    c370:	88 23       	and	r24, r24
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
    c372:	c1 f0       	breq	.+48     	; 0xc3a4 <udc_process_setup+0x4a8>
    c374:	f8 01       	movw	r30, r16
    c376:	ff 27       	eor	r31, r31
    c378:	cf 01       	movw	r24, r30
    c37a:	88 0f       	add	r24, r24
    c37c:	99 1f       	adc	r25, r25
    c37e:	ea 81       	ldd	r30, Y+2	; 0x02
    c380:	fb 81       	ldd	r31, Y+3	; 0x03
    c382:	e8 0f       	add	r30, r24
    c384:	f9 1f       	adc	r31, r25
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    c386:	c0 81       	ld	r28, Z
    c388:	d1 81       	ldd	r29, Z+1	; 0x01
    c38a:	ee 81       	ldd	r30, Y+6	; 0x06
    c38c:	ff 81       	ldd	r31, Y+7	; 0x07
    c38e:	19 95       	eicall
    c390:	68 2f       	mov	r22, r24
    c392:	80 2f       	mov	r24, r16
    c394:	a7 dc       	rcall	.-1714   	; 0xbce4 <udc_update_iface_desc>
    c396:	88 23       	and	r24, r24
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
    c398:	29 f0       	breq	.+10     	; 0xc3a4 <udc_process_setup+0x4a8>
    c39a:	ec 81       	ldd	r30, Y+4	; 0x04
    c39c:	fd 81       	ldd	r31, Y+5	; 0x05
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
    c39e:	19 95       	eicall
    c3a0:	81 11       	cpse	r24, r1
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
    c3a2:	5b c0       	rjmp	.+182    	; 0xc45a <udc_process_setup+0x55e>
    c3a4:	80 91 9d 27 	lds	r24, 0x279D	; 0x80279d <udd_g_ctrlreq>
    c3a8:	8f 71       	andi	r24, 0x1F	; 31
    c3aa:	82 30       	cpi	r24, 0x02	; 2
    c3ac:	09 f0       	breq	.+2      	; 0xc3b0 <udc_process_setup+0x4b4>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
    c3ae:	44 c0       	rjmp	.+136    	; 0xc438 <udc_process_setup+0x53c>
    c3b0:	80 91 88 27 	lds	r24, 0x2788	; 0x802788 <udc_num_configuration>
    c3b4:	88 23       	and	r24, r24
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    c3b6:	b1 f1       	breq	.+108    	; 0xc424 <udc_process_setup+0x528>
    c3b8:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    c3bc:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    c3c0:	ed 91       	ld	r30, X+
    c3c2:	fc 91       	ld	r31, X
    c3c4:	11 97       	sbiw	r26, 0x01	; 1
    c3c6:	84 81       	ldd	r24, Z+4	; 0x04
    c3c8:	88 23       	and	r24, r24
    c3ca:	71 f1       	breq	.+92     	; 0xc428 <udc_process_setup+0x52c>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
    c3cc:	c0 e0       	ldi	r28, 0x00	; 0
    c3ce:	ec 2f       	mov	r30, r28
    c3d0:	f0 e0       	ldi	r31, 0x00	; 0
    c3d2:	ee 0f       	add	r30, r30
    c3d4:	ff 1f       	adc	r31, r31
    c3d6:	12 96       	adiw	r26, 0x02	; 2
    c3d8:	8d 91       	ld	r24, X+
    c3da:	9c 91       	ld	r25, X
    c3dc:	13 97       	sbiw	r26, 0x03	; 3
    c3de:	e8 0f       	add	r30, r24
    c3e0:	f9 1f       	adc	r31, r25
    c3e2:	00 81       	ld	r16, Z
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
    c3e4:	11 81       	ldd	r17, Z+1	; 0x01
    c3e6:	d8 01       	movw	r26, r16
    c3e8:	16 96       	adiw	r26, 0x06	; 6
    c3ea:	ed 91       	ld	r30, X+
    c3ec:	fc 91       	ld	r31, X
    c3ee:	17 97       	sbiw	r26, 0x07	; 7
    c3f0:	19 95       	eicall
    c3f2:	68 2f       	mov	r22, r24
    c3f4:	8c 2f       	mov	r24, r28
    c3f6:	76 dc       	rcall	.-1812   	; 0xbce4 <udc_update_iface_desc>
    c3f8:	88 23       	and	r24, r24
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
    c3fa:	79 f1       	breq	.+94     	; 0xc45a <udc_process_setup+0x55e>
    c3fc:	d8 01       	movw	r26, r16
    c3fe:	14 96       	adiw	r26, 0x04	; 4
    c400:	ed 91       	ld	r30, X+
    c402:	fc 91       	ld	r31, X
    c404:	15 97       	sbiw	r26, 0x05	; 5
    c406:	19 95       	eicall
    c408:	81 11       	cpse	r24, r1
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
    c40a:	27 c0       	rjmp	.+78     	; 0xc45a <udc_process_setup+0x55e>
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
    c40c:	cf 5f       	subi	r28, 0xFF	; 255
    c40e:	a0 91 86 27 	lds	r26, 0x2786	; 0x802786 <udc_ptr_conf>
    c412:	b0 91 87 27 	lds	r27, 0x2787	; 0x802787 <udc_ptr_conf+0x1>
    c416:	ed 91       	ld	r30, X+
    c418:	fc 91       	ld	r31, X
    c41a:	11 97       	sbiw	r26, 0x01	; 1
    c41c:	94 81       	ldd	r25, Z+4	; 0x04
    c41e:	c9 17       	cp	r28, r25
    c420:	b0 f2       	brcs	.-84     	; 0xc3ce <udc_process_setup+0x4d2>
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
    c422:	1b c0       	rjmp	.+54     	; 0xc45a <udc_process_setup+0x55e>
    c424:	80 e0       	ldi	r24, 0x00	; 0
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
    c426:	19 c0       	rjmp	.+50     	; 0xc45a <udc_process_setup+0x55e>
    c428:	80 e0       	ldi	r24, 0x00	; 0
	udd_g_ctrlreq.callback = NULL;
	udd_g_ctrlreq.over_under_run = NULL;

	if (Udd_setup_is_in()) {
		if (udd_g_ctrlreq.req.wLength == 0) {
			return false; // Error from USB host
    c42a:	17 c0       	rjmp	.+46     	; 0xc45a <udc_process_setup+0x55e>
    c42c:	80 e0       	ldi	r24, 0x00	; 0
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
    c42e:	15 c0       	rjmp	.+42     	; 0xc45a <udc_process_setup+0x55e>
    c430:	80 e0       	ldi	r24, 0x00	; 0
    c432:	13 c0       	rjmp	.+38     	; 0xc45a <udc_process_setup+0x55e>
    c434:	80 e0       	ldi	r24, 0x00	; 0
    c436:	11 c0       	rjmp	.+34     	; 0xc45a <udc_process_setup+0x55e>
    c438:	80 e0       	ldi	r24, 0x00	; 0
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
    c43a:	0f c0       	rjmp	.+30     	; 0xc45a <udc_process_setup+0x55e>
    c43c:	98 2f       	mov	r25, r24
    c43e:	90 76       	andi	r25, 0x60	; 96
    c440:	09 f0       	breq	.+2      	; 0xc444 <udc_process_setup+0x548>
    c442:	7b cf       	rjmp	.-266    	; 0xc33a <udc_process_setup+0x43e>
    c444:	74 cd       	rjmp	.-1304   	; 0xbf2e <udc_process_setup+0x32>
    c446:	98 2f       	mov	r25, r24
    c448:	90 76       	andi	r25, 0x60	; 96
    c44a:	09 f0       	breq	.+2      	; 0xc44e <udc_process_setup+0x552>
    c44c:	76 cf       	rjmp	.-276    	; 0xc33a <udc_process_setup+0x43e>
		str = udc_string_manufacturer_name;
		break;
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
    c44e:	77 ce       	rjmp	.-786    	; 0xc13e <udc_process_setup+0x242>
		str = udc_string_product_name;
    c450:	3c e0       	ldi	r19, 0x0C	; 12
    c452:	ee ef       	ldi	r30, 0xFE	; 254
    c454:	f0 e2       	ldi	r31, 0x20	; 32
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
			return true;
    c456:	eb cd       	rjmp	.-1066   	; 0xc02e <udc_process_setup+0x132>
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
#endif
}
    c458:	81 e0       	ldi	r24, 0x01	; 1
    c45a:	df 91       	pop	r29
    c45c:	cf 91       	pop	r28
    c45e:	1f 91       	pop	r17
    c460:	0f 91       	pop	r16
    c462:	08 95       	ret

0000c464 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
    c464:	cf 93       	push	r28
    c466:	df 93       	push	r29
    c468:	1f 92       	push	r1
    c46a:	cd b7       	in	r28, 0x3d	; 61
    c46c:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
    c46e:	80 91 b7 27 	lds	r24, 0x27B7	; 0x8027b7 <stdio_base>
    c472:	90 91 b8 27 	lds	r25, 0x27B8	; 0x8027b8 <stdio_base+0x1>
    c476:	e0 91 b3 27 	lds	r30, 0x27B3	; 0x8027b3 <ptr_get>
    c47a:	f0 91 b4 27 	lds	r31, 0x27B4	; 0x8027b4 <ptr_get+0x1>
    c47e:	be 01       	movw	r22, r28
    c480:	6f 5f       	subi	r22, 0xFF	; 255
    c482:	7f 4f       	sbci	r23, 0xFF	; 255
    c484:	19 95       	eicall
	return c;
    c486:	89 81       	ldd	r24, Y+1	; 0x01
}
    c488:	08 2e       	mov	r0, r24
    c48a:	00 0c       	add	r0, r0
    c48c:	99 0b       	sbc	r25, r25
    c48e:	0f 90       	pop	r0
    c490:	df 91       	pop	r29
    c492:	cf 91       	pop	r28
    c494:	08 95       	ret

0000c496 <stdio_usb_putchar>:
	return true;
}

void stdio_usb_disable(void)
{
	stdio_usb_interface_enable = false;
    c496:	80 91 8e 27 	lds	r24, 0x278E	; 0x80278e <stdio_usb_interface_enable>
    c49a:	88 23       	and	r24, r24
    c49c:	81 f0       	breq	.+32     	; 0xc4be <stdio_usb_putchar+0x28>
    c49e:	86 2f       	mov	r24, r22
    c4a0:	08 2e       	mov	r0, r24
    c4a2:	00 0c       	add	r0, r0
    c4a4:	99 0b       	sbc	r25, r25
    c4a6:	df db       	rcall	.-2114   	; 0xbc66 <udi_cdc_putc>
    c4a8:	21 e0       	ldi	r18, 0x01	; 1
    c4aa:	30 e0       	ldi	r19, 0x00	; 0
    c4ac:	89 2b       	or	r24, r25
    c4ae:	11 f0       	breq	.+4      	; 0xc4b4 <stdio_usb_putchar+0x1e>
    c4b0:	20 e0       	ldi	r18, 0x00	; 0
    c4b2:	30 e0       	ldi	r19, 0x00	; 0
    c4b4:	88 27       	eor	r24, r24
    c4b6:	99 27       	eor	r25, r25
    c4b8:	82 1b       	sub	r24, r18
    c4ba:	93 0b       	sbc	r25, r19
    c4bc:	08 95       	ret
    c4be:	80 e0       	ldi	r24, 0x00	; 0
    c4c0:	90 e0       	ldi	r25, 0x00	; 0
    c4c2:	08 95       	ret

0000c4c4 <stdio_usb_getchar>:
    c4c4:	cf 93       	push	r28
    c4c6:	df 93       	push	r29
    c4c8:	80 91 8e 27 	lds	r24, 0x278E	; 0x80278e <stdio_usb_interface_enable>
    c4cc:	81 11       	cpse	r24, r1
    c4ce:	03 c0       	rjmp	.+6      	; 0xc4d6 <stdio_usb_getchar+0x12>
    c4d0:	fb 01       	movw	r30, r22
    c4d2:	10 82       	st	Z, r1
    c4d4:	03 c0       	rjmp	.+6      	; 0xc4dc <stdio_usb_getchar+0x18>
    c4d6:	eb 01       	movw	r28, r22
    c4d8:	d9 da       	rcall	.-2638   	; 0xba8c <udi_cdc_getc>
    c4da:	88 83       	st	Y, r24
    c4dc:	df 91       	pop	r29
    c4de:	cf 91       	pop	r28
    c4e0:	08 95       	ret

0000c4e2 <stdio_usb_enable>:
    c4e2:	81 e0       	ldi	r24, 0x01	; 1
    c4e4:	80 93 8e 27 	sts	0x278E, r24	; 0x80278e <stdio_usb_interface_enable>
    c4e8:	08 95       	ret

0000c4ea <stdio_usb_init>:
}

void stdio_usb_init(void)
{
	stdio_base = NULL;
    c4ea:	10 92 b7 27 	sts	0x27B7, r1	; 0x8027b7 <stdio_base>
    c4ee:	10 92 b8 27 	sts	0x27B8, r1	; 0x8027b8 <stdio_base+0x1>
	ptr_put = stdio_usb_putchar;
    c4f2:	8b e4       	ldi	r24, 0x4B	; 75
    c4f4:	92 e6       	ldi	r25, 0x62	; 98
    c4f6:	80 93 b5 27 	sts	0x27B5, r24	; 0x8027b5 <ptr_put>
    c4fa:	90 93 b6 27 	sts	0x27B6, r25	; 0x8027b6 <ptr_put+0x1>
	ptr_get = stdio_usb_getchar;
    c4fe:	82 e6       	ldi	r24, 0x62	; 98
    c500:	92 e6       	ldi	r25, 0x62	; 98
    c502:	80 93 b3 27 	sts	0x27B3, r24	; 0x8027b3 <ptr_get>
    c506:	90 93 b4 27 	sts	0x27B4, r25	; 0x8027b4 <ptr_get+0x1>
	udc_start ();

#if defined(__GNUC__)
# if XMEGA
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    c50a:	9b dc       	rcall	.-1738   	; 0xbe42 <udc_start>
    c50c:	62 e3       	ldi	r22, 0x32	; 50
    c50e:	72 e6       	ldi	r23, 0x62	; 98
    c510:	8c e8       	ldi	r24, 0x8C	; 140
    c512:	92 e6       	ldi	r25, 0x62	; 98
    c514:	37 c6       	rjmp	.+3182   	; 0xd184 <fdevopen>
    c516:	08 95       	ret

0000c518 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    c518:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
    c51a:	80 91 b7 27 	lds	r24, 0x27B7	; 0x8027b7 <stdio_base>
    c51e:	90 91 b8 27 	lds	r25, 0x27B8	; 0x8027b8 <stdio_base+0x1>
    c522:	e0 91 b5 27 	lds	r30, 0x27B5	; 0x8027b5 <ptr_put>
    c526:	f0 91 b6 27 	lds	r31, 0x27B6	; 0x8027b6 <ptr_put+0x1>
    c52a:	19 95       	eicall
    c52c:	99 23       	and	r25, r25
    c52e:	1c f0       	brlt	.+6      	; 0xc536 <_write+0x1e>
		return -1;
	}
	return 1;
    c530:	81 e0       	ldi	r24, 0x01	; 1
    c532:	90 e0       	ldi	r25, 0x00	; 0
    c534:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
    c536:	8f ef       	ldi	r24, 0xFF	; 255
    c538:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
    c53a:	08 95       	ret

0000c53c <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    c53c:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    c540:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    c542:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    c544:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    c548:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    c54a:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    c54e:	08 95       	ret

0000c550 <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    c550:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    c552:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    c554:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    c556:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    c558:	60 83       	st	Z, r22
	ret                             // Return to caller
    c55a:	08 95       	ret

0000c55c <__mulsi3>:
    c55c:	db 01       	movw	r26, r22
    c55e:	8f 93       	push	r24
    c560:	9f 93       	push	r25
    c562:	93 d0       	rcall	.+294    	; 0xc68a <__muluhisi3>
    c564:	bf 91       	pop	r27
    c566:	af 91       	pop	r26
    c568:	a2 9f       	mul	r26, r18
    c56a:	80 0d       	add	r24, r0
    c56c:	91 1d       	adc	r25, r1
    c56e:	a3 9f       	mul	r26, r19
    c570:	90 0d       	add	r25, r0
    c572:	b2 9f       	mul	r27, r18
    c574:	90 0d       	add	r25, r0
    c576:	11 24       	eor	r1, r1
    c578:	08 95       	ret

0000c57a <__udivmodhi4>:
    c57a:	aa 1b       	sub	r26, r26
    c57c:	bb 1b       	sub	r27, r27
    c57e:	51 e1       	ldi	r21, 0x11	; 17
    c580:	07 c0       	rjmp	.+14     	; 0xc590 <__udivmodhi4_ep>

0000c582 <__udivmodhi4_loop>:
    c582:	aa 1f       	adc	r26, r26
    c584:	bb 1f       	adc	r27, r27
    c586:	a6 17       	cp	r26, r22
    c588:	b7 07       	cpc	r27, r23
    c58a:	10 f0       	brcs	.+4      	; 0xc590 <__udivmodhi4_ep>
    c58c:	a6 1b       	sub	r26, r22
    c58e:	b7 0b       	sbc	r27, r23

0000c590 <__udivmodhi4_ep>:
    c590:	88 1f       	adc	r24, r24
    c592:	99 1f       	adc	r25, r25
    c594:	5a 95       	dec	r21
    c596:	a9 f7       	brne	.-22     	; 0xc582 <__udivmodhi4_loop>
    c598:	80 95       	com	r24
    c59a:	90 95       	com	r25
    c59c:	bc 01       	movw	r22, r24
    c59e:	cd 01       	movw	r24, r26
    c5a0:	08 95       	ret

0000c5a2 <__divmodhi4>:
    c5a2:	97 fb       	bst	r25, 7
    c5a4:	07 2e       	mov	r0, r23
    c5a6:	16 f4       	brtc	.+4      	; 0xc5ac <__divmodhi4+0xa>
    c5a8:	00 94       	com	r0
    c5aa:	06 d0       	rcall	.+12     	; 0xc5b8 <__divmodhi4_neg1>
    c5ac:	77 fd       	sbrc	r23, 7
    c5ae:	08 d0       	rcall	.+16     	; 0xc5c0 <__divmodhi4_neg2>
    c5b0:	e4 df       	rcall	.-56     	; 0xc57a <__udivmodhi4>
    c5b2:	07 fc       	sbrc	r0, 7
    c5b4:	05 d0       	rcall	.+10     	; 0xc5c0 <__divmodhi4_neg2>
    c5b6:	3e f4       	brtc	.+14     	; 0xc5c6 <__divmodhi4_exit>

0000c5b8 <__divmodhi4_neg1>:
    c5b8:	90 95       	com	r25
    c5ba:	81 95       	neg	r24
    c5bc:	9f 4f       	sbci	r25, 0xFF	; 255
    c5be:	08 95       	ret

0000c5c0 <__divmodhi4_neg2>:
    c5c0:	70 95       	com	r23
    c5c2:	61 95       	neg	r22
    c5c4:	7f 4f       	sbci	r23, 0xFF	; 255

0000c5c6 <__divmodhi4_exit>:
    c5c6:	08 95       	ret

0000c5c8 <__udivmodsi4>:
    c5c8:	a1 e2       	ldi	r26, 0x21	; 33
    c5ca:	1a 2e       	mov	r1, r26
    c5cc:	aa 1b       	sub	r26, r26
    c5ce:	bb 1b       	sub	r27, r27
    c5d0:	fd 01       	movw	r30, r26
    c5d2:	0d c0       	rjmp	.+26     	; 0xc5ee <__udivmodsi4_ep>

0000c5d4 <__udivmodsi4_loop>:
    c5d4:	aa 1f       	adc	r26, r26
    c5d6:	bb 1f       	adc	r27, r27
    c5d8:	ee 1f       	adc	r30, r30
    c5da:	ff 1f       	adc	r31, r31
    c5dc:	a2 17       	cp	r26, r18
    c5de:	b3 07       	cpc	r27, r19
    c5e0:	e4 07       	cpc	r30, r20
    c5e2:	f5 07       	cpc	r31, r21
    c5e4:	20 f0       	brcs	.+8      	; 0xc5ee <__udivmodsi4_ep>
    c5e6:	a2 1b       	sub	r26, r18
    c5e8:	b3 0b       	sbc	r27, r19
    c5ea:	e4 0b       	sbc	r30, r20
    c5ec:	f5 0b       	sbc	r31, r21

0000c5ee <__udivmodsi4_ep>:
    c5ee:	66 1f       	adc	r22, r22
    c5f0:	77 1f       	adc	r23, r23
    c5f2:	88 1f       	adc	r24, r24
    c5f4:	99 1f       	adc	r25, r25
    c5f6:	1a 94       	dec	r1
    c5f8:	69 f7       	brne	.-38     	; 0xc5d4 <__udivmodsi4_loop>
    c5fa:	60 95       	com	r22
    c5fc:	70 95       	com	r23
    c5fe:	80 95       	com	r24
    c600:	90 95       	com	r25
    c602:	9b 01       	movw	r18, r22
    c604:	ac 01       	movw	r20, r24
    c606:	bd 01       	movw	r22, r26
    c608:	cf 01       	movw	r24, r30
    c60a:	08 95       	ret

0000c60c <__divmodsi4>:
    c60c:	05 2e       	mov	r0, r21
    c60e:	97 fb       	bst	r25, 7
    c610:	16 f4       	brtc	.+4      	; 0xc616 <__divmodsi4+0xa>
    c612:	00 94       	com	r0
    c614:	0f d0       	rcall	.+30     	; 0xc634 <__negsi2>
    c616:	57 fd       	sbrc	r21, 7
    c618:	05 d0       	rcall	.+10     	; 0xc624 <__divmodsi4_neg2>
    c61a:	d6 df       	rcall	.-84     	; 0xc5c8 <__udivmodsi4>
    c61c:	07 fc       	sbrc	r0, 7
    c61e:	02 d0       	rcall	.+4      	; 0xc624 <__divmodsi4_neg2>
    c620:	46 f4       	brtc	.+16     	; 0xc632 <__divmodsi4_exit>
    c622:	08 c0       	rjmp	.+16     	; 0xc634 <__negsi2>

0000c624 <__divmodsi4_neg2>:
    c624:	50 95       	com	r21
    c626:	40 95       	com	r20
    c628:	30 95       	com	r19
    c62a:	21 95       	neg	r18
    c62c:	3f 4f       	sbci	r19, 0xFF	; 255
    c62e:	4f 4f       	sbci	r20, 0xFF	; 255
    c630:	5f 4f       	sbci	r21, 0xFF	; 255

0000c632 <__divmodsi4_exit>:
    c632:	08 95       	ret

0000c634 <__negsi2>:
    c634:	90 95       	com	r25
    c636:	80 95       	com	r24
    c638:	70 95       	com	r23
    c63a:	61 95       	neg	r22
    c63c:	7f 4f       	sbci	r23, 0xFF	; 255
    c63e:	8f 4f       	sbci	r24, 0xFF	; 255
    c640:	9f 4f       	sbci	r25, 0xFF	; 255
    c642:	08 95       	ret

0000c644 <__tablejump2__>:
    c644:	ee 0f       	add	r30, r30
    c646:	ff 1f       	adc	r31, r31
    c648:	88 1f       	adc	r24, r24
    c64a:	8b bf       	out	0x3b, r24	; 59
    c64c:	07 90       	elpm	r0, Z+
    c64e:	f6 91       	elpm	r31, Z
    c650:	e0 2d       	mov	r30, r0
    c652:	19 94       	eijmp

0000c654 <__mulhisi3>:
    c654:	05 d0       	rcall	.+10     	; 0xc660 <__umulhisi3>
    c656:	33 23       	and	r19, r19
    c658:	12 f4       	brpl	.+4      	; 0xc65e <__mulhisi3+0xa>
    c65a:	8a 1b       	sub	r24, r26
    c65c:	9b 0b       	sbc	r25, r27
    c65e:	10 c0       	rjmp	.+32     	; 0xc680 <__usmulhisi3_tail>

0000c660 <__umulhisi3>:
    c660:	a2 9f       	mul	r26, r18
    c662:	b0 01       	movw	r22, r0
    c664:	b3 9f       	mul	r27, r19
    c666:	c0 01       	movw	r24, r0
    c668:	a3 9f       	mul	r26, r19
    c66a:	70 0d       	add	r23, r0
    c66c:	81 1d       	adc	r24, r1
    c66e:	11 24       	eor	r1, r1
    c670:	91 1d       	adc	r25, r1
    c672:	b2 9f       	mul	r27, r18
    c674:	70 0d       	add	r23, r0
    c676:	81 1d       	adc	r24, r1
    c678:	11 24       	eor	r1, r1
    c67a:	91 1d       	adc	r25, r1
    c67c:	08 95       	ret

0000c67e <__usmulhisi3>:
    c67e:	f0 df       	rcall	.-32     	; 0xc660 <__umulhisi3>

0000c680 <__usmulhisi3_tail>:
    c680:	b7 ff       	sbrs	r27, 7
    c682:	08 95       	ret
    c684:	82 1b       	sub	r24, r18
    c686:	93 0b       	sbc	r25, r19
    c688:	08 95       	ret

0000c68a <__muluhisi3>:
    c68a:	ea df       	rcall	.-44     	; 0xc660 <__umulhisi3>
    c68c:	a5 9f       	mul	r26, r21
    c68e:	90 0d       	add	r25, r0
    c690:	b4 9f       	mul	r27, r20
    c692:	90 0d       	add	r25, r0
    c694:	a4 9f       	mul	r26, r20
    c696:	80 0d       	add	r24, r0
    c698:	91 1d       	adc	r25, r1
    c69a:	11 24       	eor	r1, r1
    c69c:	08 95       	ret

0000c69e <__muldi3>:
    c69e:	df 93       	push	r29
    c6a0:	cf 93       	push	r28
    c6a2:	1f 93       	push	r17
    c6a4:	0f 93       	push	r16
    c6a6:	9a 9d       	mul	r25, r10
    c6a8:	f0 2d       	mov	r31, r0
    c6aa:	21 9f       	mul	r18, r17
    c6ac:	f0 0d       	add	r31, r0
    c6ae:	8b 9d       	mul	r24, r11
    c6b0:	f0 0d       	add	r31, r0
    c6b2:	8a 9d       	mul	r24, r10
    c6b4:	e0 2d       	mov	r30, r0
    c6b6:	f1 0d       	add	r31, r1
    c6b8:	03 9f       	mul	r16, r19
    c6ba:	f0 0d       	add	r31, r0
    c6bc:	02 9f       	mul	r16, r18
    c6be:	e0 0d       	add	r30, r0
    c6c0:	f1 1d       	adc	r31, r1
    c6c2:	4e 9d       	mul	r20, r14
    c6c4:	e0 0d       	add	r30, r0
    c6c6:	f1 1d       	adc	r31, r1
    c6c8:	5e 9d       	mul	r21, r14
    c6ca:	f0 0d       	add	r31, r0
    c6cc:	4f 9d       	mul	r20, r15
    c6ce:	f0 0d       	add	r31, r0
    c6d0:	7f 93       	push	r23
    c6d2:	6f 93       	push	r22
    c6d4:	bf 92       	push	r11
    c6d6:	af 92       	push	r10
    c6d8:	5f 93       	push	r21
    c6da:	4f 93       	push	r20
    c6dc:	d5 01       	movw	r26, r10
    c6de:	c0 df       	rcall	.-128    	; 0xc660 <__umulhisi3>
    c6e0:	8b 01       	movw	r16, r22
    c6e2:	ac 01       	movw	r20, r24
    c6e4:	d7 01       	movw	r26, r14
    c6e6:	bc df       	rcall	.-136    	; 0xc660 <__umulhisi3>
    c6e8:	eb 01       	movw	r28, r22
    c6ea:	e8 0f       	add	r30, r24
    c6ec:	f9 1f       	adc	r31, r25
    c6ee:	d6 01       	movw	r26, r12
    c6f0:	1f d0       	rcall	.+62     	; 0xc730 <__muldi3_6>
    c6f2:	2f 91       	pop	r18
    c6f4:	3f 91       	pop	r19
    c6f6:	d6 01       	movw	r26, r12
    c6f8:	b3 df       	rcall	.-154    	; 0xc660 <__umulhisi3>
    c6fa:	c6 0f       	add	r28, r22
    c6fc:	d7 1f       	adc	r29, r23
    c6fe:	e8 1f       	adc	r30, r24
    c700:	f9 1f       	adc	r31, r25
    c702:	af 91       	pop	r26
    c704:	bf 91       	pop	r27
    c706:	14 d0       	rcall	.+40     	; 0xc730 <__muldi3_6>
    c708:	2f 91       	pop	r18
    c70a:	3f 91       	pop	r19
    c70c:	a9 df       	rcall	.-174    	; 0xc660 <__umulhisi3>
    c70e:	c6 0f       	add	r28, r22
    c710:	d7 1f       	adc	r29, r23
    c712:	e8 1f       	adc	r30, r24
    c714:	f9 1f       	adc	r31, r25
    c716:	d6 01       	movw	r26, r12
    c718:	a3 df       	rcall	.-186    	; 0xc660 <__umulhisi3>
    c71a:	e6 0f       	add	r30, r22
    c71c:	f7 1f       	adc	r31, r23
    c71e:	98 01       	movw	r18, r16
    c720:	be 01       	movw	r22, r28
    c722:	cf 01       	movw	r24, r30
    c724:	11 24       	eor	r1, r1
    c726:	0f 91       	pop	r16
    c728:	1f 91       	pop	r17
    c72a:	cf 91       	pop	r28
    c72c:	df 91       	pop	r29
    c72e:	08 95       	ret

0000c730 <__muldi3_6>:
    c730:	97 df       	rcall	.-210    	; 0xc660 <__umulhisi3>
    c732:	46 0f       	add	r20, r22
    c734:	57 1f       	adc	r21, r23
    c736:	c8 1f       	adc	r28, r24
    c738:	d9 1f       	adc	r29, r25
    c73a:	08 f4       	brcc	.+2      	; 0xc73e <__muldi3_6+0xe>
    c73c:	31 96       	adiw	r30, 0x01	; 1
    c73e:	08 95       	ret

0000c740 <__moddi3>:
    c740:	68 94       	set
    c742:	01 c0       	rjmp	.+2      	; 0xc746 <__divdi3_moddi3>

0000c744 <__divdi3>:
    c744:	e8 94       	clt

0000c746 <__divdi3_moddi3>:
    c746:	f9 2f       	mov	r31, r25
    c748:	f1 2b       	or	r31, r17
    c74a:	0a f0       	brmi	.+2      	; 0xc74e <__divdi3_moddi3+0x8>
    c74c:	27 c0       	rjmp	.+78     	; 0xc79c <__udivdi3_umoddi3>
    c74e:	a0 e0       	ldi	r26, 0x00	; 0
    c750:	b0 e0       	ldi	r27, 0x00	; 0
    c752:	ec ea       	ldi	r30, 0xAC	; 172
    c754:	f3 e6       	ldi	r31, 0x63	; 99
    c756:	93 c0       	rjmp	.+294    	; 0xc87e <__prologue_saves__+0xc>
    c758:	09 2e       	mov	r0, r25
    c75a:	05 94       	asr	r0
    c75c:	1a f4       	brpl	.+6      	; 0xc764 <__divdi3_moddi3+0x1e>
    c75e:	79 d0       	rcall	.+242    	; 0xc852 <__negdi2>
    c760:	11 23       	and	r17, r17
    c762:	92 f4       	brpl	.+36     	; 0xc788 <__divdi3_moddi3+0x42>
    c764:	f0 e8       	ldi	r31, 0x80	; 128
    c766:	0f 26       	eor	r0, r31
    c768:	ff ef       	ldi	r31, 0xFF	; 255
    c76a:	e0 94       	com	r14
    c76c:	f0 94       	com	r15
    c76e:	00 95       	com	r16
    c770:	10 95       	com	r17
    c772:	b0 94       	com	r11
    c774:	c0 94       	com	r12
    c776:	d0 94       	com	r13
    c778:	a1 94       	neg	r10
    c77a:	bf 0a       	sbc	r11, r31
    c77c:	cf 0a       	sbc	r12, r31
    c77e:	df 0a       	sbc	r13, r31
    c780:	ef 0a       	sbc	r14, r31
    c782:	ff 0a       	sbc	r15, r31
    c784:	0f 0b       	sbc	r16, r31
    c786:	1f 0b       	sbc	r17, r31
    c788:	13 d0       	rcall	.+38     	; 0xc7b0 <__udivmod64>
    c78a:	07 fc       	sbrc	r0, 7
    c78c:	62 d0       	rcall	.+196    	; 0xc852 <__negdi2>
    c78e:	cd b7       	in	r28, 0x3d	; 61
    c790:	de b7       	in	r29, 0x3e	; 62
    c792:	ec e0       	ldi	r30, 0x0C	; 12
    c794:	8d c0       	rjmp	.+282    	; 0xc8b0 <__epilogue_restores__+0xc>

0000c796 <__umoddi3>:
    c796:	68 94       	set
    c798:	01 c0       	rjmp	.+2      	; 0xc79c <__udivdi3_umoddi3>

0000c79a <__udivdi3>:
    c79a:	e8 94       	clt

0000c79c <__udivdi3_umoddi3>:
    c79c:	8f 92       	push	r8
    c79e:	9f 92       	push	r9
    c7a0:	cf 93       	push	r28
    c7a2:	df 93       	push	r29
    c7a4:	05 d0       	rcall	.+10     	; 0xc7b0 <__udivmod64>
    c7a6:	df 91       	pop	r29
    c7a8:	cf 91       	pop	r28
    c7aa:	9f 90       	pop	r9
    c7ac:	8f 90       	pop	r8
    c7ae:	08 95       	ret

0000c7b0 <__udivmod64>:
    c7b0:	88 24       	eor	r8, r8
    c7b2:	99 24       	eor	r9, r9
    c7b4:	f4 01       	movw	r30, r8
    c7b6:	e4 01       	movw	r28, r8
    c7b8:	b0 e4       	ldi	r27, 0x40	; 64
    c7ba:	9f 93       	push	r25
    c7bc:	aa 27       	eor	r26, r26
    c7be:	9a 15       	cp	r25, r10
    c7c0:	8b 04       	cpc	r8, r11
    c7c2:	9c 04       	cpc	r9, r12
    c7c4:	ed 05       	cpc	r30, r13
    c7c6:	fe 05       	cpc	r31, r14
    c7c8:	cf 05       	cpc	r28, r15
    c7ca:	d0 07       	cpc	r29, r16
    c7cc:	a1 07       	cpc	r26, r17
    c7ce:	98 f4       	brcc	.+38     	; 0xc7f6 <__udivmod64+0x46>
    c7d0:	ad 2f       	mov	r26, r29
    c7d2:	dc 2f       	mov	r29, r28
    c7d4:	cf 2f       	mov	r28, r31
    c7d6:	fe 2f       	mov	r31, r30
    c7d8:	e9 2d       	mov	r30, r9
    c7da:	98 2c       	mov	r9, r8
    c7dc:	89 2e       	mov	r8, r25
    c7de:	98 2f       	mov	r25, r24
    c7e0:	87 2f       	mov	r24, r23
    c7e2:	76 2f       	mov	r23, r22
    c7e4:	65 2f       	mov	r22, r21
    c7e6:	54 2f       	mov	r21, r20
    c7e8:	43 2f       	mov	r20, r19
    c7ea:	32 2f       	mov	r19, r18
    c7ec:	22 27       	eor	r18, r18
    c7ee:	b8 50       	subi	r27, 0x08	; 8
    c7f0:	31 f7       	brne	.-52     	; 0xc7be <__udivmod64+0xe>
    c7f2:	bf 91       	pop	r27
    c7f4:	27 c0       	rjmp	.+78     	; 0xc844 <__udivmod64+0x94>
    c7f6:	1b 2e       	mov	r1, r27
    c7f8:	bf 91       	pop	r27
    c7fa:	bb 27       	eor	r27, r27
    c7fc:	22 0f       	add	r18, r18
    c7fe:	33 1f       	adc	r19, r19
    c800:	44 1f       	adc	r20, r20
    c802:	55 1f       	adc	r21, r21
    c804:	66 1f       	adc	r22, r22
    c806:	77 1f       	adc	r23, r23
    c808:	88 1f       	adc	r24, r24
    c80a:	99 1f       	adc	r25, r25
    c80c:	88 1c       	adc	r8, r8
    c80e:	99 1c       	adc	r9, r9
    c810:	ee 1f       	adc	r30, r30
    c812:	ff 1f       	adc	r31, r31
    c814:	cc 1f       	adc	r28, r28
    c816:	dd 1f       	adc	r29, r29
    c818:	aa 1f       	adc	r26, r26
    c81a:	bb 1f       	adc	r27, r27
    c81c:	8a 14       	cp	r8, r10
    c81e:	9b 04       	cpc	r9, r11
    c820:	ec 05       	cpc	r30, r12
    c822:	fd 05       	cpc	r31, r13
    c824:	ce 05       	cpc	r28, r14
    c826:	df 05       	cpc	r29, r15
    c828:	a0 07       	cpc	r26, r16
    c82a:	b1 07       	cpc	r27, r17
    c82c:	48 f0       	brcs	.+18     	; 0xc840 <__udivmod64+0x90>
    c82e:	8a 18       	sub	r8, r10
    c830:	9b 08       	sbc	r9, r11
    c832:	ec 09       	sbc	r30, r12
    c834:	fd 09       	sbc	r31, r13
    c836:	ce 09       	sbc	r28, r14
    c838:	df 09       	sbc	r29, r15
    c83a:	a0 0b       	sbc	r26, r16
    c83c:	b1 0b       	sbc	r27, r17
    c83e:	21 60       	ori	r18, 0x01	; 1
    c840:	1a 94       	dec	r1
    c842:	e1 f6       	brne	.-72     	; 0xc7fc <__udivmod64+0x4c>
    c844:	2e f4       	brtc	.+10     	; 0xc850 <__udivmod64+0xa0>
    c846:	94 01       	movw	r18, r8
    c848:	af 01       	movw	r20, r30
    c84a:	be 01       	movw	r22, r28
    c84c:	cd 01       	movw	r24, r26
    c84e:	00 0c       	add	r0, r0
    c850:	08 95       	ret

0000c852 <__negdi2>:
    c852:	60 95       	com	r22
    c854:	70 95       	com	r23
    c856:	80 95       	com	r24
    c858:	90 95       	com	r25
    c85a:	30 95       	com	r19
    c85c:	40 95       	com	r20
    c85e:	50 95       	com	r21
    c860:	21 95       	neg	r18
    c862:	3f 4f       	sbci	r19, 0xFF	; 255
    c864:	4f 4f       	sbci	r20, 0xFF	; 255
    c866:	5f 4f       	sbci	r21, 0xFF	; 255
    c868:	6f 4f       	sbci	r22, 0xFF	; 255
    c86a:	7f 4f       	sbci	r23, 0xFF	; 255
    c86c:	8f 4f       	sbci	r24, 0xFF	; 255
    c86e:	9f 4f       	sbci	r25, 0xFF	; 255
    c870:	08 95       	ret

0000c872 <__prologue_saves__>:
    c872:	2f 92       	push	r2
    c874:	3f 92       	push	r3
    c876:	4f 92       	push	r4
    c878:	5f 92       	push	r5
    c87a:	6f 92       	push	r6
    c87c:	7f 92       	push	r7
    c87e:	8f 92       	push	r8
    c880:	9f 92       	push	r9
    c882:	af 92       	push	r10
    c884:	bf 92       	push	r11
    c886:	cf 92       	push	r12
    c888:	df 92       	push	r13
    c88a:	ef 92       	push	r14
    c88c:	ff 92       	push	r15
    c88e:	0f 93       	push	r16
    c890:	1f 93       	push	r17
    c892:	cf 93       	push	r28
    c894:	df 93       	push	r29
    c896:	cd b7       	in	r28, 0x3d	; 61
    c898:	de b7       	in	r29, 0x3e	; 62
    c89a:	ca 1b       	sub	r28, r26
    c89c:	db 0b       	sbc	r29, r27
    c89e:	cd bf       	out	0x3d, r28	; 61
    c8a0:	de bf       	out	0x3e, r29	; 62
    c8a2:	19 94       	eijmp

0000c8a4 <__epilogue_restores__>:
    c8a4:	2a 88       	ldd	r2, Y+18	; 0x12
    c8a6:	39 88       	ldd	r3, Y+17	; 0x11
    c8a8:	48 88       	ldd	r4, Y+16	; 0x10
    c8aa:	5f 84       	ldd	r5, Y+15	; 0x0f
    c8ac:	6e 84       	ldd	r6, Y+14	; 0x0e
    c8ae:	7d 84       	ldd	r7, Y+13	; 0x0d
    c8b0:	8c 84       	ldd	r8, Y+12	; 0x0c
    c8b2:	9b 84       	ldd	r9, Y+11	; 0x0b
    c8b4:	aa 84       	ldd	r10, Y+10	; 0x0a
    c8b6:	b9 84       	ldd	r11, Y+9	; 0x09
    c8b8:	c8 84       	ldd	r12, Y+8	; 0x08
    c8ba:	df 80       	ldd	r13, Y+7	; 0x07
    c8bc:	ee 80       	ldd	r14, Y+6	; 0x06
    c8be:	fd 80       	ldd	r15, Y+5	; 0x05
    c8c0:	0c 81       	ldd	r16, Y+4	; 0x04
    c8c2:	1b 81       	ldd	r17, Y+3	; 0x03
    c8c4:	aa 81       	ldd	r26, Y+2	; 0x02
    c8c6:	b9 81       	ldd	r27, Y+1	; 0x01
    c8c8:	ce 0f       	add	r28, r30
    c8ca:	d1 1d       	adc	r29, r1
    c8cc:	cd bf       	out	0x3d, r28	; 61
    c8ce:	de bf       	out	0x3e, r29	; 62
    c8d0:	ed 01       	movw	r28, r26
    c8d2:	08 95       	ret

0000c8d4 <__ashldi3>:
    c8d4:	0f 93       	push	r16
    c8d6:	08 30       	cpi	r16, 0x08	; 8
    c8d8:	90 f0       	brcs	.+36     	; 0xc8fe <__ashldi3+0x2a>
    c8da:	98 2f       	mov	r25, r24
    c8dc:	87 2f       	mov	r24, r23
    c8de:	76 2f       	mov	r23, r22
    c8e0:	65 2f       	mov	r22, r21
    c8e2:	54 2f       	mov	r21, r20
    c8e4:	43 2f       	mov	r20, r19
    c8e6:	32 2f       	mov	r19, r18
    c8e8:	22 27       	eor	r18, r18
    c8ea:	08 50       	subi	r16, 0x08	; 8
    c8ec:	f4 cf       	rjmp	.-24     	; 0xc8d6 <__ashldi3+0x2>
    c8ee:	22 0f       	add	r18, r18
    c8f0:	33 1f       	adc	r19, r19
    c8f2:	44 1f       	adc	r20, r20
    c8f4:	55 1f       	adc	r21, r21
    c8f6:	66 1f       	adc	r22, r22
    c8f8:	77 1f       	adc	r23, r23
    c8fa:	88 1f       	adc	r24, r24
    c8fc:	99 1f       	adc	r25, r25
    c8fe:	0a 95       	dec	r16
    c900:	b2 f7       	brpl	.-20     	; 0xc8ee <__ashldi3+0x1a>
    c902:	0f 91       	pop	r16
    c904:	08 95       	ret

0000c906 <__ashrdi3>:
    c906:	97 fb       	bst	r25, 7
    c908:	10 f8       	bld	r1, 0

0000c90a <__lshrdi3>:
    c90a:	16 94       	lsr	r1
    c90c:	00 08       	sbc	r0, r0
    c90e:	0f 93       	push	r16
    c910:	08 30       	cpi	r16, 0x08	; 8
    c912:	98 f0       	brcs	.+38     	; 0xc93a <__lshrdi3+0x30>
    c914:	08 50       	subi	r16, 0x08	; 8
    c916:	23 2f       	mov	r18, r19
    c918:	34 2f       	mov	r19, r20
    c91a:	45 2f       	mov	r20, r21
    c91c:	56 2f       	mov	r21, r22
    c91e:	67 2f       	mov	r22, r23
    c920:	78 2f       	mov	r23, r24
    c922:	89 2f       	mov	r24, r25
    c924:	90 2d       	mov	r25, r0
    c926:	f4 cf       	rjmp	.-24     	; 0xc910 <__lshrdi3+0x6>
    c928:	05 94       	asr	r0
    c92a:	97 95       	ror	r25
    c92c:	87 95       	ror	r24
    c92e:	77 95       	ror	r23
    c930:	67 95       	ror	r22
    c932:	57 95       	ror	r21
    c934:	47 95       	ror	r20
    c936:	37 95       	ror	r19
    c938:	27 95       	ror	r18
    c93a:	0a 95       	dec	r16
    c93c:	aa f7       	brpl	.-22     	; 0xc928 <__lshrdi3+0x1e>
    c93e:	0f 91       	pop	r16
    c940:	08 95       	ret

0000c942 <__adddi3>:
    c942:	2a 0d       	add	r18, r10
    c944:	3b 1d       	adc	r19, r11
    c946:	4c 1d       	adc	r20, r12
    c948:	5d 1d       	adc	r21, r13
    c94a:	6e 1d       	adc	r22, r14
    c94c:	7f 1d       	adc	r23, r15
    c94e:	80 1f       	adc	r24, r16
    c950:	91 1f       	adc	r25, r17
    c952:	08 95       	ret

0000c954 <__subdi3>:
    c954:	2a 19       	sub	r18, r10
    c956:	3b 09       	sbc	r19, r11
    c958:	4c 09       	sbc	r20, r12
    c95a:	5d 09       	sbc	r21, r13
    c95c:	6e 09       	sbc	r22, r14
    c95e:	7f 09       	sbc	r23, r15
    c960:	80 0b       	sbc	r24, r16
    c962:	91 0b       	sbc	r25, r17
    c964:	08 95       	ret

0000c966 <__subsf3>:
    c966:	50 58       	subi	r21, 0x80	; 128

0000c968 <__addsf3>:
    c968:	bb 27       	eor	r27, r27
    c96a:	aa 27       	eor	r26, r26
    c96c:	0e d0       	rcall	.+28     	; 0xc98a <__addsf3x>
    c96e:	a0 c1       	rjmp	.+832    	; 0xccb0 <__fp_round>
    c970:	69 d1       	rcall	.+722    	; 0xcc44 <__fp_pscA>
    c972:	30 f0       	brcs	.+12     	; 0xc980 <__addsf3+0x18>
    c974:	6e d1       	rcall	.+732    	; 0xcc52 <__fp_pscB>
    c976:	20 f0       	brcs	.+8      	; 0xc980 <__addsf3+0x18>
    c978:	31 f4       	brne	.+12     	; 0xc986 <__addsf3+0x1e>
    c97a:	9f 3f       	cpi	r25, 0xFF	; 255
    c97c:	11 f4       	brne	.+4      	; 0xc982 <__addsf3+0x1a>
    c97e:	1e f4       	brtc	.+6      	; 0xc986 <__addsf3+0x1e>
    c980:	5e c1       	rjmp	.+700    	; 0xcc3e <__fp_nan>
    c982:	0e f4       	brtc	.+2      	; 0xc986 <__addsf3+0x1e>
    c984:	e0 95       	com	r30
    c986:	e7 fb       	bst	r30, 7
    c988:	54 c1       	rjmp	.+680    	; 0xcc32 <__fp_inf>

0000c98a <__addsf3x>:
    c98a:	e9 2f       	mov	r30, r25
    c98c:	b3 d1       	rcall	.+870    	; 0xccf4 <__fp_split3>
    c98e:	80 f3       	brcs	.-32     	; 0xc970 <__addsf3+0x8>
    c990:	ba 17       	cp	r27, r26
    c992:	62 07       	cpc	r22, r18
    c994:	73 07       	cpc	r23, r19
    c996:	84 07       	cpc	r24, r20
    c998:	95 07       	cpc	r25, r21
    c99a:	18 f0       	brcs	.+6      	; 0xc9a2 <__addsf3x+0x18>
    c99c:	71 f4       	brne	.+28     	; 0xc9ba <__addsf3x+0x30>
    c99e:	9e f5       	brtc	.+102    	; 0xca06 <__addsf3x+0x7c>
    c9a0:	cb c1       	rjmp	.+918    	; 0xcd38 <__fp_zero>
    c9a2:	0e f4       	brtc	.+2      	; 0xc9a6 <__addsf3x+0x1c>
    c9a4:	e0 95       	com	r30
    c9a6:	0b 2e       	mov	r0, r27
    c9a8:	ba 2f       	mov	r27, r26
    c9aa:	a0 2d       	mov	r26, r0
    c9ac:	0b 01       	movw	r0, r22
    c9ae:	b9 01       	movw	r22, r18
    c9b0:	90 01       	movw	r18, r0
    c9b2:	0c 01       	movw	r0, r24
    c9b4:	ca 01       	movw	r24, r20
    c9b6:	a0 01       	movw	r20, r0
    c9b8:	11 24       	eor	r1, r1
    c9ba:	ff 27       	eor	r31, r31
    c9bc:	59 1b       	sub	r21, r25
    c9be:	99 f0       	breq	.+38     	; 0xc9e6 <__addsf3x+0x5c>
    c9c0:	59 3f       	cpi	r21, 0xF9	; 249
    c9c2:	50 f4       	brcc	.+20     	; 0xc9d8 <__addsf3x+0x4e>
    c9c4:	50 3e       	cpi	r21, 0xE0	; 224
    c9c6:	68 f1       	brcs	.+90     	; 0xca22 <__addsf3x+0x98>
    c9c8:	1a 16       	cp	r1, r26
    c9ca:	f0 40       	sbci	r31, 0x00	; 0
    c9cc:	a2 2f       	mov	r26, r18
    c9ce:	23 2f       	mov	r18, r19
    c9d0:	34 2f       	mov	r19, r20
    c9d2:	44 27       	eor	r20, r20
    c9d4:	58 5f       	subi	r21, 0xF8	; 248
    c9d6:	f3 cf       	rjmp	.-26     	; 0xc9be <__addsf3x+0x34>
    c9d8:	46 95       	lsr	r20
    c9da:	37 95       	ror	r19
    c9dc:	27 95       	ror	r18
    c9de:	a7 95       	ror	r26
    c9e0:	f0 40       	sbci	r31, 0x00	; 0
    c9e2:	53 95       	inc	r21
    c9e4:	c9 f7       	brne	.-14     	; 0xc9d8 <__addsf3x+0x4e>
    c9e6:	7e f4       	brtc	.+30     	; 0xca06 <__addsf3x+0x7c>
    c9e8:	1f 16       	cp	r1, r31
    c9ea:	ba 0b       	sbc	r27, r26
    c9ec:	62 0b       	sbc	r22, r18
    c9ee:	73 0b       	sbc	r23, r19
    c9f0:	84 0b       	sbc	r24, r20
    c9f2:	ba f0       	brmi	.+46     	; 0xca22 <__addsf3x+0x98>
    c9f4:	91 50       	subi	r25, 0x01	; 1
    c9f6:	a1 f0       	breq	.+40     	; 0xca20 <__addsf3x+0x96>
    c9f8:	ff 0f       	add	r31, r31
    c9fa:	bb 1f       	adc	r27, r27
    c9fc:	66 1f       	adc	r22, r22
    c9fe:	77 1f       	adc	r23, r23
    ca00:	88 1f       	adc	r24, r24
    ca02:	c2 f7       	brpl	.-16     	; 0xc9f4 <__addsf3x+0x6a>
    ca04:	0e c0       	rjmp	.+28     	; 0xca22 <__addsf3x+0x98>
    ca06:	ba 0f       	add	r27, r26
    ca08:	62 1f       	adc	r22, r18
    ca0a:	73 1f       	adc	r23, r19
    ca0c:	84 1f       	adc	r24, r20
    ca0e:	48 f4       	brcc	.+18     	; 0xca22 <__addsf3x+0x98>
    ca10:	87 95       	ror	r24
    ca12:	77 95       	ror	r23
    ca14:	67 95       	ror	r22
    ca16:	b7 95       	ror	r27
    ca18:	f7 95       	ror	r31
    ca1a:	9e 3f       	cpi	r25, 0xFE	; 254
    ca1c:	08 f0       	brcs	.+2      	; 0xca20 <__addsf3x+0x96>
    ca1e:	b3 cf       	rjmp	.-154    	; 0xc986 <__addsf3+0x1e>
    ca20:	93 95       	inc	r25
    ca22:	88 0f       	add	r24, r24
    ca24:	08 f0       	brcs	.+2      	; 0xca28 <__addsf3x+0x9e>
    ca26:	99 27       	eor	r25, r25
    ca28:	ee 0f       	add	r30, r30
    ca2a:	97 95       	ror	r25
    ca2c:	87 95       	ror	r24
    ca2e:	08 95       	ret

0000ca30 <__cmpsf2>:
    ca30:	dc d0       	rcall	.+440    	; 0xcbea <__fp_cmp>
    ca32:	08 f4       	brcc	.+2      	; 0xca36 <__cmpsf2+0x6>
    ca34:	81 e0       	ldi	r24, 0x01	; 1
    ca36:	08 95       	ret

0000ca38 <cos>:
    ca38:	14 d1       	rcall	.+552    	; 0xcc62 <__fp_rempio2>
    ca3a:	e3 95       	inc	r30
    ca3c:	4a c1       	rjmp	.+660    	; 0xccd2 <__fp_sinus>

0000ca3e <__divsf3>:
    ca3e:	0c d0       	rcall	.+24     	; 0xca58 <__divsf3x>
    ca40:	37 c1       	rjmp	.+622    	; 0xccb0 <__fp_round>
    ca42:	07 d1       	rcall	.+526    	; 0xcc52 <__fp_pscB>
    ca44:	40 f0       	brcs	.+16     	; 0xca56 <__divsf3+0x18>
    ca46:	fe d0       	rcall	.+508    	; 0xcc44 <__fp_pscA>
    ca48:	30 f0       	brcs	.+12     	; 0xca56 <__divsf3+0x18>
    ca4a:	21 f4       	brne	.+8      	; 0xca54 <__divsf3+0x16>
    ca4c:	5f 3f       	cpi	r21, 0xFF	; 255
    ca4e:	19 f0       	breq	.+6      	; 0xca56 <__divsf3+0x18>
    ca50:	f0 c0       	rjmp	.+480    	; 0xcc32 <__fp_inf>
    ca52:	51 11       	cpse	r21, r1
    ca54:	72 c1       	rjmp	.+740    	; 0xcd3a <__fp_szero>
    ca56:	f3 c0       	rjmp	.+486    	; 0xcc3e <__fp_nan>

0000ca58 <__divsf3x>:
    ca58:	4d d1       	rcall	.+666    	; 0xccf4 <__fp_split3>
    ca5a:	98 f3       	brcs	.-26     	; 0xca42 <__divsf3+0x4>

0000ca5c <__divsf3_pse>:
    ca5c:	99 23       	and	r25, r25
    ca5e:	c9 f3       	breq	.-14     	; 0xca52 <__divsf3+0x14>
    ca60:	55 23       	and	r21, r21
    ca62:	b1 f3       	breq	.-20     	; 0xca50 <__divsf3+0x12>
    ca64:	95 1b       	sub	r25, r21
    ca66:	55 0b       	sbc	r21, r21
    ca68:	bb 27       	eor	r27, r27
    ca6a:	aa 27       	eor	r26, r26
    ca6c:	62 17       	cp	r22, r18
    ca6e:	73 07       	cpc	r23, r19
    ca70:	84 07       	cpc	r24, r20
    ca72:	38 f0       	brcs	.+14     	; 0xca82 <__divsf3_pse+0x26>
    ca74:	9f 5f       	subi	r25, 0xFF	; 255
    ca76:	5f 4f       	sbci	r21, 0xFF	; 255
    ca78:	22 0f       	add	r18, r18
    ca7a:	33 1f       	adc	r19, r19
    ca7c:	44 1f       	adc	r20, r20
    ca7e:	aa 1f       	adc	r26, r26
    ca80:	a9 f3       	breq	.-22     	; 0xca6c <__divsf3_pse+0x10>
    ca82:	33 d0       	rcall	.+102    	; 0xcaea <__divsf3_pse+0x8e>
    ca84:	0e 2e       	mov	r0, r30
    ca86:	3a f0       	brmi	.+14     	; 0xca96 <__divsf3_pse+0x3a>
    ca88:	e0 e8       	ldi	r30, 0x80	; 128
    ca8a:	30 d0       	rcall	.+96     	; 0xcaec <__divsf3_pse+0x90>
    ca8c:	91 50       	subi	r25, 0x01	; 1
    ca8e:	50 40       	sbci	r21, 0x00	; 0
    ca90:	e6 95       	lsr	r30
    ca92:	00 1c       	adc	r0, r0
    ca94:	ca f7       	brpl	.-14     	; 0xca88 <__divsf3_pse+0x2c>
    ca96:	29 d0       	rcall	.+82     	; 0xcaea <__divsf3_pse+0x8e>
    ca98:	fe 2f       	mov	r31, r30
    ca9a:	27 d0       	rcall	.+78     	; 0xcaea <__divsf3_pse+0x8e>
    ca9c:	66 0f       	add	r22, r22
    ca9e:	77 1f       	adc	r23, r23
    caa0:	88 1f       	adc	r24, r24
    caa2:	bb 1f       	adc	r27, r27
    caa4:	26 17       	cp	r18, r22
    caa6:	37 07       	cpc	r19, r23
    caa8:	48 07       	cpc	r20, r24
    caaa:	ab 07       	cpc	r26, r27
    caac:	b0 e8       	ldi	r27, 0x80	; 128
    caae:	09 f0       	breq	.+2      	; 0xcab2 <__divsf3_pse+0x56>
    cab0:	bb 0b       	sbc	r27, r27
    cab2:	80 2d       	mov	r24, r0
    cab4:	bf 01       	movw	r22, r30
    cab6:	ff 27       	eor	r31, r31
    cab8:	93 58       	subi	r25, 0x83	; 131
    caba:	5f 4f       	sbci	r21, 0xFF	; 255
    cabc:	2a f0       	brmi	.+10     	; 0xcac8 <__divsf3_pse+0x6c>
    cabe:	9e 3f       	cpi	r25, 0xFE	; 254
    cac0:	51 05       	cpc	r21, r1
    cac2:	68 f0       	brcs	.+26     	; 0xcade <__divsf3_pse+0x82>
    cac4:	b6 c0       	rjmp	.+364    	; 0xcc32 <__fp_inf>
    cac6:	39 c1       	rjmp	.+626    	; 0xcd3a <__fp_szero>
    cac8:	5f 3f       	cpi	r21, 0xFF	; 255
    caca:	ec f3       	brlt	.-6      	; 0xcac6 <__divsf3_pse+0x6a>
    cacc:	98 3e       	cpi	r25, 0xE8	; 232
    cace:	dc f3       	brlt	.-10     	; 0xcac6 <__divsf3_pse+0x6a>
    cad0:	86 95       	lsr	r24
    cad2:	77 95       	ror	r23
    cad4:	67 95       	ror	r22
    cad6:	b7 95       	ror	r27
    cad8:	f7 95       	ror	r31
    cada:	9f 5f       	subi	r25, 0xFF	; 255
    cadc:	c9 f7       	brne	.-14     	; 0xcad0 <__divsf3_pse+0x74>
    cade:	88 0f       	add	r24, r24
    cae0:	91 1d       	adc	r25, r1
    cae2:	96 95       	lsr	r25
    cae4:	87 95       	ror	r24
    cae6:	97 f9       	bld	r25, 7
    cae8:	08 95       	ret
    caea:	e1 e0       	ldi	r30, 0x01	; 1
    caec:	66 0f       	add	r22, r22
    caee:	77 1f       	adc	r23, r23
    caf0:	88 1f       	adc	r24, r24
    caf2:	bb 1f       	adc	r27, r27
    caf4:	62 17       	cp	r22, r18
    caf6:	73 07       	cpc	r23, r19
    caf8:	84 07       	cpc	r24, r20
    cafa:	ba 07       	cpc	r27, r26
    cafc:	20 f0       	brcs	.+8      	; 0xcb06 <__divsf3_pse+0xaa>
    cafe:	62 1b       	sub	r22, r18
    cb00:	73 0b       	sbc	r23, r19
    cb02:	84 0b       	sbc	r24, r20
    cb04:	ba 0b       	sbc	r27, r26
    cb06:	ee 1f       	adc	r30, r30
    cb08:	88 f7       	brcc	.-30     	; 0xcaec <__divsf3_pse+0x90>
    cb0a:	e0 95       	com	r30
    cb0c:	08 95       	ret

0000cb0e <__fixsfsi>:
    cb0e:	04 d0       	rcall	.+8      	; 0xcb18 <__fixunssfsi>
    cb10:	68 94       	set
    cb12:	b1 11       	cpse	r27, r1
    cb14:	12 c1       	rjmp	.+548    	; 0xcd3a <__fp_szero>
    cb16:	08 95       	ret

0000cb18 <__fixunssfsi>:
    cb18:	f5 d0       	rcall	.+490    	; 0xcd04 <__fp_splitA>
    cb1a:	88 f0       	brcs	.+34     	; 0xcb3e <__fixunssfsi+0x26>
    cb1c:	9f 57       	subi	r25, 0x7F	; 127
    cb1e:	90 f0       	brcs	.+36     	; 0xcb44 <__fixunssfsi+0x2c>
    cb20:	b9 2f       	mov	r27, r25
    cb22:	99 27       	eor	r25, r25
    cb24:	b7 51       	subi	r27, 0x17	; 23
    cb26:	a0 f0       	brcs	.+40     	; 0xcb50 <__fixunssfsi+0x38>
    cb28:	d1 f0       	breq	.+52     	; 0xcb5e <__fixunssfsi+0x46>
    cb2a:	66 0f       	add	r22, r22
    cb2c:	77 1f       	adc	r23, r23
    cb2e:	88 1f       	adc	r24, r24
    cb30:	99 1f       	adc	r25, r25
    cb32:	1a f0       	brmi	.+6      	; 0xcb3a <__fixunssfsi+0x22>
    cb34:	ba 95       	dec	r27
    cb36:	c9 f7       	brne	.-14     	; 0xcb2a <__fixunssfsi+0x12>
    cb38:	12 c0       	rjmp	.+36     	; 0xcb5e <__fixunssfsi+0x46>
    cb3a:	b1 30       	cpi	r27, 0x01	; 1
    cb3c:	81 f0       	breq	.+32     	; 0xcb5e <__fixunssfsi+0x46>
    cb3e:	fc d0       	rcall	.+504    	; 0xcd38 <__fp_zero>
    cb40:	b1 e0       	ldi	r27, 0x01	; 1
    cb42:	08 95       	ret
    cb44:	f9 c0       	rjmp	.+498    	; 0xcd38 <__fp_zero>
    cb46:	67 2f       	mov	r22, r23
    cb48:	78 2f       	mov	r23, r24
    cb4a:	88 27       	eor	r24, r24
    cb4c:	b8 5f       	subi	r27, 0xF8	; 248
    cb4e:	39 f0       	breq	.+14     	; 0xcb5e <__fixunssfsi+0x46>
    cb50:	b9 3f       	cpi	r27, 0xF9	; 249
    cb52:	cc f3       	brlt	.-14     	; 0xcb46 <__fixunssfsi+0x2e>
    cb54:	86 95       	lsr	r24
    cb56:	77 95       	ror	r23
    cb58:	67 95       	ror	r22
    cb5a:	b3 95       	inc	r27
    cb5c:	d9 f7       	brne	.-10     	; 0xcb54 <__fixunssfsi+0x3c>
    cb5e:	3e f4       	brtc	.+14     	; 0xcb6e <__fixunssfsi+0x56>
    cb60:	90 95       	com	r25
    cb62:	80 95       	com	r24
    cb64:	70 95       	com	r23
    cb66:	61 95       	neg	r22
    cb68:	7f 4f       	sbci	r23, 0xFF	; 255
    cb6a:	8f 4f       	sbci	r24, 0xFF	; 255
    cb6c:	9f 4f       	sbci	r25, 0xFF	; 255
    cb6e:	08 95       	ret

0000cb70 <__floatunsisf>:
    cb70:	e8 94       	clt
    cb72:	09 c0       	rjmp	.+18     	; 0xcb86 <__floatsisf+0x12>

0000cb74 <__floatsisf>:
    cb74:	97 fb       	bst	r25, 7
    cb76:	3e f4       	brtc	.+14     	; 0xcb86 <__floatsisf+0x12>
    cb78:	90 95       	com	r25
    cb7a:	80 95       	com	r24
    cb7c:	70 95       	com	r23
    cb7e:	61 95       	neg	r22
    cb80:	7f 4f       	sbci	r23, 0xFF	; 255
    cb82:	8f 4f       	sbci	r24, 0xFF	; 255
    cb84:	9f 4f       	sbci	r25, 0xFF	; 255
    cb86:	99 23       	and	r25, r25
    cb88:	a9 f0       	breq	.+42     	; 0xcbb4 <__floatsisf+0x40>
    cb8a:	f9 2f       	mov	r31, r25
    cb8c:	96 e9       	ldi	r25, 0x96	; 150
    cb8e:	bb 27       	eor	r27, r27
    cb90:	93 95       	inc	r25
    cb92:	f6 95       	lsr	r31
    cb94:	87 95       	ror	r24
    cb96:	77 95       	ror	r23
    cb98:	67 95       	ror	r22
    cb9a:	b7 95       	ror	r27
    cb9c:	f1 11       	cpse	r31, r1
    cb9e:	f8 cf       	rjmp	.-16     	; 0xcb90 <__floatsisf+0x1c>
    cba0:	fa f4       	brpl	.+62     	; 0xcbe0 <__floatsisf+0x6c>
    cba2:	bb 0f       	add	r27, r27
    cba4:	11 f4       	brne	.+4      	; 0xcbaa <__floatsisf+0x36>
    cba6:	60 ff       	sbrs	r22, 0
    cba8:	1b c0       	rjmp	.+54     	; 0xcbe0 <__floatsisf+0x6c>
    cbaa:	6f 5f       	subi	r22, 0xFF	; 255
    cbac:	7f 4f       	sbci	r23, 0xFF	; 255
    cbae:	8f 4f       	sbci	r24, 0xFF	; 255
    cbb0:	9f 4f       	sbci	r25, 0xFF	; 255
    cbb2:	16 c0       	rjmp	.+44     	; 0xcbe0 <__floatsisf+0x6c>
    cbb4:	88 23       	and	r24, r24
    cbb6:	11 f0       	breq	.+4      	; 0xcbbc <__floatsisf+0x48>
    cbb8:	96 e9       	ldi	r25, 0x96	; 150
    cbba:	11 c0       	rjmp	.+34     	; 0xcbde <__floatsisf+0x6a>
    cbbc:	77 23       	and	r23, r23
    cbbe:	21 f0       	breq	.+8      	; 0xcbc8 <__floatsisf+0x54>
    cbc0:	9e e8       	ldi	r25, 0x8E	; 142
    cbc2:	87 2f       	mov	r24, r23
    cbc4:	76 2f       	mov	r23, r22
    cbc6:	05 c0       	rjmp	.+10     	; 0xcbd2 <__floatsisf+0x5e>
    cbc8:	66 23       	and	r22, r22
    cbca:	71 f0       	breq	.+28     	; 0xcbe8 <__floatsisf+0x74>
    cbcc:	96 e8       	ldi	r25, 0x86	; 134
    cbce:	86 2f       	mov	r24, r22
    cbd0:	70 e0       	ldi	r23, 0x00	; 0
    cbd2:	60 e0       	ldi	r22, 0x00	; 0
    cbd4:	2a f0       	brmi	.+10     	; 0xcbe0 <__floatsisf+0x6c>
    cbd6:	9a 95       	dec	r25
    cbd8:	66 0f       	add	r22, r22
    cbda:	77 1f       	adc	r23, r23
    cbdc:	88 1f       	adc	r24, r24
    cbde:	da f7       	brpl	.-10     	; 0xcbd6 <__floatsisf+0x62>
    cbe0:	88 0f       	add	r24, r24
    cbe2:	96 95       	lsr	r25
    cbe4:	87 95       	ror	r24
    cbe6:	97 f9       	bld	r25, 7
    cbe8:	08 95       	ret

0000cbea <__fp_cmp>:
    cbea:	99 0f       	add	r25, r25
    cbec:	00 08       	sbc	r0, r0
    cbee:	55 0f       	add	r21, r21
    cbf0:	aa 0b       	sbc	r26, r26
    cbf2:	e0 e8       	ldi	r30, 0x80	; 128
    cbf4:	fe ef       	ldi	r31, 0xFE	; 254
    cbf6:	16 16       	cp	r1, r22
    cbf8:	17 06       	cpc	r1, r23
    cbfa:	e8 07       	cpc	r30, r24
    cbfc:	f9 07       	cpc	r31, r25
    cbfe:	c0 f0       	brcs	.+48     	; 0xcc30 <__fp_cmp+0x46>
    cc00:	12 16       	cp	r1, r18
    cc02:	13 06       	cpc	r1, r19
    cc04:	e4 07       	cpc	r30, r20
    cc06:	f5 07       	cpc	r31, r21
    cc08:	98 f0       	brcs	.+38     	; 0xcc30 <__fp_cmp+0x46>
    cc0a:	62 1b       	sub	r22, r18
    cc0c:	73 0b       	sbc	r23, r19
    cc0e:	84 0b       	sbc	r24, r20
    cc10:	95 0b       	sbc	r25, r21
    cc12:	39 f4       	brne	.+14     	; 0xcc22 <__fp_cmp+0x38>
    cc14:	0a 26       	eor	r0, r26
    cc16:	61 f0       	breq	.+24     	; 0xcc30 <__fp_cmp+0x46>
    cc18:	23 2b       	or	r18, r19
    cc1a:	24 2b       	or	r18, r20
    cc1c:	25 2b       	or	r18, r21
    cc1e:	21 f4       	brne	.+8      	; 0xcc28 <__fp_cmp+0x3e>
    cc20:	08 95       	ret
    cc22:	0a 26       	eor	r0, r26
    cc24:	09 f4       	brne	.+2      	; 0xcc28 <__fp_cmp+0x3e>
    cc26:	a1 40       	sbci	r26, 0x01	; 1
    cc28:	a6 95       	lsr	r26
    cc2a:	8f ef       	ldi	r24, 0xFF	; 255
    cc2c:	81 1d       	adc	r24, r1
    cc2e:	81 1d       	adc	r24, r1
    cc30:	08 95       	ret

0000cc32 <__fp_inf>:
    cc32:	97 f9       	bld	r25, 7
    cc34:	9f 67       	ori	r25, 0x7F	; 127
    cc36:	80 e8       	ldi	r24, 0x80	; 128
    cc38:	70 e0       	ldi	r23, 0x00	; 0
    cc3a:	60 e0       	ldi	r22, 0x00	; 0
    cc3c:	08 95       	ret

0000cc3e <__fp_nan>:
    cc3e:	9f ef       	ldi	r25, 0xFF	; 255
    cc40:	80 ec       	ldi	r24, 0xC0	; 192
    cc42:	08 95       	ret

0000cc44 <__fp_pscA>:
    cc44:	00 24       	eor	r0, r0
    cc46:	0a 94       	dec	r0
    cc48:	16 16       	cp	r1, r22
    cc4a:	17 06       	cpc	r1, r23
    cc4c:	18 06       	cpc	r1, r24
    cc4e:	09 06       	cpc	r0, r25
    cc50:	08 95       	ret

0000cc52 <__fp_pscB>:
    cc52:	00 24       	eor	r0, r0
    cc54:	0a 94       	dec	r0
    cc56:	12 16       	cp	r1, r18
    cc58:	13 06       	cpc	r1, r19
    cc5a:	14 06       	cpc	r1, r20
    cc5c:	05 06       	cpc	r0, r21
    cc5e:	08 95       	ret
    cc60:	ee cf       	rjmp	.-36     	; 0xcc3e <__fp_nan>

0000cc62 <__fp_rempio2>:
    cc62:	50 d0       	rcall	.+160    	; 0xcd04 <__fp_splitA>
    cc64:	e8 f3       	brcs	.-6      	; 0xcc60 <__fp_pscB+0xe>
    cc66:	e8 94       	clt
    cc68:	e0 e0       	ldi	r30, 0x00	; 0
    cc6a:	bb 27       	eor	r27, r27
    cc6c:	9f 57       	subi	r25, 0x7F	; 127
    cc6e:	f0 f0       	brcs	.+60     	; 0xccac <__fp_rempio2+0x4a>
    cc70:	2a ed       	ldi	r18, 0xDA	; 218
    cc72:	3f e0       	ldi	r19, 0x0F	; 15
    cc74:	49 ec       	ldi	r20, 0xC9	; 201
    cc76:	06 c0       	rjmp	.+12     	; 0xcc84 <__fp_rempio2+0x22>
    cc78:	ee 0f       	add	r30, r30
    cc7a:	bb 0f       	add	r27, r27
    cc7c:	66 1f       	adc	r22, r22
    cc7e:	77 1f       	adc	r23, r23
    cc80:	88 1f       	adc	r24, r24
    cc82:	28 f0       	brcs	.+10     	; 0xcc8e <__fp_rempio2+0x2c>
    cc84:	b2 3a       	cpi	r27, 0xA2	; 162
    cc86:	62 07       	cpc	r22, r18
    cc88:	73 07       	cpc	r23, r19
    cc8a:	84 07       	cpc	r24, r20
    cc8c:	28 f0       	brcs	.+10     	; 0xcc98 <__fp_rempio2+0x36>
    cc8e:	b2 5a       	subi	r27, 0xA2	; 162
    cc90:	62 0b       	sbc	r22, r18
    cc92:	73 0b       	sbc	r23, r19
    cc94:	84 0b       	sbc	r24, r20
    cc96:	e3 95       	inc	r30
    cc98:	9a 95       	dec	r25
    cc9a:	72 f7       	brpl	.-36     	; 0xcc78 <__fp_rempio2+0x16>
    cc9c:	80 38       	cpi	r24, 0x80	; 128
    cc9e:	30 f4       	brcc	.+12     	; 0xccac <__fp_rempio2+0x4a>
    cca0:	9a 95       	dec	r25
    cca2:	bb 0f       	add	r27, r27
    cca4:	66 1f       	adc	r22, r22
    cca6:	77 1f       	adc	r23, r23
    cca8:	88 1f       	adc	r24, r24
    ccaa:	d2 f7       	brpl	.-12     	; 0xcca0 <__fp_rempio2+0x3e>
    ccac:	90 48       	sbci	r25, 0x80	; 128
    ccae:	37 c1       	rjmp	.+622    	; 0xcf1e <__fp_mpack_finite>

0000ccb0 <__fp_round>:
    ccb0:	09 2e       	mov	r0, r25
    ccb2:	03 94       	inc	r0
    ccb4:	00 0c       	add	r0, r0
    ccb6:	11 f4       	brne	.+4      	; 0xccbc <__fp_round+0xc>
    ccb8:	88 23       	and	r24, r24
    ccba:	52 f0       	brmi	.+20     	; 0xccd0 <__fp_round+0x20>
    ccbc:	bb 0f       	add	r27, r27
    ccbe:	40 f4       	brcc	.+16     	; 0xccd0 <__fp_round+0x20>
    ccc0:	bf 2b       	or	r27, r31
    ccc2:	11 f4       	brne	.+4      	; 0xccc8 <__fp_round+0x18>
    ccc4:	60 ff       	sbrs	r22, 0
    ccc6:	04 c0       	rjmp	.+8      	; 0xccd0 <__fp_round+0x20>
    ccc8:	6f 5f       	subi	r22, 0xFF	; 255
    ccca:	7f 4f       	sbci	r23, 0xFF	; 255
    cccc:	8f 4f       	sbci	r24, 0xFF	; 255
    ccce:	9f 4f       	sbci	r25, 0xFF	; 255
    ccd0:	08 95       	ret

0000ccd2 <__fp_sinus>:
    ccd2:	ef 93       	push	r30
    ccd4:	e0 ff       	sbrs	r30, 0
    ccd6:	06 c0       	rjmp	.+12     	; 0xcce4 <__fp_sinus+0x12>
    ccd8:	a2 ea       	ldi	r26, 0xA2	; 162
    ccda:	2a ed       	ldi	r18, 0xDA	; 218
    ccdc:	3f e0       	ldi	r19, 0x0F	; 15
    ccde:	49 ec       	ldi	r20, 0xC9	; 201
    cce0:	5f eb       	ldi	r21, 0xBF	; 191
    cce2:	53 de       	rcall	.-858    	; 0xc98a <__addsf3x>
    cce4:	e5 df       	rcall	.-54     	; 0xccb0 <__fp_round>
    cce6:	0f 90       	pop	r0
    cce8:	03 94       	inc	r0
    ccea:	01 fc       	sbrc	r0, 1
    ccec:	90 58       	subi	r25, 0x80	; 128
    ccee:	e8 e1       	ldi	r30, 0x18	; 24
    ccf0:	f2 e0       	ldi	r31, 0x02	; 2
    ccf2:	46 c1       	rjmp	.+652    	; 0xcf80 <__fp_powsodd>

0000ccf4 <__fp_split3>:
    ccf4:	57 fd       	sbrc	r21, 7
    ccf6:	90 58       	subi	r25, 0x80	; 128
    ccf8:	44 0f       	add	r20, r20
    ccfa:	55 1f       	adc	r21, r21
    ccfc:	59 f0       	breq	.+22     	; 0xcd14 <__fp_splitA+0x10>
    ccfe:	5f 3f       	cpi	r21, 0xFF	; 255
    cd00:	71 f0       	breq	.+28     	; 0xcd1e <__fp_splitA+0x1a>
    cd02:	47 95       	ror	r20

0000cd04 <__fp_splitA>:
    cd04:	88 0f       	add	r24, r24
    cd06:	97 fb       	bst	r25, 7
    cd08:	99 1f       	adc	r25, r25
    cd0a:	61 f0       	breq	.+24     	; 0xcd24 <__fp_splitA+0x20>
    cd0c:	9f 3f       	cpi	r25, 0xFF	; 255
    cd0e:	79 f0       	breq	.+30     	; 0xcd2e <__fp_splitA+0x2a>
    cd10:	87 95       	ror	r24
    cd12:	08 95       	ret
    cd14:	12 16       	cp	r1, r18
    cd16:	13 06       	cpc	r1, r19
    cd18:	14 06       	cpc	r1, r20
    cd1a:	55 1f       	adc	r21, r21
    cd1c:	f2 cf       	rjmp	.-28     	; 0xcd02 <__fp_split3+0xe>
    cd1e:	46 95       	lsr	r20
    cd20:	f1 df       	rcall	.-30     	; 0xcd04 <__fp_splitA>
    cd22:	08 c0       	rjmp	.+16     	; 0xcd34 <__fp_splitA+0x30>
    cd24:	16 16       	cp	r1, r22
    cd26:	17 06       	cpc	r1, r23
    cd28:	18 06       	cpc	r1, r24
    cd2a:	99 1f       	adc	r25, r25
    cd2c:	f1 cf       	rjmp	.-30     	; 0xcd10 <__fp_splitA+0xc>
    cd2e:	86 95       	lsr	r24
    cd30:	71 05       	cpc	r23, r1
    cd32:	61 05       	cpc	r22, r1
    cd34:	08 94       	sec
    cd36:	08 95       	ret

0000cd38 <__fp_zero>:
    cd38:	e8 94       	clt

0000cd3a <__fp_szero>:
    cd3a:	bb 27       	eor	r27, r27
    cd3c:	66 27       	eor	r22, r22
    cd3e:	77 27       	eor	r23, r23
    cd40:	cb 01       	movw	r24, r22
    cd42:	97 f9       	bld	r25, 7
    cd44:	08 95       	ret

0000cd46 <__gesf2>:
    cd46:	51 df       	rcall	.-350    	; 0xcbea <__fp_cmp>
    cd48:	08 f4       	brcc	.+2      	; 0xcd4c <__gesf2+0x6>
    cd4a:	8f ef       	ldi	r24, 0xFF	; 255
    cd4c:	08 95       	ret

0000cd4e <__mulsf3>:
    cd4e:	0b d0       	rcall	.+22     	; 0xcd66 <__mulsf3x>
    cd50:	af cf       	rjmp	.-162    	; 0xccb0 <__fp_round>
    cd52:	78 df       	rcall	.-272    	; 0xcc44 <__fp_pscA>
    cd54:	28 f0       	brcs	.+10     	; 0xcd60 <__mulsf3+0x12>
    cd56:	7d df       	rcall	.-262    	; 0xcc52 <__fp_pscB>
    cd58:	18 f0       	brcs	.+6      	; 0xcd60 <__mulsf3+0x12>
    cd5a:	95 23       	and	r25, r21
    cd5c:	09 f0       	breq	.+2      	; 0xcd60 <__mulsf3+0x12>
    cd5e:	69 cf       	rjmp	.-302    	; 0xcc32 <__fp_inf>
    cd60:	6e cf       	rjmp	.-292    	; 0xcc3e <__fp_nan>
    cd62:	11 24       	eor	r1, r1
    cd64:	ea cf       	rjmp	.-44     	; 0xcd3a <__fp_szero>

0000cd66 <__mulsf3x>:
    cd66:	c6 df       	rcall	.-116    	; 0xccf4 <__fp_split3>
    cd68:	a0 f3       	brcs	.-24     	; 0xcd52 <__mulsf3+0x4>

0000cd6a <__mulsf3_pse>:
    cd6a:	95 9f       	mul	r25, r21
    cd6c:	d1 f3       	breq	.-12     	; 0xcd62 <__mulsf3+0x14>
    cd6e:	95 0f       	add	r25, r21
    cd70:	50 e0       	ldi	r21, 0x00	; 0
    cd72:	55 1f       	adc	r21, r21
    cd74:	62 9f       	mul	r22, r18
    cd76:	f0 01       	movw	r30, r0
    cd78:	72 9f       	mul	r23, r18
    cd7a:	bb 27       	eor	r27, r27
    cd7c:	f0 0d       	add	r31, r0
    cd7e:	b1 1d       	adc	r27, r1
    cd80:	63 9f       	mul	r22, r19
    cd82:	aa 27       	eor	r26, r26
    cd84:	f0 0d       	add	r31, r0
    cd86:	b1 1d       	adc	r27, r1
    cd88:	aa 1f       	adc	r26, r26
    cd8a:	64 9f       	mul	r22, r20
    cd8c:	66 27       	eor	r22, r22
    cd8e:	b0 0d       	add	r27, r0
    cd90:	a1 1d       	adc	r26, r1
    cd92:	66 1f       	adc	r22, r22
    cd94:	82 9f       	mul	r24, r18
    cd96:	22 27       	eor	r18, r18
    cd98:	b0 0d       	add	r27, r0
    cd9a:	a1 1d       	adc	r26, r1
    cd9c:	62 1f       	adc	r22, r18
    cd9e:	73 9f       	mul	r23, r19
    cda0:	b0 0d       	add	r27, r0
    cda2:	a1 1d       	adc	r26, r1
    cda4:	62 1f       	adc	r22, r18
    cda6:	83 9f       	mul	r24, r19
    cda8:	a0 0d       	add	r26, r0
    cdaa:	61 1d       	adc	r22, r1
    cdac:	22 1f       	adc	r18, r18
    cdae:	74 9f       	mul	r23, r20
    cdb0:	33 27       	eor	r19, r19
    cdb2:	a0 0d       	add	r26, r0
    cdb4:	61 1d       	adc	r22, r1
    cdb6:	23 1f       	adc	r18, r19
    cdb8:	84 9f       	mul	r24, r20
    cdba:	60 0d       	add	r22, r0
    cdbc:	21 1d       	adc	r18, r1
    cdbe:	82 2f       	mov	r24, r18
    cdc0:	76 2f       	mov	r23, r22
    cdc2:	6a 2f       	mov	r22, r26
    cdc4:	11 24       	eor	r1, r1
    cdc6:	9f 57       	subi	r25, 0x7F	; 127
    cdc8:	50 40       	sbci	r21, 0x00	; 0
    cdca:	8a f0       	brmi	.+34     	; 0xcdee <__mulsf3_pse+0x84>
    cdcc:	e1 f0       	breq	.+56     	; 0xce06 <__mulsf3_pse+0x9c>
    cdce:	88 23       	and	r24, r24
    cdd0:	4a f0       	brmi	.+18     	; 0xcde4 <__mulsf3_pse+0x7a>
    cdd2:	ee 0f       	add	r30, r30
    cdd4:	ff 1f       	adc	r31, r31
    cdd6:	bb 1f       	adc	r27, r27
    cdd8:	66 1f       	adc	r22, r22
    cdda:	77 1f       	adc	r23, r23
    cddc:	88 1f       	adc	r24, r24
    cdde:	91 50       	subi	r25, 0x01	; 1
    cde0:	50 40       	sbci	r21, 0x00	; 0
    cde2:	a9 f7       	brne	.-22     	; 0xcdce <__mulsf3_pse+0x64>
    cde4:	9e 3f       	cpi	r25, 0xFE	; 254
    cde6:	51 05       	cpc	r21, r1
    cde8:	70 f0       	brcs	.+28     	; 0xce06 <__mulsf3_pse+0x9c>
    cdea:	23 cf       	rjmp	.-442    	; 0xcc32 <__fp_inf>
    cdec:	a6 cf       	rjmp	.-180    	; 0xcd3a <__fp_szero>
    cdee:	5f 3f       	cpi	r21, 0xFF	; 255
    cdf0:	ec f3       	brlt	.-6      	; 0xcdec <__mulsf3_pse+0x82>
    cdf2:	98 3e       	cpi	r25, 0xE8	; 232
    cdf4:	dc f3       	brlt	.-10     	; 0xcdec <__mulsf3_pse+0x82>
    cdf6:	86 95       	lsr	r24
    cdf8:	77 95       	ror	r23
    cdfa:	67 95       	ror	r22
    cdfc:	b7 95       	ror	r27
    cdfe:	f7 95       	ror	r31
    ce00:	e7 95       	ror	r30
    ce02:	9f 5f       	subi	r25, 0xFF	; 255
    ce04:	c1 f7       	brne	.-16     	; 0xcdf6 <__mulsf3_pse+0x8c>
    ce06:	fe 2b       	or	r31, r30
    ce08:	88 0f       	add	r24, r24
    ce0a:	91 1d       	adc	r25, r1
    ce0c:	96 95       	lsr	r25
    ce0e:	87 95       	ror	r24
    ce10:	97 f9       	bld	r25, 7
    ce12:	08 95       	ret

0000ce14 <pow>:
    ce14:	fa 01       	movw	r30, r20
    ce16:	ee 0f       	add	r30, r30
    ce18:	ff 1f       	adc	r31, r31
    ce1a:	30 96       	adiw	r30, 0x00	; 0
    ce1c:	21 05       	cpc	r18, r1
    ce1e:	31 05       	cpc	r19, r1
    ce20:	99 f1       	breq	.+102    	; 0xce88 <pow+0x74>
    ce22:	61 15       	cp	r22, r1
    ce24:	71 05       	cpc	r23, r1
    ce26:	61 f4       	brne	.+24     	; 0xce40 <pow+0x2c>
    ce28:	80 38       	cpi	r24, 0x80	; 128
    ce2a:	bf e3       	ldi	r27, 0x3F	; 63
    ce2c:	9b 07       	cpc	r25, r27
    ce2e:	49 f1       	breq	.+82     	; 0xce82 <pow+0x6e>
    ce30:	68 94       	set
    ce32:	90 38       	cpi	r25, 0x80	; 128
    ce34:	81 05       	cpc	r24, r1
    ce36:	61 f0       	breq	.+24     	; 0xce50 <pow+0x3c>
    ce38:	80 38       	cpi	r24, 0x80	; 128
    ce3a:	bf ef       	ldi	r27, 0xFF	; 255
    ce3c:	9b 07       	cpc	r25, r27
    ce3e:	41 f0       	breq	.+16     	; 0xce50 <pow+0x3c>
    ce40:	99 23       	and	r25, r25
    ce42:	42 f5       	brpl	.+80     	; 0xce94 <pow+0x80>
    ce44:	ff 3f       	cpi	r31, 0xFF	; 255
    ce46:	e1 05       	cpc	r30, r1
    ce48:	31 05       	cpc	r19, r1
    ce4a:	21 05       	cpc	r18, r1
    ce4c:	11 f1       	breq	.+68     	; 0xce92 <pow+0x7e>
    ce4e:	e8 94       	clt
    ce50:	08 94       	sec
    ce52:	e7 95       	ror	r30
    ce54:	d9 01       	movw	r26, r18
    ce56:	aa 23       	and	r26, r26
    ce58:	29 f4       	brne	.+10     	; 0xce64 <pow+0x50>
    ce5a:	ab 2f       	mov	r26, r27
    ce5c:	be 2f       	mov	r27, r30
    ce5e:	f8 5f       	subi	r31, 0xF8	; 248
    ce60:	d0 f3       	brcs	.-12     	; 0xce56 <pow+0x42>
    ce62:	10 c0       	rjmp	.+32     	; 0xce84 <pow+0x70>
    ce64:	ff 5f       	subi	r31, 0xFF	; 255
    ce66:	70 f4       	brcc	.+28     	; 0xce84 <pow+0x70>
    ce68:	a6 95       	lsr	r26
    ce6a:	e0 f7       	brcc	.-8      	; 0xce64 <pow+0x50>
    ce6c:	f7 39       	cpi	r31, 0x97	; 151
    ce6e:	50 f0       	brcs	.+20     	; 0xce84 <pow+0x70>
    ce70:	19 f0       	breq	.+6      	; 0xce78 <pow+0x64>
    ce72:	ff 3a       	cpi	r31, 0xAF	; 175
    ce74:	38 f4       	brcc	.+14     	; 0xce84 <pow+0x70>
    ce76:	9f 77       	andi	r25, 0x7F	; 127
    ce78:	9f 93       	push	r25
    ce7a:	0c d0       	rcall	.+24     	; 0xce94 <pow+0x80>
    ce7c:	0f 90       	pop	r0
    ce7e:	07 fc       	sbrc	r0, 7
    ce80:	90 58       	subi	r25, 0x80	; 128
    ce82:	08 95       	ret
    ce84:	3e f0       	brts	.+14     	; 0xce94 <pow+0x80>
    ce86:	db ce       	rjmp	.-586    	; 0xcc3e <__fp_nan>
    ce88:	60 e0       	ldi	r22, 0x00	; 0
    ce8a:	70 e0       	ldi	r23, 0x00	; 0
    ce8c:	80 e8       	ldi	r24, 0x80	; 128
    ce8e:	9f e3       	ldi	r25, 0x3F	; 63
    ce90:	08 95       	ret
    ce92:	4f e7       	ldi	r20, 0x7F	; 127
    ce94:	9f 77       	andi	r25, 0x7F	; 127
    ce96:	5f 93       	push	r21
    ce98:	4f 93       	push	r20
    ce9a:	3f 93       	push	r19
    ce9c:	2f 93       	push	r18
    ce9e:	c3 d0       	rcall	.+390    	; 0xd026 <log>
    cea0:	2f 91       	pop	r18
    cea2:	3f 91       	pop	r19
    cea4:	4f 91       	pop	r20
    cea6:	5f 91       	pop	r21
    cea8:	52 df       	rcall	.-348    	; 0xcd4e <__mulsf3>
    ceaa:	0b c0       	rjmp	.+22     	; 0xcec2 <exp>

0000ceac <sin>:
    ceac:	9f 93       	push	r25
    ceae:	d9 de       	rcall	.-590    	; 0xcc62 <__fp_rempio2>
    ceb0:	0f 90       	pop	r0
    ceb2:	07 fc       	sbrc	r0, 7
    ceb4:	ee 5f       	subi	r30, 0xFE	; 254
    ceb6:	0d cf       	rjmp	.-486    	; 0xccd2 <__fp_sinus>
    ceb8:	19 f4       	brne	.+6      	; 0xcec0 <sin+0x14>
    ceba:	0e f0       	brts	.+2      	; 0xcebe <sin+0x12>
    cebc:	ba ce       	rjmp	.-652    	; 0xcc32 <__fp_inf>
    cebe:	3c cf       	rjmp	.-392    	; 0xcd38 <__fp_zero>
    cec0:	be ce       	rjmp	.-644    	; 0xcc3e <__fp_nan>

0000cec2 <exp>:
    cec2:	20 df       	rcall	.-448    	; 0xcd04 <__fp_splitA>
    cec4:	c8 f3       	brcs	.-14     	; 0xceb8 <sin+0xc>
    cec6:	96 38       	cpi	r25, 0x86	; 134
    cec8:	c0 f7       	brcc	.-16     	; 0xceba <sin+0xe>
    ceca:	07 f8       	bld	r0, 7
    cecc:	0f 92       	push	r0
    cece:	e8 94       	clt
    ced0:	2b e3       	ldi	r18, 0x3B	; 59
    ced2:	3a ea       	ldi	r19, 0xAA	; 170
    ced4:	48 eb       	ldi	r20, 0xB8	; 184
    ced6:	5f e7       	ldi	r21, 0x7F	; 127
    ced8:	48 df       	rcall	.-368    	; 0xcd6a <__mulsf3_pse>
    ceda:	0f 92       	push	r0
    cedc:	0f 92       	push	r0
    cede:	0f 92       	push	r0
    cee0:	4d b7       	in	r20, 0x3d	; 61
    cee2:	5e b7       	in	r21, 0x3e	; 62
    cee4:	0f 92       	push	r0
    cee6:	df d0       	rcall	.+446    	; 0xd0a6 <modf>
    cee8:	e6 e3       	ldi	r30, 0x36	; 54
    ceea:	f2 e0       	ldi	r31, 0x02	; 2
    ceec:	24 d0       	rcall	.+72     	; 0xcf36 <__fp_powser>
    ceee:	4f 91       	pop	r20
    cef0:	5f 91       	pop	r21
    cef2:	ef 91       	pop	r30
    cef4:	ff 91       	pop	r31
    cef6:	e5 95       	asr	r30
    cef8:	ee 1f       	adc	r30, r30
    cefa:	ff 1f       	adc	r31, r31
    cefc:	49 f0       	breq	.+18     	; 0xcf10 <exp+0x4e>
    cefe:	fe 57       	subi	r31, 0x7E	; 126
    cf00:	e0 68       	ori	r30, 0x80	; 128
    cf02:	44 27       	eor	r20, r20
    cf04:	ee 0f       	add	r30, r30
    cf06:	44 1f       	adc	r20, r20
    cf08:	fa 95       	dec	r31
    cf0a:	e1 f7       	brne	.-8      	; 0xcf04 <exp+0x42>
    cf0c:	41 95       	neg	r20
    cf0e:	55 0b       	sbc	r21, r21
    cf10:	51 d0       	rcall	.+162    	; 0xcfb4 <ldexp>
    cf12:	0f 90       	pop	r0
    cf14:	07 fe       	sbrs	r0, 7
    cf16:	45 c0       	rjmp	.+138    	; 0xcfa2 <inverse>
    cf18:	08 95       	ret

0000cf1a <__fp_mpack>:
    cf1a:	9f 3f       	cpi	r25, 0xFF	; 255
    cf1c:	31 f0       	breq	.+12     	; 0xcf2a <__fp_mpack_finite+0xc>

0000cf1e <__fp_mpack_finite>:
    cf1e:	91 50       	subi	r25, 0x01	; 1
    cf20:	20 f4       	brcc	.+8      	; 0xcf2a <__fp_mpack_finite+0xc>
    cf22:	87 95       	ror	r24
    cf24:	77 95       	ror	r23
    cf26:	67 95       	ror	r22
    cf28:	b7 95       	ror	r27
    cf2a:	88 0f       	add	r24, r24
    cf2c:	91 1d       	adc	r25, r1
    cf2e:	96 95       	lsr	r25
    cf30:	87 95       	ror	r24
    cf32:	97 f9       	bld	r25, 7
    cf34:	08 95       	ret

0000cf36 <__fp_powser>:
    cf36:	df 93       	push	r29
    cf38:	cf 93       	push	r28
    cf3a:	1f 93       	push	r17
    cf3c:	0f 93       	push	r16
    cf3e:	ff 92       	push	r15
    cf40:	ef 92       	push	r14
    cf42:	df 92       	push	r13
    cf44:	7b 01       	movw	r14, r22
    cf46:	8c 01       	movw	r16, r24
    cf48:	68 94       	set
    cf4a:	05 c0       	rjmp	.+10     	; 0xcf56 <__fp_powser+0x20>
    cf4c:	da 2e       	mov	r13, r26
    cf4e:	ef 01       	movw	r28, r30
    cf50:	0a df       	rcall	.-492    	; 0xcd66 <__mulsf3x>
    cf52:	fe 01       	movw	r30, r28
    cf54:	e8 94       	clt
    cf56:	a5 91       	lpm	r26, Z+
    cf58:	25 91       	lpm	r18, Z+
    cf5a:	35 91       	lpm	r19, Z+
    cf5c:	45 91       	lpm	r20, Z+
    cf5e:	55 91       	lpm	r21, Z+
    cf60:	ae f3       	brts	.-22     	; 0xcf4c <__fp_powser+0x16>
    cf62:	ef 01       	movw	r28, r30
    cf64:	12 dd       	rcall	.-1500   	; 0xc98a <__addsf3x>
    cf66:	fe 01       	movw	r30, r28
    cf68:	97 01       	movw	r18, r14
    cf6a:	a8 01       	movw	r20, r16
    cf6c:	da 94       	dec	r13
    cf6e:	79 f7       	brne	.-34     	; 0xcf4e <__fp_powser+0x18>
    cf70:	df 90       	pop	r13
    cf72:	ef 90       	pop	r14
    cf74:	ff 90       	pop	r15
    cf76:	0f 91       	pop	r16
    cf78:	1f 91       	pop	r17
    cf7a:	cf 91       	pop	r28
    cf7c:	df 91       	pop	r29
    cf7e:	08 95       	ret

0000cf80 <__fp_powsodd>:
    cf80:	9f 93       	push	r25
    cf82:	8f 93       	push	r24
    cf84:	7f 93       	push	r23
    cf86:	6f 93       	push	r22
    cf88:	ff 93       	push	r31
    cf8a:	ef 93       	push	r30
    cf8c:	9b 01       	movw	r18, r22
    cf8e:	ac 01       	movw	r20, r24
    cf90:	de de       	rcall	.-580    	; 0xcd4e <__mulsf3>
    cf92:	ef 91       	pop	r30
    cf94:	ff 91       	pop	r31
    cf96:	cf df       	rcall	.-98     	; 0xcf36 <__fp_powser>
    cf98:	2f 91       	pop	r18
    cf9a:	3f 91       	pop	r19
    cf9c:	4f 91       	pop	r20
    cf9e:	5f 91       	pop	r21
    cfa0:	d6 ce       	rjmp	.-596    	; 0xcd4e <__mulsf3>

0000cfa2 <inverse>:
    cfa2:	9b 01       	movw	r18, r22
    cfa4:	ac 01       	movw	r20, r24
    cfa6:	60 e0       	ldi	r22, 0x00	; 0
    cfa8:	70 e0       	ldi	r23, 0x00	; 0
    cfaa:	80 e8       	ldi	r24, 0x80	; 128
    cfac:	9f e3       	ldi	r25, 0x3F	; 63
    cfae:	47 cd       	rjmp	.-1394   	; 0xca3e <__divsf3>
    cfb0:	40 ce       	rjmp	.-896    	; 0xcc32 <__fp_inf>
    cfb2:	b3 cf       	rjmp	.-154    	; 0xcf1a <__fp_mpack>

0000cfb4 <ldexp>:
    cfb4:	a7 de       	rcall	.-690    	; 0xcd04 <__fp_splitA>
    cfb6:	e8 f3       	brcs	.-6      	; 0xcfb2 <inverse+0x10>
    cfb8:	99 23       	and	r25, r25
    cfba:	d9 f3       	breq	.-10     	; 0xcfb2 <inverse+0x10>
    cfbc:	94 0f       	add	r25, r20
    cfbe:	51 1d       	adc	r21, r1
    cfc0:	bb f3       	brvs	.-18     	; 0xcfb0 <inverse+0xe>
    cfc2:	91 50       	subi	r25, 0x01	; 1
    cfc4:	50 40       	sbci	r21, 0x00	; 0
    cfc6:	94 f0       	brlt	.+36     	; 0xcfec <ldexp+0x38>
    cfc8:	59 f0       	breq	.+22     	; 0xcfe0 <ldexp+0x2c>
    cfca:	88 23       	and	r24, r24
    cfcc:	32 f0       	brmi	.+12     	; 0xcfda <ldexp+0x26>
    cfce:	66 0f       	add	r22, r22
    cfd0:	77 1f       	adc	r23, r23
    cfd2:	88 1f       	adc	r24, r24
    cfd4:	91 50       	subi	r25, 0x01	; 1
    cfd6:	50 40       	sbci	r21, 0x00	; 0
    cfd8:	c1 f7       	brne	.-16     	; 0xcfca <ldexp+0x16>
    cfda:	9e 3f       	cpi	r25, 0xFE	; 254
    cfdc:	51 05       	cpc	r21, r1
    cfde:	44 f7       	brge	.-48     	; 0xcfb0 <inverse+0xe>
    cfe0:	88 0f       	add	r24, r24
    cfe2:	91 1d       	adc	r25, r1
    cfe4:	96 95       	lsr	r25
    cfe6:	87 95       	ror	r24
    cfe8:	97 f9       	bld	r25, 7
    cfea:	08 95       	ret
    cfec:	5f 3f       	cpi	r21, 0xFF	; 255
    cfee:	ac f0       	brlt	.+42     	; 0xd01a <ldexp+0x66>
    cff0:	98 3e       	cpi	r25, 0xE8	; 232
    cff2:	9c f0       	brlt	.+38     	; 0xd01a <ldexp+0x66>
    cff4:	bb 27       	eor	r27, r27
    cff6:	86 95       	lsr	r24
    cff8:	77 95       	ror	r23
    cffa:	67 95       	ror	r22
    cffc:	b7 95       	ror	r27
    cffe:	08 f4       	brcc	.+2      	; 0xd002 <ldexp+0x4e>
    d000:	b1 60       	ori	r27, 0x01	; 1
    d002:	93 95       	inc	r25
    d004:	c1 f7       	brne	.-16     	; 0xcff6 <ldexp+0x42>
    d006:	bb 0f       	add	r27, r27
    d008:	58 f7       	brcc	.-42     	; 0xcfe0 <ldexp+0x2c>
    d00a:	11 f4       	brne	.+4      	; 0xd010 <ldexp+0x5c>
    d00c:	60 ff       	sbrs	r22, 0
    d00e:	e8 cf       	rjmp	.-48     	; 0xcfe0 <ldexp+0x2c>
    d010:	6f 5f       	subi	r22, 0xFF	; 255
    d012:	7f 4f       	sbci	r23, 0xFF	; 255
    d014:	8f 4f       	sbci	r24, 0xFF	; 255
    d016:	9f 4f       	sbci	r25, 0xFF	; 255
    d018:	e3 cf       	rjmp	.-58     	; 0xcfe0 <ldexp+0x2c>
    d01a:	8f ce       	rjmp	.-738    	; 0xcd3a <__fp_szero>
    d01c:	0e f0       	brts	.+2      	; 0xd020 <ldexp+0x6c>
    d01e:	7d cf       	rjmp	.-262    	; 0xcf1a <__fp_mpack>
    d020:	0e ce       	rjmp	.-996    	; 0xcc3e <__fp_nan>
    d022:	68 94       	set
    d024:	06 ce       	rjmp	.-1012   	; 0xcc32 <__fp_inf>

0000d026 <log>:
    d026:	6e de       	rcall	.-804    	; 0xcd04 <__fp_splitA>
    d028:	c8 f3       	brcs	.-14     	; 0xd01c <ldexp+0x68>
    d02a:	99 23       	and	r25, r25
    d02c:	d1 f3       	breq	.-12     	; 0xd022 <ldexp+0x6e>
    d02e:	c6 f3       	brts	.-16     	; 0xd020 <ldexp+0x6c>
    d030:	df 93       	push	r29
    d032:	cf 93       	push	r28
    d034:	1f 93       	push	r17
    d036:	0f 93       	push	r16
    d038:	ff 92       	push	r15
    d03a:	c9 2f       	mov	r28, r25
    d03c:	dd 27       	eor	r29, r29
    d03e:	88 23       	and	r24, r24
    d040:	2a f0       	brmi	.+10     	; 0xd04c <log+0x26>
    d042:	21 97       	sbiw	r28, 0x01	; 1
    d044:	66 0f       	add	r22, r22
    d046:	77 1f       	adc	r23, r23
    d048:	88 1f       	adc	r24, r24
    d04a:	da f7       	brpl	.-10     	; 0xd042 <log+0x1c>
    d04c:	20 e0       	ldi	r18, 0x00	; 0
    d04e:	30 e0       	ldi	r19, 0x00	; 0
    d050:	40 e8       	ldi	r20, 0x80	; 128
    d052:	5f eb       	ldi	r21, 0xBF	; 191
    d054:	9f e3       	ldi	r25, 0x3F	; 63
    d056:	88 39       	cpi	r24, 0x98	; 152
    d058:	20 f0       	brcs	.+8      	; 0xd062 <log+0x3c>
    d05a:	80 3e       	cpi	r24, 0xE0	; 224
    d05c:	30 f0       	brcs	.+12     	; 0xd06a <log+0x44>
    d05e:	21 96       	adiw	r28, 0x01	; 1
    d060:	8f 77       	andi	r24, 0x7F	; 127
    d062:	82 dc       	rcall	.-1788   	; 0xc968 <__addsf3>
    d064:	ee e5       	ldi	r30, 0x5E	; 94
    d066:	f2 e0       	ldi	r31, 0x02	; 2
    d068:	03 c0       	rjmp	.+6      	; 0xd070 <log+0x4a>
    d06a:	7e dc       	rcall	.-1796   	; 0xc968 <__addsf3>
    d06c:	eb e8       	ldi	r30, 0x8B	; 139
    d06e:	f2 e0       	ldi	r31, 0x02	; 2
    d070:	62 df       	rcall	.-316    	; 0xcf36 <__fp_powser>
    d072:	8b 01       	movw	r16, r22
    d074:	be 01       	movw	r22, r28
    d076:	ec 01       	movw	r28, r24
    d078:	fb 2e       	mov	r15, r27
    d07a:	6f 57       	subi	r22, 0x7F	; 127
    d07c:	71 09       	sbc	r23, r1
    d07e:	75 95       	asr	r23
    d080:	77 1f       	adc	r23, r23
    d082:	88 0b       	sbc	r24, r24
    d084:	99 0b       	sbc	r25, r25
    d086:	76 dd       	rcall	.-1300   	; 0xcb74 <__floatsisf>
    d088:	28 e1       	ldi	r18, 0x18	; 24
    d08a:	32 e7       	ldi	r19, 0x72	; 114
    d08c:	41 e3       	ldi	r20, 0x31	; 49
    d08e:	5f e3       	ldi	r21, 0x3F	; 63
    d090:	6a de       	rcall	.-812    	; 0xcd66 <__mulsf3x>
    d092:	af 2d       	mov	r26, r15
    d094:	98 01       	movw	r18, r16
    d096:	ae 01       	movw	r20, r28
    d098:	ff 90       	pop	r15
    d09a:	0f 91       	pop	r16
    d09c:	1f 91       	pop	r17
    d09e:	cf 91       	pop	r28
    d0a0:	df 91       	pop	r29
    d0a2:	73 dc       	rcall	.-1818   	; 0xc98a <__addsf3x>
    d0a4:	05 ce       	rjmp	.-1014   	; 0xccb0 <__fp_round>

0000d0a6 <modf>:
    d0a6:	fa 01       	movw	r30, r20
    d0a8:	dc 01       	movw	r26, r24
    d0aa:	aa 0f       	add	r26, r26
    d0ac:	bb 1f       	adc	r27, r27
    d0ae:	9b 01       	movw	r18, r22
    d0b0:	ac 01       	movw	r20, r24
    d0b2:	bf 57       	subi	r27, 0x7F	; 127
    d0b4:	28 f4       	brcc	.+10     	; 0xd0c0 <modf+0x1a>
    d0b6:	22 27       	eor	r18, r18
    d0b8:	33 27       	eor	r19, r19
    d0ba:	44 27       	eor	r20, r20
    d0bc:	50 78       	andi	r21, 0x80	; 128
    d0be:	1f c0       	rjmp	.+62     	; 0xd0fe <modf+0x58>
    d0c0:	b7 51       	subi	r27, 0x17	; 23
    d0c2:	88 f4       	brcc	.+34     	; 0xd0e6 <modf+0x40>
    d0c4:	ab 2f       	mov	r26, r27
    d0c6:	00 24       	eor	r0, r0
    d0c8:	46 95       	lsr	r20
    d0ca:	37 95       	ror	r19
    d0cc:	27 95       	ror	r18
    d0ce:	01 1c       	adc	r0, r1
    d0d0:	a3 95       	inc	r26
    d0d2:	d2 f3       	brmi	.-12     	; 0xd0c8 <modf+0x22>
    d0d4:	00 20       	and	r0, r0
    d0d6:	69 f0       	breq	.+26     	; 0xd0f2 <modf+0x4c>
    d0d8:	22 0f       	add	r18, r18
    d0da:	33 1f       	adc	r19, r19
    d0dc:	44 1f       	adc	r20, r20
    d0de:	b3 95       	inc	r27
    d0e0:	da f3       	brmi	.-10     	; 0xd0d8 <modf+0x32>
    d0e2:	0d d0       	rcall	.+26     	; 0xd0fe <modf+0x58>
    d0e4:	40 cc       	rjmp	.-1920   	; 0xc966 <__subsf3>
    d0e6:	61 30       	cpi	r22, 0x01	; 1
    d0e8:	71 05       	cpc	r23, r1
    d0ea:	a0 e8       	ldi	r26, 0x80	; 128
    d0ec:	8a 07       	cpc	r24, r26
    d0ee:	b9 46       	sbci	r27, 0x69	; 105
    d0f0:	30 f4       	brcc	.+12     	; 0xd0fe <modf+0x58>
    d0f2:	9b 01       	movw	r18, r22
    d0f4:	ac 01       	movw	r20, r24
    d0f6:	66 27       	eor	r22, r22
    d0f8:	77 27       	eor	r23, r23
    d0fa:	88 27       	eor	r24, r24
    d0fc:	90 78       	andi	r25, 0x80	; 128
    d0fe:	30 96       	adiw	r30, 0x00	; 0
    d100:	21 f0       	breq	.+8      	; 0xd10a <modf+0x64>
    d102:	20 83       	st	Z, r18
    d104:	31 83       	std	Z+1, r19	; 0x01
    d106:	42 83       	std	Z+2, r20	; 0x02
    d108:	53 83       	std	Z+3, r21	; 0x03
    d10a:	08 95       	ret

0000d10c <strncasecmp_P>:
    d10c:	fb 01       	movw	r30, r22
    d10e:	dc 01       	movw	r26, r24
    d110:	41 50       	subi	r20, 0x01	; 1
    d112:	50 40       	sbci	r21, 0x00	; 0
    d114:	88 f0       	brcs	.+34     	; 0xd138 <strncasecmp_P+0x2c>
    d116:	8d 91       	ld	r24, X+
    d118:	81 34       	cpi	r24, 0x41	; 65
    d11a:	1c f0       	brlt	.+6      	; 0xd122 <strncasecmp_P+0x16>
    d11c:	8b 35       	cpi	r24, 0x5B	; 91
    d11e:	0c f4       	brge	.+2      	; 0xd122 <strncasecmp_P+0x16>
    d120:	80 5e       	subi	r24, 0xE0	; 224
    d122:	65 91       	lpm	r22, Z+
    d124:	61 34       	cpi	r22, 0x41	; 65
    d126:	1c f0       	brlt	.+6      	; 0xd12e <strncasecmp_P+0x22>
    d128:	6b 35       	cpi	r22, 0x5B	; 91
    d12a:	0c f4       	brge	.+2      	; 0xd12e <strncasecmp_P+0x22>
    d12c:	60 5e       	subi	r22, 0xE0	; 224
    d12e:	86 1b       	sub	r24, r22
    d130:	61 11       	cpse	r22, r1
    d132:	71 f3       	breq	.-36     	; 0xd110 <strncasecmp_P+0x4>
    d134:	99 0b       	sbc	r25, r25
    d136:	08 95       	ret
    d138:	88 1b       	sub	r24, r24
    d13a:	fc cf       	rjmp	.-8      	; 0xd134 <strncasecmp_P+0x28>

0000d13c <strncmp_P>:
    d13c:	fb 01       	movw	r30, r22
    d13e:	dc 01       	movw	r26, r24
    d140:	41 50       	subi	r20, 0x01	; 1
    d142:	50 40       	sbci	r21, 0x00	; 0
    d144:	30 f0       	brcs	.+12     	; 0xd152 <strncmp_P+0x16>
    d146:	8d 91       	ld	r24, X+
    d148:	05 90       	lpm	r0, Z+
    d14a:	80 19       	sub	r24, r0
    d14c:	19 f4       	brne	.+6      	; 0xd154 <strncmp_P+0x18>
    d14e:	00 20       	and	r0, r0
    d150:	b9 f7       	brne	.-18     	; 0xd140 <strncmp_P+0x4>
    d152:	88 1b       	sub	r24, r24
    d154:	99 0b       	sbc	r25, r25
    d156:	08 95       	ret

0000d158 <memchr>:
    d158:	fc 01       	movw	r30, r24
    d15a:	41 50       	subi	r20, 0x01	; 1
    d15c:	50 40       	sbci	r21, 0x00	; 0
    d15e:	30 f0       	brcs	.+12     	; 0xd16c <memchr+0x14>
    d160:	01 90       	ld	r0, Z+
    d162:	06 16       	cp	r0, r22
    d164:	d1 f7       	brne	.-12     	; 0xd15a <memchr+0x2>
    d166:	31 97       	sbiw	r30, 0x01	; 1
    d168:	cf 01       	movw	r24, r30
    d16a:	08 95       	ret
    d16c:	88 27       	eor	r24, r24
    d16e:	99 27       	eor	r25, r25
    d170:	08 95       	ret

0000d172 <memcpy>:
    d172:	fb 01       	movw	r30, r22
    d174:	dc 01       	movw	r26, r24
    d176:	02 c0       	rjmp	.+4      	; 0xd17c <memcpy+0xa>
    d178:	01 90       	ld	r0, Z+
    d17a:	0d 92       	st	X+, r0
    d17c:	41 50       	subi	r20, 0x01	; 1
    d17e:	50 40       	sbci	r21, 0x00	; 0
    d180:	d8 f7       	brcc	.-10     	; 0xd178 <memcpy+0x6>
    d182:	08 95       	ret

0000d184 <fdevopen>:
    d184:	0f 93       	push	r16
    d186:	1f 93       	push	r17
    d188:	cf 93       	push	r28
    d18a:	df 93       	push	r29
    d18c:	00 97       	sbiw	r24, 0x00	; 0
    d18e:	31 f4       	brne	.+12     	; 0xd19c <fdevopen+0x18>
    d190:	61 15       	cp	r22, r1
    d192:	71 05       	cpc	r23, r1
    d194:	19 f4       	brne	.+6      	; 0xd19c <fdevopen+0x18>
    d196:	80 e0       	ldi	r24, 0x00	; 0
    d198:	90 e0       	ldi	r25, 0x00	; 0
    d19a:	39 c0       	rjmp	.+114    	; 0xd20e <fdevopen+0x8a>
    d19c:	8b 01       	movw	r16, r22
    d19e:	ec 01       	movw	r28, r24
    d1a0:	6e e0       	ldi	r22, 0x0E	; 14
    d1a2:	70 e0       	ldi	r23, 0x00	; 0
    d1a4:	81 e0       	ldi	r24, 0x01	; 1
    d1a6:	90 e0       	ldi	r25, 0x00	; 0
    d1a8:	6a d5       	rcall	.+2772   	; 0xdc7e <calloc>
    d1aa:	fc 01       	movw	r30, r24
    d1ac:	89 2b       	or	r24, r25
    d1ae:	99 f3       	breq	.-26     	; 0xd196 <fdevopen+0x12>
    d1b0:	80 e8       	ldi	r24, 0x80	; 128
    d1b2:	83 83       	std	Z+3, r24	; 0x03
    d1b4:	01 15       	cp	r16, r1
    d1b6:	11 05       	cpc	r17, r1
    d1b8:	71 f0       	breq	.+28     	; 0xd1d6 <fdevopen+0x52>
    d1ba:	02 87       	std	Z+10, r16	; 0x0a
    d1bc:	13 87       	std	Z+11, r17	; 0x0b
    d1be:	81 e8       	ldi	r24, 0x81	; 129
    d1c0:	83 83       	std	Z+3, r24	; 0x03
    d1c2:	80 91 b9 27 	lds	r24, 0x27B9	; 0x8027b9 <__iob>
    d1c6:	90 91 ba 27 	lds	r25, 0x27BA	; 0x8027ba <__iob+0x1>
    d1ca:	89 2b       	or	r24, r25
    d1cc:	21 f4       	brne	.+8      	; 0xd1d6 <fdevopen+0x52>
    d1ce:	e0 93 b9 27 	sts	0x27B9, r30	; 0x8027b9 <__iob>
    d1d2:	f0 93 ba 27 	sts	0x27BA, r31	; 0x8027ba <__iob+0x1>
    d1d6:	20 97       	sbiw	r28, 0x00	; 0
    d1d8:	c9 f0       	breq	.+50     	; 0xd20c <fdevopen+0x88>
    d1da:	c0 87       	std	Z+8, r28	; 0x08
    d1dc:	d1 87       	std	Z+9, r29	; 0x09
    d1de:	83 81       	ldd	r24, Z+3	; 0x03
    d1e0:	82 60       	ori	r24, 0x02	; 2
    d1e2:	83 83       	std	Z+3, r24	; 0x03
    d1e4:	80 91 bb 27 	lds	r24, 0x27BB	; 0x8027bb <__iob+0x2>
    d1e8:	90 91 bc 27 	lds	r25, 0x27BC	; 0x8027bc <__iob+0x3>
    d1ec:	89 2b       	or	r24, r25
    d1ee:	71 f4       	brne	.+28     	; 0xd20c <fdevopen+0x88>
    d1f0:	e0 93 bb 27 	sts	0x27BB, r30	; 0x8027bb <__iob+0x2>
    d1f4:	f0 93 bc 27 	sts	0x27BC, r31	; 0x8027bc <__iob+0x3>
    d1f8:	80 91 bd 27 	lds	r24, 0x27BD	; 0x8027bd <__iob+0x4>
    d1fc:	90 91 be 27 	lds	r25, 0x27BE	; 0x8027be <__iob+0x5>
    d200:	89 2b       	or	r24, r25
    d202:	21 f4       	brne	.+8      	; 0xd20c <fdevopen+0x88>
    d204:	e0 93 bd 27 	sts	0x27BD, r30	; 0x8027bd <__iob+0x4>
    d208:	f0 93 be 27 	sts	0x27BE, r31	; 0x8027be <__iob+0x5>
    d20c:	cf 01       	movw	r24, r30
    d20e:	df 91       	pop	r29
    d210:	cf 91       	pop	r28
    d212:	1f 91       	pop	r17
    d214:	0f 91       	pop	r16
    d216:	08 95       	ret

0000d218 <snprintf_P>:
    d218:	0f 93       	push	r16
    d21a:	1f 93       	push	r17
    d21c:	cf 93       	push	r28
    d21e:	df 93       	push	r29
    d220:	cd b7       	in	r28, 0x3d	; 61
    d222:	de b7       	in	r29, 0x3e	; 62
    d224:	2e 97       	sbiw	r28, 0x0e	; 14
    d226:	cd bf       	out	0x3d, r28	; 61
    d228:	de bf       	out	0x3e, r29	; 62
    d22a:	0e 89       	ldd	r16, Y+22	; 0x16
    d22c:	1f 89       	ldd	r17, Y+23	; 0x17
    d22e:	88 8d       	ldd	r24, Y+24	; 0x18
    d230:	99 8d       	ldd	r25, Y+25	; 0x19
    d232:	2e e0       	ldi	r18, 0x0E	; 14
    d234:	2c 83       	std	Y+4, r18	; 0x04
    d236:	09 83       	std	Y+1, r16	; 0x01
    d238:	1a 83       	std	Y+2, r17	; 0x02
    d23a:	97 ff       	sbrs	r25, 7
    d23c:	02 c0       	rjmp	.+4      	; 0xd242 <snprintf_P+0x2a>
    d23e:	80 e0       	ldi	r24, 0x00	; 0
    d240:	90 e8       	ldi	r25, 0x80	; 128
    d242:	01 97       	sbiw	r24, 0x01	; 1
    d244:	8d 83       	std	Y+5, r24	; 0x05
    d246:	9e 83       	std	Y+6, r25	; 0x06
    d248:	ae 01       	movw	r20, r28
    d24a:	44 5e       	subi	r20, 0xE4	; 228
    d24c:	5f 4f       	sbci	r21, 0xFF	; 255
    d24e:	6a 8d       	ldd	r22, Y+26	; 0x1a
    d250:	7b 8d       	ldd	r23, Y+27	; 0x1b
    d252:	ce 01       	movw	r24, r28
    d254:	01 96       	adiw	r24, 0x01	; 1
    d256:	59 d0       	rcall	.+178    	; 0xd30a <vfprintf>
    d258:	4d 81       	ldd	r20, Y+5	; 0x05
    d25a:	5e 81       	ldd	r21, Y+6	; 0x06
    d25c:	57 fd       	sbrc	r21, 7
    d25e:	0a c0       	rjmp	.+20     	; 0xd274 <snprintf_P+0x5c>
    d260:	2f 81       	ldd	r18, Y+7	; 0x07
    d262:	38 85       	ldd	r19, Y+8	; 0x08
    d264:	42 17       	cp	r20, r18
    d266:	53 07       	cpc	r21, r19
    d268:	0c f4       	brge	.+2      	; 0xd26c <snprintf_P+0x54>
    d26a:	9a 01       	movw	r18, r20
    d26c:	f8 01       	movw	r30, r16
    d26e:	e2 0f       	add	r30, r18
    d270:	f3 1f       	adc	r31, r19
    d272:	10 82       	st	Z, r1
    d274:	2e 96       	adiw	r28, 0x0e	; 14
    d276:	cd bf       	out	0x3d, r28	; 61
    d278:	de bf       	out	0x3e, r29	; 62
    d27a:	df 91       	pop	r29
    d27c:	cf 91       	pop	r28
    d27e:	1f 91       	pop	r17
    d280:	0f 91       	pop	r16
    d282:	08 95       	ret

0000d284 <sprintf>:
    d284:	0f 93       	push	r16
    d286:	1f 93       	push	r17
    d288:	cf 93       	push	r28
    d28a:	df 93       	push	r29
    d28c:	cd b7       	in	r28, 0x3d	; 61
    d28e:	de b7       	in	r29, 0x3e	; 62
    d290:	2e 97       	sbiw	r28, 0x0e	; 14
    d292:	cd bf       	out	0x3d, r28	; 61
    d294:	de bf       	out	0x3e, r29	; 62
    d296:	0e 89       	ldd	r16, Y+22	; 0x16
    d298:	1f 89       	ldd	r17, Y+23	; 0x17
    d29a:	86 e0       	ldi	r24, 0x06	; 6
    d29c:	8c 83       	std	Y+4, r24	; 0x04
    d29e:	09 83       	std	Y+1, r16	; 0x01
    d2a0:	1a 83       	std	Y+2, r17	; 0x02
    d2a2:	8f ef       	ldi	r24, 0xFF	; 255
    d2a4:	9f e7       	ldi	r25, 0x7F	; 127
    d2a6:	8d 83       	std	Y+5, r24	; 0x05
    d2a8:	9e 83       	std	Y+6, r25	; 0x06
    d2aa:	ae 01       	movw	r20, r28
    d2ac:	46 5e       	subi	r20, 0xE6	; 230
    d2ae:	5f 4f       	sbci	r21, 0xFF	; 255
    d2b0:	68 8d       	ldd	r22, Y+24	; 0x18
    d2b2:	79 8d       	ldd	r23, Y+25	; 0x19
    d2b4:	ce 01       	movw	r24, r28
    d2b6:	01 96       	adiw	r24, 0x01	; 1
    d2b8:	28 d0       	rcall	.+80     	; 0xd30a <vfprintf>
    d2ba:	ef 81       	ldd	r30, Y+7	; 0x07
    d2bc:	f8 85       	ldd	r31, Y+8	; 0x08
    d2be:	e0 0f       	add	r30, r16
    d2c0:	f1 1f       	adc	r31, r17
    d2c2:	10 82       	st	Z, r1
    d2c4:	2e 96       	adiw	r28, 0x0e	; 14
    d2c6:	cd bf       	out	0x3d, r28	; 61
    d2c8:	de bf       	out	0x3e, r29	; 62
    d2ca:	df 91       	pop	r29
    d2cc:	cf 91       	pop	r28
    d2ce:	1f 91       	pop	r17
    d2d0:	0f 91       	pop	r16
    d2d2:	08 95       	ret

0000d2d4 <sscanf_P>:
    d2d4:	cf 93       	push	r28
    d2d6:	df 93       	push	r29
    d2d8:	cd b7       	in	r28, 0x3d	; 61
    d2da:	de b7       	in	r29, 0x3e	; 62
    d2dc:	2e 97       	sbiw	r28, 0x0e	; 14
    d2de:	cd bf       	out	0x3d, r28	; 61
    d2e0:	de bf       	out	0x3e, r29	; 62
    d2e2:	8d e0       	ldi	r24, 0x0D	; 13
    d2e4:	8c 83       	std	Y+4, r24	; 0x04
    d2e6:	8c 89       	ldd	r24, Y+20	; 0x14
    d2e8:	9d 89       	ldd	r25, Y+21	; 0x15
    d2ea:	89 83       	std	Y+1, r24	; 0x01
    d2ec:	9a 83       	std	Y+2, r25	; 0x02
    d2ee:	ae 01       	movw	r20, r28
    d2f0:	48 5e       	subi	r20, 0xE8	; 232
    d2f2:	5f 4f       	sbci	r21, 0xFF	; 255
    d2f4:	6e 89       	ldd	r22, Y+22	; 0x16
    d2f6:	7f 89       	ldd	r23, Y+23	; 0x17
    d2f8:	ce 01       	movw	r24, r28
    d2fa:	01 96       	adiw	r24, 0x01	; 1
    d2fc:	a9 d3       	rcall	.+1874   	; 0xda50 <vfscanf>
    d2fe:	2e 96       	adiw	r28, 0x0e	; 14
    d300:	cd bf       	out	0x3d, r28	; 61
    d302:	de bf       	out	0x3e, r29	; 62
    d304:	df 91       	pop	r29
    d306:	cf 91       	pop	r28
    d308:	08 95       	ret

0000d30a <vfprintf>:
    d30a:	2f 92       	push	r2
    d30c:	3f 92       	push	r3
    d30e:	4f 92       	push	r4
    d310:	5f 92       	push	r5
    d312:	6f 92       	push	r6
    d314:	7f 92       	push	r7
    d316:	8f 92       	push	r8
    d318:	9f 92       	push	r9
    d31a:	af 92       	push	r10
    d31c:	bf 92       	push	r11
    d31e:	cf 92       	push	r12
    d320:	df 92       	push	r13
    d322:	ef 92       	push	r14
    d324:	ff 92       	push	r15
    d326:	0f 93       	push	r16
    d328:	1f 93       	push	r17
    d32a:	cf 93       	push	r28
    d32c:	df 93       	push	r29
    d32e:	cd b7       	in	r28, 0x3d	; 61
    d330:	de b7       	in	r29, 0x3e	; 62
    d332:	2b 97       	sbiw	r28, 0x0b	; 11
    d334:	cd bf       	out	0x3d, r28	; 61
    d336:	de bf       	out	0x3e, r29	; 62
    d338:	6c 01       	movw	r12, r24
    d33a:	7b 01       	movw	r14, r22
    d33c:	8a 01       	movw	r16, r20
    d33e:	fc 01       	movw	r30, r24
    d340:	16 82       	std	Z+6, r1	; 0x06
    d342:	17 82       	std	Z+7, r1	; 0x07
    d344:	83 81       	ldd	r24, Z+3	; 0x03
    d346:	81 ff       	sbrs	r24, 1
    d348:	bf c1       	rjmp	.+894    	; 0xd6c8 <vfprintf+0x3be>
    d34a:	ce 01       	movw	r24, r28
    d34c:	01 96       	adiw	r24, 0x01	; 1
    d34e:	3c 01       	movw	r6, r24
    d350:	f6 01       	movw	r30, r12
    d352:	93 81       	ldd	r25, Z+3	; 0x03
    d354:	f7 01       	movw	r30, r14
    d356:	93 fd       	sbrc	r25, 3
    d358:	85 91       	lpm	r24, Z+
    d35a:	93 ff       	sbrs	r25, 3
    d35c:	81 91       	ld	r24, Z+
    d35e:	7f 01       	movw	r14, r30
    d360:	88 23       	and	r24, r24
    d362:	09 f4       	brne	.+2      	; 0xd366 <vfprintf+0x5c>
    d364:	ad c1       	rjmp	.+858    	; 0xd6c0 <vfprintf+0x3b6>
    d366:	85 32       	cpi	r24, 0x25	; 37
    d368:	39 f4       	brne	.+14     	; 0xd378 <vfprintf+0x6e>
    d36a:	93 fd       	sbrc	r25, 3
    d36c:	85 91       	lpm	r24, Z+
    d36e:	93 ff       	sbrs	r25, 3
    d370:	81 91       	ld	r24, Z+
    d372:	7f 01       	movw	r14, r30
    d374:	85 32       	cpi	r24, 0x25	; 37
    d376:	21 f4       	brne	.+8      	; 0xd380 <vfprintf+0x76>
    d378:	b6 01       	movw	r22, r12
    d37a:	90 e0       	ldi	r25, 0x00	; 0
    d37c:	29 d6       	rcall	.+3154   	; 0xdfd0 <fputc>
    d37e:	e8 cf       	rjmp	.-48     	; 0xd350 <vfprintf+0x46>
    d380:	91 2c       	mov	r9, r1
    d382:	21 2c       	mov	r2, r1
    d384:	31 2c       	mov	r3, r1
    d386:	ff e1       	ldi	r31, 0x1F	; 31
    d388:	f3 15       	cp	r31, r3
    d38a:	d8 f0       	brcs	.+54     	; 0xd3c2 <vfprintf+0xb8>
    d38c:	8b 32       	cpi	r24, 0x2B	; 43
    d38e:	79 f0       	breq	.+30     	; 0xd3ae <vfprintf+0xa4>
    d390:	38 f4       	brcc	.+14     	; 0xd3a0 <vfprintf+0x96>
    d392:	80 32       	cpi	r24, 0x20	; 32
    d394:	79 f0       	breq	.+30     	; 0xd3b4 <vfprintf+0xaa>
    d396:	83 32       	cpi	r24, 0x23	; 35
    d398:	a1 f4       	brne	.+40     	; 0xd3c2 <vfprintf+0xb8>
    d39a:	23 2d       	mov	r18, r3
    d39c:	20 61       	ori	r18, 0x10	; 16
    d39e:	1d c0       	rjmp	.+58     	; 0xd3da <vfprintf+0xd0>
    d3a0:	8d 32       	cpi	r24, 0x2D	; 45
    d3a2:	61 f0       	breq	.+24     	; 0xd3bc <vfprintf+0xb2>
    d3a4:	80 33       	cpi	r24, 0x30	; 48
    d3a6:	69 f4       	brne	.+26     	; 0xd3c2 <vfprintf+0xb8>
    d3a8:	23 2d       	mov	r18, r3
    d3aa:	21 60       	ori	r18, 0x01	; 1
    d3ac:	16 c0       	rjmp	.+44     	; 0xd3da <vfprintf+0xd0>
    d3ae:	83 2d       	mov	r24, r3
    d3b0:	82 60       	ori	r24, 0x02	; 2
    d3b2:	38 2e       	mov	r3, r24
    d3b4:	e3 2d       	mov	r30, r3
    d3b6:	e4 60       	ori	r30, 0x04	; 4
    d3b8:	3e 2e       	mov	r3, r30
    d3ba:	2a c0       	rjmp	.+84     	; 0xd410 <vfprintf+0x106>
    d3bc:	f3 2d       	mov	r31, r3
    d3be:	f8 60       	ori	r31, 0x08	; 8
    d3c0:	1d c0       	rjmp	.+58     	; 0xd3fc <vfprintf+0xf2>
    d3c2:	37 fc       	sbrc	r3, 7
    d3c4:	2d c0       	rjmp	.+90     	; 0xd420 <vfprintf+0x116>
    d3c6:	20 ed       	ldi	r18, 0xD0	; 208
    d3c8:	28 0f       	add	r18, r24
    d3ca:	2a 30       	cpi	r18, 0x0A	; 10
    d3cc:	40 f0       	brcs	.+16     	; 0xd3de <vfprintf+0xd4>
    d3ce:	8e 32       	cpi	r24, 0x2E	; 46
    d3d0:	b9 f4       	brne	.+46     	; 0xd400 <vfprintf+0xf6>
    d3d2:	36 fc       	sbrc	r3, 6
    d3d4:	75 c1       	rjmp	.+746    	; 0xd6c0 <vfprintf+0x3b6>
    d3d6:	23 2d       	mov	r18, r3
    d3d8:	20 64       	ori	r18, 0x40	; 64
    d3da:	32 2e       	mov	r3, r18
    d3dc:	19 c0       	rjmp	.+50     	; 0xd410 <vfprintf+0x106>
    d3de:	36 fe       	sbrs	r3, 6
    d3e0:	06 c0       	rjmp	.+12     	; 0xd3ee <vfprintf+0xe4>
    d3e2:	8a e0       	ldi	r24, 0x0A	; 10
    d3e4:	98 9e       	mul	r9, r24
    d3e6:	20 0d       	add	r18, r0
    d3e8:	11 24       	eor	r1, r1
    d3ea:	92 2e       	mov	r9, r18
    d3ec:	11 c0       	rjmp	.+34     	; 0xd410 <vfprintf+0x106>
    d3ee:	ea e0       	ldi	r30, 0x0A	; 10
    d3f0:	2e 9e       	mul	r2, r30
    d3f2:	20 0d       	add	r18, r0
    d3f4:	11 24       	eor	r1, r1
    d3f6:	22 2e       	mov	r2, r18
    d3f8:	f3 2d       	mov	r31, r3
    d3fa:	f0 62       	ori	r31, 0x20	; 32
    d3fc:	3f 2e       	mov	r3, r31
    d3fe:	08 c0       	rjmp	.+16     	; 0xd410 <vfprintf+0x106>
    d400:	8c 36       	cpi	r24, 0x6C	; 108
    d402:	21 f4       	brne	.+8      	; 0xd40c <vfprintf+0x102>
    d404:	83 2d       	mov	r24, r3
    d406:	80 68       	ori	r24, 0x80	; 128
    d408:	38 2e       	mov	r3, r24
    d40a:	02 c0       	rjmp	.+4      	; 0xd410 <vfprintf+0x106>
    d40c:	88 36       	cpi	r24, 0x68	; 104
    d40e:	41 f4       	brne	.+16     	; 0xd420 <vfprintf+0x116>
    d410:	f7 01       	movw	r30, r14
    d412:	93 fd       	sbrc	r25, 3
    d414:	85 91       	lpm	r24, Z+
    d416:	93 ff       	sbrs	r25, 3
    d418:	81 91       	ld	r24, Z+
    d41a:	7f 01       	movw	r14, r30
    d41c:	81 11       	cpse	r24, r1
    d41e:	b3 cf       	rjmp	.-154    	; 0xd386 <vfprintf+0x7c>
    d420:	98 2f       	mov	r25, r24
    d422:	9f 7d       	andi	r25, 0xDF	; 223
    d424:	95 54       	subi	r25, 0x45	; 69
    d426:	93 30       	cpi	r25, 0x03	; 3
    d428:	28 f4       	brcc	.+10     	; 0xd434 <vfprintf+0x12a>
    d42a:	0c 5f       	subi	r16, 0xFC	; 252
    d42c:	1f 4f       	sbci	r17, 0xFF	; 255
    d42e:	9f e3       	ldi	r25, 0x3F	; 63
    d430:	99 83       	std	Y+1, r25	; 0x01
    d432:	0d c0       	rjmp	.+26     	; 0xd44e <vfprintf+0x144>
    d434:	83 36       	cpi	r24, 0x63	; 99
    d436:	31 f0       	breq	.+12     	; 0xd444 <vfprintf+0x13a>
    d438:	83 37       	cpi	r24, 0x73	; 115
    d43a:	71 f0       	breq	.+28     	; 0xd458 <vfprintf+0x14e>
    d43c:	83 35       	cpi	r24, 0x53	; 83
    d43e:	09 f0       	breq	.+2      	; 0xd442 <vfprintf+0x138>
    d440:	55 c0       	rjmp	.+170    	; 0xd4ec <vfprintf+0x1e2>
    d442:	20 c0       	rjmp	.+64     	; 0xd484 <vfprintf+0x17a>
    d444:	f8 01       	movw	r30, r16
    d446:	80 81       	ld	r24, Z
    d448:	89 83       	std	Y+1, r24	; 0x01
    d44a:	0e 5f       	subi	r16, 0xFE	; 254
    d44c:	1f 4f       	sbci	r17, 0xFF	; 255
    d44e:	88 24       	eor	r8, r8
    d450:	83 94       	inc	r8
    d452:	91 2c       	mov	r9, r1
    d454:	53 01       	movw	r10, r6
    d456:	12 c0       	rjmp	.+36     	; 0xd47c <vfprintf+0x172>
    d458:	28 01       	movw	r4, r16
    d45a:	f2 e0       	ldi	r31, 0x02	; 2
    d45c:	4f 0e       	add	r4, r31
    d45e:	51 1c       	adc	r5, r1
    d460:	f8 01       	movw	r30, r16
    d462:	a0 80       	ld	r10, Z
    d464:	b1 80       	ldd	r11, Z+1	; 0x01
    d466:	36 fe       	sbrs	r3, 6
    d468:	03 c0       	rjmp	.+6      	; 0xd470 <vfprintf+0x166>
    d46a:	69 2d       	mov	r22, r9
    d46c:	70 e0       	ldi	r23, 0x00	; 0
    d46e:	02 c0       	rjmp	.+4      	; 0xd474 <vfprintf+0x16a>
    d470:	6f ef       	ldi	r22, 0xFF	; 255
    d472:	7f ef       	ldi	r23, 0xFF	; 255
    d474:	c5 01       	movw	r24, r10
    d476:	63 d5       	rcall	.+2758   	; 0xdf3e <strnlen>
    d478:	4c 01       	movw	r8, r24
    d47a:	82 01       	movw	r16, r4
    d47c:	f3 2d       	mov	r31, r3
    d47e:	ff 77       	andi	r31, 0x7F	; 127
    d480:	3f 2e       	mov	r3, r31
    d482:	15 c0       	rjmp	.+42     	; 0xd4ae <vfprintf+0x1a4>
    d484:	28 01       	movw	r4, r16
    d486:	22 e0       	ldi	r18, 0x02	; 2
    d488:	42 0e       	add	r4, r18
    d48a:	51 1c       	adc	r5, r1
    d48c:	f8 01       	movw	r30, r16
    d48e:	a0 80       	ld	r10, Z
    d490:	b1 80       	ldd	r11, Z+1	; 0x01
    d492:	36 fe       	sbrs	r3, 6
    d494:	03 c0       	rjmp	.+6      	; 0xd49c <vfprintf+0x192>
    d496:	69 2d       	mov	r22, r9
    d498:	70 e0       	ldi	r23, 0x00	; 0
    d49a:	02 c0       	rjmp	.+4      	; 0xd4a0 <vfprintf+0x196>
    d49c:	6f ef       	ldi	r22, 0xFF	; 255
    d49e:	7f ef       	ldi	r23, 0xFF	; 255
    d4a0:	c5 01       	movw	r24, r10
    d4a2:	3b d5       	rcall	.+2678   	; 0xdf1a <strnlen_P>
    d4a4:	4c 01       	movw	r8, r24
    d4a6:	f3 2d       	mov	r31, r3
    d4a8:	f0 68       	ori	r31, 0x80	; 128
    d4aa:	3f 2e       	mov	r3, r31
    d4ac:	82 01       	movw	r16, r4
    d4ae:	33 fc       	sbrc	r3, 3
    d4b0:	19 c0       	rjmp	.+50     	; 0xd4e4 <vfprintf+0x1da>
    d4b2:	82 2d       	mov	r24, r2
    d4b4:	90 e0       	ldi	r25, 0x00	; 0
    d4b6:	88 16       	cp	r8, r24
    d4b8:	99 06       	cpc	r9, r25
    d4ba:	a0 f4       	brcc	.+40     	; 0xd4e4 <vfprintf+0x1da>
    d4bc:	b6 01       	movw	r22, r12
    d4be:	80 e2       	ldi	r24, 0x20	; 32
    d4c0:	90 e0       	ldi	r25, 0x00	; 0
    d4c2:	86 d5       	rcall	.+2828   	; 0xdfd0 <fputc>
    d4c4:	2a 94       	dec	r2
    d4c6:	f5 cf       	rjmp	.-22     	; 0xd4b2 <vfprintf+0x1a8>
    d4c8:	f5 01       	movw	r30, r10
    d4ca:	37 fc       	sbrc	r3, 7
    d4cc:	85 91       	lpm	r24, Z+
    d4ce:	37 fe       	sbrs	r3, 7
    d4d0:	81 91       	ld	r24, Z+
    d4d2:	5f 01       	movw	r10, r30
    d4d4:	b6 01       	movw	r22, r12
    d4d6:	90 e0       	ldi	r25, 0x00	; 0
    d4d8:	7b d5       	rcall	.+2806   	; 0xdfd0 <fputc>
    d4da:	21 10       	cpse	r2, r1
    d4dc:	2a 94       	dec	r2
    d4de:	21 e0       	ldi	r18, 0x01	; 1
    d4e0:	82 1a       	sub	r8, r18
    d4e2:	91 08       	sbc	r9, r1
    d4e4:	81 14       	cp	r8, r1
    d4e6:	91 04       	cpc	r9, r1
    d4e8:	79 f7       	brne	.-34     	; 0xd4c8 <vfprintf+0x1be>
    d4ea:	e1 c0       	rjmp	.+450    	; 0xd6ae <vfprintf+0x3a4>
    d4ec:	84 36       	cpi	r24, 0x64	; 100
    d4ee:	11 f0       	breq	.+4      	; 0xd4f4 <vfprintf+0x1ea>
    d4f0:	89 36       	cpi	r24, 0x69	; 105
    d4f2:	39 f5       	brne	.+78     	; 0xd542 <vfprintf+0x238>
    d4f4:	f8 01       	movw	r30, r16
    d4f6:	37 fe       	sbrs	r3, 7
    d4f8:	07 c0       	rjmp	.+14     	; 0xd508 <vfprintf+0x1fe>
    d4fa:	60 81       	ld	r22, Z
    d4fc:	71 81       	ldd	r23, Z+1	; 0x01
    d4fe:	82 81       	ldd	r24, Z+2	; 0x02
    d500:	93 81       	ldd	r25, Z+3	; 0x03
    d502:	0c 5f       	subi	r16, 0xFC	; 252
    d504:	1f 4f       	sbci	r17, 0xFF	; 255
    d506:	08 c0       	rjmp	.+16     	; 0xd518 <vfprintf+0x20e>
    d508:	60 81       	ld	r22, Z
    d50a:	71 81       	ldd	r23, Z+1	; 0x01
    d50c:	07 2e       	mov	r0, r23
    d50e:	00 0c       	add	r0, r0
    d510:	88 0b       	sbc	r24, r24
    d512:	99 0b       	sbc	r25, r25
    d514:	0e 5f       	subi	r16, 0xFE	; 254
    d516:	1f 4f       	sbci	r17, 0xFF	; 255
    d518:	f3 2d       	mov	r31, r3
    d51a:	ff 76       	andi	r31, 0x6F	; 111
    d51c:	3f 2e       	mov	r3, r31
    d51e:	97 ff       	sbrs	r25, 7
    d520:	09 c0       	rjmp	.+18     	; 0xd534 <vfprintf+0x22a>
    d522:	90 95       	com	r25
    d524:	80 95       	com	r24
    d526:	70 95       	com	r23
    d528:	61 95       	neg	r22
    d52a:	7f 4f       	sbci	r23, 0xFF	; 255
    d52c:	8f 4f       	sbci	r24, 0xFF	; 255
    d52e:	9f 4f       	sbci	r25, 0xFF	; 255
    d530:	f0 68       	ori	r31, 0x80	; 128
    d532:	3f 2e       	mov	r3, r31
    d534:	2a e0       	ldi	r18, 0x0A	; 10
    d536:	30 e0       	ldi	r19, 0x00	; 0
    d538:	a3 01       	movw	r20, r6
    d53a:	9f d5       	rcall	.+2878   	; 0xe07a <__ultoa_invert>
    d53c:	88 2e       	mov	r8, r24
    d53e:	86 18       	sub	r8, r6
    d540:	44 c0       	rjmp	.+136    	; 0xd5ca <vfprintf+0x2c0>
    d542:	85 37       	cpi	r24, 0x75	; 117
    d544:	31 f4       	brne	.+12     	; 0xd552 <vfprintf+0x248>
    d546:	23 2d       	mov	r18, r3
    d548:	2f 7e       	andi	r18, 0xEF	; 239
    d54a:	b2 2e       	mov	r11, r18
    d54c:	2a e0       	ldi	r18, 0x0A	; 10
    d54e:	30 e0       	ldi	r19, 0x00	; 0
    d550:	25 c0       	rjmp	.+74     	; 0xd59c <vfprintf+0x292>
    d552:	93 2d       	mov	r25, r3
    d554:	99 7f       	andi	r25, 0xF9	; 249
    d556:	b9 2e       	mov	r11, r25
    d558:	8f 36       	cpi	r24, 0x6F	; 111
    d55a:	c1 f0       	breq	.+48     	; 0xd58c <vfprintf+0x282>
    d55c:	18 f4       	brcc	.+6      	; 0xd564 <vfprintf+0x25a>
    d55e:	88 35       	cpi	r24, 0x58	; 88
    d560:	79 f0       	breq	.+30     	; 0xd580 <vfprintf+0x276>
    d562:	ae c0       	rjmp	.+348    	; 0xd6c0 <vfprintf+0x3b6>
    d564:	80 37       	cpi	r24, 0x70	; 112
    d566:	19 f0       	breq	.+6      	; 0xd56e <vfprintf+0x264>
    d568:	88 37       	cpi	r24, 0x78	; 120
    d56a:	21 f0       	breq	.+8      	; 0xd574 <vfprintf+0x26a>
    d56c:	a9 c0       	rjmp	.+338    	; 0xd6c0 <vfprintf+0x3b6>
    d56e:	e9 2f       	mov	r30, r25
    d570:	e0 61       	ori	r30, 0x10	; 16
    d572:	be 2e       	mov	r11, r30
    d574:	b4 fe       	sbrs	r11, 4
    d576:	0d c0       	rjmp	.+26     	; 0xd592 <vfprintf+0x288>
    d578:	fb 2d       	mov	r31, r11
    d57a:	f4 60       	ori	r31, 0x04	; 4
    d57c:	bf 2e       	mov	r11, r31
    d57e:	09 c0       	rjmp	.+18     	; 0xd592 <vfprintf+0x288>
    d580:	34 fe       	sbrs	r3, 4
    d582:	0a c0       	rjmp	.+20     	; 0xd598 <vfprintf+0x28e>
    d584:	29 2f       	mov	r18, r25
    d586:	26 60       	ori	r18, 0x06	; 6
    d588:	b2 2e       	mov	r11, r18
    d58a:	06 c0       	rjmp	.+12     	; 0xd598 <vfprintf+0x28e>
    d58c:	28 e0       	ldi	r18, 0x08	; 8
    d58e:	30 e0       	ldi	r19, 0x00	; 0
    d590:	05 c0       	rjmp	.+10     	; 0xd59c <vfprintf+0x292>
    d592:	20 e1       	ldi	r18, 0x10	; 16
    d594:	30 e0       	ldi	r19, 0x00	; 0
    d596:	02 c0       	rjmp	.+4      	; 0xd59c <vfprintf+0x292>
    d598:	20 e1       	ldi	r18, 0x10	; 16
    d59a:	32 e0       	ldi	r19, 0x02	; 2
    d59c:	f8 01       	movw	r30, r16
    d59e:	b7 fe       	sbrs	r11, 7
    d5a0:	07 c0       	rjmp	.+14     	; 0xd5b0 <vfprintf+0x2a6>
    d5a2:	60 81       	ld	r22, Z
    d5a4:	71 81       	ldd	r23, Z+1	; 0x01
    d5a6:	82 81       	ldd	r24, Z+2	; 0x02
    d5a8:	93 81       	ldd	r25, Z+3	; 0x03
    d5aa:	0c 5f       	subi	r16, 0xFC	; 252
    d5ac:	1f 4f       	sbci	r17, 0xFF	; 255
    d5ae:	06 c0       	rjmp	.+12     	; 0xd5bc <vfprintf+0x2b2>
    d5b0:	60 81       	ld	r22, Z
    d5b2:	71 81       	ldd	r23, Z+1	; 0x01
    d5b4:	80 e0       	ldi	r24, 0x00	; 0
    d5b6:	90 e0       	ldi	r25, 0x00	; 0
    d5b8:	0e 5f       	subi	r16, 0xFE	; 254
    d5ba:	1f 4f       	sbci	r17, 0xFF	; 255
    d5bc:	a3 01       	movw	r20, r6
    d5be:	5d d5       	rcall	.+2746   	; 0xe07a <__ultoa_invert>
    d5c0:	88 2e       	mov	r8, r24
    d5c2:	86 18       	sub	r8, r6
    d5c4:	fb 2d       	mov	r31, r11
    d5c6:	ff 77       	andi	r31, 0x7F	; 127
    d5c8:	3f 2e       	mov	r3, r31
    d5ca:	36 fe       	sbrs	r3, 6
    d5cc:	0d c0       	rjmp	.+26     	; 0xd5e8 <vfprintf+0x2de>
    d5ce:	23 2d       	mov	r18, r3
    d5d0:	2e 7f       	andi	r18, 0xFE	; 254
    d5d2:	a2 2e       	mov	r10, r18
    d5d4:	89 14       	cp	r8, r9
    d5d6:	58 f4       	brcc	.+22     	; 0xd5ee <vfprintf+0x2e4>
    d5d8:	34 fe       	sbrs	r3, 4
    d5da:	0b c0       	rjmp	.+22     	; 0xd5f2 <vfprintf+0x2e8>
    d5dc:	32 fc       	sbrc	r3, 2
    d5de:	09 c0       	rjmp	.+18     	; 0xd5f2 <vfprintf+0x2e8>
    d5e0:	83 2d       	mov	r24, r3
    d5e2:	8e 7e       	andi	r24, 0xEE	; 238
    d5e4:	a8 2e       	mov	r10, r24
    d5e6:	05 c0       	rjmp	.+10     	; 0xd5f2 <vfprintf+0x2e8>
    d5e8:	b8 2c       	mov	r11, r8
    d5ea:	a3 2c       	mov	r10, r3
    d5ec:	03 c0       	rjmp	.+6      	; 0xd5f4 <vfprintf+0x2ea>
    d5ee:	b8 2c       	mov	r11, r8
    d5f0:	01 c0       	rjmp	.+2      	; 0xd5f4 <vfprintf+0x2ea>
    d5f2:	b9 2c       	mov	r11, r9
    d5f4:	a4 fe       	sbrs	r10, 4
    d5f6:	0f c0       	rjmp	.+30     	; 0xd616 <vfprintf+0x30c>
    d5f8:	fe 01       	movw	r30, r28
    d5fa:	e8 0d       	add	r30, r8
    d5fc:	f1 1d       	adc	r31, r1
    d5fe:	80 81       	ld	r24, Z
    d600:	80 33       	cpi	r24, 0x30	; 48
    d602:	21 f4       	brne	.+8      	; 0xd60c <vfprintf+0x302>
    d604:	9a 2d       	mov	r25, r10
    d606:	99 7e       	andi	r25, 0xE9	; 233
    d608:	a9 2e       	mov	r10, r25
    d60a:	09 c0       	rjmp	.+18     	; 0xd61e <vfprintf+0x314>
    d60c:	a2 fe       	sbrs	r10, 2
    d60e:	06 c0       	rjmp	.+12     	; 0xd61c <vfprintf+0x312>
    d610:	b3 94       	inc	r11
    d612:	b3 94       	inc	r11
    d614:	04 c0       	rjmp	.+8      	; 0xd61e <vfprintf+0x314>
    d616:	8a 2d       	mov	r24, r10
    d618:	86 78       	andi	r24, 0x86	; 134
    d61a:	09 f0       	breq	.+2      	; 0xd61e <vfprintf+0x314>
    d61c:	b3 94       	inc	r11
    d61e:	a3 fc       	sbrc	r10, 3
    d620:	10 c0       	rjmp	.+32     	; 0xd642 <vfprintf+0x338>
    d622:	a0 fe       	sbrs	r10, 0
    d624:	06 c0       	rjmp	.+12     	; 0xd632 <vfprintf+0x328>
    d626:	b2 14       	cp	r11, r2
    d628:	80 f4       	brcc	.+32     	; 0xd64a <vfprintf+0x340>
    d62a:	28 0c       	add	r2, r8
    d62c:	92 2c       	mov	r9, r2
    d62e:	9b 18       	sub	r9, r11
    d630:	0d c0       	rjmp	.+26     	; 0xd64c <vfprintf+0x342>
    d632:	b2 14       	cp	r11, r2
    d634:	58 f4       	brcc	.+22     	; 0xd64c <vfprintf+0x342>
    d636:	b6 01       	movw	r22, r12
    d638:	80 e2       	ldi	r24, 0x20	; 32
    d63a:	90 e0       	ldi	r25, 0x00	; 0
    d63c:	c9 d4       	rcall	.+2450   	; 0xdfd0 <fputc>
    d63e:	b3 94       	inc	r11
    d640:	f8 cf       	rjmp	.-16     	; 0xd632 <vfprintf+0x328>
    d642:	b2 14       	cp	r11, r2
    d644:	18 f4       	brcc	.+6      	; 0xd64c <vfprintf+0x342>
    d646:	2b 18       	sub	r2, r11
    d648:	02 c0       	rjmp	.+4      	; 0xd64e <vfprintf+0x344>
    d64a:	98 2c       	mov	r9, r8
    d64c:	21 2c       	mov	r2, r1
    d64e:	a4 fe       	sbrs	r10, 4
    d650:	0f c0       	rjmp	.+30     	; 0xd670 <vfprintf+0x366>
    d652:	b6 01       	movw	r22, r12
    d654:	80 e3       	ldi	r24, 0x30	; 48
    d656:	90 e0       	ldi	r25, 0x00	; 0
    d658:	bb d4       	rcall	.+2422   	; 0xdfd0 <fputc>
    d65a:	a2 fe       	sbrs	r10, 2
    d65c:	16 c0       	rjmp	.+44     	; 0xd68a <vfprintf+0x380>
    d65e:	a1 fc       	sbrc	r10, 1
    d660:	03 c0       	rjmp	.+6      	; 0xd668 <vfprintf+0x35e>
    d662:	88 e7       	ldi	r24, 0x78	; 120
    d664:	90 e0       	ldi	r25, 0x00	; 0
    d666:	02 c0       	rjmp	.+4      	; 0xd66c <vfprintf+0x362>
    d668:	88 e5       	ldi	r24, 0x58	; 88
    d66a:	90 e0       	ldi	r25, 0x00	; 0
    d66c:	b6 01       	movw	r22, r12
    d66e:	0c c0       	rjmp	.+24     	; 0xd688 <vfprintf+0x37e>
    d670:	8a 2d       	mov	r24, r10
    d672:	86 78       	andi	r24, 0x86	; 134
    d674:	51 f0       	breq	.+20     	; 0xd68a <vfprintf+0x380>
    d676:	a1 fe       	sbrs	r10, 1
    d678:	02 c0       	rjmp	.+4      	; 0xd67e <vfprintf+0x374>
    d67a:	8b e2       	ldi	r24, 0x2B	; 43
    d67c:	01 c0       	rjmp	.+2      	; 0xd680 <vfprintf+0x376>
    d67e:	80 e2       	ldi	r24, 0x20	; 32
    d680:	a7 fc       	sbrc	r10, 7
    d682:	8d e2       	ldi	r24, 0x2D	; 45
    d684:	b6 01       	movw	r22, r12
    d686:	90 e0       	ldi	r25, 0x00	; 0
    d688:	a3 d4       	rcall	.+2374   	; 0xdfd0 <fputc>
    d68a:	89 14       	cp	r8, r9
    d68c:	30 f4       	brcc	.+12     	; 0xd69a <vfprintf+0x390>
    d68e:	b6 01       	movw	r22, r12
    d690:	80 e3       	ldi	r24, 0x30	; 48
    d692:	90 e0       	ldi	r25, 0x00	; 0
    d694:	9d d4       	rcall	.+2362   	; 0xdfd0 <fputc>
    d696:	9a 94       	dec	r9
    d698:	f8 cf       	rjmp	.-16     	; 0xd68a <vfprintf+0x380>
    d69a:	8a 94       	dec	r8
    d69c:	f3 01       	movw	r30, r6
    d69e:	e8 0d       	add	r30, r8
    d6a0:	f1 1d       	adc	r31, r1
    d6a2:	80 81       	ld	r24, Z
    d6a4:	b6 01       	movw	r22, r12
    d6a6:	90 e0       	ldi	r25, 0x00	; 0
    d6a8:	93 d4       	rcall	.+2342   	; 0xdfd0 <fputc>
    d6aa:	81 10       	cpse	r8, r1
    d6ac:	f6 cf       	rjmp	.-20     	; 0xd69a <vfprintf+0x390>
    d6ae:	22 20       	and	r2, r2
    d6b0:	09 f4       	brne	.+2      	; 0xd6b4 <vfprintf+0x3aa>
    d6b2:	4e ce       	rjmp	.-868    	; 0xd350 <vfprintf+0x46>
    d6b4:	b6 01       	movw	r22, r12
    d6b6:	80 e2       	ldi	r24, 0x20	; 32
    d6b8:	90 e0       	ldi	r25, 0x00	; 0
    d6ba:	8a d4       	rcall	.+2324   	; 0xdfd0 <fputc>
    d6bc:	2a 94       	dec	r2
    d6be:	f7 cf       	rjmp	.-18     	; 0xd6ae <vfprintf+0x3a4>
    d6c0:	f6 01       	movw	r30, r12
    d6c2:	86 81       	ldd	r24, Z+6	; 0x06
    d6c4:	97 81       	ldd	r25, Z+7	; 0x07
    d6c6:	02 c0       	rjmp	.+4      	; 0xd6cc <vfprintf+0x3c2>
    d6c8:	8f ef       	ldi	r24, 0xFF	; 255
    d6ca:	9f ef       	ldi	r25, 0xFF	; 255
    d6cc:	2b 96       	adiw	r28, 0x0b	; 11
    d6ce:	cd bf       	out	0x3d, r28	; 61
    d6d0:	de bf       	out	0x3e, r29	; 62
    d6d2:	df 91       	pop	r29
    d6d4:	cf 91       	pop	r28
    d6d6:	1f 91       	pop	r17
    d6d8:	0f 91       	pop	r16
    d6da:	ff 90       	pop	r15
    d6dc:	ef 90       	pop	r14
    d6de:	df 90       	pop	r13
    d6e0:	cf 90       	pop	r12
    d6e2:	bf 90       	pop	r11
    d6e4:	af 90       	pop	r10
    d6e6:	9f 90       	pop	r9
    d6e8:	8f 90       	pop	r8
    d6ea:	7f 90       	pop	r7
    d6ec:	6f 90       	pop	r6
    d6ee:	5f 90       	pop	r5
    d6f0:	4f 90       	pop	r4
    d6f2:	3f 90       	pop	r3
    d6f4:	2f 90       	pop	r2
    d6f6:	08 95       	ret

0000d6f8 <putval>:
    d6f8:	20 fd       	sbrc	r18, 0
    d6fa:	09 c0       	rjmp	.+18     	; 0xd70e <putval+0x16>
    d6fc:	fc 01       	movw	r30, r24
    d6fe:	23 fd       	sbrc	r18, 3
    d700:	05 c0       	rjmp	.+10     	; 0xd70c <putval+0x14>
    d702:	22 ff       	sbrs	r18, 2
    d704:	02 c0       	rjmp	.+4      	; 0xd70a <putval+0x12>
    d706:	73 83       	std	Z+3, r23	; 0x03
    d708:	62 83       	std	Z+2, r22	; 0x02
    d70a:	51 83       	std	Z+1, r21	; 0x01
    d70c:	40 83       	st	Z, r20
    d70e:	08 95       	ret

0000d710 <mulacc>:
    d710:	44 fd       	sbrc	r20, 4
    d712:	17 c0       	rjmp	.+46     	; 0xd742 <mulacc+0x32>
    d714:	46 fd       	sbrc	r20, 6
    d716:	17 c0       	rjmp	.+46     	; 0xd746 <mulacc+0x36>
    d718:	ab 01       	movw	r20, r22
    d71a:	bc 01       	movw	r22, r24
    d71c:	da 01       	movw	r26, r20
    d71e:	fb 01       	movw	r30, r22
    d720:	aa 0f       	add	r26, r26
    d722:	bb 1f       	adc	r27, r27
    d724:	ee 1f       	adc	r30, r30
    d726:	ff 1f       	adc	r31, r31
    d728:	10 94       	com	r1
    d72a:	d1 f7       	brne	.-12     	; 0xd720 <mulacc+0x10>
    d72c:	4a 0f       	add	r20, r26
    d72e:	5b 1f       	adc	r21, r27
    d730:	6e 1f       	adc	r22, r30
    d732:	7f 1f       	adc	r23, r31
    d734:	cb 01       	movw	r24, r22
    d736:	ba 01       	movw	r22, r20
    d738:	66 0f       	add	r22, r22
    d73a:	77 1f       	adc	r23, r23
    d73c:	88 1f       	adc	r24, r24
    d73e:	99 1f       	adc	r25, r25
    d740:	09 c0       	rjmp	.+18     	; 0xd754 <mulacc+0x44>
    d742:	33 e0       	ldi	r19, 0x03	; 3
    d744:	01 c0       	rjmp	.+2      	; 0xd748 <mulacc+0x38>
    d746:	34 e0       	ldi	r19, 0x04	; 4
    d748:	66 0f       	add	r22, r22
    d74a:	77 1f       	adc	r23, r23
    d74c:	88 1f       	adc	r24, r24
    d74e:	99 1f       	adc	r25, r25
    d750:	31 50       	subi	r19, 0x01	; 1
    d752:	d1 f7       	brne	.-12     	; 0xd748 <mulacc+0x38>
    d754:	62 0f       	add	r22, r18
    d756:	71 1d       	adc	r23, r1
    d758:	81 1d       	adc	r24, r1
    d75a:	91 1d       	adc	r25, r1
    d75c:	08 95       	ret

0000d75e <skip_spaces>:
    d75e:	0f 93       	push	r16
    d760:	1f 93       	push	r17
    d762:	cf 93       	push	r28
    d764:	df 93       	push	r29
    d766:	8c 01       	movw	r16, r24
    d768:	c8 01       	movw	r24, r16
    d76a:	f4 d3       	rcall	.+2024   	; 0xdf54 <fgetc>
    d76c:	ec 01       	movw	r28, r24
    d76e:	97 fd       	sbrc	r25, 7
    d770:	06 c0       	rjmp	.+12     	; 0xd77e <skip_spaces+0x20>
    d772:	c0 d3       	rcall	.+1920   	; 0xdef4 <isspace>
    d774:	89 2b       	or	r24, r25
    d776:	c1 f7       	brne	.-16     	; 0xd768 <skip_spaces+0xa>
    d778:	b8 01       	movw	r22, r16
    d77a:	ce 01       	movw	r24, r28
    d77c:	65 d4       	rcall	.+2250   	; 0xe048 <ungetc>
    d77e:	ce 01       	movw	r24, r28
    d780:	df 91       	pop	r29
    d782:	cf 91       	pop	r28
    d784:	1f 91       	pop	r17
    d786:	0f 91       	pop	r16
    d788:	08 95       	ret

0000d78a <conv_int>:
    d78a:	8f 92       	push	r8
    d78c:	9f 92       	push	r9
    d78e:	af 92       	push	r10
    d790:	bf 92       	push	r11
    d792:	ef 92       	push	r14
    d794:	ff 92       	push	r15
    d796:	0f 93       	push	r16
    d798:	1f 93       	push	r17
    d79a:	cf 93       	push	r28
    d79c:	df 93       	push	r29
    d79e:	8c 01       	movw	r16, r24
    d7a0:	d6 2f       	mov	r29, r22
    d7a2:	7a 01       	movw	r14, r20
    d7a4:	b2 2e       	mov	r11, r18
    d7a6:	d6 d3       	rcall	.+1964   	; 0xdf54 <fgetc>
    d7a8:	9c 01       	movw	r18, r24
    d7aa:	33 27       	eor	r19, r19
    d7ac:	2b 32       	cpi	r18, 0x2B	; 43
    d7ae:	31 05       	cpc	r19, r1
    d7b0:	31 f0       	breq	.+12     	; 0xd7be <conv_int+0x34>
    d7b2:	2d 32       	cpi	r18, 0x2D	; 45
    d7b4:	31 05       	cpc	r19, r1
    d7b6:	59 f4       	brne	.+22     	; 0xd7ce <conv_int+0x44>
    d7b8:	8b 2d       	mov	r24, r11
    d7ba:	80 68       	ori	r24, 0x80	; 128
    d7bc:	b8 2e       	mov	r11, r24
    d7be:	d1 50       	subi	r29, 0x01	; 1
    d7c0:	11 f4       	brne	.+4      	; 0xd7c6 <conv_int+0x3c>
    d7c2:	80 e0       	ldi	r24, 0x00	; 0
    d7c4:	61 c0       	rjmp	.+194    	; 0xd888 <conv_int+0xfe>
    d7c6:	c8 01       	movw	r24, r16
    d7c8:	c5 d3       	rcall	.+1930   	; 0xdf54 <fgetc>
    d7ca:	97 fd       	sbrc	r25, 7
    d7cc:	fa cf       	rjmp	.-12     	; 0xd7c2 <conv_int+0x38>
    d7ce:	cb 2d       	mov	r28, r11
    d7d0:	cd 7f       	andi	r28, 0xFD	; 253
    d7d2:	2b 2d       	mov	r18, r11
    d7d4:	20 73       	andi	r18, 0x30	; 48
    d7d6:	f9 f4       	brne	.+62     	; 0xd816 <conv_int+0x8c>
    d7d8:	80 33       	cpi	r24, 0x30	; 48
    d7da:	e9 f4       	brne	.+58     	; 0xd816 <conv_int+0x8c>
    d7dc:	aa 24       	eor	r10, r10
    d7de:	aa 94       	dec	r10
    d7e0:	ad 0e       	add	r10, r29
    d7e2:	09 f4       	brne	.+2      	; 0xd7e6 <conv_int+0x5c>
    d7e4:	3e c0       	rjmp	.+124    	; 0xd862 <conv_int+0xd8>
    d7e6:	c8 01       	movw	r24, r16
    d7e8:	b5 d3       	rcall	.+1898   	; 0xdf54 <fgetc>
    d7ea:	97 fd       	sbrc	r25, 7
    d7ec:	3a c0       	rjmp	.+116    	; 0xd862 <conv_int+0xd8>
    d7ee:	9c 01       	movw	r18, r24
    d7f0:	2f 7d       	andi	r18, 0xDF	; 223
    d7f2:	33 27       	eor	r19, r19
    d7f4:	28 35       	cpi	r18, 0x58	; 88
    d7f6:	31 05       	cpc	r19, r1
    d7f8:	41 f4       	brne	.+16     	; 0xd80a <conv_int+0x80>
    d7fa:	c2 64       	ori	r28, 0x42	; 66
    d7fc:	d2 50       	subi	r29, 0x02	; 2
    d7fe:	89 f1       	breq	.+98     	; 0xd862 <conv_int+0xd8>
    d800:	c8 01       	movw	r24, r16
    d802:	a8 d3       	rcall	.+1872   	; 0xdf54 <fgetc>
    d804:	97 ff       	sbrs	r25, 7
    d806:	07 c0       	rjmp	.+14     	; 0xd816 <conv_int+0x8c>
    d808:	2c c0       	rjmp	.+88     	; 0xd862 <conv_int+0xd8>
    d80a:	b6 fe       	sbrs	r11, 6
    d80c:	02 c0       	rjmp	.+4      	; 0xd812 <conv_int+0x88>
    d80e:	c2 60       	ori	r28, 0x02	; 2
    d810:	01 c0       	rjmp	.+2      	; 0xd814 <conv_int+0x8a>
    d812:	c2 61       	ori	r28, 0x12	; 18
    d814:	da 2d       	mov	r29, r10
    d816:	81 2c       	mov	r8, r1
    d818:	91 2c       	mov	r9, r1
    d81a:	54 01       	movw	r10, r8
    d81c:	20 ed       	ldi	r18, 0xD0	; 208
    d81e:	28 0f       	add	r18, r24
    d820:	28 30       	cpi	r18, 0x08	; 8
    d822:	78 f0       	brcs	.+30     	; 0xd842 <conv_int+0xb8>
    d824:	c4 ff       	sbrs	r28, 4
    d826:	03 c0       	rjmp	.+6      	; 0xd82e <conv_int+0xa4>
    d828:	b8 01       	movw	r22, r16
    d82a:	0e d4       	rcall	.+2076   	; 0xe048 <ungetc>
    d82c:	17 c0       	rjmp	.+46     	; 0xd85c <conv_int+0xd2>
    d82e:	2a 30       	cpi	r18, 0x0A	; 10
    d830:	40 f0       	brcs	.+16     	; 0xd842 <conv_int+0xb8>
    d832:	c6 ff       	sbrs	r28, 6
    d834:	f9 cf       	rjmp	.-14     	; 0xd828 <conv_int+0x9e>
    d836:	2f 7d       	andi	r18, 0xDF	; 223
    d838:	3f ee       	ldi	r19, 0xEF	; 239
    d83a:	32 0f       	add	r19, r18
    d83c:	36 30       	cpi	r19, 0x06	; 6
    d83e:	a0 f7       	brcc	.-24     	; 0xd828 <conv_int+0x9e>
    d840:	27 50       	subi	r18, 0x07	; 7
    d842:	4c 2f       	mov	r20, r28
    d844:	c5 01       	movw	r24, r10
    d846:	b4 01       	movw	r22, r8
    d848:	63 df       	rcall	.-314    	; 0xd710 <mulacc>
    d84a:	4b 01       	movw	r8, r22
    d84c:	5c 01       	movw	r10, r24
    d84e:	c2 60       	ori	r28, 0x02	; 2
    d850:	d1 50       	subi	r29, 0x01	; 1
    d852:	51 f0       	breq	.+20     	; 0xd868 <conv_int+0xde>
    d854:	c8 01       	movw	r24, r16
    d856:	7e d3       	rcall	.+1788   	; 0xdf54 <fgetc>
    d858:	97 ff       	sbrs	r25, 7
    d85a:	e0 cf       	rjmp	.-64     	; 0xd81c <conv_int+0x92>
    d85c:	c1 fd       	sbrc	r28, 1
    d85e:	04 c0       	rjmp	.+8      	; 0xd868 <conv_int+0xde>
    d860:	b0 cf       	rjmp	.-160    	; 0xd7c2 <conv_int+0x38>
    d862:	81 2c       	mov	r8, r1
    d864:	91 2c       	mov	r9, r1
    d866:	54 01       	movw	r10, r8
    d868:	c7 ff       	sbrs	r28, 7
    d86a:	08 c0       	rjmp	.+16     	; 0xd87c <conv_int+0xf2>
    d86c:	b0 94       	com	r11
    d86e:	a0 94       	com	r10
    d870:	90 94       	com	r9
    d872:	80 94       	com	r8
    d874:	81 1c       	adc	r8, r1
    d876:	91 1c       	adc	r9, r1
    d878:	a1 1c       	adc	r10, r1
    d87a:	b1 1c       	adc	r11, r1
    d87c:	2c 2f       	mov	r18, r28
    d87e:	b5 01       	movw	r22, r10
    d880:	a4 01       	movw	r20, r8
    d882:	c7 01       	movw	r24, r14
    d884:	39 df       	rcall	.-398    	; 0xd6f8 <putval>
    d886:	81 e0       	ldi	r24, 0x01	; 1
    d888:	df 91       	pop	r29
    d88a:	cf 91       	pop	r28
    d88c:	1f 91       	pop	r17
    d88e:	0f 91       	pop	r16
    d890:	ff 90       	pop	r15
    d892:	ef 90       	pop	r14
    d894:	bf 90       	pop	r11
    d896:	af 90       	pop	r10
    d898:	9f 90       	pop	r9
    d89a:	8f 90       	pop	r8
    d89c:	08 95       	ret

0000d89e <conv_brk>:
    d89e:	5f 92       	push	r5
    d8a0:	6f 92       	push	r6
    d8a2:	7f 92       	push	r7
    d8a4:	8f 92       	push	r8
    d8a6:	9f 92       	push	r9
    d8a8:	af 92       	push	r10
    d8aa:	bf 92       	push	r11
    d8ac:	cf 92       	push	r12
    d8ae:	df 92       	push	r13
    d8b0:	ef 92       	push	r14
    d8b2:	ff 92       	push	r15
    d8b4:	0f 93       	push	r16
    d8b6:	1f 93       	push	r17
    d8b8:	cf 93       	push	r28
    d8ba:	df 93       	push	r29
    d8bc:	cd b7       	in	r28, 0x3d	; 61
    d8be:	de b7       	in	r29, 0x3e	; 62
    d8c0:	a0 97       	sbiw	r28, 0x20	; 32
    d8c2:	cd bf       	out	0x3d, r28	; 61
    d8c4:	de bf       	out	0x3e, r29	; 62
    d8c6:	5c 01       	movw	r10, r24
    d8c8:	96 2e       	mov	r9, r22
    d8ca:	7a 01       	movw	r14, r20
    d8cc:	f9 01       	movw	r30, r18
    d8ce:	8e 01       	movw	r16, r28
    d8d0:	0f 5f       	subi	r16, 0xFF	; 255
    d8d2:	1f 4f       	sbci	r17, 0xFF	; 255
    d8d4:	68 01       	movw	r12, r16
    d8d6:	80 e2       	ldi	r24, 0x20	; 32
    d8d8:	d8 01       	movw	r26, r16
    d8da:	1d 92       	st	X+, r1
    d8dc:	8a 95       	dec	r24
    d8de:	e9 f7       	brne	.-6      	; 0xd8da <conv_brk+0x3c>
    d8e0:	d5 01       	movw	r26, r10
    d8e2:	13 96       	adiw	r26, 0x03	; 3
    d8e4:	8c 90       	ld	r8, X
    d8e6:	80 e0       	ldi	r24, 0x00	; 0
    d8e8:	90 e0       	ldi	r25, 0x00	; 0
    d8ea:	61 2c       	mov	r6, r1
    d8ec:	71 2c       	mov	r7, r1
    d8ee:	30 e0       	ldi	r19, 0x00	; 0
    d8f0:	61 e0       	ldi	r22, 0x01	; 1
    d8f2:	70 e0       	ldi	r23, 0x00	; 0
    d8f4:	83 fc       	sbrc	r8, 3
    d8f6:	25 91       	lpm	r18, Z+
    d8f8:	83 fe       	sbrs	r8, 3
    d8fa:	21 91       	ld	r18, Z+
    d8fc:	8f 01       	movw	r16, r30
    d8fe:	52 2e       	mov	r5, r18
    d900:	21 11       	cpse	r18, r1
    d902:	03 c0       	rjmp	.+6      	; 0xd90a <conv_brk+0x6c>
    d904:	80 e0       	ldi	r24, 0x00	; 0
    d906:	90 e0       	ldi	r25, 0x00	; 0
    d908:	90 c0       	rjmp	.+288    	; 0xda2a <conv_brk+0x18c>
    d90a:	2e 35       	cpi	r18, 0x5E	; 94
    d90c:	11 f4       	brne	.+4      	; 0xd912 <conv_brk+0x74>
    d90e:	00 97       	sbiw	r24, 0x00	; 0
    d910:	51 f1       	breq	.+84     	; 0xd966 <conv_brk+0xc8>
    d912:	43 2f       	mov	r20, r19
    d914:	50 e0       	ldi	r21, 0x00	; 0
    d916:	48 17       	cp	r20, r24
    d918:	59 07       	cpc	r21, r25
    d91a:	3c f4       	brge	.+14     	; 0xd92a <conv_brk+0x8c>
    d91c:	2d 35       	cpi	r18, 0x5D	; 93
    d91e:	59 f1       	breq	.+86     	; 0xd976 <conv_brk+0xd8>
    d920:	2d 32       	cpi	r18, 0x2D	; 45
    d922:	19 f4       	brne	.+6      	; 0xd92a <conv_brk+0x8c>
    d924:	77 20       	and	r7, r7
    d926:	09 f1       	breq	.+66     	; 0xd96a <conv_brk+0xcc>
    d928:	03 c0       	rjmp	.+6      	; 0xd930 <conv_brk+0x92>
    d92a:	77 20       	and	r7, r7
    d92c:	09 f4       	brne	.+2      	; 0xd930 <conv_brk+0x92>
    d92e:	68 c0       	rjmp	.+208    	; 0xda00 <conv_brk+0x162>
    d930:	45 2d       	mov	r20, r5
    d932:	46 95       	lsr	r20
    d934:	46 95       	lsr	r20
    d936:	46 95       	lsr	r20
    d938:	d6 01       	movw	r26, r12
    d93a:	a4 0f       	add	r26, r20
    d93c:	b1 1d       	adc	r27, r1
    d93e:	45 2d       	mov	r20, r5
    d940:	47 70       	andi	r20, 0x07	; 7
    d942:	8b 01       	movw	r16, r22
    d944:	02 c0       	rjmp	.+4      	; 0xd94a <conv_brk+0xac>
    d946:	00 0f       	add	r16, r16
    d948:	11 1f       	adc	r17, r17
    d94a:	4a 95       	dec	r20
    d94c:	e2 f7       	brpl	.-8      	; 0xd946 <conv_brk+0xa8>
    d94e:	a8 01       	movw	r20, r16
    d950:	5c 91       	ld	r21, X
    d952:	45 2b       	or	r20, r21
    d954:	4c 93       	st	X, r20
    d956:	65 14       	cp	r6, r5
    d958:	59 f0       	breq	.+22     	; 0xd970 <conv_brk+0xd2>
    d95a:	56 14       	cp	r5, r6
    d95c:	10 f4       	brcc	.+4      	; 0xd962 <conv_brk+0xc4>
    d95e:	53 94       	inc	r5
    d960:	e7 cf       	rjmp	.-50     	; 0xd930 <conv_brk+0x92>
    d962:	5a 94       	dec	r5
    d964:	e5 cf       	rjmp	.-54     	; 0xd930 <conv_brk+0x92>
    d966:	31 e0       	ldi	r19, 0x01	; 1
    d968:	04 c0       	rjmp	.+8      	; 0xd972 <conv_brk+0xd4>
    d96a:	77 24       	eor	r7, r7
    d96c:	73 94       	inc	r7
    d96e:	01 c0       	rjmp	.+2      	; 0xd972 <conv_brk+0xd4>
    d970:	71 2c       	mov	r7, r1
    d972:	01 96       	adiw	r24, 0x01	; 1
    d974:	bf cf       	rjmp	.-130    	; 0xd8f4 <conv_brk+0x56>
    d976:	77 20       	and	r7, r7
    d978:	19 f0       	breq	.+6      	; 0xd980 <conv_brk+0xe2>
    d97a:	8e 81       	ldd	r24, Y+6	; 0x06
    d97c:	80 62       	ori	r24, 0x20	; 32
    d97e:	8e 83       	std	Y+6, r24	; 0x06
    d980:	31 11       	cpse	r19, r1
    d982:	03 c0       	rjmp	.+6      	; 0xd98a <conv_brk+0xec>
    d984:	88 24       	eor	r8, r8
    d986:	83 94       	inc	r8
    d988:	17 c0       	rjmp	.+46     	; 0xd9b8 <conv_brk+0x11a>
    d98a:	f6 01       	movw	r30, r12
    d98c:	9e 01       	movw	r18, r28
    d98e:	2f 5d       	subi	r18, 0xDF	; 223
    d990:	3f 4f       	sbci	r19, 0xFF	; 255
    d992:	80 81       	ld	r24, Z
    d994:	80 95       	com	r24
    d996:	81 93       	st	Z+, r24
    d998:	2e 17       	cp	r18, r30
    d99a:	3f 07       	cpc	r19, r31
    d99c:	d1 f7       	brne	.-12     	; 0xd992 <conv_brk+0xf4>
    d99e:	f2 cf       	rjmp	.-28     	; 0xd984 <conv_brk+0xe6>
    d9a0:	e1 14       	cp	r14, r1
    d9a2:	f1 04       	cpc	r15, r1
    d9a4:	29 f0       	breq	.+10     	; 0xd9b0 <conv_brk+0x112>
    d9a6:	d7 01       	movw	r26, r14
    d9a8:	8c 93       	st	X, r24
    d9aa:	f7 01       	movw	r30, r14
    d9ac:	31 96       	adiw	r30, 0x01	; 1
    d9ae:	7f 01       	movw	r14, r30
    d9b0:	9a 94       	dec	r9
    d9b2:	81 2c       	mov	r8, r1
    d9b4:	99 20       	and	r9, r9
    d9b6:	e9 f0       	breq	.+58     	; 0xd9f2 <conv_brk+0x154>
    d9b8:	c5 01       	movw	r24, r10
    d9ba:	cc d2       	rcall	.+1432   	; 0xdf54 <fgetc>
    d9bc:	97 fd       	sbrc	r25, 7
    d9be:	17 c0       	rjmp	.+46     	; 0xd9ee <conv_brk+0x150>
    d9c0:	fc 01       	movw	r30, r24
    d9c2:	ff 27       	eor	r31, r31
    d9c4:	23 e0       	ldi	r18, 0x03	; 3
    d9c6:	f5 95       	asr	r31
    d9c8:	e7 95       	ror	r30
    d9ca:	2a 95       	dec	r18
    d9cc:	e1 f7       	brne	.-8      	; 0xd9c6 <conv_brk+0x128>
    d9ce:	ec 0d       	add	r30, r12
    d9d0:	fd 1d       	adc	r31, r13
    d9d2:	20 81       	ld	r18, Z
    d9d4:	30 e0       	ldi	r19, 0x00	; 0
    d9d6:	ac 01       	movw	r20, r24
    d9d8:	47 70       	andi	r20, 0x07	; 7
    d9da:	55 27       	eor	r21, r21
    d9dc:	02 c0       	rjmp	.+4      	; 0xd9e2 <conv_brk+0x144>
    d9de:	35 95       	asr	r19
    d9e0:	27 95       	ror	r18
    d9e2:	4a 95       	dec	r20
    d9e4:	e2 f7       	brpl	.-8      	; 0xd9de <conv_brk+0x140>
    d9e6:	20 fd       	sbrc	r18, 0
    d9e8:	db cf       	rjmp	.-74     	; 0xd9a0 <conv_brk+0x102>
    d9ea:	b5 01       	movw	r22, r10
    d9ec:	2d d3       	rcall	.+1626   	; 0xe048 <ungetc>
    d9ee:	81 10       	cpse	r8, r1
    d9f0:	89 cf       	rjmp	.-238    	; 0xd904 <conv_brk+0x66>
    d9f2:	e1 14       	cp	r14, r1
    d9f4:	f1 04       	cpc	r15, r1
    d9f6:	11 f0       	breq	.+4      	; 0xd9fc <conv_brk+0x15e>
    d9f8:	d7 01       	movw	r26, r14
    d9fa:	1c 92       	st	X, r1
    d9fc:	c8 01       	movw	r24, r16
    d9fe:	15 c0       	rjmp	.+42     	; 0xda2a <conv_brk+0x18c>
    da00:	42 2f       	mov	r20, r18
    da02:	46 95       	lsr	r20
    da04:	46 95       	lsr	r20
    da06:	46 95       	lsr	r20
    da08:	d6 01       	movw	r26, r12
    da0a:	a4 0f       	add	r26, r20
    da0c:	b1 1d       	adc	r27, r1
    da0e:	42 2f       	mov	r20, r18
    da10:	47 70       	andi	r20, 0x07	; 7
    da12:	8b 01       	movw	r16, r22
    da14:	02 c0       	rjmp	.+4      	; 0xda1a <conv_brk+0x17c>
    da16:	00 0f       	add	r16, r16
    da18:	11 1f       	adc	r17, r17
    da1a:	4a 95       	dec	r20
    da1c:	e2 f7       	brpl	.-8      	; 0xda16 <conv_brk+0x178>
    da1e:	a8 01       	movw	r20, r16
    da20:	5c 91       	ld	r21, X
    da22:	45 2b       	or	r20, r21
    da24:	4c 93       	st	X, r20
    da26:	62 2e       	mov	r6, r18
    da28:	a4 cf       	rjmp	.-184    	; 0xd972 <conv_brk+0xd4>
    da2a:	a0 96       	adiw	r28, 0x20	; 32
    da2c:	cd bf       	out	0x3d, r28	; 61
    da2e:	de bf       	out	0x3e, r29	; 62
    da30:	df 91       	pop	r29
    da32:	cf 91       	pop	r28
    da34:	1f 91       	pop	r17
    da36:	0f 91       	pop	r16
    da38:	ff 90       	pop	r15
    da3a:	ef 90       	pop	r14
    da3c:	df 90       	pop	r13
    da3e:	cf 90       	pop	r12
    da40:	bf 90       	pop	r11
    da42:	af 90       	pop	r10
    da44:	9f 90       	pop	r9
    da46:	8f 90       	pop	r8
    da48:	7f 90       	pop	r7
    da4a:	6f 90       	pop	r6
    da4c:	5f 90       	pop	r5
    da4e:	08 95       	ret

0000da50 <vfscanf>:
    da50:	5f 92       	push	r5
    da52:	6f 92       	push	r6
    da54:	7f 92       	push	r7
    da56:	8f 92       	push	r8
    da58:	9f 92       	push	r9
    da5a:	af 92       	push	r10
    da5c:	bf 92       	push	r11
    da5e:	cf 92       	push	r12
    da60:	df 92       	push	r13
    da62:	ef 92       	push	r14
    da64:	ff 92       	push	r15
    da66:	0f 93       	push	r16
    da68:	1f 93       	push	r17
    da6a:	cf 93       	push	r28
    da6c:	df 93       	push	r29
    da6e:	6c 01       	movw	r12, r24
    da70:	eb 01       	movw	r28, r22
    da72:	5a 01       	movw	r10, r20
    da74:	fc 01       	movw	r30, r24
    da76:	16 82       	std	Z+6, r1	; 0x06
    da78:	17 82       	std	Z+7, r1	; 0x07
    da7a:	51 2c       	mov	r5, r1
    da7c:	f6 01       	movw	r30, r12
    da7e:	e3 80       	ldd	r14, Z+3	; 0x03
    da80:	fe 01       	movw	r30, r28
    da82:	e3 fc       	sbrc	r14, 3
    da84:	85 91       	lpm	r24, Z+
    da86:	e3 fe       	sbrs	r14, 3
    da88:	81 91       	ld	r24, Z+
    da8a:	18 2f       	mov	r17, r24
    da8c:	ef 01       	movw	r28, r30
    da8e:	88 23       	and	r24, r24
    da90:	09 f4       	brne	.+2      	; 0xda94 <vfscanf+0x44>
    da92:	e0 c0       	rjmp	.+448    	; 0xdc54 <vfscanf+0x204>
    da94:	90 e0       	ldi	r25, 0x00	; 0
    da96:	2e d2       	rcall	.+1116   	; 0xdef4 <isspace>
    da98:	89 2b       	or	r24, r25
    da9a:	19 f0       	breq	.+6      	; 0xdaa2 <vfscanf+0x52>
    da9c:	c6 01       	movw	r24, r12
    da9e:	5f de       	rcall	.-834    	; 0xd75e <skip_spaces>
    daa0:	ed cf       	rjmp	.-38     	; 0xda7c <vfscanf+0x2c>
    daa2:	15 32       	cpi	r17, 0x25	; 37
    daa4:	41 f4       	brne	.+16     	; 0xdab6 <vfscanf+0x66>
    daa6:	fe 01       	movw	r30, r28
    daa8:	e3 fc       	sbrc	r14, 3
    daaa:	15 91       	lpm	r17, Z+
    daac:	e3 fe       	sbrs	r14, 3
    daae:	11 91       	ld	r17, Z+
    dab0:	ef 01       	movw	r28, r30
    dab2:	15 32       	cpi	r17, 0x25	; 37
    dab4:	71 f4       	brne	.+28     	; 0xdad2 <vfscanf+0x82>
    dab6:	c6 01       	movw	r24, r12
    dab8:	4d d2       	rcall	.+1178   	; 0xdf54 <fgetc>
    daba:	97 fd       	sbrc	r25, 7
    dabc:	c9 c0       	rjmp	.+402    	; 0xdc50 <vfscanf+0x200>
    dabe:	41 2f       	mov	r20, r17
    dac0:	50 e0       	ldi	r21, 0x00	; 0
    dac2:	9c 01       	movw	r18, r24
    dac4:	33 27       	eor	r19, r19
    dac6:	24 17       	cp	r18, r20
    dac8:	35 07       	cpc	r19, r21
    daca:	c1 f2       	breq	.-80     	; 0xda7c <vfscanf+0x2c>
    dacc:	b6 01       	movw	r22, r12
    dace:	bc d2       	rcall	.+1400   	; 0xe048 <ungetc>
    dad0:	c1 c0       	rjmp	.+386    	; 0xdc54 <vfscanf+0x204>
    dad2:	1a 32       	cpi	r17, 0x2A	; 42
    dad4:	39 f4       	brne	.+14     	; 0xdae4 <vfscanf+0x94>
    dad6:	e3 fc       	sbrc	r14, 3
    dad8:	15 91       	lpm	r17, Z+
    dada:	e3 fe       	sbrs	r14, 3
    dadc:	11 91       	ld	r17, Z+
    dade:	ef 01       	movw	r28, r30
    dae0:	01 e0       	ldi	r16, 0x01	; 1
    dae2:	01 c0       	rjmp	.+2      	; 0xdae6 <vfscanf+0x96>
    dae4:	00 e0       	ldi	r16, 0x00	; 0
    dae6:	f1 2c       	mov	r15, r1
    dae8:	20 ed       	ldi	r18, 0xD0	; 208
    daea:	21 0f       	add	r18, r17
    daec:	2a 30       	cpi	r18, 0x0A	; 10
    daee:	78 f4       	brcc	.+30     	; 0xdb0e <vfscanf+0xbe>
    daf0:	02 60       	ori	r16, 0x02	; 2
    daf2:	6f 2d       	mov	r22, r15
    daf4:	70 e0       	ldi	r23, 0x00	; 0
    daf6:	80 e0       	ldi	r24, 0x00	; 0
    daf8:	90 e0       	ldi	r25, 0x00	; 0
    dafa:	40 e2       	ldi	r20, 0x20	; 32
    dafc:	09 de       	rcall	.-1006   	; 0xd710 <mulacc>
    dafe:	f6 2e       	mov	r15, r22
    db00:	fe 01       	movw	r30, r28
    db02:	e3 fc       	sbrc	r14, 3
    db04:	15 91       	lpm	r17, Z+
    db06:	e3 fe       	sbrs	r14, 3
    db08:	11 91       	ld	r17, Z+
    db0a:	ef 01       	movw	r28, r30
    db0c:	ed cf       	rjmp	.-38     	; 0xdae8 <vfscanf+0x98>
    db0e:	01 ff       	sbrs	r16, 1
    db10:	03 c0       	rjmp	.+6      	; 0xdb18 <vfscanf+0xc8>
    db12:	f1 10       	cpse	r15, r1
    db14:	03 c0       	rjmp	.+6      	; 0xdb1c <vfscanf+0xcc>
    db16:	9e c0       	rjmp	.+316    	; 0xdc54 <vfscanf+0x204>
    db18:	ff 24       	eor	r15, r15
    db1a:	fa 94       	dec	r15
    db1c:	18 36       	cpi	r17, 0x68	; 104
    db1e:	19 f0       	breq	.+6      	; 0xdb26 <vfscanf+0xd6>
    db20:	1c 36       	cpi	r17, 0x6C	; 108
    db22:	51 f0       	breq	.+20     	; 0xdb38 <vfscanf+0xe8>
    db24:	10 c0       	rjmp	.+32     	; 0xdb46 <vfscanf+0xf6>
    db26:	fe 01       	movw	r30, r28
    db28:	e3 fc       	sbrc	r14, 3
    db2a:	15 91       	lpm	r17, Z+
    db2c:	e3 fe       	sbrs	r14, 3
    db2e:	11 91       	ld	r17, Z+
    db30:	ef 01       	movw	r28, r30
    db32:	18 36       	cpi	r17, 0x68	; 104
    db34:	41 f4       	brne	.+16     	; 0xdb46 <vfscanf+0xf6>
    db36:	08 60       	ori	r16, 0x08	; 8
    db38:	04 60       	ori	r16, 0x04	; 4
    db3a:	fe 01       	movw	r30, r28
    db3c:	e3 fc       	sbrc	r14, 3
    db3e:	15 91       	lpm	r17, Z+
    db40:	e3 fe       	sbrs	r14, 3
    db42:	11 91       	ld	r17, Z+
    db44:	ef 01       	movw	r28, r30
    db46:	11 23       	and	r17, r17
    db48:	09 f4       	brne	.+2      	; 0xdb4c <vfscanf+0xfc>
    db4a:	84 c0       	rjmp	.+264    	; 0xdc54 <vfscanf+0x204>
    db4c:	61 2f       	mov	r22, r17
    db4e:	70 e0       	ldi	r23, 0x00	; 0
    db50:	88 eb       	ldi	r24, 0xB8	; 184
    db52:	92 e0       	ldi	r25, 0x02	; 2
    db54:	d7 d1       	rcall	.+942    	; 0xdf04 <strchr_P>
    db56:	89 2b       	or	r24, r25
    db58:	09 f4       	brne	.+2      	; 0xdb5c <vfscanf+0x10c>
    db5a:	7c c0       	rjmp	.+248    	; 0xdc54 <vfscanf+0x204>
    db5c:	00 fd       	sbrc	r16, 0
    db5e:	07 c0       	rjmp	.+14     	; 0xdb6e <vfscanf+0x11e>
    db60:	f5 01       	movw	r30, r10
    db62:	80 80       	ld	r8, Z
    db64:	91 80       	ldd	r9, Z+1	; 0x01
    db66:	c5 01       	movw	r24, r10
    db68:	02 96       	adiw	r24, 0x02	; 2
    db6a:	5c 01       	movw	r10, r24
    db6c:	02 c0       	rjmp	.+4      	; 0xdb72 <vfscanf+0x122>
    db6e:	81 2c       	mov	r8, r1
    db70:	91 2c       	mov	r9, r1
    db72:	1e 36       	cpi	r17, 0x6E	; 110
    db74:	49 f4       	brne	.+18     	; 0xdb88 <vfscanf+0x138>
    db76:	f6 01       	movw	r30, r12
    db78:	46 81       	ldd	r20, Z+6	; 0x06
    db7a:	57 81       	ldd	r21, Z+7	; 0x07
    db7c:	60 e0       	ldi	r22, 0x00	; 0
    db7e:	70 e0       	ldi	r23, 0x00	; 0
    db80:	20 2f       	mov	r18, r16
    db82:	c4 01       	movw	r24, r8
    db84:	b9 dd       	rcall	.-1166   	; 0xd6f8 <putval>
    db86:	7a cf       	rjmp	.-268    	; 0xda7c <vfscanf+0x2c>
    db88:	13 36       	cpi	r17, 0x63	; 99
    db8a:	a1 f4       	brne	.+40     	; 0xdbb4 <vfscanf+0x164>
    db8c:	01 fd       	sbrc	r16, 1
    db8e:	02 c0       	rjmp	.+4      	; 0xdb94 <vfscanf+0x144>
    db90:	ff 24       	eor	r15, r15
    db92:	f3 94       	inc	r15
    db94:	c6 01       	movw	r24, r12
    db96:	de d1       	rcall	.+956    	; 0xdf54 <fgetc>
    db98:	97 fd       	sbrc	r25, 7
    db9a:	5a c0       	rjmp	.+180    	; 0xdc50 <vfscanf+0x200>
    db9c:	81 14       	cp	r8, r1
    db9e:	91 04       	cpc	r9, r1
    dba0:	29 f0       	breq	.+10     	; 0xdbac <vfscanf+0x15c>
    dba2:	f4 01       	movw	r30, r8
    dba4:	80 83       	st	Z, r24
    dba6:	c4 01       	movw	r24, r8
    dba8:	01 96       	adiw	r24, 0x01	; 1
    dbaa:	4c 01       	movw	r8, r24
    dbac:	fa 94       	dec	r15
    dbae:	f1 10       	cpse	r15, r1
    dbb0:	f1 cf       	rjmp	.-30     	; 0xdb94 <vfscanf+0x144>
    dbb2:	4a c0       	rjmp	.+148    	; 0xdc48 <vfscanf+0x1f8>
    dbb4:	1b 35       	cpi	r17, 0x5B	; 91
    dbb6:	51 f4       	brne	.+20     	; 0xdbcc <vfscanf+0x17c>
    dbb8:	9e 01       	movw	r18, r28
    dbba:	a4 01       	movw	r20, r8
    dbbc:	6f 2d       	mov	r22, r15
    dbbe:	c6 01       	movw	r24, r12
    dbc0:	6e de       	rcall	.-804    	; 0xd89e <conv_brk>
    dbc2:	ec 01       	movw	r28, r24
    dbc4:	89 2b       	or	r24, r25
    dbc6:	09 f0       	breq	.+2      	; 0xdbca <vfscanf+0x17a>
    dbc8:	3f c0       	rjmp	.+126    	; 0xdc48 <vfscanf+0x1f8>
    dbca:	39 c0       	rjmp	.+114    	; 0xdc3e <vfscanf+0x1ee>
    dbcc:	c6 01       	movw	r24, r12
    dbce:	c7 dd       	rcall	.-1138   	; 0xd75e <skip_spaces>
    dbd0:	97 fd       	sbrc	r25, 7
    dbd2:	3e c0       	rjmp	.+124    	; 0xdc50 <vfscanf+0x200>
    dbd4:	1f 36       	cpi	r17, 0x6F	; 111
    dbd6:	49 f1       	breq	.+82     	; 0xdc2a <vfscanf+0x1da>
    dbd8:	28 f4       	brcc	.+10     	; 0xdbe4 <vfscanf+0x194>
    dbda:	14 36       	cpi	r17, 0x64	; 100
    dbdc:	21 f1       	breq	.+72     	; 0xdc26 <vfscanf+0x1d6>
    dbde:	19 36       	cpi	r17, 0x69	; 105
    dbe0:	39 f1       	breq	.+78     	; 0xdc30 <vfscanf+0x1e0>
    dbe2:	25 c0       	rjmp	.+74     	; 0xdc2e <vfscanf+0x1de>
    dbe4:	13 37       	cpi	r17, 0x73	; 115
    dbe6:	71 f0       	breq	.+28     	; 0xdc04 <vfscanf+0x1b4>
    dbe8:	15 37       	cpi	r17, 0x75	; 117
    dbea:	e9 f0       	breq	.+58     	; 0xdc26 <vfscanf+0x1d6>
    dbec:	20 c0       	rjmp	.+64     	; 0xdc2e <vfscanf+0x1de>
    dbee:	81 14       	cp	r8, r1
    dbf0:	91 04       	cpc	r9, r1
    dbf2:	29 f0       	breq	.+10     	; 0xdbfe <vfscanf+0x1ae>
    dbf4:	f4 01       	movw	r30, r8
    dbf6:	60 82       	st	Z, r6
    dbf8:	c4 01       	movw	r24, r8
    dbfa:	01 96       	adiw	r24, 0x01	; 1
    dbfc:	4c 01       	movw	r8, r24
    dbfe:	fa 94       	dec	r15
    dc00:	ff 20       	and	r15, r15
    dc02:	59 f0       	breq	.+22     	; 0xdc1a <vfscanf+0x1ca>
    dc04:	c6 01       	movw	r24, r12
    dc06:	a6 d1       	rcall	.+844    	; 0xdf54 <fgetc>
    dc08:	3c 01       	movw	r6, r24
    dc0a:	97 fd       	sbrc	r25, 7
    dc0c:	06 c0       	rjmp	.+12     	; 0xdc1a <vfscanf+0x1ca>
    dc0e:	72 d1       	rcall	.+740    	; 0xdef4 <isspace>
    dc10:	89 2b       	or	r24, r25
    dc12:	69 f3       	breq	.-38     	; 0xdbee <vfscanf+0x19e>
    dc14:	b6 01       	movw	r22, r12
    dc16:	c3 01       	movw	r24, r6
    dc18:	17 d2       	rcall	.+1070   	; 0xe048 <ungetc>
    dc1a:	81 14       	cp	r8, r1
    dc1c:	91 04       	cpc	r9, r1
    dc1e:	a1 f0       	breq	.+40     	; 0xdc48 <vfscanf+0x1f8>
    dc20:	f4 01       	movw	r30, r8
    dc22:	10 82       	st	Z, r1
    dc24:	11 c0       	rjmp	.+34     	; 0xdc48 <vfscanf+0x1f8>
    dc26:	00 62       	ori	r16, 0x20	; 32
    dc28:	03 c0       	rjmp	.+6      	; 0xdc30 <vfscanf+0x1e0>
    dc2a:	00 61       	ori	r16, 0x10	; 16
    dc2c:	01 c0       	rjmp	.+2      	; 0xdc30 <vfscanf+0x1e0>
    dc2e:	00 64       	ori	r16, 0x40	; 64
    dc30:	20 2f       	mov	r18, r16
    dc32:	a4 01       	movw	r20, r8
    dc34:	6f 2d       	mov	r22, r15
    dc36:	c6 01       	movw	r24, r12
    dc38:	a8 dd       	rcall	.-1200   	; 0xd78a <conv_int>
    dc3a:	81 11       	cpse	r24, r1
    dc3c:	05 c0       	rjmp	.+10     	; 0xdc48 <vfscanf+0x1f8>
    dc3e:	f6 01       	movw	r30, r12
    dc40:	83 81       	ldd	r24, Z+3	; 0x03
    dc42:	80 73       	andi	r24, 0x30	; 48
    dc44:	29 f4       	brne	.+10     	; 0xdc50 <vfscanf+0x200>
    dc46:	06 c0       	rjmp	.+12     	; 0xdc54 <vfscanf+0x204>
    dc48:	00 fd       	sbrc	r16, 0
    dc4a:	18 cf       	rjmp	.-464    	; 0xda7c <vfscanf+0x2c>
    dc4c:	53 94       	inc	r5
    dc4e:	16 cf       	rjmp	.-468    	; 0xda7c <vfscanf+0x2c>
    dc50:	55 20       	and	r5, r5
    dc52:	19 f0       	breq	.+6      	; 0xdc5a <vfscanf+0x20a>
    dc54:	85 2d       	mov	r24, r5
    dc56:	90 e0       	ldi	r25, 0x00	; 0
    dc58:	02 c0       	rjmp	.+4      	; 0xdc5e <vfscanf+0x20e>
    dc5a:	8f ef       	ldi	r24, 0xFF	; 255
    dc5c:	9f ef       	ldi	r25, 0xFF	; 255
    dc5e:	df 91       	pop	r29
    dc60:	cf 91       	pop	r28
    dc62:	1f 91       	pop	r17
    dc64:	0f 91       	pop	r16
    dc66:	ff 90       	pop	r15
    dc68:	ef 90       	pop	r14
    dc6a:	df 90       	pop	r13
    dc6c:	cf 90       	pop	r12
    dc6e:	bf 90       	pop	r11
    dc70:	af 90       	pop	r10
    dc72:	9f 90       	pop	r9
    dc74:	8f 90       	pop	r8
    dc76:	7f 90       	pop	r7
    dc78:	6f 90       	pop	r6
    dc7a:	5f 90       	pop	r5
    dc7c:	08 95       	ret

0000dc7e <calloc>:
    dc7e:	0f 93       	push	r16
    dc80:	1f 93       	push	r17
    dc82:	cf 93       	push	r28
    dc84:	df 93       	push	r29
    dc86:	86 9f       	mul	r24, r22
    dc88:	80 01       	movw	r16, r0
    dc8a:	87 9f       	mul	r24, r23
    dc8c:	10 0d       	add	r17, r0
    dc8e:	96 9f       	mul	r25, r22
    dc90:	10 0d       	add	r17, r0
    dc92:	11 24       	eor	r1, r1
    dc94:	c8 01       	movw	r24, r16
    dc96:	0d d0       	rcall	.+26     	; 0xdcb2 <malloc>
    dc98:	ec 01       	movw	r28, r24
    dc9a:	00 97       	sbiw	r24, 0x00	; 0
    dc9c:	21 f0       	breq	.+8      	; 0xdca6 <calloc+0x28>
    dc9e:	a8 01       	movw	r20, r16
    dca0:	60 e0       	ldi	r22, 0x00	; 0
    dca2:	70 e0       	ldi	r23, 0x00	; 0
    dca4:	45 d1       	rcall	.+650    	; 0xdf30 <memset>
    dca6:	ce 01       	movw	r24, r28
    dca8:	df 91       	pop	r29
    dcaa:	cf 91       	pop	r28
    dcac:	1f 91       	pop	r17
    dcae:	0f 91       	pop	r16
    dcb0:	08 95       	ret

0000dcb2 <malloc>:
    dcb2:	0f 93       	push	r16
    dcb4:	1f 93       	push	r17
    dcb6:	cf 93       	push	r28
    dcb8:	df 93       	push	r29
    dcba:	82 30       	cpi	r24, 0x02	; 2
    dcbc:	91 05       	cpc	r25, r1
    dcbe:	10 f4       	brcc	.+4      	; 0xdcc4 <malloc+0x12>
    dcc0:	82 e0       	ldi	r24, 0x02	; 2
    dcc2:	90 e0       	ldi	r25, 0x00	; 0
    dcc4:	e0 91 c1 27 	lds	r30, 0x27C1	; 0x8027c1 <__flp>
    dcc8:	f0 91 c2 27 	lds	r31, 0x27C2	; 0x8027c2 <__flp+0x1>
    dccc:	20 e0       	ldi	r18, 0x00	; 0
    dcce:	30 e0       	ldi	r19, 0x00	; 0
    dcd0:	a0 e0       	ldi	r26, 0x00	; 0
    dcd2:	b0 e0       	ldi	r27, 0x00	; 0
    dcd4:	30 97       	sbiw	r30, 0x00	; 0
    dcd6:	19 f1       	breq	.+70     	; 0xdd1e <malloc+0x6c>
    dcd8:	40 81       	ld	r20, Z
    dcda:	51 81       	ldd	r21, Z+1	; 0x01
    dcdc:	02 81       	ldd	r16, Z+2	; 0x02
    dcde:	13 81       	ldd	r17, Z+3	; 0x03
    dce0:	48 17       	cp	r20, r24
    dce2:	59 07       	cpc	r21, r25
    dce4:	c8 f0       	brcs	.+50     	; 0xdd18 <malloc+0x66>
    dce6:	84 17       	cp	r24, r20
    dce8:	95 07       	cpc	r25, r21
    dcea:	69 f4       	brne	.+26     	; 0xdd06 <malloc+0x54>
    dcec:	10 97       	sbiw	r26, 0x00	; 0
    dcee:	31 f0       	breq	.+12     	; 0xdcfc <malloc+0x4a>
    dcf0:	12 96       	adiw	r26, 0x02	; 2
    dcf2:	0c 93       	st	X, r16
    dcf4:	12 97       	sbiw	r26, 0x02	; 2
    dcf6:	13 96       	adiw	r26, 0x03	; 3
    dcf8:	1c 93       	st	X, r17
    dcfa:	27 c0       	rjmp	.+78     	; 0xdd4a <malloc+0x98>
    dcfc:	00 93 c1 27 	sts	0x27C1, r16	; 0x8027c1 <__flp>
    dd00:	10 93 c2 27 	sts	0x27C2, r17	; 0x8027c2 <__flp+0x1>
    dd04:	22 c0       	rjmp	.+68     	; 0xdd4a <malloc+0x98>
    dd06:	21 15       	cp	r18, r1
    dd08:	31 05       	cpc	r19, r1
    dd0a:	19 f0       	breq	.+6      	; 0xdd12 <malloc+0x60>
    dd0c:	42 17       	cp	r20, r18
    dd0e:	53 07       	cpc	r21, r19
    dd10:	18 f4       	brcc	.+6      	; 0xdd18 <malloc+0x66>
    dd12:	9a 01       	movw	r18, r20
    dd14:	bd 01       	movw	r22, r26
    dd16:	ef 01       	movw	r28, r30
    dd18:	df 01       	movw	r26, r30
    dd1a:	f8 01       	movw	r30, r16
    dd1c:	db cf       	rjmp	.-74     	; 0xdcd4 <malloc+0x22>
    dd1e:	21 15       	cp	r18, r1
    dd20:	31 05       	cpc	r19, r1
    dd22:	f9 f0       	breq	.+62     	; 0xdd62 <malloc+0xb0>
    dd24:	28 1b       	sub	r18, r24
    dd26:	39 0b       	sbc	r19, r25
    dd28:	24 30       	cpi	r18, 0x04	; 4
    dd2a:	31 05       	cpc	r19, r1
    dd2c:	80 f4       	brcc	.+32     	; 0xdd4e <malloc+0x9c>
    dd2e:	8a 81       	ldd	r24, Y+2	; 0x02
    dd30:	9b 81       	ldd	r25, Y+3	; 0x03
    dd32:	61 15       	cp	r22, r1
    dd34:	71 05       	cpc	r23, r1
    dd36:	21 f0       	breq	.+8      	; 0xdd40 <malloc+0x8e>
    dd38:	fb 01       	movw	r30, r22
    dd3a:	82 83       	std	Z+2, r24	; 0x02
    dd3c:	93 83       	std	Z+3, r25	; 0x03
    dd3e:	04 c0       	rjmp	.+8      	; 0xdd48 <malloc+0x96>
    dd40:	80 93 c1 27 	sts	0x27C1, r24	; 0x8027c1 <__flp>
    dd44:	90 93 c2 27 	sts	0x27C2, r25	; 0x8027c2 <__flp+0x1>
    dd48:	fe 01       	movw	r30, r28
    dd4a:	32 96       	adiw	r30, 0x02	; 2
    dd4c:	44 c0       	rjmp	.+136    	; 0xddd6 <malloc+0x124>
    dd4e:	fe 01       	movw	r30, r28
    dd50:	e2 0f       	add	r30, r18
    dd52:	f3 1f       	adc	r31, r19
    dd54:	81 93       	st	Z+, r24
    dd56:	91 93       	st	Z+, r25
    dd58:	22 50       	subi	r18, 0x02	; 2
    dd5a:	31 09       	sbc	r19, r1
    dd5c:	28 83       	st	Y, r18
    dd5e:	39 83       	std	Y+1, r19	; 0x01
    dd60:	3a c0       	rjmp	.+116    	; 0xddd6 <malloc+0x124>
    dd62:	20 91 bf 27 	lds	r18, 0x27BF	; 0x8027bf <__brkval>
    dd66:	30 91 c0 27 	lds	r19, 0x27C0	; 0x8027c0 <__brkval+0x1>
    dd6a:	23 2b       	or	r18, r19
    dd6c:	41 f4       	brne	.+16     	; 0xdd7e <malloc+0xcc>
    dd6e:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    dd72:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    dd76:	20 93 bf 27 	sts	0x27BF, r18	; 0x8027bf <__brkval>
    dd7a:	30 93 c0 27 	sts	0x27C0, r19	; 0x8027c0 <__brkval+0x1>
    dd7e:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
    dd82:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
    dd86:	21 15       	cp	r18, r1
    dd88:	31 05       	cpc	r19, r1
    dd8a:	41 f4       	brne	.+16     	; 0xdd9c <malloc+0xea>
    dd8c:	2d b7       	in	r18, 0x3d	; 61
    dd8e:	3e b7       	in	r19, 0x3e	; 62
    dd90:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    dd94:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    dd98:	24 1b       	sub	r18, r20
    dd9a:	35 0b       	sbc	r19, r21
    dd9c:	e0 91 bf 27 	lds	r30, 0x27BF	; 0x8027bf <__brkval>
    dda0:	f0 91 c0 27 	lds	r31, 0x27C0	; 0x8027c0 <__brkval+0x1>
    dda4:	e2 17       	cp	r30, r18
    dda6:	f3 07       	cpc	r31, r19
    dda8:	a0 f4       	brcc	.+40     	; 0xddd2 <malloc+0x120>
    ddaa:	2e 1b       	sub	r18, r30
    ddac:	3f 0b       	sbc	r19, r31
    ddae:	28 17       	cp	r18, r24
    ddb0:	39 07       	cpc	r19, r25
    ddb2:	78 f0       	brcs	.+30     	; 0xddd2 <malloc+0x120>
    ddb4:	ac 01       	movw	r20, r24
    ddb6:	4e 5f       	subi	r20, 0xFE	; 254
    ddb8:	5f 4f       	sbci	r21, 0xFF	; 255
    ddba:	24 17       	cp	r18, r20
    ddbc:	35 07       	cpc	r19, r21
    ddbe:	48 f0       	brcs	.+18     	; 0xddd2 <malloc+0x120>
    ddc0:	4e 0f       	add	r20, r30
    ddc2:	5f 1f       	adc	r21, r31
    ddc4:	40 93 bf 27 	sts	0x27BF, r20	; 0x8027bf <__brkval>
    ddc8:	50 93 c0 27 	sts	0x27C0, r21	; 0x8027c0 <__brkval+0x1>
    ddcc:	81 93       	st	Z+, r24
    ddce:	91 93       	st	Z+, r25
    ddd0:	02 c0       	rjmp	.+4      	; 0xddd6 <malloc+0x124>
    ddd2:	e0 e0       	ldi	r30, 0x00	; 0
    ddd4:	f0 e0       	ldi	r31, 0x00	; 0
    ddd6:	cf 01       	movw	r24, r30
    ddd8:	df 91       	pop	r29
    ddda:	cf 91       	pop	r28
    dddc:	1f 91       	pop	r17
    ddde:	0f 91       	pop	r16
    dde0:	08 95       	ret

0000dde2 <free>:
    dde2:	cf 93       	push	r28
    dde4:	df 93       	push	r29
    dde6:	00 97       	sbiw	r24, 0x00	; 0
    dde8:	09 f4       	brne	.+2      	; 0xddec <free+0xa>
    ddea:	81 c0       	rjmp	.+258    	; 0xdeee <free+0x10c>
    ddec:	fc 01       	movw	r30, r24
    ddee:	32 97       	sbiw	r30, 0x02	; 2
    ddf0:	12 82       	std	Z+2, r1	; 0x02
    ddf2:	13 82       	std	Z+3, r1	; 0x03
    ddf4:	a0 91 c1 27 	lds	r26, 0x27C1	; 0x8027c1 <__flp>
    ddf8:	b0 91 c2 27 	lds	r27, 0x27C2	; 0x8027c2 <__flp+0x1>
    ddfc:	10 97       	sbiw	r26, 0x00	; 0
    ddfe:	81 f4       	brne	.+32     	; 0xde20 <free+0x3e>
    de00:	20 81       	ld	r18, Z
    de02:	31 81       	ldd	r19, Z+1	; 0x01
    de04:	82 0f       	add	r24, r18
    de06:	93 1f       	adc	r25, r19
    de08:	20 91 bf 27 	lds	r18, 0x27BF	; 0x8027bf <__brkval>
    de0c:	30 91 c0 27 	lds	r19, 0x27C0	; 0x8027c0 <__brkval+0x1>
    de10:	28 17       	cp	r18, r24
    de12:	39 07       	cpc	r19, r25
    de14:	51 f5       	brne	.+84     	; 0xde6a <free+0x88>
    de16:	e0 93 bf 27 	sts	0x27BF, r30	; 0x8027bf <__brkval>
    de1a:	f0 93 c0 27 	sts	0x27C0, r31	; 0x8027c0 <__brkval+0x1>
    de1e:	67 c0       	rjmp	.+206    	; 0xdeee <free+0x10c>
    de20:	ed 01       	movw	r28, r26
    de22:	20 e0       	ldi	r18, 0x00	; 0
    de24:	30 e0       	ldi	r19, 0x00	; 0
    de26:	ce 17       	cp	r28, r30
    de28:	df 07       	cpc	r29, r31
    de2a:	40 f4       	brcc	.+16     	; 0xde3c <free+0x5a>
    de2c:	4a 81       	ldd	r20, Y+2	; 0x02
    de2e:	5b 81       	ldd	r21, Y+3	; 0x03
    de30:	9e 01       	movw	r18, r28
    de32:	41 15       	cp	r20, r1
    de34:	51 05       	cpc	r21, r1
    de36:	f1 f0       	breq	.+60     	; 0xde74 <free+0x92>
    de38:	ea 01       	movw	r28, r20
    de3a:	f5 cf       	rjmp	.-22     	; 0xde26 <free+0x44>
    de3c:	c2 83       	std	Z+2, r28	; 0x02
    de3e:	d3 83       	std	Z+3, r29	; 0x03
    de40:	40 81       	ld	r20, Z
    de42:	51 81       	ldd	r21, Z+1	; 0x01
    de44:	84 0f       	add	r24, r20
    de46:	95 1f       	adc	r25, r21
    de48:	c8 17       	cp	r28, r24
    de4a:	d9 07       	cpc	r29, r25
    de4c:	59 f4       	brne	.+22     	; 0xde64 <free+0x82>
    de4e:	88 81       	ld	r24, Y
    de50:	99 81       	ldd	r25, Y+1	; 0x01
    de52:	84 0f       	add	r24, r20
    de54:	95 1f       	adc	r25, r21
    de56:	02 96       	adiw	r24, 0x02	; 2
    de58:	80 83       	st	Z, r24
    de5a:	91 83       	std	Z+1, r25	; 0x01
    de5c:	8a 81       	ldd	r24, Y+2	; 0x02
    de5e:	9b 81       	ldd	r25, Y+3	; 0x03
    de60:	82 83       	std	Z+2, r24	; 0x02
    de62:	93 83       	std	Z+3, r25	; 0x03
    de64:	21 15       	cp	r18, r1
    de66:	31 05       	cpc	r19, r1
    de68:	29 f4       	brne	.+10     	; 0xde74 <free+0x92>
    de6a:	e0 93 c1 27 	sts	0x27C1, r30	; 0x8027c1 <__flp>
    de6e:	f0 93 c2 27 	sts	0x27C2, r31	; 0x8027c2 <__flp+0x1>
    de72:	3d c0       	rjmp	.+122    	; 0xdeee <free+0x10c>
    de74:	e9 01       	movw	r28, r18
    de76:	ea 83       	std	Y+2, r30	; 0x02
    de78:	fb 83       	std	Y+3, r31	; 0x03
    de7a:	49 91       	ld	r20, Y+
    de7c:	59 91       	ld	r21, Y+
    de7e:	c4 0f       	add	r28, r20
    de80:	d5 1f       	adc	r29, r21
    de82:	ec 17       	cp	r30, r28
    de84:	fd 07       	cpc	r31, r29
    de86:	61 f4       	brne	.+24     	; 0xdea0 <free+0xbe>
    de88:	80 81       	ld	r24, Z
    de8a:	91 81       	ldd	r25, Z+1	; 0x01
    de8c:	84 0f       	add	r24, r20
    de8e:	95 1f       	adc	r25, r21
    de90:	02 96       	adiw	r24, 0x02	; 2
    de92:	e9 01       	movw	r28, r18
    de94:	88 83       	st	Y, r24
    de96:	99 83       	std	Y+1, r25	; 0x01
    de98:	82 81       	ldd	r24, Z+2	; 0x02
    de9a:	93 81       	ldd	r25, Z+3	; 0x03
    de9c:	8a 83       	std	Y+2, r24	; 0x02
    de9e:	9b 83       	std	Y+3, r25	; 0x03
    dea0:	e0 e0       	ldi	r30, 0x00	; 0
    dea2:	f0 e0       	ldi	r31, 0x00	; 0
    dea4:	12 96       	adiw	r26, 0x02	; 2
    dea6:	8d 91       	ld	r24, X+
    dea8:	9c 91       	ld	r25, X
    deaa:	13 97       	sbiw	r26, 0x03	; 3
    deac:	00 97       	sbiw	r24, 0x00	; 0
    deae:	19 f0       	breq	.+6      	; 0xdeb6 <free+0xd4>
    deb0:	fd 01       	movw	r30, r26
    deb2:	dc 01       	movw	r26, r24
    deb4:	f7 cf       	rjmp	.-18     	; 0xdea4 <free+0xc2>
    deb6:	8d 91       	ld	r24, X+
    deb8:	9c 91       	ld	r25, X
    deba:	11 97       	sbiw	r26, 0x01	; 1
    debc:	9d 01       	movw	r18, r26
    debe:	2e 5f       	subi	r18, 0xFE	; 254
    dec0:	3f 4f       	sbci	r19, 0xFF	; 255
    dec2:	82 0f       	add	r24, r18
    dec4:	93 1f       	adc	r25, r19
    dec6:	20 91 bf 27 	lds	r18, 0x27BF	; 0x8027bf <__brkval>
    deca:	30 91 c0 27 	lds	r19, 0x27C0	; 0x8027c0 <__brkval+0x1>
    dece:	28 17       	cp	r18, r24
    ded0:	39 07       	cpc	r19, r25
    ded2:	69 f4       	brne	.+26     	; 0xdeee <free+0x10c>
    ded4:	30 97       	sbiw	r30, 0x00	; 0
    ded6:	29 f4       	brne	.+10     	; 0xdee2 <free+0x100>
    ded8:	10 92 c1 27 	sts	0x27C1, r1	; 0x8027c1 <__flp>
    dedc:	10 92 c2 27 	sts	0x27C2, r1	; 0x8027c2 <__flp+0x1>
    dee0:	02 c0       	rjmp	.+4      	; 0xdee6 <free+0x104>
    dee2:	12 82       	std	Z+2, r1	; 0x02
    dee4:	13 82       	std	Z+3, r1	; 0x03
    dee6:	a0 93 bf 27 	sts	0x27BF, r26	; 0x8027bf <__brkval>
    deea:	b0 93 c0 27 	sts	0x27C0, r27	; 0x8027c0 <__brkval+0x1>
    deee:	df 91       	pop	r29
    def0:	cf 91       	pop	r28
    def2:	08 95       	ret

0000def4 <isspace>:
    def4:	91 11       	cpse	r25, r1
    def6:	1f c1       	rjmp	.+574    	; 0xe136 <__ctype_isfalse>
    def8:	80 32       	cpi	r24, 0x20	; 32
    defa:	19 f0       	breq	.+6      	; 0xdf02 <isspace+0xe>
    defc:	89 50       	subi	r24, 0x09	; 9
    defe:	85 50       	subi	r24, 0x05	; 5
    df00:	d0 f7       	brcc	.-12     	; 0xdef6 <isspace+0x2>
    df02:	08 95       	ret

0000df04 <strchr_P>:
    df04:	fc 01       	movw	r30, r24
    df06:	05 90       	lpm	r0, Z+
    df08:	06 16       	cp	r0, r22
    df0a:	21 f0       	breq	.+8      	; 0xdf14 <strchr_P+0x10>
    df0c:	00 20       	and	r0, r0
    df0e:	d9 f7       	brne	.-10     	; 0xdf06 <strchr_P+0x2>
    df10:	c0 01       	movw	r24, r0
    df12:	08 95       	ret
    df14:	31 97       	sbiw	r30, 0x01	; 1
    df16:	cf 01       	movw	r24, r30
    df18:	08 95       	ret

0000df1a <strnlen_P>:
    df1a:	fc 01       	movw	r30, r24
    df1c:	05 90       	lpm	r0, Z+
    df1e:	61 50       	subi	r22, 0x01	; 1
    df20:	70 40       	sbci	r23, 0x00	; 0
    df22:	01 10       	cpse	r0, r1
    df24:	d8 f7       	brcc	.-10     	; 0xdf1c <strnlen_P+0x2>
    df26:	80 95       	com	r24
    df28:	90 95       	com	r25
    df2a:	8e 0f       	add	r24, r30
    df2c:	9f 1f       	adc	r25, r31
    df2e:	08 95       	ret

0000df30 <memset>:
    df30:	dc 01       	movw	r26, r24
    df32:	01 c0       	rjmp	.+2      	; 0xdf36 <memset+0x6>
    df34:	6d 93       	st	X+, r22
    df36:	41 50       	subi	r20, 0x01	; 1
    df38:	50 40       	sbci	r21, 0x00	; 0
    df3a:	e0 f7       	brcc	.-8      	; 0xdf34 <memset+0x4>
    df3c:	08 95       	ret

0000df3e <strnlen>:
    df3e:	fc 01       	movw	r30, r24
    df40:	61 50       	subi	r22, 0x01	; 1
    df42:	70 40       	sbci	r23, 0x00	; 0
    df44:	01 90       	ld	r0, Z+
    df46:	01 10       	cpse	r0, r1
    df48:	d8 f7       	brcc	.-10     	; 0xdf40 <strnlen+0x2>
    df4a:	80 95       	com	r24
    df4c:	90 95       	com	r25
    df4e:	8e 0f       	add	r24, r30
    df50:	9f 1f       	adc	r25, r31
    df52:	08 95       	ret

0000df54 <fgetc>:
    df54:	cf 93       	push	r28
    df56:	df 93       	push	r29
    df58:	ec 01       	movw	r28, r24
    df5a:	2b 81       	ldd	r18, Y+3	; 0x03
    df5c:	20 ff       	sbrs	r18, 0
    df5e:	33 c0       	rjmp	.+102    	; 0xdfc6 <fgetc+0x72>
    df60:	26 ff       	sbrs	r18, 6
    df62:	0a c0       	rjmp	.+20     	; 0xdf78 <fgetc+0x24>
    df64:	2f 7b       	andi	r18, 0xBF	; 191
    df66:	2b 83       	std	Y+3, r18	; 0x03
    df68:	8e 81       	ldd	r24, Y+6	; 0x06
    df6a:	9f 81       	ldd	r25, Y+7	; 0x07
    df6c:	01 96       	adiw	r24, 0x01	; 1
    df6e:	8e 83       	std	Y+6, r24	; 0x06
    df70:	9f 83       	std	Y+7, r25	; 0x07
    df72:	8a 81       	ldd	r24, Y+2	; 0x02
    df74:	90 e0       	ldi	r25, 0x00	; 0
    df76:	29 c0       	rjmp	.+82     	; 0xdfca <fgetc+0x76>
    df78:	22 ff       	sbrs	r18, 2
    df7a:	0f c0       	rjmp	.+30     	; 0xdf9a <fgetc+0x46>
    df7c:	e8 81       	ld	r30, Y
    df7e:	f9 81       	ldd	r31, Y+1	; 0x01
    df80:	80 81       	ld	r24, Z
    df82:	08 2e       	mov	r0, r24
    df84:	00 0c       	add	r0, r0
    df86:	99 0b       	sbc	r25, r25
    df88:	00 97       	sbiw	r24, 0x00	; 0
    df8a:	19 f4       	brne	.+6      	; 0xdf92 <fgetc+0x3e>
    df8c:	20 62       	ori	r18, 0x20	; 32
    df8e:	2b 83       	std	Y+3, r18	; 0x03
    df90:	1a c0       	rjmp	.+52     	; 0xdfc6 <fgetc+0x72>
    df92:	31 96       	adiw	r30, 0x01	; 1
    df94:	e8 83       	st	Y, r30
    df96:	f9 83       	std	Y+1, r31	; 0x01
    df98:	0e c0       	rjmp	.+28     	; 0xdfb6 <fgetc+0x62>
    df9a:	ea 85       	ldd	r30, Y+10	; 0x0a
    df9c:	fb 85       	ldd	r31, Y+11	; 0x0b
    df9e:	19 95       	eicall
    dfa0:	97 ff       	sbrs	r25, 7
    dfa2:	09 c0       	rjmp	.+18     	; 0xdfb6 <fgetc+0x62>
    dfa4:	2b 81       	ldd	r18, Y+3	; 0x03
    dfa6:	01 96       	adiw	r24, 0x01	; 1
    dfa8:	11 f0       	breq	.+4      	; 0xdfae <fgetc+0x5a>
    dfaa:	80 e2       	ldi	r24, 0x20	; 32
    dfac:	01 c0       	rjmp	.+2      	; 0xdfb0 <fgetc+0x5c>
    dfae:	80 e1       	ldi	r24, 0x10	; 16
    dfb0:	82 2b       	or	r24, r18
    dfb2:	8b 83       	std	Y+3, r24	; 0x03
    dfb4:	08 c0       	rjmp	.+16     	; 0xdfc6 <fgetc+0x72>
    dfb6:	2e 81       	ldd	r18, Y+6	; 0x06
    dfb8:	3f 81       	ldd	r19, Y+7	; 0x07
    dfba:	2f 5f       	subi	r18, 0xFF	; 255
    dfbc:	3f 4f       	sbci	r19, 0xFF	; 255
    dfbe:	2e 83       	std	Y+6, r18	; 0x06
    dfc0:	3f 83       	std	Y+7, r19	; 0x07
    dfc2:	99 27       	eor	r25, r25
    dfc4:	02 c0       	rjmp	.+4      	; 0xdfca <fgetc+0x76>
    dfc6:	8f ef       	ldi	r24, 0xFF	; 255
    dfc8:	9f ef       	ldi	r25, 0xFF	; 255
    dfca:	df 91       	pop	r29
    dfcc:	cf 91       	pop	r28
    dfce:	08 95       	ret

0000dfd0 <fputc>:
    dfd0:	0f 93       	push	r16
    dfd2:	1f 93       	push	r17
    dfd4:	cf 93       	push	r28
    dfd6:	df 93       	push	r29
    dfd8:	fb 01       	movw	r30, r22
    dfda:	23 81       	ldd	r18, Z+3	; 0x03
    dfdc:	21 fd       	sbrc	r18, 1
    dfde:	03 c0       	rjmp	.+6      	; 0xdfe6 <fputc+0x16>
    dfe0:	8f ef       	ldi	r24, 0xFF	; 255
    dfe2:	9f ef       	ldi	r25, 0xFF	; 255
    dfe4:	2c c0       	rjmp	.+88     	; 0xe03e <fputc+0x6e>
    dfe6:	22 ff       	sbrs	r18, 2
    dfe8:	16 c0       	rjmp	.+44     	; 0xe016 <fputc+0x46>
    dfea:	46 81       	ldd	r20, Z+6	; 0x06
    dfec:	57 81       	ldd	r21, Z+7	; 0x07
    dfee:	24 81       	ldd	r18, Z+4	; 0x04
    dff0:	35 81       	ldd	r19, Z+5	; 0x05
    dff2:	42 17       	cp	r20, r18
    dff4:	53 07       	cpc	r21, r19
    dff6:	44 f4       	brge	.+16     	; 0xe008 <fputc+0x38>
    dff8:	a0 81       	ld	r26, Z
    dffa:	b1 81       	ldd	r27, Z+1	; 0x01
    dffc:	9d 01       	movw	r18, r26
    dffe:	2f 5f       	subi	r18, 0xFF	; 255
    e000:	3f 4f       	sbci	r19, 0xFF	; 255
    e002:	20 83       	st	Z, r18
    e004:	31 83       	std	Z+1, r19	; 0x01
    e006:	8c 93       	st	X, r24
    e008:	26 81       	ldd	r18, Z+6	; 0x06
    e00a:	37 81       	ldd	r19, Z+7	; 0x07
    e00c:	2f 5f       	subi	r18, 0xFF	; 255
    e00e:	3f 4f       	sbci	r19, 0xFF	; 255
    e010:	26 83       	std	Z+6, r18	; 0x06
    e012:	37 83       	std	Z+7, r19	; 0x07
    e014:	14 c0       	rjmp	.+40     	; 0xe03e <fputc+0x6e>
    e016:	8b 01       	movw	r16, r22
    e018:	ec 01       	movw	r28, r24
    e01a:	fb 01       	movw	r30, r22
    e01c:	00 84       	ldd	r0, Z+8	; 0x08
    e01e:	f1 85       	ldd	r31, Z+9	; 0x09
    e020:	e0 2d       	mov	r30, r0
    e022:	19 95       	eicall
    e024:	89 2b       	or	r24, r25
    e026:	e1 f6       	brne	.-72     	; 0xdfe0 <fputc+0x10>
    e028:	d8 01       	movw	r26, r16
    e02a:	16 96       	adiw	r26, 0x06	; 6
    e02c:	8d 91       	ld	r24, X+
    e02e:	9c 91       	ld	r25, X
    e030:	17 97       	sbiw	r26, 0x07	; 7
    e032:	01 96       	adiw	r24, 0x01	; 1
    e034:	16 96       	adiw	r26, 0x06	; 6
    e036:	8d 93       	st	X+, r24
    e038:	9c 93       	st	X, r25
    e03a:	17 97       	sbiw	r26, 0x07	; 7
    e03c:	ce 01       	movw	r24, r28
    e03e:	df 91       	pop	r29
    e040:	cf 91       	pop	r28
    e042:	1f 91       	pop	r17
    e044:	0f 91       	pop	r16
    e046:	08 95       	ret

0000e048 <ungetc>:
    e048:	fb 01       	movw	r30, r22
    e04a:	23 81       	ldd	r18, Z+3	; 0x03
    e04c:	20 ff       	sbrs	r18, 0
    e04e:	12 c0       	rjmp	.+36     	; 0xe074 <ungetc+0x2c>
    e050:	26 fd       	sbrc	r18, 6
    e052:	10 c0       	rjmp	.+32     	; 0xe074 <ungetc+0x2c>
    e054:	8f 3f       	cpi	r24, 0xFF	; 255
    e056:	3f ef       	ldi	r19, 0xFF	; 255
    e058:	93 07       	cpc	r25, r19
    e05a:	61 f0       	breq	.+24     	; 0xe074 <ungetc+0x2c>
    e05c:	82 83       	std	Z+2, r24	; 0x02
    e05e:	2f 7d       	andi	r18, 0xDF	; 223
    e060:	20 64       	ori	r18, 0x40	; 64
    e062:	23 83       	std	Z+3, r18	; 0x03
    e064:	26 81       	ldd	r18, Z+6	; 0x06
    e066:	37 81       	ldd	r19, Z+7	; 0x07
    e068:	21 50       	subi	r18, 0x01	; 1
    e06a:	31 09       	sbc	r19, r1
    e06c:	26 83       	std	Z+6, r18	; 0x06
    e06e:	37 83       	std	Z+7, r19	; 0x07
    e070:	99 27       	eor	r25, r25
    e072:	08 95       	ret
    e074:	8f ef       	ldi	r24, 0xFF	; 255
    e076:	9f ef       	ldi	r25, 0xFF	; 255
    e078:	08 95       	ret

0000e07a <__ultoa_invert>:
    e07a:	fa 01       	movw	r30, r20
    e07c:	aa 27       	eor	r26, r26
    e07e:	28 30       	cpi	r18, 0x08	; 8
    e080:	51 f1       	breq	.+84     	; 0xe0d6 <__ultoa_invert+0x5c>
    e082:	20 31       	cpi	r18, 0x10	; 16
    e084:	81 f1       	breq	.+96     	; 0xe0e6 <__ultoa_invert+0x6c>
    e086:	e8 94       	clt
    e088:	6f 93       	push	r22
    e08a:	6e 7f       	andi	r22, 0xFE	; 254
    e08c:	6e 5f       	subi	r22, 0xFE	; 254
    e08e:	7f 4f       	sbci	r23, 0xFF	; 255
    e090:	8f 4f       	sbci	r24, 0xFF	; 255
    e092:	9f 4f       	sbci	r25, 0xFF	; 255
    e094:	af 4f       	sbci	r26, 0xFF	; 255
    e096:	b1 e0       	ldi	r27, 0x01	; 1
    e098:	3e d0       	rcall	.+124    	; 0xe116 <__ultoa_invert+0x9c>
    e09a:	b4 e0       	ldi	r27, 0x04	; 4
    e09c:	3c d0       	rcall	.+120    	; 0xe116 <__ultoa_invert+0x9c>
    e09e:	67 0f       	add	r22, r23
    e0a0:	78 1f       	adc	r23, r24
    e0a2:	89 1f       	adc	r24, r25
    e0a4:	9a 1f       	adc	r25, r26
    e0a6:	a1 1d       	adc	r26, r1
    e0a8:	68 0f       	add	r22, r24
    e0aa:	79 1f       	adc	r23, r25
    e0ac:	8a 1f       	adc	r24, r26
    e0ae:	91 1d       	adc	r25, r1
    e0b0:	a1 1d       	adc	r26, r1
    e0b2:	6a 0f       	add	r22, r26
    e0b4:	71 1d       	adc	r23, r1
    e0b6:	81 1d       	adc	r24, r1
    e0b8:	91 1d       	adc	r25, r1
    e0ba:	a1 1d       	adc	r26, r1
    e0bc:	20 d0       	rcall	.+64     	; 0xe0fe <__ultoa_invert+0x84>
    e0be:	09 f4       	brne	.+2      	; 0xe0c2 <__ultoa_invert+0x48>
    e0c0:	68 94       	set
    e0c2:	3f 91       	pop	r19
    e0c4:	2a e0       	ldi	r18, 0x0A	; 10
    e0c6:	26 9f       	mul	r18, r22
    e0c8:	11 24       	eor	r1, r1
    e0ca:	30 19       	sub	r19, r0
    e0cc:	30 5d       	subi	r19, 0xD0	; 208
    e0ce:	31 93       	st	Z+, r19
    e0d0:	de f6       	brtc	.-74     	; 0xe088 <__ultoa_invert+0xe>
    e0d2:	cf 01       	movw	r24, r30
    e0d4:	08 95       	ret
    e0d6:	46 2f       	mov	r20, r22
    e0d8:	47 70       	andi	r20, 0x07	; 7
    e0da:	40 5d       	subi	r20, 0xD0	; 208
    e0dc:	41 93       	st	Z+, r20
    e0de:	b3 e0       	ldi	r27, 0x03	; 3
    e0e0:	0f d0       	rcall	.+30     	; 0xe100 <__ultoa_invert+0x86>
    e0e2:	c9 f7       	brne	.-14     	; 0xe0d6 <__ultoa_invert+0x5c>
    e0e4:	f6 cf       	rjmp	.-20     	; 0xe0d2 <__ultoa_invert+0x58>
    e0e6:	46 2f       	mov	r20, r22
    e0e8:	4f 70       	andi	r20, 0x0F	; 15
    e0ea:	40 5d       	subi	r20, 0xD0	; 208
    e0ec:	4a 33       	cpi	r20, 0x3A	; 58
    e0ee:	18 f0       	brcs	.+6      	; 0xe0f6 <__ultoa_invert+0x7c>
    e0f0:	49 5d       	subi	r20, 0xD9	; 217
    e0f2:	31 fd       	sbrc	r19, 1
    e0f4:	40 52       	subi	r20, 0x20	; 32
    e0f6:	41 93       	st	Z+, r20
    e0f8:	02 d0       	rcall	.+4      	; 0xe0fe <__ultoa_invert+0x84>
    e0fa:	a9 f7       	brne	.-22     	; 0xe0e6 <__ultoa_invert+0x6c>
    e0fc:	ea cf       	rjmp	.-44     	; 0xe0d2 <__ultoa_invert+0x58>
    e0fe:	b4 e0       	ldi	r27, 0x04	; 4
    e100:	a6 95       	lsr	r26
    e102:	97 95       	ror	r25
    e104:	87 95       	ror	r24
    e106:	77 95       	ror	r23
    e108:	67 95       	ror	r22
    e10a:	ba 95       	dec	r27
    e10c:	c9 f7       	brne	.-14     	; 0xe100 <__ultoa_invert+0x86>
    e10e:	00 97       	sbiw	r24, 0x00	; 0
    e110:	61 05       	cpc	r22, r1
    e112:	71 05       	cpc	r23, r1
    e114:	08 95       	ret
    e116:	9b 01       	movw	r18, r22
    e118:	ac 01       	movw	r20, r24
    e11a:	0a 2e       	mov	r0, r26
    e11c:	06 94       	lsr	r0
    e11e:	57 95       	ror	r21
    e120:	47 95       	ror	r20
    e122:	37 95       	ror	r19
    e124:	27 95       	ror	r18
    e126:	ba 95       	dec	r27
    e128:	c9 f7       	brne	.-14     	; 0xe11c <__ultoa_invert+0xa2>
    e12a:	62 0f       	add	r22, r18
    e12c:	73 1f       	adc	r23, r19
    e12e:	84 1f       	adc	r24, r20
    e130:	95 1f       	adc	r25, r21
    e132:	a0 1d       	adc	r26, r0
    e134:	08 95       	ret

0000e136 <__ctype_isfalse>:
    e136:	99 27       	eor	r25, r25
    e138:	88 27       	eor	r24, r24

0000e13a <__ctype_istrue>:
    e13a:	08 95       	ret

0000e13c <_exit>:
    e13c:	f8 94       	cli

0000e13e <__stop_program>:
    e13e:	ff cf       	rjmp	.-2      	; 0xe13e <__stop_program>
