;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 31/12/2019 09:56:35
;----------------------------------------------

;Address Opcode 	ASM
0x0000	0xF000EF26  	GOTO        76
0x0004	0x0000      	NOP
0x0006	0x0000      	NOP
0x0008	0xF000EF00  	GOTO        0
0x000C	0x0000      	NOP
0x000E	0x0000      	NOP
0x0010	0x0000      	NOP
0x0012	0x0000      	NOP
0x0014	0x0000      	NOP
0x0016	0x0000      	NOP
0x0018	0xD7F3      	BRA         0
_Configuracao_TMR1:
;unid_07_01_pulse_50hz.c,56 :: 		void  Configuracao_TMR1()
;unid_07_01_pulse_50hz.c,65 :: 		T1CON = 0B10010001;
0x001C	0x0E91      	MOVLW       145
0x001E	0x6ECD      	MOVWF       T1CON 
;unid_07_01_pulse_50hz.c,69 :: 		TMR1H = 0;
0x0020	0x6ACF      	CLRF        TMR1H 
;unid_07_01_pulse_50hz.c,70 :: 		TMR1L = 0;
0x0022	0x6ACE      	CLRF        TMR1L 
;unid_07_01_pulse_50hz.c,72 :: 		T1CON.TMR1ON = 1;
0x0024	0x80CD      	BSF         T1CON, 0 
;unid_07_01_pulse_50hz.c,75 :: 		}
L_end_Configuracao_TMR1:
0x0026	0x0012      	RETURN      0
; end of _Configuracao_TMR1
_ConfigInterrucao_CCP_Compare:
;unid_07_01_pulse_50hz.c,78 :: 		void ConfigInterrucao_CCP_Compare()
;unid_07_01_pulse_50hz.c,81 :: 		CCP1CON = 0;                        // Microchip recommendations, Avoid interruptions not asked
0x0028	0x6ABD      	CLRF        CCP1CON 
;unid_07_01_pulse_50hz.c,83 :: 		CCP1CON = 0B00000010;               // The firsts 4 bits pg 141
0x002A	0x0E02      	MOVLW       2
0x002C	0x6EBD      	MOVWF       CCP1CON 
;unid_07_01_pulse_50hz.c,85 :: 		CCPR1H = 0X27;
0x002E	0x0E27      	MOVLW       39
0x0030	0x6EBF      	MOVWF       CCPR1H 
;unid_07_01_pulse_50hz.c,86 :: 		CCPR1L = 0X10;
0x0032	0x0E10      	MOVLW       16
0x0034	0x6EBE      	MOVWF       CCPR1L 
;unid_07_01_pulse_50hz.c,92 :: 		TRISC.RC2 = 0;                      // pin CCP as saida
0x0036	0x9494      	BCF         TRISC, 2 
;unid_07_01_pulse_50hz.c,93 :: 		TRISB.RB0 = 0;
0x0038	0x9093      	BCF         TRISB, 0 
;unid_07_01_pulse_50hz.c,94 :: 		PORTB = 0;
0x003A	0x6A81      	CLRF        PORTB 
;unid_07_01_pulse_50hz.c,96 :: 		}
L_end_ConfigInterrucao_CCP_Compare:
0x003C	0x0012      	RETURN      0
; end of _ConfigInterrucao_CCP_Compare
_ConfigInterrupcao_Global:
;unid_07_01_pulse_50hz.c,45 :: 		void ConfigInterrupcao_Global()
;unid_07_01_pulse_50hz.c,48 :: 		INTCON.GIEH = 1;                  // General config enable interruptions
0x003E	0x8EF2      	BSF         INTCON, 7 
;unid_07_01_pulse_50hz.c,49 :: 		INTCON.GIEL = 1;                  // Enable low priorities, this is not general key
0x0040	0x8CF2      	BSF         INTCON, 6 
;unid_07_01_pulse_50hz.c,50 :: 		RCON.IPEN =  1;                   // default family heritage 16F, just one level of priority
0x0042	0x8ED0      	BSF         RCON, 7 
;unid_07_01_pulse_50hz.c,53 :: 		}
L_end_ConfigInterrupcao_Global:
0x0044	0x0012      	RETURN      0
; end of _ConfigInterrupcao_Global
_ConfigMCU:
;unid_07_01_pulse_50hz.c,33 :: 		void ConfigMCU ()
;unid_07_01_pulse_50hz.c,39 :: 		ADCON1 |= 0X0F;                    // Others uC
0x0046	0x0E0F      	MOVLW       15
0x0048	0x12C1      	IORWF       ADCON1, 1 
;unid_07_01_pulse_50hz.c,42 :: 		}
L_end_ConfigMCU:
0x004A	0x0012      	RETURN      0
; end of _ConfigMCU
_main:
;unid_07_01_pulse_50hz.c,99 :: 		void main() {
;unid_07_01_pulse_50hz.c,100 :: 		unsigned int Periodo = 0;
;unid_07_01_pulse_50hz.c,103 :: 		ConfigMcu();
0x004C	0xDFFC      	RCALL       _ConfigMCU
;unid_07_01_pulse_50hz.c,104 :: 		ConfigInterrupcao_Global();
0x004E	0xDFF7      	RCALL       _ConfigInterrupcao_Global
;unid_07_01_pulse_50hz.c,105 :: 		Configuracao_TMR1();
0x0050	0xDFE5      	RCALL       _Configuracao_TMR1
;unid_07_01_pulse_50hz.c,106 :: 		ConfigInterrucao_CCP_Compare();
0x0052	0xDFEA      	RCALL       _ConfigInterrucao_CCP_Compare
;unid_07_01_pulse_50hz.c,109 :: 		while (TRUE)
L_main0:
;unid_07_01_pulse_50hz.c,112 :: 		if(PIR1.CCP1IE == 1)            // monitore the FLAG'a comparation
0x0054	0xA49E      	BTFSS       PIR1, 2 
0x0056	0xD003      	BRA         L_main2
;unid_07_01_pulse_50hz.c,114 :: 		TMR1H = 0;
0x0058	0x6ACF      	CLRF        TMR1H 
;unid_07_01_pulse_50hz.c,115 :: 		TMR1L = 0;
0x005A	0x6ACE      	CLRF        TMR1L 
;unid_07_01_pulse_50hz.c,116 :: 		PIR1.CCP1IF = 0;             // Clears the flag for comparations loop
0x005C	0x949E      	BCF         PIR1, 2 
;unid_07_01_pulse_50hz.c,117 :: 		}
L_main2:
;unid_07_01_pulse_50hz.c,118 :: 		}
0x005E	0xD7FA      	BRA         L_main0
;unid_07_01_pulse_50hz.c,121 :: 		}
L_end_main:
0x0060	0xD7FF      	BRA         $+0
; end of _main
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x001C      [12]    _Configuracao_TMR1
0x0028      [22]    _ConfigInterrucao_CCP_Compare
0x003E       [8]    _ConfigInterrupcao_Global
0x0046       [6]    _ConfigMCU
0x004C      [22]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [1]    R0
0x0001       [1]    R1
0x0002       [1]    R2
0x0003       [1]    R3
0x0004       [1]    R4
0x0005       [1]    R5
0x0006       [1]    R6
0x0007       [1]    R7
0x0008       [1]    R8
0x0009       [1]    R9
0x000A       [1]    R10
0x000B       [1]    R11
0x000C       [1]    R12
0x000D       [1]    R13
0x000E       [1]    R14
0x000F       [1]    R15
0x0010       [1]    R16
0x0011       [1]    R17
0x0012       [1]    R18
0x0013       [1]    R19
0x0014       [1]    R20
0x0F81       [1]    PORTB
0x0F93       [1]    TRISB
0x0F94       [1]    TRISC
0x0F9E       [1]    PIR1
0x0FBD       [1]    CCP1CON
0x0FBE       [1]    CCPR1L
0x0FBF       [1]    CCPR1H
0x0FC1       [1]    ADCON1
0x0FCD       [1]    T1CON
0x0FCE       [1]    TMR1L
0x0FCF       [1]    TMR1H
0x0FD0       [1]    RCON
0x0FD8       [1]    STATUS
0x0FD9       [1]    FSR2L
0x0FDA       [1]    FSR2H
0x0FDE       [1]    POSTINC2
0x0FE0       [1]    BSR
0x0FE1       [1]    FSR1L
0x0FE2       [1]    FSR1H
0x0FE4       [1]    PREINC1
0x0FE6       [1]    POSTINC1
0x0FE7       [1]    INDF1
0x0FE8       [1]    WREG
0x0FE9       [1]    FSR0L
0x0FEA       [1]    FSR0H
0x0FEE       [1]    POSTINC0
0x0FF2       [1]    INTCON
0x0FF3       [1]    PRODL
0x0FF4       [1]    PRODH
0x0FF5       [1]    TABLAT
0x0FF6       [1]    TBLPTRL
0x0FF7       [1]    TBLPTRH
0x0FF8       [1]    TBLPTRU
