/*
 * MCAL_ADC_REG.h
 *
 * Created: 2022-05-06 08:54:39 PM
 *  Author: Eng- Mohamed Mokhtar
 */

#ifndef MCAL_ADC_REG_H_
#define MCAL_ADC_REG_H_

#define ADC_PERIPH_REG_SFIOR_BASE_ADDRESS       0x50
#define ADC_PERIPH_REG_ADMUX_BASE_ADDRESS       0x27
#define ADC_PERIPH_REG_ADCSRA_BASE_ADDRESS      0x26
#define ADC_PERIPH_REG_ADCH_BASE_ADDRESS        0x25
#define ADC_PERIPH_REG_ADCL_BASE_ADDRESS        0x24
#define ADC_PERIPH_REG_ADC_READ_BASE_ADDRESS	0x24

typedef union {
	struct {
		volatile u8 SFIOR_PSR10 :1;
		volatile u8 SFIOR_PSR2 :1;
		volatile u8 SFIOR_PUD :1;
		volatile u8 SFIOR_ACM :1;
		volatile u8 SFIOR_Reserved :1;
		volatile u8 SFIOR_ADTS0 :1;
		volatile u8 SFIOR_ADTS1 :1;
		volatile u8 SFIOR_ADTS2 :1;
	} BitAccess;
	volatile u8 RegisterAccess;
} SFIOR_utag;

#define REG_SFIOR_uPtr     (*((volatile SFIOR_utag*)ADC_PERIPH_REG_SFIOR_BASE_ADDRESS))

//Physical Address	Offset Address//
/***************************GPIO_REGISTERS*****************************************/
#define REG_SFIOR     (*((volatile u8*)0x50))	//  (0x50)			0x30
#define REG_ADMUX     (*((volatile u8*)0x27))	//	(0x55)			0x35
#define REG_ADCSRA    (*((volatile u8*)0x26))	//	(0x5F)			0x3F
#define REG_ADCH      (*((volatile u8*)0x25))	//	(0x5B)			0x3B
#define REG_ADCL      (*((volatile u8*)0x24))	//	(0x5B)			0x3B
#define REG_ADC_VALUE (*((volatile u16*)0x24))	//	(0x5B)			0x3B	//ADCL_10-Bits_Data

/*       _____ ______ _____ ____  _____        _____  ______ _____ 
 *      / ____|  ____|_   _/ __ \|  __ \      |  __ \|  ____/ ____|
 *     | (___ | |__    | || |  | | |__) |     | |__) | |__ | |  __ 
 *      \___ \|  __|   | || |  | |  _  /      |  _  /|  __|| | |_ |
 *      ____) | |     _| || |__| | | \ \   _  | | \ \| |___| |__| |
 *     |_____/|_|    |_____\____/|_|  \_\ (_) |_|  \_\______\_____|
 *     SFIOR REGISTER DEFINITION - [Special Function I/O Register]
 *     REGISTER MISSION:	[1] Triggering source selection
 -----------------------------------------------------------------------------
 ||_7_||  ||_6_||  ||_5_||  ||_4_||  ||_3_||  ||_2_||  ||_1_||  ||_0_||
 ADTS2    ADTS1    ADTS0    R        R        R        R        R
 -----------------------------------------------------------------------------*/
#define SFIOR_ADTS2		7
#define SFIOR_ADTS1		6
#define SFIOR_ADTS0		5

/*               _____  __  __ _    ___   __      _____  ______ _____ 
 *         /\   |  __ \|  \/  | |  | \ \ / /     |  __ \|  ____/ ____|
 *        /  \  | |  | | \  / | |  | |\ V /      | |__) | |__ | |  __ 
 *       / /\ \ | |  | | |\/| | |  | | > <       |  _  /|  __|| | |_ |
 *      / ____ \| |__| | |  | | |__| |/ . \   _  | | \ \| |___| |__| |
 *     /_/    \_\_____/|_|  |_|\____//_/ \_\ (_) |_|  \_\______\_____|
 *     ADMUX REGISTER DEFINITION - [ADC Multiplexer Selection Register]
 *     REGISTER MISSION:	[1] Voltage Reference Selection
 *							[2] ADC Result Adjustment
 *							[3] Analog Channel Selection				
 -----------------------------------------------------------------------------
 ||_7_||  ||_6_||  ||_5_||  ||_4_||  ||_3_||  ||_2_||  ||_1_||  ||_0_||
 REFS1	   REFS0    ADLAR    MUX4     MUX3     MUX2     MUX1     MUX0
 -----------------------------------------------------------------------------*/
#define ADMUX_REFS1		7			// Voltage Reference Selection1
#define ADMUX_REFS0		6			// Voltage Reference Selection0
#define ADMUX_ADLAR		5			// ADC Left Adjust Result
#define ADMUX_MUX_4		4			// Analog Channel and Gain Selection 4
#define ADMUX_MUX_3		3			// Analog Channel and Gain Selection 3
#define ADMUX_MUX_2		2			// Analog Channel and Gain Selection 2
#define ADMUX_MUX_1		1			// Analog Channel and Gain Selection 1
#define ADMUX_MUX_0		0			// Analog Channel and Gain Selection 0

#define ADMUX_SAFE_RANGE	0b11100000   
#define ADMUX_WRITE_RANGE	0b00011111   
// REFS1 REFS0 ADLAR  MUX4  MUX3  MUX2  MUX1  MUX0
//  1     1     1      0     0     0     0     0
//  0     0     0      1     1     1     1     1

/*               _____   _____  _____ _____                  _____  ______ _____ 
 *         /\   |  __ \ / ____|/ ____|  __ \     /\         |  __ \|  ____/ ____|
 *        /  \  | |  | | (___ | |    | |__) |   /  \        | |__) | |__ | |  __ 
 *       / /\ \ | |  | |\___ \| |    |  _  /   / /\ \       |  _  /|  __|| | |_ |
 *      / ____ \| |__| |____) | |____| | \ \  / ____ \   _  | | \ \| |___| |__| |
 *     /_/    \_\_____/|_____/ \_____|_|  \_\/_/    \_\ (_) |_|  \_\______\_____|
 *     ADSCRA REGISTER DEFINITION - [ADC Control and Status Register]
 *     REGISTER MISSION: [1] ADC Enable/Disable
 *						 [2] ADC Conversion Start
 *						 [3] Analog Channel Selection
 *						 [4] ADC Auto Trigger Enable
 *						 [5] ADC Interrupt Enable
 *						 [6] ADC Prescaler Select				
 -----------------------------------------------------------------------------
 ||_7_||  ||_6_||  ||_5_||  ||_4_||  ||_3_||  ||_2_||  ||_1_||  ||_0_||
 ADEN     ADSC     ADATE    ADIF     ADIE     ADPS2    ADPS1    ADPS0
 -----------------------------------------------------------------------------*/
#define ADCSRA_ADEN		7		// ADC Enable/Disable
#define ADCSRA_ADSC		6		// ADC Start Conversion			#complete, returns_to_zero
#define ADCSRA_ADATE	5		// ADC Auto Trigger Enable/Disable
#define ADCSRA_ADIF		4		// ADC Interrupt Flag			#complete, returns_to_zero
#define ADCSRA_ADIE		3		// ADC Interrupt Enable/Disable
#define ADCSRA_ADPS2	2		// -> ADC Prescaler Select2
#define ADCSRA_ADPS1	1		// -> ADC Prescaler Select1
#define ADCSRA_ADPS0	0		// -> ADC Prescaler Select0

/*                _____   _____ _    _       _            _____  ______ _____ 
 *          /\   |  __ \ / ____| |  | |  _  | |          |  __ \|  ____/ ____|
 *         /  \  | |  | | |    | |__| |_| |_| |          | |__) | |__ | |  __ 
 *        / /\ \ | |  | | |    |  __  |_   _| |          |  _  /|  __|| | |_ |
 *       / ____ \| |__| | |____| |  | | |_| | |____   _  | | \ \| |___| |__| |
 *      /_/    \_\_____/ \_____|_|  |_|     |______| (_) |_|  \_\______\_____|
 *     ADCH+L REGISTER DEFINITION - [ADC DATA Register]
 *     REGISTER MISSION:  [1] ADC data register of U16 data with adjustments
 -----------------------------------------------------------------------------
 |15| |14| |13| |12| |11| |10| | 9| | 8| | 7| | 6| | 5| | 4| | 3| | 2| | 1| | 0|
 H7   H6   H5   H4   H3   H2   H1   H0   L7   L6   L5   L4   L3   L2   L1   L0
 0    0    0    0    0    0   ADC9 ADC8 ADC7 ADC6 ADC5 ADC4 ADC3 ADC2 ADC1 ADC0  RIGHT_ADJUSTED
 ADC9 ADC8 ADC7 ADC6 ADC5 ADC4 ADC3 ADC2 ADC1 ADC0  0	0    0    0    0    0    LEFT_ADJUSTED
 -----------------------------------------------------------------------------*/

#endif /* MCAL_ADC_REG_H_ */
