Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
Reading design: ModuleALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ModuleALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ModuleALU"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : ModuleALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/Desktop/SD/JuDhayLi/Trabalho1/ModuleAND.vhd" in Library work.
Architecture behavioral of Entity moduleand is up to date.
Compiling vhdl file "/home/ise/Desktop/SD/JuDhayLi/Trabalho1/ModuleOR.vhd" in Library work.
Architecture behavioral of Entity moduleor is up to date.
Compiling vhdl file "/home/ise/Desktop/SD/JuDhayLi/Trabalho1/ModuleNOT.vhd" in Library work.
Architecture behavioral of Entity modulenot is up to date.
Compiling vhdl file "/home/ise/Desktop/SD/JuDhayLi/Trabalho1/ModuleXOR.vhd" in Library work.
Architecture behavioral of Entity modulexor is up to date.
Compiling vhdl file "/home/ise/Desktop/SD/JuDhayLi/Trabalho1/ModuleALU.vhd" in Library work.
WARNING:HDLParsers:1406 - "/home/ise/Desktop/SD/JuDhayLi/Trabalho1/ModuleALU.vhd" Line 72. No sensitivity list and no wait in the process
Architecture behavioral of Entity modulealu is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ModuleALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ModuleAND> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ModuleOR> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ModuleNOT> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ModuleXOR> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ModuleALU> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/ise/Desktop/SD/JuDhayLi/Trabalho1/ModuleALU.vhd" line 72: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <S>, <Z0>, <Z1>, <Z2>, <Z3>
Entity <ModuleALU> analyzed. Unit <ModuleALU> generated.

Analyzing Entity <ModuleAND> in library <work> (Architecture <behavioral>).
Entity <ModuleAND> analyzed. Unit <ModuleAND> generated.

Analyzing Entity <ModuleOR> in library <work> (Architecture <behavioral>).
Entity <ModuleOR> analyzed. Unit <ModuleOR> generated.

Analyzing Entity <ModuleNOT> in library <work> (Architecture <behavioral>).
Entity <ModuleNOT> analyzed. Unit <ModuleNOT> generated.

Analyzing Entity <ModuleXOR> in library <work> (Architecture <behavioral>).
Entity <ModuleXOR> analyzed. Unit <ModuleXOR> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <ModuleAND>.
    Related source file is "/home/ise/Desktop/SD/JuDhayLi/Trabalho1/ModuleAND.vhd".
Unit <ModuleAND> synthesized.


Synthesizing Unit <ModuleOR>.
    Related source file is "/home/ise/Desktop/SD/JuDhayLi/Trabalho1/ModuleOR.vhd".
Unit <ModuleOR> synthesized.


Synthesizing Unit <ModuleNOT>.
    Related source file is "/home/ise/Desktop/SD/JuDhayLi/Trabalho1/ModuleNOT.vhd".
Unit <ModuleNOT> synthesized.


Synthesizing Unit <ModuleXOR>.
    Related source file is "/home/ise/Desktop/SD/JuDhayLi/Trabalho1/ModuleXOR.vhd".
    Found 4-bit xor2 for signal <Z>.
Unit <ModuleXOR> synthesized.


Synthesizing Unit <ModuleALU>.
    Related source file is "/home/ise/Desktop/SD/JuDhayLi/Trabalho1/ModuleALU.vhd".
WARNING:Xst:1780 - Signal <Z7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Z6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Z5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Z4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 4-bit latch for signal <Z>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <ModuleALU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 1
 4-bit latch                                           : 1
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 1
 4-bit latch                                           : 1
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ModuleALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ModuleALU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ModuleALU.ngr
Top Level Output File Name         : ModuleALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 15

Cell Usage :
# BELS                             : 9
#      GND                         : 1
#      LUT4                        : 4
#      MUXF5                       : 4
# FlipFlops/Latches                : 4
#      LD_1                        : 4
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 15
#      IBUF                        : 11
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                        2  out of   5888     0%  
 Number of 4 input LUTs:                  4  out of  11776     0%  
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    372     4%  
    IOB Flip Flops:                       4
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
S<2>                               | IBUF+BUFG              | 4     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 2.644ns
   Maximum output required time after clock: 5.668ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'S<2>'
  Total number of paths / destination ports: 20 / 4
-------------------------------------------------------------------------
Offset:              2.644ns (Levels of Logic = 3)
  Source:            S<0> (PAD)
  Destination:       Z_0 (LATCH)
  Destination Clock: S<2> rising

  Data Path: S<0> to Z_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.619  S_0_IBUF (S_0_IBUF)
     LUT4:I2->O            1   0.648   0.000  Z_mux0003<3>1 (Z_mux0003<3>1)
     MUXF5:I0->O           1   0.276   0.000  Z_mux0003<3>_f5 (Z_mux0003<3>)
     LD_1:D                    0.252          Z_3
    ----------------------------------------
    Total                      2.644ns (2.025ns logic, 0.619ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'S<2>'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              5.668ns (Levels of Logic = 1)
  Source:            Z_3 (LATCH)
  Destination:       Z<3> (PAD)
  Source Clock:      S<2> rising

  Data Path: Z_3 to Z<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             1   0.728   0.420  Z_3 (Z_3)
     OBUF:I->O                 4.520          Z_3_OBUF (Z<3>)
    ----------------------------------------
    Total                      5.668ns (5.248ns logic, 0.420ns route)
                                       (92.6% logic, 7.4% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 8.70 secs
 
--> 


Total memory usage is 609496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

