\hypertarget{struct_u_s_a_r_t___memory_map_type}{}\doxysection{USART\+\_\+\+Memory\+Map\+Type Struct Reference}
\label{struct_u_s_a_r_t___memory_map_type}\index{USART\_MemoryMapType@{USART\_MemoryMapType}}


USART declaration structure for its registers.  




{\ttfamily \#include \char`\"{}COTS/\+MCAL/\+UART/\+UART\+\_\+interface.\+h\char`\"{}}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a0c45427011800c5d5e8c6427fb03c7e6}{SR\+\_\+\+REG}}
\begin{DoxyCompactList}\small\item\em USART Status Register. \end{DoxyCompactList}\item 
volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a3c8a559f7aa8d7f2d6a4b42e43c8c2a0}{DR\+\_\+\+REG}}
\begin{DoxyCompactList}\small\item\em USART Data Register. \end{DoxyCompactList}\item 
volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a2261448def1f381fb720aa1696ce6cc7}{BRR\+\_\+\+REG}}
\begin{DoxyCompactList}\small\item\em USART Baud Rate Register. \end{DoxyCompactList}\item 
volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a259bcc8d1757d6bc77bbff16840f64b1}{CR1\+\_\+\+REG}}
\begin{DoxyCompactList}\small\item\em USART Control Register 1. \end{DoxyCompactList}\item 
volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_af226d966a116ce9a6a703070339ee580}{CR2\+\_\+\+REG}}
\begin{DoxyCompactList}\small\item\em USART Control Register 2. \end{DoxyCompactList}\item 
volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_add3547c67019a8ea87a5868995d207a5}{CR3\+\_\+\+REG}}
\begin{DoxyCompactList}\small\item\em USART Control Register 3. \end{DoxyCompactList}\item 
volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} \mbox{\hyperlink{struct_u_s_a_r_t___memory_map_type_a64e6173202e6b9b8201c4362dae64bfd}{GTPR\+\_\+\+REG}}
\begin{DoxyCompactList}\small\item\em USART Guard time and prescaler register. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
USART declaration structure for its registers. 

Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00071}{71}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_u_s_a_r_t___memory_map_type_a0c45427011800c5d5e8c6427fb03c7e6}\label{struct_u_s_a_r_t___memory_map_type_a0c45427011800c5d5e8c6427fb03c7e6}} 
\index{USART\_MemoryMapType@{USART\_MemoryMapType}!SR\_REG@{SR\_REG}}
\index{SR\_REG@{SR\_REG}!USART\_MemoryMapType@{USART\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{SR\_REG}{SR\_REG}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} SR\+\_\+\+REG}



USART Status Register. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00076}{76}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___memory_map_type_a3c8a559f7aa8d7f2d6a4b42e43c8c2a0}\label{struct_u_s_a_r_t___memory_map_type_a3c8a559f7aa8d7f2d6a4b42e43c8c2a0}} 
\index{USART\_MemoryMapType@{USART\_MemoryMapType}!DR\_REG@{DR\_REG}}
\index{DR\_REG@{DR\_REG}!USART\_MemoryMapType@{USART\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{DR\_REG}{DR\_REG}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} DR\+\_\+\+REG}



USART Data Register. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00080}{80}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___memory_map_type_a2261448def1f381fb720aa1696ce6cc7}\label{struct_u_s_a_r_t___memory_map_type_a2261448def1f381fb720aa1696ce6cc7}} 
\index{USART\_MemoryMapType@{USART\_MemoryMapType}!BRR\_REG@{BRR\_REG}}
\index{BRR\_REG@{BRR\_REG}!USART\_MemoryMapType@{USART\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{BRR\_REG}{BRR\_REG}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} BRR\+\_\+\+REG}



USART Baud Rate Register. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00084}{84}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___memory_map_type_a259bcc8d1757d6bc77bbff16840f64b1}\label{struct_u_s_a_r_t___memory_map_type_a259bcc8d1757d6bc77bbff16840f64b1}} 
\index{USART\_MemoryMapType@{USART\_MemoryMapType}!CR1\_REG@{CR1\_REG}}
\index{CR1\_REG@{CR1\_REG}!USART\_MemoryMapType@{USART\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{CR1\_REG}{CR1\_REG}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} CR1\+\_\+\+REG}



USART Control Register 1. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00088}{88}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___memory_map_type_af226d966a116ce9a6a703070339ee580}\label{struct_u_s_a_r_t___memory_map_type_af226d966a116ce9a6a703070339ee580}} 
\index{USART\_MemoryMapType@{USART\_MemoryMapType}!CR2\_REG@{CR2\_REG}}
\index{CR2\_REG@{CR2\_REG}!USART\_MemoryMapType@{USART\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{CR2\_REG}{CR2\_REG}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} CR2\+\_\+\+REG}



USART Control Register 2. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00092}{92}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___memory_map_type_add3547c67019a8ea87a5868995d207a5}\label{struct_u_s_a_r_t___memory_map_type_add3547c67019a8ea87a5868995d207a5}} 
\index{USART\_MemoryMapType@{USART\_MemoryMapType}!CR3\_REG@{CR3\_REG}}
\index{CR3\_REG@{CR3\_REG}!USART\_MemoryMapType@{USART\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{CR3\_REG}{CR3\_REG}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} CR3\+\_\+\+REG}



USART Control Register 3. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00096}{96}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.

\mbox{\Hypertarget{struct_u_s_a_r_t___memory_map_type_a64e6173202e6b9b8201c4362dae64bfd}\label{struct_u_s_a_r_t___memory_map_type_a64e6173202e6b9b8201c4362dae64bfd}} 
\index{USART\_MemoryMapType@{USART\_MemoryMapType}!GTPR\_REG@{GTPR\_REG}}
\index{GTPR\_REG@{GTPR\_REG}!USART\_MemoryMapType@{USART\_MemoryMapType}}
\doxysubsubsection{\texorpdfstring{GTPR\_REG}{GTPR\_REG}}
{\footnotesize\ttfamily volatile \mbox{\hyperlink{group__typedefs_gae9d3c0db71e8dcd5b0393d8b2608f071}{u32\+\_\+t}} GTPR\+\_\+\+REG}



USART Guard time and prescaler register. 



Definition at line \mbox{\hyperlink{_u_a_r_t__interface_8h_source_l00100}{100}} of file \mbox{\hyperlink{_u_a_r_t__interface_8h_source}{UART\+\_\+interface.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
COTS/\+MCAL/\+UART/\mbox{\hyperlink{_u_a_r_t__interface_8h}{UART\+\_\+interface.\+h}}\end{DoxyCompactItemize}
