#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Tue Dec  9 17:31:36 2025
# Process ID         : 9636
# Current directory  : C:/Users/LENOVO/Desktop/Trabajo_FPGA
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent27200 C:\Users\LENOVO\Desktop\Trabajo_FPGA\Trabajo_FPGA.xpr
# Log file           : C:/Users/LENOVO/Desktop/Trabajo_FPGA/vivado.log
# Journal file       : C:/Users/LENOVO/Desktop/Trabajo_FPGA\vivado.jou
# Running On         : DESKTOP-599GVPN
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-7700HQ CPU @ 2.80GHz
# CPU Frequency      : 2808 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 34246 MB
# Swap memory        : 27917 MB
# Total Virtual      : 62163 MB
# Available Virtual  : 45423 MB
#-----------------------------------------------------------
sstart_guioopen_project C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.xpruupdate_compile_order -fileset sources_1remove_files  C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/Source.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/TOP.vhd w ]
add_files C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/TOP.vhd
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TOP [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
close [ open C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/Selector.vhd w ]
add_files C:/Users/LENOVO/Desktop/Trabajo_FPGA/Trabajo_FPGA.srcs/sources_1/new/Selector.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
