Info: Importing module top
Info: Rule checker, verifying imported design
Info: Checksum: 0x9b28d931

Info: constrained 'CLK' to bel 'X12/Y31/io1'
Info: constrained 'RX' to bel 'X13/Y0/io1'
Info: constrained 'TX' to bel 'X15/Y0/io0'
Info: constrained 'BTN_N' to bel 'X16/Y0/io0'
Info: constrained 'LEDR_N' to bel 'X17/Y0/io0'
Info: constrained 'LEDG_N' to bel 'X13/Y31/io0'
Info: constrained 'LED1' to bel 'X18/Y31/io0'
Info: constrained 'LED2' to bel 'X18/Y31/io1'
Info: constrained 'LED3' to bel 'X19/Y31/io1'
Info: constrained 'LED4' to bel 'X19/Y31/io0'
Info: constrained 'LED5' to bel 'X18/Y0/io1'
Info: constrained 'BTN1' to bel 'X19/Y0/io1'
Info: constrained 'BTN2' to bel 'X21/Y0/io1'
Info: constrained 'BTN3' to bel 'X22/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     3818 LCs used as LUT4 only
Info:      516 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      667 LCs used as DFF only
Info: Packing carries..
Info:       25 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 1239)
Info: promoting reset_SB_LUT4_I3_O [reset] (fanout 84)
Info: promoting cpu0.div_go [reset] (fanout 68)
Info: promoting cpu0.r[13]_SB_DFFE_Q_2_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O [reset] (fanout 24)
Info: promoting cpu0.r[10]_SB_DFFESR_Q_30_R_SB_LUT4_I2_O [reset] (fanout 24)
Info: promoting cpu0.div0.step_SB_LUT4_I1_O [cen] (fanout 66)
Info: promoting cpu0.alu0.cmp_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_CARRY_I1_CO_SB_LUT4_I2_O [cen] (fanout 65)
Info: promoting cpu0.div0.step_SB_LUT4_I2_O [cen] (fanout 32)
Info: Constraining chains...
Info:       34 LCs used to legalise carry chains.
Info: Checksum: 0xc87085d5

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x56c0af99

Info: Device utilisation:
Info: 	         ICESTORM_LC:  5062/ 5280    95%
Info: 	        ICESTORM_RAM:    26/   30    86%
Info: 	               SB_IO:    14/   96    14%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     4/    8    50%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     4/    4   100%

Info: Placed 14 cells based on constraints.
Info: Creating initial placement for remaining 5104 cells.
Info:   initial placement placed 500/5104 cells
Info:   initial placement placed 1000/5104 cells
Info:   initial placement placed 1500/5104 cells
Info:   initial placement placed 2000/5104 cells
Info:   initial placement placed 2500/5104 cells
Info:   initial placement placed 3000/5104 cells
Info:   initial placement placed 3500/5104 cells
Info:   initial placement placed 4000/5104 cells
Info:   initial placement placed 4500/5104 cells
Info:   initial placement placed 5000/5104 cells
Info:   initial placement placed 5104/5104 cells
Info: Initial placement time 2.33s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 6581, wirelen = 140429
Info:   at iteration #5: temp = 0.062500, timing cost = 5757, wirelen = 140666
Info:   at iteration #10: temp = 0.020503, timing cost = 5802, wirelen = 137702
Info:   at iteration #15: temp = 0.014239, timing cost = 6206, wirelen = 134201
Info:   at iteration #20: temp = 0.011018, timing cost = 5928, wirelen = 134779
Info:   at iteration #25: temp = 0.009446, timing cost = 6827, wirelen = 131521
Info:   at iteration #30: temp = 0.007309, timing cost = 4878, wirelen = 132092
Info:   at iteration #35: temp = 0.005954, timing cost = 5536, wirelen = 130345
Info:   at iteration #40: temp = 0.004607, timing cost = 5735, wirelen = 131519
Info:   at iteration #45: temp = 0.003565, timing cost = 6232, wirelen = 130808
Info:   at iteration #50: temp = 0.002758, timing cost = 5981, wirelen = 131450
Info:   at iteration #55: temp = 0.002134, timing cost = 6375, wirelen = 131035
Info:   at iteration #60: temp = 0.001651, timing cost = 6453, wirelen = 130951
Info:   at iteration #65: temp = 0.001278, timing cost = 6811, wirelen = 131212
Info:   at iteration #70: temp = 0.001041, timing cost = 6684, wirelen = 128217
Info:   at iteration #75: temp = 0.000805, timing cost = 6042, wirelen = 128517
Info:   at iteration #80: temp = 0.000656, timing cost = 6780, wirelen = 127650
Info:   at iteration #85: temp = 0.000534, timing cost = 6050, wirelen = 127940
Info:   at iteration #90: temp = 0.000413, timing cost = 7011, wirelen = 125769
Info:   at iteration #95: temp = 0.000320, timing cost = 6532, wirelen = 125448
Info:   at iteration #100: temp = 0.000274, timing cost = 6028, wirelen = 123244
Info:   at iteration #105: temp = 0.000223, timing cost = 6818, wirelen = 122866
Info:   at iteration #110: temp = 0.000192, timing cost = 6897, wirelen = 119638
Info:   at iteration #115: temp = 0.000156, timing cost = 5966, wirelen = 117422
Info:   at iteration #120: temp = 0.000134, timing cost = 7239, wirelen = 115689
Info:   at iteration #125: temp = 0.000115, timing cost = 5630, wirelen = 111907
Info:   at iteration #130: temp = 0.000098, timing cost = 6031, wirelen = 109477
Info:   at iteration #135: temp = 0.000093, timing cost = 6853, wirelen = 105093
Info:   at iteration #140: temp = 0.000089, timing cost = 6523, wirelen = 99764
Info:   at iteration #145: temp = 0.000080, timing cost = 6828, wirelen = 94716
Info:   at iteration #150: temp = 0.000076, timing cost = 5863, wirelen = 91379
Info:   at iteration #155: temp = 0.000072, timing cost = 6201, wirelen = 86760
Info:   at iteration #160: temp = 0.000069, timing cost = 5244, wirelen = 82190
Info:   at iteration #165: temp = 0.000065, timing cost = 7214, wirelen = 80161
Info:   at iteration #170: temp = 0.000062, timing cost = 6380, wirelen = 73606
Info:   at iteration #175: temp = 0.000059, timing cost = 6629, wirelen = 70962
Info:   at iteration #180: temp = 0.000056, timing cost = 5622, wirelen = 66338
Info:   at iteration #185: temp = 0.000053, timing cost = 5648, wirelen = 63397
Info:   at iteration #190: temp = 0.000050, timing cost = 4877, wirelen = 59663
Info:   at iteration #195: temp = 0.000048, timing cost = 4308, wirelen = 57547
Info: Legalising relative constraints...
Info:     moved 303 cells, 162 unplaced (after legalising chains)
Info:        average distance 1.649999
Info:        maximum distance 6.082763
Info:     moved 486 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 3.341423
Info:        maximum distance 21.931713
Info:   at iteration #200: temp = 0.000046, timing cost = 5016, wirelen = 54482
Info:   at iteration #205: temp = 0.000046, timing cost = 5182, wirelen = 51752
Info:   at iteration #210: temp = 0.000043, timing cost = 5230, wirelen = 48634
Info:   at iteration #215: temp = 0.000041, timing cost = 4826, wirelen = 46202
Info:   at iteration #220: temp = 0.000039, timing cost = 4232, wirelen = 44336
Info:   at iteration #225: temp = 0.000037, timing cost = 4794, wirelen = 42332
Info:   at iteration #230: temp = 0.000035, timing cost = 4493, wirelen = 40315
Info:   at iteration #235: temp = 0.000032, timing cost = 4376, wirelen = 38726
Info:   at iteration #240: temp = 0.000030, timing cost = 4692, wirelen = 37359
Info:   at iteration #245: temp = 0.000027, timing cost = 4507, wirelen = 35825
Info:   at iteration #250: temp = 0.000025, timing cost = 4120, wirelen = 34702
Info:   at iteration #255: temp = 0.000022, timing cost = 4262, wirelen = 33770
Info:   at iteration #260: temp = 0.000020, timing cost = 4253, wirelen = 32566
Info:   at iteration #265: temp = 0.000018, timing cost = 4257, wirelen = 31699
Info:   at iteration #270: temp = 0.000012, timing cost = 3970, wirelen = 30312
Info:   at iteration #275: temp = 0.000009, timing cost = 4005, wirelen = 29156
Info:   at iteration #280: temp = 0.000005, timing cost = 3892, wirelen = 28514
Info:   at iteration #285: temp = 0.000002, timing cost = 3842, wirelen = 28259
Info:   at iteration #290: temp = 0.000001, timing cost = 3869, wirelen = 28164
Info:   at iteration #295: temp = 0.000000, timing cost = 3880, wirelen = 28133
Info:   at iteration #300: temp = 0.000000, timing cost = 3838, wirelen = 28118
Info:   at iteration #305: temp = 0.000000, timing cost = 3911, wirelen = 28115
Info:   at iteration #310: temp = 0.000000, timing cost = 3913, wirelen = 28099
Info:   at iteration #315: temp = 0.000000, timing cost = 3912, wirelen = 28102
Info:   at iteration #317: temp = 0.000000, timing cost = 3911, wirelen = 28102 
Info: SA placement time 104.94s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 13.31 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 54.57 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 15.27 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 44.58 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 9.39 ns

Info: Slack histogram:
Info:  legend: * represents 13 endpoint(s)
Info:          + represents [1,13) endpoint(s)
Info: [  8222,  11821) |*****+
Info: [ 11821,  15420) |****************+
Info: [ 15420,  19019) |************+
Info: [ 19019,  22618) |**+
Info: [ 22618,  26217) |*+
Info: [ 26217,  29816) |***********************+
Info: [ 29816,  33415) |****************************************************+
Info: [ 33415,  37014) |***************************+
Info: [ 37014,  40613) |****************+
Info: [ 40613,  44212) |*********+
Info: [ 44212,  47811) |***+
Info: [ 47811,  51410) |**********+
Info: [ 51410,  55009) |*******+
Info: [ 55009,  58608) |************+
Info: [ 58608,  62207) |**************+
Info: [ 62207,  65806) |**********+
Info: [ 65806,  69405) |***************************+
Info: [ 69405,  73004) |************************************************************ 
Info: [ 73004,  76603) |*************************************+
Info: [ 76603,  80202) |******************************************************+
Info: Checksum: 0x496c0339

Info: Routing..
Info: Setting up routing queue.
Info: Routing 17860 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |       13        986 |   13   986 |     16882
Info:       2000 |       39       1960 |   26   974 |     15922
Info:       3000 |       82       2917 |   43   957 |     15061
Info:       4000 |      162       3837 |   80   920 |     14207
Info:       5000 |      271       4728 |  109   891 |     13464
Info:       6000 |      472       5527 |  201   799 |     12772
Info:       7000 |      685       6314 |  213   787 |     12143
Info:       8000 |      965       7034 |  280   720 |     11675
Info:       9000 |     1305       7694 |  340   660 |     11211
Info:      10000 |     1710       8289 |  405   595 |     10860
Info:      11000 |     2113       8886 |  403   597 |     10552
Info:      12000 |     2361       9638 |  248   752 |      9950
Info:      13000 |     2720      10279 |  359   641 |      9697
Info:      14000 |     3190      10809 |  470   530 |      9433
Info:      15000 |     3458      11541 |  268   732 |      8849
Info:      16000 |     3833      12166 |  375   625 |      8568
Info:      17000 |     4287      12712 |  454   546 |      8332
Info:      18000 |     4808      13191 |  521   479 |      8130
Info:      19000 |     5300      13699 |  492   508 |      7964
Info:      20000 |     5778      14221 |  478   522 |      7699
Info:      21000 |     6267      14732 |  489   511 |      7457
Info:      22000 |     6730      15269 |  463   537 |      7217
Info:      23000 |     7154      15845 |  424   576 |      7055
Info:      24000 |     7568      16431 |  414   586 |      6744
Info:      25000 |     8087      16912 |  519   481 |      6611
Info:      26000 |     8534      17465 |  447   553 |      6381
Info:      27000 |     9005      17994 |  471   529 |      6133
Info:      28000 |     9473      18526 |  468   532 |      5926
Info:      29000 |     9975      19024 |  502   498 |      5693
Info:      30000 |    10463      19536 |  488   512 |      5577
Info:      31000 |    11025      19974 |  562   438 |      5497
Info:      32000 |    11546      20453 |  521   479 |      5363
Info:      33000 |    12080      20919 |  534   466 |      5186
Info:      34000 |    12613      21386 |  533   467 |      4988
Info:      35000 |    13141      21858 |  528   472 |      4861
Info:      36000 |    13621      22378 |  480   520 |      4622
Info:      37000 |    14155      22844 |  534   466 |      4473
Info:      38000 |    14730      23269 |  575   425 |      4367
Info:      39000 |    15235      23764 |  505   495 |      4202
Info:      40000 |    15743      24256 |  508   492 |      4078
Info:      41000 |    16262      24737 |  519   481 |      3942
Info:      42000 |    16743      25256 |  481   519 |      3716
Info:      43000 |    17243      25756 |  500   500 |      3633
Info:      44000 |    17796      26203 |  553   447 |      3480
Info:      45000 |    18402      26597 |  606   394 |      3381
Info:      46000 |    18953      27046 |  551   449 |      3256
Info:      47000 |    19490      27509 |  537   463 |      3085
Info:      48000 |    19984      28015 |  494   506 |      2860
Info:      49000 |    20518      28481 |  534   466 |      2722
Info:      50000 |    21099      28900 |  581   419 |      2704
Info:      51000 |    21678      29321 |  579   421 |      2604
Info:      52000 |    22227      29772 |  549   451 |      2579
Info:      53000 |    22824      30175 |  597   403 |      2537
Info:      54000 |    23432      30567 |  608   392 |      2561
Info:      55000 |    24056      30943 |  624   376 |      2506
Info:      56000 |    24640      31359 |  584   416 |      2490
Info:      57000 |    25222      31777 |  582   418 |      2475
Info:      58000 |    25779      32220 |  557   443 |      2417
Info:      59000 |    26310      32689 |  531   469 |      2320
Info:      60000 |    26831      33168 |  521   479 |      2289
Info:      61000 |    27372      33627 |  541   459 |      2189
Info:      62000 |    27903      34096 |  531   469 |      2101
Info:      63000 |    28446      34553 |  543   457 |      2009
Info:      64000 |    29044      34955 |  598   402 |      1960
Info:      65000 |    29536      35463 |  492   508 |      1825
Info:      66000 |    30003      35996 |  467   533 |      1592
Info:      67000 |    30589      36410 |  586   414 |      1528
Info:      68000 |    31135      36864 |  546   454 |      1502
Info:      69000 |    31680      37319 |  545   455 |      1471
Info:      70000 |    32235      37764 |  555   445 |      1421
Info:      71000 |    32801      38198 |  566   434 |      1423
Info:      72000 |    33404      38595 |  603   397 |      1414
Info:      73000 |    33967      39032 |  563   437 |      1374
Info:      74000 |    34507      39492 |  540   460 |      1309
Info:      75000 |    35093      39906 |  586   414 |      1271
Info:      76000 |    35680      40319 |  587   413 |      1296
Info:      77000 |    36238      40761 |  558   442 |      1246
Info:      78000 |    36835      41164 |  597   403 |      1244
Info:      79000 |    37377      41622 |  542   458 |      1170
Info:      80000 |    37983      42016 |  606   394 |      1115
Info:      81000 |    38602      42397 |  619   381 |      1109
Info:      82000 |    39230      42769 |  628   372 |      1096
Info:      83000 |    39700      43299 |  470   530 |       866
Info:      84000 |    40286      43713 |  586   414 |       779
Info:      85000 |    40835      44164 |  549   451 |       628
Info:      86000 |    41281      44718 |  446   554 |       352
Info:      87000 |    41845      45154 |  564   436 |       275
Info:      88000 |    42403      45596 |  558   442 |       141
Info:      88395 |    42548      45847 |  145   251 |         0
Info: Routing complete.
Info: Route time 44.42s
Info: Checksum: 0xa87f3341

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_4_DFFLC.O
Info:  1.8  3.2    Net cpu0.R1[1] budget -5.191000 ns (15,25) -> (14,25)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  1.2  4.4  Source cpu0.alu0.b_not_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  4.1  8.5    Net cpu0.alu0.b_not_SB_LUT4_O_I2_SB_LUT4_O_I1 budget -2.060000 ns (14,25) -> (21,20)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3  9.8  Source cpu0.alu0.b_not_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 11.5    Net cpu0.alu0.b_not_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_I1 budget -1.854000 ns (21,20) -> (21,20)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 12.8  Source cpu0.alu0.b_not_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 14.5    Net cpu0.alu0.b_not_SB_LUT4_O_28_I0_SB_LUT4_O_I1 budget -2.471000 ns (21,20) -> (22,19)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_28_I0_SB_LUT4_O_LC.I1
Info:  1.2 15.8  Source cpu0.alu0.b_not_SB_LUT4_O_28_I0_SB_LUT4_O_LC.O
Info:  1.8 17.5    Net cpu0.alu0.b_not_SB_LUT4_O_28_I0 budget -1.904000 ns (22,19) -> (21,18)
Info:                Sink cpu0.alu0.b_not_SB_LUT4_O_28_LC.I0
Info:  1.3 18.8  Source cpu0.alu0.b_not_SB_LUT4_O_28_LC.O
Info:  5.1 23.9    Net cpu0.alu0.b_not[0] budget -1.359000 ns (21,18) -> (10,11)
Info:                Sink cpu0.alu0.a_SB_LUT4_O_31_LC.I3
Info:  0.9 24.8  Source cpu0.alu0.a_SB_LUT4_O_31_LC.O
Info:  1.8 26.5    Net cpu0.alu_a[0] budget -1.555000 ns (10,11) -> (9,10)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO_SB_CARRY_CO_19$CARRY.I1
Info:  0.7 27.2  Source cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO_SB_CARRY_CO_19$CARRY.COUT
Info:  0.0 27.2    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[1] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_19_LC.CIN
Info:  0.3 27.5  Source cpu0.alu0.sub_SB_LUT4_O_19_LC.COUT
Info:  0.0 27.5    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[2] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_8_LC.CIN
Info:  0.3 27.7  Source cpu0.alu0.sub_SB_LUT4_O_8_LC.COUT
Info:  0.0 27.7    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[3] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_6_LC.CIN
Info:  0.3 28.0  Source cpu0.alu0.sub_SB_LUT4_O_6_LC.COUT
Info:  0.0 28.0    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[4] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_5_LC.CIN
Info:  0.3 28.3  Source cpu0.alu0.sub_SB_LUT4_O_5_LC.COUT
Info:  0.0 28.3    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[5] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_4_LC.CIN
Info:  0.3 28.6  Source cpu0.alu0.sub_SB_LUT4_O_4_LC.COUT
Info:  0.0 28.6    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[6] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_3_LC.CIN
Info:  0.3 28.9  Source cpu0.alu0.sub_SB_LUT4_O_3_LC.COUT
Info:  0.0 28.9    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[7] budget 0.000000 ns (9,10) -> (9,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_2_LC.CIN
Info:  0.3 29.1  Source cpu0.alu0.sub_SB_LUT4_O_2_LC.COUT
Info:  0.6 29.7    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[8] budget 0.560000 ns (9,10) -> (9,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_1_LC.CIN
Info:  0.3 30.0  Source cpu0.alu0.sub_SB_LUT4_O_1_LC.COUT
Info:  0.0 30.0    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[9] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_LC.CIN
Info:  0.3 30.2  Source cpu0.alu0.sub_SB_LUT4_O_LC.COUT
Info:  0.0 30.2    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[10] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_29_LC.CIN
Info:  0.3 30.5  Source cpu0.alu0.sub_SB_LUT4_O_29_LC.COUT
Info:  0.0 30.5    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[11] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_28_LC.CIN
Info:  0.3 30.8  Source cpu0.alu0.sub_SB_LUT4_O_28_LC.COUT
Info:  0.0 30.8    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[12] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_27_LC.CIN
Info:  0.3 31.1  Source cpu0.alu0.sub_SB_LUT4_O_27_LC.COUT
Info:  0.0 31.1    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[13] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_26_LC.CIN
Info:  0.3 31.4  Source cpu0.alu0.sub_SB_LUT4_O_26_LC.COUT
Info:  0.0 31.4    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[14] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_25_LC.CIN
Info:  0.3 31.6  Source cpu0.alu0.sub_SB_LUT4_O_25_LC.COUT
Info:  0.0 31.6    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[15] budget 0.000000 ns (9,11) -> (9,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_24_LC.CIN
Info:  0.3 31.9  Source cpu0.alu0.sub_SB_LUT4_O_24_LC.COUT
Info:  0.6 32.5    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[16] budget 0.560000 ns (9,11) -> (9,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_23_LC.CIN
Info:  0.3 32.8  Source cpu0.alu0.sub_SB_LUT4_O_23_LC.COUT
Info:  0.0 32.8    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[17] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_22_LC.CIN
Info:  0.3 33.0  Source cpu0.alu0.sub_SB_LUT4_O_22_LC.COUT
Info:  0.0 33.0    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[18] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_21_LC.CIN
Info:  0.3 33.3  Source cpu0.alu0.sub_SB_LUT4_O_21_LC.COUT
Info:  0.0 33.3    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[19] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_20_LC.CIN
Info:  0.3 33.6  Source cpu0.alu0.sub_SB_LUT4_O_20_LC.COUT
Info:  0.0 33.6    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[20] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_18_LC.CIN
Info:  0.3 33.9  Source cpu0.alu0.sub_SB_LUT4_O_18_LC.COUT
Info:  0.0 33.9    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[21] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_17_LC.CIN
Info:  0.3 34.1  Source cpu0.alu0.sub_SB_LUT4_O_17_LC.COUT
Info:  0.0 34.1    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[22] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_16_LC.CIN
Info:  0.3 34.4  Source cpu0.alu0.sub_SB_LUT4_O_16_LC.COUT
Info:  0.0 34.4    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[23] budget 0.000000 ns (9,12) -> (9,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_15_LC.CIN
Info:  0.3 34.7  Source cpu0.alu0.sub_SB_LUT4_O_15_LC.COUT
Info:  0.6 35.3    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[24] budget 0.560000 ns (9,12) -> (9,13)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_14_LC.CIN
Info:  0.3 35.5  Source cpu0.alu0.sub_SB_LUT4_O_14_LC.COUT
Info:  0.0 35.5    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[25] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_13_LC.CIN
Info:  0.3 35.8  Source cpu0.alu0.sub_SB_LUT4_O_13_LC.COUT
Info:  0.0 35.8    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[26] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_12_LC.CIN
Info:  0.3 36.1  Source cpu0.alu0.sub_SB_LUT4_O_12_LC.COUT
Info:  0.0 36.1    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[27] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_11_LC.CIN
Info:  0.3 36.4  Source cpu0.alu0.sub_SB_LUT4_O_11_LC.COUT
Info:  0.0 36.4    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[28] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_10_LC.CIN
Info:  0.3 36.6  Source cpu0.alu0.sub_SB_LUT4_O_10_LC.COUT
Info:  0.0 36.6    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[29] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_9_LC.CIN
Info:  0.3 36.9  Source cpu0.alu0.sub_SB_LUT4_O_9_LC.COUT
Info:  0.0 36.9    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[30] budget 0.000000 ns (9,13) -> (9,13)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_7_LC.CIN
Info:  0.3 37.2  Source cpu0.alu0.sub_SB_LUT4_O_7_LC.COUT
Info:  0.7 37.9    Net cpu0.alu0.b_SB_LUT4_O_27_I2_SB_LUT4_I2_I0_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[31] budget 0.660000 ns (9,13) -> (9,13)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_O_LC.I3
Info:  0.9 38.7  Source cpu0.alu0.cmp_SB_LUT4_O_LC.O
Info:  3.0 41.7    Net cpu0.alu0.cmp[10] budget -1.619000 ns (9,13) -> (5,11)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_I2_LC.I2
Info:  1.2 42.9  Source cpu0.alu0.cmp_SB_LUT4_I2_LC.O
Info:  1.8 44.7    Net cpu0.alu0.cmp_SB_LUT4_I2_O budget -1.192000 ns (5,11) -> (5,10)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 45.9  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 47.6    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 budget -0.802000 ns (5,10) -> (5,9)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 48.9  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 50.6    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -0.173000 ns (5,9) -> (5,9)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 51.9  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 53.7    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 budget -0.366000 ns (5,9) -> (4,10)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3 55.0  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  4.6 59.5    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3 budget -0.253000 ns (4,10) -> (18,12)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 60.8  Source cpu0.r[15]_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 62.5    Net cpu0.r[15]_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3 budget -0.519000 ns (18,12) -> (18,12)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 63.4  Source cpu0.r[15]_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 66.3    Net cpu0.r[15]_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2 budget 0.091000 ns (18,12) -> (22,15)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:  1.2 67.5  Source cpu0.r[15]_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  3.8 71.4    Net cpu0.r[15]_SB_DFFE_Q_26_D_SB_LUT4_O_I3 budget -0.506000 ns (22,15) -> (22,23)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I0_LC.I1
Info:  1.2 72.6  Source cpu0.r[15]_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I0_LC.O
Info:  3.6 76.2    Net cpu0.r[15]_SB_DFFE_Q_26_D_SB_LUT4_O_I2_SB_LUT4_I0_O budget -0.210000 ns (22,23) -> (20,28)
Info:                Sink cpu0.r[2]_SB_DFFESR_Q_26_DFFLC.I0
Info:  1.2 77.4  Setup cpu0.r[2]_SB_DFFESR_Q_26_DFFLC.I0
Info: 30.4 ns logic, 47.1 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source cpu0.alu0.mult_al_bl_SB_MAC16_O_DSP.O_16
Info:  5.1  5.2    Net cpu0.alu0.mult_al_bl[16] budget 0.000000 ns (0,10) -> (18,13)
Info:                Sink cpu0.alu0.mult_al_bl_SB_CARRY_I0_15$CARRY.I1
Info:  0.7  5.9  Source cpu0.alu0.mult_al_bl_SB_CARRY_I0_15$CARRY.COUT
Info:  0.0  5.9    Net cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1] budget 0.000000 ns (18,13) -> (18,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.2  Source cpu0.alu0.mult64_SB_LUT4_O_44_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.2    Net cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] budget 0.000000 ns (18,13) -> (18,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.5  Source cpu0.alu0.mult64_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.5    Net cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3] budget 0.000000 ns (18,13) -> (18,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.7  Source cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.7    Net cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4] budget 0.000000 ns (18,13) -> (18,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.0  Source cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.0    Net cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5] budget 0.000000 ns (18,13) -> (18,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.3  Source cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.3    Net cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6] budget 0.000000 ns (18,13) -> (18,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.6  Source cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.6    Net cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7] budget 0.000000 ns (18,13) -> (18,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.8  Source cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6  8.4    Net cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8] budget 0.560000 ns (18,13) -> (18,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.7  Source cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.7    Net cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9] budget 0.000000 ns (18,14) -> (18,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  9.0  Source cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  9.0    Net cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10] budget 0.000000 ns (18,14) -> (18,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  9.2  Source cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  9.2    Net cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11] budget 0.000000 ns (18,14) -> (18,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  9.5  Source cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  9.5    Net cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12] budget 0.000000 ns (18,14) -> (18,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  9.8  Source cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  9.8    Net cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13] budget 0.000000 ns (18,14) -> (18,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 10.1  Source cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 10.1    Net cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14] budget 0.000000 ns (18,14) -> (18,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 10.3  Source cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0 10.3    Net cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15] budget 0.000000 ns (18,14) -> (18,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3 10.6  Source cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  1.2 11.8    Net cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16] budget 1.220000 ns (18,14) -> (18,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 12.7  Source cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  5.7 18.4    Net cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I2 budget 0.999000 ns (18,15) -> (1,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_30_I1_SB_LUT4_O_LC.I2
Info:  1.2 19.6  Source cpu0.alu0.mult64_SB_LUT4_O_30_I1_SB_LUT4_O_LC.O
Info:  2.3 21.9    Net cpu0.alu0.mult64_SB_LUT4_O_30_I1 budget 2.008000 ns (1,16) -> (3,16)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_30_LC.I1
Info:  0.7 22.6  Source cpu0.alu0.mult64_SB_LUT4_O_30_LC.COUT
Info:  0.6 23.2    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[33] budget 0.560000 ns (3,16) -> (3,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_29_LC.CIN
Info:  0.3 23.5  Source cpu0.alu0.mult64_SB_LUT4_O_29_LC.COUT
Info:  0.0 23.5    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[34] budget 0.000000 ns (3,17) -> (3,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_28_LC.CIN
Info:  0.3 23.7  Source cpu0.alu0.mult64_SB_LUT4_O_28_LC.COUT
Info:  0.0 23.7    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[35] budget 0.000000 ns (3,17) -> (3,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_27_LC.CIN
Info:  0.3 24.0  Source cpu0.alu0.mult64_SB_LUT4_O_27_LC.COUT
Info:  0.0 24.0    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[36] budget 0.000000 ns (3,17) -> (3,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_26_LC.CIN
Info:  0.3 24.3  Source cpu0.alu0.mult64_SB_LUT4_O_26_LC.COUT
Info:  0.0 24.3    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[37] budget 0.000000 ns (3,17) -> (3,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_25_LC.CIN
Info:  0.3 24.6  Source cpu0.alu0.mult64_SB_LUT4_O_25_LC.COUT
Info:  0.0 24.6    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[38] budget 0.000000 ns (3,17) -> (3,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_24_LC.CIN
Info:  0.3 24.8  Source cpu0.alu0.mult64_SB_LUT4_O_24_LC.COUT
Info:  0.0 24.8    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[39] budget 0.000000 ns (3,17) -> (3,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_23_LC.CIN
Info:  0.3 25.1  Source cpu0.alu0.mult64_SB_LUT4_O_23_LC.COUT
Info:  0.0 25.1    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[40] budget 0.000000 ns (3,17) -> (3,17)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_22_LC.CIN
Info:  0.3 25.4  Source cpu0.alu0.mult64_SB_LUT4_O_22_LC.COUT
Info:  0.6 26.0    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[41] budget 0.560000 ns (3,17) -> (3,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_LC.CIN
Info:  0.3 26.2  Source cpu0.alu0.mult64_SB_LUT4_O_21_LC.COUT
Info:  0.0 26.2    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[42] budget 0.000000 ns (3,18) -> (3,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_20_LC.CIN
Info:  0.3 26.5  Source cpu0.alu0.mult64_SB_LUT4_O_20_LC.COUT
Info:  0.0 26.5    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[43] budget 0.000000 ns (3,18) -> (3,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_19_LC.CIN
Info:  0.3 26.8  Source cpu0.alu0.mult64_SB_LUT4_O_19_LC.COUT
Info:  0.0 26.8    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[44] budget 0.000000 ns (3,18) -> (3,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_18_LC.CIN
Info:  0.3 27.1  Source cpu0.alu0.mult64_SB_LUT4_O_18_LC.COUT
Info:  0.0 27.1    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[45] budget 0.000000 ns (3,18) -> (3,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_17_LC.CIN
Info:  0.3 27.3  Source cpu0.alu0.mult64_SB_LUT4_O_17_LC.COUT
Info:  0.0 27.3    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[46] budget 0.000000 ns (3,18) -> (3,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_16_LC.CIN
Info:  0.3 27.6  Source cpu0.alu0.mult64_SB_LUT4_O_16_LC.COUT
Info:  0.0 27.6    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[47] budget 0.000000 ns (3,18) -> (3,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO_SB_CARRY_CO_13_I0_SB_LUT4_I1_LC.CIN
Info:  0.3 27.9  Source cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO_SB_CARRY_CO_13_I0_SB_LUT4_I1_LC.COUT
Info:  0.0 27.9    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[48] budget 0.000000 ns (3,18) -> (3,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_15_LC.CIN
Info:  0.3 28.2  Source cpu0.alu0.mult64_SB_LUT4_O_15_LC.COUT
Info:  0.6 28.7    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[49] budget 0.560000 ns (3,18) -> (3,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_14_LC.CIN
Info:  0.3 29.0  Source cpu0.alu0.mult64_SB_LUT4_O_14_LC.COUT
Info:  0.0 29.0    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[50] budget 0.000000 ns (3,19) -> (3,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_13_LC.CIN
Info:  0.3 29.3  Source cpu0.alu0.mult64_SB_LUT4_O_13_LC.COUT
Info:  0.0 29.3    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[51] budget 0.000000 ns (3,19) -> (3,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_12_LC.CIN
Info:  0.3 29.6  Source cpu0.alu0.mult64_SB_LUT4_O_12_LC.COUT
Info:  0.0 29.6    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[52] budget 0.000000 ns (3,19) -> (3,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_11_LC.CIN
Info:  0.3 29.8  Source cpu0.alu0.mult64_SB_LUT4_O_11_LC.COUT
Info:  0.0 29.8    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[53] budget 0.000000 ns (3,19) -> (3,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_10_LC.CIN
Info:  0.3 30.1  Source cpu0.alu0.mult64_SB_LUT4_O_10_LC.COUT
Info:  0.0 30.1    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[54] budget 0.000000 ns (3,19) -> (3,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_9_LC.CIN
Info:  0.3 30.4  Source cpu0.alu0.mult64_SB_LUT4_O_9_LC.COUT
Info:  0.0 30.4    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[55] budget 0.000000 ns (3,19) -> (3,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_8_LC.CIN
Info:  0.3 30.7  Source cpu0.alu0.mult64_SB_LUT4_O_8_LC.COUT
Info:  0.0 30.7    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[56] budget 0.000000 ns (3,19) -> (3,19)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_7_LC.CIN
Info:  0.3 31.0  Source cpu0.alu0.mult64_SB_LUT4_O_7_LC.COUT
Info:  0.6 31.5    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[57] budget 0.560000 ns (3,19) -> (3,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_6_LC.CIN
Info:  0.3 31.8  Source cpu0.alu0.mult64_SB_LUT4_O_6_LC.COUT
Info:  0.0 31.8    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[58] budget 0.000000 ns (3,20) -> (3,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_5_LC.CIN
Info:  0.3 32.1  Source cpu0.alu0.mult64_SB_LUT4_O_5_LC.COUT
Info:  0.0 32.1    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[59] budget 0.000000 ns (3,20) -> (3,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_4_LC.CIN
Info:  0.3 32.3  Source cpu0.alu0.mult64_SB_LUT4_O_4_LC.COUT
Info:  0.0 32.3    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[60] budget 0.000000 ns (3,20) -> (3,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_3_LC.CIN
Info:  0.3 32.6  Source cpu0.alu0.mult64_SB_LUT4_O_3_LC.COUT
Info:  0.7 33.3    Net cpu0.alu0.mult64_SB_LUT4_O_45_I1_SB_CARRY_I0_CO[61] budget 0.660000 ns (3,20) -> (3,20)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_2_LC.I3
Info:  0.9 34.2  Source cpu0.alu0.mult64_SB_LUT4_O_2_LC.O
Info:  2.4 36.6    Net cpu0.alu0.mult64[61] budget 1.777000 ns (3,20) -> (4,18)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 37.9  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  3.5 41.4    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_I1 budget -0.779000 ns (4,18) -> (8,17)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_LC.I1
Info:  1.2 42.6  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_O_LC.O
Info:  3.5 46.1    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3 budget 0.497000 ns (8,17) -> (11,18)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_LC.I3
Info:  0.9 47.0  Source cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_LC.O
Info:  1.8 48.7    Net cpu0.r[13]_SB_DFFE_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I1_I3_SB_LUT4_I3_O budget -0.167000 ns (11,18) -> (12,19)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_I3_SB_LUT4_O_LC.I3
Info:  0.9 49.6  Source cpu0.r[13]_SB_DFFE_Q_2_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_I3_SB_LUT4_O_LC.O
Info:  2.8 52.4    Net cpu0.r[13]_SB_DFFE_Q_2_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_I3 budget -0.471000 ns (12,19) -> (17,19)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_LC.I3
Info:  0.9 53.3  Source cpu0.r[13]_SB_DFFE_Q_2_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_LC.O
Info:  3.6 56.9    Net cpu0.r[13]_SB_DFFE_Q_2_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_1_O budget -0.096000 ns (17,19) -> (21,17)
Info:                Sink cpu0.r[2]_SB_DFFESR_Q_2_DFFLC.I0
Info:  1.2 58.1  Setup cpu0.r[2]_SB_DFFESR_Q_2_DFFLC.I0
Info: 22.7 ns logic, 35.4 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source RX$sb_io.D_IN_0
Info:  4.6  4.6    Net RX$SB_IO_IN budget 16.879000 ns (13,0) -> (2,4)
Info:                Sink uart0.rx_sample_countdown_SB_DFFESS_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_LC.I1
Info:  1.2  5.9  Source uart0.rx_sample_countdown_SB_DFFESS_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  1.8  7.6    Net uart0.rx_sample_countdown_SB_DFFESS_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O budget 6.522000 ns (2,4) -> (2,4)
Info:                Sink uart0.rx_sample_countdown_SB_DFFESS_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_LC.I3
Info:  0.9  8.5  Source uart0.rx_sample_countdown_SB_DFFESS_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_LC.O
Info:  2.4 10.9    Net uart0.rx_clk_SB_DFF_Q_D_SB_LUT4_O_I2 budget 10.923000 ns (2,4) -> (2,7)
Info:                Sink uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 12.2  Source uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 14.0    Net uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I0 budget 8.758000 ns (2,7) -> (2,7)
Info:                Sink uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_LC.I0
Info:  1.2 15.2  Setup uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_LC.I0
Info: 4.6 ns logic, 10.6 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_2_DFFLC.O
Info:  3.0  4.3    Net cpu0.R0[0] budget -2.564000 ns (17,25) -> (21,26)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3  5.6  Source cpu0.alu0.b_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8  7.4    Net cpu0.alu0.b_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_I0 budget -3.376000 ns (21,26) -> (20,26)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3  8.7  Source cpu0.alu0.b_SB_LUT4_O_31_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  2.3 11.0    Net cpu0.alu0.b_SB_LUT4_O_31_I3_SB_LUT4_O_I1 budget -3.087000 ns (20,26) -> (20,26)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_31_I3_SB_LUT4_O_LC.I1
Info:  1.2 12.2  Source cpu0.alu0.b_SB_LUT4_O_31_I3_SB_LUT4_O_LC.O
Info:  3.0 15.2    Net cpu0.alu0.b_SB_LUT4_O_31_I3 budget -2.780000 ns (20,26) -> (17,25)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_31_LC.I3
Info:  0.9 16.0  Source cpu0.alu0.b_SB_LUT4_O_31_LC.O
Info:  5.5 21.5    Net cpu0.alu_b[1] budget -2.182000 ns (17,25) -> (9,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_19_I2_SB_LUT4_O_LC.I3
Info:  0.9 22.4  Source cpu0.alu0.sub_SB_LUT4_O_19_I2_SB_LUT4_O_LC.O
Info:  3.5 25.9    Net cpu0.alu0.sub_SB_LUT4_O_19_I2 budget 3.695000 ns (9,9) -> (2,8)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.I2
Info:  0.6 26.5  Source cpu0.alu0.invertshift_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.0 26.5    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[2] budget 0.000000 ns (2,8) -> (2,8)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_2_LC.CIN
Info:  0.3 26.7  Source cpu0.alu0.invertshift_SB_LUT4_O_2_LC.COUT
Info:  0.7 27.4    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[3] budget 0.660000 ns (2,8) -> (2,8)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_1_LC.I3
Info:  0.9 28.3  Source cpu0.alu0.invertshift_SB_LUT4_O_1_LC.O
Info:  2.4 30.7    Net cpu0.alu0.invertshift[3] budget 3.456000 ns (2,8) -> (2,10)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_I3_4_LC.I3
Info:  0.9 31.6  Source cpu0.alu0.invertshift_SB_LUT4_I3_4_LC.O
Info:  3.0 34.6    Net cpu0.alu0.invertshift_SB_LUT4_I3_4_O budget 4.367000 ns (2,10) -> (2,14)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_B_12_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 35.8  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_B_12_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 38.7    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_12_SB_LUT4_O_I2 budget 3.534000 ns (2,14) -> (4,15)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_B_12_SB_LUT4_O_LC.I2
Info:  1.2 39.9  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_B_12_SB_LUT4_O_LC.O
Info:  6.9 46.8    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_12 budget 4.640000 ns (4,15) -> (25,15)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_DSP.B_3
Info:  0.1 46.9  Setup cpu0.alu0.mult_al_bh_SB_MAC16_O_DSP.B_3
Info: 12.1 ns logic, 34.8 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source TX_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  3.0  4.3    Net TX_SB_LUT4_O_I3 budget 38.263000 ns (2,5) -> (4,2)
Info:                Sink TX_SB_LUT4_O_LC.I3
Info:  0.9  5.2  Source TX_SB_LUT4_O_LC.O
Info:  4.5  9.8    Net TX$SB_IO_OUT budget 38.119999 ns (4,2) -> (15,0)
Info:                Sink TX$sb_io.D_OUT_0
Info: 2.3 ns logic, 7.5 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 12.91 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 58.14 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 15.19 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 46.90 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 9.76 ns

Info: Slack histogram:
Info:  legend: * represents 13 endpoint(s)
Info:          + represents [1,13) endpoint(s)
Info: [  5884,   9599) |****+
Info: [  9599,  13314) |**************+
Info: [ 13314,  17029) |***************+
Info: [ 17029,  20744) |*+
Info: [ 20744,  24459) |*+
Info: [ 24459,  28174) |***************+
Info: [ 28174,  31889) |************************************************************ 
Info: [ 31889,  35604) |****************************+
Info: [ 35604,  39319) |**************+
Info: [ 39319,  43034) |********+
Info: [ 43034,  46749) |**+
Info: [ 46749,  50464) |*****+
Info: [ 50464,  54179) |**********+
Info: [ 54179,  57894) |***********+
Info: [ 57894,  61609) |***************+
Info: [ 61609,  65324) |**********+
Info: [ 65324,  69039) |******************+
Info: [ 69039,  72754) |********************************************************+
Info: [ 72754,  76469) |********************************************+
Info: [ 76469,  80184) |*********************************************************+
