<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>RUM: rum_src/at86rf212_registermap.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.5 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
<h1>rum_src/at86rf212_registermap.h</h1><a href="at86rf212__registermap_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * This file is autogenerated from regxml2include.py</span>
<a name="l00003"></a>00003 <span class="comment"> * Do not modify it, changes will be lost after rebuild.</span>
<a name="l00004"></a>00004 <span class="comment"> */</span>
<a name="l00015"></a>00015 <span class="comment">/*</span>
<a name="l00016"></a>00016 <span class="comment"> * Copyright (c) 2006, Atmel Corporation All rights reserved.</span>
<a name="l00017"></a>00017 <span class="comment"> *</span>
<a name="l00018"></a>00018 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00019"></a>00019 <span class="comment"> * modification, are permitted provided that the following conditions are met:</span>
<a name="l00020"></a>00020 <span class="comment"> *</span>
<a name="l00021"></a>00021 <span class="comment"> * 1. Redistributions of source code must retain the above copyright notice,</span>
<a name="l00022"></a>00022 <span class="comment"> * this list of conditions and the following disclaimer.</span>
<a name="l00023"></a>00023 <span class="comment"> *</span>
<a name="l00024"></a>00024 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright notice,</span>
<a name="l00025"></a>00025 <span class="comment"> * this list of conditions and the following disclaimer in the documentation</span>
<a name="l00026"></a>00026 <span class="comment"> * and/or other materials provided with the distribution.</span>
<a name="l00027"></a>00027 <span class="comment"> *</span>
<a name="l00028"></a>00028 <span class="comment"> * 3. The name of ATMEL may not be used to endorse or promote products derived</span>
<a name="l00029"></a>00029 <span class="comment"> * from this software without specific prior written permission.</span>
<a name="l00030"></a>00030 <span class="comment"> *</span>
<a name="l00031"></a>00031 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY ATMEL ``AS IS'' AND ANY EXPRESS OR IMPLIED</span>
<a name="l00032"></a>00032 <span class="comment"> * WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span>
<a name="l00033"></a>00033 <span class="comment"> * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE EXPRESSLY AND</span>
<a name="l00034"></a>00034 <span class="comment"> * SPECIFICALLY DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT,</span>
<a name="l00035"></a>00035 <span class="comment"> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span>
<a name="l00036"></a>00036 <span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span>
<a name="l00037"></a>00037 <span class="comment"> * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND</span>
<a name="l00038"></a>00038 <span class="comment"> * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00039"></a>00039 <span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<a name="l00040"></a>00040 <span class="comment"> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00041"></a>00041 <span class="comment"> */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#ifndef PHY230_REGISTERMAP_EXTERNAL_H</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define PHY230_REGISTERMAP_EXTERNAL_H</span>
<a name="l00050"></a>00050 <span class="preprocessor"></span>
<a name="l00054"></a><a class="code" href="at86rf212__registermap_8h.html#3ef224e06f9b07c132b98daeb089f9ae">00054</a> <span class="preprocessor">#define RG_TRX_STATUS                    (0x01)</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span>
<a name="l00058"></a><a class="code" href="at86rf212__registermap_8h.html#339adcb56a6dcbb09439a33ea694a34a">00058</a> <span class="preprocessor"># define SR_CCA_DONE                  0x01, 0x80, 7</span>
<a name="l00059"></a>00059 <span class="preprocessor"></span>
<a name="l00062"></a><a class="code" href="at86rf212__registermap_8h.html#538dc968f58c078b4e29d4d70d793354">00062</a> <span class="preprocessor"># define SR_CCA_STATUS                0x01, 0x40, 6</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span><span class="preprocessor"># define SR_reserved_01_3             0x01, 0x20, 5</span>
<a name="l00064"></a>00064 <span class="preprocessor"></span>
<a name="l00067"></a><a class="code" href="at86rf212__registermap_8h.html#bb9dcc6f85b1154d76645b5de64d4835">00067</a> <span class="preprocessor"># define SR_TRX_STATUS                0x01, 0x1f, 0</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span>
<a name="l00071"></a><a class="code" href="at86rf212__registermap_8h.html#58b9a6d64b28fa620d86aa2d87aba5d4">00071</a> <span class="preprocessor">#  define P_ON                     (0)</span>
<a name="l00072"></a>00072 <span class="preprocessor"></span>
<a name="l00075"></a><a class="code" href="at86rf212__registermap_8h.html#9486d08d26658473840dd55ef9d59783">00075</a> <span class="preprocessor">#  define BUSY_RX                  (1)</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span>
<a name="l00079"></a><a class="code" href="at86rf212__registermap_8h.html#9cbdb413702bfd45c35773bee53c4cd3">00079</a> <span class="preprocessor">#  define BUSY_TX                  (2)</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span>
<a name="l00083"></a><a class="code" href="at86rf212__registermap_8h.html#359db88bcffa6b39bdb64ec00ec3a1ae">00083</a> <span class="preprocessor">#  define RX_ON                    (6)</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span>
<a name="l00087"></a><a class="code" href="at86rf212__registermap_8h.html#d9aff3d987888b9d1bcb9fc12d2c996e">00087</a> <span class="preprocessor">#  define TRX_OFF                  (8)</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span>
<a name="l00091"></a><a class="code" href="at86rf212__registermap_8h.html#77a32ac338596fe95ea09d7603d7c295">00091</a> <span class="preprocessor">#  define PLL_ON                   (9)</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>
<a name="l00095"></a><a class="code" href="at86rf212__registermap_8h.html#ff30abea28980912c2e20ce3e8a19981">00095</a> <span class="preprocessor">#  define SLEEP_REG                (15)</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span>
<a name="l00099"></a><a class="code" href="at86rf212__registermap_8h.html#b128af01291fb016509cce7df4de6233">00099</a> <span class="preprocessor">#  define BUSY_RX_AACK             (17)</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span>
<a name="l00103"></a><a class="code" href="at86rf212__registermap_8h.html#4480cfa57a0f162471e351fce3ce72da">00103</a> <span class="preprocessor">#  define BUSY_TX_ARET             (18)</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span>
<a name="l00107"></a><a class="code" href="at86rf212__registermap_8h.html#fddeaef97c7252f303f60355d79bf04c">00107</a> <span class="preprocessor">#  define RX_AACK_ON               (22)</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>
<a name="l00111"></a><a class="code" href="at86rf212__registermap_8h.html#0d659f730692556a1b5e68f54c8ae015">00111</a> <span class="preprocessor">#  define TX_ARET_ON               (25)</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span>
<a name="l00115"></a><a class="code" href="at86rf212__registermap_8h.html#ebdc5763dfca01b36ecf6cbeb641f4b3">00115</a> <span class="preprocessor">#  define RX_ON_NOCLK              (28)</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span>
<a name="l00119"></a><a class="code" href="at86rf212__registermap_8h.html#2457f98235fe05be63025fe6d060709d">00119</a> <span class="preprocessor">#  define RX_AACK_ON_NOCLK         (29)</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>
<a name="l00123"></a><a class="code" href="at86rf212__registermap_8h.html#7098eb6f17c3e17810b64e7e420da376">00123</a> <span class="preprocessor">#  define BUSY_RX_AACK_NOCLK       (30)</span>
<a name="l00124"></a>00124 <span class="preprocessor"></span>
<a name="l00128"></a><a class="code" href="at86rf212__registermap_8h.html#9154e18a2399240c300da352be8c14c5">00128</a> <span class="preprocessor">#define RG_TRX_STATE                     (0x02)</span>
<a name="l00129"></a>00129 <span class="preprocessor"></span>
<a name="l00132"></a><a class="code" href="at86rf212__registermap_8h.html#4692d9ea2770ff145d1c35c513cbf1d6">00132</a> <span class="preprocessor"># define SR_TRAC_STATUS               0x02, 0xe0, 5</span>
<a name="l00133"></a>00133 <span class="preprocessor"></span>
<a name="l00136"></a><a class="code" href="at86rf212__registermap_8h.html#8d912618842812f37fc46356eff73c93">00136</a> <span class="preprocessor"># define SR_TRX_CMD                   0x02, 0x1f, 0</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span>
<a name="l00140"></a><a class="code" href="at86rf212__registermap_8h.html#6d864e31a00add16032f27b5e593b4bb">00140</a> <span class="preprocessor">#  define CMD_NOP                  (0)</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span>
<a name="l00144"></a><a class="code" href="at86rf212__registermap_8h.html#d47eb7bbddce76aba1a636d6b2344997">00144</a> <span class="preprocessor">#  define CMD_TX_START             (2)</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span>
<a name="l00148"></a><a class="code" href="at86rf212__registermap_8h.html#8ecc63755abb125691b00426cba7fe41">00148</a> <span class="preprocessor">#  define CMD_FORCE_TRX_OFF        (3)</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>
<a name="l00152"></a><a class="code" href="at86rf212__registermap_8h.html#5e4387f9db7294eb0e03a97505aac7c0">00152</a> <span class="preprocessor">#  define CMD_RX_ON                (6)</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>
<a name="l00156"></a><a class="code" href="at86rf212__registermap_8h.html#2f2b663a799906d316824bba67572502">00156</a> <span class="preprocessor">#  define CMD_TRX_OFF              (8)</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span>
<a name="l00160"></a><a class="code" href="at86rf212__registermap_8h.html#86eb3f35dbb0833379e005d0a934ed95">00160</a> <span class="preprocessor">#  define CMD_PLL_ON               (9)</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span>
<a name="l00164"></a><a class="code" href="at86rf212__registermap_8h.html#d6f5136f7aac20ec1ce29f42d5dec848">00164</a> <span class="preprocessor">#  define CMD_RX_AACK_ON           (22)</span>
<a name="l00165"></a>00165 <span class="preprocessor"></span>
<a name="l00168"></a><a class="code" href="at86rf212__registermap_8h.html#5f04bddd21dfe883e8b977466192c710">00168</a> <span class="preprocessor">#  define CMD_TX_ARET_ON           (25)</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span>
<a name="l00173"></a><a class="code" href="at86rf212__registermap_8h.html#5025f89755df39a2fdede980b2907eff">00173</a> <span class="preprocessor">#define RG_TRX_CTRL_0                    (0x03)</span>
<a name="l00174"></a>00174 <span class="preprocessor"></span>
<a name="l00178"></a><a class="code" href="at86rf212__registermap_8h.html#1d1e66a62e8f748c93a2143ebc262d15">00178</a> <span class="preprocessor">#define RG_TRX_CTRL_1                    (0x04)</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>
<a name="l00182"></a><a class="code" href="at86rf212__registermap_8h.html#53420a51ab0ad2e5b108d5cbbdf6f3b6">00182</a> <span class="preprocessor"># define SR_TX_AUTO_CRC_ON            0x04, 0x20, 5</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span>
<a name="l00187"></a><a class="code" href="at86rf212__registermap_8h.html#81791c12a60718398f0747eb2e9625d8">00187</a> <span class="preprocessor">#define RG_TRX_CTRL_2                    (0x0c)</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span>
<a name="l00192"></a><a class="code" href="at86rf212__registermap_8h.html#9f9531da551a8a00f688a06d23b5b784">00192</a> <span class="preprocessor">#define RG_RX_CTRL                    (0x0a)</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span>
<a name="l00197"></a><a class="code" href="at86rf212__registermap_8h.html#8379ea2a533ecb90a6b86d54aeb9cc02">00197</a> <span class="preprocessor"># define SR_PAD_IO                    0x03, 0xc0, 6</span>
<a name="l00198"></a>00198 <span class="preprocessor"></span>
<a name="l00201"></a><a class="code" href="at86rf212__registermap_8h.html#436aeabd5823f138f10cf091cd0a70bf">00201</a> <span class="preprocessor"># define SR_PAD_IO_CLKM               0x03, 0x30, 4</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span>
<a name="l00205"></a><a class="code" href="at86rf212__registermap_8h.html#ec5b9e4e8a0a1104f3e9769ba75e26a7">00205</a> <span class="preprocessor">#  define CLKM_2mA                 (0)</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span>
<a name="l00209"></a><a class="code" href="at86rf212__registermap_8h.html#cebdddf184fa7c6cb4af40b3dbf82a43">00209</a> <span class="preprocessor">#  define CLKM_4mA                 (1)</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span>
<a name="l00213"></a><a class="code" href="at86rf212__registermap_8h.html#7eee4c319e539e36df0b1631afa9ba39">00213</a> <span class="preprocessor">#  define CLKM_6mA                 (2)</span>
<a name="l00214"></a>00214 <span class="preprocessor"></span>
<a name="l00217"></a><a class="code" href="at86rf212__registermap_8h.html#7d0f966ab0ee309e3811a90d266fe0db">00217</a> <span class="preprocessor">#  define CLKM_8mA                 (3)</span>
<a name="l00218"></a>00218 <span class="preprocessor"></span>
<a name="l00221"></a><a class="code" href="at86rf212__registermap_8h.html#3517409068f4c36eedae73ed8ffead13">00221</a> <span class="preprocessor"># define SR_CLKM_SHA_SEL              0x03, 0x08, 3</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span>
<a name="l00225"></a><a class="code" href="at86rf212__registermap_8h.html#c108f260911d536daba845f79a0c7eff">00225</a> <span class="preprocessor"># define SR_CLKM_CTRL                 0x03, 0x07, 0</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>
<a name="l00229"></a><a class="code" href="at86rf212__registermap_8h.html#8b5c9f2c90ab0959ca07733bdda0bfd3">00229</a> <span class="preprocessor">#  define CLKM_no_clock            (0)</span>
<a name="l00230"></a>00230 <span class="preprocessor"></span>
<a name="l00233"></a><a class="code" href="at86rf212__registermap_8h.html#156a5c1dbce856cd6be41ff6f75fd716">00233</a> <span class="preprocessor">#  define CLKM_1MHz                (1)</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span>
<a name="l00237"></a><a class="code" href="at86rf212__registermap_8h.html#57050bc6eac873bffda4717cdd431d5b">00237</a> <span class="preprocessor">#  define CLKM_2MHz                (2)</span>
<a name="l00238"></a>00238 <span class="preprocessor"></span>
<a name="l00241"></a><a class="code" href="at86rf212__registermap_8h.html#c85189ac649a877e87f89fe76c28617a">00241</a> <span class="preprocessor">#  define CLKM_4MHz                (3)</span>
<a name="l00242"></a>00242 <span class="preprocessor"></span>
<a name="l00245"></a><a class="code" href="at86rf212__registermap_8h.html#443c321533a0b6293daa5b23c7c7ddff">00245</a> <span class="preprocessor">#  define CLKM_8MHz                (4)</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span>
<a name="l00249"></a><a class="code" href="at86rf212__registermap_8h.html#14564418dadec2a4d50a8e7a4f6f1747">00249</a> <span class="preprocessor">#  define CLKM_16MHz               (5)</span>
<a name="l00250"></a>00250 <span class="preprocessor"></span>
<a name="l00254"></a><a class="code" href="at86rf212__registermap_8h.html#102bbda4e4354e6c5d42d73a8202476d">00254</a> <span class="preprocessor">#define RG_PHY_TX_PWR                    (0x05)</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span>
<a name="l00258"></a><a class="code" href="at86rf212__registermap_8h.html#1706103ab93bdd0315d0bf718a2be8fc">00258</a> <span class="preprocessor"># define SR_PA_BOOST                  0x05, 0x80, 7</span>
<a name="l00259"></a>00259 <span class="preprocessor"></span>
<a name="l00262"></a><a class="code" href="at86rf212__registermap_8h.html#8c9c3f8e1154f016fbccffcee7bbf82d">00262</a> <span class="preprocessor"># define SR_GC_PA                     0x05, 0x60, 5</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span>
<a name="l00266"></a><a class="code" href="at86rf212__registermap_8h.html#34ec89db5926c2c2348dbc587629a9e8">00266</a> <span class="preprocessor"># define SR_TX_PWR                    0x05, 0x1f, 0</span>
<a name="l00267"></a>00267 <span class="preprocessor"></span>
<a name="l00271"></a><a class="code" href="at86rf212__registermap_8h.html#d1d60be2e5a79f872e2da65ff35dd90a">00271</a> <span class="preprocessor">#define RG_PHY_RSSI                      (0x06)</span>
<a name="l00272"></a>00272 <span class="preprocessor"></span><span class="preprocessor"># define SR_reserved_06_1             0x06, 0xe0, 5</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span>
<a name="l00276"></a><a class="code" href="at86rf212__registermap_8h.html#e4a0fbc6bd43fdcb0272429f5b6edb86">00276</a> <span class="preprocessor"># define SR_RSSI                      0x06, 0x1f, 0</span>
<a name="l00277"></a>00277 <span class="preprocessor"></span>
<a name="l00279"></a><a class="code" href="at86rf212__registermap_8h.html#3be4cf6d4bde1365ea5f7271de52366f">00279</a> <span class="preprocessor">#define SR_RND_VALUE                 0x06, 0x60, 5</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span>
<a name="l00284"></a><a class="code" href="at86rf212__registermap_8h.html#4caa8e52e3f9ad2217864df65fdfd501">00284</a> <span class="preprocessor">#define RG_PHY_ED_LEVEL                  (0x07)</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span>
<a name="l00288"></a><a class="code" href="at86rf212__registermap_8h.html#d3dfe6a9893970f735e520a6c4376c36">00288</a> <span class="preprocessor"># define SR_ED_LEVEL                  0x07, 0xff, 0</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span>
<a name="l00293"></a><a class="code" href="at86rf212__registermap_8h.html#16019b8196d6eb4a2bbf28c3bfe9112d">00293</a> <span class="preprocessor">#define RG_PHY_CC_CCA                    (0x08)</span>
<a name="l00294"></a>00294 <span class="preprocessor"></span>
<a name="l00297"></a><a class="code" href="at86rf212__registermap_8h.html#e6e0a8254e3c2dadc1b727c43d204d1f">00297</a> <span class="preprocessor"># define SR_CCA_REQUEST               0x08, 0x80, 7</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span>
<a name="l00301"></a><a class="code" href="at86rf212__registermap_8h.html#5f1683f4ba650a0737bf0a4cce54da51">00301</a> <span class="preprocessor"># define SR_CCA_MODE                  0x08, 0x60, 5</span>
<a name="l00302"></a>00302 <span class="preprocessor"></span>
<a name="l00305"></a><a class="code" href="at86rf212__registermap_8h.html#4b9bff87f5d63f845e3fad83286624db">00305</a> <span class="preprocessor"># define SR_CHANNEL                   0x08, 0x1f, 0</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span>
<a name="l00310"></a><a class="code" href="at86rf212__registermap_8h.html#363aeed705736bd833f6c66e101c2e65">00310</a> <span class="preprocessor">#define RG_CCA_THRES                     (0x09)</span>
<a name="l00311"></a>00311 <span class="preprocessor"></span>
<a name="l00314"></a><a class="code" href="at86rf212__registermap_8h.html#686729754848fcb20871651e02056a2b">00314</a> <span class="preprocessor"># define SR_CCA_CS_THRES              0x09, 0xf0, 4</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span>
<a name="l00318"></a><a class="code" href="at86rf212__registermap_8h.html#5d49fade58407955545f861fc65078b9">00318</a> <span class="preprocessor"># define SR_CCA_ED_THRES              0x09, 0x0f, 0</span>
<a name="l00319"></a>00319 <span class="preprocessor"></span>
<a name="l00323"></a><a class="code" href="at86rf212__registermap_8h.html#905b648376932649f2af990f20a03df6">00323</a> <span class="preprocessor">#define RG_IRQ_MASK                      (0x0e)</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span>
<a name="l00327"></a><a class="code" href="at86rf212__registermap_8h.html#480aa0e845fd502901a0108a4f378200">00327</a> <span class="preprocessor"># define SR_IRQ_MASK                  0x0e, 0xff, 0</span>
<a name="l00328"></a>00328 <span class="preprocessor"></span>
<a name="l00332"></a><a class="code" href="at86rf212__registermap_8h.html#7dec4b1e3d3bfd3e9f6c243abc4f008e">00332</a> <span class="preprocessor">#define RG_IRQ_STATUS                    (0x0f)</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span>
<a name="l00336"></a><a class="code" href="at86rf212__registermap_8h.html#ae03205e6b2a189e1b9bda92e1ee604a">00336</a> <span class="preprocessor"># define SR_IRQ_7_BAT_LOW             0x0f, 0x80, 7</span>
<a name="l00337"></a>00337 <span class="preprocessor"></span>
<a name="l00340"></a><a class="code" href="at86rf212__registermap_8h.html#db8c4007349ac500d0777ca4eea98b1c">00340</a> <span class="preprocessor"># define SR_IRQ_6_TRX_UR              0x0f, 0x40, 6</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span>
<a name="l00344"></a><a class="code" href="at86rf212__registermap_8h.html#a32ab072b1049d92d8bd2856eaaf4878">00344</a> <span class="preprocessor"># define SR_IRQ_5                     0x0f, 0x20, 5</span>
<a name="l00345"></a>00345 <span class="preprocessor"></span>
<a name="l00348"></a><a class="code" href="at86rf212__registermap_8h.html#97ae5262ea00ba1ed5f7d0eec22480ac">00348</a> <span class="preprocessor"># define SR_IRQ_4                     0x0f, 0x10, 4</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span>
<a name="l00352"></a><a class="code" href="at86rf212__registermap_8h.html#6021946abb69a091ba5057a9d6698a2a">00352</a> <span class="preprocessor"># define SR_IRQ_3_TRX_END             0x0f, 0x08, 3</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span>
<a name="l00356"></a><a class="code" href="at86rf212__registermap_8h.html#46f82e2b9ccfbef2c593ae4df2f1234b">00356</a> <span class="preprocessor"># define SR_IRQ_2_RX_START            0x0f, 0x04, 2</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span>
<a name="l00360"></a><a class="code" href="at86rf212__registermap_8h.html#9a2818dcaf395af7975e876073197ed3">00360</a> <span class="preprocessor"># define SR_IRQ_1_PLL_UNLOCK          0x0f, 0x02, 1</span>
<a name="l00361"></a>00361 <span class="preprocessor"></span>
<a name="l00364"></a><a class="code" href="at86rf212__registermap_8h.html#8e5ec061de5070d0cbfcd548fcd65abe">00364</a> <span class="preprocessor"># define SR_IRQ_0_PLL_LOCK            0x0f, 0x01, 0</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span>
<a name="l00369"></a><a class="code" href="at86rf212__registermap_8h.html#5f8811938f2f1f073d35ff0a54ee830a">00369</a> <span class="preprocessor">#define RG_VREG_CTRL                     (0x10)</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span>
<a name="l00373"></a><a class="code" href="at86rf212__registermap_8h.html#f01689ee537964b6e4299407d78e765c">00373</a> <span class="preprocessor"># define SR_AVREG_EXT                 0x10, 0x80, 7</span>
<a name="l00374"></a>00374 <span class="preprocessor"></span>
<a name="l00377"></a><a class="code" href="at86rf212__registermap_8h.html#e46a53265da3903a36fd7443469007ca">00377</a> <span class="preprocessor"># define SR_AVDD_OK                   0x10, 0x40, 6</span>
<a name="l00378"></a>00378 <span class="preprocessor"></span>
<a name="l00381"></a><a class="code" href="at86rf212__registermap_8h.html#31221f367566a71528f0f938062b4eae">00381</a> <span class="preprocessor"># define SR_AVREG_TRIM                0x10, 0x30, 4</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span>
<a name="l00385"></a><a class="code" href="at86rf212__registermap_8h.html#5365ba8dbc91a492d823f5e4274431e9">00385</a> <span class="preprocessor">#  define AVREG_1_80V              (0)</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span>
<a name="l00389"></a><a class="code" href="at86rf212__registermap_8h.html#9c3469ee4d83180460d3686cc5e3b858">00389</a> <span class="preprocessor">#  define AVREG_1_75V              (1)</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span>
<a name="l00393"></a><a class="code" href="at86rf212__registermap_8h.html#20c333e444cdca43f3e9a3f56a21b87a">00393</a> <span class="preprocessor">#  define AVREG_1_84V              (2)</span>
<a name="l00394"></a>00394 <span class="preprocessor"></span>
<a name="l00397"></a><a class="code" href="at86rf212__registermap_8h.html#63042e0d222eefd9d136fb776aa0bab6">00397</a> <span class="preprocessor">#  define AVREG_1_88V              (3)</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span>
<a name="l00401"></a><a class="code" href="at86rf212__registermap_8h.html#34016d852ff6d66f974988838953dd22">00401</a> <span class="preprocessor"># define SR_DVREG_EXT                 0x10, 0x08, 3</span>
<a name="l00402"></a>00402 <span class="preprocessor"></span>
<a name="l00405"></a><a class="code" href="at86rf212__registermap_8h.html#3959d646551d9f2aab65a74297a3adf5">00405</a> <span class="preprocessor"># define SR_DVDD_OK                   0x10, 0x04, 2</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span>
<a name="l00409"></a><a class="code" href="at86rf212__registermap_8h.html#a98350feff174787e1580af642164dd9">00409</a> <span class="preprocessor"># define SR_DVREG_TRIM                0x10, 0x03, 0</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span>
<a name="l00413"></a><a class="code" href="at86rf212__registermap_8h.html#a41a4968869cdbe33e23b8d07ed1f8b1">00413</a> <span class="preprocessor">#  define DVREG_1_80V              (0)</span>
<a name="l00414"></a>00414 <span class="preprocessor"></span>
<a name="l00417"></a><a class="code" href="at86rf212__registermap_8h.html#a611c625752b567078cc2d0228a0a86f">00417</a> <span class="preprocessor">#  define DVREG_1_75V              (1)</span>
<a name="l00418"></a>00418 <span class="preprocessor"></span>
<a name="l00421"></a><a class="code" href="at86rf212__registermap_8h.html#8be344564d3208a5988c4fd081339cf8">00421</a> <span class="preprocessor">#  define DVREG_1_84V              (2)</span>
<a name="l00422"></a>00422 <span class="preprocessor"></span>
<a name="l00425"></a><a class="code" href="at86rf212__registermap_8h.html#d80d2fc26c2dfe0d2e4a472c93a09db1">00425</a> <span class="preprocessor">#  define DVREG_1_88V              (3)</span>
<a name="l00426"></a>00426 <span class="preprocessor"></span>
<a name="l00430"></a><a class="code" href="at86rf212__registermap_8h.html#b47fb56bf39aa80785b9c803ac68bdcd">00430</a> <span class="preprocessor">#define RG_BATMON                        (0x11)</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span><span class="preprocessor"># define SR_reserved_11_1             0x11, 0xc0, 6</span>
<a name="l00432"></a>00432 <span class="preprocessor"></span>
<a name="l00435"></a><a class="code" href="at86rf212__registermap_8h.html#cff72bdcbf66f9ef80b51797328f04b4">00435</a> <span class="preprocessor"># define SR_BATMON_OK                 0x11, 0x20, 5</span>
<a name="l00436"></a>00436 <span class="preprocessor"></span>
<a name="l00439"></a><a class="code" href="at86rf212__registermap_8h.html#aade16ed1ba624efbf6a71cb66af9d0f">00439</a> <span class="preprocessor"># define SR_BATMON_HR                 0x11, 0x10, 4</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span>
<a name="l00443"></a><a class="code" href="at86rf212__registermap_8h.html#f4d8678ff08d67835ed9fde2e063e524">00443</a> <span class="preprocessor"># define SR_BATMON_VTH                0x11, 0x0f, 0</span>
<a name="l00444"></a>00444 <span class="preprocessor"></span>
<a name="l00448"></a><a class="code" href="at86rf212__registermap_8h.html#cc9cb84a4de2da69f74351048c08d5c5">00448</a> <span class="preprocessor">#define RG_XOSC_CTRL                     (0x12)</span>
<a name="l00449"></a>00449 <span class="preprocessor"></span>
<a name="l00452"></a><a class="code" href="at86rf212__registermap_8h.html#e0db0c571771a4bea8e5f5f9d5df44e6">00452</a> <span class="preprocessor"># define SR_XTAL_MODE                 0x12, 0xf0, 4</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span>
<a name="l00456"></a><a class="code" href="at86rf212__registermap_8h.html#5586abff93c61b2b6c0e5c69db490781">00456</a> <span class="preprocessor"># define SR_XTAL_TRIM                 0x12, 0x0f, 0</span>
<a name="l00457"></a>00457 <span class="preprocessor"></span>
<a name="l00463"></a><a class="code" href="at86rf212__registermap_8h.html#6b7353cc2fb7f14b616c59fe073d61ee">00463</a> <span class="preprocessor">#define RG_CC_CTRL_0                      (0x13)  </span>
<a name="l00464"></a><a class="code" href="at86rf212__registermap_8h.html#67d3373cff49fc1e2a5531fc6e2657bd">00464</a> <span class="preprocessor">#define RG_CC_CTRL_1                      (0x14)  </span>
<a name="l00465"></a>00465 <span class="preprocessor"></span>
<a name="l00471"></a><a class="code" href="at86rf212__registermap_8h.html#b220c6ee123c7e8c4df8339ef27ae36c">00471</a> <span class="preprocessor"># define SR_CC_BAND                   0x14, 0x07, 0</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span>
<a name="l00476"></a><a class="code" href="at86rf212__registermap_8h.html#2afdc508e480ad5a950217b82e183e5f">00476</a> <span class="preprocessor">#define RG_RF_CTRL_0                     (0x16)</span>
<a name="l00477"></a>00477 <span class="preprocessor"></span>
<a name="l00480"></a><a class="code" href="at86rf212__registermap_8h.html#eb31431d7da7cdc4ce2362cc4fe18ba5">00480</a> <span class="preprocessor"># define SR_GC_TX_OFFS                0x16, 0x03, 0</span>
<a name="l00481"></a>00481 <span class="preprocessor"></span>
<a name="l00485"></a><a class="code" href="at86rf212__registermap_8h.html#6e1e5bbc54be46b1bba0cf16868a9922">00485</a> <span class="preprocessor">#define RG_FTN_CTRL                      (0x18)</span>
<a name="l00486"></a>00486 <span class="preprocessor"></span>
<a name="l00489"></a><a class="code" href="at86rf212__registermap_8h.html#1a77552f46a81081a7c06ce03b855427">00489</a> <span class="preprocessor"># define SR_FTN_START                 0x18, 0x80, 7</span>
<a name="l00490"></a>00490 <span class="preprocessor"></span><span class="preprocessor"># define SR_reserved_18_2             0x18, 0x40, 6</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span>
<a name="l00494"></a><a class="code" href="at86rf212__registermap_8h.html#632aec39b7cb926f5e7b933e774483b7">00494</a> <span class="preprocessor"># define SR_FTNV                      0x18, 0x3f, 0</span>
<a name="l00495"></a>00495 <span class="preprocessor"></span>
<a name="l00499"></a><a class="code" href="at86rf212__registermap_8h.html#fb542fb00a49cbbc9896977b912cf435">00499</a> <span class="preprocessor">#define RG_RF_CTRL_1                     (0x19)</span>
<a name="l00500"></a>00500 <span class="preprocessor"></span>
<a name="l00504"></a><a class="code" href="at86rf212__registermap_8h.html#a6916dc7c962c78af9a11fa86388c097">00504</a> <span class="preprocessor">#define RG_PLL_CF                        (0x1a)</span>
<a name="l00505"></a>00505 <span class="preprocessor"></span>
<a name="l00508"></a><a class="code" href="at86rf212__registermap_8h.html#d0563f355d208198921545ec804038eb">00508</a> <span class="preprocessor"># define SR_PLL_CF_START              0x1a, 0x80, 7</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span><span class="preprocessor"># define SR_reserved_1a_2             0x1a, 0x70, 4</span>
<a name="l00510"></a>00510 <span class="preprocessor"></span>
<a name="l00513"></a><a class="code" href="at86rf212__registermap_8h.html#34b14f84f79021492a516db79afca325">00513</a> <span class="preprocessor"># define SR_PLL_CF                    0x1a, 0x0f, 0</span>
<a name="l00514"></a>00514 <span class="preprocessor"></span>
<a name="l00518"></a><a class="code" href="at86rf212__registermap_8h.html#cd8356b2e26de3de8ce5df0bc8ac52b6">00518</a> <span class="preprocessor">#define RG_PLL_DCU                       (0x1b)</span>
<a name="l00519"></a>00519 <span class="preprocessor"></span>
<a name="l00522"></a><a class="code" href="at86rf212__registermap_8h.html#9403a03b192bcd225d457872e7738a2e">00522</a> <span class="preprocessor"># define SR_PLL_DCU_START             0x1b, 0x80, 7</span>
<a name="l00523"></a>00523 <span class="preprocessor"></span><span class="preprocessor"># define SR_reserved_1b_2             0x1b, 0x40, 6</span>
<a name="l00524"></a>00524 <span class="preprocessor"></span>
<a name="l00527"></a><a class="code" href="at86rf212__registermap_8h.html#c166dbf8c8d45354650d4bfac39384e8">00527</a> <span class="preprocessor"># define SR_PLL_DCUW                  0x1b, 0x3f, 0</span>
<a name="l00528"></a>00528 <span class="preprocessor"></span>
<a name="l00532"></a><a class="code" href="at86rf212__registermap_8h.html#72ebcdb3490edf9a0af95c5feba492fc">00532</a> <span class="preprocessor">#define RG_PART_NUM                      (0x1c)</span>
<a name="l00533"></a>00533 <span class="preprocessor"></span>
<a name="l00536"></a><a class="code" href="at86rf212__registermap_8h.html#86814793c58e9f4073ef30d8949caa64">00536</a> <span class="preprocessor"># define SR_PART_NUM                  0x1c, 0xff, 0</span>
<a name="l00537"></a>00537 <span class="preprocessor"></span>
<a name="l00540"></a>00540 <span class="preprocessor">#  define RF230                    (2)</span>
<a name="l00541"></a>00541 <span class="preprocessor"></span>
<a name="l00545"></a><a class="code" href="at86rf212__registermap_8h.html#c1888aaec44899f2a3d7856b757533e8">00545</a> <span class="preprocessor">#define RG_VERSION_NUM                   (0x1d)</span>
<a name="l00546"></a>00546 <span class="preprocessor"></span>
<a name="l00549"></a><a class="code" href="at86rf212__registermap_8h.html#50fb0901d041a58241024a7fceeed4eb">00549</a> <span class="preprocessor"># define SR_VERSION_NUM               0x1d, 0xff, 0</span>
<a name="l00550"></a>00550 <span class="preprocessor"></span>
<a name="l00554"></a><a class="code" href="at86rf212__registermap_8h.html#3514dae6641c832c5223c74151544f17">00554</a> <span class="preprocessor">#define RG_MAN_ID_0                      (0x1e)</span>
<a name="l00555"></a>00555 <span class="preprocessor"></span>
<a name="l00558"></a><a class="code" href="at86rf212__registermap_8h.html#9b3bf8469a3d19c04b2eeb054805b5ca">00558</a> <span class="preprocessor"># define SR_MAN_ID_0                  0x1e, 0xff, 0</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span>
<a name="l00563"></a><a class="code" href="at86rf212__registermap_8h.html#6c961f3a2c267656eb8d90c103ab96aa">00563</a> <span class="preprocessor">#define RG_MAN_ID_1                      (0x1f)</span>
<a name="l00564"></a>00564 <span class="preprocessor"></span>
<a name="l00567"></a><a class="code" href="at86rf212__registermap_8h.html#5d7bb789c1d22e5affc431c2da159ee3">00567</a> <span class="preprocessor"># define SR_MAN_ID_1                  0x1f, 0xff, 0</span>
<a name="l00568"></a>00568 <span class="preprocessor"></span>
<a name="l00572"></a><a class="code" href="at86rf212__registermap_8h.html#7eb78713946ea45d4b96dea4fdfd635b">00572</a> <span class="preprocessor">#define RG_SHORT_ADDR_0                  (0x20)</span>
<a name="l00573"></a>00573 <span class="preprocessor"></span>
<a name="l00576"></a><a class="code" href="at86rf212__registermap_8h.html#bc40b10425ae029cec5fd5a12a63fd06">00576</a> <span class="preprocessor"># define SR_SHORT_ADDR_0              0x20, 0xff, 0</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span>
<a name="l00581"></a><a class="code" href="at86rf212__registermap_8h.html#a60598fa1041cdf9caa245cc9fbd52cd">00581</a> <span class="preprocessor">#define RG_SHORT_ADDR_1                  (0x21)</span>
<a name="l00582"></a>00582 <span class="preprocessor"></span>
<a name="l00585"></a><a class="code" href="at86rf212__registermap_8h.html#20d38a58a04bd837b188481663eb0881">00585</a> <span class="preprocessor"># define SR_SHORT_ADDR_1              0x21, 0xff, 0</span>
<a name="l00586"></a>00586 <span class="preprocessor"></span>
<a name="l00590"></a><a class="code" href="at86rf212__registermap_8h.html#7e9a100296620bd87365a5355e3ff28d">00590</a> <span class="preprocessor">#define RG_PAN_ID_0                      (0x22)</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span>
<a name="l00594"></a><a class="code" href="at86rf212__registermap_8h.html#37f4a6b0b459f570d273441b9bd9f6ca">00594</a> <span class="preprocessor"># define SR_PAN_ID_0                  0x22, 0xff, 0</span>
<a name="l00595"></a>00595 <span class="preprocessor"></span>
<a name="l00599"></a><a class="code" href="at86rf212__registermap_8h.html#30cf03f218f9c36554315f737abbedd5">00599</a> <span class="preprocessor">#define RG_PAN_ID_1                      (0x23)</span>
<a name="l00600"></a>00600 <span class="preprocessor"></span>
<a name="l00603"></a><a class="code" href="at86rf212__registermap_8h.html#a63cf604ad5163f4b9137866406db053">00603</a> <span class="preprocessor"># define SR_PAN_ID_1                  0x23, 0xff, 0</span>
<a name="l00604"></a>00604 <span class="preprocessor"></span>
<a name="l00608"></a><a class="code" href="at86rf212__registermap_8h.html#15e749d4ff747c1066a644142088c354">00608</a> <span class="preprocessor">#define RG_IEEE_ADDR_0                   (0x24)</span>
<a name="l00609"></a>00609 <span class="preprocessor"></span>
<a name="l00612"></a><a class="code" href="at86rf212__registermap_8h.html#062b2aedd0afcb6a0ebac4c720ab5415">00612</a> <span class="preprocessor"># define SR_IEEE_ADDR_0               0x24, 0xff, 0</span>
<a name="l00613"></a>00613 <span class="preprocessor"></span>
<a name="l00617"></a><a class="code" href="at86rf212__registermap_8h.html#1446d842abbb6236c0cc6e81aa55afd5">00617</a> <span class="preprocessor">#define RG_IEEE_ADDR_1                   (0x25)</span>
<a name="l00618"></a>00618 <span class="preprocessor"></span>
<a name="l00621"></a><a class="code" href="at86rf212__registermap_8h.html#9e2d8966a67208374a77456a92e73b06">00621</a> <span class="preprocessor"># define SR_IEEE_ADDR_1               0x25, 0xff, 0</span>
<a name="l00622"></a>00622 <span class="preprocessor"></span>
<a name="l00626"></a><a class="code" href="at86rf212__registermap_8h.html#ddc18e32ea6a4e7090d003a065325a07">00626</a> <span class="preprocessor">#define RG_IEEE_ADDR_2                   (0x26)</span>
<a name="l00627"></a>00627 <span class="preprocessor"></span>
<a name="l00630"></a><a class="code" href="at86rf212__registermap_8h.html#e08d2d64e6689520ff0ad276abdbfaea">00630</a> <span class="preprocessor"># define SR_IEEE_ADDR_2               0x26, 0xff, 0</span>
<a name="l00631"></a>00631 <span class="preprocessor"></span>
<a name="l00635"></a><a class="code" href="at86rf212__registermap_8h.html#4363d1043e3ca7fd103c8671a7bb816c">00635</a> <span class="preprocessor">#define RG_IEEE_ADDR_3                   (0x27)</span>
<a name="l00636"></a>00636 <span class="preprocessor"></span>
<a name="l00639"></a><a class="code" href="at86rf212__registermap_8h.html#ba11103f9081376abec3a97f7a68af44">00639</a> <span class="preprocessor"># define SR_IEEE_ADDR_3               0x27, 0xff, 0</span>
<a name="l00640"></a>00640 <span class="preprocessor"></span>
<a name="l00644"></a><a class="code" href="at86rf212__registermap_8h.html#0af60fe759f1fb20a5fd1f1a6485ef55">00644</a> <span class="preprocessor">#define RG_IEEE_ADDR_4                   (0x28)</span>
<a name="l00645"></a>00645 <span class="preprocessor"></span>
<a name="l00648"></a><a class="code" href="at86rf212__registermap_8h.html#ff361db3696644724fe85c3ed1da6b7c">00648</a> <span class="preprocessor"># define SR_IEEE_ADDR_4               0x28, 0xff, 0</span>
<a name="l00649"></a>00649 <span class="preprocessor"></span>
<a name="l00653"></a><a class="code" href="at86rf212__registermap_8h.html#51e16dcb63978ac7f2da04f1d22f64d5">00653</a> <span class="preprocessor">#define RG_IEEE_ADDR_5                   (0x29)</span>
<a name="l00654"></a>00654 <span class="preprocessor"></span>
<a name="l00657"></a><a class="code" href="at86rf212__registermap_8h.html#47f7dbda255efeff5b7ea22838491e1f">00657</a> <span class="preprocessor"># define SR_IEEE_ADDR_5               0x29, 0xff, 0</span>
<a name="l00658"></a>00658 <span class="preprocessor"></span>
<a name="l00662"></a><a class="code" href="at86rf212__registermap_8h.html#7a08fe5c18ce6b6aab8258e60437dbbd">00662</a> <span class="preprocessor">#define RG_IEEE_ADDR_6                   (0x2a)</span>
<a name="l00663"></a>00663 <span class="preprocessor"></span>
<a name="l00666"></a><a class="code" href="at86rf212__registermap_8h.html#6733551ad5cdee21f212e280136f97c8">00666</a> <span class="preprocessor"># define SR_IEEE_ADDR_6               0x2a, 0xff, 0</span>
<a name="l00667"></a>00667 <span class="preprocessor"></span>
<a name="l00671"></a><a class="code" href="at86rf212__registermap_8h.html#fc4833334492f3f1ca57d51f96a4a925">00671</a> <span class="preprocessor">#define RG_IEEE_ADDR_7                   (0x2b)</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span>
<a name="l00675"></a><a class="code" href="at86rf212__registermap_8h.html#706adafa1b6c2a38b9ff7da162b872ef">00675</a> <span class="preprocessor"># define SR_IEEE_ADDR_7               0x2b, 0xff, 0</span>
<a name="l00676"></a>00676 <span class="preprocessor"></span>
<a name="l00680"></a><a class="code" href="at86rf212__registermap_8h.html#b2da8c4ed2522d98bc6b1d537cb82e33">00680</a> <span class="preprocessor">#define RG_XAH_CTRL                      (0x2c)</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span>
<a name="l00684"></a><a class="code" href="at86rf212__registermap_8h.html#1c29b8561f46d5949033e45c4a0ddcd1">00684</a> <span class="preprocessor"># define SR_MAX_FRAME_RETRIES         0x2c, 0xf0, 4</span>
<a name="l00685"></a>00685 <span class="preprocessor"></span>
<a name="l00688"></a><a class="code" href="at86rf212__registermap_8h.html#90d23d615a36396e2d4ce50fc1126a60">00688</a> <span class="preprocessor"># define SR_MAX_CSMA_RETRIES          0x2c, 0x0e, 1</span>
<a name="l00689"></a>00689 <span class="preprocessor"></span><span class="preprocessor"># define SR_reserved_2c_3             0x2c, 0x01, 0</span>
<a name="l00690"></a>00690 <span class="preprocessor"></span>
<a name="l00694"></a><a class="code" href="at86rf212__registermap_8h.html#0be03a19a6b1cf46a550cd0a5dc1b55b">00694</a> <span class="preprocessor">#define RG_CSMA_SEED_0                   (0x2d)</span>
<a name="l00695"></a>00695 <span class="preprocessor"></span>
<a name="l00698"></a><a class="code" href="at86rf212__registermap_8h.html#e8bf985b1b29653c7c60d0b97f8dfe77">00698</a> <span class="preprocessor"># define SR_CSMA_SEED_0               0x2d, 0xff, 0</span>
<a name="l00699"></a>00699 <span class="preprocessor"></span>
<a name="l00703"></a><a class="code" href="at86rf212__registermap_8h.html#d13c7575f9673b164a24725b3046afd3">00703</a> <span class="preprocessor">#define RG_CSMA_SEED_1                   (0x2e)</span>
<a name="l00704"></a>00704 <span class="preprocessor"></span>
<a name="l00707"></a><a class="code" href="at86rf212__registermap_8h.html#5c34ba9a75fedbe5c8366f6631f183ae">00707</a> <span class="preprocessor"># define SR_MIN_BE                    0x2e, 0xc0, 6</span>
<a name="l00708"></a>00708 <span class="preprocessor"></span><span class="preprocessor"># define SR_reserved_2e_2             0x2e, 0x30, 4</span>
<a name="l00709"></a>00709 <span class="preprocessor"></span>
<a name="l00712"></a><a class="code" href="at86rf212__registermap_8h.html#0111e087406382c6197244d030b39dac">00712</a> <span class="preprocessor"># define SR_I_AM_COORD                0x2e, 0x08, 3</span>
<a name="l00713"></a>00713 <span class="preprocessor"></span>
<a name="l00716"></a><a class="code" href="at86rf212__registermap_8h.html#241aa49cdb91c3abad40cc050e10b144">00716</a> <span class="preprocessor"># define SR_CSMA_SEED_1               0x2e, 0x07, 0</span>
<a name="l00717"></a>00717 <span class="preprocessor"></span>
<a name="l00719"></a><a class="code" href="at86rf212__registermap_8h.html#27a2452254bf5ec820d5f60254cc5c80">00719</a> <span class="preprocessor">#define RG_CSMA_BE                      0x2f</span>
<a name="l00720"></a>00720 <span class="preprocessor"></span>
<a name="l00722"></a>00722 <span class="preprocessor">#define RG_RX_SYN                        0x15</span>
<a name="l00723"></a>00723 <span class="preprocessor"></span>
<a name="l00725"></a><a class="code" href="at86rf212__registermap_8h.html#e9477feb3c263ec41f78b52c22ea863d">00725</a> <span class="preprocessor">#define RG_XAH_CTRL_1                      0x17</span>
<a name="l00726"></a>00726 <span class="preprocessor"></span>
<a name="l00727"></a>00727 <span class="preprocessor">#define SR_AACK_UPLD_RES_FT         0x17, 0x10, 4</span>
<a name="l00728"></a>00728 <span class="preprocessor"></span><span class="preprocessor">#define SR_AACK_FLTR_RES_FT         0x17, 0x20, 5</span>
<a name="l00729"></a>00729 <span class="preprocessor"></span><span class="preprocessor">#define SR_AACK_ACK_TIME            0x17, 0x04, 2</span>
<a name="l00730"></a>00730 <span class="preprocessor"></span>
<a name="l00731"></a>00731 
<a name="l00733"></a><a class="code" href="at86rf212__registermap_8h.html#965e63c5144865f3e88d85a714362e68">00733</a> <span class="preprocessor">#define RG_XAH_CTRL_0                     (0x2c)</span>
<a name="l00734"></a>00734 <span class="preprocessor"></span>
<a name="l00736"></a><a class="code" href="at86rf212__registermap_8h.html#f72185a3c627bf76403dc38f3c356a26">00736</a> <span class="preprocessor">#define RG_RX_SYN                        0x15</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span>
<a name="l00738"></a><a class="code" href="at86rf212__registermap_8h.html#c288c78e0cf37d85b4bf008891bc98e8">00738</a> <span class="preprocessor">#define SR_RX_PDT_LEVEL              0x15, 0x0f, 0</span>
<a name="l00739"></a>00739 <span class="preprocessor"></span>
<a name="l00748"></a><a class="code" href="at86rf212__registermap_8h.html#51aa7ee1cebbfc3c0cf1aea8c98f2b84">00748</a> <span class="preprocessor">#define BPSK_20         0x20     </span>
<a name="l00749"></a><a class="code" href="at86rf212__registermap_8h.html#f74d9e8577be730da66cb68ce7dac1c9">00749</a> <span class="preprocessor">#define BPSK_40         0x24     </span>
<a name="l00750"></a><a class="code" href="at86rf212__registermap_8h.html#7f5c95d0de363779eb1c929cd2feca79">00750</a> <span class="preprocessor">#define OQPSK_100       0x08     </span>
<a name="l00751"></a><a class="code" href="at86rf212__registermap_8h.html#683a6454bb5491b1fc0729a76e7324e8">00751</a> <span class="preprocessor">#define OQPSK_SIN_250   0x2c     </span>
<a name="l00752"></a><a class="code" href="at86rf212__registermap_8h.html#4c2993ad0e3eed266048cbe9312de155">00752</a> <span class="preprocessor">#define OQPSK_RC_250    0x1c     </span>
<a name="l00753"></a>00753 <span class="preprocessor"></span>
<a name="l00756"></a><a class="code" href="at86rf212__registermap_8h.html#4f0b9bf26fdc64cc5e6c640871b050e4">00756</a> <span class="preprocessor">#define RF230                    (2)   </span>
<a name="l00757"></a><a class="code" href="at86rf212__registermap_8h.html#5de4d4c246844ae9e84c535b3dc19dde">00757</a> <span class="preprocessor">#define RF231                    (3)   </span>
<a name="l00758"></a><a class="code" href="at86rf212__registermap_8h.html#e7fc76de2ff765e0a0ee7273e2f3ec45">00758</a> <span class="preprocessor">#define RF212                    (7)   </span>
<a name="l00759"></a>00759 <span class="preprocessor"></span>
<a name="l00760"></a>00760 <span class="preprocessor"></span><span class="preprocessor">#define MIN_CHANNEL  (1)</span>
<a name="l00761"></a>00761 <span class="preprocessor"></span><span class="preprocessor">#define MAX_CHANNEL  (10)</span>
<a name="l00762"></a>00762 <span class="preprocessor"></span>
<a name="l00763"></a>00763 
<a name="l00764"></a>00764 <span class="comment">// Dummy definitions to keep the compiler happy</span>
<a name="l00765"></a>00765 <span class="preprocessor">#define SR_TX_AUTO_CRC_ON_230            0x05, 0x80, 7</span>
<a name="l00766"></a>00766 <span class="preprocessor"></span><span class="preprocessor">#define SR_TX_AUTO_CRC_ON_231            0x04, 0x20, 5</span>
<a name="l00767"></a>00767 <span class="preprocessor"></span>
<a name="l00768"></a>00768 <span class="preprocessor">#endif </span><span class="comment">/* PHY230_REGISTERMAP_EXTERNAL_H */</span>
</pre></div></div>
<hr size="1"><address style="text-align: right;"><small>Generated on Mon Jun 8 18:38:19 2009 for RUM by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.5 </small></address>
</body>
</html>
