
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032961                       # Number of seconds simulated
sim_ticks                                 32960530680                       # Number of ticks simulated
final_tick                               604463453799                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 118153                       # Simulator instruction rate (inst/s)
host_op_rate                                   153985                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1709752                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898800                       # Number of bytes of host memory used
host_seconds                                 19277.96                       # Real time elapsed on the host
sim_insts                                  2277741017                       # Number of instructions simulated
sim_ops                                    2968518171                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1576960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       758528                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2339200                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       793984                       # Number of bytes written to this memory
system.physmem.bytes_written::total            793984                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12320                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5926                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 18275                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6203                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6203                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        62135                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     47843890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        50485                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     23013222                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                70969731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        62135                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        50485                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             112620                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          24088933                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               24088933                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          24088933                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        62135                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     47843890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        50485                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     23013222                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               95058664                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                79042041                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28439501                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24866359                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801292                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14124959                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13670714                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2045418                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56605                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33519341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158215561                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28439501                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15716132                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32568509                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8852413                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3881952                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16523725                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715714                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77010683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.365222                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.171506                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44442174     57.71%     57.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1612704      2.09%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2953082      3.83%     63.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2765633      3.59%     67.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4557955      5.92%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4744585      6.16%     79.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1125737      1.46%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848094      1.10%     81.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13960719     18.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77010683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.359802                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.001663                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34570161                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3757338                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31521491                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126008                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7035675                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3095742                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5203                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177048558                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1367                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7035675                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36024495                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1339644                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       424682                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30178606                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2007572                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172380729                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        691633                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       803382                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228868609                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784618419                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784618419                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79972315                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20308                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9937                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5383766                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26521208                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5763233                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        97156                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2048876                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163154034                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137679036                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181565                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48998933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134547606                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77010683                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.787791                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840279                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26657189     34.61%     34.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14328954     18.61%     53.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12585021     16.34%     69.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7676071      9.97%     79.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8010102     10.40%     89.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4730142      6.14%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2083847      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       557229      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382128      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77010683                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542477     66.25%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176259     21.52%     87.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100125     12.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    108002903     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085663      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23690176     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4890373      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137679036                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.741846                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818861                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005948                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353369179                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212173255                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133185514                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138497897                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339244                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7591134                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          771                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          429                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409875                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7035675                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         766384                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        56374                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163173896                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189758                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26521208                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5763233                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9937                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30267                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          211                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          429                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       956036                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065289                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021325                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135104290                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22768449                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2574744                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27541226                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20418037                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4772777                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.709271                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133334610                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133185514                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81852526                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199803778                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.684996                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409665                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49562889                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806048                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69975008                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623602                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.319138                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32166028     45.97%     45.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14844704     21.21%     67.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8302291     11.86%     79.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2811919      4.02%     83.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2697256      3.85%     86.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1127397      1.61%     88.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3013371      4.31%     92.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876025      1.25%     94.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4136017      5.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69975008                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4136017                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229013469                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333390411                       # The number of ROB writes
system.switch_cpus0.timesIdled                  28254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2031358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.790420                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.790420                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.265150                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.265150                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624935302                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174584180                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182443176                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                79042041                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        28795415                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23431577                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1923268                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12255795                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11353214                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2962471                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        84691                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     31832408                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             157276719                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28795415                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14315685                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             33043776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        9870576                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4958581                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         15556954                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       766812                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77749318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.491621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.299595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        44705542     57.50%     57.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1779491      2.29%     59.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2320772      2.98%     62.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3501803      4.50%     67.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3400177      4.37%     71.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2585127      3.32%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1538362      1.98%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2305463      2.97%     79.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15612581     20.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77749318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364305                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.989786                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32888157                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4849901                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         31847880                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       249054                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       7914324                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4878501                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          247                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     188142260                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1280                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       7914324                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34626887                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         930868                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1383093                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30317341                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2576803                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     182664530                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          681                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1114349                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       808431                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           53                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    254511742                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    850701423                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    850701423                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    158274735                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        96237007                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        38770                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21873                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7282563                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16929984                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8971750                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       173346                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3052694                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         169778696                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36804                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136768270                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       253951                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     55195442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    167857243                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5900                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77749318                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.759093                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.896950                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26929146     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17120905     22.02%     56.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11091447     14.27%     70.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7518188      9.67%     80.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7040382      9.06%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3760699      4.84%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2767116      3.56%     98.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       829292      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       692143      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77749318                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         671717     69.24%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        138436     14.27%     83.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       159913     16.48%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113812109     83.22%     83.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1932618      1.41%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15451      0.01%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13502336      9.87%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7505756      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136768270                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.730323                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             970067                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007093                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    352509876                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    225011695                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132930735                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137738337                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       461909                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6485569                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1934                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          791                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2277780                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          169                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       7914324                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         543059                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        90014                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169815500                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1138632                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16929984                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8971750                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21352                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         68064                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          791                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1178292                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1082114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2260406                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134149786                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12708240                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2618484                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20049343                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18793377                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7341103                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.697195                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132965495                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132930735                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85414580                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        239867865                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.681773                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356090                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92695432                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    113926105                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     55889647                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30904                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1955061                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69834994                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.631361                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.152226                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26845713     38.44%     38.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20109168     28.80%     67.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7399751     10.60%     77.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4237829      6.07%     83.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3540728      5.07%     88.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1763162      2.52%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1721042      2.46%     93.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       741834      1.06%     95.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3475767      4.98%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69834994                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92695432                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     113926105                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17138385                       # Number of memory references committed
system.switch_cpus1.commit.loads             10444415                       # Number of loads committed
system.switch_cpus1.commit.membars              15452                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16340364                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        102688176                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2324594                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3475767                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           236174979                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          347549952                       # The number of ROB writes
system.switch_cpus1.timesIdled                  28821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1292723                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92695432                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            113926105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92695432                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.852707                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.852707                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.172736                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.172736                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       603676840                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183601377                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      173782064                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30904                       # number of misc regfile writes
system.l20.replacements                         12336                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          252390                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28720                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.787953                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          828.648224                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.128580                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6019.380926                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9521.842270                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.050577                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000862                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.367394                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.581167                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37306                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37306                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           11500                       # number of Writeback hits
system.l20.Writeback_hits::total                11500                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37306                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37306                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37306                       # number of overall hits
system.l20.overall_hits::total                  37306                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12320                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12336                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12320                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12336                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12320                       # number of overall misses
system.l20.overall_misses::total                12336                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2171322                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1228467556                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1230638878                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2171322                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1228467556                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1230638878                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2171322                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1228467556                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1230638878                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49626                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49642                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        11500                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            11500                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49626                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49642                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49626                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49642                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.248257                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.248499                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.248257                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248499                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.248257                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248499                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 135707.625000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 99713.275649                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99759.960927                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 135707.625000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 99713.275649                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99759.960927                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 135707.625000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 99713.275649                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99759.960927                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2007                       # number of writebacks
system.l20.writebacks::total                     2007                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12320                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12336                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12320                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12336                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12320                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12336                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2050669                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1135985355                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1138036024                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2050669                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1135985355                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1138036024                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2050669                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1135985355                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1138036024                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.248257                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.248499                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.248257                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248499                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.248257                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248499                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 128166.812500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92206.603490                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92253.244488                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 128166.812500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92206.603490                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92253.244488                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 128166.812500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92206.603490                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92253.244488                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          5939                       # number of replacements
system.l21.tagsinuse                     16383.990772                       # Cycle average of tags in use
system.l21.total_refs                          691671                       # Total number of references to valid blocks.
system.l21.sampled_refs                         22323                       # Sample count of references to valid blocks.
system.l21.avg_refs                         30.984679                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1980.368772                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.992055                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2921.817982                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         11468.811963                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.120872                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000793                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.178334                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.700001                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        42279                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  42279                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           24608                       # number of Writeback hits
system.l21.Writeback_hits::total                24608                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        42279                       # number of demand (read+write) hits
system.l21.demand_hits::total                   42279                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        42279                       # number of overall hits
system.l21.overall_hits::total                  42279                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         5925                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 5938                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            1                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         5926                       # number of demand (read+write) misses
system.l21.demand_misses::total                  5939                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         5926                       # number of overall misses
system.l21.overall_misses::total                 5939                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1419326                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    589400282                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      590819608                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data        47330                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total        47330                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1419326                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    589447612                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       590866938                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1419326                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    589447612                       # number of overall miss cycles
system.l21.overall_miss_latency::total      590866938                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        48204                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              48217                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        24608                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            24608                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        48205                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               48218                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        48205                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              48218                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.122915                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.123152                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.122933                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.123170                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.122933                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.123170                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 109178.923077                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 99476.840844                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 99498.081509                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data        47330                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total        47330                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 109178.923077                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 99468.041174                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 99489.297525                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 109178.923077                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 99468.041174                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 99489.297525                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4196                       # number of writebacks
system.l21.writebacks::total                     4196                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         5925                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            5938                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            1                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         5926                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             5939                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         5926                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            5939                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1319507                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    543762306                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    545081813                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data        39250                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total        39250                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1319507                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    543801556                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    545121063                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1319507                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    543801556                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    545121063                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.122915                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.123152                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.122933                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.123170                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.122933                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.123170                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101500.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91774.228861                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 91795.522567                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        39250                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total        39250                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 101500.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 91765.365508                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 91786.675029                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 101500.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 91765.365508                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 91786.675029                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.905552                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016555820                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872110.165746                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.905552                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025490                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870041                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16523706                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16523706                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16523706                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16523706                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16523706                       # number of overall hits
system.cpu0.icache.overall_hits::total       16523706                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2922471                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2922471                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2922471                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2922471                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2922471                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2922471                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16523725                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16523725                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16523725                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16523725                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16523725                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16523725                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153814.263158                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153814.263158                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153814.263158                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153814.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153814.263158                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153814.263158                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2187599                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2187599                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2187599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2187599                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2187599                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2187599                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 136724.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 136724.937500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 136724.937500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 136724.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 136724.937500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 136724.937500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49626                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246456739                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49882                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4940.795056                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.300583                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.699417                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825393                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174607                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20673974                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20673974                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9935                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25007466                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25007466                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25007466                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25007466                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       151777                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       151777                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       151777                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        151777                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       151777                       # number of overall misses
system.cpu0.dcache.overall_misses::total       151777                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   9193345326                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   9193345326                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   9193345326                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   9193345326                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   9193345326                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   9193345326                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20825751                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20825751                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25159243                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25159243                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25159243                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25159243                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007288                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007288                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006033                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006033                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006033                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006033                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 60571.399659                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60571.399659                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 60571.399659                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60571.399659                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 60571.399659                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60571.399659                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11500                       # number of writebacks
system.cpu0.dcache.writebacks::total            11500                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102151                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102151                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102151                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102151                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102151                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102151                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49626                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49626                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49626                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49626                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49626                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49626                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1497318156                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1497318156                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1497318156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1497318156                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1497318156                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1497318156                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002383                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30172.050054                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30172.050054                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30172.050054                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30172.050054                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30172.050054                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30172.050054                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997009                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100610128                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2218972.032258                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997009                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15556933                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15556933                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15556933                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15556933                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15556933                       # number of overall hits
system.cpu1.icache.overall_hits::total       15556933                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2087464                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2087464                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2087464                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2087464                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2087464                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2087464                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15556954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15556954                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15556954                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15556954                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15556954                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15556954                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 99403.047619                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 99403.047619                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 99403.047619                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 99403.047619                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 99403.047619                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 99403.047619                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1432326                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1432326                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1432326                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1432326                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1432326                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1432326                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 110178.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 110178.923077                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 110178.923077                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 110178.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 110178.923077                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 110178.923077                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 48205                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               185443100                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 48461                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3826.646169                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.567342                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.432658                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.912372                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.087628                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9671021                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9671021                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6659060                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6659060                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16388                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16388                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15452                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15452                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16330081                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16330081                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16330081                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16330081                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       122284                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       122284                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3119                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3119                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       125403                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        125403                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       125403                       # number of overall misses
system.cpu1.dcache.overall_misses::total       125403                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4535272445                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4535272445                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    288324158                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    288324158                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4823596603                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4823596603                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4823596603                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4823596603                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9793305                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9793305                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6662179                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6662179                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16388                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16455484                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16455484                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16455484                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16455484                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012486                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012486                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000468                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000468                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007621                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007621                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007621                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007621                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 37088.028238                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 37088.028238                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 92441.217698                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 92441.217698                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38464.762430                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38464.762430                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38464.762430                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38464.762430                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       751482                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 68316.545455                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24608                       # number of writebacks
system.cpu1.dcache.writebacks::total            24608                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        74080                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        74080                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3118                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3118                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        77198                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        77198                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        77198                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        77198                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        48204                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        48204                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        48205                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        48205                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        48205                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        48205                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    943011560                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    943011560                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data        50839                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total        50839                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    943062399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    943062399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    943062399                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    943062399                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004922                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002929                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002929                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002929                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002929                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19562.931707                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19562.931707                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        50839                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        50839                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19563.580521                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19563.580521                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19563.580521                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19563.580521                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
