// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1507\sampleModel1507_1_sub\Mysubsystem_41.v
// Created: 2024-06-10 05:31:22
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_41
// Source Path: sampleModel1507_1_sub/Subsystem/Mysubsystem_41
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_41
          (In1,
           Out1);


  input   [7:0] In1;  // uint8
  output  [15:0] Out1;  // ufix16_En7


  wire [7:0] cfblk136_out1;  // uint8
  wire [7:0] cfblk118_out1;  // uint8
  wire [15:0] cfblk94_out1;  // ufix16_En7


  assign cfblk136_out1 = 8'b00000000;



  assign cfblk118_out1 = cfblk136_out1 + In1;



  assign cfblk94_out1 = {1'b0, {cfblk118_out1, 7'b0000000}};



  assign Out1 = cfblk94_out1;

endmodule  // Mysubsystem_41

