{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771859184559 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771859184560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 23 16:06:24 2026 " "Processing started: Mon Feb 23 16:06:24 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771859184560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859184560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAX1000_Replica1 -c MAX1000_Replica1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAX1000_Replica1 -c MAX1000_Replica1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859184560 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1771859185425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_clock-SYN " "Found design unit 1: pll_clock-SYN" {  } { { "pll_clock.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/pll_clock.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190082 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_clock " "Found entity 1: pll_clock" {  } { { "pll_clock.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/pll_clock.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max1000_replica1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max1000_replica1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAX1000_Replica1-rtl " "Found design unit 1: MAX1000_Replica1-rtl" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190099 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAX1000_Replica1 " "Found entity 1: MAX1000_Replica1" {  } { { "MAX1000_Replica1.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/board/MAX1000-10M16/MAX1000_Replica1.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/core/replica1_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/core/replica1_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Replica1_CORE-rtl " "Found design unit 1: Replica1_CORE-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190116 ""} { "Info" "ISGN_ENTITY_NAME" "1 Replica1_CORE " "Found entity 1: Replica1_CORE" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/core/Replica1_CORE.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/frac_clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/frac_clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frac_clk_div-rtl " "Found design unit 1: frac_clk_div-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190130 ""} { "Info" "ISGN_ENTITY_NAME" "1 frac_clk_div " "Found entity 1: frac_clk_div" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/frac_clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/sdram/sram_sdram_bridge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/sdram/sram_sdram_bridge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_sdram_bridge-rtl " "Found design unit 1: sram_sdram_bridge-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sram_sdram_bridge.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sram_sdram_bridge.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190144 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram_sdram_bridge " "Found entity 1: sram_sdram_bridge" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sram_sdram_bridge.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sram_sdram_bridge.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/sdram/sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/sdram/sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdram_controller-rtl " "Found design unit 1: sdram_controller-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 213 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190159 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_clock_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_clock_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_clock_gen-Behavioral " "Found design unit 1: cpu_clock_gen-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190174 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_clock_gen " "Found entity 1: cpu_clock_gen" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu_clock_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_65xx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_65xx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_65XX-CPU65XX_impl " "Found design unit 1: CPU_65XX-CPU65XX_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_65XX.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_65XX.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190186 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_65XX " "Found entity 1: CPU_65XX" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_65XX.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_65XX.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_T65-T65_impl " "Found design unit 1: CPU_T65-T65_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_T65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_T65.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190198 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_T65 " "Found entity 1: CPU_T65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_T65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_T65.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_mx65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_mx65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_MX65-MX65_impl " "Found design unit 1: CPU_MX65-MX65_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190211 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_MX65 " "Found entity 1: CPU_MX65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_MX65.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_6800.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_6800.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6800-MC6800_impl " "Found design unit 1: CPU_6800-MC6800_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6800.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6800.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190224 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6800 " "Found entity 1: CPU_6800" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6800.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6800.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_6809.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu_6809.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6809-MC6809_impl " "Found design unit 1: CPU_6809-MC6809_impl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6809.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6809.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190235 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6809 " "Found entity 1: CPU_6809" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6809.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/CPU_6809.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu65xx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu65xx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu65xx-fast " "Found design unit 1: cpu65xx-fast" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu65xx.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu65xx.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190251 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu65xx " "Found entity 1: cpu65xx" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu65xx.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu65xx.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/mx65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/mx65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mx65-rtl " "Found design unit 1: mx65-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190264 ""} { "Info" "ISGN_ENTITY_NAME" "1 mx65 " "Found entity 1: mx65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/mx65.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_Pack " "Found design unit 1: T65_Pack" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_Pack.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_Pack.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190276 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T65_Pack-body " "Found design unit 2: T65_Pack-body" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_Pack.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_Pack.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_MCode-rtl " "Found design unit 1: T65_MCode-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_MCode.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_MCode.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190291 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_MCode " "Found entity 1: T65_MCode" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_MCode.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_MCode.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65_ALU-rtl " "Found design unit 1: T65_ALU-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_ALU.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_ALU.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190303 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65_ALU " "Found entity 1: T65_ALU" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_ALU.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65_ALU.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/t65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T65-rtl " "Found design unit 1: T65-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190317 ""} { "Info" "ISGN_ENTITY_NAME" "1 T65 " "Found entity 1: T65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/T65.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu68-CPU_ARCH " "Found design unit 1: cpu68-CPU_ARCH" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu68.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu68.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190338 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu68 " "Found entity 1: cpu68" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu68.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu68.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu09.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/cpu/cpu09.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu09-rtl " "Found design unit 1: cpu09-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu09.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu09.vhd" 213 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190361 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu09 " "Found entity 1: cpu09" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu09.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/cpu/cpu09.vhd" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon68.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon68.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON68-rtl " "Found design unit 1: WOZMON68-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON68.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON68.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190373 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON68 " "Found entity 1: WOZMON68" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON68.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON68.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON65-rtl " "Found design unit 1: WOZMON65-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON65.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190386 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON65 " "Found entity 1: WOZMON65" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON65.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON65.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon69.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozmon69.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZMON69-rtl " "Found design unit 1: WOZMON69-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON69.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON69.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190399 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZMON69 " "Found entity 1: WOZMON69" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON69.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZMON69.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozaci.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/wozaci.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WOZACI-rtl " "Found design unit 1: WOZACI-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZACI.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZACI.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190411 ""} { "Info" "ISGN_ENTITY_NAME" "1 WOZACI " "Found entity 1: WOZACI" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZACI.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/WOZACI.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/basic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/basic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BASIC-rtl " "Found design unit 1: BASIC-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/BASIC.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/BASIC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190429 ""} { "Info" "ISGN_ENTITY_NAME" "1 BASIC " "Found entity 1: BASIC" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/BASIC.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/BASIC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/intbasic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/intbasic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INTBASIC-rtl " "Found design unit 1: INTBASIC-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/INTBASIC.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/INTBASIC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190447 ""} { "Info" "ISGN_ENTITY_NAME" "1 INTBASIC " "Found entity 1: INTBASIC" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/INTBASIC.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/INTBASIC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/mon6809.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/rom/mon6809.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MON6809-rtl " "Found design unit 1: MON6809-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/MON6809.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/MON6809.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190461 ""} { "Info" "ISGN_ENTITY_NAME" "1 MON6809 " "Found entity 1: MON6809" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/MON6809.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/rom/MON6809.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/pia_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/pia_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pia_uart-rtl " "Found design unit 1: pia_uart-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190475 ""} { "Info" "ISGN_ENTITY_NAME" "1 pia_uart " "Found entity 1: pia_uart" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/pia_uart.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/aci/aci.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/aci/aci.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aci-rtl " "Found design unit 1: aci-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/aci/aci.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/aci/aci.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190488 ""} { "Info" "ISGN_ENTITY_NAME" "1 aci " "Found entity 1: aci" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/aci/aci.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/aci/aci.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/mspi/mspi-iface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/mspi/mspi-iface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mspi_iface-rtl " "Found design unit 1: mspi_iface-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/mspi/mspi-iface.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/mspi/mspi-iface.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190501 ""} { "Info" "ISGN_ENTITY_NAME" "1 mspi_iface " "Found entity 1: mspi_iface" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/mspi/mspi-iface.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/mspi/mspi-iface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/timer/simple_timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/timer/simple_timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_timer-rtl " "Found design unit 1: simple_timer-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/timer/simple_timer.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/timer/simple_timer.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190514 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_timer " "Found entity 1: simple_timer" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/timer/simple_timer.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/timer/simple_timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/uart_send.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/uart_send.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_send-rtl " "Found design unit 1: uart_send-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_send.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_send.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190528 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_send " "Found entity 1: uart_send" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_send.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_send.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/uart_receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/peripherals/pia/uart_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receive-rtl " "Found design unit 1: uart_receive-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_receive.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_receive.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190542 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_receive " "Found entity 1: uart_receive" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_receive.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/peripherals/pia/uart_receive.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/fractional_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/fractional_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fractional_clock_divider-rtl " "Found design unit 1: fractional_clock_divider-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/fractional_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/fractional_clock_divider.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190555 ""} { "Info" "ISGN_ENTITY_NAME" "1 fractional_clock_divider " "Found entity 1: fractional_clock_divider" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/fractional_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/fractional_clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-rtl " "Found design unit 1: clock_divider-rtl" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/clock_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190568 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/prog_clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/prog_clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prog_clock_divider-Behavioral " "Found design unit 1: prog_clock_divider-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/prog_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/prog_clock_divider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190580 ""} { "Info" "ISGN_ENTITY_NAME" "1 prog_clock_divider " "Found entity 1: prog_clock_divider" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/prog_clock_divider.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/prog_clock_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/nor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/nor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_gate-Behavioral " "Found design unit 1: nor_gate-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/nor_gate.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/nor_gate.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190592 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_gate " "Found entity 1: nor_gate" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/nor_gate.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/nor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/spi-master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/spi-master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-behavioral " "Found design unit 1: spi_master-behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/spi-master.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/spi-master.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190604 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/spi-master.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/spi-master.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/debug_clock_button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/debug_clock_button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug_clock_button-Behavioral " "Found design unit 1: debug_clock_button-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/debug_clock_button.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/debug_clock_button.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190617 ""} { "Info" "ISGN_ENTITY_NAME" "1 debug_clock_button " "Found entity 1: debug_clock_button" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/debug_clock_button.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/debug_clock_button.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/simple_clock_switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file //wsl\$/debian/home/didier/developments/altera/projects/replica1/rtl/utils/simple_clock_switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_clock_switch-Behavioral " "Found design unit 1: simple_clock_switch-Behavioral" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/simple_clock_switch.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/simple_clock_switch.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190629 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_clock_switch " "Found entity 1: simple_clock_switch" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/simple_clock_switch.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/utils/simple_clock_switch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771859190629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190629 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "refres_active sdram_controller.vhd(792) " "VHDL error at sdram_controller.vhd(792): object \"refres_active\" is used but not declared" {  } { { "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" "" { Text "//wsl\$/Debian/home/didier/Developments/altera/Projects/Replica1/rtl/sdram/sdram_controller.vhd" 792 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1771859190632 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4833 " "Peak virtual memory: 4833 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771859190778 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 23 16:06:30 2026 " "Processing ended: Mon Feb 23 16:06:30 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771859190778 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771859190778 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771859190778 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859190778 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771859191410 ""}
