var veridocModuleInformation= {"moduleName":"sparc_exu_ecl_divcntl",
"moduleFile":"Unknown",
"moduleLine":"22",
"moduleBrief":"None",
"children":[
"dff_s","sparc_exu_ecl_cnt6","mux2ds","dp_mux2es","dff_s","mux2ds","dp_mux2es","dff_s","dff_s","dff_s","dffe_s","dff_s","dff_s","dff_s","dff_s"]
,
"ports":[
{"name":"clk",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"se",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"reset",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"mdqctl_divcntl_input_vld",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"wb_divcntl_ack_g",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"mdqctl_divcntl_reset_div",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"div_ecl_gencc_in_msb_l",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"div_ecl_gencc_in_31",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"div_ecl_upper32_equal",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"div_ecl_low32_nonzero",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_signed_div",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"div_ecl_dividend_msb",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"div_ecl_xin_msb_l",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"div_ecl_x_msb",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"div_ecl_d_msb",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"div_ecl_cout64",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"div_ecl_divisorin_31",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_div64",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"mdqctl_divcntl_muldone",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_muls",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"div_ecl_adder_out_31",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"muls_rs1_31_m_l",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"div_ecl_cout32",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"rs2_data_31_m",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"div_ecl_detect_zero_high",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"div_ecl_detect_zero_low",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"div_ecl_d_62",
"type":"wire",
"range":"? : ?",
"direction":"Input",
},
{"name":"ecl_div_xinmask",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_keep_d",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_ld_inputs",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_sel_adder",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_last_cycle",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_almostlast_cycle",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_sel_div",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"divcntl_wb_req_g",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"divcntl_ccr_cc_w2",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_sel_64b",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_sel_u32",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_sel_pos32",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_sel_neg32",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_upper32_zero",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_upper33_one",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_upper33_zero",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_dividend_sign",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_newq",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_subtract_l",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_keepx",
"type":"wire",
"range":"? : ?",
"direction":"Output",
},
{"name":"ecl_div_cin",
"type":"wire",
"range":"? : ?",
"direction":"Output",
}]
,
"params":[
]
,
"instantiations":[
]
,
"nets":[
]
,
"tasks":[
]
,
"functions":[
]
,
"variables":[
]
,
"initials":[
]
,
"processes":[
]
};

veridoc_render_module();
