<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_4142d037</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037')">rsnoc_z_H_R_N_A_G2_U_U_4142d037</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.77</td>
<td class="s8 cl rt"><a href="mod262.html#Line" > 88.71</a></td>
<td class="s8 cl rt"><a href="mod262.html#Cond" > 80.00</a></td>
<td class="s4 cl rt"><a href="mod262.html#Toggle" > 42.74</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod262.html#Branch" > 83.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/baber/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod262.html#inst_tag_46415"  onclick="showContent('inst_tag_46415')">config_ss_tb.DUT.flexnoc.Periph_Multi_APB_main.GenericToSpecific</a></td>
<td class="s7 cl rt"> 73.77</td>
<td class="s8 cl rt"><a href="mod262.html#Line" > 88.71</a></td>
<td class="s8 cl rt"><a href="mod262.html#Cond" > 80.00</a></td>
<td class="s4 cl rt"><a href="mod262.html#Toggle" > 42.74</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod262.html#Branch" > 83.64</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037'>
<hr>
<a name="inst_tag_46415"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy15.html#tag_urg_inst_46415" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.77</td>
<td class="s8 cl rt"><a href="mod262.html#Line" > 88.71</a></td>
<td class="s8 cl rt"><a href="mod262.html#Cond" > 80.00</a></td>
<td class="s4 cl rt"><a href="mod262.html#Toggle" > 42.74</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod262.html#Branch" > 83.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.72</td>
<td class="s9 cl rt"> 93.75</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s4 cl rt"> 49.57</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.27</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.71</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1125.html#inst_tag_350543" >Periph_Multi_APB_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1023.html#inst_tag_317503" id="tag_urg_inst_317503">FsmCurState</a></td>
<td class="s9 cl rt"> 93.45</td>
<td class="s9 cl rt"> 93.33</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.48</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod256.html#inst_tag_45747" id="tag_urg_inst_45747">ummd756d1</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod265.html#inst_tag_47709" id="tag_urg_inst_47709">ummd90eb2</a></td>
<td class="s7 cl rt"> 78.33</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod265.html#inst_tag_47710" id="tag_urg_inst_47710">ummd90eb2_268</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod265.html#inst_tag_47711" id="tag_urg_inst_47711">ummd90eb2_283</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod6.html#inst_tag_194" id="tag_urg_inst_194">ummddfd43</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod907.html#inst_tag_298257" id="tag_urg_inst_298257">ur</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_668" id="tag_urg_inst_668">ursrrrg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_667" id="tag_urg_inst_667">ursrrrg123</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_661" id="tag_urg_inst_661">ursrrrg204</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_669" id="tag_urg_inst_669">ursrrrg205</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_662" id="tag_urg_inst_662">ursrrrg207</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_670" id="tag_urg_inst_670">ursrrrg208</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_663" id="tag_urg_inst_663">ursrrrg210</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_671" id="tag_urg_inst_671">ursrrrg211</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_664" id="tag_urg_inst_664">ursrrrg213</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_672" id="tag_urg_inst_672">ursrrrg214</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_665" id="tag_urg_inst_665">ursrrrg216</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_673" id="tag_urg_inst_673">ursrrrg217</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_666" id="tag_urg_inst_666">ursrrrg219</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod44_0.html#inst_tag_674" id="tag_urg_inst_674">ursrrrg220</a></td>
<td class="s8 cl rt"> 84.85</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.55</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47910" id="tag_urg_inst_47910">us6abbdefa</a></td>
<td class="s8 cl rt"> 85.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod271.html#inst_tag_47909" id="tag_urg_inst_47909">us6abbdefa_255</a></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod131.html#inst_tag_27652" id="tag_urg_inst_27652">uu28ffddff0f</a></td>
<td class="s5 cl rt"> 53.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod942.html#inst_tag_300182" id="tag_urg_inst_300182">uu99110120</a></td>
<td class="s5 cl rt"> 53.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.65</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod262.html" >rsnoc_z_H_R_N_A_G2_U_U_4142d037</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>62</td><td>55</td><td>88.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>13879</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>13884</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>13892</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>13981</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>14005</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14017</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14022</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14030</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14106</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14111</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14116</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14144</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14152</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>14160</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>14263</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
13878                   ,	Clk_Tm
13879      1/1          ,	Rx_Data
13880      1/1          ,	Rx_Head
13881      1/1          ,	Rx_Rdy
13882      1/1          ,	Rx_Tail
                        MISSING_ELSE
13883                   ,	Rx_Vld
13884      1/1          ,	RxAddrMask
13885      1/1          ,	RxApertureHit
13886      1/1          ,	RxPathHit
13887      1/1          );
13888      <font color = "red">0/1     ==>  	input         Clk           ;</font>
13889                   	input         Clk_ClkS      ;
13890                   	input         Clk_En        ;
13891                   	input         Clk_EnS       ;
13892      1/1          	input         Clk_RetRstN   ;
13893      1/1          	input         Clk_RstN      ;
13894      1/1          	input         Clk_Tm        ;
13895      1/1          	input [107:0] Rx_Data       ;
                        MISSING_ELSE
13896                   	input         Rx_Head       ;
13897                   	input         Rx_Rdy        ;
13898                   	input         Rx_Tail       ;
13899                   	input         Rx_Vld        ;
13900                   	input [29:0]  RxAddrMask    ;
13901                   	input         RxApertureHit ;
13902                   	input         RxPathHit     ;
13903                   	wire [30:0] u_1dd5_Addr    ;
13904                   	wire [2:0]  u_1dd5_Echo    ;
13905                   	wire [6:0]  u_1dd5_Len1    ;
13906                   	wire        u_1dd5_Lock    ;
13907                   	wire [3:0]  u_1dd5_Opc     ;
13908                   	wire [13:0] u_1dd5_RouteId ;
13909                   	wire [1:0]  u_1dd5_Status  ;
13910                   	wire [7:0]  u_1dd5_User    ;
13911                   	wire [1:0]  u_5389         ;
13912                   	wire [69:0] u_939c         ;
13913                   	wire [3:0]  u_a33a         ;
13914                   	wire [3:0]  u_b175         ;
13915                   	wire        RdXSeen        ;
13916                   	wire        RxAbort        ;
13917                   	wire [30:0] RxAddr         ;
13918                   	wire [28:0] RxAddrMaskT    ;
13919                   	wire [30:0] RxDbg_Addr     ;
13920                   	wire [2:0]  RxDbg_Echo     ;
13921                   	wire [6:0]  RxDbg_Len1     ;
13922                   	wire        RxDbg_Lock     ;
13923                   	wire [3:0]  RxDbg_Opc      ;
13924                   	wire [13:0] RxDbg_RouteId  ;
13925                   	wire [1:0]  RxDbg_Status   ;
13926                   	wire [7:0]  RxDbg_User     ;
13927                   	wire        RxErr          ;
13928                   	wire [6:0]  RxLen1         ;
13929                   	wire        RxLock         ;
13930                   	wire [3:0]  RxOpc          ;
13931                   	wire        RxPre          ;
13932                   	wire        RxPreAtomic    ;
13933                   	wire [1:0]  RxStatus       ;
13934                   	wire        RxUrg          ;
13935                   	wire        RxWrap         ;
13936                   	wire        SevErr_0       ;
13937                   	wire        SevErr_1       ;
13938                   	wire        SevErr_12      ;
13939                   	wire        SevErr_2       ;
13940                   	wire        SevErr_4       ;
13941                   	wire        SevErr_5       ;
13942                   	wire        SevErr_8       ;
13943                   	wire        SevErr_9       ;
13944                   	reg         dontStop       ;
13945                   	assign u_939c = Rx_Data [107:38];
13946                   	assign u_1dd5_Status = u_939c [50:49];
13947                   	assign RxDbg_Status = u_1dd5_Status;
13948                   	assign u_1dd5_Addr = u_939c [41:11];
13949                   	assign RxDbg_Addr = u_1dd5_Addr;
13950                   	assign u_1dd5_Lock = u_939c [69];
13951                   	assign RxDbg_Lock = u_1dd5_Lock;
13952                   	assign u_1dd5_Echo = u_939c [2:0];
13953                   	assign RxDbg_Echo = u_1dd5_Echo;
13954                   	assign u_1dd5_Len1 = u_939c [48:42];
13955                   	assign RxDbg_Len1 = u_1dd5_Len1;
13956                   	assign u_1dd5_User = u_939c [10:3];
13957                   	assign RxDbg_User = u_1dd5_User;
13958                   	assign u_1dd5_Opc = u_939c [54:51];
13959                   	assign RxDbg_Opc = u_1dd5_Opc;
13960                   	assign u_1dd5_RouteId = u_939c [68:55];
13961                   	assign RxDbg_RouteId = u_1dd5_RouteId;
13962                   	assign RxOpc = Rx_Data [92:89];
13963                   	assign RxUrg = RxOpc == 4'b1001;
13964                   	assign RxPre = RxOpc == 4'b1000;
13965                   	assign RxLock = Rx_Data [107];
13966                   	assign RxAbort = RxPre &amp; ~ RxLock;
13967                   	assign SevErr_0 = ~ RxPathHit &amp; ( RxUrg | RxAbort ) &amp; Rx_Vld &amp; Rx_Head;
13968                   	always @( posedge Clk )
13969                   		if ( Clk == 1'b1 )
13970                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_0 ) !== 1'b0 ) begin
13971                   				dontStop = 0;
13972                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
13973                   				if (!dontStop) begin
13974                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Got an URG or ABORT, but path doesnt match.&quot; );
13975                   					$stop;
13976                   				end
13977                   			end
13978                   	assign RxAddr = Rx_Data [79:49];
13979                   	assign RxAddrMaskT = RxAddrMask [28:0];
13980                   	assign RxStatus = Rx_Data [88:87];
13981      1/1          	assign RxErr = RxStatus == 2'b01;
13982      1/1          	assign SevErr_5 =
13983      1/1          					RxApertureHit &amp; ( RxAddr [30:2] &amp; RxAddrMaskT ) != 29'b0 &amp; ~ ( RxErr | RxUrg | RxPre ) &amp; Rx_Vld
13984      1/1          		&amp;	Rx_Head;
13985      <font color = "red">0/1     ==>  	always @( posedge Clk )</font>
13986                   		if ( Clk == 1'b1 )
13987                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_5 ) !== 1'b0 ) begin
13988                   				dontStop = 0;
13989                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
13990                   				if (!dontStop) begin
13991                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - When Aperture match, Addr must follow the mask define by the table.&quot; );
13992                   					$stop;
13993                   				end
13994                   			end
13995                   	always @( posedge Clk )
13996                   		if ( Clk == 1'b1 )
13997                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
13998                   				dontStop = 0;
13999                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
14000                   				if (!dontStop) begin
14001                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Linked sequence not supported.&quot; );
14002                   					$stop;
14003                   				end
14004                   			end
14005      1/1          	always @( posedge Clk )
14006      <font color = "red">0/1     ==>  		if ( Clk == 1'b1 )</font>
14007      <font color = "red">0/1     ==>  			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin</font>
14008      1/1          				dontStop = 0;
14009      <font color = "red">0/1     ==>  				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;</font>
14010      <font color = "red">0/1     ==>  				if (!dontStop) begin</font>
14011      <font color = "red">0/1     ==>  					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap not supported.&quot; );</font>
14012      1/1          					$stop;
14013                   				end
14014                   			end
14015                   	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
14016                   	assign u_5389 = RxAddr [1:0];
14017      1/1          	assign SevErr_8 = RxWrap &amp; ~ ( u_5389 == 2'b0 ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
14018      1/1          	always @( posedge Clk )
14019      1/1          		if ( Clk == 1'b1 )
14020      1/1          			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_8 ) !== 1'b0 ) begin
                        MISSING_ELSE
14021                   				dontStop = 0;
14022      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
14023      1/1          				if (!dontStop) begin
14024      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap must be minWrapAlign.&quot; );
14025      1/1          					$stop;
                        MISSING_ELSE
14026                   				end
14027                   			end
14028                   	assign RxLen1 = Rx_Data [86:80];
14029                   	assign SevErr_9 = RxWrap &amp; ( | ( RxLen1 &amp; 7'b1000000 ) ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
14030      1/1          	always @( posedge Clk )
14031      1/1          		if ( Clk == 1'b1 )
14032      1/1          			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_9 ) !== 1'b0 ) begin
14033      1/1          				dontStop = 0;
                        MISSING_ELSE
14034                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
14035                   				if (!dontStop) begin
14036                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Wrap length exceeds maxWrap&quot; );
14037                   					$stop;
14038                   				end
14039                   			end
14040                   	always @( posedge Clk )
14041                   		if ( Clk == 1'b1 )
14042                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
14043                   				dontStop = 0;
14044                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
14045                   				if (!dontStop) begin
14046                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - CrossBoundary must be enforced for INCR.&quot; );
14047                   					$stop;
14048                   				end
14049                   			end
14050                   	always @( posedge Clk )
14051                   		if ( Clk == 1'b1 )
14052                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
14053                   				dontStop = 0;
14054                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
14055                   				if (!dontStop) begin
14056                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - CrossBoundary must be enforced for WRAP.&quot; );
14057                   					$stop;
14058                   				end
14059                   			end
14060                   	assign u_a33a = RxAddr [3:0];
14061                   	assign u_b175 = u_a33a;
14062                   	assign RxPreAtomic =
14063                   			RxPre &amp; RxLen1 == 7'b0 &amp; ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
14064                   	assign SevErr_12 = RxPreAtomic &amp; Rx_Vld &amp; Rx_Head;
14065                   	always @( posedge Clk )
14066                   		if ( Clk == 1'b1 )
14067                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_12 ) !== 1'b0 ) begin
14068                   				dontStop = 0;
14069                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
14070                   				if (!dontStop) begin
14071                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Atomic preamble not supported.&quot; );
14072                   					$stop;
14073                   				end
14074                   			end
14075                   	assign SevErr_1 = ~ RxApertureHit &amp; ~ ( RxErr | RxUrg | RxAbort ) &amp; Rx_Vld &amp; Rx_Head;
14076                   	always @( posedge Clk )
14077                   		if ( Clk == 1'b1 )
14078                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_1 ) !== 1'b0 ) begin
14079                   				dontStop = 0;
14080                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
14081                   				if (!dontStop) begin
14082                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Aperture does not match any key of the table.&quot; );
14083                   					$stop;
14084                   				end
14085                   			end
14086                   	assign SevErr_2 = RdXSeen &amp; RxErr &amp; Rx_Vld &amp; Rx_Head;
14087                   		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
14088                   			.Clk( Clk )
14089                   		,	.Clk_ClkS( Clk_ClkS )
14090                   		,	.Clk_En( Clk_En )
14091                   		,	.Clk_EnS( Clk_EnS )
14092                   		,	.Clk_RetRstN( Clk_RetRstN )
14093                   		,	.Clk_RstN( Clk_RstN )
14094                   		,	.Clk_Tm( Clk_Tm )
14095                   		,	.En( Rx_Head &amp; Rx_Vld &amp; Rx_Rdy )
14096                   		,	.O( RdXSeen )
14097                   		,	.Reset( RxOpc == 4'b0100 )
14098                   		,	.Set( RxOpc == 4'b0011 &amp; ~ RxErr )
14099                   		);
14100                   	always @( posedge Clk )
14101                   		if ( Clk == 1'b1 )
14102                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_2 ) !== 1'b0 ) begin
14103                   				dontStop = 0;
14104                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
14105                   				if (!dontStop) begin
14106      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - WR ERR following a RDX REQ.&quot; );
14107      1/1          					$stop;
14108      1/1          				end
14109      1/1          			end
                        MISSING_ELSE
14110                   	always @( posedge Clk )
14111      1/1          		if ( Clk == 1'b1 )
14112      1/1          			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
14113      1/1          				dontStop = 0;
14114      1/1          				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                        MISSING_ELSE
14115                   				if (!dontStop) begin
14116      1/1          					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - Len1 &gt;= 2**socket.wLen1.&quot; );
14117      1/1          					$stop;
14118      1/1          				end
14119      1/1          			end
                        MISSING_ELSE
14120                   	assign SevErr_4 = RxApertureHit &amp; ~ ( RxStatus == 2'b00 ) &amp; ~ RxErr &amp; Rx_Vld &amp; Rx_Head;
14121                   	always @( posedge Clk )
14122                   		if ( Clk == 1'b1 )
14123                   			if ( ~ ( ~ Clk_RstN ) &amp; 1'b1 &amp; ( SevErr_4 ) !== 1'b0 ) begin
14124                   				dontStop = 0;
14125                   				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
14126                   				if (!dontStop) begin
14127                   					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - When Aperture match, status must be REQ/ERR.&quot; );
14128                   					$stop;
14129                   				end
14130                   			end
14131                   	endmodule
14132                   	// synthesis translate_on
14133                   	// synopsys translate_on
14134                   
14135                   `timescale 1ps/1ps
14136                   module rsnoc_z_H_R_G_T2_F_U_5a8c9775 (
14137                   	AddrMask
14138                   ,	CxtRd_AddLd0
14139                   ,	CxtRd_Addr4Be
14140                   ,	CxtRd_Echo
14141                   ,	CxtRd_Head
14142                   ,	CxtRd_Len1
14143                   ,	CxtRd_OpcT
14144      1/1          ,	CxtRd_RouteIdZ
14145      1/1          ,	CxtWr_AddLd0
14146      1/1          ,	CxtWr_Addr4Be
14147      1/1          ,	CxtWr_Echo
                        MISSING_ELSE
14148                   ,	CxtWr_Head
14149                   ,	CxtWr_Len1
14150                   ,	CxtWr_OpcT
14151                   ,	CxtWr_RouteIdZ
14152      1/1          ,	Debug
14153      1/1          ,	Empty
14154      1/1          ,	PathFound
14155      1/1          ,	ReqRx_Data
                        MISSING_ELSE
14156                   ,	ReqRx_Head
14157                   ,	ReqRx_Rdy
14158                   ,	ReqRx_Tail
14159                   ,	ReqRx_Vld
14160      1/1          ,	ReqTx_Data
14161      1/1          ,	ReqTx_Head
14162      1/1          ,	ReqTx_Rdy
14163      1/1          ,	ReqTx_Tail
                        MISSING_ELSE
14164                   ,	ReqTx_Vld
14165                   ,	RspRx_Data
14166                   ,	RspRx_Head
14167                   ,	RspRx_Rdy
14168                   ,	RspRx_Tail
14169                   ,	RspRx_Vld
14170                   ,	RspTx_Data
14171                   ,	RspTx_Head
14172                   ,	RspTx_Rdy
14173                   ,	RspTx_Tail
14174                   ,	RspTx_Vld
14175                   ,	SubFound
14176                   ,	Sys_Clk
14177                   ,	Sys_Clk_ClkS
14178                   ,	Sys_Clk_En
14179                   ,	Sys_Clk_EnS
14180                   ,	Sys_Clk_RetRstN
14181                   ,	Sys_Clk_RstN
14182                   ,	Sys_Clk_Tm
14183                   ,	Sys_Pwr_Idle
14184                   ,	Sys_Pwr_WakeUp
14185                   ,	WrCxt
14186                   );
14187                   	input  [29:0]  AddrMask        ;
14188                   	input  [7:0]   CxtRd_AddLd0    ;
14189                   	input  [1:0]   CxtRd_Addr4Be   ;
14190                   	input  [2:0]   CxtRd_Echo      ;
14191                   	input          CxtRd_Head      ;
14192                   	input  [6:0]   CxtRd_Len1      ;
14193                   	input  [3:0]   CxtRd_OpcT      ;
14194                   	input  [10:0]  CxtRd_RouteIdZ  ;
14195                   	output [7:0]   CxtWr_AddLd0    ;
14196                   	output [1:0]   CxtWr_Addr4Be   ;
14197                   	output [2:0]   CxtWr_Echo      ;
14198                   	output         CxtWr_Head      ;
14199                   	output [6:0]   CxtWr_Len1      ;
14200                   	output [3:0]   CxtWr_OpcT      ;
14201                   	output [10:0]  CxtWr_RouteIdZ  ;
14202                   	input          Debug           ;
14203                   	input          Empty           ;
14204                   	input          PathFound       ;
14205                   	input  [107:0] ReqRx_Data      ;
14206                   	input          ReqRx_Head      ;
14207                   	output         ReqRx_Rdy       ;
14208                   	input          ReqRx_Tail      ;
14209                   	input          ReqRx_Vld       ;
14210                   	output [107:0] ReqTx_Data      ;
14211                   	output         ReqTx_Head      ;
14212                   	input          ReqTx_Rdy       ;
14213                   	output         ReqTx_Tail      ;
14214                   	output         ReqTx_Vld       ;
14215                   	input  [107:0] RspRx_Data      ;
14216                   	input          RspRx_Head      ;
14217                   	output         RspRx_Rdy       ;
14218                   	input          RspRx_Tail      ;
14219                   	input          RspRx_Vld       ;
14220                   	output [107:0] RspTx_Data      ;
14221                   	output         RspTx_Head      ;
14222                   	input          RspTx_Rdy       ;
14223                   	output         RspTx_Tail      ;
14224                   	output         RspTx_Vld       ;
14225                   	input          SubFound        ;
14226                   	input          Sys_Clk         ;
14227                   	input          Sys_Clk_ClkS    ;
14228                   	input          Sys_Clk_En      ;
14229                   	input          Sys_Clk_EnS     ;
14230                   	input          Sys_Clk_RetRstN ;
14231                   	input          Sys_Clk_RstN    ;
14232                   	input          Sys_Clk_Tm      ;
14233                   	output         Sys_Pwr_Idle    ;
14234                   	output         Sys_Pwr_WakeUp  ;
14235                   	output         WrCxt           ;
14236                   	wire [3:0]   u_4c36              ;
14237                   	wire         u_6_IDLE_WAIT       ;
14238                   	wire         u_6_RSP_IDLE        ;
14239                   	wire         u_6_WAIT_RSP        ;
14240                   	wire [13:0]  u_7df2_3            ;
14241                   	wire [1:0]   u_7df2_4            ;
14242                   	wire [13:0]  u_8bb4_3            ;
14243                   	wire [1:0]   u_8bb4_4            ;
14244                   	wire         u_9d54              ;
14245                   	wire [3:0]   u_ab1f              ;
14246                   	wire [1:0]   u_b9ec              ;
14247                   	wire [1:0]   u_bdb6              ;
14248                   	wire [1:0]   u_cc76              ;
14249                   	wire [1:0]   Arb_Gnt             ;
14250                   	wire         Arb_Rdy             ;
14251                   	wire [1:0]   Arb_Req             ;
14252                   	wire         Arb_Vld             ;
14253                   	wire [1:0]   CurState            ;
14254                   	wire         CxtRdy              ;
14255                   	wire         CxtVld              ;
14256                   	wire         LoopBack            ;
14257                   	wire         LoopPld             ;
14258                   	wire [13:0]  NullRx_RouteId      ;
14259                   	wire [1:0]   NullRx_Status       ;
14260                   	wire [13:0]  NullTx_RouteId      ;
14261                   	wire [1:0]   NullTx_Status       ;
14262                   	wire         Pwr_BusErr_Idle     ;
14263      <font color = "grey">unreachable  </font>	wire         Pwr_BusErr_WakeUp   ;
14264      <font color = "grey">unreachable  </font>	wire         Pwr_Cxt_Idle        ;
14265      <font color = "grey">unreachable  </font>	wire         Pwr_Cxt_WakeUp      ;
14266      <font color = "grey">unreachable  </font>	wire         Req_HdrVld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
14267      <font color = "grey">unreachable  </font>	wire [107:0] ReqTx0_Data         ;
14268      <font color = "grey">unreachable  </font>	wire         ReqTx0_Head         ;
14269      <font color = "grey">unreachable  </font>	wire         ReqTx0_Rdy          ;
14270                   	wire         ReqTx0_Tail         ;
                   <font color = "red">==>  MISSING_ELSE</font>
14271                   	wire         ReqTx0_Vld          ;
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod262.html" >rsnoc_z_H_R_N_A_G2_U_U_4142d037</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>10</td><td>8</td><td>80.00</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>10</td><td>8</td><td>80.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       13769
 EXPRESSION (StartCnt ? GenLcl_Req_FlowId : u_f325)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       13817
 EXPRESSION (u_1197 ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       13882
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14032
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       14102
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod262.html" >rsnoc_z_H_R_N_A_G2_U_U_4142d037</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">218</td>
<td class="rt">55</td>
<td class="rt">25.23 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">3278</td>
<td class="rt">1401</td>
<td class="rt">42.74 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1639</td>
<td class="rt">806</td>
<td class="rt">49.18 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1639</td>
<td class="rt">595</td>
<td class="rt">36.30 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">86</td>
<td class="rt">20</td>
<td class="rt">23.26 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">1556</td>
<td class="rt">639</td>
<td class="rt">41.07 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">778</td>
<td class="rt">369</td>
<td class="rt">47.43 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">778</td>
<td class="rt">270</td>
<td class="rt">34.70 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">132</td>
<td class="rt">35</td>
<td class="rt">26.52 </td>
</tr><tr class="s4">
<td>Signal Bits</td>
<td class="rt">1722</td>
<td class="rt">762</td>
<td class="rt">44.25 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">861</td>
<td class="rt">437</td>
<td class="rt">50.75 </td>
</tr><tr class="s3">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">861</td>
<td class="rt">325</td>
<td class="rt">37.75 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[14:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[27:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_paddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_paddr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_penable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_prdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_pready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_psel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwdata[14:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwdata[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwdata[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwdata[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwdata[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwdata[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwdata[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwdata[27:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwdata[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_paddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_paddr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_prdata[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_prdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_prdata[28:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_prdata[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwdata[14:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwdata[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwdata[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwdata[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwdata[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwdata[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwdata[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwdata[27:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwdata[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_paddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_paddr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_penable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_prdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_3_pready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_3_psel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_3_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwdata[14:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwdata[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwdata[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwdata[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwdata[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwdata[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwdata[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwdata[27:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwdata[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_paddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_paddr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_penable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_prdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_pready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_psel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwdata[14:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwdata[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwdata[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwdata[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwdata[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwdata[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwdata[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwdata[27:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwdata[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_paddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_paddr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_penable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_prdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_pready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_psel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_pwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwdata[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwdata[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwdata[14:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwdata[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwdata[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwdata[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwdata[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwdata[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwdata[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwdata[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwdata[27:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwdata[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[22:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[22:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>u_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Addr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[22:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Data[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[22:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_1197</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_14e</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_35_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_7c15[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_825f</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_884c</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_89_IDLE_RD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_89_IDLE_WR</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_89_RD_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_89_WR_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_9d0d</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a1a5[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_a1a5[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b081</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b9a5</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_b9ec[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_bdb6[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_c602</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_e7c7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_f325[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>u_f325[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>u_f325[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrW[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AddrW[29:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>AddrW1[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>AddrW1[29:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PAddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PAddr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_0_PAddr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PEnable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_0_PWBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_0_PWData[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_0_PWData[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_0_PWData[14:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_0_PWData[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_0_PWData[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_0_PWData[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_0_PWData[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_0_PWData[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_0_PWData[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_0_PWData[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_0_PWData[27:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_0_PWData[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_0_PWrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_1_PEnable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_1_PRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_1_PReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_1_PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_1_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_2_PEnable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_2_PRData[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_2_PRData[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_2_PRData[28:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_2_PRData[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_2_PReady</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_2_PSel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>ApbA_2_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_3_PEnable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_3_PRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_3_PReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_3_PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_3_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_4_PEnable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_4_PRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_4_PReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_4_PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_4_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_5_PEnable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_5_PRData[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_5_PReady</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_5_PSel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>ApbA_5_PSlvErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeFull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>BeNull</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>BeOk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Cnt[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CntCe</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>CntNull</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenIsIncr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Addr[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Addr[31:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Data[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[22:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Data[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_Data[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_Data[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[22:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_Data[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Data[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_FlowId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_FlowId[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_FlowId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>GenLcl_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>GenLcl_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>NWord1[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>NullBeRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PEn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PErr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>PRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PSel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PSelSet</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>PSelSetV</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdData[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdData[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData[22:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdData[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData[31:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdData1[14:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdData1[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>RdData1[28:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>RdData1[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Read</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SlvNum[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>SlvNum[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SlvNum[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>Sm_IDLE</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>Sm_RD</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SmPwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>SmPwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>StartCnt</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WDCe</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrBe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrBe1[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData[22:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData1[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData1[14:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData1[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData1[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData1[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData1[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData1[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData1[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData1[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData1[27:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrData1[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WrapMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>WriteEn</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>dontStop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRdData1_caseSel[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>uRdData1_caseSel[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>uRdData1_caseSel[5:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod262.html" >rsnoc_z_H_R_N_A_G2_U_U_4142d037</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">55</td>
<td class="rt">46</td>
<td class="rt">83.64 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">13769</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">13817</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">14102</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">13879</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">13884</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">13892</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">13981</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">14005</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14017</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14022</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14030</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14106</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14111</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14116</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14144</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14152</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">14160</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13769      		RxOpc
           		     
13770      		,
           		 
13771      		u_cc5c
           		      
13772      		,		Rx_Data [86:80] & ~ { 7 { 1'b0 }  }
           		 		                                   
13773      		,		Rx_Data [79:49] & ~ { 31 { 1'b0 }  }
           		 		                                    
13774      		,	Rx_Data [48:41]
           		 	               
13775      		,	Rx_Data [40:38]
           		 	               
13776      		};
           		  
13777      	assign Tx_Data = { TxHdr , Rx_Data [37:0] };
           	                                            
13778      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           	                                        
13779      		.Clk( Sys_Clk )
           		               
13780      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
13781      	,	.Clk_En( Sys_Clk_En )
           	 	                     
13782      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
13783      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
13784      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
13785      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
13786      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
13787      	,	.O( NotLocked )
           	 	               
13788      	,	.Reset( Rx_Tail )
           	 	                 
13789      	,	.Set( Rx_Head & ~ RxLock )
           	 	                          
13790      	);
           	  
13791      	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg42(
           	                                          
13792      		.Clk( Sys_Clk )
           		               
13793      	,	.Clk_ClkS( Sys_Clk_ClkS )
           	 	                         
13794      	,	.Clk_En( Sys_Clk_En )
           	 	                     
13795      	,	.Clk_EnS( Sys_Clk_EnS )
           	 	                       
13796      	,	.Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                               
13797      	,	.Clk_RstN( Sys_Clk_RstN )
           	 	                         
13798      	,	.Clk_Tm( Sys_Clk_Tm )
           	 	                     
13799      	,	.En( Rx_Vld & Rx_Rdy )
           	 	                      
13800      	,	.O( LckSeqUnsupported )
           	 	                       
13801      	,	.Reset( Rx_Tail & ( Rx_Head & ~ RxLock | NotLocked ) )
           	 	                                                      
13802      	,	.Set( ( RxPreStrm | RxPreBlck | RxPreNullRd | RxPreRdCondWr ) & Rx_Head )
           	 	                                                                         
13803      	);
           	  
13804      	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
           	                                                   
13805      		if ( ! Sys_Clk_RstN )
           		                     
13806      			RxNullRd <= #1.0 ( 1'b0 );
           			                          
13807      		else if ( Rx_Head & Rx_Vld & Rx_Rdy )
           		                                     
13808      			RxNullRd <= #1.0 ( RxPreNullRd );
           			                                 
13809      	assign uu_cc5c_caseSel = { Err & ~ ( RxNullRd & ~ RxErr ) , RxNullRd & ~ RxErr } ;
           	                                                                                  
13810      	always @( uu_cc5c_caseSel ) begin
           	                                 
13811      		case ( uu_cc5c_caseSel )
           		                        
13812      			2'b01   : u_cc5c = 2'b10 ;
           			                          
13813      			2'b10   : u_cc5c = 2'b01 ;
           			                          
13814      			2'b0    : u_cc5c = 2'b00 ;
           			                          
13815      			default : u_cc5c = 2'b00 ;
           			                          
13816      		endcase
           		       
13817      	end
           	   
13818      	assign Tx_Head = Rx_Head;
           	                         
13819      	assign Tx_Tail = Rx_Tail;
           	                         
13820      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
13821      	assign ErrTypeRaw =
           	                   
13822      		{ Dbg_BURST_MAP_WRAP_CROSSING , Dbg_BURST_MAP_INCR_CROSSING , RxErr , LckSeqUnsupported , RxPreRdCondWr , RxPreNullRd , RxPreBlck , RxPreStrm };
           		                                                                                                                                                
13823      	assign ErrType = u_dade;
           	                        
13824      	rsnoc_z_T_C_S_C_L_R_S_L_8 usl( .I( ErrTypeRaw ) , .O( u_fabc ) );
           	                                                                 
13825      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( u_fabc ) , .O( u_dade ) );
           	                                                            
13826      	assign u_939c = Rx_Data [107:38];
           	                                 
13827      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
13828      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
13829      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
13830      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
13831      	assign u_1dd5_Lock = u_939c [69];
           	                                 
13832      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
13833      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
13834      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
13835      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
13836      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
13837      	assign u_1dd5_User = u_939c [10:3];
           	                                   
13838      	assign RxDbg_User = u_1dd5_User;
           	                                
13839      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
13840      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
13841      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
13842      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
13843      	assign u_d6b3 = Tx_Data [107:38];
           	                                 
13844      	assign u_998_Status = u_d6b3 [50:49];
           	                                     
13845      	assign TxDbg_Status = u_998_Status;
           	                                   
13846      	assign u_998_Addr = u_d6b3 [41:11];
           	                                   
13847      	assign TxDbg_Addr = u_998_Addr;
           	                               
13848      	assign u_998_Lock = u_d6b3 [69];
           	                                
13849      	assign TxDbg_Lock = u_998_Lock;
           	                               
13850      	assign u_998_Echo = u_d6b3 [2:0];
           	                                 
13851      	assign TxDbg_Echo = u_998_Echo;
           	                               
13852      	assign u_998_Len1 = u_d6b3 [48:42];
           	                                   
13853      	assign TxDbg_Len1 = u_998_Len1;
           	                               
13854      	assign u_998_User = u_d6b3 [10:3];
           	                                  
13855      	assign TxDbg_User = u_998_User;
           	                               
13856      	assign u_998_Opc = u_d6b3 [54:51];
           	                                  
13857      	assign TxDbg_Opc = u_998_Opc;
           	                             
13858      	assign u_998_RouteId = u_d6b3 [68:55];
           	                                      
13859      	assign TxDbg_RouteId = u_998_RouteId;
           	                                     
13860      	assign Dbg_STATUS_ERR = RxErr;
           	                              
13861      	assign Dbg_PRENULLRD_NOTSUPPORTED = RxPreNullRd;
           	                                                
13862      	assign Dbg_PREBLCK_NOTSUPPORTED = RxPreBlck;
           	                                            
13863      	assign Dbg_LCKSEQ_NOTSUPPORTED = LckSeqUnsupported;
           	                                                   
13864      	assign Dbg_PRESTRM_NOTSUPPORTED = RxPreStrm;
           	                                            
13865      	assign Dbg_PRERDCONDWR_NOTSUPPORTED = RxPreRdCondWr;
           	                                                    
13866      endmodule
                    
13867      
           
13868      // synopsys translate_off
                                    
13869      // synthesis translate_off
                                     
13870      `timescale 1ps/1ps
                             
13871      module rsnoc_z_H_R_G_T2_S_U_8247cf0a (
                                                 
13872      	Clk
           	   
13873      ,	Clk_ClkS
            	        
13874      ,	Clk_En
            	      
13875      ,	Clk_EnS
            	       
13876      ,	Clk_RetRstN
            	           
13877      ,	Clk_RstN
            	        
13878      ,	Clk_Tm
            	      
13879      ,	Rx_Data
            	       
13880      ,	Rx_Head
            	       
13881      ,	Rx_Rdy
            	      
13882      ,	Rx_Tail
            	       
13883      ,	Rx_Vld
            	      
13884      ,	RxAddrMask
            	          
13885      ,	RxApertureHit
            	             
13886      ,	RxPathHit
            	         
13887      );
             
13888      	input         Clk           ;
           	                             
13889      	input         Clk_ClkS      ;
           	                             
13890      	input         Clk_En        ;
           	                             
13891      	input         Clk_EnS       ;
           	                             
13892      	input         Clk_RetRstN   ;
           	                             
13893      	input         Clk_RstN      ;
           	                             
13894      	input         Clk_Tm        ;
           	                             
13895      	input [107:0] Rx_Data       ;
           	                             
13896      	input         Rx_Head       ;
           	                             
13897      	input         Rx_Rdy        ;
           	                             
13898      	input         Rx_Tail       ;
           	                             
13899      	input         Rx_Vld        ;
           	                             
13900      	input [29:0]  RxAddrMask    ;
           	                             
13901      	input         RxApertureHit ;
           	                             
13902      	input         RxPathHit     ;
           	                             
13903      	wire [30:0] u_1dd5_Addr    ;
           	                            
13904      	wire [2:0]  u_1dd5_Echo    ;
           	                            
13905      	wire [6:0]  u_1dd5_Len1    ;
           	                            
13906      	wire        u_1dd5_Lock    ;
           	                            
13907      	wire [3:0]  u_1dd5_Opc     ;
           	                            
13908      	wire [13:0] u_1dd5_RouteId ;
           	                            
13909      	wire [1:0]  u_1dd5_Status  ;
           	                            
13910      	wire [7:0]  u_1dd5_User    ;
           	                            
13911      	wire [1:0]  u_5389         ;
           	                            
13912      	wire [69:0] u_939c         ;
           	                            
13913      	wire [3:0]  u_a33a         ;
           	                            
13914      	wire [3:0]  u_b175         ;
           	                            
13915      	wire        RdXSeen        ;
           	                            
13916      	wire        RxAbort        ;
           	                            
13917      	wire [30:0] RxAddr         ;
           	                            
13918      	wire [28:0] RxAddrMaskT    ;
           	                            
13919      	wire [30:0] RxDbg_Addr     ;
           	                            
13920      	wire [2:0]  RxDbg_Echo     ;
           	                            
13921      	wire [6:0]  RxDbg_Len1     ;
           	                            
13922      	wire        RxDbg_Lock     ;
           	                            
13923      	wire [3:0]  RxDbg_Opc      ;
           	                            
13924      	wire [13:0] RxDbg_RouteId  ;
           	                            
13925      	wire [1:0]  RxDbg_Status   ;
           	                            
13926      	wire [7:0]  RxDbg_User     ;
           	                            
13927      	wire        RxErr          ;
           	                            
13928      	wire [6:0]  RxLen1         ;
           	                            
13929      	wire        RxLock         ;
           	                            
13930      	wire [3:0]  RxOpc          ;
           	                            
13931      	wire        RxPre          ;
           	                            
13932      	wire        RxPreAtomic    ;
           	                            
13933      	wire [1:0]  RxStatus       ;
           	                            
13934      	wire        RxUrg          ;
           	                            
13935      	wire        RxWrap         ;
           	                            
13936      	wire        SevErr_0       ;
           	                            
13937      	wire        SevErr_1       ;
           	                            
13938      	wire        SevErr_12      ;
           	                            
13939      	wire        SevErr_2       ;
           	                            
13940      	wire        SevErr_4       ;
           	                            
13941      	wire        SevErr_5       ;
           	                            
13942      	wire        SevErr_8       ;
           	                            
13943      	wire        SevErr_9       ;
           	                            
13944      	reg         dontStop       ;
           	                            
13945      	assign u_939c = Rx_Data [107:38];
           	                                 
13946      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
13947      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
13948      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
13949      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
13950      	assign u_1dd5_Lock = u_939c [69];
           	                                 
13951      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
13952      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
13953      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
13954      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
13955      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
13956      	assign u_1dd5_User = u_939c [10:3];
           	                                   
13957      	assign RxDbg_User = u_1dd5_User;
           	                                
13958      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
13959      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
13960      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
13961      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
13962      	assign RxOpc = Rx_Data [92:89];
           	                               
13963      	assign RxUrg = RxOpc == 4'b1001;
           	                                
13964      	assign RxPre = RxOpc == 4'b1000;
           	                                
13965      	assign RxLock = Rx_Data [107];
           	                              
13966      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
13967      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
13968      	always @( posedge Clk )
           	                       
13969      		if ( Clk == 1'b1 )
           		                  
13970      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
13971      				dontStop = 0;
           				             
13972      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
13973      				if (!dontStop) begin
           				                    
13974      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
13975      					$stop;
           					      
13976      				end
           				   
13977      			end
           			   
13978      	assign RxAddr = Rx_Data [79:49];
           	                                
13979      	assign RxAddrMaskT = RxAddrMask [28:0];
           	                                       
13980      	assign RxStatus = Rx_Data [88:87];
           	                                  
13981      	assign RxErr = RxStatus == 2'b01;
           	                                 
13982      	assign SevErr_5 =
           	                 
13983      					RxApertureHit & ( RxAddr [30:2] & RxAddrMaskT ) != 29'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
13984      		&	Rx_Head;
           		 	        
13985      	always @( posedge Clk )
           	                       
13986      		if ( Clk == 1'b1 )
           		                  
13987      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
13988      				dontStop = 0;
           				             
13989      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
13990      				if (!dontStop) begin
           				                    
13991      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
13992      					$stop;
           					      
13993      				end
           				   
13994      			end
           			   
13995      	always @( posedge Clk )
           	                       
13996      		if ( Clk == 1'b1 )
           		                  
13997      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
13998      				dontStop = 0;
           				             
13999      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14000      				if (!dontStop) begin
           				                    
14001      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
14002      					$stop;
           					      
14003      				end
           				   
14004      			end
           			   
14005      	always @( posedge Clk )
           	                       
14006      		if ( Clk == 1'b1 )
           		                  
14007      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14008      				dontStop = 0;
           				             
14009      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14010      				if (!dontStop) begin
           				                    
14011      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
14012      					$stop;
           					      
14013      				end
           				   
14014      			end
           			   
14015      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
14016      	assign u_5389 = RxAddr [1:0];
           	                             
14017      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
14018      	always @( posedge Clk )
           	                       
14019      		if ( Clk == 1'b1 )
           		                  
14020      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
14021      				dontStop = 0;
           				             
14022      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14023      				if (!dontStop) begin
           				                    
14024      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
14025      					$stop;
           					      
14026      				end
           				   
14027      			end
           			   
14028      	assign RxLen1 = Rx_Data [86:80];
           	                                
14029      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
14030      	always @( posedge Clk )
           	                       
14031      		if ( Clk == 1'b1 )
           		                  
14032      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
14033      				dontStop = 0;
           				             
14034      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14035      				if (!dontStop) begin
           				                    
14036      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
14037      					$stop;
           					      
14038      				end
           				   
14039      			end
           			   
14040      	always @( posedge Clk )
           	                       
14041      		if ( Clk == 1'b1 )
           		                  
14042      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14043      				dontStop = 0;
           				             
14044      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14045      				if (!dontStop) begin
           				                    
14046      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
14047      					$stop;
           					      
14048      				end
           				   
14049      			end
           			   
14050      	always @( posedge Clk )
           	                       
14051      		if ( Clk == 1'b1 )
           		                  
14052      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14053      				dontStop = 0;
           				             
14054      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14055      				if (!dontStop) begin
           				                    
14056      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
14057      					$stop;
           					      
14058      				end
           				   
14059      			end
           			   
14060      	assign u_a33a = RxAddr [3:0];
           	                             
14061      	assign u_b175 = u_a33a;
           	                       
14062      	assign RxPreAtomic =
           	                    
14063      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
14064      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
14065      	always @( posedge Clk )
           	                       
14066      		if ( Clk == 1'b1 )
           		                  
14067      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
14068      				dontStop = 0;
           				             
14069      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14070      				if (!dontStop) begin
           				                    
14071      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
14072      					$stop;
           					      
14073      				end
           				   
14074      			end
           			   
14075      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
14076      	always @( posedge Clk )
           	                       
14077      		if ( Clk == 1'b1 )
           		                  
14078      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
14079      				dontStop = 0;
           				             
14080      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14081      				if (!dontStop) begin
           				                    
14082      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
14083      					$stop;
           					      
14084      				end
           				   
14085      			end
           			   
14086      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
14087      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
14088      			.Clk( Clk )
           			           
14089      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
14090      		,	.Clk_En( Clk_En )
           		 	                 
14091      		,	.Clk_EnS( Clk_EnS )
           		 	                   
14092      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
14093      		,	.Clk_RstN( Clk_RstN )
           		 	                     
14094      		,	.Clk_Tm( Clk_Tm )
           		 	                 
14095      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
14096      		,	.O( RdXSeen )
           		 	             
14097      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
14098      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
14099      		);
           		  
14100      	always @( posedge Clk )
           	                       
14101      		if ( Clk == 1'b1 )
           		                  
14102      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
14103      				dontStop = 0;
           				             
14104      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14105      				if (!dontStop) begin
           				                    
14106      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
14107      					$stop;
           					      
14108      				end
           				   
14109      			end
           			   
14110      	always @( posedge Clk )
           	                       
14111      		if ( Clk == 1'b1 )
           		                  
14112      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14113      				dontStop = 0;
           				             
14114      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14115      				if (!dontStop) begin
           				                    
14116      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
14117      					$stop;
           					      
14118      				end
           				   
14119      			end
           			   
14120      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
14121      	always @( posedge Clk )
           	                       
14122      		if ( Clk == 1'b1 )
           		                  
14123      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
14124      				dontStop = 0;
           				             
14125      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14126      				if (!dontStop) begin
           				                    
14127      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
14128      					$stop;
           					      
14129      				end
           				   
14130      			end
           			   
14131      	endmodule
           	         
14132      	// synthesis translate_on
           	                         
14133      	// synopsys translate_on
           	                        
14134      
           
14135      `timescale 1ps/1ps
                             
14136      module rsnoc_z_H_R_G_T2_F_U_5a8c9775 (
                                                 
14137      	AddrMask
           	        
14138      ,	CxtRd_AddLd0
            	            
14139      ,	CxtRd_Addr4Be
            	             
14140      ,	CxtRd_Echo
            	          
14141      ,	CxtRd_Head
            	          
14142      ,	CxtRd_Len1
            	          
14143      ,	CxtRd_OpcT
            	          
14144      ,	CxtRd_RouteIdZ
            	              
14145      ,	CxtWr_AddLd0
            	            
14146      ,	CxtWr_Addr4Be
            	             
14147      ,	CxtWr_Echo
            	          
14148      ,	CxtWr_Head
            	          
14149      ,	CxtWr_Len1
            	          
14150      ,	CxtWr_OpcT
            	          
14151      ,	CxtWr_RouteIdZ
            	              
14152      ,	Debug
            	     
14153      ,	Empty
            	     
14154      ,	PathFound
            	         
14155      ,	ReqRx_Data
            	          
14156      ,	ReqRx_Head
            	          
14157      ,	ReqRx_Rdy
            	         
14158      ,	ReqRx_Tail
            	          
14159      ,	ReqRx_Vld
            	         
14160      ,	ReqTx_Data
            	          
14161      ,	ReqTx_Head
            	          
14162      ,	ReqTx_Rdy
            	         
14163      ,	ReqTx_Tail
            	          
14164      ,	ReqTx_Vld
            	         
14165      ,	RspRx_Data
            	          
14166      ,	RspRx_Head
            	          
14167      ,	RspRx_Rdy
            	         
14168      ,	RspRx_Tail
            	          
14169      ,	RspRx_Vld
            	         
14170      ,	RspTx_Data
            	          
14171      ,	RspTx_Head
            	          
14172      ,	RspTx_Rdy
            	         
14173      ,	RspTx_Tail
            	          
14174      ,	RspTx_Vld
            	         
14175      ,	SubFound
            	        
14176      ,	Sys_Clk
            	       
14177      ,	Sys_Clk_ClkS
            	            
14178      ,	Sys_Clk_En
            	          
14179      ,	Sys_Clk_EnS
            	           
14180      ,	Sys_Clk_RetRstN
            	               
14181      ,	Sys_Clk_RstN
            	            
14182      ,	Sys_Clk_Tm
            	          
14183      ,	Sys_Pwr_Idle
            	            
14184      ,	Sys_Pwr_WakeUp
            	              
14185      ,	WrCxt
            	     
14186      );
             
14187      	input  [29:0]  AddrMask        ;
           	                                
14188      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
14189      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
14190      	input  [2:0]   CxtRd_Echo      ;
           	                                
14191      	input          CxtRd_Head      ;
           	                                
14192      	input  [6:0]   CxtRd_Len1      ;
           	                                
14193      	input  [3:0]   CxtRd_OpcT      ;
           	                                
14194      	input  [10:0]  CxtRd_RouteIdZ  ;
           	                                
14195      	output [7:0]   CxtWr_AddLd0    ;
           	                                
14196      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
14197      	output [2:0]   CxtWr_Echo      ;
           	                                
14198      	output         CxtWr_Head      ;
           	                                
14199      	output [6:0]   CxtWr_Len1      ;
           	                                
14200      	output [3:0]   CxtWr_OpcT      ;
           	                                
14201      	output [10:0]  CxtWr_RouteIdZ  ;
           	                                
14202      	input          Debug           ;
           	                                
14203      	input          Empty           ;
           	                                
14204      	input          PathFound       ;
           	                                
14205      	input  [107:0] ReqRx_Data      ;
           	                                
14206      	input          ReqRx_Head      ;
           	                                
14207      	output         ReqRx_Rdy       ;
           	                                
14208      	input          ReqRx_Tail      ;
           	                                
14209      	input          ReqRx_Vld       ;
           	                                
14210      	output [107:0] ReqTx_Data      ;
           	                                
14211      	output         ReqTx_Head      ;
           	                                
14212      	input          ReqTx_Rdy       ;
           	                                
14213      	output         ReqTx_Tail      ;
           	                                
14214      	output         ReqTx_Vld       ;
           	                                
14215      	input  [107:0] RspRx_Data      ;
           	                                
14216      	input          RspRx_Head      ;
           	                                
14217      	output         RspRx_Rdy       ;
           	                                
14218      	input          RspRx_Tail      ;
           	                                
14219      	input          RspRx_Vld       ;
           	                                
14220      	output [107:0] RspTx_Data      ;
           	                                
14221      	output         RspTx_Head      ;
           	                                
14222      	input          RspTx_Rdy       ;
           	                                
14223      	output         RspTx_Tail      ;
           	                                
14224      	output         RspTx_Vld       ;
           	                                
14225      	input          SubFound        ;
           	                                
14226      	input          Sys_Clk         ;
           	                                
14227      	input          Sys_Clk_ClkS    ;
           	                                
14228      	input          Sys_Clk_En      ;
           	                                
14229      	input          Sys_Clk_EnS     ;
           	                                
14230      	input          Sys_Clk_RetRstN ;
           	                                
14231      	input          Sys_Clk_RstN    ;
           	                                
14232      	input          Sys_Clk_Tm      ;
           	                                
14233      	output         Sys_Pwr_Idle    ;
           	                                
14234      	output         Sys_Pwr_WakeUp  ;
           	                                
14235      	output         WrCxt           ;
           	                                
14236      	wire [3:0]   u_4c36              ;
           	                                  
14237      	wire         u_6_IDLE_WAIT       ;
           	                                  
14238      	wire         u_6_RSP_IDLE        ;
           	                                  
14239      	wire         u_6_WAIT_RSP        ;
           	                                  
14240      	wire [13:0]  u_7df2_3            ;
           	                                  
14241      	wire [1:0]   u_7df2_4            ;
           	                                  
14242      	wire [13:0]  u_8bb4_3            ;
           	                                  
14243      	wire [1:0]   u_8bb4_4            ;
           	                                  
14244      	wire         u_9d54              ;
           	                                  
14245      	wire [3:0]   u_ab1f              ;
           	                                  
14246      	wire [1:0]   u_b9ec              ;
           	                                  
14247      	wire [1:0]   u_bdb6              ;
           	                                  
14248      	wire [1:0]   u_cc76              ;
           	                                  
14249      	wire [1:0]   Arb_Gnt             ;
           	                                  
14250      	wire         Arb_Rdy             ;
           	                                  
14251      	wire [1:0]   Arb_Req             ;
           	                                  
14252      	wire         Arb_Vld             ;
           	                                  
14253      	wire [1:0]   CurState            ;
           	                                  
14254      	wire         CxtRdy              ;
           	                                  
14255      	wire         CxtVld              ;
           	                                  
14256      	wire         LoopBack            ;
           	                                  
14257      	wire         LoopPld             ;
           	                                  
14258      	wire [13:0]  NullRx_RouteId      ;
           	                                  
14259      	wire [1:0]   NullRx_Status       ;
           	                                  
14260      	wire [13:0]  NullTx_RouteId      ;
           	                                  
14261      	wire [1:0]   NullTx_Status       ;
           	                                  
14262      	wire         Pwr_BusErr_Idle     ;
           	                                  
14263      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
14264      	wire         Pwr_Cxt_Idle        ;
           	                                  
14265      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
14266      	wire         Req_HdrVld          ;
           	                                  
14267      	wire [107:0] ReqTx0_Data         ;
           	                                  
14268      	wire         ReqTx0_Head         ;
           	                                  
14269      	wire         ReqTx0_Rdy          ;
           	                                  
14270      	wire         ReqTx0_Tail         ;
           	                                  
14271      	wire         ReqTx0_Vld          ;
           	                                  
14272      	wire [107:0] Rsp_Data            ;
           	                                  
14273      	wire         Rsp_Rdy             ;
           	                                  
14274      	wire         Rsp_Vld             ;
           	                                  
14275      	wire [3:0]   RspBe               ;
           	                                  
14276      	wire [37:0]  RspDatum            ;
           	                                  
14277      	wire [69:0]  RspHdr              ;
           	                                  
14278      	wire         RspRdy              ;
           	                                  
14279      	wire [7:0]   RspUser             ;
           	                                  
14280      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
14281      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
14282      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
14283      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
14284      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
14285      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
14286      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
14287      	wire [107:0] RxErr_Data          ;
           	                                  
14288      	wire         RxErr_Head          ;
           	                                  
14289      	wire         RxErr_Rdy           ;
           	                                  
14290      	wire         RxErr_Tail          ;
           	                                  
14291      	wire         RxErr_Vld           ;
           	                                  
14292      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
14293      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
14294      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
14295      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
14296      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
14297      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
14298      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
14299      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
14300      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
14301      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
14302      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
14303      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
14304      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
14305      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
14306      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
14307      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
14308      	assign u_8bb4_4 = NullRx_Status;
           	                                
14309      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
14310      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
14311      		.Gnt( Arb_Gnt )
           		               
14312      	,	.Rdy( Arb_Rdy )
           	 	               
14313      	,	.Req( Arb_Req )
           	 	               
14314      	,	.ReqArbIn( 2'b0 )
           	 	                 
14315      	,	.Sys_Clk( Sys_Clk )
           	 	                   
14316      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
14317      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
14318      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
14319      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
14320      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
14321      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
14322      	,	.Sys_Pwr_Idle( )
           	 	                
14323      	,	.Sys_Pwr_WakeUp( )
           	 	                  
14324      	,	.Vld( Arb_Vld )
           	 	               
14325      	);
           	  
14326      	assign NullTx_RouteId = u_7df2_3;
           	                                 
14327      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
14328      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
14329      	assign NullTx_Status = u_7df2_4;
           	                                
14330      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
14331      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
14332      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
14333      	assign RspUser = { 8'b0 };
           	                          
14334      	assign RspWord_Hdr_User = RspUser;
           	                                  
14335      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
14336      	assign RspHdr =
           	               
14337      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
14338      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
14339      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13817      	end
           	   
13818      	assign Tx_Head = Rx_Head;
           	                         
13819      	assign Tx_Tail = Rx_Tail;
           	                         
13820      	assign Tx_Vld = Rx_Vld & ~ MaskPre;
           	                                   
13821      	assign ErrTypeRaw =
           	                   
13822      		{ Dbg_BURST_MAP_WRAP_CROSSING , Dbg_BURST_MAP_INCR_CROSSING , RxErr , LckSeqUnsupported , RxPreRdCondWr , RxPreNullRd , RxPreBlck , RxPreStrm };
           		                                                                                                                                                
13823      	assign ErrType = u_dade;
           	                        
13824      	rsnoc_z_T_C_S_C_L_R_S_L_8 usl( .I( ErrTypeRaw ) , .O( u_fabc ) );
           	                                                                 
13825      	rsnoc_z_T_C_S_C_L_R_E_z_8 ue( .I( u_fabc ) , .O( u_dade ) );
           	                                                            
13826      	assign u_939c = Rx_Data [107:38];
           	                                 
13827      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
13828      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
13829      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
13830      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
13831      	assign u_1dd5_Lock = u_939c [69];
           	                                 
13832      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
13833      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
13834      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
13835      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
13836      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
13837      	assign u_1dd5_User = u_939c [10:3];
           	                                   
13838      	assign RxDbg_User = u_1dd5_User;
           	                                
13839      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
13840      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
13841      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
13842      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
13843      	assign u_d6b3 = Tx_Data [107:38];
           	                                 
13844      	assign u_998_Status = u_d6b3 [50:49];
           	                                     
13845      	assign TxDbg_Status = u_998_Status;
           	                                   
13846      	assign u_998_Addr = u_d6b3 [41:11];
           	                                   
13847      	assign TxDbg_Addr = u_998_Addr;
           	                               
13848      	assign u_998_Lock = u_d6b3 [69];
           	                                
13849      	assign TxDbg_Lock = u_998_Lock;
           	                               
13850      	assign u_998_Echo = u_d6b3 [2:0];
           	                                 
13851      	assign TxDbg_Echo = u_998_Echo;
           	                               
13852      	assign u_998_Len1 = u_d6b3 [48:42];
           	                                   
13853      	assign TxDbg_Len1 = u_998_Len1;
           	                               
13854      	assign u_998_User = u_d6b3 [10:3];
           	                                  
13855      	assign TxDbg_User = u_998_User;
           	                               
13856      	assign u_998_Opc = u_d6b3 [54:51];
           	                                  
13857      	assign TxDbg_Opc = u_998_Opc;
           	                             
13858      	assign u_998_RouteId = u_d6b3 [68:55];
           	                                      
13859      	assign TxDbg_RouteId = u_998_RouteId;
           	                                     
13860      	assign Dbg_STATUS_ERR = RxErr;
           	                              
13861      	assign Dbg_PRENULLRD_NOTSUPPORTED = RxPreNullRd;
           	                                                
13862      	assign Dbg_PREBLCK_NOTSUPPORTED = RxPreBlck;
           	                                            
13863      	assign Dbg_LCKSEQ_NOTSUPPORTED = LckSeqUnsupported;
           	                                                   
13864      	assign Dbg_PRESTRM_NOTSUPPORTED = RxPreStrm;
           	                                            
13865      	assign Dbg_PRERDCONDWR_NOTSUPPORTED = RxPreRdCondWr;
           	                                                    
13866      endmodule
                    
13867      
           
13868      // synopsys translate_off
                                    
13869      // synthesis translate_off
                                     
13870      `timescale 1ps/1ps
                             
13871      module rsnoc_z_H_R_G_T2_S_U_8247cf0a (
                                                 
13872      	Clk
           	   
13873      ,	Clk_ClkS
            	        
13874      ,	Clk_En
            	      
13875      ,	Clk_EnS
            	       
13876      ,	Clk_RetRstN
            	           
13877      ,	Clk_RstN
            	        
13878      ,	Clk_Tm
            	      
13879      ,	Rx_Data
            	       
13880      ,	Rx_Head
            	       
13881      ,	Rx_Rdy
            	      
13882      ,	Rx_Tail
            	       
13883      ,	Rx_Vld
            	      
13884      ,	RxAddrMask
            	          
13885      ,	RxApertureHit
            	             
13886      ,	RxPathHit
            	         
13887      );
             
13888      	input         Clk           ;
           	                             
13889      	input         Clk_ClkS      ;
           	                             
13890      	input         Clk_En        ;
           	                             
13891      	input         Clk_EnS       ;
           	                             
13892      	input         Clk_RetRstN   ;
           	                             
13893      	input         Clk_RstN      ;
           	                             
13894      	input         Clk_Tm        ;
           	                             
13895      	input [107:0] Rx_Data       ;
           	                             
13896      	input         Rx_Head       ;
           	                             
13897      	input         Rx_Rdy        ;
           	                             
13898      	input         Rx_Tail       ;
           	                             
13899      	input         Rx_Vld        ;
           	                             
13900      	input [29:0]  RxAddrMask    ;
           	                             
13901      	input         RxApertureHit ;
           	                             
13902      	input         RxPathHit     ;
           	                             
13903      	wire [30:0] u_1dd5_Addr    ;
           	                            
13904      	wire [2:0]  u_1dd5_Echo    ;
           	                            
13905      	wire [6:0]  u_1dd5_Len1    ;
           	                            
13906      	wire        u_1dd5_Lock    ;
           	                            
13907      	wire [3:0]  u_1dd5_Opc     ;
           	                            
13908      	wire [13:0] u_1dd5_RouteId ;
           	                            
13909      	wire [1:0]  u_1dd5_Status  ;
           	                            
13910      	wire [7:0]  u_1dd5_User    ;
           	                            
13911      	wire [1:0]  u_5389         ;
           	                            
13912      	wire [69:0] u_939c         ;
           	                            
13913      	wire [3:0]  u_a33a         ;
           	                            
13914      	wire [3:0]  u_b175         ;
           	                            
13915      	wire        RdXSeen        ;
           	                            
13916      	wire        RxAbort        ;
           	                            
13917      	wire [30:0] RxAddr         ;
           	                            
13918      	wire [28:0] RxAddrMaskT    ;
           	                            
13919      	wire [30:0] RxDbg_Addr     ;
           	                            
13920      	wire [2:0]  RxDbg_Echo     ;
           	                            
13921      	wire [6:0]  RxDbg_Len1     ;
           	                            
13922      	wire        RxDbg_Lock     ;
           	                            
13923      	wire [3:0]  RxDbg_Opc      ;
           	                            
13924      	wire [13:0] RxDbg_RouteId  ;
           	                            
13925      	wire [1:0]  RxDbg_Status   ;
           	                            
13926      	wire [7:0]  RxDbg_User     ;
           	                            
13927      	wire        RxErr          ;
           	                            
13928      	wire [6:0]  RxLen1         ;
           	                            
13929      	wire        RxLock         ;
           	                            
13930      	wire [3:0]  RxOpc          ;
           	                            
13931      	wire        RxPre          ;
           	                            
13932      	wire        RxPreAtomic    ;
           	                            
13933      	wire [1:0]  RxStatus       ;
           	                            
13934      	wire        RxUrg          ;
           	                            
13935      	wire        RxWrap         ;
           	                            
13936      	wire        SevErr_0       ;
           	                            
13937      	wire        SevErr_1       ;
           	                            
13938      	wire        SevErr_12      ;
           	                            
13939      	wire        SevErr_2       ;
           	                            
13940      	wire        SevErr_4       ;
           	                            
13941      	wire        SevErr_5       ;
           	                            
13942      	wire        SevErr_8       ;
           	                            
13943      	wire        SevErr_9       ;
           	                            
13944      	reg         dontStop       ;
           	                            
13945      	assign u_939c = Rx_Data [107:38];
           	                                 
13946      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
13947      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
13948      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
13949      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
13950      	assign u_1dd5_Lock = u_939c [69];
           	                                 
13951      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
13952      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
13953      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
13954      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
13955      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
13956      	assign u_1dd5_User = u_939c [10:3];
           	                                   
13957      	assign RxDbg_User = u_1dd5_User;
           	                                
13958      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
13959      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
13960      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
13961      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
13962      	assign RxOpc = Rx_Data [92:89];
           	                               
13963      	assign RxUrg = RxOpc == 4'b1001;
           	                                
13964      	assign RxPre = RxOpc == 4'b1000;
           	                                
13965      	assign RxLock = Rx_Data [107];
           	                              
13966      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
13967      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
13968      	always @( posedge Clk )
           	                       
13969      		if ( Clk == 1'b1 )
           		                  
13970      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
13971      				dontStop = 0;
           				             
13972      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
13973      				if (!dontStop) begin
           				                    
13974      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
13975      					$stop;
           					      
13976      				end
           				   
13977      			end
           			   
13978      	assign RxAddr = Rx_Data [79:49];
           	                                
13979      	assign RxAddrMaskT = RxAddrMask [28:0];
           	                                       
13980      	assign RxStatus = Rx_Data [88:87];
           	                                  
13981      	assign RxErr = RxStatus == 2'b01;
           	                                 
13982      	assign SevErr_5 =
           	                 
13983      					RxApertureHit & ( RxAddr [30:2] & RxAddrMaskT ) != 29'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
13984      		&	Rx_Head;
           		 	        
13985      	always @( posedge Clk )
           	                       
13986      		if ( Clk == 1'b1 )
           		                  
13987      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
13988      				dontStop = 0;
           				             
13989      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
13990      				if (!dontStop) begin
           				                    
13991      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
13992      					$stop;
           					      
13993      				end
           				   
13994      			end
           			   
13995      	always @( posedge Clk )
           	                       
13996      		if ( Clk == 1'b1 )
           		                  
13997      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
13998      				dontStop = 0;
           				             
13999      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14000      				if (!dontStop) begin
           				                    
14001      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
14002      					$stop;
           					      
14003      				end
           				   
14004      			end
           			   
14005      	always @( posedge Clk )
           	                       
14006      		if ( Clk == 1'b1 )
           		                  
14007      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14008      				dontStop = 0;
           				             
14009      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14010      				if (!dontStop) begin
           				                    
14011      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
14012      					$stop;
           					      
14013      				end
           				   
14014      			end
           			   
14015      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
14016      	assign u_5389 = RxAddr [1:0];
           	                             
14017      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
14018      	always @( posedge Clk )
           	                       
14019      		if ( Clk == 1'b1 )
           		                  
14020      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
14021      				dontStop = 0;
           				             
14022      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14023      				if (!dontStop) begin
           				                    
14024      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
14025      					$stop;
           					      
14026      				end
           				   
14027      			end
           			   
14028      	assign RxLen1 = Rx_Data [86:80];
           	                                
14029      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
14030      	always @( posedge Clk )
           	                       
14031      		if ( Clk == 1'b1 )
           		                  
14032      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
14033      				dontStop = 0;
           				             
14034      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14035      				if (!dontStop) begin
           				                    
14036      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
14037      					$stop;
           					      
14038      				end
           				   
14039      			end
           			   
14040      	always @( posedge Clk )
           	                       
14041      		if ( Clk == 1'b1 )
           		                  
14042      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14043      				dontStop = 0;
           				             
14044      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14045      				if (!dontStop) begin
           				                    
14046      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
14047      					$stop;
           					      
14048      				end
           				   
14049      			end
           			   
14050      	always @( posedge Clk )
           	                       
14051      		if ( Clk == 1'b1 )
           		                  
14052      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14053      				dontStop = 0;
           				             
14054      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14055      				if (!dontStop) begin
           				                    
14056      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
14057      					$stop;
           					      
14058      				end
           				   
14059      			end
           			   
14060      	assign u_a33a = RxAddr [3:0];
           	                             
14061      	assign u_b175 = u_a33a;
           	                       
14062      	assign RxPreAtomic =
           	                    
14063      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
14064      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
14065      	always @( posedge Clk )
           	                       
14066      		if ( Clk == 1'b1 )
           		                  
14067      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
14068      				dontStop = 0;
           				             
14069      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14070      				if (!dontStop) begin
           				                    
14071      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
14072      					$stop;
           					      
14073      				end
           				   
14074      			end
           			   
14075      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
14076      	always @( posedge Clk )
           	                       
14077      		if ( Clk == 1'b1 )
           		                  
14078      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
14079      				dontStop = 0;
           				             
14080      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14081      				if (!dontStop) begin
           				                    
14082      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
14083      					$stop;
           					      
14084      				end
           				   
14085      			end
           			   
14086      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
14087      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
14088      			.Clk( Clk )
           			           
14089      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
14090      		,	.Clk_En( Clk_En )
           		 	                 
14091      		,	.Clk_EnS( Clk_EnS )
           		 	                   
14092      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
14093      		,	.Clk_RstN( Clk_RstN )
           		 	                     
14094      		,	.Clk_Tm( Clk_Tm )
           		 	                 
14095      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
14096      		,	.O( RdXSeen )
           		 	             
14097      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
14098      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
14099      		);
           		  
14100      	always @( posedge Clk )
           	                       
14101      		if ( Clk == 1'b1 )
           		                  
14102      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
14103      				dontStop = 0;
           				             
14104      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14105      				if (!dontStop) begin
           				                    
14106      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
14107      					$stop;
           					      
14108      				end
           				   
14109      			end
           			   
14110      	always @( posedge Clk )
           	                       
14111      		if ( Clk == 1'b1 )
           		                  
14112      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14113      				dontStop = 0;
           				             
14114      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14115      				if (!dontStop) begin
           				                    
14116      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
14117      					$stop;
           					      
14118      				end
           				   
14119      			end
           			   
14120      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
14121      	always @( posedge Clk )
           	                       
14122      		if ( Clk == 1'b1 )
           		                  
14123      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
14124      				dontStop = 0;
           				             
14125      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14126      				if (!dontStop) begin
           				                    
14127      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
14128      					$stop;
           					      
14129      				end
           				   
14130      			end
           			   
14131      	endmodule
           	         
14132      	// synthesis translate_on
           	                         
14133      	// synopsys translate_on
           	                        
14134      
           
14135      `timescale 1ps/1ps
                             
14136      module rsnoc_z_H_R_G_T2_F_U_5a8c9775 (
                                                 
14137      	AddrMask
           	        
14138      ,	CxtRd_AddLd0
            	            
14139      ,	CxtRd_Addr4Be
            	             
14140      ,	CxtRd_Echo
            	          
14141      ,	CxtRd_Head
            	          
14142      ,	CxtRd_Len1
            	          
14143      ,	CxtRd_OpcT
            	          
14144      ,	CxtRd_RouteIdZ
            	              
14145      ,	CxtWr_AddLd0
            	            
14146      ,	CxtWr_Addr4Be
            	             
14147      ,	CxtWr_Echo
            	          
14148      ,	CxtWr_Head
            	          
14149      ,	CxtWr_Len1
            	          
14150      ,	CxtWr_OpcT
            	          
14151      ,	CxtWr_RouteIdZ
            	              
14152      ,	Debug
            	     
14153      ,	Empty
            	     
14154      ,	PathFound
            	         
14155      ,	ReqRx_Data
            	          
14156      ,	ReqRx_Head
            	          
14157      ,	ReqRx_Rdy
            	         
14158      ,	ReqRx_Tail
            	          
14159      ,	ReqRx_Vld
            	         
14160      ,	ReqTx_Data
            	          
14161      ,	ReqTx_Head
            	          
14162      ,	ReqTx_Rdy
            	         
14163      ,	ReqTx_Tail
            	          
14164      ,	ReqTx_Vld
            	         
14165      ,	RspRx_Data
            	          
14166      ,	RspRx_Head
            	          
14167      ,	RspRx_Rdy
            	         
14168      ,	RspRx_Tail
            	          
14169      ,	RspRx_Vld
            	         
14170      ,	RspTx_Data
            	          
14171      ,	RspTx_Head
            	          
14172      ,	RspTx_Rdy
            	         
14173      ,	RspTx_Tail
            	          
14174      ,	RspTx_Vld
            	         
14175      ,	SubFound
            	        
14176      ,	Sys_Clk
            	       
14177      ,	Sys_Clk_ClkS
            	            
14178      ,	Sys_Clk_En
            	          
14179      ,	Sys_Clk_EnS
            	           
14180      ,	Sys_Clk_RetRstN
            	               
14181      ,	Sys_Clk_RstN
            	            
14182      ,	Sys_Clk_Tm
            	          
14183      ,	Sys_Pwr_Idle
            	            
14184      ,	Sys_Pwr_WakeUp
            	              
14185      ,	WrCxt
            	     
14186      );
             
14187      	input  [29:0]  AddrMask        ;
           	                                
14188      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
14189      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
14190      	input  [2:0]   CxtRd_Echo      ;
           	                                
14191      	input          CxtRd_Head      ;
           	                                
14192      	input  [6:0]   CxtRd_Len1      ;
           	                                
14193      	input  [3:0]   CxtRd_OpcT      ;
           	                                
14194      	input  [10:0]  CxtRd_RouteIdZ  ;
           	                                
14195      	output [7:0]   CxtWr_AddLd0    ;
           	                                
14196      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
14197      	output [2:0]   CxtWr_Echo      ;
           	                                
14198      	output         CxtWr_Head      ;
           	                                
14199      	output [6:0]   CxtWr_Len1      ;
           	                                
14200      	output [3:0]   CxtWr_OpcT      ;
           	                                
14201      	output [10:0]  CxtWr_RouteIdZ  ;
           	                                
14202      	input          Debug           ;
           	                                
14203      	input          Empty           ;
           	                                
14204      	input          PathFound       ;
           	                                
14205      	input  [107:0] ReqRx_Data      ;
           	                                
14206      	input          ReqRx_Head      ;
           	                                
14207      	output         ReqRx_Rdy       ;
           	                                
14208      	input          ReqRx_Tail      ;
           	                                
14209      	input          ReqRx_Vld       ;
           	                                
14210      	output [107:0] ReqTx_Data      ;
           	                                
14211      	output         ReqTx_Head      ;
           	                                
14212      	input          ReqTx_Rdy       ;
           	                                
14213      	output         ReqTx_Tail      ;
           	                                
14214      	output         ReqTx_Vld       ;
           	                                
14215      	input  [107:0] RspRx_Data      ;
           	                                
14216      	input          RspRx_Head      ;
           	                                
14217      	output         RspRx_Rdy       ;
           	                                
14218      	input          RspRx_Tail      ;
           	                                
14219      	input          RspRx_Vld       ;
           	                                
14220      	output [107:0] RspTx_Data      ;
           	                                
14221      	output         RspTx_Head      ;
           	                                
14222      	input          RspTx_Rdy       ;
           	                                
14223      	output         RspTx_Tail      ;
           	                                
14224      	output         RspTx_Vld       ;
           	                                
14225      	input          SubFound        ;
           	                                
14226      	input          Sys_Clk         ;
           	                                
14227      	input          Sys_Clk_ClkS    ;
           	                                
14228      	input          Sys_Clk_En      ;
           	                                
14229      	input          Sys_Clk_EnS     ;
           	                                
14230      	input          Sys_Clk_RetRstN ;
           	                                
14231      	input          Sys_Clk_RstN    ;
           	                                
14232      	input          Sys_Clk_Tm      ;
           	                                
14233      	output         Sys_Pwr_Idle    ;
           	                                
14234      	output         Sys_Pwr_WakeUp  ;
           	                                
14235      	output         WrCxt           ;
           	                                
14236      	wire [3:0]   u_4c36              ;
           	                                  
14237      	wire         u_6_IDLE_WAIT       ;
           	                                  
14238      	wire         u_6_RSP_IDLE        ;
           	                                  
14239      	wire         u_6_WAIT_RSP        ;
           	                                  
14240      	wire [13:0]  u_7df2_3            ;
           	                                  
14241      	wire [1:0]   u_7df2_4            ;
           	                                  
14242      	wire [13:0]  u_8bb4_3            ;
           	                                  
14243      	wire [1:0]   u_8bb4_4            ;
           	                                  
14244      	wire         u_9d54              ;
           	                                  
14245      	wire [3:0]   u_ab1f              ;
           	                                  
14246      	wire [1:0]   u_b9ec              ;
           	                                  
14247      	wire [1:0]   u_bdb6              ;
           	                                  
14248      	wire [1:0]   u_cc76              ;
           	                                  
14249      	wire [1:0]   Arb_Gnt             ;
           	                                  
14250      	wire         Arb_Rdy             ;
           	                                  
14251      	wire [1:0]   Arb_Req             ;
           	                                  
14252      	wire         Arb_Vld             ;
           	                                  
14253      	wire [1:0]   CurState            ;
           	                                  
14254      	wire         CxtRdy              ;
           	                                  
14255      	wire         CxtVld              ;
           	                                  
14256      	wire         LoopBack            ;
           	                                  
14257      	wire         LoopPld             ;
           	                                  
14258      	wire [13:0]  NullRx_RouteId      ;
           	                                  
14259      	wire [1:0]   NullRx_Status       ;
           	                                  
14260      	wire [13:0]  NullTx_RouteId      ;
           	                                  
14261      	wire [1:0]   NullTx_Status       ;
           	                                  
14262      	wire         Pwr_BusErr_Idle     ;
           	                                  
14263      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
14264      	wire         Pwr_Cxt_Idle        ;
           	                                  
14265      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
14266      	wire         Req_HdrVld          ;
           	                                  
14267      	wire [107:0] ReqTx0_Data         ;
           	                                  
14268      	wire         ReqTx0_Head         ;
           	                                  
14269      	wire         ReqTx0_Rdy          ;
           	                                  
14270      	wire         ReqTx0_Tail         ;
           	                                  
14271      	wire         ReqTx0_Vld          ;
           	                                  
14272      	wire [107:0] Rsp_Data            ;
           	                                  
14273      	wire         Rsp_Rdy             ;
           	                                  
14274      	wire         Rsp_Vld             ;
           	                                  
14275      	wire [3:0]   RspBe               ;
           	                                  
14276      	wire [37:0]  RspDatum            ;
           	                                  
14277      	wire [69:0]  RspHdr              ;
           	                                  
14278      	wire         RspRdy              ;
           	                                  
14279      	wire [7:0]   RspUser             ;
           	                                  
14280      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
14281      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
14282      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
14283      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
14284      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
14285      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
14286      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
14287      	wire [107:0] RxErr_Data          ;
           	                                  
14288      	wire         RxErr_Head          ;
           	                                  
14289      	wire         RxErr_Rdy           ;
           	                                  
14290      	wire         RxErr_Tail          ;
           	                                  
14291      	wire         RxErr_Vld           ;
           	                                  
14292      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
14293      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
14294      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
14295      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
14296      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
14297      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
14298      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
14299      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
14300      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
14301      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
14302      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
14303      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
14304      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
14305      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
14306      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
14307      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
14308      	assign u_8bb4_4 = NullRx_Status;
           	                                
14309      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
14310      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
14311      		.Gnt( Arb_Gnt )
           		               
14312      	,	.Rdy( Arb_Rdy )
           	 	               
14313      	,	.Req( Arb_Req )
           	 	               
14314      	,	.ReqArbIn( 2'b0 )
           	 	                 
14315      	,	.Sys_Clk( Sys_Clk )
           	 	                   
14316      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
14317      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
14318      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
14319      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
14320      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
14321      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
14322      	,	.Sys_Pwr_Idle( )
           	 	                
14323      	,	.Sys_Pwr_WakeUp( )
           	 	                  
14324      	,	.Vld( Arb_Vld )
           	 	               
14325      	);
           	  
14326      	assign NullTx_RouteId = u_7df2_3;
           	                                 
14327      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
14328      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
14329      	assign NullTx_Status = u_7df2_4;
           	                                
14330      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
14331      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
14332      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
14333      	assign RspUser = { 8'b0 };
           	                          
14334      	assign RspWord_Hdr_User = RspUser;
           	                                  
14335      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
14336      	assign RspHdr =
           	               
14337      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
14338      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
14339      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14102      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
14103      				dontStop = 0;
           				             
14104      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14105      				if (!dontStop) begin
           				                    
14106      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
14107      					$stop;
           					      
14108      				end
           				   
14109      			end
           			   
14110      	always @( posedge Clk )
           	                       
14111      		if ( Clk == 1'b1 )
           		                  
14112      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14113      				dontStop = 0;
           				             
14114      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14115      				if (!dontStop) begin
           				                    
14116      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
14117      					$stop;
           					      
14118      				end
           				   
14119      			end
           			   
14120      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
14121      	always @( posedge Clk )
           	                       
14122      		if ( Clk == 1'b1 )
           		                  
14123      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
14124      				dontStop = 0;
           				             
14125      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14126      				if (!dontStop) begin
           				                    
14127      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
14128      					$stop;
           					      
14129      				end
           				   
14130      			end
           			   
14131      	endmodule
           	         
14132      	// synthesis translate_on
           	                         
14133      	// synopsys translate_on
           	                        
14134      
           
14135      `timescale 1ps/1ps
                             
14136      module rsnoc_z_H_R_G_T2_F_U_5a8c9775 (
                                                 
14137      	AddrMask
           	        
14138      ,	CxtRd_AddLd0
            	            
14139      ,	CxtRd_Addr4Be
            	             
14140      ,	CxtRd_Echo
            	          
14141      ,	CxtRd_Head
            	          
14142      ,	CxtRd_Len1
            	          
14143      ,	CxtRd_OpcT
            	          
14144      ,	CxtRd_RouteIdZ
            	              
14145      ,	CxtWr_AddLd0
            	            
14146      ,	CxtWr_Addr4Be
            	             
14147      ,	CxtWr_Echo
            	          
14148      ,	CxtWr_Head
            	          
14149      ,	CxtWr_Len1
            	          
14150      ,	CxtWr_OpcT
            	          
14151      ,	CxtWr_RouteIdZ
            	              
14152      ,	Debug
            	     
14153      ,	Empty
            	     
14154      ,	PathFound
            	         
14155      ,	ReqRx_Data
            	          
14156      ,	ReqRx_Head
            	          
14157      ,	ReqRx_Rdy
            	         
14158      ,	ReqRx_Tail
            	          
14159      ,	ReqRx_Vld
            	         
14160      ,	ReqTx_Data
            	          
14161      ,	ReqTx_Head
            	          
14162      ,	ReqTx_Rdy
            	         
14163      ,	ReqTx_Tail
            	          
14164      ,	ReqTx_Vld
            	         
14165      ,	RspRx_Data
            	          
14166      ,	RspRx_Head
            	          
14167      ,	RspRx_Rdy
            	         
14168      ,	RspRx_Tail
            	          
14169      ,	RspRx_Vld
            	         
14170      ,	RspTx_Data
            	          
14171      ,	RspTx_Head
            	          
14172      ,	RspTx_Rdy
            	         
14173      ,	RspTx_Tail
            	          
14174      ,	RspTx_Vld
            	         
14175      ,	SubFound
            	        
14176      ,	Sys_Clk
            	       
14177      ,	Sys_Clk_ClkS
            	            
14178      ,	Sys_Clk_En
            	          
14179      ,	Sys_Clk_EnS
            	           
14180      ,	Sys_Clk_RetRstN
            	               
14181      ,	Sys_Clk_RstN
            	            
14182      ,	Sys_Clk_Tm
            	          
14183      ,	Sys_Pwr_Idle
            	            
14184      ,	Sys_Pwr_WakeUp
            	              
14185      ,	WrCxt
            	     
14186      );
             
14187      	input  [29:0]  AddrMask        ;
           	                                
14188      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
14189      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
14190      	input  [2:0]   CxtRd_Echo      ;
           	                                
14191      	input          CxtRd_Head      ;
           	                                
14192      	input  [6:0]   CxtRd_Len1      ;
           	                                
14193      	input  [3:0]   CxtRd_OpcT      ;
           	                                
14194      	input  [10:0]  CxtRd_RouteIdZ  ;
           	                                
14195      	output [7:0]   CxtWr_AddLd0    ;
           	                                
14196      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
14197      	output [2:0]   CxtWr_Echo      ;
           	                                
14198      	output         CxtWr_Head      ;
           	                                
14199      	output [6:0]   CxtWr_Len1      ;
           	                                
14200      	output [3:0]   CxtWr_OpcT      ;
           	                                
14201      	output [10:0]  CxtWr_RouteIdZ  ;
           	                                
14202      	input          Debug           ;
           	                                
14203      	input          Empty           ;
           	                                
14204      	input          PathFound       ;
           	                                
14205      	input  [107:0] ReqRx_Data      ;
           	                                
14206      	input          ReqRx_Head      ;
           	                                
14207      	output         ReqRx_Rdy       ;
           	                                
14208      	input          ReqRx_Tail      ;
           	                                
14209      	input          ReqRx_Vld       ;
           	                                
14210      	output [107:0] ReqTx_Data      ;
           	                                
14211      	output         ReqTx_Head      ;
           	                                
14212      	input          ReqTx_Rdy       ;
           	                                
14213      	output         ReqTx_Tail      ;
           	                                
14214      	output         ReqTx_Vld       ;
           	                                
14215      	input  [107:0] RspRx_Data      ;
           	                                
14216      	input          RspRx_Head      ;
           	                                
14217      	output         RspRx_Rdy       ;
           	                                
14218      	input          RspRx_Tail      ;
           	                                
14219      	input          RspRx_Vld       ;
           	                                
14220      	output [107:0] RspTx_Data      ;
           	                                
14221      	output         RspTx_Head      ;
           	                                
14222      	input          RspTx_Rdy       ;
           	                                
14223      	output         RspTx_Tail      ;
           	                                
14224      	output         RspTx_Vld       ;
           	                                
14225      	input          SubFound        ;
           	                                
14226      	input          Sys_Clk         ;
           	                                
14227      	input          Sys_Clk_ClkS    ;
           	                                
14228      	input          Sys_Clk_En      ;
           	                                
14229      	input          Sys_Clk_EnS     ;
           	                                
14230      	input          Sys_Clk_RetRstN ;
           	                                
14231      	input          Sys_Clk_RstN    ;
           	                                
14232      	input          Sys_Clk_Tm      ;
           	                                
14233      	output         Sys_Pwr_Idle    ;
           	                                
14234      	output         Sys_Pwr_WakeUp  ;
           	                                
14235      	output         WrCxt           ;
           	                                
14236      	wire [3:0]   u_4c36              ;
           	                                  
14237      	wire         u_6_IDLE_WAIT       ;
           	                                  
14238      	wire         u_6_RSP_IDLE        ;
           	                                  
14239      	wire         u_6_WAIT_RSP        ;
           	                                  
14240      	wire [13:0]  u_7df2_3            ;
           	                                  
14241      	wire [1:0]   u_7df2_4            ;
           	                                  
14242      	wire [13:0]  u_8bb4_3            ;
           	                                  
14243      	wire [1:0]   u_8bb4_4            ;
           	                                  
14244      	wire         u_9d54              ;
           	                                  
14245      	wire [3:0]   u_ab1f              ;
           	                                  
14246      	wire [1:0]   u_b9ec              ;
           	                                  
14247      	wire [1:0]   u_bdb6              ;
           	                                  
14248      	wire [1:0]   u_cc76              ;
           	                                  
14249      	wire [1:0]   Arb_Gnt             ;
           	                                  
14250      	wire         Arb_Rdy             ;
           	                                  
14251      	wire [1:0]   Arb_Req             ;
           	                                  
14252      	wire         Arb_Vld             ;
           	                                  
14253      	wire [1:0]   CurState            ;
           	                                  
14254      	wire         CxtRdy              ;
           	                                  
14255      	wire         CxtVld              ;
           	                                  
14256      	wire         LoopBack            ;
           	                                  
14257      	wire         LoopPld             ;
           	                                  
14258      	wire [13:0]  NullRx_RouteId      ;
           	                                  
14259      	wire [1:0]   NullRx_Status       ;
           	                                  
14260      	wire [13:0]  NullTx_RouteId      ;
           	                                  
14261      	wire [1:0]   NullTx_Status       ;
           	                                  
14262      	wire         Pwr_BusErr_Idle     ;
           	                                  
14263      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
14264      	wire         Pwr_Cxt_Idle        ;
           	                                  
14265      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
14266      	wire         Req_HdrVld          ;
           	                                  
14267      	wire [107:0] ReqTx0_Data         ;
           	                                  
14268      	wire         ReqTx0_Head         ;
           	                                  
14269      	wire         ReqTx0_Rdy          ;
           	                                  
14270      	wire         ReqTx0_Tail         ;
           	                                  
14271      	wire         ReqTx0_Vld          ;
           	                                  
14272      	wire [107:0] Rsp_Data            ;
           	                                  
14273      	wire         Rsp_Rdy             ;
           	                                  
14274      	wire         Rsp_Vld             ;
           	                                  
14275      	wire [3:0]   RspBe               ;
           	                                  
14276      	wire [37:0]  RspDatum            ;
           	                                  
14277      	wire [69:0]  RspHdr              ;
           	                                  
14278      	wire         RspRdy              ;
           	                                  
14279      	wire [7:0]   RspUser             ;
           	                                  
14280      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
14281      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
14282      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
14283      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
14284      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
14285      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
14286      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
14287      	wire [107:0] RxErr_Data          ;
           	                                  
14288      	wire         RxErr_Head          ;
           	                                  
14289      	wire         RxErr_Rdy           ;
           	                                  
14290      	wire         RxErr_Tail          ;
           	                                  
14291      	wire         RxErr_Vld           ;
           	                                  
14292      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
14293      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
14294      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
14295      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
14296      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
14297      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
14298      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
14299      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
14300      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
14301      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
14302      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
14303      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
14304      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
14305      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
14306      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
14307      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
14308      	assign u_8bb4_4 = NullRx_Status;
           	                                
14309      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
14310      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
14311      		.Gnt( Arb_Gnt )
           		               
14312      	,	.Rdy( Arb_Rdy )
           	 	               
14313      	,	.Req( Arb_Req )
           	 	               
14314      	,	.ReqArbIn( 2'b0 )
           	 	                 
14315      	,	.Sys_Clk( Sys_Clk )
           	 	                   
14316      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
14317      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
14318      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
14319      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
14320      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
14321      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
14322      	,	.Sys_Pwr_Idle( )
           	 	                
14323      	,	.Sys_Pwr_WakeUp( )
           	 	                  
14324      	,	.Vld( Arb_Vld )
           	 	               
14325      	);
           	  
14326      	assign NullTx_RouteId = u_7df2_3;
           	                                 
14327      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
14328      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
14329      	assign NullTx_Status = u_7df2_4;
           	                                
14330      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
14331      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
14332      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
14333      	assign RspUser = { 8'b0 };
           	                          
14334      	assign RspWord_Hdr_User = RspUser;
           	                                  
14335      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
14336      	assign RspHdr =
           	               
14337      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
14338      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
14339      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13879      ,	Rx_Data
           <font color = "green">-1-</font> 	       
13880      ,	Rx_Head
           <font color = "green">==></font>
13881      ,	Rx_Rdy
           <font color = "green">-2-</font> 	      
13882      ,	Rx_Tail
            	       
13883      ,	Rx_Vld
            	      
13884      ,	RxAddrMask
            	          
13885      ,	RxApertureHit
            	             
13886      ,	RxPathHit
            	         
13887      );
             
13888      	input         Clk           ;
           	                             
13889      	input         Clk_ClkS      ;
           	                             
13890      	input         Clk_En        ;
           	                             
13891      	input         Clk_EnS       ;
           	                             
13892      	input         Clk_RetRstN   ;
           	                             
13893      	input         Clk_RstN      ;
           	                             
13894      	input         Clk_Tm        ;
           	                             
13895      	input [107:0] Rx_Data       ;
           	                             
13896      	input         Rx_Head       ;
           	                             
13897      	input         Rx_Rdy        ;
           	                             
13898      	input         Rx_Tail       ;
           	                             
13899      	input         Rx_Vld        ;
           	                             
13900      	input [29:0]  RxAddrMask    ;
           	                             
13901      	input         RxApertureHit ;
           	                             
13902      	input         RxPathHit     ;
           	                             
13903      	wire [30:0] u_1dd5_Addr    ;
           	                            
13904      	wire [2:0]  u_1dd5_Echo    ;
           	                            
13905      	wire [6:0]  u_1dd5_Len1    ;
           	                            
13906      	wire        u_1dd5_Lock    ;
           	                            
13907      	wire [3:0]  u_1dd5_Opc     ;
           	                            
13908      	wire [13:0] u_1dd5_RouteId ;
           	                            
13909      	wire [1:0]  u_1dd5_Status  ;
           	                            
13910      	wire [7:0]  u_1dd5_User    ;
           	                            
13911      	wire [1:0]  u_5389         ;
           	                            
13912      	wire [69:0] u_939c         ;
           	                            
13913      	wire [3:0]  u_a33a         ;
           	                            
13914      	wire [3:0]  u_b175         ;
           	                            
13915      	wire        RdXSeen        ;
           	                            
13916      	wire        RxAbort        ;
           	                            
13917      	wire [30:0] RxAddr         ;
           	                            
13918      	wire [28:0] RxAddrMaskT    ;
           	                            
13919      	wire [30:0] RxDbg_Addr     ;
           	                            
13920      	wire [2:0]  RxDbg_Echo     ;
           	                            
13921      	wire [6:0]  RxDbg_Len1     ;
           	                            
13922      	wire        RxDbg_Lock     ;
           	                            
13923      	wire [3:0]  RxDbg_Opc      ;
           	                            
13924      	wire [13:0] RxDbg_RouteId  ;
           	                            
13925      	wire [1:0]  RxDbg_Status   ;
           	                            
13926      	wire [7:0]  RxDbg_User     ;
           	                            
13927      	wire        RxErr          ;
           	                            
13928      	wire [6:0]  RxLen1         ;
           	                            
13929      	wire        RxLock         ;
           	                            
13930      	wire [3:0]  RxOpc          ;
           	                            
13931      	wire        RxPre          ;
           	                            
13932      	wire        RxPreAtomic    ;
           	                            
13933      	wire [1:0]  RxStatus       ;
           	                            
13934      	wire        RxUrg          ;
           	                            
13935      	wire        RxWrap         ;
           	                            
13936      	wire        SevErr_0       ;
           	                            
13937      	wire        SevErr_1       ;
           	                            
13938      	wire        SevErr_12      ;
           	                            
13939      	wire        SevErr_2       ;
           	                            
13940      	wire        SevErr_4       ;
           	                            
13941      	wire        SevErr_5       ;
           	                            
13942      	wire        SevErr_8       ;
           	                            
13943      	wire        SevErr_9       ;
           	                            
13944      	reg         dontStop       ;
           	                            
13945      	assign u_939c = Rx_Data [107:38];
           	                                 
13946      	assign u_1dd5_Status = u_939c [50:49];
           	                                      
13947      	assign RxDbg_Status = u_1dd5_Status;
           	                                    
13948      	assign u_1dd5_Addr = u_939c [41:11];
           	                                    
13949      	assign RxDbg_Addr = u_1dd5_Addr;
           	                                
13950      	assign u_1dd5_Lock = u_939c [69];
           	                                 
13951      	assign RxDbg_Lock = u_1dd5_Lock;
           	                                
13952      	assign u_1dd5_Echo = u_939c [2:0];
           	                                  
13953      	assign RxDbg_Echo = u_1dd5_Echo;
           	                                
13954      	assign u_1dd5_Len1 = u_939c [48:42];
           	                                    
13955      	assign RxDbg_Len1 = u_1dd5_Len1;
           	                                
13956      	assign u_1dd5_User = u_939c [10:3];
           	                                   
13957      	assign RxDbg_User = u_1dd5_User;
           	                                
13958      	assign u_1dd5_Opc = u_939c [54:51];
           	                                   
13959      	assign RxDbg_Opc = u_1dd5_Opc;
           	                              
13960      	assign u_1dd5_RouteId = u_939c [68:55];
           	                                       
13961      	assign RxDbg_RouteId = u_1dd5_RouteId;
           	                                      
13962      	assign RxOpc = Rx_Data [92:89];
           	                               
13963      	assign RxUrg = RxOpc == 4'b1001;
           	                                
13964      	assign RxPre = RxOpc == 4'b1000;
           	                                
13965      	assign RxLock = Rx_Data [107];
           	                              
13966      	assign RxAbort = RxPre & ~ RxLock;
           	                                  
13967      	assign SevErr_0 = ~ RxPathHit & ( RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                       
13968      	always @( posedge Clk )
           	                       
13969      		if ( Clk == 1'b1 )
           		                  
13970      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_0 ) !== 1'b0 ) begin
           			                                                            
13971      				dontStop = 0;
           				             
13972      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
13973      				if (!dontStop) begin
           				                    
13974      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Got an URG or ABORT, but path doesnt match." );
           					                                                                                                                                        
13975      					$stop;
           					      
13976      				end
           				   
13977      			end
           			   
13978      	assign RxAddr = Rx_Data [79:49];
           	                                
13979      	assign RxAddrMaskT = RxAddrMask [28:0];
           	                                       
13980      	assign RxStatus = Rx_Data [88:87];
           	                                  
13981      	assign RxErr = RxStatus == 2'b01;
           	                                 
13982      	assign SevErr_5 =
           	                 
13983      					RxApertureHit & ( RxAddr [30:2] & RxAddrMaskT ) != 29'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           					                                                                                               
13984      		&	Rx_Head;
           		 	        
13985      	always @( posedge Clk )
           	                       
13986      		if ( Clk == 1'b1 )
           		                  
13987      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_5 ) !== 1'b0 ) begin
           			                                                            
13988      				dontStop = 0;
           				             
13989      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
13990      				if (!dontStop) begin
           				                    
13991      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, Addr must follow the mask define by the table." );
           					                                                                                                                                                                
13992      					$stop;
           					      
13993      				end
           				   
13994      			end
           			   
13995      	always @( posedge Clk )
           	                       
13996      		if ( Clk == 1'b1 )
           		                  
13997      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
13998      				dontStop = 0;
           				             
13999      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14000      				if (!dontStop) begin
           				                    
14001      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Linked sequence not supported." );
           					                                                                                                                           
14002      					$stop;
           					      
14003      				end
           				   
14004      			end
           			   
14005      	always @( posedge Clk )
           	                       
14006      		if ( Clk == 1'b1 )
           		                  
14007      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14008      				dontStop = 0;
           				             
14009      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14010      				if (!dontStop) begin
           				                    
14011      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           					                                                                                                                
14012      					$stop;
           					      
14013      				end
           				   
14014      			end
           			   
14015      	assign RxWrap = RxOpc == 4'b0001 | RxOpc == 4'b0101;
           	                                                    
14016      	assign u_5389 = RxAddr [1:0];
           	                             
14017      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                             
14018      	always @( posedge Clk )
           	                       
14019      		if ( Clk == 1'b1 )
           		                  
14020      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           			                                                            
14021      				dontStop = 0;
           				             
14022      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14023      				if (!dontStop) begin
           				                    
14024      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					                                                                                                                       
14025      					$stop;
           					      
14026      				end
           				   
14027      			end
           			   
14028      	assign RxLen1 = Rx_Data [86:80];
           	                                
14029      	assign SevErr_9 = RxWrap & ( | ( RxLen1 & 7'b1000000 ) ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                      
14030      	always @( posedge Clk )
           	                       
14031      		if ( Clk == 1'b1 )
           		                  
14032      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			                                                            
14033      				dontStop = 0;
           				             
14034      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14035      				if (!dontStop) begin
           				                    
14036      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap length exceeds maxWrap" );
           					                                                                                                                        
14037      					$stop;
           					      
14038      				end
           				   
14039      			end
           			   
14040      	always @( posedge Clk )
           	                       
14041      		if ( Clk == 1'b1 )
           		                  
14042      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14043      				dontStop = 0;
           				             
14044      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14045      				if (!dontStop) begin
           				                    
14046      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for INCR." );
           					                                                                                                                                     
14047      					$stop;
           					      
14048      				end
           				   
14049      			end
           			   
14050      	always @( posedge Clk )
           	                       
14051      		if ( Clk == 1'b1 )
           		                  
14052      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14053      				dontStop = 0;
           				             
14054      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14055      				if (!dontStop) begin
           				                    
14056      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - CrossBoundary must be enforced for WRAP." );
           					                                                                                                                                     
14057      					$stop;
           					      
14058      				end
           				   
14059      			end
           			   
14060      	assign u_a33a = RxAddr [3:0];
           	                             
14061      	assign u_b175 = u_a33a;
           	                       
14062      	assign RxPreAtomic =
           	                    
14063      			RxPre & RxLen1 == 7'b0 & ( u_b175 == 4'b0100 | u_b175 == 4'b0101 | u_b175 == 4'b0110 | u_b175 == 4'b0111 );
           			                                                                                                           
14064      	assign SevErr_12 = RxPreAtomic & Rx_Vld & Rx_Head;
           	                                                  
14065      	always @( posedge Clk )
           	                       
14066      		if ( Clk == 1'b1 )
           		                  
14067      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_12 ) !== 1'b0 ) begin
           			                                                             
14068      				dontStop = 0;
           				             
14069      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14070      				if (!dontStop) begin
           				                    
14071      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Atomic preamble not supported." );
           					                                                                                                                           
14072      					$stop;
           					      
14073      				end
           				   
14074      			end
           			   
14075      	assign SevErr_1 = ~ RxApertureHit & ~ ( RxErr | RxUrg | RxAbort ) & Rx_Vld & Rx_Head;
           	                                                                                     
14076      	always @( posedge Clk )
           	                       
14077      		if ( Clk == 1'b1 )
           		                  
14078      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_1 ) !== 1'b0 ) begin
           			                                                            
14079      				dontStop = 0;
           				             
14080      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14081      				if (!dontStop) begin
           				                    
14082      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Aperture does not match any key of the table." );
           					                                                                                                                                          
14083      					$stop;
           					      
14084      				end
           				   
14085      			end
           			   
14086      	assign SevErr_2 = RdXSeen & RxErr & Rx_Vld & Rx_Head;
           	                                                     
14087      		rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
           		                                        
14088      			.Clk( Clk )
           			           
14089      		,	.Clk_ClkS( Clk_ClkS )
           		 	                     
14090      		,	.Clk_En( Clk_En )
           		 	                 
14091      		,	.Clk_EnS( Clk_EnS )
           		 	                   
14092      		,	.Clk_RetRstN( Clk_RetRstN )
           		 	                           
14093      		,	.Clk_RstN( Clk_RstN )
           		 	                     
14094      		,	.Clk_Tm( Clk_Tm )
           		 	                 
14095      		,	.En( Rx_Head & Rx_Vld & Rx_Rdy )
           		 	                                
14096      		,	.O( RdXSeen )
           		 	             
14097      		,	.Reset( RxOpc == 4'b0100 )
           		 	                          
14098      		,	.Set( RxOpc == 4'b0011 & ~ RxErr )
           		 	                                  
14099      		);
           		  
14100      	always @( posedge Clk )
           	                       
14101      		if ( Clk == 1'b1 )
           		                  
14102      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_2 ) !== 1'b0 ) begin
           			                                                            
14103      				dontStop = 0;
           				             
14104      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14105      				if (!dontStop) begin
           				                    
14106      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					                                                                                                                        
14107      					$stop;
           					      
14108      				end
           				   
14109      			end
           			   
14110      	always @( posedge Clk )
           	                       
14111      		if ( Clk == 1'b1 )
           		                  
14112      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           			                                                        
14113      				dontStop = 0;
           				             
14114      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14115      				if (!dontStop) begin
           				                    
14116      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					                                                                                                                     
14117      					$stop;
           					      
14118      				end
           				   
14119      			end
           			   
14120      	assign SevErr_4 = RxApertureHit & ~ ( RxStatus == 2'b00 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	                                                                                       
14121      	always @( posedge Clk )
           	                       
14122      		if ( Clk == 1'b1 )
           		                  
14123      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_4 ) !== 1'b0 ) begin
           			                                                            
14124      				dontStop = 0;
           				             
14125      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				                                                           
14126      				if (!dontStop) begin
           				                    
14127      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - When Aperture match, status must be REQ/ERR." );
           					                                                                                                                                         
14128      					$stop;
           					      
14129      				end
           				   
14130      			end
           			   
14131      	endmodule
           	         
14132      	// synthesis translate_on
           	                         
14133      	// synopsys translate_on
           	                        
14134      
           
14135      `timescale 1ps/1ps
                             
14136      module rsnoc_z_H_R_G_T2_F_U_5a8c9775 (
                                                 
14137      	AddrMask
           	        
14138      ,	CxtRd_AddLd0
            	            
14139      ,	CxtRd_Addr4Be
            	             
14140      ,	CxtRd_Echo
            	          
14141      ,	CxtRd_Head
            	          
14142      ,	CxtRd_Len1
            	          
14143      ,	CxtRd_OpcT
            	          
14144      ,	CxtRd_RouteIdZ
            	              
14145      ,	CxtWr_AddLd0
            	            
14146      ,	CxtWr_Addr4Be
            	             
14147      ,	CxtWr_Echo
            	          
14148      ,	CxtWr_Head
            	          
14149      ,	CxtWr_Len1
            	          
14150      ,	CxtWr_OpcT
            	          
14151      ,	CxtWr_RouteIdZ
            	              
14152      ,	Debug
            	     
14153      ,	Empty
            	     
14154      ,	PathFound
            	         
14155      ,	ReqRx_Data
            	          
14156      ,	ReqRx_Head
            	          
14157      ,	ReqRx_Rdy
            	         
14158      ,	ReqRx_Tail
            	          
14159      ,	ReqRx_Vld
            	         
14160      ,	ReqTx_Data
            	          
14161      ,	ReqTx_Head
            	          
14162      ,	ReqTx_Rdy
            	         
14163      ,	ReqTx_Tail
            	          
14164      ,	ReqTx_Vld
            	         
14165      ,	RspRx_Data
            	          
14166      ,	RspRx_Head
            	          
14167      ,	RspRx_Rdy
            	         
14168      ,	RspRx_Tail
            	          
14169      ,	RspRx_Vld
            	         
14170      ,	RspTx_Data
            	          
14171      ,	RspTx_Head
            	          
14172      ,	RspTx_Rdy
            	         
14173      ,	RspTx_Tail
            	          
14174      ,	RspTx_Vld
            	         
14175      ,	SubFound
            	        
14176      ,	Sys_Clk
            	       
14177      ,	Sys_Clk_ClkS
            	            
14178      ,	Sys_Clk_En
            	          
14179      ,	Sys_Clk_EnS
            	           
14180      ,	Sys_Clk_RetRstN
            	               
14181      ,	Sys_Clk_RstN
            	            
14182      ,	Sys_Clk_Tm
            	          
14183      ,	Sys_Pwr_Idle
            	            
14184      ,	Sys_Pwr_WakeUp
            	              
14185      ,	WrCxt
            	     
14186      );
             
14187      	input  [29:0]  AddrMask        ;
           	                                
14188      	input  [7:0]   CxtRd_AddLd0    ;
           	                                
14189      	input  [1:0]   CxtRd_Addr4Be   ;
           	                                
14190      	input  [2:0]   CxtRd_Echo      ;
           	                                
14191      	input          CxtRd_Head      ;
           	                                
14192      	input  [6:0]   CxtRd_Len1      ;
           	                                
14193      	input  [3:0]   CxtRd_OpcT      ;
           	                                
14194      	input  [10:0]  CxtRd_RouteIdZ  ;
           	                                
14195      	output [7:0]   CxtWr_AddLd0    ;
           	                                
14196      	output [1:0]   CxtWr_Addr4Be   ;
           	                                
14197      	output [2:0]   CxtWr_Echo      ;
           	                                
14198      	output         CxtWr_Head      ;
           	                                
14199      	output [6:0]   CxtWr_Len1      ;
           	                                
14200      	output [3:0]   CxtWr_OpcT      ;
           	                                
14201      	output [10:0]  CxtWr_RouteIdZ  ;
           	                                
14202      	input          Debug           ;
           	                                
14203      	input          Empty           ;
           	                                
14204      	input          PathFound       ;
           	                                
14205      	input  [107:0] ReqRx_Data      ;
           	                                
14206      	input          ReqRx_Head      ;
           	                                
14207      	output         ReqRx_Rdy       ;
           	                                
14208      	input          ReqRx_Tail      ;
           	                                
14209      	input          ReqRx_Vld       ;
           	                                
14210      	output [107:0] ReqTx_Data      ;
           	                                
14211      	output         ReqTx_Head      ;
           	                                
14212      	input          ReqTx_Rdy       ;
           	                                
14213      	output         ReqTx_Tail      ;
           	                                
14214      	output         ReqTx_Vld       ;
           	                                
14215      	input  [107:0] RspRx_Data      ;
           	                                
14216      	input          RspRx_Head      ;
           	                                
14217      	output         RspRx_Rdy       ;
           	                                
14218      	input          RspRx_Tail      ;
           	                                
14219      	input          RspRx_Vld       ;
           	                                
14220      	output [107:0] RspTx_Data      ;
           	                                
14221      	output         RspTx_Head      ;
           	                                
14222      	input          RspTx_Rdy       ;
           	                                
14223      	output         RspTx_Tail      ;
           	                                
14224      	output         RspTx_Vld       ;
           	                                
14225      	input          SubFound        ;
           	                                
14226      	input          Sys_Clk         ;
           	                                
14227      	input          Sys_Clk_ClkS    ;
           	                                
14228      	input          Sys_Clk_En      ;
           	                                
14229      	input          Sys_Clk_EnS     ;
           	                                
14230      	input          Sys_Clk_RetRstN ;
           	                                
14231      	input          Sys_Clk_RstN    ;
           	                                
14232      	input          Sys_Clk_Tm      ;
           	                                
14233      	output         Sys_Pwr_Idle    ;
           	                                
14234      	output         Sys_Pwr_WakeUp  ;
           	                                
14235      	output         WrCxt           ;
           	                                
14236      	wire [3:0]   u_4c36              ;
           	                                  
14237      	wire         u_6_IDLE_WAIT       ;
           	                                  
14238      	wire         u_6_RSP_IDLE        ;
           	                                  
14239      	wire         u_6_WAIT_RSP        ;
           	                                  
14240      	wire [13:0]  u_7df2_3            ;
           	                                  
14241      	wire [1:0]   u_7df2_4            ;
           	                                  
14242      	wire [13:0]  u_8bb4_3            ;
           	                                  
14243      	wire [1:0]   u_8bb4_4            ;
           	                                  
14244      	wire         u_9d54              ;
           	                                  
14245      	wire [3:0]   u_ab1f              ;
           	                                  
14246      	wire [1:0]   u_b9ec              ;
           	                                  
14247      	wire [1:0]   u_bdb6              ;
           	                                  
14248      	wire [1:0]   u_cc76              ;
           	                                  
14249      	wire [1:0]   Arb_Gnt             ;
           	                                  
14250      	wire         Arb_Rdy             ;
           	                                  
14251      	wire [1:0]   Arb_Req             ;
           	                                  
14252      	wire         Arb_Vld             ;
           	                                  
14253      	wire [1:0]   CurState            ;
           	                                  
14254      	wire         CxtRdy              ;
           	                                  
14255      	wire         CxtVld              ;
           	                                  
14256      	wire         LoopBack            ;
           	                                  
14257      	wire         LoopPld             ;
           	                                  
14258      	wire [13:0]  NullRx_RouteId      ;
           	                                  
14259      	wire [1:0]   NullRx_Status       ;
           	                                  
14260      	wire [13:0]  NullTx_RouteId      ;
           	                                  
14261      	wire [1:0]   NullTx_Status       ;
           	                                  
14262      	wire         Pwr_BusErr_Idle     ;
           	                                  
14263      	wire         Pwr_BusErr_WakeUp   ;
           	                                  
14264      	wire         Pwr_Cxt_Idle        ;
           	                                  
14265      	wire         Pwr_Cxt_WakeUp      ;
           	                                  
14266      	wire         Req_HdrVld          ;
           	                                  
14267      	wire [107:0] ReqTx0_Data         ;
           	                                  
14268      	wire         ReqTx0_Head         ;
           	                                  
14269      	wire         ReqTx0_Rdy          ;
           	                                  
14270      	wire         ReqTx0_Tail         ;
           	                                  
14271      	wire         ReqTx0_Vld          ;
           	                                  
14272      	wire [107:0] Rsp_Data            ;
           	                                  
14273      	wire         Rsp_Rdy             ;
           	                                  
14274      	wire         Rsp_Vld             ;
           	                                  
14275      	wire [3:0]   RspBe               ;
           	                                  
14276      	wire [37:0]  RspDatum            ;
           	                                  
14277      	wire [69:0]  RspHdr              ;
           	                                  
14278      	wire         RspRdy              ;
           	                                  
14279      	wire [7:0]   RspUser             ;
           	                                  
14280      	wire [30:0]  RspWord_Hdr_Addr    ;
           	                                  
14281      	wire [2:0]   RspWord_Hdr_Echo    ;
           	                                  
14282      	wire [6:0]   RspWord_Hdr_Len1    ;
           	                                  
14283      	wire [3:0]   RspWord_Hdr_Opc     ;
           	                                  
14284      	wire [13:0]  RspWord_Hdr_RouteId ;
           	                                  
14285      	wire [1:0]   RspWord_Hdr_Status  ;
           	                                  
14286      	wire [7:0]   RspWord_Hdr_User    ;
           	                                  
14287      	wire [107:0] RxErr_Data          ;
           	                                  
14288      	wire         RxErr_Head          ;
           	                                  
14289      	wire         RxErr_Rdy           ;
           	                                  
14290      	wire         RxErr_Tail          ;
           	                                  
14291      	wire         RxErr_Vld           ;
           	                                  
14292      	wire [30:0]  RxWord_Hdr_Addr     ;
           	                                  
14293      	wire [2:0]   RxWord_Hdr_Echo     ;
           	                                  
14294      	wire [6:0]   RxWord_Hdr_Len1     ;
           	                                  
14295      	wire [3:0]   RxWord_Hdr_Opc      ;
           	                                  
14296      	wire [13:0]  RxWord_Hdr_RouteId  ;
           	                                  
14297      	wire [1:0]   RxWord_Hdr_Status   ;
           	                                  
14298      	assign ReqTx0_Rdy = ReqTx_Rdy;
           	                              
14299      	assign u_cc76 = RxErr_Data [88:87];
           	                                   
14300      	assign LoopBack = u_cc76 == 2'b01 | u_cc76 == 2'b10;
           	                                                    
14301      	assign Req_HdrVld = RxErr_Vld & RxErr_Head;
           	                                           
14302      	assign u_6_IDLE_WAIT = LoopBack & Req_HdrVld;
           	                                             
14303      	assign RxWord_Hdr_RouteId = RxErr_Data [106:93];
           	                                                
14304      	assign NullRx_RouteId = RxWord_Hdr_RouteId;
           	                                           
14305      	assign u_8bb4_3 = NullRx_RouteId;
           	                                 
14306      	assign RxWord_Hdr_Status = RxErr_Data [88:87];
           	                                              
14307      	assign NullRx_Status = RxWord_Hdr_Status;
           	                                         
14308      	assign u_8bb4_4 = NullRx_Status;
           	                                
14309      	assign WrCxt = CurState == 2'b01 & Empty & RspRdy;
           	                                                  
14310      	rsnoc_z_H_R_U_A_S_85987d1b_R2 Is(
           	                                 
14311      		.Gnt( Arb_Gnt )
           		               
14312      	,	.Rdy( Arb_Rdy )
           	 	               
14313      	,	.Req( Arb_Req )
           	 	               
14314      	,	.ReqArbIn( 2'b0 )
           	 	                 
14315      	,	.Sys_Clk( Sys_Clk )
           	 	                   
14316      	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
           	 	                             
14317      	,	.Sys_Clk_En( Sys_Clk_En )
           	 	                         
14318      	,	.Sys_Clk_EnS( Sys_Clk_EnS )
           	 	                           
14319      	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
           	 	                                   
14320      	,	.Sys_Clk_RstN( Sys_Clk_RstN )
           	 	                             
14321      	,	.Sys_Clk_Tm( Sys_Clk_Tm )
           	 	                         
14322      	,	.Sys_Pwr_Idle( )
           	 	                
14323      	,	.Sys_Pwr_WakeUp( )
           	 	                  
14324      	,	.Vld( Arb_Vld )
           	 	               
14325      	);
           	  
14326      	assign NullTx_RouteId = u_7df2_3;
           	                                 
14327      	assign RspWord_Hdr_RouteId = NullTx_RouteId;
           	                                            
14328      	assign RspWord_Hdr_Opc = CxtRd_OpcT;
           	                                    
14329      	assign NullTx_Status = u_7df2_4;
           	                                
14330      	assign RspWord_Hdr_Status = NullTx_Status;
           	                                          
14331      	assign RspWord_Hdr_Len1 = { CxtRd_Len1 };
           	                                         
14332      	assign RspWord_Hdr_Addr = { 23'b10000000000000000000000 , CxtRd_AddLd0 };
           	                                                                         
14333      	assign RspUser = { 8'b0 };
           	                          
14334      	assign RspWord_Hdr_User = RspUser;
           	                                  
14335      	assign RspWord_Hdr_Echo = CxtRd_Echo;
           	                                     
14336      	assign RspHdr =
           	               
14337      		{ 1'b0 , RspWord_Hdr_RouteId , RspWord_Hdr_Opc , RspWord_Hdr_Status , RspWord_Hdr_Len1 , RspWord_Hdr_Addr , RspWord_Hdr_User , RspWord_Hdr_Echo };
           		                                                                                                                                                  
14338      	assign u_9d54 = RspWord_Hdr_Status == 2'b10;
           	                                            
14339      	assign RspBe = u_9d54 ? u_ab1f : 4'b0000;
           	                      <font color = "red">-3-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "red">==></font>  
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13884      ,	RxAddrMask
           <font color = "red">-1-</font> 	          
13885      ,	RxApertureHit
           <font color = "green">==></font>
13886      ,	RxPathHit
           <font color = "green">==></font>
13887      );
           <font color = "green">==></font>
13888      	input         Clk           ;
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13892      	input         Clk_RetRstN   ;
           	<font color = "green">-1-</font>                             
13893      	input         Clk_RstN      ;
           <font color = "green">	==></font>
13894      	input         Clk_Tm        ;
           	<font color = "green">-2-</font>                             
13895      	input [107:0] Rx_Data       ;
           <font color = "green">	==></font>
           	MISSING_ELSE
           <font color = "green">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13981      	assign RxErr = RxStatus == 2'b01;
           	<font color = "red">-1-</font>                                 
13982      	assign SevErr_5 =
           <font color = "green">	==></font>
13983      					RxApertureHit & ( RxAddr [30:2] & RxAddrMaskT ) != 29'b0 & ~ ( RxErr | RxUrg | RxPre ) & Rx_Vld
           <font color = "green">					==></font>
13984      		&	Rx_Head;
           <font color = "green">		==></font>
13985      	always @( posedge Clk )
           <font color = "red">	==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14005      	always @( posedge Clk )
           	<font color = "red">-1-</font>                       
14006      		if ( Clk == 1'b1 )
           <font color = "red">		==></font>
14007      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           <font color = "red">			==></font>
14008      				dontStop = 0;
           <font color = "green">				==></font>
14009      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "red">				==></font>
14010      				if (!dontStop) begin
           <font color = "red">				==></font>
14011      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap not supported." );
           <font color = "red">					==></font>
14012      					$stop;
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>6'b000001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b000010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b000100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>6'b001000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b100000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14017      	assign SevErr_8 = RxWrap & ~ ( u_5389 == 2'b0 ) & ~ RxErr & Rx_Vld & Rx_Head;
           	<font color = "green">-1-</font>                                                                             
14018      	always @( posedge Clk )
           <font color = "green">	==></font>
14019      		if ( Clk == 1'b1 )
           		<font color = "green">-2-</font>  
14020      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_8 ) !== 1'b0 ) begin
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14022      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           				<font color = "green">-1-</font>  
14023      				if (!dontStop) begin
           <font color = "green">				==></font>
14024      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Wrap must be minWrapAlign." );
           					<font color = "green">-2-</font>                                                                                                                       
14025      					$stop;
           <font color = "green">					==></font>
           					MISSING_ELSE
           <font color = "green">					==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14030      	always @( posedge Clk )
           	<font color = "green">-1-</font>                       
14031      		if ( Clk == 1'b1 )
           <font color = "green">		==></font>
14032      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( SevErr_9 ) !== 1'b0 ) begin
           			<font color = "green">-2-</font>  
14033      				dontStop = 0;
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14106      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - WR ERR following a RDX REQ." );
           					<font color = "green">-1-</font>                                                                                                                        
14107      					$stop;
           <font color = "green">					==></font>
14108      				end
           				<font color = "green">-2-</font>   
14109      			end
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14111      		if ( Clk == 1'b1 )
           		<font color = "green">-1-</font>  
14112      			if ( ~ ( ~ Clk_RstN ) & 1'b1 & ( 1'b0 ) !== 1'b0 ) begin
           <font color = "green">			==></font>
14113      				dontStop = 0;
           				<font color = "green">-2-</font>             
14114      				if ($value$plusargs("dontStopOnSimulError=%0b",dontStop)) ;
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14116      					$display("On instance %m :"); $display( "SimulError: at %0t : %s" , $realtime , "[T2G] - Len1 >= 2**socket.wLen1." );
           					<font color = "green">-1-</font>                                                                                                                     
14117      					$stop;
           <font color = "green">					==></font>
14118      				end
           				<font color = "green">-2-</font>   
14119      			end
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14144      ,	CxtRd_RouteIdZ
           <font color = "green">-1-</font> 	              
14145      ,	CxtWr_AddLd0
           <font color = "green">==></font>
14146      ,	CxtWr_Addr4Be
           <font color = "green">-2-</font> 	             
14147      ,	CxtWr_Echo
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14152      ,	Debug
           <font color = "green">-1-</font> 	     
14153      ,	Empty
           <font color = "green">==></font>
14154      ,	PathFound
           <font color = "green">-2-</font> 	         
14155      ,	ReqRx_Data
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
14160      ,	ReqTx_Data
           <font color = "green">-1-</font> 	          
14161      ,	ReqTx_Head
           <font color = "green">==></font>
14162      ,	ReqTx_Rdy
           <font color = "green">-2-</font> 	         
14163      ,	ReqTx_Tail
           <font color = "green">==></font>
           MISSING_ELSE
           <font color = "green">==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_46415">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
