\hypertarget{classDRAMSim2_1_1MemoryPort}{
\section{クラス MemoryPort}
\label{classDRAMSim2_1_1MemoryPort}\index{DRAMSim2::MemoryPort@{DRAMSim2::MemoryPort}}
}
MemoryPortに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=4cm]{classDRAMSim2_1_1MemoryPort}
\end{center}
\end{figure}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classDRAMSim2_1_1MemoryPort_aad388e23839cbb0ef7806448934f31c0}{MemoryPort} (const std::string \&\_\-name, \hyperlink{classDRAMSim2_1_1DRAMSim2}{DRAMSim2} \&\_\-memory)
\end{DoxyCompactItemize}
\subsection*{Protected メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{base_2types_8hh_a5c8ed81b7d238c9083e1037ba6d61643}{Tick} \hyperlink{classDRAMSim2_1_1MemoryPort_a5f0b4c4a94f6b0053f9d7a4eb9c2518a}{recvAtomic} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
void \hyperlink{classDRAMSim2_1_1MemoryPort_aeefa907fb6d6a787e6dab90e8138ea90}{recvFunctional} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
bool \hyperlink{classDRAMSim2_1_1MemoryPort_a3344d9dd0f83257feab5424e761f31c6}{recvTimingReq} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
void \hyperlink{classDRAMSim2_1_1MemoryPort_a29cb5a4f98063ce6e9210eacbdb35298}{recvRetry} ()
\item 
\hyperlink{classstd_1_1list}{AddrRangeList} \hyperlink{classDRAMSim2_1_1MemoryPort_a36cf113d5e5e091ebddb32306c098fae}{getAddrRanges} () const 
\end{DoxyCompactItemize}
\subsection*{Private 変数}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classDRAMSim2_1_1DRAMSim2}{DRAMSim2} \& \hyperlink{classDRAMSim2_1_1MemoryPort_a9ad6c7bb088fd34b551f1b2653632a6c}{memory}
\end{DoxyCompactItemize}


\subsection{説明}
The memory port has to deal with its own flow control to avoid having unbounded storage that is implicitly created in the port itself. 

\subsection{コンストラクタとデストラクタ}
\hypertarget{classDRAMSim2_1_1MemoryPort_aad388e23839cbb0ef7806448934f31c0}{
\index{DRAMSim2::MemoryPort@{DRAMSim2::MemoryPort}!MemoryPort@{MemoryPort}}
\index{MemoryPort@{MemoryPort}!DRAMSim2::MemoryPort@{DRAMSim2::MemoryPort}}
\subsubsection[{MemoryPort}]{\setlength{\rightskip}{0pt plus 5cm}{\bf MemoryPort} (const std::string \& {\em \_\-name}, \/  {\bf DRAMSim2} \& {\em \_\-memory})}}
\label{classDRAMSim2_1_1MemoryPort_aad388e23839cbb0ef7806448934f31c0}



\begin{DoxyCode}
370     : SlavePort(_name, &_memory), memory(_memory)
371 { }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classDRAMSim2_1_1MemoryPort_a36cf113d5e5e091ebddb32306c098fae}{
\index{DRAMSim2::MemoryPort@{DRAMSim2::MemoryPort}!getAddrRanges@{getAddrRanges}}
\index{getAddrRanges@{getAddrRanges}!DRAMSim2::MemoryPort@{DRAMSim2::MemoryPort}}
\subsubsection[{getAddrRanges}]{\setlength{\rightskip}{0pt plus 5cm}{\bf AddrRangeList} getAddrRanges () const\hspace{0.3cm}{\ttfamily  \mbox{[}protected, virtual\mbox{]}}}}
\label{classDRAMSim2_1_1MemoryPort_a36cf113d5e5e091ebddb32306c098fae}
Get a list of the non-\/overlapping address ranges the owner is responsible for. All slave ports must override this function and return a populated list with at least one item.

\begin{DoxyReturn}{戻り値}
a list of ranges responded to 
\end{DoxyReturn}


\hyperlink{classSlavePort_a6e967f8921e80748eb2be35b6b481a7e}{SlavePort}を実装しています。


\begin{DoxyCode}
375 {
376     AddrRangeList ranges;
377     ranges.push_back(memory.getAddrRange());
378     return ranges;
379 }
\end{DoxyCode}
\hypertarget{classDRAMSim2_1_1MemoryPort_a5f0b4c4a94f6b0053f9d7a4eb9c2518a}{
\index{DRAMSim2::MemoryPort@{DRAMSim2::MemoryPort}!recvAtomic@{recvAtomic}}
\index{recvAtomic@{recvAtomic}!DRAMSim2::MemoryPort@{DRAMSim2::MemoryPort}}
\subsubsection[{recvAtomic}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Tick} recvAtomic ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}protected, virtual\mbox{]}}}}
\label{classDRAMSim2_1_1MemoryPort_a5f0b4c4a94f6b0053f9d7a4eb9c2518a}
Receive an atomic request packet from the master port. 

\hyperlink{classSlavePort_a428ab07671bc9372dc44a2487b12a726}{SlavePort}を実装しています。


\begin{DoxyCode}
383 {
384     return memory.recvAtomic(pkt);
385 }
\end{DoxyCode}
\hypertarget{classDRAMSim2_1_1MemoryPort_aeefa907fb6d6a787e6dab90e8138ea90}{
\index{DRAMSim2::MemoryPort@{DRAMSim2::MemoryPort}!recvFunctional@{recvFunctional}}
\index{recvFunctional@{recvFunctional}!DRAMSim2::MemoryPort@{DRAMSim2::MemoryPort}}
\subsubsection[{recvFunctional}]{\setlength{\rightskip}{0pt plus 5cm}void recvFunctional ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}protected, virtual\mbox{]}}}}
\label{classDRAMSim2_1_1MemoryPort_aeefa907fb6d6a787e6dab90e8138ea90}
Receive a functional request packet from the master port. 

\hyperlink{classSlavePort_a6a3d6f2e5dab6bed16d53d9e7c17378d}{SlavePort}を実装しています。


\begin{DoxyCode}
389 {
390     memory.recvFunctional(pkt);
391 }
\end{DoxyCode}
\hypertarget{classDRAMSim2_1_1MemoryPort_a29cb5a4f98063ce6e9210eacbdb35298}{
\index{DRAMSim2::MemoryPort@{DRAMSim2::MemoryPort}!recvRetry@{recvRetry}}
\index{recvRetry@{recvRetry}!DRAMSim2::MemoryPort@{DRAMSim2::MemoryPort}}
\subsubsection[{recvRetry}]{\setlength{\rightskip}{0pt plus 5cm}void recvRetry ()\hspace{0.3cm}{\ttfamily  \mbox{[}protected, virtual\mbox{]}}}}
\label{classDRAMSim2_1_1MemoryPort_a29cb5a4f98063ce6e9210eacbdb35298}
Called by the master port if sendTimingResp was called on this slave port (causing recvTimingResp to be called on the master port) and was unsuccesful. 

\hyperlink{classSlavePort_ac1ccc3bcf7ebabb20b57fab99b2be5b0}{SlavePort}を実装しています。


\begin{DoxyCode}
402 {
403     memory.recvRetry();
404 }
\end{DoxyCode}
\hypertarget{classDRAMSim2_1_1MemoryPort_a3344d9dd0f83257feab5424e761f31c6}{
\index{DRAMSim2::MemoryPort@{DRAMSim2::MemoryPort}!recvTimingReq@{recvTimingReq}}
\index{recvTimingReq@{recvTimingReq}!DRAMSim2::MemoryPort@{DRAMSim2::MemoryPort}}
\subsubsection[{recvTimingReq}]{\setlength{\rightskip}{0pt plus 5cm}bool recvTimingReq ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}protected, virtual\mbox{]}}}}
\label{classDRAMSim2_1_1MemoryPort_a3344d9dd0f83257feab5424e761f31c6}
Receive a timing request from the master port. 

\hyperlink{classSlavePort_abcece77e42f88ee41af8d3d01bb48253}{SlavePort}を実装しています。


\begin{DoxyCode}
395 {
396     // pass it to the memory controller
397     return memory.recvTimingReq(pkt);
398 }
\end{DoxyCode}


\subsection{変数}
\hypertarget{classDRAMSim2_1_1MemoryPort_a9ad6c7bb088fd34b551f1b2653632a6c}{
\index{DRAMSim2::MemoryPort@{DRAMSim2::MemoryPort}!memory@{memory}}
\index{memory@{memory}!DRAMSim2::MemoryPort@{DRAMSim2::MemoryPort}}
\subsubsection[{memory}]{\setlength{\rightskip}{0pt plus 5cm}{\bf DRAMSim2}\& {\bf memory}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classDRAMSim2_1_1MemoryPort_a9ad6c7bb088fd34b551f1b2653632a6c}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
mem/\hyperlink{dramsim2_8hh}{dramsim2.hh}\item 
mem/\hyperlink{dramsim2_8cc}{dramsim2.cc}\end{DoxyCompactItemize}
