$comment
	File created using the following command:
		vcd file Controller.msim.vcd -direction
$end
$date
	Thu Apr 26 11:20:13 2018
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Controller_vlg_vec_tst $end
$var reg 1 ! ADD $end
$var reg 1 " CLR $end
$var reg 1 # HLT $end
$var reg 1 $ INC $end
$var reg 1 % JMP $end
$var reg 1 & JPN $end
$var reg 1 ' JPZ $end
$var reg 1 ( LDA $end
$var reg 1 ) STA $end
$var reg 1 * SUB $end
$var reg 1 + XOR $end
$var reg 1 , clock $end
$var reg 1 - reset $end
$var wire 1 . c0 $end
$var wire 1 / c2 $end
$var wire 1 0 c3 $end
$var wire 1 1 c4 $end
$var wire 1 2 c7 $end
$var wire 1 3 c8 $end
$var wire 1 4 c9 $end
$var wire 1 5 c11 $end
$var wire 1 6 sampler $end
$scope module i1 $end
$var wire 1 7 gnd $end
$var wire 1 8 vcc $end
$var wire 1 9 unknown $end
$var tri1 1 : devclrn $end
$var tri1 1 ; devpor $end
$var tri1 1 < devoe $end
$var wire 1 = clock~combout $end
$var wire 1 > INC~combout $end
$var wire 1 ? CLR~combout $end
$var wire 1 @ LDA~combout $end
$var wire 1 A Mux1~0_combout $end
$var wire 1 B Mux1~1_combout $end
$var wire 1 C reset~combout $end
$var wire 1 D reset~clkctrl_outclk $end
$var wire 1 E Decoder0~1_combout $end
$var wire 1 F Mux2~0_combout $end
$var wire 1 G Mux2~0clkctrl_outclk $end
$var wire 1 H Decoder0~3_combout $end
$var wire 1 I Mux0~0_combout $end
$var wire 1 J Mux3~0_combout $end
$var wire 1 K Decoder0~0_combout $end
$var wire 1 L c3~0_combout $end
$var wire 1 M c4~0_combout $end
$var wire 1 N c8~0_combout $end
$var wire 1 O Decoder0~2_combout $end
$var wire 1 P state [2] $end
$var wire 1 Q state [1] $end
$var wire 1 R state [0] $end
$var wire 1 S nextstate [2] $end
$var wire 1 T nextstate [1] $end
$var wire 1 U nextstate [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
0+
1,
0-
1.
0/
00
01
02
03
04
05
x6
07
18
x9
1:
1;
1<
1=
0>
0?
0@
1A
0B
0C
0D
0E
1F
1G
0H
1I
1J
1K
0L
0M
0N
0O
0R
0Q
0P
1U
0T
0S
$end
#50000
0,
0=
06
#100000
1(
1,
1@
1=
16
1R
1L
0K
0I
1B
0U
1T
10
0.
#150000
0,
0=
06
#200000
0(
1,
0@
1=
16
0R
1Q
0L
1I
1M
1U
00
11
#250000
1)
0,
0=
06
#300000
1,
1=
16
1R
0J
0I
0B
1S
0U
0T
#350000
0)
0,
0=
06
#400000
1,
1=
16
1P
0R
0Q
0M
1H
1E
1B
1I
0I
0F
1T
1U
0G
01
12
1/
#450000
0,
0=
06
#500000
1,
1=
16
1R
1Q
1N
1L
1J
1I
0E
0B
0H
1F
0I
1G
13
10
02
0/
0U
0S
0T
#550000
0,
0=
06
#600000
1,
1=
16
0P
0R
0Q
0N
0L
1K
1I
1U
03
00
1.
#650000
0,
0=
06
#1000000
