// Seed: 1718706447
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  logic [-1 : 1] id_3 = id_3;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  logic [1 'b0 : 1] id_4;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_2,
      id_1
  );
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
endmodule
