#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-595-ge745304c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7fe00fa17550 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fe00fa176c0 .scope module, "ChannelController_tb" "ChannelController_tb" 3 5;
 .timescale 0 0;
P_0x7fe00fa01c60 .param/l "addrBits" 1 3 6, +C4<00000000000000000000000000001000>;
P_0x7fe00fa01ca0 .param/l "dataBits" 1 3 7, +C4<00000000000000000000000000010000>;
v0x7fe00fa39320_0 .var "channelIn", 7 0;
v0x7fe00fa393d0_0 .var "channelOperationIn", 3 0;
v0x7fe00fa39490_0 .net "channelOut", 7 0, v0x7fe00fa34ac0_0;  1 drivers
v0x7fe00fa39560_0 .var "clk", 0 0;
v0x7fe00fa395f0_0 .net "deschedulePidOut", 7 0, v0x7fe00fa34e60_0;  1 drivers
v0x7fe00fa396c0_0 .var "enabled", 0 0;
v0x7fe00fa39770_0 .net "finished", 0 0, v0x7fe00fa34c90_0;  1 drivers
v0x7fe00fa39820_0 .net "hasChannelOut", 0 0, v0x7fe00fa35a10_0;  1 drivers
v0x7fe00fa398d0_0 .net "hasDeschedulePidOut", 0 0, v0x7fe00fa35aa0_0;  1 drivers
v0x7fe00fa39a00_0 .net "hasMessageOut", 0 0, v0x7fe00fa35b30_0;  1 drivers
v0x7fe00fa39a90_0 .net "hasSchedulePidOut", 0 0, v0x7fe00fa35bc0_0;  1 drivers
v0x7fe00fa39b20_0 .var "messageIn", 15 0;
v0x7fe00fa39bf0_0 .net "messageOut", 15 0, v0x7fe00fa36030_0;  1 drivers
v0x7fe00fa39c80_0 .var "pidIn", 7 0;
v0x7fe00fa39d10_0 .var "reset", 0 0;
v0x7fe00fa39da0_0 .var "rxHadMessageInAlt", 0 0;
v0x7fe00fa39e70_0 .net "rxHasMessageInAlt", 0 0, v0x7fe00fa29f00_0;  1 drivers
v0x7fe00fa3a040_0 .net "schedulePidOut", 7 0, v0x7fe00fa36b80_0;  1 drivers
S_0x7fe00fa17830 .scope task, "altEndTest" "altEndTest" 3 213, 3 213 0, S_0x7fe00fa176c0;
 .timescale 0 0;
TD_ChannelController_tb.altEndTest ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fe00fa393d0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fe00fa39c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %delay 2, 0;
    %load/vec4 v0x7fe00fa39770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call/w 3 219 "$error", "Should have finished" {0 0 0};
T_0.0 ;
    %load/vec4 v0x7fe00fa34860_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 220 "$error", "Should have removed from alternation set" {0 0 0};
T_0.2 ;
    %load/vec4 v0x7fe00fa39820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call/w 3 221 "$error", "Shouldn't have channel out" {0 0 0};
T_0.4 ;
    %load/vec4 v0x7fe00fa39a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call/w 3 222 "$error", "Shouldn't schedule" {0 0 0};
T_0.6 ;
    %load/vec4 v0x7fe00fa398d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call/w 3 223 "$error", "Shouldn't deschedule" {0 0 0};
T_0.8 ;
    %load/vec4 v0x7fe00fa39a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call/w 3 224 "$error", "Shouldn't have message" {0 0 0};
T_0.10 ;
    %end;
S_0x7fe00fa179a0 .scope task, "altStartTest" "altStartTest" 3 168, 3 168 0, S_0x7fe00fa176c0;
 .timescale 0 0;
TD_ChannelController_tb.altStartTest ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7fe00fa393d0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fe00fa39c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %delay 2, 0;
    %load/vec4 v0x7fe00fa39770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %vpi_call/w 3 176 "$error", "Should have finished" {0 0 0};
T_1.12 ;
    %load/vec4 v0x7fe00fa34860_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %vpi_call/w 3 177 "$error", "Didn't properly insert into alternation set" {0 0 0};
T_1.14 ;
    %load/vec4 v0x7fe00fa39820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %vpi_call/w 3 178 "$error", "Shouldn't have channel out" {0 0 0};
T_1.16 ;
    %load/vec4 v0x7fe00fa39a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.18, 8;
    %vpi_call/w 3 179 "$error", "Shouldn't schedule" {0 0 0};
T_1.18 ;
    %load/vec4 v0x7fe00fa398d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.20, 8;
    %vpi_call/w 3 180 "$error", "Shouldn't deschedule" {0 0 0};
T_1.20 ;
    %load/vec4 v0x7fe00fa39a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.22, 8;
    %vpi_call/w 3 181 "$error", "Shouldn't have message" {0 0 0};
T_1.22 ;
    %end;
S_0x7fe00fa17b10 .scope task, "altWaitNoDescheduleTest" "altWaitNoDescheduleTest" 3 199, 3 199 0, S_0x7fe00fa176c0;
 .timescale 0 0;
TD_ChannelController_tb.altWaitNoDescheduleTest ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fe00fa393d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %delay 2, 0;
    %load/vec4 v0x7fe00fa39770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %vpi_call/w 3 204 "$error", "Should have finished" {0 0 0};
T_2.24 ;
    %load/vec4 v0x7fe00fa39820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %vpi_call/w 3 205 "$error", "Shouldn't have channel out" {0 0 0};
T_2.26 ;
    %load/vec4 v0x7fe00fa39a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %vpi_call/w 3 206 "$error", "Shouldn't schedule" {0 0 0};
T_2.28 ;
    %load/vec4 v0x7fe00fa398d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.30, 8;
    %vpi_call/w 3 207 "$error", "Should deschedule" {0 0 0};
T_2.30 ;
    %load/vec4 v0x7fe00fa395f0_0;
    %load/vec4 v0x7fe00fa39c80_0;
    %cmp/ne;
    %jmp/0xz  T_2.32, 4;
    %vpi_call/w 3 208 "$error", "Should deschedule this process" {0 0 0};
T_2.32 ;
    %load/vec4 v0x7fe00fa39a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.34, 8;
    %vpi_call/w 3 209 "$error", "Shouldn't have message" {0 0 0};
T_2.34 ;
    %end;
S_0x7fe00fa17c80 .scope task, "altWaitTest" "altWaitTest" 3 185, 3 185 0, S_0x7fe00fa176c0;
 .timescale 0 0;
TD_ChannelController_tb.altWaitTest ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7fe00fa393d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %delay 2, 0;
    %load/vec4 v0x7fe00fa39770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.36, 8;
    %vpi_call/w 3 190 "$error", "Should have finished" {0 0 0};
T_3.36 ;
    %load/vec4 v0x7fe00fa39820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.38, 8;
    %vpi_call/w 3 191 "$error", "Shouldn't have channel out" {0 0 0};
T_3.38 ;
    %load/vec4 v0x7fe00fa39a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.40, 8;
    %vpi_call/w 3 192 "$error", "Shouldn't schedule" {0 0 0};
T_3.40 ;
    %load/vec4 v0x7fe00fa398d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.42, 8;
    %vpi_call/w 3 193 "$error", "Should deschedule" {0 0 0};
T_3.42 ;
    %load/vec4 v0x7fe00fa395f0_0;
    %load/vec4 v0x7fe00fa39c80_0;
    %cmp/ne;
    %jmp/0xz  T_3.44, 4;
    %vpi_call/w 3 194 "$error", "Should deschedule this process" {0 0 0};
T_3.44 ;
    %load/vec4 v0x7fe00fa39a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %vpi_call/w 3 195 "$error", "Shouldn't have message" {0 0 0};
T_3.46 ;
    %end;
S_0x7fe00fa17df0 .scope task, "alternationWithSendingAfterWaitTest" "alternationWithSendingAfterWaitTest" 3 283, 3 283 0, S_0x7fe00fa176c0;
 .timescale 0 0;
TD_ChannelController_tb.alternationWithSendingAfterWaitTest ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa39d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa39da0_0, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe00fa2f5f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe00fa2f5f0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa39d10_0, 0;
    %delay 2, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %delay 2, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %delay 2, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %delay 2, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %delay 2, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %delay 2, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %load/vec4 v0x7fe00fa398d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x7fe00fa395f0_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.48, 4;
    %vpi_call/w 3 296 "$error", "Should deschedule p2 on alt wait" {0 0 0};
T_4.48 ;
    %delay 2, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %load/vec4 v0x7fe00fa39a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x7fe00fa3a040_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.50, 4;
    %vpi_call/w 3 298 "$error", "Expected to schedule p2 after p4 sends to c0" {0 0 0};
T_4.50 ;
    %load/vec4 v0x7fe00fa398d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x7fe00fa395f0_0;
    %pad/u 32;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.52, 4;
    %vpi_call/w 3 299 "$error", "Expected to deschedule p4" {0 0 0};
T_4.52 ;
    %delay 2, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 20, 0, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %load/vec4 v0x7fe00fa39a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.54, 8;
    %vpi_call/w 3 301 "$error", "Should not schedule p%0d", v0x7fe00fa3a040_0 {0 0 0};
T_4.54 ;
    %load/vec4 v0x7fe00fa398d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x7fe00fa395f0_0;
    %pad/u 32;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.56, 4;
    %vpi_call/w 3 302 "$error", "Expected deschedule p6" {0 0 0};
T_4.56 ;
    %delay 2, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %load/vec4 v0x7fe00fa39e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.58, 8;
    %vpi_call/w 3 304 "$error", "Should have message in alternation by now" {0 0 0};
T_4.58 ;
    %delay 2, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %load/vec4 v0x7fe00fa39e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.60, 8;
    %vpi_call/w 3 306 "$error", "Should have message in alternation by now" {0 0 0};
T_4.60 ;
    %delay 2, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %end;
S_0x7fe00fa17f60 .scope task, "alternationWithSendingBeforeWaitTest" "alternationWithSendingBeforeWaitTest" 3 311, 3 311 0, S_0x7fe00fa176c0;
 .timescale 0 0;
TD_ChannelController_tb.alternationWithSendingBeforeWaitTest ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa39d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa39da0_0, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe00fa2f5f0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe00fa2f5f0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa39d10_0, 0;
    %delay 2, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %delay 2, 0;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %delay 2, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %delay 2, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %delay 2, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %delay 2, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %load/vec4 v0x7fe00fa39a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x7fe00fa3a040_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.62, 4;
    %vpi_call/w 3 324 "$error", "Expected to schedule p2 after p4 sends to c0" {0 0 0};
T_5.62 ;
    %load/vec4 v0x7fe00fa398d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x7fe00fa395f0_0;
    %pad/u 32;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.64, 4;
    %vpi_call/w 3 325 "$error", "Expected to deschedule p4" {0 0 0};
T_5.64 ;
    %delay 2, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 20, 0, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %load/vec4 v0x7fe00fa39a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.66, 8;
    %vpi_call/w 3 327 "$error", "Should not schedule p%0d", v0x7fe00fa3a040_0 {0 0 0};
T_5.66 ;
    %load/vec4 v0x7fe00fa398d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x7fe00fa395f0_0;
    %pad/u 32;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.68, 4;
    %vpi_call/w 3 328 "$error", "Expected deschedule p6" {0 0 0};
T_5.68 ;
    %delay 2, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %load/vec4 v0x7fe00fa398d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.70, 8;
    %vpi_call/w 3 330 "$error", "Should not deschedule p%0d on alt wait", v0x7fe00fa395f0_0 {0 0 0};
T_5.70 ;
    %delay 2, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %load/vec4 v0x7fe00fa39a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x7fe00fa3a040_0;
    %pad/u 32;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_5.72, 4;
    %vpi_call/w 3 332 "$error", "Should schedule p4" {0 0 0};
T_5.72 ;
    %load/vec4 v0x7fe00fa39e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.74, 8;
    %vpi_call/w 3 333 "$error", "Should have message in alternation by now" {0 0 0};
T_5.74 ;
    %delay 2, 0;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %load/vec4 v0x7fe00fa398d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.76, 8;
    %vpi_call/w 3 335 "$error", "Shouldn't have deschedule p%0d", v0x7fe00fa395f0_0 {0 0 0};
T_5.76 ;
    %load/vec4 v0x7fe00fa39a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.78, 8;
    %vpi_call/w 3 336 "$error", "Shouldn't have schedule p%0d", v0x7fe00fa3a040_0 {0 0 0};
T_5.78 ;
    %load/vec4 v0x7fe00fa39e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.80, 8;
    %vpi_call/w 3 337 "$error", "Should have message in alternation by now" {0 0 0};
T_5.80 ;
    %delay 2, 0;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe00fa38e60_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fe00fa38ef0_0, 0, 8;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa38d40_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa38dd0_0, 0, 16;
    %fork TD_ChannelController_tb.sendChannelMessage, S_0x7fe00fa38b80;
    %join;
    %end;
S_0x7fe00fa18120 .scope module, "cc0" "ChannelController" 3 33, 4 7 0, S_0x7fe00fa176c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enabled";
    .port_info 3 /OUTPUT 1 "finished";
    .port_info 4 /INPUT 4 "channelOperationIn";
    .port_info 5 /INPUT 8 "channelIn";
    .port_info 6 /INPUT 16 "messageIn";
    .port_info 7 /INPUT 8 "pidIn";
    .port_info 8 /INPUT 1 "rxHadMessageInAlt";
    .port_info 9 /OUTPUT 1 "hasChannelOut";
    .port_info 10 /OUTPUT 8 "channelOut";
    .port_info 11 /OUTPUT 1 "hasMessageOut";
    .port_info 12 /OUTPUT 16 "messageOut";
    .port_info 13 /OUTPUT 1 "hasSchedulePidOut";
    .port_info 14 /OUTPUT 8 "schedulePidOut";
    .port_info 15 /OUTPUT 1 "hasDeschedulePidOut";
    .port_info 16 /OUTPUT 8 "deschedulePidOut";
    .port_info 17 /OUTPUT 1 "rxHasMessageInAlt";
P_0x7fe011000600 .param/l "STATE_CREATE_CHANNEL" 1 4 231, +C4<00000000000000000000000000000001>;
P_0x7fe011000640 .param/l "STATE_DESTROY_CHANNEL" 1 4 232, +C4<00000000000000000000000000000010>;
P_0x7fe011000680 .param/l "STATE_DISABLE_CHANNEL" 1 4 238, +C4<00000000000000000000000000001000>;
P_0x7fe0110006c0 .param/l "STATE_ENABLE_CHANNEL" 1 4 237, +C4<00000000000000000000000000000111>;
P_0x7fe011000700 .param/l "STATE_INIT" 1 4 230, +C4<00000000000000000000000000000000>;
P_0x7fe011000740 .param/l "STATE_RECEIVE_MESSAGE" 1 4 236, +C4<00000000000000000000000000000110>;
P_0x7fe011000780 .param/l "STATE_SEND_MESSAGE" 1 4 233, +C4<00000000000000000000000000000011>;
P_0x7fe0110007c0 .param/l "STATE_ZERO_0" 1 4 234, +C4<00000000000000000000000000000100>;
P_0x7fe011000800 .param/l "STATE_ZERO_1" 1 4 235, +C4<00000000000000000000000000000101>;
P_0x7fe011000840 .param/l "USER_DISA" 1 4 39, +C4<00000000000000000000000000000101>;
P_0x7fe011000880 .param/l "USER_ENAB" 1 4 38, +C4<00000000000000000000000000000100>;
P_0x7fe0110008c0 .param/l "USER_HEAP" 1 4 35, +C4<00000000000000000000000000000001>;
P_0x7fe011000900 .param/l "USER_RECV" 1 4 37, +C4<00000000000000000000000000000011>;
P_0x7fe011000940 .param/l "USER_SEND" 1 4 36, +C4<00000000000000000000000000000010>;
P_0x7fe011000980 .param/l "USER_THIS" 1 4 34, +C4<00000000000000000000000000000000>;
P_0x7fe0110009c0 .param/l "addrBits" 0 4 8, +C4<00000000000000000000000000001000>;
P_0x7fe011000a00 .param/l "dataBits" 0 4 9, +C4<00000000000000000000000000010000>;
L_0x7fe00fa3b480 .functor AND 32, L_0x7fe00fa3b280, L_0x7fe00fa3b320, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x1085992d8 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe00fa31c80_0 .net/2u *"_s0", 16 0, L_0x1085992d8;  1 drivers
L_0x108599368 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe00fa340e0_0 .net *"_s11", 14 0, L_0x108599368;  1 drivers
v0x7fe00fa34190_0 .net *"_s12", 31 0, L_0x7fe00fa3b480;  1 drivers
L_0x1085993b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe00fa34250_0 .net/2u *"_s14", 31 0, L_0x1085993b0;  1 drivers
v0x7fe00fa34300_0 .net *"_s4", 31 0, L_0x7fe00fa3b280;  1 drivers
L_0x108599320 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe00fa343f0_0 .net *"_s7", 14 0, L_0x108599320;  1 drivers
v0x7fe00fa344a0_0 .net *"_s8", 31 0, L_0x7fe00fa3b320;  1 drivers
v0x7fe00fa34550_0 .net "address", 7 0, L_0x7fe00fa39960;  1 drivers
v0x7fe00fa34630_0 .net "allocAddress", 7 0, v0x7fe00fa2c640_0;  1 drivers
v0x7fe00fa34740_0 .net "alternationFlag", 16 0, L_0x7fe00fa3b1e0;  1 drivers
v0x7fe00fa347d0_0 .var "alternationReadySet", 16 0;
v0x7fe00fa34860_0 .var "alternationSet", 16 0;
v0x7fe00fa34910_0 .net "channelIn", 7 0, v0x7fe00fa39320_0;  1 drivers
v0x7fe00fa34a20_0 .net "channelOperationIn", 3 0, v0x7fe00fa393d0_0;  1 drivers
v0x7fe00fa34ac0_0 .var "channelOut", 7 0;
v0x7fe00fa34b70_0 .net "clk", 0 0, v0x7fe00fa39560_0;  1 drivers
v0x7fe00fa34c00_0 .net "dataIn", 15 0, L_0x7fe00fa3a0d0;  1 drivers
v0x7fe00fa34dd0_0 .net "dataOut", 15 0, L_0x7fe00fa3a1f0;  1 drivers
v0x7fe00fa34e60_0 .var "deschedulePidOut", 7 0;
v0x7fe00fa34ef0_0 .net "disableAddress", 7 0, v0x7fe00fa29520_0;  1 drivers
v0x7fe00fa34f80_0 .net "disableDataIn", 15 0, v0x7fe00fa29730_0;  1 drivers
v0x7fe00fa35050_0 .net "disableDeliveredMessage", 15 0, v0x7fe00fa298d0_0;  1 drivers
v0x7fe00fa350e0_0 .net "disableFinished", 0 0, v0x7fe00fa29a20_0;  1 drivers
v0x7fe00fa35170_0 .net "disableHasDeliveredMessage", 0 0, v0x7fe00fa29b30_0;  1 drivers
v0x7fe00fa35200_0 .net "disableReadWriteMode", 0 0, v0x7fe00fa29d20_0;  1 drivers
v0x7fe00fa352d0_0 .net "disableSender", 7 0, v0x7fe00fa2a130_0;  1 drivers
v0x7fe00fa35360_0 .net "disableShouldScheduleSender", 0 0, v0x7fe00fa2a1c0_0;  1 drivers
v0x7fe00fa353f0_0 .net "enableAddress", 7 0, v0x7fe00fa2b000_0;  1 drivers
v0x7fe00fa354c0_0 .net "enableDataIn", 15 0, v0x7fe00fa2b1f0_0;  1 drivers
v0x7fe00fa35590_0 .net "enableFinished", 0 0, v0x7fe00fa2b350_0;  1 drivers
v0x7fe00fa35620_0 .net "enableReadWriteMode", 0 0, v0x7fe00fa2b520_0;  1 drivers
v0x7fe00fa356f0_0 .net "enableRxCanReceive", 0 0, v0x7fe00fa2b6e0_0;  1 drivers
v0x7fe00fa35780_0 .net "enabled", 0 0, v0x7fe00fa396c0_0;  1 drivers
v0x7fe00fa34c90_0 .var "finished", 0 0;
v0x7fe00fa35a10_0 .var "hasChannelOut", 0 0;
v0x7fe00fa35aa0_0 .var "hasDeschedulePidOut", 0 0;
v0x7fe00fa35b30_0 .var "hasMessageOut", 0 0;
v0x7fe00fa35bc0_0 .var "hasSchedulePidOut", 0 0;
v0x7fe00fa35c50_0 .net "heapAddress", 7 0, v0x7fe00fa2c4f0_0;  1 drivers
v0x7fe00fa35ce0_0 .net "heapDataIn", 15 0, v0x7fe00fa2c7b0_0;  1 drivers
v0x7fe00fa35db0_0 .net "heapFinished", 0 0, v0x7fe00fa2c960_0;  1 drivers
v0x7fe00fa35e40_0 .net "heapReadWriteMode", 0 0, v0x7fe00fa2cda0_0;  1 drivers
v0x7fe00fa35f10_0 .net "inAlternationReadySet", 0 0, L_0x7fe00fa3b590;  1 drivers
v0x7fe00fa35fa0_0 .net "messageIn", 15 0, v0x7fe00fa39b20_0;  1 drivers
v0x7fe00fa36030_0 .var "messageOut", 15 0;
v0x7fe00fa360c0_0 .net "pidIn", 7 0, v0x7fe00fa39c80_0;  1 drivers
v0x7fe00fa361e0_0 .var "rState", 3 0;
v0x7fe00fa36290_0 .net "receiveAddress", 7 0, v0x7fe00fa30250_0;  1 drivers
v0x7fe00fa36330_0 .net "receiveDataIn", 15 0, v0x7fe00fa30490_0;  1 drivers
v0x7fe00fa36410_0 .net "receiveDeliveredMessage", 15 0, v0x7fe00fa30630_0;  1 drivers
v0x7fe00fa364a0_0 .net "receiveFinished", 0 0, v0x7fe00fa306c0_0;  1 drivers
v0x7fe00fa36550_0 .net "receiveHasDeliveredMessage", 0 0, v0x7fe00fa30760_0;  1 drivers
v0x7fe00fa36600_0 .net "receiveReadWriteMode", 0 0, v0x7fe00fa309a0_0;  1 drivers
v0x7fe00fa366d0_0 .net "receiveSender", 7 0, v0x7fe00fa30bb0_0;  1 drivers
v0x7fe00fa36760_0 .net "receiveShouldDescheduleReceiver", 0 0, v0x7fe00fa30c40_0;  1 drivers
v0x7fe00fa36810_0 .net "receiveShouldScheduleSender", 0 0, v0x7fe00fa30cd0_0;  1 drivers
v0x7fe00fa368c0_0 .net "reset", 0 0, v0x7fe00fa39d10_0;  1 drivers
v0x7fe00fa36990_0 .net "rwMode", 0 0, L_0x7fe00fa3a140;  1 drivers
v0x7fe00fa36a60_0 .net "rxHadMessageInAlt", 0 0, v0x7fe00fa39da0_0;  1 drivers
v0x7fe00fa36af0_0 .net "rxHasMessageInAlt", 0 0, v0x7fe00fa29f00_0;  alias, 1 drivers
v0x7fe00fa36b80_0 .var "schedulePidOut", 7 0;
v0x7fe00fa36c10_0 .net "sendAddToAlternationReadySet", 0 0, v0x7fe00fa32910_0;  1 drivers
v0x7fe00fa36ca0_0 .net "sendAddress", 7 0, v0x7fe00fa329b0_0;  1 drivers
v0x7fe00fa36d70_0 .net "sendDataIn", 15 0, v0x7fe00fa32e60_0;  1 drivers
v0x7fe00fa36e40_0 .net "sendDeliveredMessage", 15 0, v0x7fe00fa32fb0_0;  1 drivers
v0x7fe00fa35810_0 .net "sendFinished", 0 0, v0x7fe00fa33040_0;  1 drivers
v0x7fe00fa358a0_0 .net "sendReadWriteMode", 0 0, v0x7fe00fa33480_0;  1 drivers
v0x7fe00fa35970_0 .net "sendScheduleRxPid", 7 0, v0x7fe00fa32b00_0;  1 drivers
v0x7fe00fa36ed0_0 .net "sendShouldDescheduleSender", 0 0, v0x7fe00fa337c0_0;  1 drivers
v0x7fe00fa36f60_0 .net "sendShouldScheduleReceiver", 0 0, v0x7fe00fa33850_0;  1 drivers
v0x7fe00fa37010_0 .var "wAddress", 7 0;
v0x7fe00fa370a0_0 .var "wAlloc", 0 0;
v0x7fe00fa37150_0 .var "wChannelOut", 7 0;
v0x7fe00fa371e0_0 .var "wDataIn", 15 0;
v0x7fe00fa37290_0 .var "wDeschedulePidOut", 7 0;
v0x7fe00fa37320_0 .var "wDisableEnabled", 0 0;
v0x7fe00fa373d0_0 .var "wEnableEnabled", 0 0;
v0x7fe00fa37480_0 .var "wFinished", 0 0;
v0x7fe00fa37510_0 .var "wFree", 0 0;
v0x7fe00fa375c0_0 .var "wFreeAddress", 7 0;
v0x7fe00fa37670_0 .var "wHasChannelOut", 0 0;
v0x7fe00fa37700_0 .var "wHasDeschedulePidOut", 0 0;
v0x7fe00fa37790_0 .var "wHasMessageOut", 0 0;
v0x7fe00fa37830_0 .var "wHasSchedulePidOut", 0 0;
v0x7fe00fa378d0_0 .var "wMemoryUser", 2 0;
v0x7fe00fa37990_0 .var "wMessageOut", 15 0;
v0x7fe00fa37a30_0 .var "wNewAlternationReadySet", 16 0;
v0x7fe00fa37ae0_0 .var "wNewAlternationSet", 16 0;
v0x7fe00fa37b90_0 .var "wNextState", 3 0;
v0x7fe00fa37c40_0 .var "wReadWriteMode", 0 0;
v0x7fe00fa37cf0_0 .var "wReceiveEnabled", 0 0;
v0x7fe00fa37da0_0 .var "wSchedulePidOut", 7 0;
v0x7fe00fa37e30_0 .var "wSendEnabled", 0 0;
E_0x7fe00fa18ae0/0 .event edge, v0x7fe00fa361e0_0, v0x7fe00fa34ac0_0, v0x7fe00fa32c90_0, v0x7fe00fa32c00_0;
E_0x7fe00fa18ae0/1 .event edge, v0x7fe00fa35780_0, v0x7fe00fa34a20_0, v0x7fe00fa295d0_0, v0x7fe00fa34740_0;
E_0x7fe00fa18ae0/2 .event edge, v0x7fe00fa35f10_0, v0x7fe00fa29fa0_0, v0x7fe00fa2c960_0, v0x7fe00fa2c640_0;
E_0x7fe00fa18ae0/3 .event edge, v0x7fe00fa33040_0, v0x7fe00fa33850_0, v0x7fe00fa32b00_0, v0x7fe00fa337c0_0;
E_0x7fe00fa18ae0/4 .event edge, v0x7fe00fa32fb0_0, v0x7fe00fa32910_0, v0x7fe00fa306c0_0, v0x7fe00fa30cd0_0;
E_0x7fe00fa18ae0/5 .event edge, v0x7fe00fa30bb0_0, v0x7fe00fa30c40_0, v0x7fe00fa30760_0, v0x7fe00fa30630_0;
E_0x7fe00fa18ae0/6 .event edge, v0x7fe00fa2b350_0, v0x7fe00fa2b640_0, v0x7fe00fa2b6e0_0, v0x7fe00fa29a20_0;
E_0x7fe00fa18ae0/7 .event edge, v0x7fe00fa29980_0, v0x7fe00fa2a1c0_0, v0x7fe00fa2a130_0, v0x7fe00fa29b30_0;
E_0x7fe00fa18ae0/8 .event edge, v0x7fe00fa298d0_0;
E_0x7fe00fa18ae0 .event/or E_0x7fe00fa18ae0/0, E_0x7fe00fa18ae0/1, E_0x7fe00fa18ae0/2, E_0x7fe00fa18ae0/3, E_0x7fe00fa18ae0/4, E_0x7fe00fa18ae0/5, E_0x7fe00fa18ae0/6, E_0x7fe00fa18ae0/7, E_0x7fe00fa18ae0/8;
L_0x7fe00fa3b1e0 .shift/l 17, L_0x1085992d8, v0x7fe00fa39c80_0;
L_0x7fe00fa3b280 .concat [ 17 15 0 0], v0x7fe00fa347d0_0, L_0x108599320;
L_0x7fe00fa3b320 .concat [ 17 15 0 0], L_0x7fe00fa3b1e0, L_0x108599368;
L_0x7fe00fa3b590 .cmp/ne 32, L_0x7fe00fa3b480, L_0x1085993b0;
S_0x7fe00fa18c20 .scope module, "dis0" "Disable" 4 210, 5 4 0, S_0x7fe00fa18120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enabled";
    .port_info 3 /OUTPUT 1 "finished";
    .port_info 4 /OUTPUT 8 "address";
    .port_info 5 /OUTPUT 1 "readWriteMode";
    .port_info 6 /INPUT 16 "dataOut";
    .port_info 7 /OUTPUT 16 "dataIn";
    .port_info 8 /INPUT 8 "channel";
    .port_info 9 /INPUT 8 "rxPid";
    .port_info 10 /INPUT 1 "rxHadMessageInAlt";
    .port_info 11 /OUTPUT 1 "shouldScheduleSender";
    .port_info 12 /OUTPUT 8 "scheduleTxPid";
    .port_info 13 /OUTPUT 1 "hasDeliveredMessage";
    .port_info 14 /OUTPUT 16 "deliveredMessage";
    .port_info 15 /OUTPUT 1 "rxHasMessageInAlt";
P_0x7fe00fa18de0 .param/l "STATE_HANDLE_TX_PROC" 1 5 35, C4<010>;
P_0x7fe00fa18e20 .param/l "STATE_INIT" 1 5 33, C4<000>;
P_0x7fe00fa18e60 .param/l "STATE_READ_MESSAGE_0" 1 5 37, C4<100>;
P_0x7fe00fa18ea0 .param/l "STATE_READ_MESSAGE_1" 1 5 38, C4<101>;
P_0x7fe00fa18ee0 .param/l "STATE_READ_TX_PROC" 1 5 34, C4<001>;
P_0x7fe00fa18f20 .param/l "STATE_WRITE_RX_PROC_0" 1 5 36, C4<011>;
P_0x7fe00fa18f60 .param/l "addrBits" 0 5 4, +C4<00000000000000000000000000001000>;
P_0x7fe00fa18fa0 .param/l "dataBits" 0 5 4, +C4<00000000000000000000000000010000>;
L_0x108599290 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x7fe00fa19460_0 .net/2u *"_s0", 7 0, L_0x108599290;  1 drivers
v0x7fe00fa29520_0 .var "address", 7 0;
v0x7fe00fa295d0_0 .net "channel", 7 0, v0x7fe00fa39320_0;  alias, 1 drivers
v0x7fe00fa29690_0 .net "clk", 0 0, v0x7fe00fa39560_0;  alias, 1 drivers
v0x7fe00fa29730_0 .var "dataIn", 15 0;
v0x7fe00fa29820_0 .net "dataOut", 15 0, L_0x7fe00fa3a1f0;  alias, 1 drivers
v0x7fe00fa298d0_0 .var "deliveredMessage", 15 0;
v0x7fe00fa29980_0 .net "enabled", 0 0, v0x7fe00fa37320_0;  1 drivers
v0x7fe00fa29a20_0 .var "finished", 0 0;
v0x7fe00fa29b30_0 .var "hasDeliveredMessage", 0 0;
v0x7fe00fa29bc0_0 .net "messageAddress", 7 0, L_0x7fe00fa3b040;  1 drivers
v0x7fe00fa29c70_0 .var "rState", 2 0;
v0x7fe00fa29d20_0 .var "readWriteMode", 0 0;
v0x7fe00fa29dc0_0 .net "reset", 0 0, v0x7fe00fa39d10_0;  alias, 1 drivers
v0x7fe00fa29e60_0 .net "rxHadMessageInAlt", 0 0, v0x7fe00fa39da0_0;  alias, 1 drivers
v0x7fe00fa29f00_0 .var "rxHasMessageInAlt", 0 0;
v0x7fe00fa29fa0_0 .net "rxPid", 7 0, v0x7fe00fa39c80_0;  alias, 1 drivers
v0x7fe00fa2a130_0 .var "scheduleTxPid", 7 0;
v0x7fe00fa2a1c0_0 .var "shouldScheduleSender", 0 0;
v0x7fe00fa2a260_0 .var "wFinished", 0 0;
v0x7fe00fa2a300_0 .var "wHasMessage", 0 0;
v0x7fe00fa2a3a0_0 .var "wMessage", 15 0;
v0x7fe00fa2a450_0 .var "wNextState", 2 0;
v0x7fe00fa2a500_0 .var "wRxHasMessageInAlt", 0 0;
v0x7fe00fa2a5a0_0 .var "wShouldScheduleSender", 0 0;
v0x7fe00fa2a640_0 .var "wUpdateMessage", 0 0;
v0x7fe00fa2a6e0_0 .var "wUpdateTx", 0 0;
E_0x7fe00fa193b0/0 .event edge, v0x7fe00fa29c70_0, v0x7fe00fa29e60_0, v0x7fe00fa295d0_0, v0x7fe00fa2a130_0;
E_0x7fe00fa193b0/1 .event edge, v0x7fe00fa29fa0_0, v0x7fe00fa29b30_0, v0x7fe00fa29bc0_0, v0x7fe00fa29820_0;
E_0x7fe00fa193b0 .event/or E_0x7fe00fa193b0/0, E_0x7fe00fa193b0/1;
E_0x7fe00fa19420 .event posedge, v0x7fe00fa29690_0;
L_0x7fe00fa3b040 .arith/sum 8, v0x7fe00fa39320_0, L_0x108599290;
S_0x7fe00fa2a880 .scope module, "e0" "Enable" 4 190, 6 4 0, S_0x7fe00fa18120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "finished";
    .port_info 3 /OUTPUT 8 "address";
    .port_info 4 /OUTPUT 1 "readWriteMode";
    .port_info 5 /INPUT 16 "dataOut";
    .port_info 6 /OUTPUT 16 "dataIn";
    .port_info 7 /INPUT 8 "channel";
    .port_info 8 /INPUT 8 "rxPid";
    .port_info 9 /OUTPUT 1 "rxCanReceive";
P_0x7fe00fa2aa50 .param/l "STATE_HANDLE_TX_PROC" 1 6 26, C4<010>;
P_0x7fe00fa2aa90 .param/l "STATE_INIT" 1 6 24, C4<000>;
P_0x7fe00fa2aad0 .param/l "STATE_READ_TX_PROC" 1 6 25, C4<001>;
P_0x7fe00fa2ab10 .param/l "STATE_WRITE_RX_PROC_0" 1 6 27, C4<011>;
P_0x7fe00fa2ab50 .param/l "STATE_WRITE_RX_PROC_1" 1 6 28, C4<100>;
P_0x7fe00fa2ab90 .param/l "addrBits" 0 6 4, +C4<00000000000000000000000000001000>;
P_0x7fe00fa2abd0 .param/l "dataBits" 0 6 4, +C4<00000000000000000000000000010000>;
v0x7fe00fa2b000_0 .var "address", 7 0;
v0x7fe00fa2b0c0_0 .net "channel", 7 0, v0x7fe00fa39320_0;  alias, 1 drivers
v0x7fe00fa2b160_0 .net "clk", 0 0, v0x7fe00fa39560_0;  alias, 1 drivers
v0x7fe00fa2b1f0_0 .var "dataIn", 15 0;
v0x7fe00fa2b280_0 .net "dataOut", 15 0, L_0x7fe00fa3a1f0;  alias, 1 drivers
v0x7fe00fa2b350_0 .var "finished", 0 0;
v0x7fe00fa2b3e0_0 .var "rState", 2 0;
v0x7fe00fa2b470_0 .var "rTx", 7 0;
v0x7fe00fa2b520_0 .var "readWriteMode", 0 0;
v0x7fe00fa2b640_0 .net "reset", 0 0, v0x7fe00fa373d0_0;  1 drivers
v0x7fe00fa2b6e0_0 .var "rxCanReceive", 0 0;
v0x7fe00fa2b780_0 .net "rxPid", 7 0, v0x7fe00fa39c80_0;  alias, 1 drivers
v0x7fe00fa2b840_0 .var "wFinished", 0 0;
v0x7fe00fa2b8d0_0 .var "wNextState", 2 0;
v0x7fe00fa2b960_0 .var "wRxCanReceive", 0 0;
v0x7fe00fa2b9f0_0 .var "wTx", 7 0;
v0x7fe00fa2ba90_0 .var "wUpdateTx", 0 0;
E_0x7fe00fa2afa0/0 .event edge, v0x7fe00fa2b3e0_0, v0x7fe00fa2b6e0_0, v0x7fe00fa295d0_0, v0x7fe00fa29820_0;
E_0x7fe00fa2afa0/1 .event edge, v0x7fe00fa2b470_0, v0x7fe00fa29fa0_0;
E_0x7fe00fa2afa0 .event/or E_0x7fe00fa2afa0/0, E_0x7fe00fa2afa0/1;
S_0x7fe00fa2bd20 .scope module, "heap0" "Heap" 4 118, 7 4 0, S_0x7fe00fa18120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "finished";
    .port_info 3 /OUTPUT 8 "address";
    .port_info 4 /OUTPUT 1 "readWriteMode";
    .port_info 5 /INPUT 16 "dataOut";
    .port_info 6 /OUTPUT 16 "dataIn";
    .port_info 7 /INPUT 1 "alloc";
    .port_info 8 /OUTPUT 8 "allocAddress";
    .port_info 9 /INPUT 1 "free";
    .port_info 10 /INPUT 8 "freeAddress";
P_0x7fe00fa2be90 .param/l "STATE_INIT" 1 7 33, C4<00>;
P_0x7fe00fa2bed0 .param/l "STATE_UPDATE_HEAP_FREE" 1 7 34, C4<01>;
P_0x7fe00fa2bf10 .param/l "STATE_WRITE_FREE" 1 7 35, C4<10>;
P_0x7fe00fa2bf50 .param/l "addrBits" 0 7 5, +C4<00000000000000000000000000001000>;
P_0x7fe00fa2bf90 .param/l "allocSize" 0 7 10, +C4<00000000000000000000000000000010>;
P_0x7fe00fa2bfd0 .param/l "dataBits" 0 7 6, +C4<00000000000000000000000000010000>;
P_0x7fe00fa2c010 .param/l "heapBase" 0 7 8, +C4<00000000000000000000000000000000>;
P_0x7fe00fa2c050 .param/l "heapMax" 0 7 9, C4<11111111>;
v0x7fe00fa2c4f0_0 .var "address", 7 0;
v0x7fe00fa2c5a0_0 .net "alloc", 0 0, v0x7fe00fa370a0_0;  1 drivers
v0x7fe00fa2c640_0 .var "allocAddress", 7 0;
v0x7fe00fa2c6e0_0 .net "clk", 0 0, v0x7fe00fa39560_0;  alias, 1 drivers
v0x7fe00fa2c7b0_0 .var "dataIn", 15 0;
v0x7fe00fa2c880_0 .net "dataOut", 15 0, L_0x7fe00fa3a1f0;  alias, 1 drivers
v0x7fe00fa2c960_0 .var "finished", 0 0;
v0x7fe00fa2c9f0_0 .net "free", 0 0, v0x7fe00fa37510_0;  1 drivers
v0x7fe00fa2ca80_0 .net "freeAddress", 7 0, v0x7fe00fa375c0_0;  1 drivers
v0x7fe00fa2cb90_0 .var "heapEnd", 7 0;
v0x7fe00fa2cc40_0 .var "heapFree", 7 0;
v0x7fe00fa2ccf0_0 .var "rState", 1 0;
v0x7fe00fa2cda0_0 .var "readWriteMode", 0 0;
v0x7fe00fa2ce40_0 .net "reset", 0 0, v0x7fe00fa39d10_0;  alias, 1 drivers
v0x7fe00fa2cef0_0 .var "wAllocFromHeapEnd", 0 0;
v0x7fe00fa2cf80_0 .var "wFinished", 0 0;
v0x7fe00fa2d010_0 .var "wIncrementHeapEnd", 0 0;
v0x7fe00fa2d1a0_0 .var "wNextState", 1 0;
v0x7fe00fa2d230_0 .var "wUpdateHeapFreeFromFreedAddress", 0 0;
v0x7fe00fa2d2d0_0 .var "wUpdateHeapFreeFromMemory", 0 0;
E_0x7fe00fa2c490/0 .event edge, v0x7fe00fa2ccf0_0, v0x7fe00fa2c5a0_0, v0x7fe00fa2cb90_0, v0x7fe00fa2cc40_0;
E_0x7fe00fa2c490/1 .event edge, v0x7fe00fa2c9f0_0, v0x7fe00fa2ca80_0;
E_0x7fe00fa2c490 .event/or E_0x7fe00fa2c490/0, E_0x7fe00fa2c490/1;
S_0x7fe00fa2d480 .scope module, "memoryMultiplexer" "MemoryControllerExternal6" 4 42, 8 4 0, S_0x7fe00fa18120;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address0";
    .port_info 1 /INPUT 1 "readWriteMode0";
    .port_info 2 /INPUT 16 "dataIn0";
    .port_info 3 /INPUT 8 "address1";
    .port_info 4 /INPUT 1 "readWriteMode1";
    .port_info 5 /INPUT 16 "dataIn1";
    .port_info 6 /INPUT 8 "address2";
    .port_info 7 /INPUT 1 "readWriteMode2";
    .port_info 8 /INPUT 16 "dataIn2";
    .port_info 9 /INPUT 8 "address3";
    .port_info 10 /INPUT 1 "readWriteMode3";
    .port_info 11 /INPUT 16 "dataIn3";
    .port_info 12 /INPUT 8 "address4";
    .port_info 13 /INPUT 1 "readWriteMode4";
    .port_info 14 /INPUT 16 "dataIn4";
    .port_info 15 /INPUT 8 "address5";
    .port_info 16 /INPUT 1 "readWriteMode5";
    .port_info 17 /INPUT 16 "dataIn5";
    .port_info 18 /INPUT 3 "cellToUser";
    .port_info 19 /OUTPUT 8 "address";
    .port_info 20 /OUTPUT 16 "dataIn";
    .port_info 21 /OUTPUT 1 "readWriteMode";
P_0x7fe00fa2d5f0 .param/l "addrBits" 0 8 4, +C4<00000000000000000000000000001000>;
P_0x7fe00fa2d630 .param/l "dataBits" 0 8 4, +C4<00000000000000000000000000010000>;
L_0x7fe00fa39960 .functor BUFZ 8, v0x7fe00fa2ea40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fe00fa3a0d0 .functor BUFZ 16, v0x7fe00fa2ead0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x7fe00fa3a140 .functor BUFZ 1, v0x7fe00fa2eb60_0, C4<0>, C4<0>, C4<0>;
v0x7fe00fa2dac0_0 .net "address", 7 0, L_0x7fe00fa39960;  alias, 1 drivers
v0x7fe00fa2db80_0 .net "address0", 7 0, v0x7fe00fa37010_0;  1 drivers
v0x7fe00fa2dc20_0 .net "address1", 7 0, v0x7fe00fa2c4f0_0;  alias, 1 drivers
v0x7fe00fa2dcb0_0 .net "address2", 7 0, v0x7fe00fa329b0_0;  alias, 1 drivers
v0x7fe00fa2dd40_0 .net "address3", 7 0, v0x7fe00fa30250_0;  alias, 1 drivers
v0x7fe00fa2de10_0 .net "address4", 7 0, v0x7fe00fa2b000_0;  alias, 1 drivers
v0x7fe00fa2deb0_0 .net "address5", 7 0, v0x7fe00fa29520_0;  alias, 1 drivers
v0x7fe00fa2df60_0 .net "cellToUser", 2 0, v0x7fe00fa378d0_0;  1 drivers
v0x7fe00fa2e000_0 .net "dataIn", 15 0, L_0x7fe00fa3a0d0;  alias, 1 drivers
v0x7fe00fa2e130_0 .net "dataIn0", 15 0, v0x7fe00fa371e0_0;  1 drivers
v0x7fe00fa2e1e0_0 .net "dataIn1", 15 0, v0x7fe00fa2c7b0_0;  alias, 1 drivers
v0x7fe00fa2e2a0_0 .net "dataIn2", 15 0, v0x7fe00fa32e60_0;  alias, 1 drivers
v0x7fe00fa2e330_0 .net "dataIn3", 15 0, v0x7fe00fa30490_0;  alias, 1 drivers
v0x7fe00fa2e3c0_0 .net "dataIn4", 15 0, v0x7fe00fa2b1f0_0;  alias, 1 drivers
v0x7fe00fa2e470_0 .net "dataIn5", 15 0, v0x7fe00fa29730_0;  alias, 1 drivers
v0x7fe00fa2e520_0 .net "readWriteMode", 0 0, L_0x7fe00fa3a140;  alias, 1 drivers
v0x7fe00fa2e5b0_0 .net "readWriteMode0", 0 0, v0x7fe00fa37c40_0;  1 drivers
v0x7fe00fa2e750_0 .net "readWriteMode1", 0 0, v0x7fe00fa2cda0_0;  alias, 1 drivers
v0x7fe00fa2e800_0 .net "readWriteMode2", 0 0, v0x7fe00fa33480_0;  alias, 1 drivers
v0x7fe00fa2e890_0 .net "readWriteMode3", 0 0, v0x7fe00fa309a0_0;  alias, 1 drivers
v0x7fe00fa2e920_0 .net "readWriteMode4", 0 0, v0x7fe00fa2b520_0;  alias, 1 drivers
v0x7fe00fa2e9b0_0 .net "readWriteMode5", 0 0, v0x7fe00fa29d20_0;  alias, 1 drivers
v0x7fe00fa2ea40_0 .var "wAddress", 7 0;
v0x7fe00fa2ead0_0 .var "wDataIn", 15 0;
v0x7fe00fa2eb60_0 .var "wReadWriteMode", 0 0;
E_0x7fe00fa2d9f0/0 .event edge, v0x7fe00fa2df60_0, v0x7fe00fa2db80_0, v0x7fe00fa2e5b0_0, v0x7fe00fa2e130_0;
E_0x7fe00fa2d9f0/1 .event edge, v0x7fe00fa2c4f0_0, v0x7fe00fa2cda0_0, v0x7fe00fa2c7b0_0, v0x7fe00fa2dcb0_0;
E_0x7fe00fa2d9f0/2 .event edge, v0x7fe00fa2e800_0, v0x7fe00fa2e2a0_0, v0x7fe00fa2dd40_0, v0x7fe00fa2e890_0;
E_0x7fe00fa2d9f0/3 .event edge, v0x7fe00fa2e330_0, v0x7fe00fa2b000_0, v0x7fe00fa2b520_0, v0x7fe00fa2b1f0_0;
E_0x7fe00fa2d9f0/4 .event edge, v0x7fe00fa29520_0, v0x7fe00fa29d20_0, v0x7fe00fa29730_0;
E_0x7fe00fa2d9f0 .event/or E_0x7fe00fa2d9f0/0, E_0x7fe00fa2d9f0/1, E_0x7fe00fa2d9f0/2, E_0x7fe00fa2d9f0/3, E_0x7fe00fa2d9f0/4;
S_0x7fe00fa2ee00 .scope module, "ram0" "IceRam" 4 103, 9 6 0, S_0x7fe00fa18120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /INPUT 1 "readWriteMode";
    .port_info 3 /INPUT 16 "dataIn";
    .port_info 4 /OUTPUT 16 "dataOut";
P_0x7fe00fa2f000 .param/l "addrBits" 0 9 6, +C4<00000000000000000000000000001000>;
P_0x7fe00fa2f040 .param/l "dataBits" 0 9 6, +C4<00000000000000000000000000010000>;
P_0x7fe00fa2f080 .param/l "ramSize" 1 9 16, +C4<00000000000000000000000100000000>;
P_0x7fe00fa2f0c0 .param/str "romFile" 0 9 14, "zeroes.hex";
L_0x7fe00fa3a1f0 .functor BUFZ 16, v0x7fe00fa2f510_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7fe00fa2f250_0 .net "address", 7 0, L_0x7fe00fa39960;  alias, 1 drivers
v0x7fe00fa2f320_0 .net "clk", 0 0, v0x7fe00fa39560_0;  alias, 1 drivers
v0x7fe00fa2f3b0_0 .net "dataIn", 15 0, L_0x7fe00fa3a0d0;  alias, 1 drivers
v0x7fe00fa2f480_0 .net "dataOut", 15 0, L_0x7fe00fa3a1f0;  alias, 1 drivers
v0x7fe00fa2f510_0 .var "rDataOut", 15 0;
v0x7fe00fa2f5f0 .array "ram", 255 0, 15 0;
v0x7fe00fa2f690_0 .net "readWriteMode", 0 0, L_0x7fe00fa3a140;  alias, 1 drivers
S_0x7fe00fa2f790 .scope module, "rcv0" "Receive" 4 169, 10 5 0, S_0x7fe00fa18120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "finished";
    .port_info 3 /OUTPUT 8 "address";
    .port_info 4 /OUTPUT 1 "readWriteMode";
    .port_info 5 /INPUT 16 "dataOut";
    .port_info 6 /OUTPUT 16 "dataIn";
    .port_info 7 /INPUT 8 "channel";
    .port_info 8 /INPUT 8 "rxPid";
    .port_info 9 /OUTPUT 1 "shouldScheduleSender";
    .port_info 10 /OUTPUT 1 "shouldDescheduleReceiver";
    .port_info 11 /OUTPUT 8 "scheduleTxPid";
    .port_info 12 /OUTPUT 1 "hasDeliveredMessage";
    .port_info 13 /OUTPUT 16 "deliveredMessage";
P_0x7fe00fa2f950 .param/l "STATE_HANDLE_TX_PROC" 1 10 33, C4<010>;
P_0x7fe00fa2f990 .param/l "STATE_INIT" 1 10 31, C4<000>;
P_0x7fe00fa2f9d0 .param/l "STATE_READ_MESSAGE" 1 10 36, C4<101>;
P_0x7fe00fa2fa10 .param/l "STATE_READ_TX_PROC" 1 10 32, C4<001>;
P_0x7fe00fa2fa50 .param/l "STATE_WRITE_0" 1 10 37, C4<110>;
P_0x7fe00fa2fa90 .param/l "STATE_WRITE_1" 1 10 38, C4<111>;
P_0x7fe00fa2fad0 .param/l "STATE_WRITE_RX_PROC_0" 1 10 34, C4<011>;
P_0x7fe00fa2fb10 .param/l "STATE_WRITE_RX_PROC_1" 1 10 35, C4<100>;
P_0x7fe00fa2fb50 .param/l "addrBits" 0 10 5, +C4<00000000000000000000000000001000>;
P_0x7fe00fa2fb90 .param/l "dataBits" 0 10 5, +C4<00000000000000000000000000010000>;
L_0x108599248 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x7fe00fa30190_0 .net/2u *"_s0", 7 0, L_0x108599248;  1 drivers
v0x7fe00fa30250_0 .var "address", 7 0;
v0x7fe00fa302f0_0 .net "channel", 7 0, v0x7fe00fa39320_0;  alias, 1 drivers
v0x7fe00fa30380_0 .net "clk", 0 0, v0x7fe00fa39560_0;  alias, 1 drivers
v0x7fe00fa30490_0 .var "dataIn", 15 0;
v0x7fe00fa30520_0 .net "dataOut", 15 0, L_0x7fe00fa3a1f0;  alias, 1 drivers
v0x7fe00fa30630_0 .var "deliveredMessage", 15 0;
v0x7fe00fa306c0_0 .var "finished", 0 0;
v0x7fe00fa30760_0 .var "hasDeliveredMessage", 0 0;
v0x7fe00fa30870_0 .net "messageAddress", 7 0, L_0x7fe00fa3af40;  1 drivers
v0x7fe00fa30900_0 .var "rState", 2 0;
v0x7fe00fa309a0_0 .var "readWriteMode", 0 0;
v0x7fe00fa30a50_0 .net "reset", 0 0, v0x7fe00fa37cf0_0;  1 drivers
v0x7fe00fa30ae0_0 .net "rxPid", 7 0, v0x7fe00fa39c80_0;  alias, 1 drivers
v0x7fe00fa30bb0_0 .var "scheduleTxPid", 7 0;
v0x7fe00fa30c40_0 .var "shouldDescheduleReceiver", 0 0;
v0x7fe00fa30cd0_0 .var "shouldScheduleSender", 0 0;
v0x7fe00fa30e60_0 .var "wFinished", 0 0;
v0x7fe00fa30ef0_0 .var "wHasMessage", 0 0;
v0x7fe00fa30f90_0 .var "wMessage", 15 0;
v0x7fe00fa31040_0 .var "wNextState", 2 0;
v0x7fe00fa310f0_0 .var "wShouldDescheduleReceiver", 0 0;
v0x7fe00fa31190_0 .var "wShouldScheduleSender", 0 0;
v0x7fe00fa31230_0 .var "wUpdateMessage", 0 0;
v0x7fe00fa312d0_0 .var "wUpdateScheduling", 0 0;
v0x7fe00fa31370_0 .var "wUpdateTx", 0 0;
E_0x7fe00fa30130/0 .event edge, v0x7fe00fa30900_0, v0x7fe00fa295d0_0, v0x7fe00fa30bb0_0, v0x7fe00fa30870_0;
E_0x7fe00fa30130/1 .event edge, v0x7fe00fa29fa0_0, v0x7fe00fa29820_0;
E_0x7fe00fa30130 .event/or E_0x7fe00fa30130/0, E_0x7fe00fa30130/1;
L_0x7fe00fa3af40 .arith/sum 8, v0x7fe00fa39320_0, L_0x108599248;
S_0x7fe00fa31560 .scope module, "send0" "Send" 4 141, 11 4 0, S_0x7fe00fa18120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "finished";
    .port_info 3 /OUTPUT 8 "address";
    .port_info 4 /OUTPUT 1 "readWriteMode";
    .port_info 5 /INPUT 16 "dataOut";
    .port_info 6 /OUTPUT 16 "dataIn";
    .port_info 7 /INPUT 8 "channel";
    .port_info 8 /INPUT 16 "message";
    .port_info 9 /INPUT 8 "txPid";
    .port_info 10 /INPUT 17 "alternationSet";
    .port_info 11 /INPUT 17 "alternationReadySet";
    .port_info 12 /OUTPUT 1 "shouldScheduleReceiver";
    .port_info 13 /OUTPUT 1 "shouldDescheduleSender";
    .port_info 14 /OUTPUT 8 "scheduleRxPid";
    .port_info 15 /OUTPUT 1 "addToAlternationReadySet";
    .port_info 16 /OUTPUT 16 "deliveredMessage";
P_0x7fe00fa316d0 .param/l "STATE_ALT_RX_PROC" 1 11 46, C4<100>;
P_0x7fe00fa31710 .param/l "STATE_HANDLE_RX_PROC" 1 11 44, C4<010>;
P_0x7fe00fa31750 .param/l "STATE_INIT" 1 11 42, C4<000>;
P_0x7fe00fa31790 .param/l "STATE_NORMAL_RX_PROC" 1 11 47, C4<101>;
P_0x7fe00fa317d0 .param/l "STATE_NULL_RX_PROC" 1 11 45, C4<011>;
P_0x7fe00fa31810 .param/l "STATE_READ_RX_PROC" 1 11 43, C4<001>;
P_0x7fe00fa31850 .param/l "STATE_WRITE_TX_PROC_0" 1 11 48, C4<110>;
P_0x7fe00fa31890 .param/l "STATE_WRITE_TX_PROC_1" 1 11 49, C4<111>;
P_0x7fe00fa318d0 .param/l "addrBits" 0 11 4, +C4<00000000000000000000000000001000>;
P_0x7fe00fa31910 .param/l "dataBits" 0 11 4, +C4<00000000000000000000000000010000>;
L_0x7fe00fa3a7a0 .functor AND 32, L_0x7fe00fa3a500, L_0x7fe00fa3a640, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7fe00fa3acb0 .functor AND 32, L_0x7fe00fa3aa70, L_0x7fe00fa3ab90, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x108599008 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x7fe00fa31f30_0 .net/2u *"_s0", 7 0, L_0x108599008;  1 drivers
L_0x108599098 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe00fa31ff0_0 .net *"_s11", 14 0, L_0x108599098;  1 drivers
v0x7fe00fa32090_0 .net *"_s12", 31 0, L_0x7fe00fa3a640;  1 drivers
L_0x1085990e0 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe00fa32120_0 .net *"_s15", 14 0, L_0x1085990e0;  1 drivers
v0x7fe00fa321b0_0 .net *"_s16", 31 0, L_0x7fe00fa3a7a0;  1 drivers
L_0x108599128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe00fa32280_0 .net/2u *"_s18", 31 0, L_0x108599128;  1 drivers
v0x7fe00fa32330_0 .net *"_s22", 31 0, L_0x7fe00fa3aa70;  1 drivers
L_0x108599170 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe00fa323e0_0 .net *"_s25", 14 0, L_0x108599170;  1 drivers
v0x7fe00fa32490_0 .net *"_s26", 31 0, L_0x7fe00fa3ab90;  1 drivers
L_0x1085991b8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe00fa325a0_0 .net *"_s29", 14 0, L_0x1085991b8;  1 drivers
v0x7fe00fa32650_0 .net *"_s30", 31 0, L_0x7fe00fa3acb0;  1 drivers
L_0x108599200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe00fa32700_0 .net/2u *"_s32", 31 0, L_0x108599200;  1 drivers
L_0x108599050 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fe00fa327b0_0 .net/2u *"_s4", 16 0, L_0x108599050;  1 drivers
v0x7fe00fa32860_0 .net *"_s8", 31 0, L_0x7fe00fa3a500;  1 drivers
v0x7fe00fa32910_0 .var "addToAlternationReadySet", 0 0;
v0x7fe00fa329b0_0 .var "address", 7 0;
v0x7fe00fa32a70_0 .net "alternationFlag", 16 0, L_0x7fe00fa3a3c0;  1 drivers
v0x7fe00fa32c00_0 .net "alternationReadySet", 16 0, v0x7fe00fa347d0_0;  1 drivers
v0x7fe00fa32c90_0 .net "alternationSet", 16 0, v0x7fe00fa34860_0;  1 drivers
v0x7fe00fa32d30_0 .net "channel", 7 0, v0x7fe00fa39320_0;  alias, 1 drivers
v0x7fe00fa32dd0_0 .net "clk", 0 0, v0x7fe00fa39560_0;  alias, 1 drivers
v0x7fe00fa32e60_0 .var "dataIn", 15 0;
v0x7fe00fa32f20_0 .net "dataOut", 15 0, L_0x7fe00fa3a1f0;  alias, 1 drivers
v0x7fe00fa32fb0_0 .var "deliveredMessage", 15 0;
v0x7fe00fa33040_0 .var "finished", 0 0;
v0x7fe00fa330d0_0 .net "inAlternationReadySet", 0 0, L_0x7fe00fa3ada0;  1 drivers
v0x7fe00fa33160_0 .net "inAlternationSet", 0 0, L_0x7fe00fa3a920;  1 drivers
v0x7fe00fa331f0_0 .net "message", 15 0, v0x7fe00fa39b20_0;  alias, 1 drivers
v0x7fe00fa33280_0 .net "messageAddress", 7 0, L_0x7fe00fa3a2a0;  1 drivers
v0x7fe00fa33320_0 .var "rPidToWrite", 15 0;
v0x7fe00fa333d0_0 .var "rState", 2 0;
v0x7fe00fa33480_0 .var "readWriteMode", 0 0;
v0x7fe00fa33530_0 .net "reset", 0 0, v0x7fe00fa37e30_0;  1 drivers
v0x7fe00fa32b00_0 .var "scheduleRxPid", 7 0;
v0x7fe00fa337c0_0 .var "shouldDescheduleSender", 0 0;
v0x7fe00fa33850_0 .var "shouldScheduleReceiver", 0 0;
v0x7fe00fa338e0_0 .net "txPid", 7 0, v0x7fe00fa39c80_0;  alias, 1 drivers
v0x7fe00fa33970_0 .var "wAddToAlternationReadySet", 0 0;
v0x7fe00fa33a00_0 .var "wFinished", 0 0;
v0x7fe00fa33a90_0 .var "wNextState", 2 0;
v0x7fe00fa33b40_0 .var "wPidToWrite", 15 0;
v0x7fe00fa33bf0_0 .var "wSaveMessage", 0 0;
v0x7fe00fa33c90_0 .var "wShouldDescheduleSender", 0 0;
v0x7fe00fa33d30_0 .var "wShouldScheduleReceiver", 0 0;
v0x7fe00fa33dd0_0 .var "wUpdatePidToWrite", 0 0;
v0x7fe00fa33e70_0 .var "wUpdateRxPid", 0 0;
E_0x7fe00fa31eb0/0 .event edge, v0x7fe00fa333d0_0, v0x7fe00fa32910_0, v0x7fe00fa295d0_0, v0x7fe00fa33280_0;
E_0x7fe00fa31eb0/1 .event edge, v0x7fe00fa331f0_0, v0x7fe00fa29fa0_0, v0x7fe00fa32b00_0, v0x7fe00fa33160_0;
E_0x7fe00fa31eb0/2 .event edge, v0x7fe00fa330d0_0, v0x7fe00fa33320_0;
E_0x7fe00fa31eb0 .event/or E_0x7fe00fa31eb0/0, E_0x7fe00fa31eb0/1, E_0x7fe00fa31eb0/2;
L_0x7fe00fa3a2a0 .arith/sum 8, v0x7fe00fa39320_0, L_0x108599008;
L_0x7fe00fa3a3c0 .shift/l 17, L_0x108599050, v0x7fe00fa32b00_0;
L_0x7fe00fa3a500 .concat [ 17 15 0 0], v0x7fe00fa34860_0, L_0x108599098;
L_0x7fe00fa3a640 .concat [ 17 15 0 0], L_0x7fe00fa3a3c0, L_0x1085990e0;
L_0x7fe00fa3a920 .cmp/ne 32, L_0x7fe00fa3a7a0, L_0x108599128;
L_0x7fe00fa3aa70 .concat [ 17 15 0 0], v0x7fe00fa347d0_0, L_0x108599170;
L_0x7fe00fa3ab90 .concat [ 17 15 0 0], L_0x7fe00fa3a3c0, L_0x1085991b8;
L_0x7fe00fa3ada0 .cmp/ne 32, L_0x7fe00fa3acb0, L_0x108599200;
S_0x7fe00fa38080 .scope task, "createChannelTest" "createChannelTest" 3 54, 3 54 0, S_0x7fe00fa176c0;
 .timescale 0 0;
E_0x7fe00fa38240 .event posedge, v0x7fe00fa34c90_0;
TD_ChannelController_tb.createChannelTest ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7fe00fa393d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %wait E_0x7fe00fa38240;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %load/vec4 v0x7fe00fa39820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.82, 8;
    %vpi_call/w 3 61 "$error", "Didn't create channel" {0 0 0};
T_6.82 ;
    %load/vec4 v0x7fe00fa39490_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.84, 4;
    %vpi_call/w 3 62 "$error", "Created channel is not channel 0" {0 0 0};
T_6.84 ;
    %load/vec4 v0x7fe00fa39a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.86, 8;
    %vpi_call/w 3 63 "$error", "Shouldn't have message out" {0 0 0};
T_6.86 ;
    %load/vec4 v0x7fe00fa39a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.88, 8;
    %vpi_call/w 3 64 "$error", "Should't have scheduled process" {0 0 0};
T_6.88 ;
    %load/vec4 v0x7fe00fa398d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.90, 8;
    %vpi_call/w 3 65 "$error", "shouldn't have descheduled process" {0 0 0};
T_6.90 ;
    %load/vec4 v0x7fe00fa2cb90_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_6.92, 4;
    %vpi_call/w 3 66 "$error", "Heap end is not as expected" {0 0 0};
T_6.92 ;
    %end;
S_0x7fe00fa38290 .scope task, "disableChannelTest" "disableChannelTest" 3 245, 3 245 0, S_0x7fe00fa176c0;
 .timescale 0 0;
TD_ChannelController_tb.disableChannelTest ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe00fa39320_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7fe00fa393d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fe00fa39c80_0, 0;
    %wait E_0x7fe00fa38240;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %load/vec4 v0x7fe00fa39820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.94, 8;
    %vpi_call/w 3 254 "$error", "Shouldn't have channel out" {0 0 0};
T_7.94 ;
    %load/vec4 v0x7fe00fa39a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.96, 8;
    %vpi_call/w 3 255 "$error", "Should reschedule sender" {0 0 0};
T_7.96 ;
    %load/vec4 v0x7fe00fa3a040_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_7.98, 4;
    %vpi_call/w 3 256 "$error", "Should reschedule sender 2" {0 0 0};
T_7.98 ;
    %load/vec4 v0x7fe00fa39a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.100, 8;
    %vpi_call/w 3 257 "$error", "Should have message out" {0 0 0};
T_7.100 ;
    %load/vec4 v0x7fe00fa39bf0_0;
    %load/vec4 v0x7fe00fa39b20_0;
    %cmp/ne;
    %jmp/0xz  T_7.102, 4;
    %vpi_call/w 3 258 "$error", "Message should match sent message" {0 0 0};
T_7.102 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe00fa2f5f0, 4;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.104, 4;
    %vpi_call/w 3 259 "$error", "Should have zeroed memory" {0 0 0};
T_7.104 ;
    %end;
S_0x7fe00fa384d0 .scope task, "enableChannelTest" "enableChannelTest" 3 228, 3 228 0, S_0x7fe00fa176c0;
 .timescale 0 0;
TD_ChannelController_tb.enableChannelTest ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe00fa39320_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fe00fa393d0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fe00fa39c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %wait E_0x7fe00fa38240;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %load/vec4 v0x7fe00fa39820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.106, 8;
    %vpi_call/w 3 237 "$error", "Shouldn't have channel out" {0 0 0};
T_8.106 ;
    %load/vec4 v0x7fe00fa39a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.108, 8;
    %vpi_call/w 3 238 "$error", "Shouldn't schedule" {0 0 0};
T_8.108 ;
    %load/vec4 v0x7fe00fa398d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.110, 8;
    %vpi_call/w 3 239 "$error", "Shouldn't deschedule" {0 0 0};
T_8.110 ;
    %load/vec4 v0x7fe00fa39a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.112, 8;
    %vpi_call/w 3 240 "$error", "Shouldn't have message" {0 0 0};
T_8.112 ;
    %end;
S_0x7fe00fa38640 .scope task, "freeChannelTest" "freeChannelTest" 3 111, 3 111 0, S_0x7fe00fa176c0;
 .timescale 0 0;
TD_ChannelController_tb.freeChannelTest ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe00fa39320_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7fe00fa393d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %wait E_0x7fe00fa38240;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %load/vec4 v0x7fe00fa39820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.114, 8;
    %vpi_call/w 3 119 "$error", "Shouldn't have channel out" {0 0 0};
T_9.114 ;
    %load/vec4 v0x7fe00fa39a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.116, 8;
    %vpi_call/w 3 120 "$error", "Shouldn't have message out" {0 0 0};
T_9.116 ;
    %load/vec4 v0x7fe00fa39a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.118, 8;
    %vpi_call/w 3 121 "$error", "Shouldn't schedule anything" {0 0 0};
T_9.118 ;
    %load/vec4 v0x7fe00fa398d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.120, 8;
    %vpi_call/w 3 122 "$error", "Shouldn't deschedule anything" {0 0 0};
T_9.120 ;
    %load/vec4 v0x7fe00fa2cc40_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.122, 4;
    %vpi_call/w 3 123 "$error", "Heap free pointer should be most recently freed channel" {0 0 0};
T_9.122 ;
    %end;
S_0x7fe00fa38800 .scope task, "recvFirstTest" "recvFirstTest" 3 128, 3 128 0, S_0x7fe00fa176c0;
 .timescale 0 0;
TD_ChannelController_tb.recvFirstTest ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe00fa39320_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fe00fa393d0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7fe00fa39c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %wait E_0x7fe00fa38240;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %load/vec4 v0x7fe00fa39820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.124, 8;
    %vpi_call/w 3 137 "$error", "Shouldn't have channel out" {0 0 0};
T_10.124 ;
    %load/vec4 v0x7fe00fa39a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.126, 8;
    %vpi_call/w 3 138 "$error", "Shouldn't have message out" {0 0 0};
T_10.126 ;
    %load/vec4 v0x7fe00fa39a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.128, 8;
    %vpi_call/w 3 139 "$error", "Shouldn't have schedule out" {0 0 0};
T_10.128 ;
    %load/vec4 v0x7fe00fa398d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.130, 8;
    %vpi_call/w 3 140 "$error", "Should deschedule receiver" {0 0 0};
T_10.130 ;
    %load/vec4 v0x7fe00fa395f0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_10.132, 4;
    %vpi_call/w 3 141 "$error", "Should deschedule receiver 1" {0 0 0};
T_10.132 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe00fa2f5f0, 4;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_10.134, 4;
    %vpi_call/w 3 142 "$error", "Should have written receiver to memory" {0 0 0};
T_10.134 ;
    %end;
S_0x7fe00fa389c0 .scope task, "recvMessageTest" "recvMessageTest" 3 92, 3 92 0, S_0x7fe00fa176c0;
 .timescale 0 0;
TD_ChannelController_tb.recvMessageTest ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe00fa39320_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x7fe00fa39c80_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7fe00fa393d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %wait E_0x7fe00fa38240;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %load/vec4 v0x7fe00fa39a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.136, 8;
    %vpi_call/w 3 101 "$error", "Expected to schedule sender" {0 0 0};
T_11.136 ;
    %load/vec4 v0x7fe00fa3a040_0;
    %pad/u 32;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_11.138, 4;
    %vpi_call/w 3 102 "$error", "Expected to schedule 1" {0 0 0};
T_11.138 ;
    %load/vec4 v0x7fe00fa39a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.140, 8;
    %vpi_call/w 3 103 "$error", "Expected to have message out" {0 0 0};
T_11.140 ;
    %load/vec4 v0x7fe00fa39bf0_0;
    %pad/u 32;
    %cmpi/ne 42, 0, 32;
    %jmp/0xz  T_11.142, 4;
    %vpi_call/w 3 104 "$error", "Expected message out to be 42" {0 0 0};
T_11.142 ;
    %load/vec4 v0x7fe00fa398d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.144, 8;
    %vpi_call/w 3 105 "$error", "Shouldn't deschedule anything" {0 0 0};
T_11.144 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe00fa2f5f0, 4;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.146, 4;
    %vpi_call/w 3 106 "$error", "Should have zeroed out memory after successful receive" {0 0 0};
T_11.146 ;
    %end;
S_0x7fe00fa38b80 .scope task, "sendChannelMessage" "sendChannelMessage" 3 264, 3 264 0, S_0x7fe00fa176c0;
 .timescale 0 0;
v0x7fe00fa38d40_0 .var "mChan", 7 0;
v0x7fe00fa38dd0_0 .var "mMessage", 15 0;
v0x7fe00fa38e60_0 .var "mOp", 3 0;
v0x7fe00fa38ef0_0 .var "mPid", 7 0;
TD_ChannelController_tb.sendChannelMessage ;
    %load/vec4 v0x7fe00fa38e60_0;
    %assign/vec4 v0x7fe00fa393d0_0, 0;
    %load/vec4 v0x7fe00fa38ef0_0;
    %assign/vec4 v0x7fe00fa39c80_0, 0;
    %load/vec4 v0x7fe00fa38d40_0;
    %assign/vec4 v0x7fe00fa39320_0, 0;
    %load/vec4 v0x7fe00fa38dd0_0;
    %assign/vec4 v0x7fe00fa39b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %wait E_0x7fe00fa38240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa396c0_0, 0, 1;
    %load/vec4 v0x7fe00fa39e70_0;
    %store/vec4 v0x7fe00fa39da0_0, 0, 1;
    %end;
S_0x7fe00fa38fa0 .scope task, "sendMessageTest" "sendMessageTest" 3 71, 3 71 0, S_0x7fe00fa176c0;
 .timescale 0 0;
TD_ChannelController_tb.sendMessageTest ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe00fa39320_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7fe00fa39c80_0, 0;
    %pushi/vec4 42, 0, 16;
    %assign/vec4 v0x7fe00fa39b20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fe00fa393d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %wait E_0x7fe00fa38240;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %load/vec4 v0x7fe00fa398d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.148, 8;
    %vpi_call/w 3 81 "$error", "Expected to deschedule a process" {0 0 0};
T_13.148 ;
    %load/vec4 v0x7fe00fa395f0_0;
    %load/vec4 v0x7fe00fa39c80_0;
    %cmp/ne;
    %jmp/0xz  T_13.150, 4;
    %vpi_call/w 3 82 "$error", "Expected to deschedule sender" {0 0 0};
T_13.150 ;
    %load/vec4 v0x7fe00fa39820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.152, 8;
    %vpi_call/w 3 83 "$error", "Shouldn't have channel out" {0 0 0};
T_13.152 ;
    %load/vec4 v0x7fe00fa39a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.154, 8;
    %vpi_call/w 3 84 "$error", "Shouldn't have message out" {0 0 0};
T_13.154 ;
    %load/vec4 v0x7fe00fa39a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.156, 8;
    %vpi_call/w 3 85 "$error", "Shouldn't schedule anything" {0 0 0};
T_13.156 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe00fa2f5f0, 4;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fe00fa39c80_0;
    %concat/vec4; draw_concat_vec4
    %cmp/ne;
    %jmp/0xz  T_13.158, 4;
    %vpi_call/w 3 86 "$error", "Didn't write sending pid" {0 0 0};
T_13.158 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe00fa2f5f0, 4;
    %load/vec4 v0x7fe00fa39b20_0;
    %cmp/ne;
    %jmp/0xz  T_13.160, 4;
    %vpi_call/w 3 87 "$error", "Didn't write sent message" {0 0 0};
T_13.160 ;
    %end;
S_0x7fe00fa39160 .scope task, "sendSecondTest" "sendSecondTest" 3 147, 3 147 0, S_0x7fe00fa176c0;
 .timescale 0 0;
TD_ChannelController_tb.sendSecondTest ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe00fa39320_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fe00fa393d0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7fe00fa39c80_0, 0;
    %pushi/vec4 42, 0, 16;
    %assign/vec4 v0x7fe00fa39b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %wait E_0x7fe00fa38240;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa396c0_0, 0;
    %load/vec4 v0x7fe00fa39820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.162, 8;
    %vpi_call/w 3 157 "$error", "Shouldn't have channel out" {0 0 0};
T_14.162 ;
    %load/vec4 v0x7fe00fa39a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.164, 8;
    %vpi_call/w 3 158 "$error", "Should have message out" {0 0 0};
T_14.164 ;
    %load/vec4 v0x7fe00fa39bf0_0;
    %load/vec4 v0x7fe00fa39b20_0;
    %cmp/ne;
    %jmp/0xz  T_14.166, 4;
    %vpi_call/w 3 159 "$error", "Message in doesn't match message out" {0 0 0};
T_14.166 ;
    %load/vec4 v0x7fe00fa39a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.168, 8;
    %vpi_call/w 3 160 "$error", "Should schedule receiver" {0 0 0};
T_14.168 ;
    %load/vec4 v0x7fe00fa3a040_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_14.170, 4;
    %vpi_call/w 3 161 "$error", "Should schedule receiver 1" {0 0 0};
T_14.170 ;
    %load/vec4 v0x7fe00fa398d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.172, 8;
    %vpi_call/w 3 162 "$error", "Shouldn't deschedule anything" {0 0 0};
T_14.172 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe00fa2f5f0, 4;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.174, 4;
    %vpi_call/w 3 163 "$error", "Should have zeroed memory" {0 0 0};
T_14.174 ;
    %end;
    .scope S_0x7fe00fa2d480;
T_15 ;
    %wait E_0x7fe00fa2d9f0;
    %load/vec4 v0x7fe00fa2df60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa2ea40_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2eb60_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa2ead0_0, 0, 16;
    %jmp T_15.7;
T_15.0 ;
    %load/vec4 v0x7fe00fa2db80_0;
    %store/vec4 v0x7fe00fa2ea40_0, 0, 8;
    %load/vec4 v0x7fe00fa2e5b0_0;
    %store/vec4 v0x7fe00fa2eb60_0, 0, 1;
    %load/vec4 v0x7fe00fa2e130_0;
    %store/vec4 v0x7fe00fa2ead0_0, 0, 16;
    %jmp T_15.7;
T_15.1 ;
    %load/vec4 v0x7fe00fa2dc20_0;
    %store/vec4 v0x7fe00fa2ea40_0, 0, 8;
    %load/vec4 v0x7fe00fa2e750_0;
    %store/vec4 v0x7fe00fa2eb60_0, 0, 1;
    %load/vec4 v0x7fe00fa2e1e0_0;
    %store/vec4 v0x7fe00fa2ead0_0, 0, 16;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v0x7fe00fa2dcb0_0;
    %store/vec4 v0x7fe00fa2ea40_0, 0, 8;
    %load/vec4 v0x7fe00fa2e800_0;
    %store/vec4 v0x7fe00fa2eb60_0, 0, 1;
    %load/vec4 v0x7fe00fa2e2a0_0;
    %store/vec4 v0x7fe00fa2ead0_0, 0, 16;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0x7fe00fa2dd40_0;
    %store/vec4 v0x7fe00fa2ea40_0, 0, 8;
    %load/vec4 v0x7fe00fa2e890_0;
    %store/vec4 v0x7fe00fa2eb60_0, 0, 1;
    %load/vec4 v0x7fe00fa2e330_0;
    %store/vec4 v0x7fe00fa2ead0_0, 0, 16;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0x7fe00fa2de10_0;
    %store/vec4 v0x7fe00fa2ea40_0, 0, 8;
    %load/vec4 v0x7fe00fa2e920_0;
    %store/vec4 v0x7fe00fa2eb60_0, 0, 1;
    %load/vec4 v0x7fe00fa2e3c0_0;
    %store/vec4 v0x7fe00fa2ead0_0, 0, 16;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v0x7fe00fa2deb0_0;
    %store/vec4 v0x7fe00fa2ea40_0, 0, 8;
    %load/vec4 v0x7fe00fa2e9b0_0;
    %store/vec4 v0x7fe00fa2eb60_0, 0, 1;
    %load/vec4 v0x7fe00fa2e470_0;
    %store/vec4 v0x7fe00fa2ead0_0, 0, 16;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fe00fa2ee00;
T_16 ;
    %wait E_0x7fe00fa19420;
    %load/vec4 v0x7fe00fa2f690_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x7fe00fa2f3b0_0;
    %load/vec4 v0x7fe00fa2f250_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe00fa2f5f0, 0, 4;
T_16.0 ;
    %load/vec4 v0x7fe00fa2f250_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7fe00fa2f5f0, 4;
    %assign/vec4 v0x7fe00fa2f510_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fe00fa2ee00;
T_17 ;
    %vpi_call/w 9 30 "$readmemh", P_0x7fe00fa2f0c0, v0x7fe00fa2f5f0 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x7fe00fa2bd20;
T_18 ;
    %wait E_0x7fe00fa19420;
    %load/vec4 v0x7fe00fa2ce40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fe00fa2ccf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe00fa2cc40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe00fa2cb90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa2c960_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x7fe00fa2d1a0_0;
    %assign/vec4 v0x7fe00fa2ccf0_0, 0;
    %load/vec4 v0x7fe00fa2cf80_0;
    %assign/vec4 v0x7fe00fa2c960_0, 0;
    %load/vec4 v0x7fe00fa2d010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x7fe00fa2cb90_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x7fe00fa2cb90_0, 0;
T_18.2 ;
    %load/vec4 v0x7fe00fa2cef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x7fe00fa2cb90_0;
    %assign/vec4 v0x7fe00fa2c640_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x7fe00fa2d2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x7fe00fa2cc40_0;
    %assign/vec4 v0x7fe00fa2c640_0, 0;
T_18.6 ;
T_18.5 ;
    %load/vec4 v0x7fe00fa2d2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v0x7fe00fa2c880_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fe00fa2cc40_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %load/vec4 v0x7fe00fa2d230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %load/vec4 v0x7fe00fa2ca80_0;
    %assign/vec4 v0x7fe00fa2cc40_0, 0;
T_18.10 ;
T_18.9 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fe00fa2bd20;
T_19 ;
    %wait E_0x7fe00fa2c490;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa2c4f0_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa2c7b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2cda0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa2cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa2d010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa2d2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa2d230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa2cef0_0, 0, 1;
    %load/vec4 v0x7fe00fa2ccf0_0;
    %store/vec4 v0x7fe00fa2d1a0_0, 0, 2;
    %load/vec4 v0x7fe00fa2ccf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x7fe00fa2c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.5, 8;
    %load/vec4 v0x7fe00fa2cb90_0;
    %cmpi/ne 255, 0, 8;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2d010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2cef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2cf80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe00fa2d1a0_0, 0, 2;
    %jmp T_19.8;
T_19.7 ;
    %load/vec4 v0x7fe00fa2cc40_0;
    %store/vec4 v0x7fe00fa2c4f0_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe00fa2d1a0_0, 0, 2;
T_19.8 ;
    %jmp T_19.6;
T_19.5 ;
    %load/vec4 v0x7fe00fa2c9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.9, 8;
    %load/vec4 v0x7fe00fa2ca80_0;
    %store/vec4 v0x7fe00fa2c4f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa2cda0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fe00fa2cc40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe00fa2c7b0_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe00fa2d1a0_0, 0, 2;
    %jmp T_19.10;
T_19.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe00fa2d1a0_0, 0, 2;
T_19.10 ;
T_19.6 ;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x7fe00fa2cc40_0;
    %store/vec4 v0x7fe00fa2c4f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2d2d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2cf80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe00fa2d1a0_0, 0, 2;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x7fe00fa2ca80_0;
    %store/vec4 v0x7fe00fa2c4f0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa2cda0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fe00fa2cc40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe00fa2c7b0_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe00fa2d1a0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2d230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2cf80_0, 0, 1;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fe00fa31560;
T_20 ;
    %wait E_0x7fe00fa19420;
    %load/vec4 v0x7fe00fa33530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe00fa333d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fe00fa33320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa33850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa337c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa33040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa32910_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x7fe00fa33a90_0;
    %assign/vec4 v0x7fe00fa333d0_0, 0;
    %load/vec4 v0x7fe00fa33a00_0;
    %assign/vec4 v0x7fe00fa33040_0, 0;
    %load/vec4 v0x7fe00fa33e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x7fe00fa32f20_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fe00fa32b00_0, 0;
T_20.2 ;
    %load/vec4 v0x7fe00fa33d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa33850_0, 0;
T_20.4 ;
    %load/vec4 v0x7fe00fa33c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa337c0_0, 0;
T_20.6 ;
    %load/vec4 v0x7fe00fa33dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %load/vec4 v0x7fe00fa33b40_0;
    %assign/vec4 v0x7fe00fa33320_0, 0;
T_20.8 ;
    %load/vec4 v0x7fe00fa33bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.10, 8;
    %load/vec4 v0x7fe00fa331f0_0;
    %assign/vec4 v0x7fe00fa32fb0_0, 0;
T_20.10 ;
    %load/vec4 v0x7fe00fa33970_0;
    %assign/vec4 v0x7fe00fa32910_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fe00fa31560;
T_21 ;
    %wait E_0x7fe00fa31eb0;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa329b0_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa32e60_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa33480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa33a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa33e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa33bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa33d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa33c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa33dd0_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa33b40_0, 0, 16;
    %load/vec4 v0x7fe00fa333d0_0;
    %store/vec4 v0x7fe00fa33a90_0, 0, 3;
    %load/vec4 v0x7fe00fa32910_0;
    %store/vec4 v0x7fe00fa33970_0, 0, 1;
    %load/vec4 v0x7fe00fa333d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %jmp T_21.9;
T_21.0 ;
    %load/vec4 v0x7fe00fa32d30_0;
    %store/vec4 v0x7fe00fa329b0_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fe00fa33a90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa33bf0_0, 0, 1;
    %jmp T_21.9;
T_21.1 ;
    %load/vec4 v0x7fe00fa32d30_0;
    %store/vec4 v0x7fe00fa329b0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa33e70_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe00fa33a90_0, 0, 3;
    %jmp T_21.9;
T_21.2 ;
    %load/vec4 v0x7fe00fa33280_0;
    %store/vec4 v0x7fe00fa329b0_0, 0, 8;
    %load/vec4 v0x7fe00fa331f0_0;
    %store/vec4 v0x7fe00fa32e60_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa33480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa33dd0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fe00fa338e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe00fa33b40_0, 0, 16;
    %load/vec4 v0x7fe00fa32b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.10, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe00fa33a90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa33c90_0, 0, 1;
    %jmp T_21.11;
T_21.10 ;
    %load/vec4 v0x7fe00fa33160_0;
    %load/vec4 v0x7fe00fa330d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa33970_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fe00fa33a90_0, 0, 3;
    %load/vec4 v0x7fe00fa330d0_0;
    %inv;
    %store/vec4 v0x7fe00fa33d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa33c90_0, 0, 1;
    %jmp T_21.13;
T_21.12 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fe00fa33a90_0, 0, 3;
    %load/vec4 v0x7fe00fa330d0_0;
    %inv;
    %store/vec4 v0x7fe00fa33d30_0, 0, 1;
    %load/vec4 v0x7fe00fa330d0_0;
    %store/vec4 v0x7fe00fa33c90_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe00fa33b40_0, 0, 16;
T_21.13 ;
T_21.11 ;
    %jmp T_21.9;
T_21.3 ;
    %load/vec4 v0x7fe00fa33280_0;
    %store/vec4 v0x7fe00fa329b0_0, 0, 8;
    %load/vec4 v0x7fe00fa331f0_0;
    %store/vec4 v0x7fe00fa32e60_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa33480_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fe00fa33a90_0, 0, 3;
    %jmp T_21.9;
T_21.4 ;
    %load/vec4 v0x7fe00fa33280_0;
    %store/vec4 v0x7fe00fa329b0_0, 0, 8;
    %load/vec4 v0x7fe00fa331f0_0;
    %store/vec4 v0x7fe00fa32e60_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa33480_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fe00fa33a90_0, 0, 3;
    %jmp T_21.9;
T_21.5 ;
    %load/vec4 v0x7fe00fa33280_0;
    %store/vec4 v0x7fe00fa329b0_0, 0, 8;
    %load/vec4 v0x7fe00fa331f0_0;
    %store/vec4 v0x7fe00fa32e60_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa33480_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fe00fa33a90_0, 0, 3;
    %jmp T_21.9;
T_21.6 ;
    %load/vec4 v0x7fe00fa32d30_0;
    %store/vec4 v0x7fe00fa329b0_0, 0, 8;
    %load/vec4 v0x7fe00fa33320_0;
    %store/vec4 v0x7fe00fa32e60_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa33480_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fe00fa33a90_0, 0, 3;
    %jmp T_21.9;
T_21.7 ;
    %load/vec4 v0x7fe00fa32d30_0;
    %store/vec4 v0x7fe00fa329b0_0, 0, 8;
    %load/vec4 v0x7fe00fa33320_0;
    %store/vec4 v0x7fe00fa32e60_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa33480_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe00fa33a90_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa33a00_0, 0, 1;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fe00fa2f790;
T_22 ;
    %wait E_0x7fe00fa19420;
    %load/vec4 v0x7fe00fa30a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe00fa30900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa30cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa30c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa306c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa30760_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x7fe00fa31040_0;
    %assign/vec4 v0x7fe00fa30900_0, 0;
    %load/vec4 v0x7fe00fa30e60_0;
    %assign/vec4 v0x7fe00fa306c0_0, 0;
    %load/vec4 v0x7fe00fa31370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x7fe00fa30520_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fe00fa30bb0_0, 0;
T_22.2 ;
    %load/vec4 v0x7fe00fa312d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x7fe00fa31190_0;
    %assign/vec4 v0x7fe00fa30cd0_0, 0;
    %load/vec4 v0x7fe00fa310f0_0;
    %assign/vec4 v0x7fe00fa30c40_0, 0;
    %load/vec4 v0x7fe00fa30ef0_0;
    %assign/vec4 v0x7fe00fa30760_0, 0;
T_22.4 ;
    %load/vec4 v0x7fe00fa31230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x7fe00fa30f90_0;
    %assign/vec4 v0x7fe00fa30630_0, 0;
T_22.6 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x7fe00fa2f790;
T_23 ;
    %wait E_0x7fe00fa30130;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa30250_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa30490_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa309a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa30e60_0, 0, 1;
    %load/vec4 v0x7fe00fa30900_0;
    %store/vec4 v0x7fe00fa31040_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa30ef0_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa30f90_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa31190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa310f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa30e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa31370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa31230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa312d0_0, 0, 1;
    %load/vec4 v0x7fe00fa30900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %jmp T_23.8;
T_23.0 ;
    %load/vec4 v0x7fe00fa302f0_0;
    %store/vec4 v0x7fe00fa30250_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fe00fa31040_0, 0, 3;
    %jmp T_23.8;
T_23.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa31370_0, 0, 1;
    %load/vec4 v0x7fe00fa302f0_0;
    %store/vec4 v0x7fe00fa30250_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe00fa31040_0, 0, 3;
    %jmp T_23.8;
T_23.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa312d0_0, 0, 1;
    %load/vec4 v0x7fe00fa30bb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x7fe00fa310f0_0, 0, 1;
    %load/vec4 v0x7fe00fa30bb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x7fe00fa31190_0, 0, 1;
    %load/vec4 v0x7fe00fa30bb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x7fe00fa30ef0_0, 0, 1;
    %load/vec4 v0x7fe00fa30bb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_23.9, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_23.10, 8;
T_23.9 ; End of true expr.
    %pushi/vec4 5, 0, 3;
    %jmp/0 T_23.10, 8;
 ; End of false expr.
    %blend;
T_23.10;
    %store/vec4 v0x7fe00fa31040_0, 0, 3;
    %load/vec4 v0x7fe00fa30870_0;
    %store/vec4 v0x7fe00fa30250_0, 0, 8;
    %jmp T_23.8;
T_23.3 ;
    %load/vec4 v0x7fe00fa302f0_0;
    %store/vec4 v0x7fe00fa30250_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fe00fa30ae0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe00fa30490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa309a0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fe00fa31040_0, 0, 3;
    %jmp T_23.8;
T_23.4 ;
    %load/vec4 v0x7fe00fa302f0_0;
    %store/vec4 v0x7fe00fa30250_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fe00fa30ae0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe00fa30490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa309a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe00fa31040_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa30e60_0, 0, 1;
    %jmp T_23.8;
T_23.5 ;
    %load/vec4 v0x7fe00fa30870_0;
    %store/vec4 v0x7fe00fa30250_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa31230_0, 0, 1;
    %load/vec4 v0x7fe00fa30520_0;
    %store/vec4 v0x7fe00fa30f90_0, 0, 16;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fe00fa31040_0, 0, 3;
    %jmp T_23.8;
T_23.6 ;
    %load/vec4 v0x7fe00fa302f0_0;
    %store/vec4 v0x7fe00fa30250_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe00fa30490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa309a0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fe00fa31040_0, 0, 3;
    %jmp T_23.8;
T_23.7 ;
    %load/vec4 v0x7fe00fa302f0_0;
    %store/vec4 v0x7fe00fa30250_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe00fa30490_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa309a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe00fa31040_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa30e60_0, 0, 1;
    %jmp T_23.8;
T_23.8 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fe00fa2a880;
T_24 ;
    %wait E_0x7fe00fa19420;
    %load/vec4 v0x7fe00fa2b640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe00fa2b3e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa2b350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa2b6e0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x7fe00fa2b8d0_0;
    %assign/vec4 v0x7fe00fa2b3e0_0, 0;
    %load/vec4 v0x7fe00fa2b840_0;
    %assign/vec4 v0x7fe00fa2b350_0, 0;
    %load/vec4 v0x7fe00fa2b960_0;
    %assign/vec4 v0x7fe00fa2b6e0_0, 0;
    %load/vec4 v0x7fe00fa2ba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x7fe00fa2b9f0_0;
    %assign/vec4 v0x7fe00fa2b470_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x7fe00fa2a880;
T_25 ;
    %wait E_0x7fe00fa2afa0;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa2b000_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa2b1f0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2b520_0, 0, 1;
    %load/vec4 v0x7fe00fa2b3e0_0;
    %store/vec4 v0x7fe00fa2b8d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa2b840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa2ba90_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa2b9f0_0, 0, 8;
    %load/vec4 v0x7fe00fa2b6e0_0;
    %store/vec4 v0x7fe00fa2b960_0, 0, 1;
    %load/vec4 v0x7fe00fa2b3e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %jmp T_25.6;
T_25.0 ;
    %load/vec4 v0x7fe00fa2b0c0_0;
    %store/vec4 v0x7fe00fa2b000_0, 0, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fe00fa2b8d0_0, 0, 3;
    %jmp T_25.6;
T_25.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2ba90_0, 0, 1;
    %load/vec4 v0x7fe00fa2b280_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x7fe00fa2b9f0_0, 0, 8;
    %load/vec4 v0x7fe00fa2b0c0_0;
    %store/vec4 v0x7fe00fa2b000_0, 0, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe00fa2b8d0_0, 0, 3;
    %jmp T_25.6;
T_25.2 ;
    %load/vec4 v0x7fe00fa2b470_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_25.7, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe00fa2b8d0_0, 0, 3;
    %jmp T_25.8;
T_25.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2b840_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe00fa2b8d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2b960_0, 0, 1;
T_25.8 ;
    %jmp T_25.6;
T_25.3 ;
    %load/vec4 v0x7fe00fa2b0c0_0;
    %store/vec4 v0x7fe00fa2b000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fe00fa2b780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe00fa2b1f0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa2b520_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fe00fa2b8d0_0, 0, 3;
    %jmp T_25.6;
T_25.4 ;
    %load/vec4 v0x7fe00fa2b0c0_0;
    %store/vec4 v0x7fe00fa2b000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7fe00fa2b780_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe00fa2b1f0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa2b520_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe00fa2b8d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2b840_0, 0, 1;
    %jmp T_25.6;
T_25.6 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fe00fa18c20;
T_26 ;
    %wait E_0x7fe00fa19420;
    %load/vec4 v0x7fe00fa29dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa29f00_0, 0;
T_26.0 ;
    %load/vec4 v0x7fe00fa29980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe00fa29c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa2a1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa29a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa29b30_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x7fe00fa2a450_0;
    %assign/vec4 v0x7fe00fa29c70_0, 0;
    %load/vec4 v0x7fe00fa2a260_0;
    %assign/vec4 v0x7fe00fa29a20_0, 0;
    %load/vec4 v0x7fe00fa2a6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x7fe00fa29820_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fe00fa2a130_0, 0;
T_26.4 ;
    %load/vec4 v0x7fe00fa2a5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa2a1c0_0, 0;
T_26.6 ;
    %load/vec4 v0x7fe00fa2a640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x7fe00fa2a3a0_0;
    %assign/vec4 v0x7fe00fa298d0_0, 0;
T_26.8 ;
    %load/vec4 v0x7fe00fa2a300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa29b30_0, 0;
T_26.10 ;
    %load/vec4 v0x7fe00fa2a500_0;
    %assign/vec4 v0x7fe00fa29f00_0, 0;
T_26.3 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fe00fa18c20;
T_27 ;
    %wait E_0x7fe00fa193b0;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa29520_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa29730_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa29d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa2a260_0, 0, 1;
    %load/vec4 v0x7fe00fa29c70_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7fe00fa2a450_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa2a300_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa2a3a0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa2a5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa2a260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa2a6e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa2a640_0, 0, 1;
    %load/vec4 v0x7fe00fa29e60_0;
    %store/vec4 v0x7fe00fa2a500_0, 0, 1;
    %load/vec4 v0x7fe00fa29c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %jmp T_27.7;
T_27.0 ;
    %load/vec4 v0x7fe00fa295d0_0;
    %store/vec4 v0x7fe00fa29520_0, 0, 8;
    %load/vec4 v0x7fe00fa29e60_0;
    %store/vec4 v0x7fe00fa2a500_0, 0, 1;
    %jmp T_27.7;
T_27.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2a6e0_0, 0, 1;
    %load/vec4 v0x7fe00fa295d0_0;
    %store/vec4 v0x7fe00fa29520_0, 0, 8;
    %jmp T_27.7;
T_27.2 ;
    %load/vec4 v0x7fe00fa2a130_0;
    %load/vec4 v0x7fe00fa29fa0_0;
    %cmp/e;
    %jmp/0xz  T_27.8, 4;
    %load/vec4 v0x7fe00fa295d0_0;
    %store/vec4 v0x7fe00fa29520_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe00fa29730_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa29d20_0, 0, 1;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v0x7fe00fa29e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2a260_0, 0, 1;
    %jmp T_27.11;
T_27.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2a5a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2a300_0, 0, 1;
    %load/vec4 v0x7fe00fa295d0_0;
    %store/vec4 v0x7fe00fa29520_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe00fa29730_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa29d20_0, 0, 1;
T_27.11 ;
T_27.9 ;
    %jmp T_27.7;
T_27.3 ;
    %load/vec4 v0x7fe00fa295d0_0;
    %store/vec4 v0x7fe00fa29520_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe00fa29730_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa29d20_0, 0, 1;
    %load/vec4 v0x7fe00fa29b30_0;
    %inv;
    %store/vec4 v0x7fe00fa2a260_0, 0, 1;
    %jmp T_27.7;
T_27.4 ;
    %load/vec4 v0x7fe00fa29bc0_0;
    %store/vec4 v0x7fe00fa29520_0, 0, 8;
    %jmp T_27.7;
T_27.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2a260_0, 0, 1;
    %load/vec4 v0x7fe00fa29bc0_0;
    %store/vec4 v0x7fe00fa29520_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2a640_0, 0, 1;
    %load/vec4 v0x7fe00fa29820_0;
    %store/vec4 v0x7fe00fa2a3a0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa2a500_0, 0, 1;
    %jmp T_27.7;
T_27.7 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fe00fa18120;
T_28 ;
    %wait E_0x7fe00fa19420;
    %load/vec4 v0x7fe00fa368c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe00fa361e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa34c90_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fe00fa34860_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x7fe00fa347d0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7fe00fa35780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x7fe00fa37480_0;
    %assign/vec4 v0x7fe00fa34c90_0, 0;
    %load/vec4 v0x7fe00fa37670_0;
    %assign/vec4 v0x7fe00fa35a10_0, 0;
    %load/vec4 v0x7fe00fa37830_0;
    %assign/vec4 v0x7fe00fa35bc0_0, 0;
    %load/vec4 v0x7fe00fa37700_0;
    %assign/vec4 v0x7fe00fa35aa0_0, 0;
    %load/vec4 v0x7fe00fa37790_0;
    %assign/vec4 v0x7fe00fa35b30_0, 0;
    %load/vec4 v0x7fe00fa37150_0;
    %assign/vec4 v0x7fe00fa34ac0_0, 0;
    %load/vec4 v0x7fe00fa37da0_0;
    %assign/vec4 v0x7fe00fa36b80_0, 0;
    %load/vec4 v0x7fe00fa37290_0;
    %assign/vec4 v0x7fe00fa34e60_0, 0;
    %load/vec4 v0x7fe00fa37990_0;
    %assign/vec4 v0x7fe00fa36030_0, 0;
    %load/vec4 v0x7fe00fa37ae0_0;
    %assign/vec4 v0x7fe00fa34860_0, 0;
    %load/vec4 v0x7fe00fa37a30_0;
    %assign/vec4 v0x7fe00fa347d0_0, 0;
    %load/vec4 v0x7fe00fa37b90_0;
    %assign/vec4 v0x7fe00fa361e0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fe00fa361e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe00fa34c90_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fe00fa18120;
T_29 ;
    %wait E_0x7fe00fa18ae0;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa37010_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa371e0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa37c40_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe00fa378d0_0, 0, 3;
    %load/vec4 v0x7fe00fa361e0_0;
    %store/vec4 v0x7fe00fa37b90_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa370a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa37510_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe00fa375c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa37670_0, 0, 1;
    %load/vec4 v0x7fe00fa34ac0_0;
    %store/vec4 v0x7fe00fa37150_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa37480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa37830_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa37da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa37700_0, 0, 1;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7fe00fa37290_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa37790_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7fe00fa37990_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa37e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa37cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa373d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa37320_0, 0, 1;
    %load/vec4 v0x7fe00fa34860_0;
    %store/vec4 v0x7fe00fa37ae0_0, 0, 17;
    %load/vec4 v0x7fe00fa347d0_0;
    %store/vec4 v0x7fe00fa37a30_0, 0, 17;
    %load/vec4 v0x7fe00fa361e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %jmp T_29.10;
T_29.0 ;
    %load/vec4 v0x7fe00fa35780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.11, 8;
    %load/vec4 v0x7fe00fa34a20_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_29.13, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_29.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_29.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_29.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_29.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_29.18, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_29.19, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_29.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_29.21, 6;
    %jmp T_29.23;
T_29.13 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fe00fa378d0_0, 0, 3;
    %load/vec4 v0x7fe00fa35780_0;
    %store/vec4 v0x7fe00fa370a0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fe00fa37b90_0, 0, 4;
    %jmp T_29.23;
T_29.14 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fe00fa378d0_0, 0, 3;
    %load/vec4 v0x7fe00fa35780_0;
    %store/vec4 v0x7fe00fa37510_0, 0, 1;
    %load/vec4 v0x7fe00fa34910_0;
    %store/vec4 v0x7fe00fa375c0_0, 0, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fe00fa37b90_0, 0, 4;
    %jmp T_29.23;
T_29.15 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe00fa378d0_0, 0, 3;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fe00fa37b90_0, 0, 4;
    %load/vec4 v0x7fe00fa35780_0;
    %store/vec4 v0x7fe00fa37e30_0, 0, 1;
    %jmp T_29.23;
T_29.16 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe00fa378d0_0, 0, 3;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fe00fa37b90_0, 0, 4;
    %load/vec4 v0x7fe00fa35780_0;
    %store/vec4 v0x7fe00fa37cf0_0, 0, 1;
    %jmp T_29.23;
T_29.17 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fe00fa378d0_0, 0, 3;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fe00fa37b90_0, 0, 4;
    %load/vec4 v0x7fe00fa35780_0;
    %store/vec4 v0x7fe00fa37cf0_0, 0, 1;
    %jmp T_29.23;
T_29.18 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fe00fa378d0_0, 0, 3;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7fe00fa37b90_0, 0, 4;
    %load/vec4 v0x7fe00fa35780_0;
    %store/vec4 v0x7fe00fa37320_0, 0, 1;
    %jmp T_29.23;
T_29.19 ;
    %load/vec4 v0x7fe00fa34860_0;
    %load/vec4 v0x7fe00fa34740_0;
    %or;
    %store/vec4 v0x7fe00fa37ae0_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa37480_0, 0, 1;
    %jmp T_29.23;
T_29.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa37480_0, 0, 1;
    %load/vec4 v0x7fe00fa35f10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.24, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa37700_0, 0, 1;
    %load/vec4 v0x7fe00fa360c0_0;
    %store/vec4 v0x7fe00fa37290_0, 0, 8;
T_29.24 ;
    %jmp T_29.23;
T_29.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa37480_0, 0, 1;
    %load/vec4 v0x7fe00fa34860_0;
    %load/vec4 v0x7fe00fa34740_0;
    %inv;
    %and;
    %store/vec4 v0x7fe00fa37ae0_0, 0, 17;
    %load/vec4 v0x7fe00fa347d0_0;
    %load/vec4 v0x7fe00fa34740_0;
    %inv;
    %and;
    %store/vec4 v0x7fe00fa37a30_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa37480_0, 0, 1;
    %jmp T_29.23;
T_29.23 ;
    %pop/vec4 1;
T_29.11 ;
    %jmp T_29.10;
T_29.1 ;
    %load/vec4 v0x7fe00fa35db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.26, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_29.27, 8;
T_29.26 ; End of true expr.
    %load/vec4 v0x7fe00fa361e0_0;
    %pad/u 32;
    %jmp/0 T_29.27, 8;
 ; End of false expr.
    %blend;
T_29.27;
    %pad/u 4;
    %store/vec4 v0x7fe00fa37b90_0, 0, 4;
    %load/vec4 v0x7fe00fa34630_0;
    %store/vec4 v0x7fe00fa37150_0, 0, 8;
    %jmp T_29.10;
T_29.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fe00fa378d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa37510_0, 0, 1;
    %load/vec4 v0x7fe00fa34910_0;
    %store/vec4 v0x7fe00fa375c0_0, 0, 8;
    %load/vec4 v0x7fe00fa35db0_0;
    %store/vec4 v0x7fe00fa37480_0, 0, 1;
    %load/vec4 v0x7fe00fa35db0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.28, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_29.29, 8;
T_29.28 ; End of true expr.
    %load/vec4 v0x7fe00fa361e0_0;
    %pad/u 32;
    %jmp/0 T_29.29, 8;
 ; End of false expr.
    %blend;
T_29.29;
    %pad/u 4;
    %store/vec4 v0x7fe00fa37b90_0, 0, 4;
    %jmp T_29.10;
T_29.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe00fa378d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa37e30_0, 0, 1;
    %load/vec4 v0x7fe00fa35810_0;
    %store/vec4 v0x7fe00fa37480_0, 0, 1;
    %load/vec4 v0x7fe00fa35810_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.30, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_29.31, 8;
T_29.30 ; End of true expr.
    %load/vec4 v0x7fe00fa361e0_0;
    %pad/u 32;
    %jmp/0 T_29.31, 8;
 ; End of false expr.
    %blend;
T_29.31;
    %pad/u 4;
    %store/vec4 v0x7fe00fa37b90_0, 0, 4;
    %load/vec4 v0x7fe00fa36f60_0;
    %store/vec4 v0x7fe00fa37830_0, 0, 1;
    %load/vec4 v0x7fe00fa35970_0;
    %store/vec4 v0x7fe00fa37da0_0, 0, 8;
    %load/vec4 v0x7fe00fa36ed0_0;
    %store/vec4 v0x7fe00fa37700_0, 0, 1;
    %load/vec4 v0x7fe00fa360c0_0;
    %store/vec4 v0x7fe00fa37290_0, 0, 8;
    %load/vec4 v0x7fe00fa36f60_0;
    %store/vec4 v0x7fe00fa37790_0, 0, 1;
    %load/vec4 v0x7fe00fa36e40_0;
    %store/vec4 v0x7fe00fa37990_0, 0, 16;
    %load/vec4 v0x7fe00fa35810_0;
    %load/vec4 v0x7fe00fa36c10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.32, 8;
    %load/vec4 v0x7fe00fa347d0_0;
    %pushi/vec4 1, 0, 17;
    %ix/getv 4, v0x7fe00fa35970_0;
    %shiftl 4;
    %or;
    %store/vec4 v0x7fe00fa37a30_0, 0, 17;
T_29.32 ;
    %jmp T_29.10;
T_29.4 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe00fa378d0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa37cf0_0, 0, 1;
    %load/vec4 v0x7fe00fa364a0_0;
    %store/vec4 v0x7fe00fa37480_0, 0, 1;
    %load/vec4 v0x7fe00fa364a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.34, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_29.35, 8;
T_29.34 ; End of true expr.
    %load/vec4 v0x7fe00fa361e0_0;
    %pad/u 32;
    %jmp/0 T_29.35, 8;
 ; End of false expr.
    %blend;
T_29.35;
    %pad/u 4;
    %store/vec4 v0x7fe00fa37b90_0, 0, 4;
    %load/vec4 v0x7fe00fa36810_0;
    %store/vec4 v0x7fe00fa37830_0, 0, 1;
    %load/vec4 v0x7fe00fa366d0_0;
    %store/vec4 v0x7fe00fa37da0_0, 0, 8;
    %load/vec4 v0x7fe00fa36760_0;
    %store/vec4 v0x7fe00fa37700_0, 0, 1;
    %load/vec4 v0x7fe00fa360c0_0;
    %store/vec4 v0x7fe00fa37290_0, 0, 8;
    %load/vec4 v0x7fe00fa36550_0;
    %store/vec4 v0x7fe00fa37790_0, 0, 1;
    %load/vec4 v0x7fe00fa36410_0;
    %store/vec4 v0x7fe00fa37990_0, 0, 16;
    %jmp T_29.10;
T_29.5 ;
    %load/vec4 v0x7fe00fa35590_0;
    %inv;
    %store/vec4 v0x7fe00fa373d0_0, 0, 1;
    %load/vec4 v0x7fe00fa35590_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.36, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_29.37, 8;
T_29.36 ; End of true expr.
    %load/vec4 v0x7fe00fa361e0_0;
    %pad/u 32;
    %jmp/0 T_29.37, 8;
 ; End of false expr.
    %blend;
T_29.37;
    %pad/u 4;
    %store/vec4 v0x7fe00fa37b90_0, 0, 4;
    %load/vec4 v0x7fe00fa373d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.38, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_29.39, 8;
T_29.38 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_29.39, 8;
 ; End of false expr.
    %blend;
T_29.39;
    %pad/s 3;
    %store/vec4 v0x7fe00fa378d0_0, 0, 3;
    %load/vec4 v0x7fe00fa35590_0;
    %store/vec4 v0x7fe00fa37480_0, 0, 1;
    %load/vec4 v0x7fe00fa356f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.40, 8;
    %load/vec4 v0x7fe00fa347d0_0;
    %load/vec4 v0x7fe00fa34740_0;
    %or;
    %store/vec4 v0x7fe00fa37a30_0, 0, 17;
T_29.40 ;
    %jmp T_29.10;
T_29.6 ;
    %load/vec4 v0x7fe00fa350e0_0;
    %inv;
    %store/vec4 v0x7fe00fa37320_0, 0, 1;
    %load/vec4 v0x7fe00fa37320_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.42, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_29.43, 8;
T_29.42 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_29.43, 8;
 ; End of false expr.
    %blend;
T_29.43;
    %pad/s 3;
    %store/vec4 v0x7fe00fa378d0_0, 0, 3;
    %load/vec4 v0x7fe00fa350e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.44, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_29.45, 8;
T_29.44 ; End of true expr.
    %load/vec4 v0x7fe00fa361e0_0;
    %pad/u 32;
    %jmp/0 T_29.45, 8;
 ; End of false expr.
    %blend;
T_29.45;
    %pad/u 4;
    %store/vec4 v0x7fe00fa37b90_0, 0, 4;
    %load/vec4 v0x7fe00fa350e0_0;
    %store/vec4 v0x7fe00fa37480_0, 0, 1;
    %load/vec4 v0x7fe00fa35360_0;
    %store/vec4 v0x7fe00fa37830_0, 0, 1;
    %load/vec4 v0x7fe00fa352d0_0;
    %store/vec4 v0x7fe00fa37da0_0, 0, 8;
    %load/vec4 v0x7fe00fa35170_0;
    %store/vec4 v0x7fe00fa37790_0, 0, 1;
    %load/vec4 v0x7fe00fa35050_0;
    %store/vec4 v0x7fe00fa37990_0, 0, 16;
    %jmp T_29.10;
T_29.7 ;
    %load/vec4 v0x7fe00fa34ac0_0;
    %store/vec4 v0x7fe00fa37010_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa37c40_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe00fa371e0_0, 0, 16;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fe00fa37b90_0, 0, 4;
    %jmp T_29.10;
T_29.8 ;
    %load/vec4 v0x7fe00fa34ac0_0;
    %store/vec4 v0x7fe00fa37010_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa37c40_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe00fa371e0_0, 0, 16;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fe00fa37b90_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa37670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe00fa37480_0, 0, 1;
    %jmp T_29.10;
T_29.10 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7fe00fa176c0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa39d10_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe00fa39320_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fe00fa39b20_0, 0, 16;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fe00fa39c80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe00fa39da0_0, 0, 1;
    %end;
    .thread T_30, $init;
    .scope S_0x7fe00fa176c0;
T_31 ;
    %delay 1, 0;
    %load/vec4 v0x7fe00fa39560_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x7fe00fa39560_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_0x7fe00fa176c0;
T_32 ;
    %vpi_call/w 3 343 "$dumpfile", "ChannelController_tb.vcd" {0 0 0};
    %vpi_call/w 3 344 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fe00fa176c0 {0 0 0};
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe00fa39d10_0, 0;
    %delay 2, 0;
    %fork TD_ChannelController_tb.createChannelTest, S_0x7fe00fa38080;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.sendMessageTest, S_0x7fe00fa38fa0;
    %join;
    %delay 2, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe00fa2cb90_0, 0;
    %delay 2, 0;
    %fork TD_ChannelController_tb.createChannelTest, S_0x7fe00fa38080;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.sendMessageTest, S_0x7fe00fa38fa0;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.recvMessageTest, S_0x7fe00fa389c0;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.freeChannelTest, S_0x7fe00fa38640;
    %join;
    %delay 2, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe00fa2cb90_0, 0;
    %delay 2, 0;
    %fork TD_ChannelController_tb.createChannelTest, S_0x7fe00fa38080;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.recvFirstTest, S_0x7fe00fa38800;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.sendSecondTest, S_0x7fe00fa39160;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.freeChannelTest, S_0x7fe00fa38640;
    %join;
    %delay 2, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe00fa2cb90_0, 0;
    %pushi/vec4 4, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe00fa2f5f0, 0, 4;
    %delay 2, 0;
    %fork TD_ChannelController_tb.createChannelTest, S_0x7fe00fa38080;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.enableChannelTest, S_0x7fe00fa384d0;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.freeChannelTest, S_0x7fe00fa38640;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.altStartTest, S_0x7fe00fa179a0;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.altWaitTest, S_0x7fe00fa17c80;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.altEndTest, S_0x7fe00fa17830;
    %join;
    %delay 2, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fe00fa2cb90_0, 0;
    %delay 2, 0;
    %fork TD_ChannelController_tb.createChannelTest, S_0x7fe00fa38080;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.altStartTest, S_0x7fe00fa179a0;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.sendMessageTest, S_0x7fe00fa38fa0;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.enableChannelTest, S_0x7fe00fa384d0;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.altWaitNoDescheduleTest, S_0x7fe00fa17b10;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.disableChannelTest, S_0x7fe00fa38290;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.altEndTest, S_0x7fe00fa17830;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.freeChannelTest, S_0x7fe00fa38640;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.alternationWithSendingAfterWaitTest, S_0x7fe00fa17df0;
    %join;
    %delay 2, 0;
    %fork TD_ChannelController_tb.alternationWithSendingBeforeWaitTest, S_0x7fe00fa17f60;
    %join;
    %delay 10, 0;
    %vpi_call/w 3 386 "$finish" {0 0 0};
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "ChannelController_tb.v";
    "ChannelController.v";
    "Disable.v";
    "Enable.v";
    "Heap.v";
    "MemoryControllerExternal6.v";
    "IceRam.v";
    "Receive.v";
    "Send.v";
