ror r0, r1, r1 
lsl r2, r1, r1 
mov r1, r0 
and r2, r2, r1 
lsl r2, r2, r1 
mvn r1, r2 
sub r3, r1, #1 
