# 4-bit Binary Parallel Adder on Vivado ðŸŽ¯

## Overview
Implemented a **4-bit Binary Parallel Adder** using **Verilog HDL** on **Xilinx Vivado 2023.1**.

## Simulation Results
![Waveform](screenshots/waveform.png)
![Block Diagram](screenshots/block_diagram.png)
