
RoomAutomation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000799c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08007b2c  08007b2c  00008b2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007bc8  08007bc8  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007bc8  08007bc8  00008bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007bd0  08007bd0  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007bd0  08007bd0  00008bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007bd4  08007bd4  00008bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08007bd8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000030c  2000006c  08007c44  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000378  08007c44  00009378  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016fc4  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b52  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001658  00000000  00000000  00022bb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000118e  00000000  00000000  00024210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000296a8  00000000  00000000  0002539e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001953e  00000000  00000000  0004ea46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00108e42  00000000  00000000  00067f84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00170dc6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000066b4  00000000  00000000  00170e0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  001774c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007b14 	.word	0x08007b14

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08007b14 	.word	0x08007b14

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__aeabi_d2f>:
 8000a0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a14:	bf24      	itt	cs
 8000a16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a1e:	d90d      	bls.n	8000a3c <__aeabi_d2f+0x30>
 8000a20:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a2c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a34:	bf08      	it	eq
 8000a36:	f020 0001 	biceq.w	r0, r0, #1
 8000a3a:	4770      	bx	lr
 8000a3c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a40:	d121      	bne.n	8000a86 <__aeabi_d2f+0x7a>
 8000a42:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a46:	bfbc      	itt	lt
 8000a48:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a4c:	4770      	bxlt	lr
 8000a4e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a56:	f1c2 0218 	rsb	r2, r2, #24
 8000a5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a62:	fa20 f002 	lsr.w	r0, r0, r2
 8000a66:	bf18      	it	ne
 8000a68:	f040 0001 	orrne.w	r0, r0, #1
 8000a6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a78:	ea40 000c 	orr.w	r0, r0, ip
 8000a7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000a80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a84:	e7cc      	b.n	8000a20 <__aeabi_d2f+0x14>
 8000a86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a8a:	d107      	bne.n	8000a9c <__aeabi_d2f+0x90>
 8000a8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a90:	bf1e      	ittt	ne
 8000a92:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a96:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a9a:	4770      	bxne	lr
 8000a9c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000aa0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000aa4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop

08000aac <__aeabi_uldivmod>:
 8000aac:	b953      	cbnz	r3, 8000ac4 <__aeabi_uldivmod+0x18>
 8000aae:	b94a      	cbnz	r2, 8000ac4 <__aeabi_uldivmod+0x18>
 8000ab0:	2900      	cmp	r1, #0
 8000ab2:	bf08      	it	eq
 8000ab4:	2800      	cmpeq	r0, #0
 8000ab6:	bf1c      	itt	ne
 8000ab8:	f04f 31ff 	movne.w	r1, #4294967295
 8000abc:	f04f 30ff 	movne.w	r0, #4294967295
 8000ac0:	f000 b988 	b.w	8000dd4 <__aeabi_idiv0>
 8000ac4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ac8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000acc:	f000 f806 	bl	8000adc <__udivmoddi4>
 8000ad0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ad4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ad8:	b004      	add	sp, #16
 8000ada:	4770      	bx	lr

08000adc <__udivmoddi4>:
 8000adc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ae0:	9d08      	ldr	r5, [sp, #32]
 8000ae2:	468e      	mov	lr, r1
 8000ae4:	4604      	mov	r4, r0
 8000ae6:	4688      	mov	r8, r1
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	d14a      	bne.n	8000b82 <__udivmoddi4+0xa6>
 8000aec:	428a      	cmp	r2, r1
 8000aee:	4617      	mov	r7, r2
 8000af0:	d962      	bls.n	8000bb8 <__udivmoddi4+0xdc>
 8000af2:	fab2 f682 	clz	r6, r2
 8000af6:	b14e      	cbz	r6, 8000b0c <__udivmoddi4+0x30>
 8000af8:	f1c6 0320 	rsb	r3, r6, #32
 8000afc:	fa01 f806 	lsl.w	r8, r1, r6
 8000b00:	fa20 f303 	lsr.w	r3, r0, r3
 8000b04:	40b7      	lsls	r7, r6
 8000b06:	ea43 0808 	orr.w	r8, r3, r8
 8000b0a:	40b4      	lsls	r4, r6
 8000b0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b10:	fa1f fc87 	uxth.w	ip, r7
 8000b14:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b18:	0c23      	lsrs	r3, r4, #16
 8000b1a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b1e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b22:	fb01 f20c 	mul.w	r2, r1, ip
 8000b26:	429a      	cmp	r2, r3
 8000b28:	d909      	bls.n	8000b3e <__udivmoddi4+0x62>
 8000b2a:	18fb      	adds	r3, r7, r3
 8000b2c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b30:	f080 80ea 	bcs.w	8000d08 <__udivmoddi4+0x22c>
 8000b34:	429a      	cmp	r2, r3
 8000b36:	f240 80e7 	bls.w	8000d08 <__udivmoddi4+0x22c>
 8000b3a:	3902      	subs	r1, #2
 8000b3c:	443b      	add	r3, r7
 8000b3e:	1a9a      	subs	r2, r3, r2
 8000b40:	b2a3      	uxth	r3, r4
 8000b42:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b46:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b4a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b4e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b52:	459c      	cmp	ip, r3
 8000b54:	d909      	bls.n	8000b6a <__udivmoddi4+0x8e>
 8000b56:	18fb      	adds	r3, r7, r3
 8000b58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b5c:	f080 80d6 	bcs.w	8000d0c <__udivmoddi4+0x230>
 8000b60:	459c      	cmp	ip, r3
 8000b62:	f240 80d3 	bls.w	8000d0c <__udivmoddi4+0x230>
 8000b66:	443b      	add	r3, r7
 8000b68:	3802      	subs	r0, #2
 8000b6a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b6e:	eba3 030c 	sub.w	r3, r3, ip
 8000b72:	2100      	movs	r1, #0
 8000b74:	b11d      	cbz	r5, 8000b7e <__udivmoddi4+0xa2>
 8000b76:	40f3      	lsrs	r3, r6
 8000b78:	2200      	movs	r2, #0
 8000b7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b82:	428b      	cmp	r3, r1
 8000b84:	d905      	bls.n	8000b92 <__udivmoddi4+0xb6>
 8000b86:	b10d      	cbz	r5, 8000b8c <__udivmoddi4+0xb0>
 8000b88:	e9c5 0100 	strd	r0, r1, [r5]
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	4608      	mov	r0, r1
 8000b90:	e7f5      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000b92:	fab3 f183 	clz	r1, r3
 8000b96:	2900      	cmp	r1, #0
 8000b98:	d146      	bne.n	8000c28 <__udivmoddi4+0x14c>
 8000b9a:	4573      	cmp	r3, lr
 8000b9c:	d302      	bcc.n	8000ba4 <__udivmoddi4+0xc8>
 8000b9e:	4282      	cmp	r2, r0
 8000ba0:	f200 8105 	bhi.w	8000dae <__udivmoddi4+0x2d2>
 8000ba4:	1a84      	subs	r4, r0, r2
 8000ba6:	eb6e 0203 	sbc.w	r2, lr, r3
 8000baa:	2001      	movs	r0, #1
 8000bac:	4690      	mov	r8, r2
 8000bae:	2d00      	cmp	r5, #0
 8000bb0:	d0e5      	beq.n	8000b7e <__udivmoddi4+0xa2>
 8000bb2:	e9c5 4800 	strd	r4, r8, [r5]
 8000bb6:	e7e2      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000bb8:	2a00      	cmp	r2, #0
 8000bba:	f000 8090 	beq.w	8000cde <__udivmoddi4+0x202>
 8000bbe:	fab2 f682 	clz	r6, r2
 8000bc2:	2e00      	cmp	r6, #0
 8000bc4:	f040 80a4 	bne.w	8000d10 <__udivmoddi4+0x234>
 8000bc8:	1a8a      	subs	r2, r1, r2
 8000bca:	0c03      	lsrs	r3, r0, #16
 8000bcc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bd0:	b280      	uxth	r0, r0
 8000bd2:	b2bc      	uxth	r4, r7
 8000bd4:	2101      	movs	r1, #1
 8000bd6:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bda:	fb0e 221c 	mls	r2, lr, ip, r2
 8000bde:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000be2:	fb04 f20c 	mul.w	r2, r4, ip
 8000be6:	429a      	cmp	r2, r3
 8000be8:	d907      	bls.n	8000bfa <__udivmoddi4+0x11e>
 8000bea:	18fb      	adds	r3, r7, r3
 8000bec:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000bf0:	d202      	bcs.n	8000bf8 <__udivmoddi4+0x11c>
 8000bf2:	429a      	cmp	r2, r3
 8000bf4:	f200 80e0 	bhi.w	8000db8 <__udivmoddi4+0x2dc>
 8000bf8:	46c4      	mov	ip, r8
 8000bfa:	1a9b      	subs	r3, r3, r2
 8000bfc:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c00:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c04:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c08:	fb02 f404 	mul.w	r4, r2, r4
 8000c0c:	429c      	cmp	r4, r3
 8000c0e:	d907      	bls.n	8000c20 <__udivmoddi4+0x144>
 8000c10:	18fb      	adds	r3, r7, r3
 8000c12:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c16:	d202      	bcs.n	8000c1e <__udivmoddi4+0x142>
 8000c18:	429c      	cmp	r4, r3
 8000c1a:	f200 80ca 	bhi.w	8000db2 <__udivmoddi4+0x2d6>
 8000c1e:	4602      	mov	r2, r0
 8000c20:	1b1b      	subs	r3, r3, r4
 8000c22:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c26:	e7a5      	b.n	8000b74 <__udivmoddi4+0x98>
 8000c28:	f1c1 0620 	rsb	r6, r1, #32
 8000c2c:	408b      	lsls	r3, r1
 8000c2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c32:	431f      	orrs	r7, r3
 8000c34:	fa0e f401 	lsl.w	r4, lr, r1
 8000c38:	fa20 f306 	lsr.w	r3, r0, r6
 8000c3c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c40:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c44:	4323      	orrs	r3, r4
 8000c46:	fa00 f801 	lsl.w	r8, r0, r1
 8000c4a:	fa1f fc87 	uxth.w	ip, r7
 8000c4e:	fbbe f0f9 	udiv	r0, lr, r9
 8000c52:	0c1c      	lsrs	r4, r3, #16
 8000c54:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c58:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c5c:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c60:	45a6      	cmp	lr, r4
 8000c62:	fa02 f201 	lsl.w	r2, r2, r1
 8000c66:	d909      	bls.n	8000c7c <__udivmoddi4+0x1a0>
 8000c68:	193c      	adds	r4, r7, r4
 8000c6a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c6e:	f080 809c 	bcs.w	8000daa <__udivmoddi4+0x2ce>
 8000c72:	45a6      	cmp	lr, r4
 8000c74:	f240 8099 	bls.w	8000daa <__udivmoddi4+0x2ce>
 8000c78:	3802      	subs	r0, #2
 8000c7a:	443c      	add	r4, r7
 8000c7c:	eba4 040e 	sub.w	r4, r4, lr
 8000c80:	fa1f fe83 	uxth.w	lr, r3
 8000c84:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c88:	fb09 4413 	mls	r4, r9, r3, r4
 8000c8c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c90:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c94:	45a4      	cmp	ip, r4
 8000c96:	d908      	bls.n	8000caa <__udivmoddi4+0x1ce>
 8000c98:	193c      	adds	r4, r7, r4
 8000c9a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000c9e:	f080 8082 	bcs.w	8000da6 <__udivmoddi4+0x2ca>
 8000ca2:	45a4      	cmp	ip, r4
 8000ca4:	d97f      	bls.n	8000da6 <__udivmoddi4+0x2ca>
 8000ca6:	3b02      	subs	r3, #2
 8000ca8:	443c      	add	r4, r7
 8000caa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cae:	eba4 040c 	sub.w	r4, r4, ip
 8000cb2:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cb6:	4564      	cmp	r4, ip
 8000cb8:	4673      	mov	r3, lr
 8000cba:	46e1      	mov	r9, ip
 8000cbc:	d362      	bcc.n	8000d84 <__udivmoddi4+0x2a8>
 8000cbe:	d05f      	beq.n	8000d80 <__udivmoddi4+0x2a4>
 8000cc0:	b15d      	cbz	r5, 8000cda <__udivmoddi4+0x1fe>
 8000cc2:	ebb8 0203 	subs.w	r2, r8, r3
 8000cc6:	eb64 0409 	sbc.w	r4, r4, r9
 8000cca:	fa04 f606 	lsl.w	r6, r4, r6
 8000cce:	fa22 f301 	lsr.w	r3, r2, r1
 8000cd2:	431e      	orrs	r6, r3
 8000cd4:	40cc      	lsrs	r4, r1
 8000cd6:	e9c5 6400 	strd	r6, r4, [r5]
 8000cda:	2100      	movs	r1, #0
 8000cdc:	e74f      	b.n	8000b7e <__udivmoddi4+0xa2>
 8000cde:	fbb1 fcf2 	udiv	ip, r1, r2
 8000ce2:	0c01      	lsrs	r1, r0, #16
 8000ce4:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ce8:	b280      	uxth	r0, r0
 8000cea:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000cee:	463b      	mov	r3, r7
 8000cf0:	4638      	mov	r0, r7
 8000cf2:	463c      	mov	r4, r7
 8000cf4:	46b8      	mov	r8, r7
 8000cf6:	46be      	mov	lr, r7
 8000cf8:	2620      	movs	r6, #32
 8000cfa:	fbb1 f1f7 	udiv	r1, r1, r7
 8000cfe:	eba2 0208 	sub.w	r2, r2, r8
 8000d02:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d06:	e766      	b.n	8000bd6 <__udivmoddi4+0xfa>
 8000d08:	4601      	mov	r1, r0
 8000d0a:	e718      	b.n	8000b3e <__udivmoddi4+0x62>
 8000d0c:	4610      	mov	r0, r2
 8000d0e:	e72c      	b.n	8000b6a <__udivmoddi4+0x8e>
 8000d10:	f1c6 0220 	rsb	r2, r6, #32
 8000d14:	fa2e f302 	lsr.w	r3, lr, r2
 8000d18:	40b7      	lsls	r7, r6
 8000d1a:	40b1      	lsls	r1, r6
 8000d1c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d20:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d24:	430a      	orrs	r2, r1
 8000d26:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d2a:	b2bc      	uxth	r4, r7
 8000d2c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d30:	0c11      	lsrs	r1, r2, #16
 8000d32:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d36:	fb08 f904 	mul.w	r9, r8, r4
 8000d3a:	40b0      	lsls	r0, r6
 8000d3c:	4589      	cmp	r9, r1
 8000d3e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d42:	b280      	uxth	r0, r0
 8000d44:	d93e      	bls.n	8000dc4 <__udivmoddi4+0x2e8>
 8000d46:	1879      	adds	r1, r7, r1
 8000d48:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d4c:	d201      	bcs.n	8000d52 <__udivmoddi4+0x276>
 8000d4e:	4589      	cmp	r9, r1
 8000d50:	d81f      	bhi.n	8000d92 <__udivmoddi4+0x2b6>
 8000d52:	eba1 0109 	sub.w	r1, r1, r9
 8000d56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d5a:	fb09 f804 	mul.w	r8, r9, r4
 8000d5e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d62:	b292      	uxth	r2, r2
 8000d64:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d68:	4542      	cmp	r2, r8
 8000d6a:	d229      	bcs.n	8000dc0 <__udivmoddi4+0x2e4>
 8000d6c:	18ba      	adds	r2, r7, r2
 8000d6e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d72:	d2c4      	bcs.n	8000cfe <__udivmoddi4+0x222>
 8000d74:	4542      	cmp	r2, r8
 8000d76:	d2c2      	bcs.n	8000cfe <__udivmoddi4+0x222>
 8000d78:	f1a9 0102 	sub.w	r1, r9, #2
 8000d7c:	443a      	add	r2, r7
 8000d7e:	e7be      	b.n	8000cfe <__udivmoddi4+0x222>
 8000d80:	45f0      	cmp	r8, lr
 8000d82:	d29d      	bcs.n	8000cc0 <__udivmoddi4+0x1e4>
 8000d84:	ebbe 0302 	subs.w	r3, lr, r2
 8000d88:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d8c:	3801      	subs	r0, #1
 8000d8e:	46e1      	mov	r9, ip
 8000d90:	e796      	b.n	8000cc0 <__udivmoddi4+0x1e4>
 8000d92:	eba7 0909 	sub.w	r9, r7, r9
 8000d96:	4449      	add	r1, r9
 8000d98:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d9c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000da0:	fb09 f804 	mul.w	r8, r9, r4
 8000da4:	e7db      	b.n	8000d5e <__udivmoddi4+0x282>
 8000da6:	4673      	mov	r3, lr
 8000da8:	e77f      	b.n	8000caa <__udivmoddi4+0x1ce>
 8000daa:	4650      	mov	r0, sl
 8000dac:	e766      	b.n	8000c7c <__udivmoddi4+0x1a0>
 8000dae:	4608      	mov	r0, r1
 8000db0:	e6fd      	b.n	8000bae <__udivmoddi4+0xd2>
 8000db2:	443b      	add	r3, r7
 8000db4:	3a02      	subs	r2, #2
 8000db6:	e733      	b.n	8000c20 <__udivmoddi4+0x144>
 8000db8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000dbc:	443b      	add	r3, r7
 8000dbe:	e71c      	b.n	8000bfa <__udivmoddi4+0x11e>
 8000dc0:	4649      	mov	r1, r9
 8000dc2:	e79c      	b.n	8000cfe <__udivmoddi4+0x222>
 8000dc4:	eba1 0109 	sub.w	r1, r1, r9
 8000dc8:	46c4      	mov	ip, r8
 8000dca:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dce:	fb09 f804 	mul.w	r8, r9, r4
 8000dd2:	e7c4      	b.n	8000d5e <__udivmoddi4+0x282>

08000dd4 <__aeabi_idiv0>:
 8000dd4:	4770      	bx	lr
 8000dd6:	bf00      	nop

08000dd8 <LCD_Init>:
        0b00110,
        0b00000
};

void LCD_Init(uint8_t rows)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b082      	sub	sp, #8
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000de2:	4a38      	ldr	r2, [pc, #224]	@ (8000ec4 <LCD_Init+0xec>)
 8000de4:	79fb      	ldrb	r3, [r7, #7]
 8000de6:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8000de8:	4b37      	ldr	r3, [pc, #220]	@ (8000ec8 <LCD_Init+0xf0>)
 8000dea:	2208      	movs	r2, #8
 8000dec:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000dee:	4b37      	ldr	r3, [pc, #220]	@ (8000ecc <LCD_Init+0xf4>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8000df4:	4b33      	ldr	r3, [pc, #204]	@ (8000ec4 <LCD_Init+0xec>)
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	2b01      	cmp	r3, #1
 8000dfa:	d907      	bls.n	8000e0c <LCD_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8000dfc:	4b33      	ldr	r3, [pc, #204]	@ (8000ecc <LCD_Init+0xf4>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	f043 0308 	orr.w	r3, r3, #8
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	4b31      	ldr	r3, [pc, #196]	@ (8000ecc <LCD_Init+0xf4>)
 8000e08:	701a      	strb	r2, [r3, #0]
 8000e0a:	e006      	b.n	8000e1a <LCD_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8000e0c:	4b2f      	ldr	r3, [pc, #188]	@ (8000ecc <LCD_Init+0xf4>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	f043 0304 	orr.w	r3, r3, #4
 8000e14:	b2da      	uxtb	r2, r3
 8000e16:	4b2d      	ldr	r3, [pc, #180]	@ (8000ecc <LCD_Init+0xf4>)
 8000e18:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8000e1a:	f000 f99d 	bl	8001158 <DelayInit>
  HAL_Delay(50);
 8000e1e:	2032      	movs	r0, #50	@ 0x32
 8000e20:	f000 fff0 	bl	8001e04 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8000e24:	4b28      	ldr	r3, [pc, #160]	@ (8000ec8 <LCD_Init+0xf0>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f000 f95b 	bl	80010e4 <ExpanderWrite>
  HAL_Delay(1000);
 8000e2e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000e32:	f000 ffe7 	bl	8001e04 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8000e36:	2030      	movs	r0, #48	@ 0x30
 8000e38:	f000 f942 	bl	80010c0 <Write4Bits>
  DelayUS(4500);
 8000e3c:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000e40:	f000 f9b4 	bl	80011ac <DelayUS>

  Write4Bits(0x03 << 4);
 8000e44:	2030      	movs	r0, #48	@ 0x30
 8000e46:	f000 f93b 	bl	80010c0 <Write4Bits>
  DelayUS(4500);
 8000e4a:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000e4e:	f000 f9ad 	bl	80011ac <DelayUS>

  Write4Bits(0x03 << 4);
 8000e52:	2030      	movs	r0, #48	@ 0x30
 8000e54:	f000 f934 	bl	80010c0 <Write4Bits>
  DelayUS(4500);
 8000e58:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000e5c:	f000 f9a6 	bl	80011ac <DelayUS>

  Write4Bits(0x02 << 4);
 8000e60:	2020      	movs	r0, #32
 8000e62:	f000 f92d 	bl	80010c0 <Write4Bits>
  DelayUS(100);
 8000e66:	2064      	movs	r0, #100	@ 0x64
 8000e68:	f000 f9a0 	bl	80011ac <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000e6c:	4b17      	ldr	r3, [pc, #92]	@ (8000ecc <LCD_Init+0xf4>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	f043 0320 	orr.w	r3, r3, #32
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	4618      	mov	r0, r3
 8000e78:	f000 f8e5 	bl	8001046 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000e7c:	4b14      	ldr	r3, [pc, #80]	@ (8000ed0 <LCD_Init+0xf8>)
 8000e7e:	2204      	movs	r2, #4
 8000e80:	701a      	strb	r2, [r3, #0]
  LCD_Display();
 8000e82:	f000 f875 	bl	8000f70 <LCD_Display>
  LCD_Clear();
 8000e86:	f000 f82b 	bl	8000ee0 <LCD_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000e8a:	4b12      	ldr	r3, [pc, #72]	@ (8000ed4 <LCD_Init+0xfc>)
 8000e8c:	2202      	movs	r2, #2
 8000e8e:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000e90:	4b10      	ldr	r3, [pc, #64]	@ (8000ed4 <LCD_Init+0xfc>)
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	f043 0304 	orr.w	r3, r3, #4
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f000 f8d3 	bl	8001046 <SendCommand>
  DelayUS(4500);
 8000ea0:	f241 1094 	movw	r0, #4500	@ 0x1194
 8000ea4:	f000 f982 	bl	80011ac <DelayUS>

  LCD_CreateSpecialChar(0, special1);
 8000ea8:	490b      	ldr	r1, [pc, #44]	@ (8000ed8 <LCD_Init+0x100>)
 8000eaa:	2000      	movs	r0, #0
 8000eac:	f000 f88c 	bl	8000fc8 <LCD_CreateSpecialChar>
  LCD_CreateSpecialChar(1, special2);
 8000eb0:	490a      	ldr	r1, [pc, #40]	@ (8000edc <LCD_Init+0x104>)
 8000eb2:	2001      	movs	r0, #1
 8000eb4:	f000 f888 	bl	8000fc8 <LCD_CreateSpecialChar>

  LCD_Home();
 8000eb8:	f000 f81d 	bl	8000ef6 <LCD_Home>
}
 8000ebc:	bf00      	nop
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	2000008b 	.word	0x2000008b
 8000ec8:	2000008c 	.word	0x2000008c
 8000ecc:	20000088 	.word	0x20000088
 8000ed0:	20000089 	.word	0x20000089
 8000ed4:	2000008a 	.word	0x2000008a
 8000ed8:	20000000 	.word	0x20000000
 8000edc:	20000008 	.word	0x20000008

08000ee0 <LCD_Clear>:

void LCD_Clear()
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	f000 f8ae 	bl	8001046 <SendCommand>
  DelayUS(2000);
 8000eea:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000eee:	f000 f95d 	bl	80011ac <DelayUS>
}
 8000ef2:	bf00      	nop
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <LCD_Home>:

void LCD_Home()
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8000efa:	2002      	movs	r0, #2
 8000efc:	f000 f8a3 	bl	8001046 <SendCommand>
  DelayUS(2000);
 8000f00:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000f04:	f000 f952 	bl	80011ac <DelayUS>
}
 8000f08:	bf00      	nop
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <LCD_SetCursor>:

void LCD_SetCursor(uint8_t col, uint8_t row)
{
 8000f0c:	b590      	push	{r4, r7, lr}
 8000f0e:	b087      	sub	sp, #28
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	460a      	mov	r2, r1
 8000f16:	71fb      	strb	r3, [r7, #7]
 8000f18:	4613      	mov	r3, r2
 8000f1a:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8000f1c:	4b12      	ldr	r3, [pc, #72]	@ (8000f68 <LCD_SetCursor+0x5c>)
 8000f1e:	f107 0408 	add.w	r4, r7, #8
 8000f22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000f24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8000f28:	4b10      	ldr	r3, [pc, #64]	@ (8000f6c <LCD_SetCursor+0x60>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	79ba      	ldrb	r2, [r7, #6]
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d303      	bcc.n	8000f3a <LCD_SetCursor+0x2e>
  {
    row = dpRows-1;
 8000f32:	4b0e      	ldr	r3, [pc, #56]	@ (8000f6c <LCD_SetCursor+0x60>)
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	3b01      	subs	r3, #1
 8000f38:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8000f3a:	79bb      	ldrb	r3, [r7, #6]
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	3318      	adds	r3, #24
 8000f40:	443b      	add	r3, r7
 8000f42:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8000f46:	b2da      	uxtb	r2, r3
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	b2db      	uxtb	r3, r3
 8000f4e:	b25b      	sxtb	r3, r3
 8000f50:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000f54:	b25b      	sxtb	r3, r3
 8000f56:	b2db      	uxtb	r3, r3
 8000f58:	4618      	mov	r0, r3
 8000f5a:	f000 f874 	bl	8001046 <SendCommand>
}
 8000f5e:	bf00      	nop
 8000f60:	371c      	adds	r7, #28
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd90      	pop	{r4, r7, pc}
 8000f66:	bf00      	nop
 8000f68:	08007b2c 	.word	0x08007b2c
 8000f6c:	2000008b 	.word	0x2000008b

08000f70 <LCD_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void LCD_Display()
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8000f74:	4b08      	ldr	r3, [pc, #32]	@ (8000f98 <LCD_Display+0x28>)
 8000f76:	781b      	ldrb	r3, [r3, #0]
 8000f78:	f043 0304 	orr.w	r3, r3, #4
 8000f7c:	b2da      	uxtb	r2, r3
 8000f7e:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <LCD_Display+0x28>)
 8000f80:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8000f82:	4b05      	ldr	r3, [pc, #20]	@ (8000f98 <LCD_Display+0x28>)
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	f043 0308 	orr.w	r3, r3, #8
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f000 f85a 	bl	8001046 <SendCommand>
}
 8000f92:	bf00      	nop
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	20000089 	.word	0x20000089

08000f9c <LCD_NoCursor>:

void LCD_NoCursor()
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  dpControl &= ~LCD_CURSORON;
 8000fa0:	4b08      	ldr	r3, [pc, #32]	@ (8000fc4 <LCD_NoCursor+0x28>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	f023 0302 	bic.w	r3, r3, #2
 8000fa8:	b2da      	uxtb	r2, r3
 8000faa:	4b06      	ldr	r3, [pc, #24]	@ (8000fc4 <LCD_NoCursor+0x28>)
 8000fac:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8000fae:	4b05      	ldr	r3, [pc, #20]	@ (8000fc4 <LCD_NoCursor+0x28>)
 8000fb0:	781b      	ldrb	r3, [r3, #0]
 8000fb2:	f043 0308 	orr.w	r3, r3, #8
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	4618      	mov	r0, r3
 8000fba:	f000 f844 	bl	8001046 <SendCommand>
}
 8000fbe:	bf00      	nop
 8000fc0:	bd80      	pop	{r7, pc}
 8000fc2:	bf00      	nop
 8000fc4:	20000089 	.word	0x20000089

08000fc8 <LCD_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void LCD_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b084      	sub	sp, #16
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	6039      	str	r1, [r7, #0]
 8000fd2:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
 8000fd6:	f003 0307 	and.w	r3, r3, #7
 8000fda:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8000fdc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe0:	00db      	lsls	r3, r3, #3
 8000fe2:	b25b      	sxtb	r3, r3
 8000fe4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000fe8:	b25b      	sxtb	r3, r3
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	4618      	mov	r0, r3
 8000fee:	f000 f82a 	bl	8001046 <SendCommand>
  for (int i=0; i<8; i++)
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	e009      	b.n	800100c <LCD_CreateSpecialChar+0x44>
  {
    SendChar(charmap[i]);
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	683a      	ldr	r2, [r7, #0]
 8000ffc:	4413      	add	r3, r2
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	4618      	mov	r0, r3
 8001002:	f000 f82e 	bl	8001062 <SendChar>
  for (int i=0; i<8; i++)
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	3301      	adds	r3, #1
 800100a:	60fb      	str	r3, [r7, #12]
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	2b07      	cmp	r3, #7
 8001010:	ddf2      	ble.n	8000ff8 <LCD_CreateSpecialChar+0x30>
  }
}
 8001012:	bf00      	nop
 8001014:	bf00      	nop
 8001016:	3710      	adds	r7, #16
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}

0800101c <LCD_Print>:
{
  LCD_CreateSpecialChar(char_num, rows);
}

void LCD_Print(const char c[])
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 8001024:	e006      	b.n	8001034 <LCD_Print+0x18>
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	1c5a      	adds	r2, r3, #1
 800102a:	607a      	str	r2, [r7, #4]
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	4618      	mov	r0, r3
 8001030:	f000 f817 	bl	8001062 <SendChar>
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d1f4      	bne.n	8001026 <LCD_Print+0xa>
}
 800103c:	bf00      	nop
 800103e:	bf00      	nop
 8001040:	3708      	adds	r7, #8
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b082      	sub	sp, #8
 800104a:	af00      	add	r7, sp, #0
 800104c:	4603      	mov	r3, r0
 800104e:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8001050:	79fb      	ldrb	r3, [r7, #7]
 8001052:	2100      	movs	r1, #0
 8001054:	4618      	mov	r0, r3
 8001056:	f000 f812 	bl	800107e <Send>
}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}

08001062 <SendChar>:

static void SendChar(uint8_t ch)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	b082      	sub	sp, #8
 8001066:	af00      	add	r7, sp, #0
 8001068:	4603      	mov	r3, r0
 800106a:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 800106c:	79fb      	ldrb	r3, [r7, #7]
 800106e:	2101      	movs	r1, #1
 8001070:	4618      	mov	r0, r3
 8001072:	f000 f804 	bl	800107e <Send>
}
 8001076:	bf00      	nop
 8001078:	3708      	adds	r7, #8
 800107a:	46bd      	mov	sp, r7
 800107c:	bd80      	pop	{r7, pc}

0800107e <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 800107e:	b580      	push	{r7, lr}
 8001080:	b084      	sub	sp, #16
 8001082:	af00      	add	r7, sp, #0
 8001084:	4603      	mov	r3, r0
 8001086:	460a      	mov	r2, r1
 8001088:	71fb      	strb	r3, [r7, #7]
 800108a:	4613      	mov	r3, r2
 800108c:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	f023 030f 	bic.w	r3, r3, #15
 8001094:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	011b      	lsls	r3, r3, #4
 800109a:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 800109c:	7bfa      	ldrb	r2, [r7, #15]
 800109e:	79bb      	ldrb	r3, [r7, #6]
 80010a0:	4313      	orrs	r3, r2
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	4618      	mov	r0, r3
 80010a6:	f000 f80b 	bl	80010c0 <Write4Bits>
  Write4Bits((lownib)|mode);
 80010aa:	7bba      	ldrb	r2, [r7, #14]
 80010ac:	79bb      	ldrb	r3, [r7, #6]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	b2db      	uxtb	r3, r3
 80010b2:	4618      	mov	r0, r3
 80010b4:	f000 f804 	bl	80010c0 <Write4Bits>
}
 80010b8:	bf00      	nop
 80010ba:	3710      	adds	r7, #16
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}

080010c0 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	4603      	mov	r3, r0
 80010c8:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f000 f809 	bl	80010e4 <ExpanderWrite>
  PulseEnable(value);
 80010d2:	79fb      	ldrb	r3, [r7, #7]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f000 f821 	bl	800111c <PulseEnable>
}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
	...

080010e4 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af02      	add	r7, sp, #8
 80010ea:	4603      	mov	r3, r0
 80010ec:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 80010ee:	4b09      	ldr	r3, [pc, #36]	@ (8001114 <ExpanderWrite+0x30>)
 80010f0:	781a      	ldrb	r2, [r3, #0]
 80010f2:	79fb      	ldrb	r3, [r7, #7]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 80010fa:	f107 020f 	add.w	r2, r7, #15
 80010fe:	230a      	movs	r3, #10
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	2301      	movs	r3, #1
 8001104:	214e      	movs	r1, #78	@ 0x4e
 8001106:	4804      	ldr	r0, [pc, #16]	@ (8001118 <ExpanderWrite+0x34>)
 8001108:	f002 fdbc 	bl	8003c84 <HAL_I2C_Master_Transmit>
}
 800110c:	bf00      	nop
 800110e:	3710      	adds	r7, #16
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	2000008c 	.word	0x2000008c
 8001118:	200000f4 	.word	0x200000f4

0800111c <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	f043 0304 	orr.w	r3, r3, #4
 800112c:	b2db      	uxtb	r3, r3
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff ffd8 	bl	80010e4 <ExpanderWrite>
  DelayUS(20);
 8001134:	2014      	movs	r0, #20
 8001136:	f000 f839 	bl	80011ac <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	f023 0304 	bic.w	r3, r3, #4
 8001140:	b2db      	uxtb	r3, r3
 8001142:	4618      	mov	r0, r3
 8001144:	f7ff ffce 	bl	80010e4 <ExpanderWrite>
  DelayUS(20);
 8001148:	2014      	movs	r0, #20
 800114a:	f000 f82f 	bl	80011ac <DelayUS>
}
 800114e:	bf00      	nop
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
	...

08001158 <DelayInit>:

static void DelayInit(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 800115c:	4b11      	ldr	r3, [pc, #68]	@ (80011a4 <DelayInit+0x4c>)
 800115e:	68db      	ldr	r3, [r3, #12]
 8001160:	4a10      	ldr	r2, [pc, #64]	@ (80011a4 <DelayInit+0x4c>)
 8001162:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001166:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8001168:	4b0e      	ldr	r3, [pc, #56]	@ (80011a4 <DelayInit+0x4c>)
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	4a0d      	ldr	r2, [pc, #52]	@ (80011a4 <DelayInit+0x4c>)
 800116e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001172:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001174:	4b0c      	ldr	r3, [pc, #48]	@ (80011a8 <DelayInit+0x50>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a0b      	ldr	r2, [pc, #44]	@ (80011a8 <DelayInit+0x50>)
 800117a:	f023 0301 	bic.w	r3, r3, #1
 800117e:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001180:	4b09      	ldr	r3, [pc, #36]	@ (80011a8 <DelayInit+0x50>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a08      	ldr	r2, [pc, #32]	@ (80011a8 <DelayInit+0x50>)
 8001186:	f043 0301 	orr.w	r3, r3, #1
 800118a:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 800118c:	4b06      	ldr	r3, [pc, #24]	@ (80011a8 <DelayInit+0x50>)
 800118e:	2200      	movs	r2, #0
 8001190:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8001192:	bf00      	nop
  __ASM volatile ("NOP");
 8001194:	bf00      	nop
  __ASM volatile ("NOP");
 8001196:	bf00      	nop
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	e000edf0 	.word	0xe000edf0
 80011a8:	e0001000 	.word	0xe0001000

080011ac <DelayUS>:

static void DelayUS(uint32_t us) {
 80011ac:	b480      	push	{r7}
 80011ae:	b087      	sub	sp, #28
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 80011b4:	4b0e      	ldr	r3, [pc, #56]	@ (80011f0 <DelayUS+0x44>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a0e      	ldr	r2, [pc, #56]	@ (80011f4 <DelayUS+0x48>)
 80011ba:	fba2 2303 	umull	r2, r3, r2, r3
 80011be:	0c9a      	lsrs	r2, r3, #18
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	fb02 f303 	mul.w	r3, r2, r3
 80011c6:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 80011c8:	4b0b      	ldr	r3, [pc, #44]	@ (80011f8 <DelayUS+0x4c>)
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 80011ce:	4b0a      	ldr	r3, [pc, #40]	@ (80011f8 <DelayUS+0x4c>)
 80011d0:	685a      	ldr	r2, [r3, #4]
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	697a      	ldr	r2, [r7, #20]
 80011dc:	429a      	cmp	r2, r3
 80011de:	d8f6      	bhi.n	80011ce <DelayUS+0x22>
}
 80011e0:	bf00      	nop
 80011e2:	bf00      	nop
 80011e4:	371c      	adds	r7, #28
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
 80011ee:	bf00      	nop
 80011f0:	20000010 	.word	0x20000010
 80011f4:	431bde83 	.word	0x431bde83
 80011f8:	e0001000 	.word	0xe0001000

080011fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001200:	f000 fd84 	bl	8001d0c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001204:	f000 f81e 	bl	8001244 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001208:	f000 f9ae 	bl	8001568 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800120c:	f000 f97c 	bl	8001508 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001210:	f000 f920 	bl	8001454 <MX_TIM2_Init>
  MX_I2C1_Init();
 8001214:	f000 f8de 	bl	80013d4 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001218:	f000 f866 	bl	80012e8 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 800121c:	2104      	movs	r1, #4
 800121e:	4808      	ldr	r0, [pc, #32]	@ (8001240 <main+0x44>)
 8001220:	f004 fc72 	bl	8005b08 <HAL_TIM_PWM_Start>

  LCD_Init(2);
 8001224:	2002      	movs	r0, #2
 8001226:	f7ff fdd7 	bl	8000dd8 <LCD_Init>
  LCD_NoCursor();
 800122a:	f7ff feb7 	bl	8000f9c <LCD_NoCursor>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  temp();
 800122e:	f000 fa3b 	bl	80016a8 <temp>
	  light();
 8001232:	f000 faad 	bl	8001790 <light>
	  door();
 8001236:	f000 faef 	bl	8001818 <door>
	  temp();
 800123a:	bf00      	nop
 800123c:	e7f7      	b.n	800122e <main+0x32>
 800123e:	bf00      	nop
 8001240:	20000148 	.word	0x20000148

08001244 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b096      	sub	sp, #88	@ 0x58
 8001248:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800124a:	f107 0314 	add.w	r3, r7, #20
 800124e:	2244      	movs	r2, #68	@ 0x44
 8001250:	2100      	movs	r1, #0
 8001252:	4618      	mov	r0, r3
 8001254:	f005 ffe0 	bl	8007218 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001258:	463b      	mov	r3, r7
 800125a:	2200      	movs	r2, #0
 800125c:	601a      	str	r2, [r3, #0]
 800125e:	605a      	str	r2, [r3, #4]
 8001260:	609a      	str	r2, [r3, #8]
 8001262:	60da      	str	r2, [r3, #12]
 8001264:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001266:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800126a:	f003 f8e3 	bl	8004434 <HAL_PWREx_ControlVoltageScaling>
 800126e:	4603      	mov	r3, r0
 8001270:	2b00      	cmp	r3, #0
 8001272:	d001      	beq.n	8001278 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001274:	f000 fb0a 	bl	800188c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001278:	2302      	movs	r3, #2
 800127a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800127c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001280:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001282:	2310      	movs	r3, #16
 8001284:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001286:	2302      	movs	r3, #2
 8001288:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800128a:	2302      	movs	r3, #2
 800128c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800128e:	2301      	movs	r3, #1
 8001290:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001292:	230a      	movs	r3, #10
 8001294:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001296:	2307      	movs	r3, #7
 8001298:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800129a:	2302      	movs	r3, #2
 800129c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800129e:	2302      	movs	r3, #2
 80012a0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012a2:	f107 0314 	add.w	r3, r7, #20
 80012a6:	4618      	mov	r0, r3
 80012a8:	f003 f91a 	bl	80044e0 <HAL_RCC_OscConfig>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80012b2:	f000 faeb 	bl	800188c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012b6:	230f      	movs	r3, #15
 80012b8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012ba:	2303      	movs	r3, #3
 80012bc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012be:	2300      	movs	r3, #0
 80012c0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80012c2:	2300      	movs	r3, #0
 80012c4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012c6:	2300      	movs	r3, #0
 80012c8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80012ca:	463b      	mov	r3, r7
 80012cc:	2104      	movs	r1, #4
 80012ce:	4618      	mov	r0, r3
 80012d0:	f003 fce2 	bl	8004c98 <HAL_RCC_ClockConfig>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80012da:	f000 fad7 	bl	800188c <Error_Handler>
  }
}
 80012de:	bf00      	nop
 80012e0:	3758      	adds	r7, #88	@ 0x58
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
	...

080012e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08a      	sub	sp, #40	@ 0x28
 80012ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80012ee:	f107 031c 	add.w	r3, r7, #28
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80012fa:	1d3b      	adds	r3, r7, #4
 80012fc:	2200      	movs	r2, #0
 80012fe:	601a      	str	r2, [r3, #0]
 8001300:	605a      	str	r2, [r3, #4]
 8001302:	609a      	str	r2, [r3, #8]
 8001304:	60da      	str	r2, [r3, #12]
 8001306:	611a      	str	r2, [r3, #16]
 8001308:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800130a:	4b2f      	ldr	r3, [pc, #188]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 800130c:	4a2f      	ldr	r2, [pc, #188]	@ (80013cc <MX_ADC1_Init+0xe4>)
 800130e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001310:	4b2d      	ldr	r3, [pc, #180]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 8001312:	2200      	movs	r2, #0
 8001314:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001316:	4b2c      	ldr	r3, [pc, #176]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 8001318:	2200      	movs	r2, #0
 800131a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800131c:	4b2a      	ldr	r3, [pc, #168]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 800131e:	2200      	movs	r2, #0
 8001320:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001322:	4b29      	ldr	r3, [pc, #164]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 8001324:	2200      	movs	r2, #0
 8001326:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001328:	4b27      	ldr	r3, [pc, #156]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 800132a:	2204      	movs	r2, #4
 800132c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800132e:	4b26      	ldr	r3, [pc, #152]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 8001330:	2200      	movs	r2, #0
 8001332:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001334:	4b24      	ldr	r3, [pc, #144]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 8001336:	2200      	movs	r2, #0
 8001338:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800133a:	4b23      	ldr	r3, [pc, #140]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 800133c:	2201      	movs	r2, #1
 800133e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001340:	4b21      	ldr	r3, [pc, #132]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 8001342:	2200      	movs	r2, #0
 8001344:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001348:	4b1f      	ldr	r3, [pc, #124]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 800134a:	2200      	movs	r2, #0
 800134c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800134e:	4b1e      	ldr	r3, [pc, #120]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 8001350:	2200      	movs	r2, #0
 8001352:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001354:	4b1c      	ldr	r3, [pc, #112]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 8001356:	2200      	movs	r2, #0
 8001358:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800135c:	4b1a      	ldr	r3, [pc, #104]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 800135e:	2200      	movs	r2, #0
 8001360:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001362:	4b19      	ldr	r3, [pc, #100]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 8001364:	2200      	movs	r2, #0
 8001366:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800136a:	4817      	ldr	r0, [pc, #92]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 800136c:	f000 ffa0 	bl	80022b0 <HAL_ADC_Init>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001376:	f000 fa89 	bl	800188c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800137a:	2300      	movs	r3, #0
 800137c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800137e:	f107 031c 	add.w	r3, r7, #28
 8001382:	4619      	mov	r1, r3
 8001384:	4810      	ldr	r0, [pc, #64]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 8001386:	f002 f871 	bl	800346c <HAL_ADCEx_MultiModeConfigChannel>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001390:	f000 fa7c 	bl	800188c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001394:	4b0e      	ldr	r3, [pc, #56]	@ (80013d0 <MX_ADC1_Init+0xe8>)
 8001396:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001398:	2306      	movs	r3, #6
 800139a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80013a0:	237f      	movs	r3, #127	@ 0x7f
 80013a2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80013a4:	2304      	movs	r3, #4
 80013a6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80013a8:	2300      	movs	r3, #0
 80013aa:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013ac:	1d3b      	adds	r3, r7, #4
 80013ae:	4619      	mov	r1, r3
 80013b0:	4805      	ldr	r0, [pc, #20]	@ (80013c8 <MX_ADC1_Init+0xe0>)
 80013b2:	f001 faa1 	bl	80028f8 <HAL_ADC_ConfigChannel>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 80013bc:	f000 fa66 	bl	800188c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013c0:	bf00      	nop
 80013c2:	3728      	adds	r7, #40	@ 0x28
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	20000090 	.word	0x20000090
 80013cc:	50040000 	.word	0x50040000
 80013d0:	14f00020 	.word	0x14f00020

080013d4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013d8:	4b1b      	ldr	r3, [pc, #108]	@ (8001448 <MX_I2C1_Init+0x74>)
 80013da:	4a1c      	ldr	r2, [pc, #112]	@ (800144c <MX_I2C1_Init+0x78>)
 80013dc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 80013de:	4b1a      	ldr	r3, [pc, #104]	@ (8001448 <MX_I2C1_Init+0x74>)
 80013e0:	4a1b      	ldr	r2, [pc, #108]	@ (8001450 <MX_I2C1_Init+0x7c>)
 80013e2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80013e4:	4b18      	ldr	r3, [pc, #96]	@ (8001448 <MX_I2C1_Init+0x74>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013ea:	4b17      	ldr	r3, [pc, #92]	@ (8001448 <MX_I2C1_Init+0x74>)
 80013ec:	2201      	movs	r2, #1
 80013ee:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013f0:	4b15      	ldr	r3, [pc, #84]	@ (8001448 <MX_I2C1_Init+0x74>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80013f6:	4b14      	ldr	r3, [pc, #80]	@ (8001448 <MX_I2C1_Init+0x74>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013fc:	4b12      	ldr	r3, [pc, #72]	@ (8001448 <MX_I2C1_Init+0x74>)
 80013fe:	2200      	movs	r2, #0
 8001400:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001402:	4b11      	ldr	r3, [pc, #68]	@ (8001448 <MX_I2C1_Init+0x74>)
 8001404:	2200      	movs	r2, #0
 8001406:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001408:	4b0f      	ldr	r3, [pc, #60]	@ (8001448 <MX_I2C1_Init+0x74>)
 800140a:	2200      	movs	r2, #0
 800140c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800140e:	480e      	ldr	r0, [pc, #56]	@ (8001448 <MX_I2C1_Init+0x74>)
 8001410:	f002 fb9c 	bl	8003b4c <HAL_I2C_Init>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800141a:	f000 fa37 	bl	800188c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800141e:	2100      	movs	r1, #0
 8001420:	4809      	ldr	r0, [pc, #36]	@ (8001448 <MX_I2C1_Init+0x74>)
 8001422:	f002 ff61 	bl	80042e8 <HAL_I2CEx_ConfigAnalogFilter>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800142c:	f000 fa2e 	bl	800188c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001430:	2100      	movs	r1, #0
 8001432:	4805      	ldr	r0, [pc, #20]	@ (8001448 <MX_I2C1_Init+0x74>)
 8001434:	f002 ffa3 	bl	800437e <HAL_I2CEx_ConfigDigitalFilter>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800143e:	f000 fa25 	bl	800188c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	200000f4 	.word	0x200000f4
 800144c:	40005400 	.word	0x40005400
 8001450:	10d19ce4 	.word	0x10d19ce4

08001454 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b08a      	sub	sp, #40	@ 0x28
 8001458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800145a:	f107 031c 	add.w	r3, r7, #28
 800145e:	2200      	movs	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	605a      	str	r2, [r3, #4]
 8001464:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001466:	463b      	mov	r3, r7
 8001468:	2200      	movs	r2, #0
 800146a:	601a      	str	r2, [r3, #0]
 800146c:	605a      	str	r2, [r3, #4]
 800146e:	609a      	str	r2, [r3, #8]
 8001470:	60da      	str	r2, [r3, #12]
 8001472:	611a      	str	r2, [r3, #16]
 8001474:	615a      	str	r2, [r3, #20]
 8001476:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001478:	4b22      	ldr	r3, [pc, #136]	@ (8001504 <MX_TIM2_Init+0xb0>)
 800147a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800147e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 160-1;
 8001480:	4b20      	ldr	r3, [pc, #128]	@ (8001504 <MX_TIM2_Init+0xb0>)
 8001482:	229f      	movs	r2, #159	@ 0x9f
 8001484:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001486:	4b1f      	ldr	r3, [pc, #124]	@ (8001504 <MX_TIM2_Init+0xb0>)
 8001488:	2200      	movs	r2, #0
 800148a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000-1;
 800148c:	4b1d      	ldr	r3, [pc, #116]	@ (8001504 <MX_TIM2_Init+0xb0>)
 800148e:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001492:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001494:	4b1b      	ldr	r3, [pc, #108]	@ (8001504 <MX_TIM2_Init+0xb0>)
 8001496:	2200      	movs	r2, #0
 8001498:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800149a:	4b1a      	ldr	r3, [pc, #104]	@ (8001504 <MX_TIM2_Init+0xb0>)
 800149c:	2200      	movs	r2, #0
 800149e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80014a0:	4818      	ldr	r0, [pc, #96]	@ (8001504 <MX_TIM2_Init+0xb0>)
 80014a2:	f004 fad9 	bl	8005a58 <HAL_TIM_PWM_Init>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80014ac:	f000 f9ee 	bl	800188c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014b0:	2300      	movs	r3, #0
 80014b2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014b4:	2300      	movs	r3, #0
 80014b6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014b8:	f107 031c 	add.w	r3, r7, #28
 80014bc:	4619      	mov	r1, r3
 80014be:	4811      	ldr	r0, [pc, #68]	@ (8001504 <MX_TIM2_Init+0xb0>)
 80014c0:	f005 f8de 	bl	8006680 <HAL_TIMEx_MasterConfigSynchronization>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80014ca:	f000 f9df 	bl	800188c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014ce:	2360      	movs	r3, #96	@ 0x60
 80014d0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80014d6:	2300      	movs	r3, #0
 80014d8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014da:	2300      	movs	r3, #0
 80014dc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014de:	463b      	mov	r3, r7
 80014e0:	2204      	movs	r2, #4
 80014e2:	4619      	mov	r1, r3
 80014e4:	4807      	ldr	r0, [pc, #28]	@ (8001504 <MX_TIM2_Init+0xb0>)
 80014e6:	f004 fc15 	bl	8005d14 <HAL_TIM_PWM_ConfigChannel>
 80014ea:	4603      	mov	r3, r0
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d001      	beq.n	80014f4 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80014f0:	f000 f9cc 	bl	800188c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80014f4:	4803      	ldr	r0, [pc, #12]	@ (8001504 <MX_TIM2_Init+0xb0>)
 80014f6:	f000 fad7 	bl	8001aa8 <HAL_TIM_MspPostInit>

}
 80014fa:	bf00      	nop
 80014fc:	3728      	adds	r7, #40	@ 0x28
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	20000148 	.word	0x20000148

08001508 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800150c:	4b14      	ldr	r3, [pc, #80]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 800150e:	4a15      	ldr	r2, [pc, #84]	@ (8001564 <MX_USART2_UART_Init+0x5c>)
 8001510:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001512:	4b13      	ldr	r3, [pc, #76]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 8001514:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001518:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800151a:	4b11      	ldr	r3, [pc, #68]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 800151c:	2200      	movs	r2, #0
 800151e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001520:	4b0f      	ldr	r3, [pc, #60]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 8001522:	2200      	movs	r2, #0
 8001524:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001526:	4b0e      	ldr	r3, [pc, #56]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 8001528:	2200      	movs	r2, #0
 800152a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800152c:	4b0c      	ldr	r3, [pc, #48]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 800152e:	220c      	movs	r2, #12
 8001530:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001532:	4b0b      	ldr	r3, [pc, #44]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 8001534:	2200      	movs	r2, #0
 8001536:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001538:	4b09      	ldr	r3, [pc, #36]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 800153a:	2200      	movs	r2, #0
 800153c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800153e:	4b08      	ldr	r3, [pc, #32]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 8001540:	2200      	movs	r2, #0
 8001542:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001544:	4b06      	ldr	r3, [pc, #24]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 8001546:	2200      	movs	r2, #0
 8001548:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800154a:	4805      	ldr	r0, [pc, #20]	@ (8001560 <MX_USART2_UART_Init+0x58>)
 800154c:	f005 f920 	bl	8006790 <HAL_UART_Init>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001556:	f000 f999 	bl	800188c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800155a:	bf00      	nop
 800155c:	bd80      	pop	{r7, pc}
 800155e:	bf00      	nop
 8001560:	20000194 	.word	0x20000194
 8001564:	40004400 	.word	0x40004400

08001568 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b08a      	sub	sp, #40	@ 0x28
 800156c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800156e:	f107 0314 	add.w	r3, r7, #20
 8001572:	2200      	movs	r2, #0
 8001574:	601a      	str	r2, [r3, #0]
 8001576:	605a      	str	r2, [r3, #4]
 8001578:	609a      	str	r2, [r3, #8]
 800157a:	60da      	str	r2, [r3, #12]
 800157c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800157e:	4b3d      	ldr	r3, [pc, #244]	@ (8001674 <MX_GPIO_Init+0x10c>)
 8001580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001582:	4a3c      	ldr	r2, [pc, #240]	@ (8001674 <MX_GPIO_Init+0x10c>)
 8001584:	f043 0304 	orr.w	r3, r3, #4
 8001588:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800158a:	4b3a      	ldr	r3, [pc, #232]	@ (8001674 <MX_GPIO_Init+0x10c>)
 800158c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800158e:	f003 0304 	and.w	r3, r3, #4
 8001592:	613b      	str	r3, [r7, #16]
 8001594:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001596:	4b37      	ldr	r3, [pc, #220]	@ (8001674 <MX_GPIO_Init+0x10c>)
 8001598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800159a:	4a36      	ldr	r2, [pc, #216]	@ (8001674 <MX_GPIO_Init+0x10c>)
 800159c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015a2:	4b34      	ldr	r3, [pc, #208]	@ (8001674 <MX_GPIO_Init+0x10c>)
 80015a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015aa:	60fb      	str	r3, [r7, #12]
 80015ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ae:	4b31      	ldr	r3, [pc, #196]	@ (8001674 <MX_GPIO_Init+0x10c>)
 80015b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b2:	4a30      	ldr	r2, [pc, #192]	@ (8001674 <MX_GPIO_Init+0x10c>)
 80015b4:	f043 0301 	orr.w	r3, r3, #1
 80015b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015ba:	4b2e      	ldr	r3, [pc, #184]	@ (8001674 <MX_GPIO_Init+0x10c>)
 80015bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015be:	f003 0301 	and.w	r3, r3, #1
 80015c2:	60bb      	str	r3, [r7, #8]
 80015c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c6:	4b2b      	ldr	r3, [pc, #172]	@ (8001674 <MX_GPIO_Init+0x10c>)
 80015c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015ca:	4a2a      	ldr	r2, [pc, #168]	@ (8001674 <MX_GPIO_Init+0x10c>)
 80015cc:	f043 0302 	orr.w	r3, r3, #2
 80015d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015d2:	4b28      	ldr	r3, [pc, #160]	@ (8001674 <MX_GPIO_Init+0x10c>)
 80015d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	607b      	str	r3, [r7, #4]
 80015dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80015de:	2200      	movs	r2, #0
 80015e0:	2120      	movs	r1, #32
 80015e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015e6:	f002 fa99 	bl	8003b1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80015ea:	2200      	movs	r2, #0
 80015ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015f0:	4821      	ldr	r0, [pc, #132]	@ (8001678 <MX_GPIO_Init+0x110>)
 80015f2:	f002 fa93 	bl	8003b1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80015f6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80015fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015fc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001600:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001602:	2300      	movs	r3, #0
 8001604:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001606:	f107 0314 	add.w	r3, r7, #20
 800160a:	4619      	mov	r1, r3
 800160c:	481b      	ldr	r0, [pc, #108]	@ (800167c <MX_GPIO_Init+0x114>)
 800160e:	f002 f8c3 	bl	8003798 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001612:	2320      	movs	r3, #32
 8001614:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001616:	2301      	movs	r3, #1
 8001618:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161e:	2300      	movs	r3, #0
 8001620:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001622:	f107 0314 	add.w	r3, r7, #20
 8001626:	4619      	mov	r1, r3
 8001628:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800162c:	f002 f8b4 	bl	8003798 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 8001630:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8001634:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001636:	2300      	movs	r3, #0
 8001638:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800163a:	2300      	movs	r3, #0
 800163c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800163e:	f107 0314 	add.w	r3, r7, #20
 8001642:	4619      	mov	r1, r3
 8001644:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001648:	f002 f8a6 	bl	8003798 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800164c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001650:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001652:	2301      	movs	r3, #1
 8001654:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001656:	2300      	movs	r3, #0
 8001658:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800165a:	2300      	movs	r3, #0
 800165c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800165e:	f107 0314 	add.w	r3, r7, #20
 8001662:	4619      	mov	r1, r3
 8001664:	4804      	ldr	r0, [pc, #16]	@ (8001678 <MX_GPIO_Init+0x110>)
 8001666:	f002 f897 	bl	8003798 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800166a:	bf00      	nop
 800166c:	3728      	adds	r7, #40	@ 0x28
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	40021000 	.word	0x40021000
 8001678:	48000400 	.word	0x48000400
 800167c:	48000800 	.word	0x48000800

08001680 <angle>:

/* USER CODE BEGIN 4 */
int angle(int val){
 8001680:	b480      	push	{r7}
 8001682:	b085      	sub	sp, #20
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
	int per_deg = 5.55;  //pulse value for 1 Rotation
 8001688:	2305      	movs	r3, #5
 800168a:	60fb      	str	r3, [r7, #12]
	int pulse = 250 + (val * per_deg);  // calculate pulse value, starting from 25
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	68fa      	ldr	r2, [r7, #12]
 8001690:	fb02 f303 	mul.w	r3, r2, r3
 8001694:	33fa      	adds	r3, #250	@ 0xfa
 8001696:	60bb      	str	r3, [r7, #8]
	return pulse;
 8001698:	68bb      	ldr	r3, [r7, #8]
}
 800169a:	4618      	mov	r0, r3
 800169c:	3714      	adds	r7, #20
 800169e:	46bd      	mov	sp, r7
 80016a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a4:	4770      	bx	lr
	...

080016a8 <temp>:

void temp(){
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b08a      	sub	sp, #40	@ 0x28
 80016ac:	af00      	add	r7, sp, #0
	  // value variable store the temperature value
	  int adc_value, value;
	  // store the converted voltage value from analog value
	  float voltage;

	  int calibration_offset = 20;  // Calibrate the difference between measured temperature and actual temperature
 80016ae:	2314      	movs	r3, #20
 80016b0:	627b      	str	r3, [r7, #36]	@ 0x24

	  int calibration_factor = 100; //10 mV per C, the factor will be 100 (1V = 1000 mV)
 80016b2:	2364      	movs	r3, #100	@ 0x64
 80016b4:	623b      	str	r3, [r7, #32]
    // start ADC convertion
	  HAL_ADC_Start(&hadc1);
 80016b6:	4832      	ldr	r0, [pc, #200]	@ (8001780 <temp+0xd8>)
 80016b8:	f000 ff4a 	bl	8002550 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 100);
 80016bc:	2164      	movs	r1, #100	@ 0x64
 80016be:	4830      	ldr	r0, [pc, #192]	@ (8001780 <temp+0xd8>)
 80016c0:	f001 f834 	bl	800272c <HAL_ADC_PollForConversion>
	  adc_value = HAL_ADC_GetValue(&hadc1);
 80016c4:	482e      	ldr	r0, [pc, #184]	@ (8001780 <temp+0xd8>)
 80016c6:	f001 f909 	bl	80028dc <HAL_ADC_GetValue>
 80016ca:	4603      	mov	r3, r0
 80016cc:	61fb      	str	r3, [r7, #28]
	  HAL_ADC_Stop(&hadc1);
 80016ce:	482c      	ldr	r0, [pc, #176]	@ (8001780 <temp+0xd8>)
 80016d0:	f000 fff8 	bl	80026c4 <HAL_ADC_Stop>

	  if (HAL_GetTick() - previousTime >= 3000) {
 80016d4:	f000 fb8a 	bl	8001dec <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	4b2a      	ldr	r3, [pc, #168]	@ (8001784 <temp+0xdc>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d942      	bls.n	800176e <temp+0xc6>
		  previousTime = HAL_GetTick();
 80016e8:	f000 fb80 	bl	8001dec <HAL_GetTick>
 80016ec:	4603      	mov	r3, r0
 80016ee:	4a25      	ldr	r2, [pc, #148]	@ (8001784 <temp+0xdc>)
 80016f0:	6013      	str	r3, [r2, #0]
		  voltage = (adc_value * 3.3) / 4096;
 80016f2:	69f8      	ldr	r0, [r7, #28]
 80016f4:	f7fe ff0e 	bl	8000514 <__aeabi_i2d>
 80016f8:	a31f      	add	r3, pc, #124	@ (adr r3, 8001778 <temp+0xd0>)
 80016fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016fe:	f7fe ff73 	bl	80005e8 <__aeabi_dmul>
 8001702:	4602      	mov	r2, r0
 8001704:	460b      	mov	r3, r1
 8001706:	4610      	mov	r0, r2
 8001708:	4619      	mov	r1, r3
 800170a:	f04f 0200 	mov.w	r2, #0
 800170e:	4b1e      	ldr	r3, [pc, #120]	@ (8001788 <temp+0xe0>)
 8001710:	f7ff f894 	bl	800083c <__aeabi_ddiv>
 8001714:	4602      	mov	r2, r0
 8001716:	460b      	mov	r3, r1
 8001718:	4610      	mov	r0, r2
 800171a:	4619      	mov	r1, r3
 800171c:	f7ff f976 	bl	8000a0c <__aeabi_d2f>
 8001720:	4603      	mov	r3, r0
 8001722:	61bb      	str	r3, [r7, #24]
		  value = (voltage * calibration_factor) - calibration_offset;
 8001724:	6a3b      	ldr	r3, [r7, #32]
 8001726:	ee07 3a90 	vmov	s15, r3
 800172a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800172e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001732:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001738:	ee07 3a90 	vmov	s15, r3
 800173c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001740:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001744:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001748:	ee17 3a90 	vmov	r3, s15
 800174c:	617b      	str	r3, [r7, #20]

		  char message[20];
		  sprintf(message, "Temp: %d C \n\r", value);
 800174e:	463b      	mov	r3, r7
 8001750:	697a      	ldr	r2, [r7, #20]
 8001752:	490e      	ldr	r1, [pc, #56]	@ (800178c <temp+0xe4>)
 8001754:	4618      	mov	r0, r3
 8001756:	f005 fd3d 	bl	80071d4 <siprintf>

		  LCD_Clear();
 800175a:	f7ff fbc1 	bl	8000ee0 <LCD_Clear>
		  LCD_SetCursor(0, 0);
 800175e:	2100      	movs	r1, #0
 8001760:	2000      	movs	r0, #0
 8001762:	f7ff fbd3 	bl	8000f0c <LCD_SetCursor>
		  LCD_Print(message);
 8001766:	463b      	mov	r3, r7
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff fc57 	bl	800101c <LCD_Print>
	  }
}
 800176e:	bf00      	nop
 8001770:	3728      	adds	r7, #40	@ 0x28
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	66666666 	.word	0x66666666
 800177c:	400a6666 	.word	0x400a6666
 8001780:	20000090 	.word	0x20000090
 8001784:	2000021c 	.word	0x2000021c
 8001788:	40b00000 	.word	0x40b00000
 800178c:	08007b3c 	.word	0x08007b3c

08001790 <light>:

void light(){
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
	  // Replace HAL_Delay(5000) with non-blocking delay
	  if ((HAL_GetTick() - ledPreviousTime >= 5000)||(!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8))) {
 8001794:	f000 fb2a 	bl	8001dec <HAL_GetTick>
 8001798:	4602      	mov	r2, r0
 800179a:	4b1d      	ldr	r3, [pc, #116]	@ (8001810 <light+0x80>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	f241 3287 	movw	r2, #4999	@ 0x1387
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d808      	bhi.n	80017ba <light+0x2a>
 80017a8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017b0:	f002 f99c 	bl	8003aec <HAL_GPIO_ReadPin>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d11b      	bne.n	80017f2 <light+0x62>
		if (HAL_GetTick() - ledPreviousTime >= 5000) {
 80017ba:	f000 fb17 	bl	8001dec <HAL_GetTick>
 80017be:	4602      	mov	r2, r0
 80017c0:	4b13      	ldr	r3, [pc, #76]	@ (8001810 <light+0x80>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	f241 3287 	movw	r2, #4999	@ 0x1387
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d91e      	bls.n	800180c <light+0x7c>
		ledPreviousTime = HAL_GetTick();
 80017ce:	f000 fb0d 	bl	8001dec <HAL_GetTick>
 80017d2:	4603      	mov	r3, r0
 80017d4:	4a0e      	ldr	r2, [pc, #56]	@ (8001810 <light+0x80>)
 80017d6:	6013      	str	r3, [r2, #0]
		// Check user button on GPIOA, GPIO_PIN_8
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 80017d8:	2200      	movs	r2, #0
 80017da:	2120      	movs	r1, #32
 80017dc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017e0:	f002 f99c 	bl	8003b1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);}}
 80017e4:	2201      	movs	r2, #1
 80017e6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017ea:	480a      	ldr	r0, [pc, #40]	@ (8001814 <light+0x84>)
 80017ec:	f002 f996 	bl	8003b1c <HAL_GPIO_WritePin>
		if (HAL_GetTick() - ledPreviousTime >= 5000) {
 80017f0:	e00c      	b.n	800180c <light+0x7c>
	  else {
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80017f2:	2201      	movs	r2, #1
 80017f4:	2120      	movs	r1, #32
 80017f6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017fa:	f002 f98f 	bl	8003b1c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 80017fe:	2200      	movs	r2, #0
 8001800:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001804:	4803      	ldr	r0, [pc, #12]	@ (8001814 <light+0x84>)
 8001806:	f002 f989 	bl	8003b1c <HAL_GPIO_WritePin>
	  }
}
 800180a:	bf00      	nop
 800180c:	bf00      	nop
 800180e:	bd80      	pop	{r7, pc}
 8001810:	20000220 	.word	0x20000220
 8001814:	48000400 	.word	0x48000400

08001818 <door>:

void door(){
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
	  // Servo angle control with non-blocking delay
	  // Check if object is detected by the IR sensor (connected to GPIOA, GPIO_PIN_6)
	  if ((HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6))||(HAL_GetTick() - servoPreviousTime >= 5000)){
 800181c:	2140      	movs	r1, #64	@ 0x40
 800181e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001822:	f002 f963 	bl	8003aec <HAL_GPIO_ReadPin>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d109      	bne.n	8001840 <door+0x28>
 800182c:	f000 fade 	bl	8001dec <HAL_GetTick>
 8001830:	4602      	mov	r2, r0
 8001832:	4b14      	ldr	r3, [pc, #80]	@ (8001884 <door+0x6c>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	1ad3      	subs	r3, r2, r3
 8001838:	f241 3287 	movw	r2, #4999	@ 0x1387
 800183c:	4293      	cmp	r3, r2
 800183e:	d916      	bls.n	800186e <door+0x56>
	      // If it's time to rotate the servo or the servo is already at 180 degrees
	      if (HAL_GetTick() - servoPreviousTime >= 5000) {
 8001840:	f000 fad4 	bl	8001dec <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	4b0f      	ldr	r3, [pc, #60]	@ (8001884 <door+0x6c>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001850:	4293      	cmp	r3, r2
 8001852:	d914      	bls.n	800187e <door+0x66>
	          servoPreviousTime = HAL_GetTick();  // Reset the timer
 8001854:	f000 faca 	bl	8001dec <HAL_GetTick>
 8001858:	4603      	mov	r3, r0
 800185a:	4a0a      	ldr	r2, [pc, #40]	@ (8001884 <door+0x6c>)
 800185c:	6013      	str	r3, [r2, #0]
	          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, angle(180));  // Set servo to 180 degrees
 800185e:	20b4      	movs	r0, #180	@ 0xb4
 8001860:	f7ff ff0e 	bl	8001680 <angle>
 8001864:	4602      	mov	r2, r0
 8001866:	4b08      	ldr	r3, [pc, #32]	@ (8001888 <door+0x70>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	639a      	str	r2, [r3, #56]	@ 0x38
	      if (HAL_GetTick() - servoPreviousTime >= 5000) {
 800186c:	e007      	b.n	800187e <door+0x66>
	      }
	  } else {
	      // No object detected, set the servo to 0 degrees immediately
	      __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, angle(0));
 800186e:	2000      	movs	r0, #0
 8001870:	f7ff ff06 	bl	8001680 <angle>
 8001874:	4602      	mov	r2, r0
 8001876:	4b04      	ldr	r3, [pc, #16]	@ (8001888 <door+0x70>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	639a      	str	r2, [r3, #56]	@ 0x38
	  }
}
 800187c:	bf00      	nop
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	20000224 	.word	0x20000224
 8001888:	20000148 	.word	0x20000148

0800188c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800188c:	b480      	push	{r7}
 800188e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001890:	b672      	cpsid	i
}
 8001892:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001894:	bf00      	nop
 8001896:	e7fd      	b.n	8001894 <Error_Handler+0x8>

08001898 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800189e:	4b0f      	ldr	r3, [pc, #60]	@ (80018dc <HAL_MspInit+0x44>)
 80018a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018a2:	4a0e      	ldr	r2, [pc, #56]	@ (80018dc <HAL_MspInit+0x44>)
 80018a4:	f043 0301 	orr.w	r3, r3, #1
 80018a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80018aa:	4b0c      	ldr	r3, [pc, #48]	@ (80018dc <HAL_MspInit+0x44>)
 80018ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	607b      	str	r3, [r7, #4]
 80018b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b6:	4b09      	ldr	r3, [pc, #36]	@ (80018dc <HAL_MspInit+0x44>)
 80018b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ba:	4a08      	ldr	r2, [pc, #32]	@ (80018dc <HAL_MspInit+0x44>)
 80018bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80018c2:	4b06      	ldr	r3, [pc, #24]	@ (80018dc <HAL_MspInit+0x44>)
 80018c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ca:	603b      	str	r3, [r7, #0]
 80018cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018ce:	bf00      	nop
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
 80018da:	bf00      	nop
 80018dc:	40021000 	.word	0x40021000

080018e0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b0ac      	sub	sp, #176	@ 0xb0
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]
 80018f0:	605a      	str	r2, [r3, #4]
 80018f2:	609a      	str	r2, [r3, #8]
 80018f4:	60da      	str	r2, [r3, #12]
 80018f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	2288      	movs	r2, #136	@ 0x88
 80018fe:	2100      	movs	r1, #0
 8001900:	4618      	mov	r0, r3
 8001902:	f005 fc89 	bl	8007218 <memset>
  if(hadc->Instance==ADC1)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a27      	ldr	r2, [pc, #156]	@ (80019a8 <HAL_ADC_MspInit+0xc8>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d147      	bne.n	80019a0 <HAL_ADC_MspInit+0xc0>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001910:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001914:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001916:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800191a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 800191e:	2302      	movs	r3, #2
 8001920:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001922:	2301      	movs	r3, #1
 8001924:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001926:	2308      	movs	r3, #8
 8001928:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800192a:	2307      	movs	r3, #7
 800192c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800192e:	2302      	movs	r3, #2
 8001930:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001932:	2302      	movs	r3, #2
 8001934:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001936:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800193a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800193c:	f107 0314 	add.w	r3, r7, #20
 8001940:	4618      	mov	r0, r3
 8001942:	f003 fbcd 	bl	80050e0 <HAL_RCCEx_PeriphCLKConfig>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d001      	beq.n	8001950 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 800194c:	f7ff ff9e 	bl	800188c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001950:	4b16      	ldr	r3, [pc, #88]	@ (80019ac <HAL_ADC_MspInit+0xcc>)
 8001952:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001954:	4a15      	ldr	r2, [pc, #84]	@ (80019ac <HAL_ADC_MspInit+0xcc>)
 8001956:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800195a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800195c:	4b13      	ldr	r3, [pc, #76]	@ (80019ac <HAL_ADC_MspInit+0xcc>)
 800195e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001960:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001964:	613b      	str	r3, [r7, #16]
 8001966:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001968:	4b10      	ldr	r3, [pc, #64]	@ (80019ac <HAL_ADC_MspInit+0xcc>)
 800196a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800196c:	4a0f      	ldr	r2, [pc, #60]	@ (80019ac <HAL_ADC_MspInit+0xcc>)
 800196e:	f043 0301 	orr.w	r3, r3, #1
 8001972:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001974:	4b0d      	ldr	r3, [pc, #52]	@ (80019ac <HAL_ADC_MspInit+0xcc>)
 8001976:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001978:	f003 0301 	and.w	r3, r3, #1
 800197c:	60fb      	str	r3, [r7, #12]
 800197e:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001980:	2301      	movs	r3, #1
 8001982:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001986:	230b      	movs	r3, #11
 8001988:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001992:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001996:	4619      	mov	r1, r3
 8001998:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800199c:	f001 fefc 	bl	8003798 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80019a0:	bf00      	nop
 80019a2:	37b0      	adds	r7, #176	@ 0xb0
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	50040000 	.word	0x50040000
 80019ac:	40021000 	.word	0x40021000

080019b0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b0ac      	sub	sp, #176	@ 0xb0
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019c8:	f107 0314 	add.w	r3, r7, #20
 80019cc:	2288      	movs	r2, #136	@ 0x88
 80019ce:	2100      	movs	r1, #0
 80019d0:	4618      	mov	r0, r3
 80019d2:	f005 fc21 	bl	8007218 <memset>
  if(hi2c->Instance==I2C1)
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	4a21      	ldr	r2, [pc, #132]	@ (8001a60 <HAL_I2C_MspInit+0xb0>)
 80019dc:	4293      	cmp	r3, r2
 80019de:	d13b      	bne.n	8001a58 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80019e0:	2340      	movs	r3, #64	@ 0x40
 80019e2:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80019e4:	2300      	movs	r3, #0
 80019e6:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019e8:	f107 0314 	add.w	r3, r7, #20
 80019ec:	4618      	mov	r0, r3
 80019ee:	f003 fb77 	bl	80050e0 <HAL_RCCEx_PeriphCLKConfig>
 80019f2:	4603      	mov	r3, r0
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d001      	beq.n	80019fc <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80019f8:	f7ff ff48 	bl	800188c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019fc:	4b19      	ldr	r3, [pc, #100]	@ (8001a64 <HAL_I2C_MspInit+0xb4>)
 80019fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a00:	4a18      	ldr	r2, [pc, #96]	@ (8001a64 <HAL_I2C_MspInit+0xb4>)
 8001a02:	f043 0302 	orr.w	r3, r3, #2
 8001a06:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a08:	4b16      	ldr	r3, [pc, #88]	@ (8001a64 <HAL_I2C_MspInit+0xb4>)
 8001a0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a0c:	f003 0302 	and.w	r3, r3, #2
 8001a10:	613b      	str	r3, [r7, #16]
 8001a12:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a14:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a1c:	2312      	movs	r3, #18
 8001a1e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a22:	2300      	movs	r3, #0
 8001a24:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a2e:	2304      	movs	r3, #4
 8001a30:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a34:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001a38:	4619      	mov	r1, r3
 8001a3a:	480b      	ldr	r0, [pc, #44]	@ (8001a68 <HAL_I2C_MspInit+0xb8>)
 8001a3c:	f001 feac 	bl	8003798 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a40:	4b08      	ldr	r3, [pc, #32]	@ (8001a64 <HAL_I2C_MspInit+0xb4>)
 8001a42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a44:	4a07      	ldr	r2, [pc, #28]	@ (8001a64 <HAL_I2C_MspInit+0xb4>)
 8001a46:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a4c:	4b05      	ldr	r3, [pc, #20]	@ (8001a64 <HAL_I2C_MspInit+0xb4>)
 8001a4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a50:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a54:	60fb      	str	r3, [r7, #12]
 8001a56:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a58:	bf00      	nop
 8001a5a:	37b0      	adds	r7, #176	@ 0xb0
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40005400 	.word	0x40005400
 8001a64:	40021000 	.word	0x40021000
 8001a68:	48000400 	.word	0x48000400

08001a6c <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b085      	sub	sp, #20
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a7c:	d10b      	bne.n	8001a96 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a7e:	4b09      	ldr	r3, [pc, #36]	@ (8001aa4 <HAL_TIM_PWM_MspInit+0x38>)
 8001a80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a82:	4a08      	ldr	r2, [pc, #32]	@ (8001aa4 <HAL_TIM_PWM_MspInit+0x38>)
 8001a84:	f043 0301 	orr.w	r3, r3, #1
 8001a88:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a8a:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <HAL_TIM_PWM_MspInit+0x38>)
 8001a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a8e:	f003 0301 	and.w	r3, r3, #1
 8001a92:	60fb      	str	r3, [r7, #12]
 8001a94:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001a96:	bf00      	nop
 8001a98:	3714      	adds	r7, #20
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	40021000 	.word	0x40021000

08001aa8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b088      	sub	sp, #32
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab0:	f107 030c 	add.w	r3, r7, #12
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	605a      	str	r2, [r3, #4]
 8001aba:	609a      	str	r2, [r3, #8]
 8001abc:	60da      	str	r2, [r3, #12]
 8001abe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ac8:	d11c      	bne.n	8001b04 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aca:	4b10      	ldr	r3, [pc, #64]	@ (8001b0c <HAL_TIM_MspPostInit+0x64>)
 8001acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ace:	4a0f      	ldr	r2, [pc, #60]	@ (8001b0c <HAL_TIM_MspPostInit+0x64>)
 8001ad0:	f043 0301 	orr.w	r3, r3, #1
 8001ad4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8001b0c <HAL_TIM_MspPostInit+0x64>)
 8001ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ada:	f003 0301 	and.w	r3, r3, #1
 8001ade:	60bb      	str	r3, [r7, #8]
 8001ae0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae6:	2302      	movs	r3, #2
 8001ae8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aea:	2300      	movs	r3, #0
 8001aec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aee:	2300      	movs	r3, #0
 8001af0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001af2:	2301      	movs	r3, #1
 8001af4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001af6:	f107 030c 	add.w	r3, r7, #12
 8001afa:	4619      	mov	r1, r3
 8001afc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b00:	f001 fe4a 	bl	8003798 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001b04:	bf00      	nop
 8001b06:	3720      	adds	r7, #32
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	40021000 	.word	0x40021000

08001b10 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b0ac      	sub	sp, #176	@ 0xb0
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b18:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	601a      	str	r2, [r3, #0]
 8001b20:	605a      	str	r2, [r3, #4]
 8001b22:	609a      	str	r2, [r3, #8]
 8001b24:	60da      	str	r2, [r3, #12]
 8001b26:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b28:	f107 0314 	add.w	r3, r7, #20
 8001b2c:	2288      	movs	r2, #136	@ 0x88
 8001b2e:	2100      	movs	r1, #0
 8001b30:	4618      	mov	r0, r3
 8001b32:	f005 fb71 	bl	8007218 <memset>
  if(huart->Instance==USART2)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	4a21      	ldr	r2, [pc, #132]	@ (8001bc0 <HAL_UART_MspInit+0xb0>)
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d13b      	bne.n	8001bb8 <HAL_UART_MspInit+0xa8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001b40:	2302      	movs	r3, #2
 8001b42:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001b44:	2300      	movs	r3, #0
 8001b46:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b48:	f107 0314 	add.w	r3, r7, #20
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f003 fac7 	bl	80050e0 <HAL_RCCEx_PeriphCLKConfig>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001b58:	f7ff fe98 	bl	800188c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b5c:	4b19      	ldr	r3, [pc, #100]	@ (8001bc4 <HAL_UART_MspInit+0xb4>)
 8001b5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b60:	4a18      	ldr	r2, [pc, #96]	@ (8001bc4 <HAL_UART_MspInit+0xb4>)
 8001b62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b66:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b68:	4b16      	ldr	r3, [pc, #88]	@ (8001bc4 <HAL_UART_MspInit+0xb4>)
 8001b6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b70:	613b      	str	r3, [r7, #16]
 8001b72:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b74:	4b13      	ldr	r3, [pc, #76]	@ (8001bc4 <HAL_UART_MspInit+0xb4>)
 8001b76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b78:	4a12      	ldr	r2, [pc, #72]	@ (8001bc4 <HAL_UART_MspInit+0xb4>)
 8001b7a:	f043 0301 	orr.w	r3, r3, #1
 8001b7e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b80:	4b10      	ldr	r3, [pc, #64]	@ (8001bc4 <HAL_UART_MspInit+0xb4>)
 8001b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b84:	f003 0301 	and.w	r3, r3, #1
 8001b88:	60fb      	str	r3, [r7, #12]
 8001b8a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b8c:	230c      	movs	r3, #12
 8001b8e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b92:	2302      	movs	r3, #2
 8001b94:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ba4:	2307      	movs	r3, #7
 8001ba6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001baa:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001bae:	4619      	mov	r1, r3
 8001bb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001bb4:	f001 fdf0 	bl	8003798 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001bb8:	bf00      	nop
 8001bba:	37b0      	adds	r7, #176	@ 0xb0
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	40004400 	.word	0x40004400
 8001bc4:	40021000 	.word	0x40021000

08001bc8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bcc:	bf00      	nop
 8001bce:	e7fd      	b.n	8001bcc <NMI_Handler+0x4>

08001bd0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bd4:	bf00      	nop
 8001bd6:	e7fd      	b.n	8001bd4 <HardFault_Handler+0x4>

08001bd8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bdc:	bf00      	nop
 8001bde:	e7fd      	b.n	8001bdc <MemManage_Handler+0x4>

08001be0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001be4:	bf00      	nop
 8001be6:	e7fd      	b.n	8001be4 <BusFault_Handler+0x4>

08001be8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bec:	bf00      	nop
 8001bee:	e7fd      	b.n	8001bec <UsageFault_Handler+0x4>

08001bf0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr

08001bfe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c1e:	f000 f8d1 	bl	8001dc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
	...

08001c28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b086      	sub	sp, #24
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c30:	4a14      	ldr	r2, [pc, #80]	@ (8001c84 <_sbrk+0x5c>)
 8001c32:	4b15      	ldr	r3, [pc, #84]	@ (8001c88 <_sbrk+0x60>)
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c3c:	4b13      	ldr	r3, [pc, #76]	@ (8001c8c <_sbrk+0x64>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d102      	bne.n	8001c4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c44:	4b11      	ldr	r3, [pc, #68]	@ (8001c8c <_sbrk+0x64>)
 8001c46:	4a12      	ldr	r2, [pc, #72]	@ (8001c90 <_sbrk+0x68>)
 8001c48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c4a:	4b10      	ldr	r3, [pc, #64]	@ (8001c8c <_sbrk+0x64>)
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4413      	add	r3, r2
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d207      	bcs.n	8001c68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c58:	f005 fae6 	bl	8007228 <__errno>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	220c      	movs	r2, #12
 8001c60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c62:	f04f 33ff 	mov.w	r3, #4294967295
 8001c66:	e009      	b.n	8001c7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c68:	4b08      	ldr	r3, [pc, #32]	@ (8001c8c <_sbrk+0x64>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c6e:	4b07      	ldr	r3, [pc, #28]	@ (8001c8c <_sbrk+0x64>)
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4413      	add	r3, r2
 8001c76:	4a05      	ldr	r2, [pc, #20]	@ (8001c8c <_sbrk+0x64>)
 8001c78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c7a:	68fb      	ldr	r3, [r7, #12]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3718      	adds	r7, #24
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20018000 	.word	0x20018000
 8001c88:	00000400 	.word	0x00000400
 8001c8c:	20000228 	.word	0x20000228
 8001c90:	20000378 	.word	0x20000378

08001c94 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c98:	4b06      	ldr	r3, [pc, #24]	@ (8001cb4 <SystemInit+0x20>)
 8001c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c9e:	4a05      	ldr	r2, [pc, #20]	@ (8001cb4 <SystemInit+0x20>)
 8001ca0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ca4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	e000ed00 	.word	0xe000ed00

08001cb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001cb8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001cf0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001cbc:	f7ff ffea 	bl	8001c94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cc0:	480c      	ldr	r0, [pc, #48]	@ (8001cf4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001cc2:	490d      	ldr	r1, [pc, #52]	@ (8001cf8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001cc4:	4a0d      	ldr	r2, [pc, #52]	@ (8001cfc <LoopForever+0xe>)
  movs r3, #0
 8001cc6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cc8:	e002      	b.n	8001cd0 <LoopCopyDataInit>

08001cca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ccc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cce:	3304      	adds	r3, #4

08001cd0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cd0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cd2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cd4:	d3f9      	bcc.n	8001cca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cd6:	4a0a      	ldr	r2, [pc, #40]	@ (8001d00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cd8:	4c0a      	ldr	r4, [pc, #40]	@ (8001d04 <LoopForever+0x16>)
  movs r3, #0
 8001cda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cdc:	e001      	b.n	8001ce2 <LoopFillZerobss>

08001cde <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cde:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ce0:	3204      	adds	r2, #4

08001ce2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ce2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ce4:	d3fb      	bcc.n	8001cde <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ce6:	f005 faa5 	bl	8007234 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001cea:	f7ff fa87 	bl	80011fc <main>

08001cee <LoopForever>:

LoopForever:
    b LoopForever
 8001cee:	e7fe      	b.n	8001cee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001cf0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001cf4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cf8:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001cfc:	08007bd8 	.word	0x08007bd8
  ldr r2, =_sbss
 8001d00:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001d04:	20000378 	.word	0x20000378

08001d08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d08:	e7fe      	b.n	8001d08 <ADC1_2_IRQHandler>
	...

08001d0c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b082      	sub	sp, #8
 8001d10:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d12:	2300      	movs	r3, #0
 8001d14:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d16:	4b0c      	ldr	r3, [pc, #48]	@ (8001d48 <HAL_Init+0x3c>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a0b      	ldr	r2, [pc, #44]	@ (8001d48 <HAL_Init+0x3c>)
 8001d1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d20:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d22:	2003      	movs	r0, #3
 8001d24:	f001 fd04 	bl	8003730 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d28:	2000      	movs	r0, #0
 8001d2a:	f000 f80f 	bl	8001d4c <HAL_InitTick>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d002      	beq.n	8001d3a <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	71fb      	strb	r3, [r7, #7]
 8001d38:	e001      	b.n	8001d3e <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d3a:	f7ff fdad 	bl	8001898 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d3e:	79fb      	ldrb	r3, [r7, #7]
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3708      	adds	r7, #8
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40022000 	.word	0x40022000

08001d4c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b084      	sub	sp, #16
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d54:	2300      	movs	r3, #0
 8001d56:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d58:	4b17      	ldr	r3, [pc, #92]	@ (8001db8 <HAL_InitTick+0x6c>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d023      	beq.n	8001da8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d60:	4b16      	ldr	r3, [pc, #88]	@ (8001dbc <HAL_InitTick+0x70>)
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	4b14      	ldr	r3, [pc, #80]	@ (8001db8 <HAL_InitTick+0x6c>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	4619      	mov	r1, r3
 8001d6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d72:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d76:	4618      	mov	r0, r3
 8001d78:	f001 fd01 	bl	800377e <HAL_SYSTICK_Config>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d10f      	bne.n	8001da2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	2b0f      	cmp	r3, #15
 8001d86:	d809      	bhi.n	8001d9c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d88:	2200      	movs	r2, #0
 8001d8a:	6879      	ldr	r1, [r7, #4]
 8001d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d90:	f001 fcd9 	bl	8003746 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001d94:	4a0a      	ldr	r2, [pc, #40]	@ (8001dc0 <HAL_InitTick+0x74>)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6013      	str	r3, [r2, #0]
 8001d9a:	e007      	b.n	8001dac <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001d9c:	2301      	movs	r3, #1
 8001d9e:	73fb      	strb	r3, [r7, #15]
 8001da0:	e004      	b.n	8001dac <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	73fb      	strb	r3, [r7, #15]
 8001da6:	e001      	b.n	8001dac <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001dac:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dae:	4618      	mov	r0, r3
 8001db0:	3710      	adds	r7, #16
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	20000018 	.word	0x20000018
 8001dbc:	20000010 	.word	0x20000010
 8001dc0:	20000014 	.word	0x20000014

08001dc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001dc8:	4b06      	ldr	r3, [pc, #24]	@ (8001de4 <HAL_IncTick+0x20>)
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	461a      	mov	r2, r3
 8001dce:	4b06      	ldr	r3, [pc, #24]	@ (8001de8 <HAL_IncTick+0x24>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	4a04      	ldr	r2, [pc, #16]	@ (8001de8 <HAL_IncTick+0x24>)
 8001dd6:	6013      	str	r3, [r2, #0]
}
 8001dd8:	bf00      	nop
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	20000018 	.word	0x20000018
 8001de8:	2000022c 	.word	0x2000022c

08001dec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  return uwTick;
 8001df0:	4b03      	ldr	r3, [pc, #12]	@ (8001e00 <HAL_GetTick+0x14>)
 8001df2:	681b      	ldr	r3, [r3, #0]
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	46bd      	mov	sp, r7
 8001df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfc:	4770      	bx	lr
 8001dfe:	bf00      	nop
 8001e00:	2000022c 	.word	0x2000022c

08001e04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e0c:	f7ff ffee 	bl	8001dec <HAL_GetTick>
 8001e10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e1c:	d005      	beq.n	8001e2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001e48 <HAL_Delay+0x44>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	461a      	mov	r2, r3
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	4413      	add	r3, r2
 8001e28:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e2a:	bf00      	nop
 8001e2c:	f7ff ffde 	bl	8001dec <HAL_GetTick>
 8001e30:	4602      	mov	r2, r0
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	1ad3      	subs	r3, r2, r3
 8001e36:	68fa      	ldr	r2, [r7, #12]
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	d8f7      	bhi.n	8001e2c <HAL_Delay+0x28>
  {
  }
}
 8001e3c:	bf00      	nop
 8001e3e:	bf00      	nop
 8001e40:	3710      	adds	r7, #16
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	20000018 	.word	0x20000018

08001e4c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b083      	sub	sp, #12
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
 8001e54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	431a      	orrs	r2, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	609a      	str	r2, [r3, #8]
}
 8001e66:	bf00      	nop
 8001e68:	370c      	adds	r7, #12
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr

08001e72 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001e72:	b480      	push	{r7}
 8001e74:	b083      	sub	sp, #12
 8001e76:	af00      	add	r7, sp, #0
 8001e78:	6078      	str	r0, [r7, #4]
 8001e7a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	431a      	orrs	r2, r3
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	609a      	str	r2, [r3, #8]
}
 8001e8c:	bf00      	nop
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b087      	sub	sp, #28
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
 8001ec0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	3360      	adds	r3, #96	@ 0x60
 8001ec6:	461a      	mov	r2, r3
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4413      	add	r3, r2
 8001ece:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	4b08      	ldr	r3, [pc, #32]	@ (8001ef8 <LL_ADC_SetOffset+0x44>)
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001ede:	683a      	ldr	r2, [r7, #0]
 8001ee0:	430a      	orrs	r2, r1
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001eec:	bf00      	nop
 8001eee:	371c      	adds	r7, #28
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr
 8001ef8:	03fff000 	.word	0x03fff000

08001efc <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	3360      	adds	r3, #96	@ 0x60
 8001f0a:	461a      	mov	r2, r3
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	009b      	lsls	r3, r3, #2
 8001f10:	4413      	add	r3, r2
 8001f12:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3714      	adds	r7, #20
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b087      	sub	sp, #28
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	60f8      	str	r0, [r7, #12]
 8001f30:	60b9      	str	r1, [r7, #8]
 8001f32:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	3360      	adds	r3, #96	@ 0x60
 8001f38:	461a      	mov	r2, r3
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	009b      	lsls	r3, r3, #2
 8001f3e:	4413      	add	r3, r2
 8001f40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	431a      	orrs	r2, r3
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001f52:	bf00      	nop
 8001f54:	371c      	adds	r7, #28
 8001f56:	46bd      	mov	sp, r7
 8001f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5c:	4770      	bx	lr

08001f5e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	b083      	sub	sp, #12
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d101      	bne.n	8001f76 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001f72:	2301      	movs	r3, #1
 8001f74:	e000      	b.n	8001f78 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001f76:	2300      	movs	r3, #0
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	370c      	adds	r7, #12
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f82:	4770      	bx	lr

08001f84 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b087      	sub	sp, #28
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	3330      	adds	r3, #48	@ 0x30
 8001f94:	461a      	mov	r2, r3
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	0a1b      	lsrs	r3, r3, #8
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	f003 030c 	and.w	r3, r3, #12
 8001fa0:	4413      	add	r3, r2
 8001fa2:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	681a      	ldr	r2, [r3, #0]
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	f003 031f 	and.w	r3, r3, #31
 8001fae:	211f      	movs	r1, #31
 8001fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	401a      	ands	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	0e9b      	lsrs	r3, r3, #26
 8001fbc:	f003 011f 	and.w	r1, r3, #31
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	f003 031f 	and.w	r3, r3, #31
 8001fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8001fca:	431a      	orrs	r2, r3
 8001fcc:	697b      	ldr	r3, [r7, #20]
 8001fce:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001fd0:	bf00      	nop
 8001fd2:	371c      	adds	r7, #28
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b087      	sub	sp, #28
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	3314      	adds	r3, #20
 8001fec:	461a      	mov	r2, r3
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	0e5b      	lsrs	r3, r3, #25
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	f003 0304 	and.w	r3, r3, #4
 8001ff8:	4413      	add	r3, r2
 8001ffa:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	68bb      	ldr	r3, [r7, #8]
 8002002:	0d1b      	lsrs	r3, r3, #20
 8002004:	f003 031f 	and.w	r3, r3, #31
 8002008:	2107      	movs	r1, #7
 800200a:	fa01 f303 	lsl.w	r3, r1, r3
 800200e:	43db      	mvns	r3, r3
 8002010:	401a      	ands	r2, r3
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	0d1b      	lsrs	r3, r3, #20
 8002016:	f003 031f 	and.w	r3, r3, #31
 800201a:	6879      	ldr	r1, [r7, #4]
 800201c:	fa01 f303 	lsl.w	r3, r1, r3
 8002020:	431a      	orrs	r2, r3
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002026:	bf00      	nop
 8002028:	371c      	adds	r7, #28
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
	...

08002034 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002034:	b480      	push	{r7}
 8002036:	b085      	sub	sp, #20
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800204c:	43db      	mvns	r3, r3
 800204e:	401a      	ands	r2, r3
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f003 0318 	and.w	r3, r3, #24
 8002056:	4908      	ldr	r1, [pc, #32]	@ (8002078 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002058:	40d9      	lsrs	r1, r3
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	400b      	ands	r3, r1
 800205e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002062:	431a      	orrs	r2, r3
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800206a:	bf00      	nop
 800206c:	3714      	adds	r7, #20
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr
 8002076:	bf00      	nop
 8002078:	0007ffff 	.word	0x0007ffff

0800207c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800207c:	b480      	push	{r7}
 800207e:	b083      	sub	sp, #12
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	f003 031f 	and.w	r3, r3, #31
}
 800208c:	4618      	mov	r0, r3
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002098:	b480      	push	{r7}
 800209a:	b083      	sub	sp, #12
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr

080020b4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80020c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	6093      	str	r3, [r2, #8]
}
 80020cc:	bf00      	nop
 80020ce:	370c      	adds	r7, #12
 80020d0:	46bd      	mov	sp, r7
 80020d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d6:	4770      	bx	lr

080020d8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	689b      	ldr	r3, [r3, #8]
 80020e4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80020e8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80020ec:	d101      	bne.n	80020f2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80020ee:	2301      	movs	r3, #1
 80020f0:	e000      	b.n	80020f4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80020f2:	2300      	movs	r3, #0
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	370c      	adds	r7, #12
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002100:	b480      	push	{r7}
 8002102:	b083      	sub	sp, #12
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689b      	ldr	r3, [r3, #8]
 800210c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002110:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002114:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800211c:	bf00      	nop
 800211e:	370c      	adds	r7, #12
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr

08002128 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002138:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800213c:	d101      	bne.n	8002142 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800213e:	2301      	movs	r3, #1
 8002140:	e000      	b.n	8002144 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002142:	2300      	movs	r3, #0
}
 8002144:	4618      	mov	r0, r3
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002160:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002164:	f043 0201 	orr.w	r2, r3, #1
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800216c:	bf00      	nop
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002176:	4770      	bx	lr

08002178 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002188:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800218c:	f043 0202 	orr.w	r2, r3, #2
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002194:	bf00      	nop
 8002196:	370c      	adds	r7, #12
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr

080021a0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80021a0:	b480      	push	{r7}
 80021a2:	b083      	sub	sp, #12
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	f003 0301 	and.w	r3, r3, #1
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d101      	bne.n	80021b8 <LL_ADC_IsEnabled+0x18>
 80021b4:	2301      	movs	r3, #1
 80021b6:	e000      	b.n	80021ba <LL_ADC_IsEnabled+0x1a>
 80021b8:	2300      	movs	r3, #0
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	370c      	adds	r7, #12
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr

080021c6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80021c6:	b480      	push	{r7}
 80021c8:	b083      	sub	sp, #12
 80021ca:	af00      	add	r7, sp, #0
 80021cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	2b02      	cmp	r3, #2
 80021d8:	d101      	bne.n	80021de <LL_ADC_IsDisableOngoing+0x18>
 80021da:	2301      	movs	r3, #1
 80021dc:	e000      	b.n	80021e0 <LL_ADC_IsDisableOngoing+0x1a>
 80021de:	2300      	movs	r3, #0
}
 80021e0:	4618      	mov	r0, r3
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80021fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002200:	f043 0204 	orr.w	r2, r3, #4
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002208:	bf00      	nop
 800220a:	370c      	adds	r7, #12
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002224:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002228:	f043 0210 	orr.w	r2, r3, #16
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002230:	bf00      	nop
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f003 0304 	and.w	r3, r3, #4
 800224c:	2b04      	cmp	r3, #4
 800224e:	d101      	bne.n	8002254 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002250:	2301      	movs	r3, #1
 8002252:	e000      	b.n	8002256 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002254:	2300      	movs	r3, #0
}
 8002256:	4618      	mov	r0, r3
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr

08002262 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002262:	b480      	push	{r7}
 8002264:	b083      	sub	sp, #12
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002272:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002276:	f043 0220 	orr.w	r2, r3, #32
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 800227e:	bf00      	nop
 8002280:	370c      	adds	r7, #12
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr

0800228a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800228a:	b480      	push	{r7}
 800228c:	b083      	sub	sp, #12
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	689b      	ldr	r3, [r3, #8]
 8002296:	f003 0308 	and.w	r3, r3, #8
 800229a:	2b08      	cmp	r3, #8
 800229c:	d101      	bne.n	80022a2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800229e:	2301      	movs	r3, #1
 80022a0:	e000      	b.n	80022a4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80022a2:	2300      	movs	r3, #0
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr

080022b0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80022b0:	b590      	push	{r4, r7, lr}
 80022b2:	b089      	sub	sp, #36	@ 0x24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022b8:	2300      	movs	r3, #0
 80022ba:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80022bc:	2300      	movs	r3, #0
 80022be:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d101      	bne.n	80022ca <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e130      	b.n	800252c <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	691b      	ldr	r3, [r3, #16]
 80022ce:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d109      	bne.n	80022ec <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f7ff fb01 	bl	80018e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7ff fef1 	bl	80020d8 <LL_ADC_IsDeepPowerDownEnabled>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d004      	beq.n	8002306 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4618      	mov	r0, r3
 8002302:	f7ff fed7 	bl	80020b4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4618      	mov	r0, r3
 800230c:	f7ff ff0c 	bl	8002128 <LL_ADC_IsInternalRegulatorEnabled>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d115      	bne.n	8002342 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4618      	mov	r0, r3
 800231c:	f7ff fef0 	bl	8002100 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002320:	4b84      	ldr	r3, [pc, #528]	@ (8002534 <HAL_ADC_Init+0x284>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	099b      	lsrs	r3, r3, #6
 8002326:	4a84      	ldr	r2, [pc, #528]	@ (8002538 <HAL_ADC_Init+0x288>)
 8002328:	fba2 2303 	umull	r2, r3, r2, r3
 800232c:	099b      	lsrs	r3, r3, #6
 800232e:	3301      	adds	r3, #1
 8002330:	005b      	lsls	r3, r3, #1
 8002332:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002334:	e002      	b.n	800233c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	3b01      	subs	r3, #1
 800233a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2b00      	cmp	r3, #0
 8002340:	d1f9      	bne.n	8002336 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4618      	mov	r0, r3
 8002348:	f7ff feee 	bl	8002128 <LL_ADC_IsInternalRegulatorEnabled>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d10d      	bne.n	800236e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002356:	f043 0210 	orr.w	r2, r3, #16
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002362:	f043 0201 	orr.w	r2, r3, #1
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4618      	mov	r0, r3
 8002374:	f7ff ff62 	bl	800223c <LL_ADC_REG_IsConversionOngoing>
 8002378:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800237e:	f003 0310 	and.w	r3, r3, #16
 8002382:	2b00      	cmp	r3, #0
 8002384:	f040 80c9 	bne.w	800251a <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	2b00      	cmp	r3, #0
 800238c:	f040 80c5 	bne.w	800251a <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002394:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002398:	f043 0202 	orr.w	r2, r3, #2
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff fefb 	bl	80021a0 <LL_ADC_IsEnabled>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d115      	bne.n	80023dc <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80023b0:	4862      	ldr	r0, [pc, #392]	@ (800253c <HAL_ADC_Init+0x28c>)
 80023b2:	f7ff fef5 	bl	80021a0 <LL_ADC_IsEnabled>
 80023b6:	4604      	mov	r4, r0
 80023b8:	4861      	ldr	r0, [pc, #388]	@ (8002540 <HAL_ADC_Init+0x290>)
 80023ba:	f7ff fef1 	bl	80021a0 <LL_ADC_IsEnabled>
 80023be:	4603      	mov	r3, r0
 80023c0:	431c      	orrs	r4, r3
 80023c2:	4860      	ldr	r0, [pc, #384]	@ (8002544 <HAL_ADC_Init+0x294>)
 80023c4:	f7ff feec 	bl	80021a0 <LL_ADC_IsEnabled>
 80023c8:	4603      	mov	r3, r0
 80023ca:	4323      	orrs	r3, r4
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d105      	bne.n	80023dc <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	4619      	mov	r1, r3
 80023d6:	485c      	ldr	r0, [pc, #368]	@ (8002548 <HAL_ADC_Init+0x298>)
 80023d8:	f7ff fd38 	bl	8001e4c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	7e5b      	ldrb	r3, [r3, #25]
 80023e0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023e6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80023ec:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80023f2:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023fa:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80023fc:	4313      	orrs	r3, r2
 80023fe:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002406:	2b01      	cmp	r3, #1
 8002408:	d106      	bne.n	8002418 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800240e:	3b01      	subs	r3, #1
 8002410:	045b      	lsls	r3, r3, #17
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	4313      	orrs	r3, r2
 8002416:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800241c:	2b00      	cmp	r3, #0
 800241e:	d009      	beq.n	8002434 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002424:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800242c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800242e:	69ba      	ldr	r2, [r7, #24]
 8002430:	4313      	orrs	r3, r2
 8002432:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	68da      	ldr	r2, [r3, #12]
 800243a:	4b44      	ldr	r3, [pc, #272]	@ (800254c <HAL_ADC_Init+0x29c>)
 800243c:	4013      	ands	r3, r2
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	6812      	ldr	r2, [r2, #0]
 8002442:	69b9      	ldr	r1, [r7, #24]
 8002444:	430b      	orrs	r3, r1
 8002446:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	4618      	mov	r0, r3
 800244e:	f7ff ff1c 	bl	800228a <LL_ADC_INJ_IsConversionOngoing>
 8002452:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d13d      	bne.n	80024d6 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d13a      	bne.n	80024d6 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002464:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800246c:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800246e:	4313      	orrs	r3, r2
 8002470:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800247c:	f023 0302 	bic.w	r3, r3, #2
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	6812      	ldr	r2, [r2, #0]
 8002484:	69b9      	ldr	r1, [r7, #24]
 8002486:	430b      	orrs	r3, r1
 8002488:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002490:	2b01      	cmp	r3, #1
 8002492:	d118      	bne.n	80024c6 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	691b      	ldr	r3, [r3, #16]
 800249a:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800249e:	f023 0304 	bic.w	r3, r3, #4
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80024aa:	4311      	orrs	r1, r2
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80024b0:	4311      	orrs	r1, r2
 80024b2:	687a      	ldr	r2, [r7, #4]
 80024b4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80024b6:	430a      	orrs	r2, r1
 80024b8:	431a      	orrs	r2, r3
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f042 0201 	orr.w	r2, r2, #1
 80024c2:	611a      	str	r2, [r3, #16]
 80024c4:	e007      	b.n	80024d6 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	691a      	ldr	r2, [r3, #16]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f022 0201 	bic.w	r2, r2, #1
 80024d4:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	691b      	ldr	r3, [r3, #16]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d10c      	bne.n	80024f8 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e4:	f023 010f 	bic.w	r1, r3, #15
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	69db      	ldr	r3, [r3, #28]
 80024ec:	1e5a      	subs	r2, r3, #1
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	430a      	orrs	r2, r1
 80024f4:	631a      	str	r2, [r3, #48]	@ 0x30
 80024f6:	e007      	b.n	8002508 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f022 020f 	bic.w	r2, r2, #15
 8002506:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800250c:	f023 0303 	bic.w	r3, r3, #3
 8002510:	f043 0201 	orr.w	r2, r3, #1
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	655a      	str	r2, [r3, #84]	@ 0x54
 8002518:	e007      	b.n	800252a <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800251e:	f043 0210 	orr.w	r2, r3, #16
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800252a:	7ffb      	ldrb	r3, [r7, #31]
}
 800252c:	4618      	mov	r0, r3
 800252e:	3724      	adds	r7, #36	@ 0x24
 8002530:	46bd      	mov	sp, r7
 8002532:	bd90      	pop	{r4, r7, pc}
 8002534:	20000010 	.word	0x20000010
 8002538:	053e2d63 	.word	0x053e2d63
 800253c:	50040000 	.word	0x50040000
 8002540:	50040100 	.word	0x50040100
 8002544:	50040200 	.word	0x50040200
 8002548:	50040300 	.word	0x50040300
 800254c:	fff0c007 	.word	0xfff0c007

08002550 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002558:	4857      	ldr	r0, [pc, #348]	@ (80026b8 <HAL_ADC_Start+0x168>)
 800255a:	f7ff fd8f 	bl	800207c <LL_ADC_GetMultimode>
 800255e:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff fe69 	bl	800223c <LL_ADC_REG_IsConversionOngoing>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	f040 809c 	bne.w	80026aa <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002578:	2b01      	cmp	r3, #1
 800257a:	d101      	bne.n	8002580 <HAL_ADC_Start+0x30>
 800257c:	2302      	movs	r3, #2
 800257e:	e097      	b.n	80026b0 <HAL_ADC_Start+0x160>
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2201      	movs	r2, #1
 8002584:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002588:	6878      	ldr	r0, [r7, #4]
 800258a:	f000 fe63 	bl	8003254 <ADC_Enable>
 800258e:	4603      	mov	r3, r0
 8002590:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002592:	7dfb      	ldrb	r3, [r7, #23]
 8002594:	2b00      	cmp	r3, #0
 8002596:	f040 8083 	bne.w	80026a0 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800259e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80025a2:	f023 0301 	bic.w	r3, r3, #1
 80025a6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4a42      	ldr	r2, [pc, #264]	@ (80026bc <HAL_ADC_Start+0x16c>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d002      	beq.n	80025be <HAL_ADC_Start+0x6e>
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	e000      	b.n	80025c0 <HAL_ADC_Start+0x70>
 80025be:	4b40      	ldr	r3, [pc, #256]	@ (80026c0 <HAL_ADC_Start+0x170>)
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	6812      	ldr	r2, [r2, #0]
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d002      	beq.n	80025ce <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d105      	bne.n	80025da <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025d2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025de:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025e6:	d106      	bne.n	80025f6 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ec:	f023 0206 	bic.w	r2, r3, #6
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	659a      	str	r2, [r3, #88]	@ 0x58
 80025f4:	e002      	b.n	80025fc <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	221c      	movs	r2, #28
 8002602:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2200      	movs	r2, #0
 8002608:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4a2a      	ldr	r2, [pc, #168]	@ (80026bc <HAL_ADC_Start+0x16c>)
 8002612:	4293      	cmp	r3, r2
 8002614:	d002      	beq.n	800261c <HAL_ADC_Start+0xcc>
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	e000      	b.n	800261e <HAL_ADC_Start+0xce>
 800261c:	4b28      	ldr	r3, [pc, #160]	@ (80026c0 <HAL_ADC_Start+0x170>)
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	6812      	ldr	r2, [r2, #0]
 8002622:	4293      	cmp	r3, r2
 8002624:	d008      	beq.n	8002638 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d005      	beq.n	8002638 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	2b05      	cmp	r3, #5
 8002630:	d002      	beq.n	8002638 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	2b09      	cmp	r3, #9
 8002636:	d114      	bne.n	8002662 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002642:	2b00      	cmp	r3, #0
 8002644:	d007      	beq.n	8002656 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800264a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800264e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff fdc6 	bl	80021ec <LL_ADC_REG_StartConversion>
 8002660:	e025      	b.n	80026ae <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002666:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	4a12      	ldr	r2, [pc, #72]	@ (80026bc <HAL_ADC_Start+0x16c>)
 8002674:	4293      	cmp	r3, r2
 8002676:	d002      	beq.n	800267e <HAL_ADC_Start+0x12e>
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	e000      	b.n	8002680 <HAL_ADC_Start+0x130>
 800267e:	4b10      	ldr	r3, [pc, #64]	@ (80026c0 <HAL_ADC_Start+0x170>)
 8002680:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	68db      	ldr	r3, [r3, #12]
 8002686:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800268a:	2b00      	cmp	r3, #0
 800268c:	d00f      	beq.n	80026ae <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002692:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002696:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	655a      	str	r2, [r3, #84]	@ 0x54
 800269e:	e006      	b.n	80026ae <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80026a8:	e001      	b.n	80026ae <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80026aa:	2302      	movs	r3, #2
 80026ac:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80026ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3718      	adds	r7, #24
 80026b4:	46bd      	mov	sp, r7
 80026b6:	bd80      	pop	{r7, pc}
 80026b8:	50040300 	.word	0x50040300
 80026bc:	50040100 	.word	0x50040100
 80026c0:	50040000 	.word	0x50040000

080026c4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d101      	bne.n	80026da <HAL_ADC_Stop+0x16>
 80026d6:	2302      	movs	r3, #2
 80026d8:	e023      	b.n	8002722 <HAL_ADC_Stop+0x5e>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2201      	movs	r2, #1
 80026de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80026e2:	2103      	movs	r1, #3
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f000 fcf9 	bl	80030dc <ADC_ConversionStop>
 80026ea:	4603      	mov	r3, r0
 80026ec:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80026ee:	7bfb      	ldrb	r3, [r7, #15]
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d111      	bne.n	8002718 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80026f4:	6878      	ldr	r0, [r7, #4]
 80026f6:	f000 fe33 	bl	8003360 <ADC_Disable>
 80026fa:	4603      	mov	r3, r0
 80026fc:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80026fe:	7bfb      	ldrb	r3, [r7, #15]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d109      	bne.n	8002718 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002708:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800270c:	f023 0301 	bic.w	r3, r3, #1
 8002710:	f043 0201 	orr.w	r2, r3, #1
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2200      	movs	r2, #0
 800271c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002720:	7bfb      	ldrb	r3, [r7, #15]
}
 8002722:	4618      	mov	r0, r3
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
	...

0800272c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b088      	sub	sp, #32
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
 8002734:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002736:	4866      	ldr	r0, [pc, #408]	@ (80028d0 <HAL_ADC_PollForConversion+0x1a4>)
 8002738:	f7ff fca0 	bl	800207c <LL_ADC_GetMultimode>
 800273c:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	695b      	ldr	r3, [r3, #20]
 8002742:	2b08      	cmp	r3, #8
 8002744:	d102      	bne.n	800274c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002746:	2308      	movs	r3, #8
 8002748:	61fb      	str	r3, [r7, #28]
 800274a:	e02a      	b.n	80027a2 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d005      	beq.n	800275e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	2b05      	cmp	r3, #5
 8002756:	d002      	beq.n	800275e <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002758:	697b      	ldr	r3, [r7, #20]
 800275a:	2b09      	cmp	r3, #9
 800275c:	d111      	bne.n	8002782 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	f003 0301 	and.w	r3, r3, #1
 8002768:	2b00      	cmp	r3, #0
 800276a:	d007      	beq.n	800277c <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002770:	f043 0220 	orr.w	r2, r3, #32
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8002778:	2301      	movs	r3, #1
 800277a:	e0a4      	b.n	80028c6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800277c:	2304      	movs	r3, #4
 800277e:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002780:	e00f      	b.n	80027a2 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002782:	4853      	ldr	r0, [pc, #332]	@ (80028d0 <HAL_ADC_PollForConversion+0x1a4>)
 8002784:	f7ff fc88 	bl	8002098 <LL_ADC_GetMultiDMATransfer>
 8002788:	4603      	mov	r3, r0
 800278a:	2b00      	cmp	r3, #0
 800278c:	d007      	beq.n	800279e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002792:	f043 0220 	orr.w	r2, r3, #32
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e093      	b.n	80028c6 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800279e:	2304      	movs	r3, #4
 80027a0:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80027a2:	f7ff fb23 	bl	8001dec <HAL_GetTick>
 80027a6:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80027a8:	e021      	b.n	80027ee <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027b0:	d01d      	beq.n	80027ee <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80027b2:	f7ff fb1b 	bl	8001dec <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	683a      	ldr	r2, [r7, #0]
 80027be:	429a      	cmp	r2, r3
 80027c0:	d302      	bcc.n	80027c8 <HAL_ADC_PollForConversion+0x9c>
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d112      	bne.n	80027ee <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	4013      	ands	r3, r2
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d10b      	bne.n	80027ee <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027da:	f043 0204 	orr.w	r2, r3, #4
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2200      	movs	r2, #0
 80027e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e06b      	b.n	80028c6 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	4013      	ands	r3, r2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d0d6      	beq.n	80027aa <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002800:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4618      	mov	r0, r3
 800280e:	f7ff fba6 	bl	8001f5e <LL_ADC_REG_IsTriggerSourceSWStart>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d01c      	beq.n	8002852 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	7e5b      	ldrb	r3, [r3, #25]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d118      	bne.n	8002852 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0308 	and.w	r3, r3, #8
 800282a:	2b08      	cmp	r3, #8
 800282c:	d111      	bne.n	8002852 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002832:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800283e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002842:	2b00      	cmp	r3, #0
 8002844:	d105      	bne.n	8002852 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800284a:	f043 0201 	orr.w	r2, r3, #1
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4a1f      	ldr	r2, [pc, #124]	@ (80028d4 <HAL_ADC_PollForConversion+0x1a8>)
 8002858:	4293      	cmp	r3, r2
 800285a:	d002      	beq.n	8002862 <HAL_ADC_PollForConversion+0x136>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	e000      	b.n	8002864 <HAL_ADC_PollForConversion+0x138>
 8002862:	4b1d      	ldr	r3, [pc, #116]	@ (80028d8 <HAL_ADC_PollForConversion+0x1ac>)
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	6812      	ldr	r2, [r2, #0]
 8002868:	4293      	cmp	r3, r2
 800286a:	d008      	beq.n	800287e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	2b00      	cmp	r3, #0
 8002870:	d005      	beq.n	800287e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002872:	697b      	ldr	r3, [r7, #20]
 8002874:	2b05      	cmp	r3, #5
 8002876:	d002      	beq.n	800287e <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002878:	697b      	ldr	r3, [r7, #20]
 800287a:	2b09      	cmp	r3, #9
 800287c:	d104      	bne.n	8002888 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	68db      	ldr	r3, [r3, #12]
 8002884:	61bb      	str	r3, [r7, #24]
 8002886:	e00c      	b.n	80028a2 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a11      	ldr	r2, [pc, #68]	@ (80028d4 <HAL_ADC_PollForConversion+0x1a8>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d002      	beq.n	8002898 <HAL_ADC_PollForConversion+0x16c>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	e000      	b.n	800289a <HAL_ADC_PollForConversion+0x16e>
 8002898:	4b0f      	ldr	r3, [pc, #60]	@ (80028d8 <HAL_ADC_PollForConversion+0x1ac>)
 800289a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	2b08      	cmp	r3, #8
 80028a6:	d104      	bne.n	80028b2 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	2208      	movs	r2, #8
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	e008      	b.n	80028c4 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d103      	bne.n	80028c4 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	220c      	movs	r2, #12
 80028c2:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3720      	adds	r7, #32
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	50040300 	.word	0x50040300
 80028d4:	50040100 	.word	0x50040100
 80028d8:	50040000 	.word	0x50040000

080028dc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr
	...

080028f8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b0b6      	sub	sp, #216	@ 0xd8
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	6078      	str	r0, [r7, #4]
 8002900:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002902:	2300      	movs	r3, #0
 8002904:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002908:	2300      	movs	r3, #0
 800290a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002912:	2b01      	cmp	r3, #1
 8002914:	d101      	bne.n	800291a <HAL_ADC_ConfigChannel+0x22>
 8002916:	2302      	movs	r3, #2
 8002918:	e3c9      	b.n	80030ae <HAL_ADC_ConfigChannel+0x7b6>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	2201      	movs	r2, #1
 800291e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4618      	mov	r0, r3
 8002928:	f7ff fc88 	bl	800223c <LL_ADC_REG_IsConversionOngoing>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	f040 83aa 	bne.w	8003088 <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	2b05      	cmp	r3, #5
 8002942:	d824      	bhi.n	800298e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	3b02      	subs	r3, #2
 800294a:	2b03      	cmp	r3, #3
 800294c:	d81b      	bhi.n	8002986 <HAL_ADC_ConfigChannel+0x8e>
 800294e:	a201      	add	r2, pc, #4	@ (adr r2, 8002954 <HAL_ADC_ConfigChannel+0x5c>)
 8002950:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002954:	08002965 	.word	0x08002965
 8002958:	0800296d 	.word	0x0800296d
 800295c:	08002975 	.word	0x08002975
 8002960:	0800297d 	.word	0x0800297d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002964:	230c      	movs	r3, #12
 8002966:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800296a:	e010      	b.n	800298e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800296c:	2312      	movs	r3, #18
 800296e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002972:	e00c      	b.n	800298e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002974:	2318      	movs	r3, #24
 8002976:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800297a:	e008      	b.n	800298e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800297c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002980:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002984:	e003      	b.n	800298e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002986:	2306      	movs	r3, #6
 8002988:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800298c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6818      	ldr	r0, [r3, #0]
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	461a      	mov	r2, r3
 8002998:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800299c:	f7ff faf2 	bl	8001f84 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7ff fc49 	bl	800223c <LL_ADC_REG_IsConversionOngoing>
 80029aa:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7ff fc69 	bl	800228a <LL_ADC_INJ_IsConversionOngoing>
 80029b8:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80029bc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	f040 81a4 	bne.w	8002d0e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80029c6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	f040 819f 	bne.w	8002d0e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6818      	ldr	r0, [r3, #0]
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	6819      	ldr	r1, [r3, #0]
 80029d8:	683b      	ldr	r3, [r7, #0]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	461a      	mov	r2, r3
 80029de:	f7ff fafd 	bl	8001fdc <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	695a      	ldr	r2, [r3, #20]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	08db      	lsrs	r3, r3, #3
 80029ee:	f003 0303 	and.w	r3, r3, #3
 80029f2:	005b      	lsls	r3, r3, #1
 80029f4:	fa02 f303 	lsl.w	r3, r2, r3
 80029f8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	691b      	ldr	r3, [r3, #16]
 8002a00:	2b04      	cmp	r3, #4
 8002a02:	d00a      	beq.n	8002a1a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6818      	ldr	r0, [r3, #0]
 8002a08:	683b      	ldr	r3, [r7, #0]
 8002a0a:	6919      	ldr	r1, [r3, #16]
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002a14:	f7ff fa4e 	bl	8001eb4 <LL_ADC_SetOffset>
 8002a18:	e179      	b.n	8002d0e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2100      	movs	r1, #0
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7ff fa6b 	bl	8001efc <LL_ADC_GetOffsetChannel>
 8002a26:	4603      	mov	r3, r0
 8002a28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d10a      	bne.n	8002a46 <HAL_ADC_ConfigChannel+0x14e>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2100      	movs	r1, #0
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff fa60 	bl	8001efc <LL_ADC_GetOffsetChannel>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	0e9b      	lsrs	r3, r3, #26
 8002a40:	f003 021f 	and.w	r2, r3, #31
 8002a44:	e01e      	b.n	8002a84 <HAL_ADC_ConfigChannel+0x18c>
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7ff fa55 	bl	8001efc <LL_ADC_GetOffsetChannel>
 8002a52:	4603      	mov	r3, r0
 8002a54:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a58:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002a5c:	fa93 f3a3 	rbit	r3, r3
 8002a60:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002a64:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002a68:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002a6c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d101      	bne.n	8002a78 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002a74:	2320      	movs	r3, #32
 8002a76:	e004      	b.n	8002a82 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002a78:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002a7c:	fab3 f383 	clz	r3, r3
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d105      	bne.n	8002a9c <HAL_ADC_ConfigChannel+0x1a4>
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	0e9b      	lsrs	r3, r3, #26
 8002a96:	f003 031f 	and.w	r3, r3, #31
 8002a9a:	e018      	b.n	8002ace <HAL_ADC_ConfigChannel+0x1d6>
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aa4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002aa8:	fa93 f3a3 	rbit	r3, r3
 8002aac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002ab0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ab4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002ab8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d101      	bne.n	8002ac4 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002ac0:	2320      	movs	r3, #32
 8002ac2:	e004      	b.n	8002ace <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002ac4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002ac8:	fab3 f383 	clz	r3, r3
 8002acc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ace:	429a      	cmp	r2, r3
 8002ad0:	d106      	bne.n	8002ae0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	2100      	movs	r1, #0
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7ff fa24 	bl	8001f28 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	2101      	movs	r1, #1
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f7ff fa08 	bl	8001efc <LL_ADC_GetOffsetChannel>
 8002aec:	4603      	mov	r3, r0
 8002aee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d10a      	bne.n	8002b0c <HAL_ADC_ConfigChannel+0x214>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	2101      	movs	r1, #1
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7ff f9fd 	bl	8001efc <LL_ADC_GetOffsetChannel>
 8002b02:	4603      	mov	r3, r0
 8002b04:	0e9b      	lsrs	r3, r3, #26
 8002b06:	f003 021f 	and.w	r2, r3, #31
 8002b0a:	e01e      	b.n	8002b4a <HAL_ADC_ConfigChannel+0x252>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2101      	movs	r1, #1
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7ff f9f2 	bl	8001efc <LL_ADC_GetOffsetChannel>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002b22:	fa93 f3a3 	rbit	r3, r3
 8002b26:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002b2a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002b2e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002b32:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d101      	bne.n	8002b3e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002b3a:	2320      	movs	r3, #32
 8002b3c:	e004      	b.n	8002b48 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002b3e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002b42:	fab3 f383 	clz	r3, r3
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d105      	bne.n	8002b62 <HAL_ADC_ConfigChannel+0x26a>
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	0e9b      	lsrs	r3, r3, #26
 8002b5c:	f003 031f 	and.w	r3, r3, #31
 8002b60:	e018      	b.n	8002b94 <HAL_ADC_ConfigChannel+0x29c>
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b6a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b6e:	fa93 f3a3 	rbit	r3, r3
 8002b72:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002b76:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002b7a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002b7e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d101      	bne.n	8002b8a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002b86:	2320      	movs	r3, #32
 8002b88:	e004      	b.n	8002b94 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002b8a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002b8e:	fab3 f383 	clz	r3, r3
 8002b92:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d106      	bne.n	8002ba6 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	2101      	movs	r1, #1
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	f7ff f9c1 	bl	8001f28 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	2102      	movs	r1, #2
 8002bac:	4618      	mov	r0, r3
 8002bae:	f7ff f9a5 	bl	8001efc <LL_ADC_GetOffsetChannel>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d10a      	bne.n	8002bd2 <HAL_ADC_ConfigChannel+0x2da>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2102      	movs	r1, #2
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7ff f99a 	bl	8001efc <LL_ADC_GetOffsetChannel>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	0e9b      	lsrs	r3, r3, #26
 8002bcc:	f003 021f 	and.w	r2, r3, #31
 8002bd0:	e01e      	b.n	8002c10 <HAL_ADC_ConfigChannel+0x318>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	2102      	movs	r1, #2
 8002bd8:	4618      	mov	r0, r3
 8002bda:	f7ff f98f 	bl	8001efc <LL_ADC_GetOffsetChannel>
 8002bde:	4603      	mov	r3, r0
 8002be0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002be8:	fa93 f3a3 	rbit	r3, r3
 8002bec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002bf0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002bf4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002bf8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d101      	bne.n	8002c04 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002c00:	2320      	movs	r3, #32
 8002c02:	e004      	b.n	8002c0e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002c04:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c08:	fab3 f383 	clz	r3, r3
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d105      	bne.n	8002c28 <HAL_ADC_ConfigChannel+0x330>
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	0e9b      	lsrs	r3, r3, #26
 8002c22:	f003 031f 	and.w	r3, r3, #31
 8002c26:	e014      	b.n	8002c52 <HAL_ADC_ConfigChannel+0x35a>
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c2e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002c30:	fa93 f3a3 	rbit	r3, r3
 8002c34:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002c36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002c38:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002c3c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d101      	bne.n	8002c48 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002c44:	2320      	movs	r3, #32
 8002c46:	e004      	b.n	8002c52 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002c48:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002c4c:	fab3 f383 	clz	r3, r3
 8002c50:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c52:	429a      	cmp	r2, r3
 8002c54:	d106      	bne.n	8002c64 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	2102      	movs	r1, #2
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff f962 	bl	8001f28 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2103      	movs	r1, #3
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7ff f946 	bl	8001efc <LL_ADC_GetOffsetChannel>
 8002c70:	4603      	mov	r3, r0
 8002c72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d10a      	bne.n	8002c90 <HAL_ADC_ConfigChannel+0x398>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	2103      	movs	r1, #3
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff f93b 	bl	8001efc <LL_ADC_GetOffsetChannel>
 8002c86:	4603      	mov	r3, r0
 8002c88:	0e9b      	lsrs	r3, r3, #26
 8002c8a:	f003 021f 	and.w	r2, r3, #31
 8002c8e:	e017      	b.n	8002cc0 <HAL_ADC_ConfigChannel+0x3c8>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2103      	movs	r1, #3
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7ff f930 	bl	8001efc <LL_ADC_GetOffsetChannel>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002ca2:	fa93 f3a3 	rbit	r3, r3
 8002ca6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002ca8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002caa:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002cac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d101      	bne.n	8002cb6 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002cb2:	2320      	movs	r3, #32
 8002cb4:	e003      	b.n	8002cbe <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002cb6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002cb8:	fab3 f383 	clz	r3, r3
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d105      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x3e0>
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	0e9b      	lsrs	r3, r3, #26
 8002cd2:	f003 031f 	and.w	r3, r3, #31
 8002cd6:	e011      	b.n	8002cfc <HAL_ADC_ConfigChannel+0x404>
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ce0:	fa93 f3a3 	rbit	r3, r3
 8002ce4:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002ce6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002ce8:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002cea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d101      	bne.n	8002cf4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002cf0:	2320      	movs	r3, #32
 8002cf2:	e003      	b.n	8002cfc <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002cf4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002cf6:	fab3 f383 	clz	r3, r3
 8002cfa:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d106      	bne.n	8002d0e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	2200      	movs	r2, #0
 8002d06:	2103      	movs	r1, #3
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7ff f90d 	bl	8001f28 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4618      	mov	r0, r3
 8002d14:	f7ff fa44 	bl	80021a0 <LL_ADC_IsEnabled>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	f040 8140 	bne.w	8002fa0 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6818      	ldr	r0, [r3, #0]
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	6819      	ldr	r1, [r3, #0]
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	461a      	mov	r2, r3
 8002d2e:	f7ff f981 	bl	8002034 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	68db      	ldr	r3, [r3, #12]
 8002d36:	4a8f      	ldr	r2, [pc, #572]	@ (8002f74 <HAL_ADC_ConfigChannel+0x67c>)
 8002d38:	4293      	cmp	r3, r2
 8002d3a:	f040 8131 	bne.w	8002fa0 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d10b      	bne.n	8002d66 <HAL_ADC_ConfigChannel+0x46e>
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	0e9b      	lsrs	r3, r3, #26
 8002d54:	3301      	adds	r3, #1
 8002d56:	f003 031f 	and.w	r3, r3, #31
 8002d5a:	2b09      	cmp	r3, #9
 8002d5c:	bf94      	ite	ls
 8002d5e:	2301      	movls	r3, #1
 8002d60:	2300      	movhi	r3, #0
 8002d62:	b2db      	uxtb	r3, r3
 8002d64:	e019      	b.n	8002d9a <HAL_ADC_ConfigChannel+0x4a2>
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d6e:	fa93 f3a3 	rbit	r3, r3
 8002d72:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002d74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d76:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002d78:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d101      	bne.n	8002d82 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002d7e:	2320      	movs	r3, #32
 8002d80:	e003      	b.n	8002d8a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002d82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002d84:	fab3 f383 	clz	r3, r3
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	3301      	adds	r3, #1
 8002d8c:	f003 031f 	and.w	r3, r3, #31
 8002d90:	2b09      	cmp	r3, #9
 8002d92:	bf94      	ite	ls
 8002d94:	2301      	movls	r3, #1
 8002d96:	2300      	movhi	r3, #0
 8002d98:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d079      	beq.n	8002e92 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d107      	bne.n	8002dba <HAL_ADC_ConfigChannel+0x4c2>
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	0e9b      	lsrs	r3, r3, #26
 8002db0:	3301      	adds	r3, #1
 8002db2:	069b      	lsls	r3, r3, #26
 8002db4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002db8:	e015      	b.n	8002de6 <HAL_ADC_ConfigChannel+0x4ee>
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002dc2:	fa93 f3a3 	rbit	r3, r3
 8002dc6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002dc8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002dca:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002dcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d101      	bne.n	8002dd6 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002dd2:	2320      	movs	r3, #32
 8002dd4:	e003      	b.n	8002dde <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002dd6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002dd8:	fab3 f383 	clz	r3, r3
 8002ddc:	b2db      	uxtb	r3, r3
 8002dde:	3301      	adds	r3, #1
 8002de0:	069b      	lsls	r3, r3, #26
 8002de2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d109      	bne.n	8002e06 <HAL_ADC_ConfigChannel+0x50e>
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	0e9b      	lsrs	r3, r3, #26
 8002df8:	3301      	adds	r3, #1
 8002dfa:	f003 031f 	and.w	r3, r3, #31
 8002dfe:	2101      	movs	r1, #1
 8002e00:	fa01 f303 	lsl.w	r3, r1, r3
 8002e04:	e017      	b.n	8002e36 <HAL_ADC_ConfigChannel+0x53e>
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e0e:	fa93 f3a3 	rbit	r3, r3
 8002e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002e14:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e16:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002e18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d101      	bne.n	8002e22 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002e1e:	2320      	movs	r3, #32
 8002e20:	e003      	b.n	8002e2a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002e22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002e24:	fab3 f383 	clz	r3, r3
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	f003 031f 	and.w	r3, r3, #31
 8002e30:	2101      	movs	r1, #1
 8002e32:	fa01 f303 	lsl.w	r3, r1, r3
 8002e36:	ea42 0103 	orr.w	r1, r2, r3
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d10a      	bne.n	8002e5c <HAL_ADC_ConfigChannel+0x564>
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	0e9b      	lsrs	r3, r3, #26
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	f003 021f 	and.w	r2, r3, #31
 8002e52:	4613      	mov	r3, r2
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	4413      	add	r3, r2
 8002e58:	051b      	lsls	r3, r3, #20
 8002e5a:	e018      	b.n	8002e8e <HAL_ADC_ConfigChannel+0x596>
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e64:	fa93 f3a3 	rbit	r3, r3
 8002e68:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002e6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e6c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002e6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d101      	bne.n	8002e78 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002e74:	2320      	movs	r3, #32
 8002e76:	e003      	b.n	8002e80 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002e78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002e7a:	fab3 f383 	clz	r3, r3
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	3301      	adds	r3, #1
 8002e82:	f003 021f 	and.w	r2, r3, #31
 8002e86:	4613      	mov	r3, r2
 8002e88:	005b      	lsls	r3, r3, #1
 8002e8a:	4413      	add	r3, r2
 8002e8c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002e8e:	430b      	orrs	r3, r1
 8002e90:	e081      	b.n	8002f96 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d107      	bne.n	8002eae <HAL_ADC_ConfigChannel+0x5b6>
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	0e9b      	lsrs	r3, r3, #26
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	069b      	lsls	r3, r3, #26
 8002ea8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002eac:	e015      	b.n	8002eda <HAL_ADC_ConfigChannel+0x5e2>
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002eb6:	fa93 f3a3 	rbit	r3, r3
 8002eba:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002ec0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d101      	bne.n	8002eca <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002ec6:	2320      	movs	r3, #32
 8002ec8:	e003      	b.n	8002ed2 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ecc:	fab3 f383 	clz	r3, r3
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	3301      	adds	r3, #1
 8002ed4:	069b      	lsls	r3, r3, #26
 8002ed6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d109      	bne.n	8002efa <HAL_ADC_ConfigChannel+0x602>
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	0e9b      	lsrs	r3, r3, #26
 8002eec:	3301      	adds	r3, #1
 8002eee:	f003 031f 	and.w	r3, r3, #31
 8002ef2:	2101      	movs	r1, #1
 8002ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ef8:	e017      	b.n	8002f2a <HAL_ADC_ConfigChannel+0x632>
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	fa93 f3a3 	rbit	r3, r3
 8002f06:	61bb      	str	r3, [r7, #24]
  return result;
 8002f08:	69bb      	ldr	r3, [r7, #24]
 8002f0a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002f0c:	6a3b      	ldr	r3, [r7, #32]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d101      	bne.n	8002f16 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002f12:	2320      	movs	r3, #32
 8002f14:	e003      	b.n	8002f1e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002f16:	6a3b      	ldr	r3, [r7, #32]
 8002f18:	fab3 f383 	clz	r3, r3
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	3301      	adds	r3, #1
 8002f20:	f003 031f 	and.w	r3, r3, #31
 8002f24:	2101      	movs	r1, #1
 8002f26:	fa01 f303 	lsl.w	r3, r1, r3
 8002f2a:	ea42 0103 	orr.w	r1, r2, r3
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d10d      	bne.n	8002f56 <HAL_ADC_ConfigChannel+0x65e>
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	0e9b      	lsrs	r3, r3, #26
 8002f40:	3301      	adds	r3, #1
 8002f42:	f003 021f 	and.w	r2, r3, #31
 8002f46:	4613      	mov	r3, r2
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	4413      	add	r3, r2
 8002f4c:	3b1e      	subs	r3, #30
 8002f4e:	051b      	lsls	r3, r3, #20
 8002f50:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002f54:	e01e      	b.n	8002f94 <HAL_ADC_ConfigChannel+0x69c>
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5c:	693b      	ldr	r3, [r7, #16]
 8002f5e:	fa93 f3a3 	rbit	r3, r3
 8002f62:	60fb      	str	r3, [r7, #12]
  return result;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d104      	bne.n	8002f78 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002f6e:	2320      	movs	r3, #32
 8002f70:	e006      	b.n	8002f80 <HAL_ADC_ConfigChannel+0x688>
 8002f72:	bf00      	nop
 8002f74:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	fab3 f383 	clz	r3, r3
 8002f7e:	b2db      	uxtb	r3, r3
 8002f80:	3301      	adds	r3, #1
 8002f82:	f003 021f 	and.w	r2, r3, #31
 8002f86:	4613      	mov	r3, r2
 8002f88:	005b      	lsls	r3, r3, #1
 8002f8a:	4413      	add	r3, r2
 8002f8c:	3b1e      	subs	r3, #30
 8002f8e:	051b      	lsls	r3, r3, #20
 8002f90:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f94:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002f96:	683a      	ldr	r2, [r7, #0]
 8002f98:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	f7ff f81e 	bl	8001fdc <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	4b44      	ldr	r3, [pc, #272]	@ (80030b8 <HAL_ADC_ConfigChannel+0x7c0>)
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d07a      	beq.n	80030a2 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002fac:	4843      	ldr	r0, [pc, #268]	@ (80030bc <HAL_ADC_ConfigChannel+0x7c4>)
 8002fae:	f7fe ff73 	bl	8001e98 <LL_ADC_GetCommonPathInternalCh>
 8002fb2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a41      	ldr	r2, [pc, #260]	@ (80030c0 <HAL_ADC_ConfigChannel+0x7c8>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d12c      	bne.n	800301a <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002fc0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002fc4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d126      	bne.n	800301a <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a3c      	ldr	r2, [pc, #240]	@ (80030c4 <HAL_ADC_ConfigChannel+0x7cc>)
 8002fd2:	4293      	cmp	r3, r2
 8002fd4:	d004      	beq.n	8002fe0 <HAL_ADC_ConfigChannel+0x6e8>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a3b      	ldr	r2, [pc, #236]	@ (80030c8 <HAL_ADC_ConfigChannel+0x7d0>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d15d      	bne.n	800309c <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002fe0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002fe4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002fe8:	4619      	mov	r1, r3
 8002fea:	4834      	ldr	r0, [pc, #208]	@ (80030bc <HAL_ADC_ConfigChannel+0x7c4>)
 8002fec:	f7fe ff41 	bl	8001e72 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002ff0:	4b36      	ldr	r3, [pc, #216]	@ (80030cc <HAL_ADC_ConfigChannel+0x7d4>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	099b      	lsrs	r3, r3, #6
 8002ff6:	4a36      	ldr	r2, [pc, #216]	@ (80030d0 <HAL_ADC_ConfigChannel+0x7d8>)
 8002ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffc:	099b      	lsrs	r3, r3, #6
 8002ffe:	1c5a      	adds	r2, r3, #1
 8003000:	4613      	mov	r3, r2
 8003002:	005b      	lsls	r3, r3, #1
 8003004:	4413      	add	r3, r2
 8003006:	009b      	lsls	r3, r3, #2
 8003008:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800300a:	e002      	b.n	8003012 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	3b01      	subs	r3, #1
 8003010:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003012:	68bb      	ldr	r3, [r7, #8]
 8003014:	2b00      	cmp	r3, #0
 8003016:	d1f9      	bne.n	800300c <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003018:	e040      	b.n	800309c <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4a2d      	ldr	r2, [pc, #180]	@ (80030d4 <HAL_ADC_ConfigChannel+0x7dc>)
 8003020:	4293      	cmp	r3, r2
 8003022:	d118      	bne.n	8003056 <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003024:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003028:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800302c:	2b00      	cmp	r3, #0
 800302e:	d112      	bne.n	8003056 <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a23      	ldr	r2, [pc, #140]	@ (80030c4 <HAL_ADC_ConfigChannel+0x7cc>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d004      	beq.n	8003044 <HAL_ADC_ConfigChannel+0x74c>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a22      	ldr	r2, [pc, #136]	@ (80030c8 <HAL_ADC_ConfigChannel+0x7d0>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d12d      	bne.n	80030a0 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003044:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003048:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800304c:	4619      	mov	r1, r3
 800304e:	481b      	ldr	r0, [pc, #108]	@ (80030bc <HAL_ADC_ConfigChannel+0x7c4>)
 8003050:	f7fe ff0f 	bl	8001e72 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003054:	e024      	b.n	80030a0 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a1f      	ldr	r2, [pc, #124]	@ (80030d8 <HAL_ADC_ConfigChannel+0x7e0>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d120      	bne.n	80030a2 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003060:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003064:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d11a      	bne.n	80030a2 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a14      	ldr	r2, [pc, #80]	@ (80030c4 <HAL_ADC_ConfigChannel+0x7cc>)
 8003072:	4293      	cmp	r3, r2
 8003074:	d115      	bne.n	80030a2 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003076:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800307a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800307e:	4619      	mov	r1, r3
 8003080:	480e      	ldr	r0, [pc, #56]	@ (80030bc <HAL_ADC_ConfigChannel+0x7c4>)
 8003082:	f7fe fef6 	bl	8001e72 <LL_ADC_SetCommonPathInternalCh>
 8003086:	e00c      	b.n	80030a2 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800308c:	f043 0220 	orr.w	r2, r3, #32
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800309a:	e002      	b.n	80030a2 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800309c:	bf00      	nop
 800309e:	e000      	b.n	80030a2 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030a0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2200      	movs	r2, #0
 80030a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80030aa:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	37d8      	adds	r7, #216	@ 0xd8
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
 80030b6:	bf00      	nop
 80030b8:	80080000 	.word	0x80080000
 80030bc:	50040300 	.word	0x50040300
 80030c0:	c7520000 	.word	0xc7520000
 80030c4:	50040000 	.word	0x50040000
 80030c8:	50040200 	.word	0x50040200
 80030cc:	20000010 	.word	0x20000010
 80030d0:	053e2d63 	.word	0x053e2d63
 80030d4:	cb840000 	.word	0xcb840000
 80030d8:	80000001 	.word	0x80000001

080030dc <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b088      	sub	sp, #32
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
 80030e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80030e6:	2300      	movs	r3, #0
 80030e8:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4618      	mov	r0, r3
 80030f4:	f7ff f8a2 	bl	800223c <LL_ADC_REG_IsConversionOngoing>
 80030f8:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4618      	mov	r0, r3
 8003100:	f7ff f8c3 	bl	800228a <LL_ADC_INJ_IsConversionOngoing>
 8003104:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d103      	bne.n	8003114 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2b00      	cmp	r3, #0
 8003110:	f000 8098 	beq.w	8003244 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	68db      	ldr	r3, [r3, #12]
 800311a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d02a      	beq.n	8003178 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	7e5b      	ldrb	r3, [r3, #25]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d126      	bne.n	8003178 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	7e1b      	ldrb	r3, [r3, #24]
 800312e:	2b01      	cmp	r3, #1
 8003130:	d122      	bne.n	8003178 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8003132:	2301      	movs	r3, #1
 8003134:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003136:	e014      	b.n	8003162 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003138:	69fb      	ldr	r3, [r7, #28]
 800313a:	4a45      	ldr	r2, [pc, #276]	@ (8003250 <ADC_ConversionStop+0x174>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d90d      	bls.n	800315c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003144:	f043 0210 	orr.w	r2, r3, #16
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003150:	f043 0201 	orr.w	r2, r3, #1
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e074      	b.n	8003246 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 800315c:	69fb      	ldr	r3, [r7, #28]
 800315e:	3301      	adds	r3, #1
 8003160:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800316c:	2b40      	cmp	r3, #64	@ 0x40
 800316e:	d1e3      	bne.n	8003138 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	2240      	movs	r2, #64	@ 0x40
 8003176:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003178:	69bb      	ldr	r3, [r7, #24]
 800317a:	2b02      	cmp	r3, #2
 800317c:	d014      	beq.n	80031a8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4618      	mov	r0, r3
 8003184:	f7ff f85a 	bl	800223c <LL_ADC_REG_IsConversionOngoing>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d00c      	beq.n	80031a8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4618      	mov	r0, r3
 8003194:	f7ff f817 	bl	80021c6 <LL_ADC_IsDisableOngoing>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	d104      	bne.n	80031a8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7ff f836 	bl	8002214 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80031a8:	69bb      	ldr	r3, [r7, #24]
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d014      	beq.n	80031d8 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7ff f869 	bl	800228a <LL_ADC_INJ_IsConversionOngoing>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d00c      	beq.n	80031d8 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4618      	mov	r0, r3
 80031c4:	f7fe ffff 	bl	80021c6 <LL_ADC_IsDisableOngoing>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d104      	bne.n	80031d8 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7ff f845 	bl	8002262 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80031d8:	69bb      	ldr	r3, [r7, #24]
 80031da:	2b02      	cmp	r3, #2
 80031dc:	d005      	beq.n	80031ea <ADC_ConversionStop+0x10e>
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	2b03      	cmp	r3, #3
 80031e2:	d105      	bne.n	80031f0 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80031e4:	230c      	movs	r3, #12
 80031e6:	617b      	str	r3, [r7, #20]
        break;
 80031e8:	e005      	b.n	80031f6 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80031ea:	2308      	movs	r3, #8
 80031ec:	617b      	str	r3, [r7, #20]
        break;
 80031ee:	e002      	b.n	80031f6 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80031f0:	2304      	movs	r3, #4
 80031f2:	617b      	str	r3, [r7, #20]
        break;
 80031f4:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80031f6:	f7fe fdf9 	bl	8001dec <HAL_GetTick>
 80031fa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80031fc:	e01b      	b.n	8003236 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80031fe:	f7fe fdf5 	bl	8001dec <HAL_GetTick>
 8003202:	4602      	mov	r2, r0
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	1ad3      	subs	r3, r2, r3
 8003208:	2b05      	cmp	r3, #5
 800320a:	d914      	bls.n	8003236 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	689a      	ldr	r2, [r3, #8]
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	4013      	ands	r3, r2
 8003216:	2b00      	cmp	r3, #0
 8003218:	d00d      	beq.n	8003236 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800321e:	f043 0210 	orr.w	r2, r3, #16
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800322a:	f043 0201 	orr.w	r2, r3, #1
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e007      	b.n	8003246 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	689a      	ldr	r2, [r3, #8]
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	4013      	ands	r3, r2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d1dc      	bne.n	80031fe <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003244:	2300      	movs	r3, #0
}
 8003246:	4618      	mov	r0, r3
 8003248:	3720      	adds	r7, #32
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	a33fffff 	.word	0xa33fffff

08003254 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b084      	sub	sp, #16
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800325c:	2300      	movs	r3, #0
 800325e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4618      	mov	r0, r3
 8003266:	f7fe ff9b 	bl	80021a0 <LL_ADC_IsEnabled>
 800326a:	4603      	mov	r3, r0
 800326c:	2b00      	cmp	r3, #0
 800326e:	d169      	bne.n	8003344 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	689a      	ldr	r2, [r3, #8]
 8003276:	4b36      	ldr	r3, [pc, #216]	@ (8003350 <ADC_Enable+0xfc>)
 8003278:	4013      	ands	r3, r2
 800327a:	2b00      	cmp	r3, #0
 800327c:	d00d      	beq.n	800329a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003282:	f043 0210 	orr.w	r2, r3, #16
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800328e:	f043 0201 	orr.w	r2, r3, #1
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e055      	b.n	8003346 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4618      	mov	r0, r3
 80032a0:	f7fe ff56 	bl	8002150 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80032a4:	482b      	ldr	r0, [pc, #172]	@ (8003354 <ADC_Enable+0x100>)
 80032a6:	f7fe fdf7 	bl	8001e98 <LL_ADC_GetCommonPathInternalCh>
 80032aa:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80032ac:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d013      	beq.n	80032dc <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80032b4:	4b28      	ldr	r3, [pc, #160]	@ (8003358 <ADC_Enable+0x104>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	099b      	lsrs	r3, r3, #6
 80032ba:	4a28      	ldr	r2, [pc, #160]	@ (800335c <ADC_Enable+0x108>)
 80032bc:	fba2 2303 	umull	r2, r3, r2, r3
 80032c0:	099b      	lsrs	r3, r3, #6
 80032c2:	1c5a      	adds	r2, r3, #1
 80032c4:	4613      	mov	r3, r2
 80032c6:	005b      	lsls	r3, r3, #1
 80032c8:	4413      	add	r3, r2
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80032ce:	e002      	b.n	80032d6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	3b01      	subs	r3, #1
 80032d4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d1f9      	bne.n	80032d0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80032dc:	f7fe fd86 	bl	8001dec <HAL_GetTick>
 80032e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032e2:	e028      	b.n	8003336 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4618      	mov	r0, r3
 80032ea:	f7fe ff59 	bl	80021a0 <LL_ADC_IsEnabled>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d104      	bne.n	80032fe <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4618      	mov	r0, r3
 80032fa:	f7fe ff29 	bl	8002150 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80032fe:	f7fe fd75 	bl	8001dec <HAL_GetTick>
 8003302:	4602      	mov	r2, r0
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	2b02      	cmp	r3, #2
 800330a:	d914      	bls.n	8003336 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 0301 	and.w	r3, r3, #1
 8003316:	2b01      	cmp	r3, #1
 8003318:	d00d      	beq.n	8003336 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800331e:	f043 0210 	orr.w	r2, r3, #16
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800332a:	f043 0201 	orr.w	r2, r3, #1
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e007      	b.n	8003346 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0301 	and.w	r3, r3, #1
 8003340:	2b01      	cmp	r3, #1
 8003342:	d1cf      	bne.n	80032e4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003344:	2300      	movs	r3, #0
}
 8003346:	4618      	mov	r0, r3
 8003348:	3710      	adds	r7, #16
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	8000003f 	.word	0x8000003f
 8003354:	50040300 	.word	0x50040300
 8003358:	20000010 	.word	0x20000010
 800335c:	053e2d63 	.word	0x053e2d63

08003360 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b084      	sub	sp, #16
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4618      	mov	r0, r3
 800336e:	f7fe ff2a 	bl	80021c6 <LL_ADC_IsDisableOngoing>
 8003372:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4618      	mov	r0, r3
 800337a:	f7fe ff11 	bl	80021a0 <LL_ADC_IsEnabled>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d047      	beq.n	8003414 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d144      	bne.n	8003414 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f003 030d 	and.w	r3, r3, #13
 8003394:	2b01      	cmp	r3, #1
 8003396:	d10c      	bne.n	80033b2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4618      	mov	r0, r3
 800339e:	f7fe feeb 	bl	8002178 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	2203      	movs	r2, #3
 80033a8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80033aa:	f7fe fd1f 	bl	8001dec <HAL_GetTick>
 80033ae:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80033b0:	e029      	b.n	8003406 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033b6:	f043 0210 	orr.w	r2, r3, #16
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033c2:	f043 0201 	orr.w	r2, r3, #1
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 80033ca:	2301      	movs	r3, #1
 80033cc:	e023      	b.n	8003416 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80033ce:	f7fe fd0d 	bl	8001dec <HAL_GetTick>
 80033d2:	4602      	mov	r2, r0
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	2b02      	cmp	r3, #2
 80033da:	d914      	bls.n	8003406 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00d      	beq.n	8003406 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033ee:	f043 0210 	orr.w	r2, r3, #16
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033fa:	f043 0201 	orr.w	r2, r3, #1
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e007      	b.n	8003416 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f003 0301 	and.w	r3, r3, #1
 8003410:	2b00      	cmp	r3, #0
 8003412:	d1dc      	bne.n	80033ce <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003414:	2300      	movs	r3, #0
}
 8003416:	4618      	mov	r0, r3
 8003418:	3710      	adds	r7, #16
 800341a:	46bd      	mov	sp, r7
 800341c:	bd80      	pop	{r7, pc}

0800341e <LL_ADC_IsEnabled>:
{
 800341e:	b480      	push	{r7}
 8003420:	b083      	sub	sp, #12
 8003422:	af00      	add	r7, sp, #0
 8003424:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	689b      	ldr	r3, [r3, #8]
 800342a:	f003 0301 	and.w	r3, r3, #1
 800342e:	2b01      	cmp	r3, #1
 8003430:	d101      	bne.n	8003436 <LL_ADC_IsEnabled+0x18>
 8003432:	2301      	movs	r3, #1
 8003434:	e000      	b.n	8003438 <LL_ADC_IsEnabled+0x1a>
 8003436:	2300      	movs	r3, #0
}
 8003438:	4618      	mov	r0, r3
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr

08003444 <LL_ADC_REG_IsConversionOngoing>:
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	689b      	ldr	r3, [r3, #8]
 8003450:	f003 0304 	and.w	r3, r3, #4
 8003454:	2b04      	cmp	r3, #4
 8003456:	d101      	bne.n	800345c <LL_ADC_REG_IsConversionOngoing+0x18>
 8003458:	2301      	movs	r3, #1
 800345a:	e000      	b.n	800345e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800345c:	2300      	movs	r3, #0
}
 800345e:	4618      	mov	r0, r3
 8003460:	370c      	adds	r7, #12
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr
	...

0800346c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800346c:	b590      	push	{r4, r7, lr}
 800346e:	b09f      	sub	sp, #124	@ 0x7c
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003476:	2300      	movs	r3, #0
 8003478:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003482:	2b01      	cmp	r3, #1
 8003484:	d101      	bne.n	800348a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003486:	2302      	movs	r3, #2
 8003488:	e093      	b.n	80035b2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2201      	movs	r2, #1
 800348e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003492:	2300      	movs	r3, #0
 8003494:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003496:	2300      	movs	r3, #0
 8003498:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a47      	ldr	r2, [pc, #284]	@ (80035bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d102      	bne.n	80034aa <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80034a4:	4b46      	ldr	r3, [pc, #280]	@ (80035c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80034a6:	60bb      	str	r3, [r7, #8]
 80034a8:	e001      	b.n	80034ae <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80034aa:	2300      	movs	r3, #0
 80034ac:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d10b      	bne.n	80034cc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034b8:	f043 0220 	orr.w	r2, r3, #32
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80034c8:	2301      	movs	r3, #1
 80034ca:	e072      	b.n	80035b2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	4618      	mov	r0, r3
 80034d0:	f7ff ffb8 	bl	8003444 <LL_ADC_REG_IsConversionOngoing>
 80034d4:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	4618      	mov	r0, r3
 80034dc:	f7ff ffb2 	bl	8003444 <LL_ADC_REG_IsConversionOngoing>
 80034e0:	4603      	mov	r3, r0
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d154      	bne.n	8003590 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80034e6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d151      	bne.n	8003590 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80034ec:	4b35      	ldr	r3, [pc, #212]	@ (80035c4 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80034ee:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d02c      	beq.n	8003552 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80034f8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	6859      	ldr	r1, [r3, #4]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800350a:	035b      	lsls	r3, r3, #13
 800350c:	430b      	orrs	r3, r1
 800350e:	431a      	orrs	r2, r3
 8003510:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003512:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003514:	4829      	ldr	r0, [pc, #164]	@ (80035bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003516:	f7ff ff82 	bl	800341e <LL_ADC_IsEnabled>
 800351a:	4604      	mov	r4, r0
 800351c:	4828      	ldr	r0, [pc, #160]	@ (80035c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800351e:	f7ff ff7e 	bl	800341e <LL_ADC_IsEnabled>
 8003522:	4603      	mov	r3, r0
 8003524:	431c      	orrs	r4, r3
 8003526:	4828      	ldr	r0, [pc, #160]	@ (80035c8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003528:	f7ff ff79 	bl	800341e <LL_ADC_IsEnabled>
 800352c:	4603      	mov	r3, r0
 800352e:	4323      	orrs	r3, r4
 8003530:	2b00      	cmp	r3, #0
 8003532:	d137      	bne.n	80035a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003534:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800353c:	f023 030f 	bic.w	r3, r3, #15
 8003540:	683a      	ldr	r2, [r7, #0]
 8003542:	6811      	ldr	r1, [r2, #0]
 8003544:	683a      	ldr	r2, [r7, #0]
 8003546:	6892      	ldr	r2, [r2, #8]
 8003548:	430a      	orrs	r2, r1
 800354a:	431a      	orrs	r2, r3
 800354c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800354e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003550:	e028      	b.n	80035a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003552:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003554:	689b      	ldr	r3, [r3, #8]
 8003556:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800355a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800355c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800355e:	4817      	ldr	r0, [pc, #92]	@ (80035bc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003560:	f7ff ff5d 	bl	800341e <LL_ADC_IsEnabled>
 8003564:	4604      	mov	r4, r0
 8003566:	4816      	ldr	r0, [pc, #88]	@ (80035c0 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003568:	f7ff ff59 	bl	800341e <LL_ADC_IsEnabled>
 800356c:	4603      	mov	r3, r0
 800356e:	431c      	orrs	r4, r3
 8003570:	4815      	ldr	r0, [pc, #84]	@ (80035c8 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003572:	f7ff ff54 	bl	800341e <LL_ADC_IsEnabled>
 8003576:	4603      	mov	r3, r0
 8003578:	4323      	orrs	r3, r4
 800357a:	2b00      	cmp	r3, #0
 800357c:	d112      	bne.n	80035a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800357e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003586:	f023 030f 	bic.w	r3, r3, #15
 800358a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800358c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800358e:	e009      	b.n	80035a4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003594:	f043 0220 	orr.w	r2, r3, #32
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 80035a2:	e000      	b.n	80035a6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80035a4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2200      	movs	r2, #0
 80035aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80035ae:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	377c      	adds	r7, #124	@ 0x7c
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd90      	pop	{r4, r7, pc}
 80035ba:	bf00      	nop
 80035bc:	50040000 	.word	0x50040000
 80035c0:	50040100 	.word	0x50040100
 80035c4:	50040300 	.word	0x50040300
 80035c8:	50040200 	.word	0x50040200

080035cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035cc:	b480      	push	{r7}
 80035ce:	b085      	sub	sp, #20
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	f003 0307 	and.w	r3, r3, #7
 80035da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003610 <__NVIC_SetPriorityGrouping+0x44>)
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035e2:	68ba      	ldr	r2, [r7, #8]
 80035e4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80035e8:	4013      	ands	r3, r2
 80035ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80035f0:	68bb      	ldr	r3, [r7, #8]
 80035f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80035f4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80035f8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80035fe:	4a04      	ldr	r2, [pc, #16]	@ (8003610 <__NVIC_SetPriorityGrouping+0x44>)
 8003600:	68bb      	ldr	r3, [r7, #8]
 8003602:	60d3      	str	r3, [r2, #12]
}
 8003604:	bf00      	nop
 8003606:	3714      	adds	r7, #20
 8003608:	46bd      	mov	sp, r7
 800360a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360e:	4770      	bx	lr
 8003610:	e000ed00 	.word	0xe000ed00

08003614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003614:	b480      	push	{r7}
 8003616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003618:	4b04      	ldr	r3, [pc, #16]	@ (800362c <__NVIC_GetPriorityGrouping+0x18>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	0a1b      	lsrs	r3, r3, #8
 800361e:	f003 0307 	and.w	r3, r3, #7
}
 8003622:	4618      	mov	r0, r3
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr
 800362c:	e000ed00 	.word	0xe000ed00

08003630 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	4603      	mov	r3, r0
 8003638:	6039      	str	r1, [r7, #0]
 800363a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800363c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003640:	2b00      	cmp	r3, #0
 8003642:	db0a      	blt.n	800365a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	b2da      	uxtb	r2, r3
 8003648:	490c      	ldr	r1, [pc, #48]	@ (800367c <__NVIC_SetPriority+0x4c>)
 800364a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800364e:	0112      	lsls	r2, r2, #4
 8003650:	b2d2      	uxtb	r2, r2
 8003652:	440b      	add	r3, r1
 8003654:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003658:	e00a      	b.n	8003670 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	b2da      	uxtb	r2, r3
 800365e:	4908      	ldr	r1, [pc, #32]	@ (8003680 <__NVIC_SetPriority+0x50>)
 8003660:	79fb      	ldrb	r3, [r7, #7]
 8003662:	f003 030f 	and.w	r3, r3, #15
 8003666:	3b04      	subs	r3, #4
 8003668:	0112      	lsls	r2, r2, #4
 800366a:	b2d2      	uxtb	r2, r2
 800366c:	440b      	add	r3, r1
 800366e:	761a      	strb	r2, [r3, #24]
}
 8003670:	bf00      	nop
 8003672:	370c      	adds	r7, #12
 8003674:	46bd      	mov	sp, r7
 8003676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367a:	4770      	bx	lr
 800367c:	e000e100 	.word	0xe000e100
 8003680:	e000ed00 	.word	0xe000ed00

08003684 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003684:	b480      	push	{r7}
 8003686:	b089      	sub	sp, #36	@ 0x24
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f003 0307 	and.w	r3, r3, #7
 8003696:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	f1c3 0307 	rsb	r3, r3, #7
 800369e:	2b04      	cmp	r3, #4
 80036a0:	bf28      	it	cs
 80036a2:	2304      	movcs	r3, #4
 80036a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036a6:	69fb      	ldr	r3, [r7, #28]
 80036a8:	3304      	adds	r3, #4
 80036aa:	2b06      	cmp	r3, #6
 80036ac:	d902      	bls.n	80036b4 <NVIC_EncodePriority+0x30>
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	3b03      	subs	r3, #3
 80036b2:	e000      	b.n	80036b6 <NVIC_EncodePriority+0x32>
 80036b4:	2300      	movs	r3, #0
 80036b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036b8:	f04f 32ff 	mov.w	r2, #4294967295
 80036bc:	69bb      	ldr	r3, [r7, #24]
 80036be:	fa02 f303 	lsl.w	r3, r2, r3
 80036c2:	43da      	mvns	r2, r3
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	401a      	ands	r2, r3
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80036cc:	f04f 31ff 	mov.w	r1, #4294967295
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	fa01 f303 	lsl.w	r3, r1, r3
 80036d6:	43d9      	mvns	r1, r3
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80036dc:	4313      	orrs	r3, r2
         );
}
 80036de:	4618      	mov	r0, r3
 80036e0:	3724      	adds	r7, #36	@ 0x24
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr
	...

080036ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b082      	sub	sp, #8
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	3b01      	subs	r3, #1
 80036f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036fc:	d301      	bcc.n	8003702 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80036fe:	2301      	movs	r3, #1
 8003700:	e00f      	b.n	8003722 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003702:	4a0a      	ldr	r2, [pc, #40]	@ (800372c <SysTick_Config+0x40>)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	3b01      	subs	r3, #1
 8003708:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800370a:	210f      	movs	r1, #15
 800370c:	f04f 30ff 	mov.w	r0, #4294967295
 8003710:	f7ff ff8e 	bl	8003630 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003714:	4b05      	ldr	r3, [pc, #20]	@ (800372c <SysTick_Config+0x40>)
 8003716:	2200      	movs	r2, #0
 8003718:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800371a:	4b04      	ldr	r3, [pc, #16]	@ (800372c <SysTick_Config+0x40>)
 800371c:	2207      	movs	r2, #7
 800371e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3708      	adds	r7, #8
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	e000e010 	.word	0xe000e010

08003730 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f7ff ff47 	bl	80035cc <__NVIC_SetPriorityGrouping>
}
 800373e:	bf00      	nop
 8003740:	3708      	adds	r7, #8
 8003742:	46bd      	mov	sp, r7
 8003744:	bd80      	pop	{r7, pc}

08003746 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003746:	b580      	push	{r7, lr}
 8003748:	b086      	sub	sp, #24
 800374a:	af00      	add	r7, sp, #0
 800374c:	4603      	mov	r3, r0
 800374e:	60b9      	str	r1, [r7, #8]
 8003750:	607a      	str	r2, [r7, #4]
 8003752:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003754:	2300      	movs	r3, #0
 8003756:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003758:	f7ff ff5c 	bl	8003614 <__NVIC_GetPriorityGrouping>
 800375c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	68b9      	ldr	r1, [r7, #8]
 8003762:	6978      	ldr	r0, [r7, #20]
 8003764:	f7ff ff8e 	bl	8003684 <NVIC_EncodePriority>
 8003768:	4602      	mov	r2, r0
 800376a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800376e:	4611      	mov	r1, r2
 8003770:	4618      	mov	r0, r3
 8003772:	f7ff ff5d 	bl	8003630 <__NVIC_SetPriority>
}
 8003776:	bf00      	nop
 8003778:	3718      	adds	r7, #24
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}

0800377e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800377e:	b580      	push	{r7, lr}
 8003780:	b082      	sub	sp, #8
 8003782:	af00      	add	r7, sp, #0
 8003784:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003786:	6878      	ldr	r0, [r7, #4]
 8003788:	f7ff ffb0 	bl	80036ec <SysTick_Config>
 800378c:	4603      	mov	r3, r0
}
 800378e:	4618      	mov	r0, r3
 8003790:	3708      	adds	r7, #8
 8003792:	46bd      	mov	sp, r7
 8003794:	bd80      	pop	{r7, pc}
	...

08003798 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003798:	b480      	push	{r7}
 800379a:	b087      	sub	sp, #28
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80037a2:	2300      	movs	r3, #0
 80037a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037a6:	e17f      	b.n	8003aa8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	2101      	movs	r1, #1
 80037ae:	697b      	ldr	r3, [r7, #20]
 80037b0:	fa01 f303 	lsl.w	r3, r1, r3
 80037b4:	4013      	ands	r3, r2
 80037b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	f000 8171 	beq.w	8003aa2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f003 0303 	and.w	r3, r3, #3
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d005      	beq.n	80037d8 <HAL_GPIO_Init+0x40>
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	f003 0303 	and.w	r3, r3, #3
 80037d4:	2b02      	cmp	r3, #2
 80037d6:	d130      	bne.n	800383a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	689b      	ldr	r3, [r3, #8]
 80037dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	005b      	lsls	r3, r3, #1
 80037e2:	2203      	movs	r2, #3
 80037e4:	fa02 f303 	lsl.w	r3, r2, r3
 80037e8:	43db      	mvns	r3, r3
 80037ea:	693a      	ldr	r2, [r7, #16]
 80037ec:	4013      	ands	r3, r2
 80037ee:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	68da      	ldr	r2, [r3, #12]
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	005b      	lsls	r3, r3, #1
 80037f8:	fa02 f303 	lsl.w	r3, r2, r3
 80037fc:	693a      	ldr	r2, [r7, #16]
 80037fe:	4313      	orrs	r3, r2
 8003800:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	693a      	ldr	r2, [r7, #16]
 8003806:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800380e:	2201      	movs	r2, #1
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	fa02 f303 	lsl.w	r3, r2, r3
 8003816:	43db      	mvns	r3, r3
 8003818:	693a      	ldr	r2, [r7, #16]
 800381a:	4013      	ands	r3, r2
 800381c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	091b      	lsrs	r3, r3, #4
 8003824:	f003 0201 	and.w	r2, r3, #1
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	fa02 f303 	lsl.w	r3, r2, r3
 800382e:	693a      	ldr	r2, [r7, #16]
 8003830:	4313      	orrs	r3, r2
 8003832:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	693a      	ldr	r2, [r7, #16]
 8003838:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	f003 0303 	and.w	r3, r3, #3
 8003842:	2b03      	cmp	r3, #3
 8003844:	d118      	bne.n	8003878 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800384a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800384c:	2201      	movs	r2, #1
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	fa02 f303 	lsl.w	r3, r2, r3
 8003854:	43db      	mvns	r3, r3
 8003856:	693a      	ldr	r2, [r7, #16]
 8003858:	4013      	ands	r3, r2
 800385a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	08db      	lsrs	r3, r3, #3
 8003862:	f003 0201 	and.w	r2, r3, #1
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	fa02 f303 	lsl.w	r3, r2, r3
 800386c:	693a      	ldr	r2, [r7, #16]
 800386e:	4313      	orrs	r3, r2
 8003870:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	693a      	ldr	r2, [r7, #16]
 8003876:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003878:	683b      	ldr	r3, [r7, #0]
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	f003 0303 	and.w	r3, r3, #3
 8003880:	2b03      	cmp	r3, #3
 8003882:	d017      	beq.n	80038b4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	005b      	lsls	r3, r3, #1
 800388e:	2203      	movs	r2, #3
 8003890:	fa02 f303 	lsl.w	r3, r2, r3
 8003894:	43db      	mvns	r3, r3
 8003896:	693a      	ldr	r2, [r7, #16]
 8003898:	4013      	ands	r3, r2
 800389a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	689a      	ldr	r2, [r3, #8]
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	005b      	lsls	r3, r3, #1
 80038a4:	fa02 f303 	lsl.w	r3, r2, r3
 80038a8:	693a      	ldr	r2, [r7, #16]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	693a      	ldr	r2, [r7, #16]
 80038b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f003 0303 	and.w	r3, r3, #3
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d123      	bne.n	8003908 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	08da      	lsrs	r2, r3, #3
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	3208      	adds	r2, #8
 80038c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	f003 0307 	and.w	r3, r3, #7
 80038d4:	009b      	lsls	r3, r3, #2
 80038d6:	220f      	movs	r2, #15
 80038d8:	fa02 f303 	lsl.w	r3, r2, r3
 80038dc:	43db      	mvns	r3, r3
 80038de:	693a      	ldr	r2, [r7, #16]
 80038e0:	4013      	ands	r3, r2
 80038e2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	691a      	ldr	r2, [r3, #16]
 80038e8:	697b      	ldr	r3, [r7, #20]
 80038ea:	f003 0307 	and.w	r3, r3, #7
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	fa02 f303 	lsl.w	r3, r2, r3
 80038f4:	693a      	ldr	r2, [r7, #16]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	08da      	lsrs	r2, r3, #3
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	3208      	adds	r2, #8
 8003902:	6939      	ldr	r1, [r7, #16]
 8003904:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	005b      	lsls	r3, r3, #1
 8003912:	2203      	movs	r2, #3
 8003914:	fa02 f303 	lsl.w	r3, r2, r3
 8003918:	43db      	mvns	r3, r3
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	4013      	ands	r3, r2
 800391e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	f003 0203 	and.w	r2, r3, #3
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	005b      	lsls	r3, r3, #1
 800392c:	fa02 f303 	lsl.w	r3, r2, r3
 8003930:	693a      	ldr	r2, [r7, #16]
 8003932:	4313      	orrs	r3, r2
 8003934:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	693a      	ldr	r2, [r7, #16]
 800393a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003944:	2b00      	cmp	r3, #0
 8003946:	f000 80ac 	beq.w	8003aa2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800394a:	4b5f      	ldr	r3, [pc, #380]	@ (8003ac8 <HAL_GPIO_Init+0x330>)
 800394c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800394e:	4a5e      	ldr	r2, [pc, #376]	@ (8003ac8 <HAL_GPIO_Init+0x330>)
 8003950:	f043 0301 	orr.w	r3, r3, #1
 8003954:	6613      	str	r3, [r2, #96]	@ 0x60
 8003956:	4b5c      	ldr	r3, [pc, #368]	@ (8003ac8 <HAL_GPIO_Init+0x330>)
 8003958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	60bb      	str	r3, [r7, #8]
 8003960:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003962:	4a5a      	ldr	r2, [pc, #360]	@ (8003acc <HAL_GPIO_Init+0x334>)
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	089b      	lsrs	r3, r3, #2
 8003968:	3302      	adds	r3, #2
 800396a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800396e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003970:	697b      	ldr	r3, [r7, #20]
 8003972:	f003 0303 	and.w	r3, r3, #3
 8003976:	009b      	lsls	r3, r3, #2
 8003978:	220f      	movs	r2, #15
 800397a:	fa02 f303 	lsl.w	r3, r2, r3
 800397e:	43db      	mvns	r3, r3
 8003980:	693a      	ldr	r2, [r7, #16]
 8003982:	4013      	ands	r3, r2
 8003984:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800398c:	d025      	beq.n	80039da <HAL_GPIO_Init+0x242>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a4f      	ldr	r2, [pc, #316]	@ (8003ad0 <HAL_GPIO_Init+0x338>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d01f      	beq.n	80039d6 <HAL_GPIO_Init+0x23e>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a4e      	ldr	r2, [pc, #312]	@ (8003ad4 <HAL_GPIO_Init+0x33c>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d019      	beq.n	80039d2 <HAL_GPIO_Init+0x23a>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a4d      	ldr	r2, [pc, #308]	@ (8003ad8 <HAL_GPIO_Init+0x340>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d013      	beq.n	80039ce <HAL_GPIO_Init+0x236>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a4c      	ldr	r2, [pc, #304]	@ (8003adc <HAL_GPIO_Init+0x344>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d00d      	beq.n	80039ca <HAL_GPIO_Init+0x232>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4a4b      	ldr	r2, [pc, #300]	@ (8003ae0 <HAL_GPIO_Init+0x348>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d007      	beq.n	80039c6 <HAL_GPIO_Init+0x22e>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4a4a      	ldr	r2, [pc, #296]	@ (8003ae4 <HAL_GPIO_Init+0x34c>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d101      	bne.n	80039c2 <HAL_GPIO_Init+0x22a>
 80039be:	2306      	movs	r3, #6
 80039c0:	e00c      	b.n	80039dc <HAL_GPIO_Init+0x244>
 80039c2:	2307      	movs	r3, #7
 80039c4:	e00a      	b.n	80039dc <HAL_GPIO_Init+0x244>
 80039c6:	2305      	movs	r3, #5
 80039c8:	e008      	b.n	80039dc <HAL_GPIO_Init+0x244>
 80039ca:	2304      	movs	r3, #4
 80039cc:	e006      	b.n	80039dc <HAL_GPIO_Init+0x244>
 80039ce:	2303      	movs	r3, #3
 80039d0:	e004      	b.n	80039dc <HAL_GPIO_Init+0x244>
 80039d2:	2302      	movs	r3, #2
 80039d4:	e002      	b.n	80039dc <HAL_GPIO_Init+0x244>
 80039d6:	2301      	movs	r3, #1
 80039d8:	e000      	b.n	80039dc <HAL_GPIO_Init+0x244>
 80039da:	2300      	movs	r3, #0
 80039dc:	697a      	ldr	r2, [r7, #20]
 80039de:	f002 0203 	and.w	r2, r2, #3
 80039e2:	0092      	lsls	r2, r2, #2
 80039e4:	4093      	lsls	r3, r2
 80039e6:	693a      	ldr	r2, [r7, #16]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80039ec:	4937      	ldr	r1, [pc, #220]	@ (8003acc <HAL_GPIO_Init+0x334>)
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	089b      	lsrs	r3, r3, #2
 80039f2:	3302      	adds	r3, #2
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80039fa:	4b3b      	ldr	r3, [pc, #236]	@ (8003ae8 <HAL_GPIO_Init+0x350>)
 80039fc:	689b      	ldr	r3, [r3, #8]
 80039fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	43db      	mvns	r3, r3
 8003a04:	693a      	ldr	r2, [r7, #16]
 8003a06:	4013      	ands	r3, r2
 8003a08:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d003      	beq.n	8003a1e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003a16:	693a      	ldr	r2, [r7, #16]
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003a1e:	4a32      	ldr	r2, [pc, #200]	@ (8003ae8 <HAL_GPIO_Init+0x350>)
 8003a20:	693b      	ldr	r3, [r7, #16]
 8003a22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003a24:	4b30      	ldr	r3, [pc, #192]	@ (8003ae8 <HAL_GPIO_Init+0x350>)
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	43db      	mvns	r3, r3
 8003a2e:	693a      	ldr	r2, [r7, #16]
 8003a30:	4013      	ands	r3, r2
 8003a32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	685b      	ldr	r3, [r3, #4]
 8003a38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d003      	beq.n	8003a48 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003a40:	693a      	ldr	r2, [r7, #16]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	4313      	orrs	r3, r2
 8003a46:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003a48:	4a27      	ldr	r2, [pc, #156]	@ (8003ae8 <HAL_GPIO_Init+0x350>)
 8003a4a:	693b      	ldr	r3, [r7, #16]
 8003a4c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003a4e:	4b26      	ldr	r3, [pc, #152]	@ (8003ae8 <HAL_GPIO_Init+0x350>)
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	43db      	mvns	r3, r3
 8003a58:	693a      	ldr	r2, [r7, #16]
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003a5e:	683b      	ldr	r3, [r7, #0]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d003      	beq.n	8003a72 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003a6a:	693a      	ldr	r2, [r7, #16]
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	4313      	orrs	r3, r2
 8003a70:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003a72:	4a1d      	ldr	r2, [pc, #116]	@ (8003ae8 <HAL_GPIO_Init+0x350>)
 8003a74:	693b      	ldr	r3, [r7, #16]
 8003a76:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003a78:	4b1b      	ldr	r3, [pc, #108]	@ (8003ae8 <HAL_GPIO_Init+0x350>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	43db      	mvns	r3, r3
 8003a82:	693a      	ldr	r2, [r7, #16]
 8003a84:	4013      	ands	r3, r2
 8003a86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d003      	beq.n	8003a9c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003a94:	693a      	ldr	r2, [r7, #16]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003a9c:	4a12      	ldr	r2, [pc, #72]	@ (8003ae8 <HAL_GPIO_Init+0x350>)
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	3301      	adds	r3, #1
 8003aa6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003aa8:	683b      	ldr	r3, [r7, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	fa22 f303 	lsr.w	r3, r2, r3
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	f47f ae78 	bne.w	80037a8 <HAL_GPIO_Init+0x10>
  }
}
 8003ab8:	bf00      	nop
 8003aba:	bf00      	nop
 8003abc:	371c      	adds	r7, #28
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
 8003ac6:	bf00      	nop
 8003ac8:	40021000 	.word	0x40021000
 8003acc:	40010000 	.word	0x40010000
 8003ad0:	48000400 	.word	0x48000400
 8003ad4:	48000800 	.word	0x48000800
 8003ad8:	48000c00 	.word	0x48000c00
 8003adc:	48001000 	.word	0x48001000
 8003ae0:	48001400 	.word	0x48001400
 8003ae4:	48001800 	.word	0x48001800
 8003ae8:	40010400 	.word	0x40010400

08003aec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b085      	sub	sp, #20
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
 8003af4:	460b      	mov	r3, r1
 8003af6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	691a      	ldr	r2, [r3, #16]
 8003afc:	887b      	ldrh	r3, [r7, #2]
 8003afe:	4013      	ands	r3, r2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d002      	beq.n	8003b0a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003b04:	2301      	movs	r3, #1
 8003b06:	73fb      	strb	r3, [r7, #15]
 8003b08:	e001      	b.n	8003b0e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003b0a:	2300      	movs	r3, #0
 8003b0c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003b0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003b10:	4618      	mov	r0, r3
 8003b12:	3714      	adds	r7, #20
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr

08003b1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	460b      	mov	r3, r1
 8003b26:	807b      	strh	r3, [r7, #2]
 8003b28:	4613      	mov	r3, r2
 8003b2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b2c:	787b      	ldrb	r3, [r7, #1]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d003      	beq.n	8003b3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003b32:	887a      	ldrh	r2, [r7, #2]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003b38:	e002      	b.n	8003b40 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003b3a:	887a      	ldrh	r2, [r7, #2]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003b40:	bf00      	nop
 8003b42:	370c      	adds	r7, #12
 8003b44:	46bd      	mov	sp, r7
 8003b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4a:	4770      	bx	lr

08003b4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b082      	sub	sp, #8
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b5a:	2301      	movs	r3, #1
 8003b5c:	e08d      	b.n	8003c7a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b64:	b2db      	uxtb	r3, r3
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d106      	bne.n	8003b78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f7fd ff1c 	bl	80019b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2224      	movs	r2, #36	@ 0x24
 8003b7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f022 0201 	bic.w	r2, r2, #1
 8003b8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685a      	ldr	r2, [r3, #4]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003b9c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	689a      	ldr	r2, [r3, #8]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003bac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	68db      	ldr	r3, [r3, #12]
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d107      	bne.n	8003bc6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	689a      	ldr	r2, [r3, #8]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003bc2:	609a      	str	r2, [r3, #8]
 8003bc4:	e006      	b.n	8003bd4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	689a      	ldr	r2, [r3, #8]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003bd2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d108      	bne.n	8003bee <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	685a      	ldr	r2, [r3, #4]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003bea:	605a      	str	r2, [r3, #4]
 8003bec:	e007      	b.n	8003bfe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	685a      	ldr	r2, [r3, #4]
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003bfc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	687a      	ldr	r2, [r7, #4]
 8003c06:	6812      	ldr	r2, [r2, #0]
 8003c08:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003c0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c10:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68da      	ldr	r2, [r3, #12]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c20:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	691a      	ldr	r2, [r3, #16]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	695b      	ldr	r3, [r3, #20]
 8003c2a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	699b      	ldr	r3, [r3, #24]
 8003c32:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	430a      	orrs	r2, r1
 8003c3a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	69d9      	ldr	r1, [r3, #28]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a1a      	ldr	r2, [r3, #32]
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f042 0201 	orr.w	r2, r2, #1
 8003c5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2220      	movs	r2, #32
 8003c66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8003c78:	2300      	movs	r3, #0
}
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	3708      	adds	r7, #8
 8003c7e:	46bd      	mov	sp, r7
 8003c80:	bd80      	pop	{r7, pc}
	...

08003c84 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b088      	sub	sp, #32
 8003c88:	af02      	add	r7, sp, #8
 8003c8a:	60f8      	str	r0, [r7, #12]
 8003c8c:	607a      	str	r2, [r7, #4]
 8003c8e:	461a      	mov	r2, r3
 8003c90:	460b      	mov	r3, r1
 8003c92:	817b      	strh	r3, [r7, #10]
 8003c94:	4613      	mov	r3, r2
 8003c96:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	2b20      	cmp	r3, #32
 8003ca2:	f040 80fd 	bne.w	8003ea0 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003cac:	2b01      	cmp	r3, #1
 8003cae:	d101      	bne.n	8003cb4 <HAL_I2C_Master_Transmit+0x30>
 8003cb0:	2302      	movs	r3, #2
 8003cb2:	e0f6      	b.n	8003ea2 <HAL_I2C_Master_Transmit+0x21e>
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003cbc:	f7fe f896 	bl	8001dec <HAL_GetTick>
 8003cc0:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	9300      	str	r3, [sp, #0]
 8003cc6:	2319      	movs	r3, #25
 8003cc8:	2201      	movs	r2, #1
 8003cca:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003cce:	68f8      	ldr	r0, [r7, #12]
 8003cd0:	f000 f914 	bl	8003efc <I2C_WaitOnFlagUntilTimeout>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d001      	beq.n	8003cde <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e0e1      	b.n	8003ea2 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2221      	movs	r2, #33	@ 0x21
 8003ce2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2210      	movs	r2, #16
 8003cea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	687a      	ldr	r2, [r7, #4]
 8003cf8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	893a      	ldrh	r2, [r7, #8]
 8003cfe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	2200      	movs	r2, #0
 8003d04:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	2bff      	cmp	r3, #255	@ 0xff
 8003d0e:	d906      	bls.n	8003d1e <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	22ff      	movs	r2, #255	@ 0xff
 8003d14:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003d16:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003d1a:	617b      	str	r3, [r7, #20]
 8003d1c:	e007      	b.n	8003d2e <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d22:	b29a      	uxth	r2, r3
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003d28:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d2c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d024      	beq.n	8003d80 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d3a:	781a      	ldrb	r2, [r3, #0]
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d46:	1c5a      	adds	r2, r3, #1
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d50:	b29b      	uxth	r3, r3
 8003d52:	3b01      	subs	r3, #1
 8003d54:	b29a      	uxth	r2, r3
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d5e:	3b01      	subs	r3, #1
 8003d60:	b29a      	uxth	r2, r3
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d6a:	b2db      	uxtb	r3, r3
 8003d6c:	3301      	adds	r3, #1
 8003d6e:	b2da      	uxtb	r2, r3
 8003d70:	8979      	ldrh	r1, [r7, #10]
 8003d72:	4b4e      	ldr	r3, [pc, #312]	@ (8003eac <HAL_I2C_Master_Transmit+0x228>)
 8003d74:	9300      	str	r3, [sp, #0]
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	68f8      	ldr	r0, [r7, #12]
 8003d7a:	f000 fa83 	bl	8004284 <I2C_TransferConfig>
 8003d7e:	e066      	b.n	8003e4e <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d84:	b2da      	uxtb	r2, r3
 8003d86:	8979      	ldrh	r1, [r7, #10]
 8003d88:	4b48      	ldr	r3, [pc, #288]	@ (8003eac <HAL_I2C_Master_Transmit+0x228>)
 8003d8a:	9300      	str	r3, [sp, #0]
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	68f8      	ldr	r0, [r7, #12]
 8003d90:	f000 fa78 	bl	8004284 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003d94:	e05b      	b.n	8003e4e <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d96:	693a      	ldr	r2, [r7, #16]
 8003d98:	6a39      	ldr	r1, [r7, #32]
 8003d9a:	68f8      	ldr	r0, [r7, #12]
 8003d9c:	f000 f907 	bl	8003fae <I2C_WaitOnTXISFlagUntilTimeout>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d001      	beq.n	8003daa <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8003da6:	2301      	movs	r3, #1
 8003da8:	e07b      	b.n	8003ea2 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dae:	781a      	ldrb	r2, [r3, #0]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dba:	1c5a      	adds	r2, r3, #1
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	3b01      	subs	r3, #1
 8003dc8:	b29a      	uxth	r2, r3
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dde:	b29b      	uxth	r3, r3
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d034      	beq.n	8003e4e <HAL_I2C_Master_Transmit+0x1ca>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d130      	bne.n	8003e4e <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	9300      	str	r3, [sp, #0]
 8003df0:	6a3b      	ldr	r3, [r7, #32]
 8003df2:	2200      	movs	r2, #0
 8003df4:	2180      	movs	r1, #128	@ 0x80
 8003df6:	68f8      	ldr	r0, [r7, #12]
 8003df8:	f000 f880 	bl	8003efc <I2C_WaitOnFlagUntilTimeout>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e04d      	b.n	8003ea2 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	2bff      	cmp	r3, #255	@ 0xff
 8003e0e:	d90e      	bls.n	8003e2e <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	22ff      	movs	r2, #255	@ 0xff
 8003e14:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e1a:	b2da      	uxtb	r2, r3
 8003e1c:	8979      	ldrh	r1, [r7, #10]
 8003e1e:	2300      	movs	r3, #0
 8003e20:	9300      	str	r3, [sp, #0]
 8003e22:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003e26:	68f8      	ldr	r0, [r7, #12]
 8003e28:	f000 fa2c 	bl	8004284 <I2C_TransferConfig>
 8003e2c:	e00f      	b.n	8003e4e <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e3c:	b2da      	uxtb	r2, r3
 8003e3e:	8979      	ldrh	r1, [r7, #10]
 8003e40:	2300      	movs	r3, #0
 8003e42:	9300      	str	r3, [sp, #0]
 8003e44:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003e48:	68f8      	ldr	r0, [r7, #12]
 8003e4a:	f000 fa1b 	bl	8004284 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e52:	b29b      	uxth	r3, r3
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d19e      	bne.n	8003d96 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e58:	693a      	ldr	r2, [r7, #16]
 8003e5a:	6a39      	ldr	r1, [r7, #32]
 8003e5c:	68f8      	ldr	r0, [r7, #12]
 8003e5e:	f000 f8ed 	bl	800403c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003e62:	4603      	mov	r3, r0
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d001      	beq.n	8003e6c <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e01a      	b.n	8003ea2 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	2220      	movs	r2, #32
 8003e72:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	6859      	ldr	r1, [r3, #4]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	4b0c      	ldr	r3, [pc, #48]	@ (8003eb0 <HAL_I2C_Master_Transmit+0x22c>)
 8003e80:	400b      	ands	r3, r1
 8003e82:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	2220      	movs	r2, #32
 8003e88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	e000      	b.n	8003ea2 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8003ea0:	2302      	movs	r3, #2
  }
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3718      	adds	r7, #24
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	bf00      	nop
 8003eac:	80002000 	.word	0x80002000
 8003eb0:	fe00e800 	.word	0xfe00e800

08003eb4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	f003 0302 	and.w	r3, r3, #2
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d103      	bne.n	8003ed2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	699b      	ldr	r3, [r3, #24]
 8003ed8:	f003 0301 	and.w	r3, r3, #1
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d007      	beq.n	8003ef0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	699a      	ldr	r2, [r3, #24]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f042 0201 	orr.w	r2, r2, #1
 8003eee:	619a      	str	r2, [r3, #24]
  }
}
 8003ef0:	bf00      	nop
 8003ef2:	370c      	adds	r7, #12
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr

08003efc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b084      	sub	sp, #16
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	60f8      	str	r0, [r7, #12]
 8003f04:	60b9      	str	r1, [r7, #8]
 8003f06:	603b      	str	r3, [r7, #0]
 8003f08:	4613      	mov	r3, r2
 8003f0a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f0c:	e03b      	b.n	8003f86 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f0e:	69ba      	ldr	r2, [r7, #24]
 8003f10:	6839      	ldr	r1, [r7, #0]
 8003f12:	68f8      	ldr	r0, [r7, #12]
 8003f14:	f000 f8d6 	bl	80040c4 <I2C_IsErrorOccurred>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d001      	beq.n	8003f22 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e041      	b.n	8003fa6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f28:	d02d      	beq.n	8003f86 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f2a:	f7fd ff5f 	bl	8001dec <HAL_GetTick>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	69bb      	ldr	r3, [r7, #24]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	683a      	ldr	r2, [r7, #0]
 8003f36:	429a      	cmp	r2, r3
 8003f38:	d302      	bcc.n	8003f40 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d122      	bne.n	8003f86 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	699a      	ldr	r2, [r3, #24]
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	4013      	ands	r3, r2
 8003f4a:	68ba      	ldr	r2, [r7, #8]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	bf0c      	ite	eq
 8003f50:	2301      	moveq	r3, #1
 8003f52:	2300      	movne	r3, #0
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	461a      	mov	r2, r3
 8003f58:	79fb      	ldrb	r3, [r7, #7]
 8003f5a:	429a      	cmp	r2, r3
 8003f5c:	d113      	bne.n	8003f86 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f62:	f043 0220 	orr.w	r2, r3, #32
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2220      	movs	r2, #32
 8003f6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e00f      	b.n	8003fa6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	699a      	ldr	r2, [r3, #24]
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	4013      	ands	r3, r2
 8003f90:	68ba      	ldr	r2, [r7, #8]
 8003f92:	429a      	cmp	r2, r3
 8003f94:	bf0c      	ite	eq
 8003f96:	2301      	moveq	r3, #1
 8003f98:	2300      	movne	r3, #0
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	79fb      	ldrb	r3, [r7, #7]
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d0b4      	beq.n	8003f0e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3710      	adds	r7, #16
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}

08003fae <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003fae:	b580      	push	{r7, lr}
 8003fb0:	b084      	sub	sp, #16
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	60f8      	str	r0, [r7, #12]
 8003fb6:	60b9      	str	r1, [r7, #8]
 8003fb8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003fba:	e033      	b.n	8004024 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fbc:	687a      	ldr	r2, [r7, #4]
 8003fbe:	68b9      	ldr	r1, [r7, #8]
 8003fc0:	68f8      	ldr	r0, [r7, #12]
 8003fc2:	f000 f87f 	bl	80040c4 <I2C_IsErrorOccurred>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d001      	beq.n	8003fd0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e031      	b.n	8004034 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fd6:	d025      	beq.n	8004024 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fd8:	f7fd ff08 	bl	8001dec <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	68ba      	ldr	r2, [r7, #8]
 8003fe4:	429a      	cmp	r2, r3
 8003fe6:	d302      	bcc.n	8003fee <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d11a      	bne.n	8004024 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	699b      	ldr	r3, [r3, #24]
 8003ff4:	f003 0302 	and.w	r3, r3, #2
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d013      	beq.n	8004024 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004000:	f043 0220 	orr.w	r2, r3, #32
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	2220      	movs	r2, #32
 800400c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2200      	movs	r2, #0
 8004014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	2200      	movs	r2, #0
 800401c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e007      	b.n	8004034 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	f003 0302 	and.w	r3, r3, #2
 800402e:	2b02      	cmp	r3, #2
 8004030:	d1c4      	bne.n	8003fbc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004032:	2300      	movs	r3, #0
}
 8004034:	4618      	mov	r0, r3
 8004036:	3710      	adds	r7, #16
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}

0800403c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b084      	sub	sp, #16
 8004040:	af00      	add	r7, sp, #0
 8004042:	60f8      	str	r0, [r7, #12]
 8004044:	60b9      	str	r1, [r7, #8]
 8004046:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004048:	e02f      	b.n	80040aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800404a:	687a      	ldr	r2, [r7, #4]
 800404c:	68b9      	ldr	r1, [r7, #8]
 800404e:	68f8      	ldr	r0, [r7, #12]
 8004050:	f000 f838 	bl	80040c4 <I2C_IsErrorOccurred>
 8004054:	4603      	mov	r3, r0
 8004056:	2b00      	cmp	r3, #0
 8004058:	d001      	beq.n	800405e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e02d      	b.n	80040ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800405e:	f7fd fec5 	bl	8001dec <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	68ba      	ldr	r2, [r7, #8]
 800406a:	429a      	cmp	r2, r3
 800406c:	d302      	bcc.n	8004074 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800406e:	68bb      	ldr	r3, [r7, #8]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d11a      	bne.n	80040aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	699b      	ldr	r3, [r3, #24]
 800407a:	f003 0320 	and.w	r3, r3, #32
 800407e:	2b20      	cmp	r3, #32
 8004080:	d013      	beq.n	80040aa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004086:	f043 0220 	orr.w	r2, r3, #32
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2220      	movs	r2, #32
 8004092:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80040a6:	2301      	movs	r3, #1
 80040a8:	e007      	b.n	80040ba <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	699b      	ldr	r3, [r3, #24]
 80040b0:	f003 0320 	and.w	r3, r3, #32
 80040b4:	2b20      	cmp	r3, #32
 80040b6:	d1c8      	bne.n	800404a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3710      	adds	r7, #16
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
	...

080040c4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b08a      	sub	sp, #40	@ 0x28
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	60f8      	str	r0, [r7, #12]
 80040cc:	60b9      	str	r1, [r7, #8]
 80040ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040d0:	2300      	movs	r3, #0
 80040d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	699b      	ldr	r3, [r3, #24]
 80040dc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80040de:	2300      	movs	r3, #0
 80040e0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	f003 0310 	and.w	r3, r3, #16
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d068      	beq.n	80041c2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	2210      	movs	r2, #16
 80040f6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80040f8:	e049      	b.n	800418e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80040fa:	68bb      	ldr	r3, [r7, #8]
 80040fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004100:	d045      	beq.n	800418e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004102:	f7fd fe73 	bl	8001dec <HAL_GetTick>
 8004106:	4602      	mov	r2, r0
 8004108:	69fb      	ldr	r3, [r7, #28]
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	68ba      	ldr	r2, [r7, #8]
 800410e:	429a      	cmp	r2, r3
 8004110:	d302      	bcc.n	8004118 <I2C_IsErrorOccurred+0x54>
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d13a      	bne.n	800418e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	685b      	ldr	r3, [r3, #4]
 800411e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004122:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800412a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	699b      	ldr	r3, [r3, #24]
 8004132:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004136:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800413a:	d121      	bne.n	8004180 <I2C_IsErrorOccurred+0xbc>
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004142:	d01d      	beq.n	8004180 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8004144:	7cfb      	ldrb	r3, [r7, #19]
 8004146:	2b20      	cmp	r3, #32
 8004148:	d01a      	beq.n	8004180 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	685a      	ldr	r2, [r3, #4]
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004158:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800415a:	f7fd fe47 	bl	8001dec <HAL_GetTick>
 800415e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004160:	e00e      	b.n	8004180 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004162:	f7fd fe43 	bl	8001dec <HAL_GetTick>
 8004166:	4602      	mov	r2, r0
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	2b19      	cmp	r3, #25
 800416e:	d907      	bls.n	8004180 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004170:	6a3b      	ldr	r3, [r7, #32]
 8004172:	f043 0320 	orr.w	r3, r3, #32
 8004176:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004178:	2301      	movs	r3, #1
 800417a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800417e:	e006      	b.n	800418e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	699b      	ldr	r3, [r3, #24]
 8004186:	f003 0320 	and.w	r3, r3, #32
 800418a:	2b20      	cmp	r3, #32
 800418c:	d1e9      	bne.n	8004162 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	699b      	ldr	r3, [r3, #24]
 8004194:	f003 0320 	and.w	r3, r3, #32
 8004198:	2b20      	cmp	r3, #32
 800419a:	d003      	beq.n	80041a4 <I2C_IsErrorOccurred+0xe0>
 800419c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d0aa      	beq.n	80040fa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80041a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d103      	bne.n	80041b4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2220      	movs	r2, #32
 80041b2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80041b4:	6a3b      	ldr	r3, [r7, #32]
 80041b6:	f043 0304 	orr.w	r3, r3, #4
 80041ba:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80041bc:	2301      	movs	r3, #1
 80041be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	699b      	ldr	r3, [r3, #24]
 80041c8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d00b      	beq.n	80041ec <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80041d4:	6a3b      	ldr	r3, [r7, #32]
 80041d6:	f043 0301 	orr.w	r3, r3, #1
 80041da:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80041e4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80041e6:	2301      	movs	r3, #1
 80041e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80041ec:	69bb      	ldr	r3, [r7, #24]
 80041ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d00b      	beq.n	800420e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80041f6:	6a3b      	ldr	r3, [r7, #32]
 80041f8:	f043 0308 	orr.w	r3, r3, #8
 80041fc:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004206:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004214:	2b00      	cmp	r3, #0
 8004216:	d00b      	beq.n	8004230 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004218:	6a3b      	ldr	r3, [r7, #32]
 800421a:	f043 0302 	orr.w	r3, r3, #2
 800421e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004228:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8004230:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004234:	2b00      	cmp	r3, #0
 8004236:	d01c      	beq.n	8004272 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f7ff fe3b 	bl	8003eb4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	6859      	ldr	r1, [r3, #4]
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	4b0d      	ldr	r3, [pc, #52]	@ (8004280 <I2C_IsErrorOccurred+0x1bc>)
 800424a:	400b      	ands	r3, r1
 800424c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004252:	6a3b      	ldr	r3, [r7, #32]
 8004254:	431a      	orrs	r2, r3
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	2220      	movs	r2, #32
 800425e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8004272:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004276:	4618      	mov	r0, r3
 8004278:	3728      	adds	r7, #40	@ 0x28
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	fe00e800 	.word	0xfe00e800

08004284 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004284:	b480      	push	{r7}
 8004286:	b087      	sub	sp, #28
 8004288:	af00      	add	r7, sp, #0
 800428a:	60f8      	str	r0, [r7, #12]
 800428c:	607b      	str	r3, [r7, #4]
 800428e:	460b      	mov	r3, r1
 8004290:	817b      	strh	r3, [r7, #10]
 8004292:	4613      	mov	r3, r2
 8004294:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004296:	897b      	ldrh	r3, [r7, #10]
 8004298:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800429c:	7a7b      	ldrb	r3, [r7, #9]
 800429e:	041b      	lsls	r3, r3, #16
 80042a0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80042a4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80042aa:	6a3b      	ldr	r3, [r7, #32]
 80042ac:	4313      	orrs	r3, r2
 80042ae:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80042b2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	685a      	ldr	r2, [r3, #4]
 80042ba:	6a3b      	ldr	r3, [r7, #32]
 80042bc:	0d5b      	lsrs	r3, r3, #21
 80042be:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80042c2:	4b08      	ldr	r3, [pc, #32]	@ (80042e4 <I2C_TransferConfig+0x60>)
 80042c4:	430b      	orrs	r3, r1
 80042c6:	43db      	mvns	r3, r3
 80042c8:	ea02 0103 	and.w	r1, r2, r3
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	697a      	ldr	r2, [r7, #20]
 80042d2:	430a      	orrs	r2, r1
 80042d4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80042d6:	bf00      	nop
 80042d8:	371c      	adds	r7, #28
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr
 80042e2:	bf00      	nop
 80042e4:	03ff63ff 	.word	0x03ff63ff

080042e8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
 80042f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	2b20      	cmp	r3, #32
 80042fc:	d138      	bne.n	8004370 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004304:	2b01      	cmp	r3, #1
 8004306:	d101      	bne.n	800430c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004308:	2302      	movs	r3, #2
 800430a:	e032      	b.n	8004372 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2201      	movs	r2, #1
 8004310:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2224      	movs	r2, #36	@ 0x24
 8004318:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681a      	ldr	r2, [r3, #0]
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f022 0201 	bic.w	r2, r2, #1
 800432a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	681a      	ldr	r2, [r3, #0]
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800433a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	6819      	ldr	r1, [r3, #0]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	683a      	ldr	r2, [r7, #0]
 8004348:	430a      	orrs	r2, r1
 800434a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f042 0201 	orr.w	r2, r2, #1
 800435a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2220      	movs	r2, #32
 8004360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2200      	movs	r2, #0
 8004368:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800436c:	2300      	movs	r3, #0
 800436e:	e000      	b.n	8004372 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004370:	2302      	movs	r3, #2
  }
}
 8004372:	4618      	mov	r0, r3
 8004374:	370c      	adds	r7, #12
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr

0800437e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800437e:	b480      	push	{r7}
 8004380:	b085      	sub	sp, #20
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]
 8004386:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800438e:	b2db      	uxtb	r3, r3
 8004390:	2b20      	cmp	r3, #32
 8004392:	d139      	bne.n	8004408 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800439a:	2b01      	cmp	r3, #1
 800439c:	d101      	bne.n	80043a2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800439e:	2302      	movs	r3, #2
 80043a0:	e033      	b.n	800440a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2201      	movs	r2, #1
 80043a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2224      	movs	r2, #36	@ 0x24
 80043ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f022 0201 	bic.w	r2, r2, #1
 80043c0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80043d0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	021b      	lsls	r3, r3, #8
 80043d6:	68fa      	ldr	r2, [r7, #12]
 80043d8:	4313      	orrs	r3, r2
 80043da:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68fa      	ldr	r2, [r7, #12]
 80043e2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f042 0201 	orr.w	r2, r2, #1
 80043f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2220      	movs	r2, #32
 80043f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004404:	2300      	movs	r3, #0
 8004406:	e000      	b.n	800440a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004408:	2302      	movs	r3, #2
  }
}
 800440a:	4618      	mov	r0, r3
 800440c:	3714      	adds	r7, #20
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
	...

08004418 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004418:	b480      	push	{r7}
 800441a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800441c:	4b04      	ldr	r3, [pc, #16]	@ (8004430 <HAL_PWREx_GetVoltageRange+0x18>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004424:	4618      	mov	r0, r3
 8004426:	46bd      	mov	sp, r7
 8004428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	40007000 	.word	0x40007000

08004434 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004434:	b480      	push	{r7}
 8004436:	b085      	sub	sp, #20
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004442:	d130      	bne.n	80044a6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004444:	4b23      	ldr	r3, [pc, #140]	@ (80044d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800444c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004450:	d038      	beq.n	80044c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004452:	4b20      	ldr	r3, [pc, #128]	@ (80044d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800445a:	4a1e      	ldr	r2, [pc, #120]	@ (80044d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800445c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004460:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004462:	4b1d      	ldr	r3, [pc, #116]	@ (80044d8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	2232      	movs	r2, #50	@ 0x32
 8004468:	fb02 f303 	mul.w	r3, r2, r3
 800446c:	4a1b      	ldr	r2, [pc, #108]	@ (80044dc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800446e:	fba2 2303 	umull	r2, r3, r2, r3
 8004472:	0c9b      	lsrs	r3, r3, #18
 8004474:	3301      	adds	r3, #1
 8004476:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004478:	e002      	b.n	8004480 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	3b01      	subs	r3, #1
 800447e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004480:	4b14      	ldr	r3, [pc, #80]	@ (80044d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004482:	695b      	ldr	r3, [r3, #20]
 8004484:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004488:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800448c:	d102      	bne.n	8004494 <HAL_PWREx_ControlVoltageScaling+0x60>
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d1f2      	bne.n	800447a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004494:	4b0f      	ldr	r3, [pc, #60]	@ (80044d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004496:	695b      	ldr	r3, [r3, #20]
 8004498:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800449c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044a0:	d110      	bne.n	80044c4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80044a2:	2303      	movs	r3, #3
 80044a4:	e00f      	b.n	80044c6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80044a6:	4b0b      	ldr	r3, [pc, #44]	@ (80044d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80044ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044b2:	d007      	beq.n	80044c4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80044b4:	4b07      	ldr	r3, [pc, #28]	@ (80044d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80044bc:	4a05      	ldr	r2, [pc, #20]	@ (80044d4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80044be:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80044c2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3714      	adds	r7, #20
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr
 80044d2:	bf00      	nop
 80044d4:	40007000 	.word	0x40007000
 80044d8:	20000010 	.word	0x20000010
 80044dc:	431bde83 	.word	0x431bde83

080044e0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b088      	sub	sp, #32
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d101      	bne.n	80044f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e3ca      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80044f2:	4b97      	ldr	r3, [pc, #604]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 80044f4:	689b      	ldr	r3, [r3, #8]
 80044f6:	f003 030c 	and.w	r3, r3, #12
 80044fa:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80044fc:	4b94      	ldr	r3, [pc, #592]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 80044fe:	68db      	ldr	r3, [r3, #12]
 8004500:	f003 0303 	and.w	r3, r3, #3
 8004504:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 0310 	and.w	r3, r3, #16
 800450e:	2b00      	cmp	r3, #0
 8004510:	f000 80e4 	beq.w	80046dc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004514:	69bb      	ldr	r3, [r7, #24]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d007      	beq.n	800452a <HAL_RCC_OscConfig+0x4a>
 800451a:	69bb      	ldr	r3, [r7, #24]
 800451c:	2b0c      	cmp	r3, #12
 800451e:	f040 808b 	bne.w	8004638 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	2b01      	cmp	r3, #1
 8004526:	f040 8087 	bne.w	8004638 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800452a:	4b89      	ldr	r3, [pc, #548]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	f003 0302 	and.w	r3, r3, #2
 8004532:	2b00      	cmp	r3, #0
 8004534:	d005      	beq.n	8004542 <HAL_RCC_OscConfig+0x62>
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	699b      	ldr	r3, [r3, #24]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d101      	bne.n	8004542 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800453e:	2301      	movs	r3, #1
 8004540:	e3a2      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6a1a      	ldr	r2, [r3, #32]
 8004546:	4b82      	ldr	r3, [pc, #520]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0308 	and.w	r3, r3, #8
 800454e:	2b00      	cmp	r3, #0
 8004550:	d004      	beq.n	800455c <HAL_RCC_OscConfig+0x7c>
 8004552:	4b7f      	ldr	r3, [pc, #508]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800455a:	e005      	b.n	8004568 <HAL_RCC_OscConfig+0x88>
 800455c:	4b7c      	ldr	r3, [pc, #496]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 800455e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004562:	091b      	lsrs	r3, r3, #4
 8004564:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004568:	4293      	cmp	r3, r2
 800456a:	d223      	bcs.n	80045b4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6a1b      	ldr	r3, [r3, #32]
 8004570:	4618      	mov	r0, r3
 8004572:	f000 fd55 	bl	8005020 <RCC_SetFlashLatencyFromMSIRange>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d001      	beq.n	8004580 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800457c:	2301      	movs	r3, #1
 800457e:	e383      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004580:	4b73      	ldr	r3, [pc, #460]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a72      	ldr	r2, [pc, #456]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 8004586:	f043 0308 	orr.w	r3, r3, #8
 800458a:	6013      	str	r3, [r2, #0]
 800458c:	4b70      	ldr	r3, [pc, #448]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a1b      	ldr	r3, [r3, #32]
 8004598:	496d      	ldr	r1, [pc, #436]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 800459a:	4313      	orrs	r3, r2
 800459c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800459e:	4b6c      	ldr	r3, [pc, #432]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	69db      	ldr	r3, [r3, #28]
 80045aa:	021b      	lsls	r3, r3, #8
 80045ac:	4968      	ldr	r1, [pc, #416]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 80045ae:	4313      	orrs	r3, r2
 80045b0:	604b      	str	r3, [r1, #4]
 80045b2:	e025      	b.n	8004600 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80045b4:	4b66      	ldr	r3, [pc, #408]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	4a65      	ldr	r2, [pc, #404]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 80045ba:	f043 0308 	orr.w	r3, r3, #8
 80045be:	6013      	str	r3, [r2, #0]
 80045c0:	4b63      	ldr	r3, [pc, #396]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6a1b      	ldr	r3, [r3, #32]
 80045cc:	4960      	ldr	r1, [pc, #384]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 80045ce:	4313      	orrs	r3, r2
 80045d0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80045d2:	4b5f      	ldr	r3, [pc, #380]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	69db      	ldr	r3, [r3, #28]
 80045de:	021b      	lsls	r3, r3, #8
 80045e0:	495b      	ldr	r1, [pc, #364]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 80045e2:	4313      	orrs	r3, r2
 80045e4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80045e6:	69bb      	ldr	r3, [r7, #24]
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d109      	bne.n	8004600 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6a1b      	ldr	r3, [r3, #32]
 80045f0:	4618      	mov	r0, r3
 80045f2:	f000 fd15 	bl	8005020 <RCC_SetFlashLatencyFromMSIRange>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d001      	beq.n	8004600 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e343      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004600:	f000 fc4a 	bl	8004e98 <HAL_RCC_GetSysClockFreq>
 8004604:	4602      	mov	r2, r0
 8004606:	4b52      	ldr	r3, [pc, #328]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 8004608:	689b      	ldr	r3, [r3, #8]
 800460a:	091b      	lsrs	r3, r3, #4
 800460c:	f003 030f 	and.w	r3, r3, #15
 8004610:	4950      	ldr	r1, [pc, #320]	@ (8004754 <HAL_RCC_OscConfig+0x274>)
 8004612:	5ccb      	ldrb	r3, [r1, r3]
 8004614:	f003 031f 	and.w	r3, r3, #31
 8004618:	fa22 f303 	lsr.w	r3, r2, r3
 800461c:	4a4e      	ldr	r2, [pc, #312]	@ (8004758 <HAL_RCC_OscConfig+0x278>)
 800461e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004620:	4b4e      	ldr	r3, [pc, #312]	@ (800475c <HAL_RCC_OscConfig+0x27c>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4618      	mov	r0, r3
 8004626:	f7fd fb91 	bl	8001d4c <HAL_InitTick>
 800462a:	4603      	mov	r3, r0
 800462c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800462e:	7bfb      	ldrb	r3, [r7, #15]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d052      	beq.n	80046da <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004634:	7bfb      	ldrb	r3, [r7, #15]
 8004636:	e327      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	699b      	ldr	r3, [r3, #24]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d032      	beq.n	80046a6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004640:	4b43      	ldr	r3, [pc, #268]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	4a42      	ldr	r2, [pc, #264]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 8004646:	f043 0301 	orr.w	r3, r3, #1
 800464a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800464c:	f7fd fbce 	bl	8001dec <HAL_GetTick>
 8004650:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004652:	e008      	b.n	8004666 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004654:	f7fd fbca 	bl	8001dec <HAL_GetTick>
 8004658:	4602      	mov	r2, r0
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	1ad3      	subs	r3, r2, r3
 800465e:	2b02      	cmp	r3, #2
 8004660:	d901      	bls.n	8004666 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e310      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004666:	4b3a      	ldr	r3, [pc, #232]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0302 	and.w	r3, r3, #2
 800466e:	2b00      	cmp	r3, #0
 8004670:	d0f0      	beq.n	8004654 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004672:	4b37      	ldr	r3, [pc, #220]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	4a36      	ldr	r2, [pc, #216]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 8004678:	f043 0308 	orr.w	r3, r3, #8
 800467c:	6013      	str	r3, [r2, #0]
 800467e:	4b34      	ldr	r3, [pc, #208]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6a1b      	ldr	r3, [r3, #32]
 800468a:	4931      	ldr	r1, [pc, #196]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 800468c:	4313      	orrs	r3, r2
 800468e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004690:	4b2f      	ldr	r3, [pc, #188]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	69db      	ldr	r3, [r3, #28]
 800469c:	021b      	lsls	r3, r3, #8
 800469e:	492c      	ldr	r1, [pc, #176]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 80046a0:	4313      	orrs	r3, r2
 80046a2:	604b      	str	r3, [r1, #4]
 80046a4:	e01a      	b.n	80046dc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80046a6:	4b2a      	ldr	r3, [pc, #168]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	4a29      	ldr	r2, [pc, #164]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 80046ac:	f023 0301 	bic.w	r3, r3, #1
 80046b0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80046b2:	f7fd fb9b 	bl	8001dec <HAL_GetTick>
 80046b6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80046b8:	e008      	b.n	80046cc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80046ba:	f7fd fb97 	bl	8001dec <HAL_GetTick>
 80046be:	4602      	mov	r2, r0
 80046c0:	693b      	ldr	r3, [r7, #16]
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	2b02      	cmp	r3, #2
 80046c6:	d901      	bls.n	80046cc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80046c8:	2303      	movs	r3, #3
 80046ca:	e2dd      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80046cc:	4b20      	ldr	r3, [pc, #128]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0302 	and.w	r3, r3, #2
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d1f0      	bne.n	80046ba <HAL_RCC_OscConfig+0x1da>
 80046d8:	e000      	b.n	80046dc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80046da:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f003 0301 	and.w	r3, r3, #1
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d074      	beq.n	80047d2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80046e8:	69bb      	ldr	r3, [r7, #24]
 80046ea:	2b08      	cmp	r3, #8
 80046ec:	d005      	beq.n	80046fa <HAL_RCC_OscConfig+0x21a>
 80046ee:	69bb      	ldr	r3, [r7, #24]
 80046f0:	2b0c      	cmp	r3, #12
 80046f2:	d10e      	bne.n	8004712 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80046f4:	697b      	ldr	r3, [r7, #20]
 80046f6:	2b03      	cmp	r3, #3
 80046f8:	d10b      	bne.n	8004712 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046fa:	4b15      	ldr	r3, [pc, #84]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004702:	2b00      	cmp	r3, #0
 8004704:	d064      	beq.n	80047d0 <HAL_RCC_OscConfig+0x2f0>
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	685b      	ldr	r3, [r3, #4]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d160      	bne.n	80047d0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800470e:	2301      	movs	r3, #1
 8004710:	e2ba      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800471a:	d106      	bne.n	800472a <HAL_RCC_OscConfig+0x24a>
 800471c:	4b0c      	ldr	r3, [pc, #48]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a0b      	ldr	r2, [pc, #44]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 8004722:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004726:	6013      	str	r3, [r2, #0]
 8004728:	e026      	b.n	8004778 <HAL_RCC_OscConfig+0x298>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004732:	d115      	bne.n	8004760 <HAL_RCC_OscConfig+0x280>
 8004734:	4b06      	ldr	r3, [pc, #24]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	4a05      	ldr	r2, [pc, #20]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 800473a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800473e:	6013      	str	r3, [r2, #0]
 8004740:	4b03      	ldr	r3, [pc, #12]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a02      	ldr	r2, [pc, #8]	@ (8004750 <HAL_RCC_OscConfig+0x270>)
 8004746:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800474a:	6013      	str	r3, [r2, #0]
 800474c:	e014      	b.n	8004778 <HAL_RCC_OscConfig+0x298>
 800474e:	bf00      	nop
 8004750:	40021000 	.word	0x40021000
 8004754:	08007b4c 	.word	0x08007b4c
 8004758:	20000010 	.word	0x20000010
 800475c:	20000014 	.word	0x20000014
 8004760:	4ba0      	ldr	r3, [pc, #640]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	4a9f      	ldr	r2, [pc, #636]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 8004766:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800476a:	6013      	str	r3, [r2, #0]
 800476c:	4b9d      	ldr	r3, [pc, #628]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	4a9c      	ldr	r2, [pc, #624]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 8004772:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004776:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d013      	beq.n	80047a8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004780:	f7fd fb34 	bl	8001dec <HAL_GetTick>
 8004784:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004786:	e008      	b.n	800479a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004788:	f7fd fb30 	bl	8001dec <HAL_GetTick>
 800478c:	4602      	mov	r2, r0
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	2b64      	cmp	r3, #100	@ 0x64
 8004794:	d901      	bls.n	800479a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004796:	2303      	movs	r3, #3
 8004798:	e276      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800479a:	4b92      	ldr	r3, [pc, #584]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d0f0      	beq.n	8004788 <HAL_RCC_OscConfig+0x2a8>
 80047a6:	e014      	b.n	80047d2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a8:	f7fd fb20 	bl	8001dec <HAL_GetTick>
 80047ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047ae:	e008      	b.n	80047c2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80047b0:	f7fd fb1c 	bl	8001dec <HAL_GetTick>
 80047b4:	4602      	mov	r2, r0
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	1ad3      	subs	r3, r2, r3
 80047ba:	2b64      	cmp	r3, #100	@ 0x64
 80047bc:	d901      	bls.n	80047c2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80047be:	2303      	movs	r3, #3
 80047c0:	e262      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80047c2:	4b88      	ldr	r3, [pc, #544]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d1f0      	bne.n	80047b0 <HAL_RCC_OscConfig+0x2d0>
 80047ce:	e000      	b.n	80047d2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f003 0302 	and.w	r3, r3, #2
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d060      	beq.n	80048a0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80047de:	69bb      	ldr	r3, [r7, #24]
 80047e0:	2b04      	cmp	r3, #4
 80047e2:	d005      	beq.n	80047f0 <HAL_RCC_OscConfig+0x310>
 80047e4:	69bb      	ldr	r3, [r7, #24]
 80047e6:	2b0c      	cmp	r3, #12
 80047e8:	d119      	bne.n	800481e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d116      	bne.n	800481e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047f0:	4b7c      	ldr	r3, [pc, #496]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d005      	beq.n	8004808 <HAL_RCC_OscConfig+0x328>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	68db      	ldr	r3, [r3, #12]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d101      	bne.n	8004808 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	e23f      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004808:	4b76      	ldr	r3, [pc, #472]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 800480a:	685b      	ldr	r3, [r3, #4]
 800480c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	061b      	lsls	r3, r3, #24
 8004816:	4973      	ldr	r1, [pc, #460]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 8004818:	4313      	orrs	r3, r2
 800481a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800481c:	e040      	b.n	80048a0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	68db      	ldr	r3, [r3, #12]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d023      	beq.n	800486e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004826:	4b6f      	ldr	r3, [pc, #444]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a6e      	ldr	r2, [pc, #440]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 800482c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004830:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004832:	f7fd fadb 	bl	8001dec <HAL_GetTick>
 8004836:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004838:	e008      	b.n	800484c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800483a:	f7fd fad7 	bl	8001dec <HAL_GetTick>
 800483e:	4602      	mov	r2, r0
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	1ad3      	subs	r3, r2, r3
 8004844:	2b02      	cmp	r3, #2
 8004846:	d901      	bls.n	800484c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	e21d      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800484c:	4b65      	ldr	r3, [pc, #404]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004854:	2b00      	cmp	r3, #0
 8004856:	d0f0      	beq.n	800483a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004858:	4b62      	ldr	r3, [pc, #392]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	061b      	lsls	r3, r3, #24
 8004866:	495f      	ldr	r1, [pc, #380]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 8004868:	4313      	orrs	r3, r2
 800486a:	604b      	str	r3, [r1, #4]
 800486c:	e018      	b.n	80048a0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800486e:	4b5d      	ldr	r3, [pc, #372]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a5c      	ldr	r2, [pc, #368]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 8004874:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004878:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800487a:	f7fd fab7 	bl	8001dec <HAL_GetTick>
 800487e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004880:	e008      	b.n	8004894 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004882:	f7fd fab3 	bl	8001dec <HAL_GetTick>
 8004886:	4602      	mov	r2, r0
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	1ad3      	subs	r3, r2, r3
 800488c:	2b02      	cmp	r3, #2
 800488e:	d901      	bls.n	8004894 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e1f9      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004894:	4b53      	ldr	r3, [pc, #332]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800489c:	2b00      	cmp	r3, #0
 800489e:	d1f0      	bne.n	8004882 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f003 0308 	and.w	r3, r3, #8
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d03c      	beq.n	8004926 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	695b      	ldr	r3, [r3, #20]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d01c      	beq.n	80048ee <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80048b4:	4b4b      	ldr	r3, [pc, #300]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 80048b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048ba:	4a4a      	ldr	r2, [pc, #296]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 80048bc:	f043 0301 	orr.w	r3, r3, #1
 80048c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048c4:	f7fd fa92 	bl	8001dec <HAL_GetTick>
 80048c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048ca:	e008      	b.n	80048de <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048cc:	f7fd fa8e 	bl	8001dec <HAL_GetTick>
 80048d0:	4602      	mov	r2, r0
 80048d2:	693b      	ldr	r3, [r7, #16]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	2b02      	cmp	r3, #2
 80048d8:	d901      	bls.n	80048de <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e1d4      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80048de:	4b41      	ldr	r3, [pc, #260]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 80048e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048e4:	f003 0302 	and.w	r3, r3, #2
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d0ef      	beq.n	80048cc <HAL_RCC_OscConfig+0x3ec>
 80048ec:	e01b      	b.n	8004926 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80048ee:	4b3d      	ldr	r3, [pc, #244]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 80048f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80048f4:	4a3b      	ldr	r2, [pc, #236]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 80048f6:	f023 0301 	bic.w	r3, r3, #1
 80048fa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048fe:	f7fd fa75 	bl	8001dec <HAL_GetTick>
 8004902:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004904:	e008      	b.n	8004918 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004906:	f7fd fa71 	bl	8001dec <HAL_GetTick>
 800490a:	4602      	mov	r2, r0
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	1ad3      	subs	r3, r2, r3
 8004910:	2b02      	cmp	r3, #2
 8004912:	d901      	bls.n	8004918 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004914:	2303      	movs	r3, #3
 8004916:	e1b7      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004918:	4b32      	ldr	r3, [pc, #200]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 800491a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800491e:	f003 0302 	and.w	r3, r3, #2
 8004922:	2b00      	cmp	r3, #0
 8004924:	d1ef      	bne.n	8004906 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 0304 	and.w	r3, r3, #4
 800492e:	2b00      	cmp	r3, #0
 8004930:	f000 80a6 	beq.w	8004a80 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004934:	2300      	movs	r3, #0
 8004936:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004938:	4b2a      	ldr	r3, [pc, #168]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 800493a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800493c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004940:	2b00      	cmp	r3, #0
 8004942:	d10d      	bne.n	8004960 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004944:	4b27      	ldr	r3, [pc, #156]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 8004946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004948:	4a26      	ldr	r2, [pc, #152]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 800494a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800494e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004950:	4b24      	ldr	r3, [pc, #144]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 8004952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004954:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004958:	60bb      	str	r3, [r7, #8]
 800495a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800495c:	2301      	movs	r3, #1
 800495e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004960:	4b21      	ldr	r3, [pc, #132]	@ (80049e8 <HAL_RCC_OscConfig+0x508>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004968:	2b00      	cmp	r3, #0
 800496a:	d118      	bne.n	800499e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800496c:	4b1e      	ldr	r3, [pc, #120]	@ (80049e8 <HAL_RCC_OscConfig+0x508>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a1d      	ldr	r2, [pc, #116]	@ (80049e8 <HAL_RCC_OscConfig+0x508>)
 8004972:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004976:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004978:	f7fd fa38 	bl	8001dec <HAL_GetTick>
 800497c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800497e:	e008      	b.n	8004992 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004980:	f7fd fa34 	bl	8001dec <HAL_GetTick>
 8004984:	4602      	mov	r2, r0
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	1ad3      	subs	r3, r2, r3
 800498a:	2b02      	cmp	r3, #2
 800498c:	d901      	bls.n	8004992 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e17a      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004992:	4b15      	ldr	r3, [pc, #84]	@ (80049e8 <HAL_RCC_OscConfig+0x508>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800499a:	2b00      	cmp	r3, #0
 800499c:	d0f0      	beq.n	8004980 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	d108      	bne.n	80049b8 <HAL_RCC_OscConfig+0x4d8>
 80049a6:	4b0f      	ldr	r3, [pc, #60]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 80049a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049ac:	4a0d      	ldr	r2, [pc, #52]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 80049ae:	f043 0301 	orr.w	r3, r3, #1
 80049b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049b6:	e029      	b.n	8004a0c <HAL_RCC_OscConfig+0x52c>
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	689b      	ldr	r3, [r3, #8]
 80049bc:	2b05      	cmp	r3, #5
 80049be:	d115      	bne.n	80049ec <HAL_RCC_OscConfig+0x50c>
 80049c0:	4b08      	ldr	r3, [pc, #32]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 80049c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049c6:	4a07      	ldr	r2, [pc, #28]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 80049c8:	f043 0304 	orr.w	r3, r3, #4
 80049cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049d0:	4b04      	ldr	r3, [pc, #16]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 80049d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049d6:	4a03      	ldr	r2, [pc, #12]	@ (80049e4 <HAL_RCC_OscConfig+0x504>)
 80049d8:	f043 0301 	orr.w	r3, r3, #1
 80049dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049e0:	e014      	b.n	8004a0c <HAL_RCC_OscConfig+0x52c>
 80049e2:	bf00      	nop
 80049e4:	40021000 	.word	0x40021000
 80049e8:	40007000 	.word	0x40007000
 80049ec:	4b9c      	ldr	r3, [pc, #624]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 80049ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049f2:	4a9b      	ldr	r2, [pc, #620]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 80049f4:	f023 0301 	bic.w	r3, r3, #1
 80049f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80049fc:	4b98      	ldr	r3, [pc, #608]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 80049fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a02:	4a97      	ldr	r2, [pc, #604]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004a04:	f023 0304 	bic.w	r3, r3, #4
 8004a08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d016      	beq.n	8004a42 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a14:	f7fd f9ea 	bl	8001dec <HAL_GetTick>
 8004a18:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a1a:	e00a      	b.n	8004a32 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a1c:	f7fd f9e6 	bl	8001dec <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a2a:	4293      	cmp	r3, r2
 8004a2c:	d901      	bls.n	8004a32 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e12a      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a32:	4b8b      	ldr	r3, [pc, #556]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a38:	f003 0302 	and.w	r3, r3, #2
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d0ed      	beq.n	8004a1c <HAL_RCC_OscConfig+0x53c>
 8004a40:	e015      	b.n	8004a6e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a42:	f7fd f9d3 	bl	8001dec <HAL_GetTick>
 8004a46:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a48:	e00a      	b.n	8004a60 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a4a:	f7fd f9cf 	bl	8001dec <HAL_GetTick>
 8004a4e:	4602      	mov	r2, r0
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	1ad3      	subs	r3, r2, r3
 8004a54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d901      	bls.n	8004a60 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004a5c:	2303      	movs	r3, #3
 8004a5e:	e113      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004a60:	4b7f      	ldr	r3, [pc, #508]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004a62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a66:	f003 0302 	and.w	r3, r3, #2
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d1ed      	bne.n	8004a4a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a6e:	7ffb      	ldrb	r3, [r7, #31]
 8004a70:	2b01      	cmp	r3, #1
 8004a72:	d105      	bne.n	8004a80 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a74:	4b7a      	ldr	r3, [pc, #488]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004a76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a78:	4a79      	ldr	r2, [pc, #484]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004a7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a7e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	f000 80fe 	beq.w	8004c86 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a8e:	2b02      	cmp	r3, #2
 8004a90:	f040 80d0 	bne.w	8004c34 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004a94:	4b72      	ldr	r3, [pc, #456]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	f003 0203 	and.w	r2, r3, #3
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	d130      	bne.n	8004b0a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ab2:	3b01      	subs	r3, #1
 8004ab4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ab6:	429a      	cmp	r2, r3
 8004ab8:	d127      	bne.n	8004b0a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ac4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d11f      	bne.n	8004b0a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ad0:	687a      	ldr	r2, [r7, #4]
 8004ad2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004ad4:	2a07      	cmp	r2, #7
 8004ad6:	bf14      	ite	ne
 8004ad8:	2201      	movne	r2, #1
 8004ada:	2200      	moveq	r2, #0
 8004adc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d113      	bne.n	8004b0a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004aec:	085b      	lsrs	r3, r3, #1
 8004aee:	3b01      	subs	r3, #1
 8004af0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004af2:	429a      	cmp	r2, r3
 8004af4:	d109      	bne.n	8004b0a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b00:	085b      	lsrs	r3, r3, #1
 8004b02:	3b01      	subs	r3, #1
 8004b04:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b06:	429a      	cmp	r2, r3
 8004b08:	d06e      	beq.n	8004be8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004b0a:	69bb      	ldr	r3, [r7, #24]
 8004b0c:	2b0c      	cmp	r3, #12
 8004b0e:	d069      	beq.n	8004be4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004b10:	4b53      	ldr	r3, [pc, #332]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d105      	bne.n	8004b28 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004b1c:	4b50      	ldr	r3, [pc, #320]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d001      	beq.n	8004b2c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e0ad      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004b2c:	4b4c      	ldr	r3, [pc, #304]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a4b      	ldr	r2, [pc, #300]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004b32:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004b36:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004b38:	f7fd f958 	bl	8001dec <HAL_GetTick>
 8004b3c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b3e:	e008      	b.n	8004b52 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b40:	f7fd f954 	bl	8001dec <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	2b02      	cmp	r3, #2
 8004b4c:	d901      	bls.n	8004b52 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004b4e:	2303      	movs	r3, #3
 8004b50:	e09a      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b52:	4b43      	ldr	r3, [pc, #268]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d1f0      	bne.n	8004b40 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004b5e:	4b40      	ldr	r3, [pc, #256]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004b60:	68da      	ldr	r2, [r3, #12]
 8004b62:	4b40      	ldr	r3, [pc, #256]	@ (8004c64 <HAL_RCC_OscConfig+0x784>)
 8004b64:	4013      	ands	r3, r2
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004b6e:	3a01      	subs	r2, #1
 8004b70:	0112      	lsls	r2, r2, #4
 8004b72:	4311      	orrs	r1, r2
 8004b74:	687a      	ldr	r2, [r7, #4]
 8004b76:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004b78:	0212      	lsls	r2, r2, #8
 8004b7a:	4311      	orrs	r1, r2
 8004b7c:	687a      	ldr	r2, [r7, #4]
 8004b7e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004b80:	0852      	lsrs	r2, r2, #1
 8004b82:	3a01      	subs	r2, #1
 8004b84:	0552      	lsls	r2, r2, #21
 8004b86:	4311      	orrs	r1, r2
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004b8c:	0852      	lsrs	r2, r2, #1
 8004b8e:	3a01      	subs	r2, #1
 8004b90:	0652      	lsls	r2, r2, #25
 8004b92:	4311      	orrs	r1, r2
 8004b94:	687a      	ldr	r2, [r7, #4]
 8004b96:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004b98:	0912      	lsrs	r2, r2, #4
 8004b9a:	0452      	lsls	r2, r2, #17
 8004b9c:	430a      	orrs	r2, r1
 8004b9e:	4930      	ldr	r1, [pc, #192]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004ba4:	4b2e      	ldr	r3, [pc, #184]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a2d      	ldr	r2, [pc, #180]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004baa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bae:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004bb0:	4b2b      	ldr	r3, [pc, #172]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004bb2:	68db      	ldr	r3, [r3, #12]
 8004bb4:	4a2a      	ldr	r2, [pc, #168]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004bb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bba:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004bbc:	f7fd f916 	bl	8001dec <HAL_GetTick>
 8004bc0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bc2:	e008      	b.n	8004bd6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004bc4:	f7fd f912 	bl	8001dec <HAL_GetTick>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	693b      	ldr	r3, [r7, #16]
 8004bcc:	1ad3      	subs	r3, r2, r3
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d901      	bls.n	8004bd6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e058      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004bd6:	4b22      	ldr	r3, [pc, #136]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d0f0      	beq.n	8004bc4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004be2:	e050      	b.n	8004c86 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e04f      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004be8:	4b1d      	ldr	r3, [pc, #116]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d148      	bne.n	8004c86 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004bf4:	4b1a      	ldr	r3, [pc, #104]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a19      	ldr	r2, [pc, #100]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004bfa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004bfe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004c00:	4b17      	ldr	r3, [pc, #92]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004c02:	68db      	ldr	r3, [r3, #12]
 8004c04:	4a16      	ldr	r2, [pc, #88]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004c06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004c0a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004c0c:	f7fd f8ee 	bl	8001dec <HAL_GetTick>
 8004c10:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c12:	e008      	b.n	8004c26 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c14:	f7fd f8ea 	bl	8001dec <HAL_GetTick>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	1ad3      	subs	r3, r2, r3
 8004c1e:	2b02      	cmp	r3, #2
 8004c20:	d901      	bls.n	8004c26 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8004c22:	2303      	movs	r3, #3
 8004c24:	e030      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c26:	4b0e      	ldr	r3, [pc, #56]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d0f0      	beq.n	8004c14 <HAL_RCC_OscConfig+0x734>
 8004c32:	e028      	b.n	8004c86 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004c34:	69bb      	ldr	r3, [r7, #24]
 8004c36:	2b0c      	cmp	r3, #12
 8004c38:	d023      	beq.n	8004c82 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c3a:	4b09      	ldr	r3, [pc, #36]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4a08      	ldr	r2, [pc, #32]	@ (8004c60 <HAL_RCC_OscConfig+0x780>)
 8004c40:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004c44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c46:	f7fd f8d1 	bl	8001dec <HAL_GetTick>
 8004c4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c4c:	e00c      	b.n	8004c68 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c4e:	f7fd f8cd 	bl	8001dec <HAL_GetTick>
 8004c52:	4602      	mov	r2, r0
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	1ad3      	subs	r3, r2, r3
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	d905      	bls.n	8004c68 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	e013      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
 8004c60:	40021000 	.word	0x40021000
 8004c64:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004c68:	4b09      	ldr	r3, [pc, #36]	@ (8004c90 <HAL_RCC_OscConfig+0x7b0>)
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d1ec      	bne.n	8004c4e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004c74:	4b06      	ldr	r3, [pc, #24]	@ (8004c90 <HAL_RCC_OscConfig+0x7b0>)
 8004c76:	68da      	ldr	r2, [r3, #12]
 8004c78:	4905      	ldr	r1, [pc, #20]	@ (8004c90 <HAL_RCC_OscConfig+0x7b0>)
 8004c7a:	4b06      	ldr	r3, [pc, #24]	@ (8004c94 <HAL_RCC_OscConfig+0x7b4>)
 8004c7c:	4013      	ands	r3, r2
 8004c7e:	60cb      	str	r3, [r1, #12]
 8004c80:	e001      	b.n	8004c86 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	e000      	b.n	8004c88 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004c86:	2300      	movs	r3, #0
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3720      	adds	r7, #32
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	bd80      	pop	{r7, pc}
 8004c90:	40021000 	.word	0x40021000
 8004c94:	feeefffc 	.word	0xfeeefffc

08004c98 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b084      	sub	sp, #16
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
 8004ca0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d101      	bne.n	8004cac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e0e7      	b.n	8004e7c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004cac:	4b75      	ldr	r3, [pc, #468]	@ (8004e84 <HAL_RCC_ClockConfig+0x1ec>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f003 0307 	and.w	r3, r3, #7
 8004cb4:	683a      	ldr	r2, [r7, #0]
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d910      	bls.n	8004cdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cba:	4b72      	ldr	r3, [pc, #456]	@ (8004e84 <HAL_RCC_ClockConfig+0x1ec>)
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	f023 0207 	bic.w	r2, r3, #7
 8004cc2:	4970      	ldr	r1, [pc, #448]	@ (8004e84 <HAL_RCC_ClockConfig+0x1ec>)
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cca:	4b6e      	ldr	r3, [pc, #440]	@ (8004e84 <HAL_RCC_ClockConfig+0x1ec>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f003 0307 	and.w	r3, r3, #7
 8004cd2:	683a      	ldr	r2, [r7, #0]
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d001      	beq.n	8004cdc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e0cf      	b.n	8004e7c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	f003 0302 	and.w	r3, r3, #2
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d010      	beq.n	8004d0a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	689a      	ldr	r2, [r3, #8]
 8004cec:	4b66      	ldr	r3, [pc, #408]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	d908      	bls.n	8004d0a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004cf8:	4b63      	ldr	r3, [pc, #396]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	4960      	ldr	r1, [pc, #384]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004d06:	4313      	orrs	r3, r2
 8004d08:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0301 	and.w	r3, r3, #1
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d04c      	beq.n	8004db0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	2b03      	cmp	r3, #3
 8004d1c:	d107      	bne.n	8004d2e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004d1e:	4b5a      	ldr	r3, [pc, #360]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d121      	bne.n	8004d6e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e0a6      	b.n	8004e7c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	2b02      	cmp	r3, #2
 8004d34:	d107      	bne.n	8004d46 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004d36:	4b54      	ldr	r3, [pc, #336]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d115      	bne.n	8004d6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e09a      	b.n	8004e7c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d107      	bne.n	8004d5e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004d4e:	4b4e      	ldr	r3, [pc, #312]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0302 	and.w	r3, r3, #2
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d109      	bne.n	8004d6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d5a:	2301      	movs	r3, #1
 8004d5c:	e08e      	b.n	8004e7c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004d5e:	4b4a      	ldr	r3, [pc, #296]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d101      	bne.n	8004d6e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e086      	b.n	8004e7c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d6e:	4b46      	ldr	r3, [pc, #280]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004d70:	689b      	ldr	r3, [r3, #8]
 8004d72:	f023 0203 	bic.w	r2, r3, #3
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	685b      	ldr	r3, [r3, #4]
 8004d7a:	4943      	ldr	r1, [pc, #268]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004d80:	f7fd f834 	bl	8001dec <HAL_GetTick>
 8004d84:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d86:	e00a      	b.n	8004d9e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d88:	f7fd f830 	bl	8001dec <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d901      	bls.n	8004d9e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e06e      	b.n	8004e7c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d9e:	4b3a      	ldr	r3, [pc, #232]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	f003 020c 	and.w	r2, r3, #12
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	429a      	cmp	r2, r3
 8004dae:	d1eb      	bne.n	8004d88 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 0302 	and.w	r3, r3, #2
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d010      	beq.n	8004dde <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	689a      	ldr	r2, [r3, #8]
 8004dc0:	4b31      	ldr	r3, [pc, #196]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d208      	bcs.n	8004dde <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004dcc:	4b2e      	ldr	r3, [pc, #184]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	689b      	ldr	r3, [r3, #8]
 8004dd8:	492b      	ldr	r1, [pc, #172]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004dde:	4b29      	ldr	r3, [pc, #164]	@ (8004e84 <HAL_RCC_ClockConfig+0x1ec>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0307 	and.w	r3, r3, #7
 8004de6:	683a      	ldr	r2, [r7, #0]
 8004de8:	429a      	cmp	r2, r3
 8004dea:	d210      	bcs.n	8004e0e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dec:	4b25      	ldr	r3, [pc, #148]	@ (8004e84 <HAL_RCC_ClockConfig+0x1ec>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f023 0207 	bic.w	r2, r3, #7
 8004df4:	4923      	ldr	r1, [pc, #140]	@ (8004e84 <HAL_RCC_ClockConfig+0x1ec>)
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dfc:	4b21      	ldr	r3, [pc, #132]	@ (8004e84 <HAL_RCC_ClockConfig+0x1ec>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 0307 	and.w	r3, r3, #7
 8004e04:	683a      	ldr	r2, [r7, #0]
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d001      	beq.n	8004e0e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8004e0a:	2301      	movs	r3, #1
 8004e0c:	e036      	b.n	8004e7c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f003 0304 	and.w	r3, r3, #4
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d008      	beq.n	8004e2c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004e1a:	4b1b      	ldr	r3, [pc, #108]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004e1c:	689b      	ldr	r3, [r3, #8]
 8004e1e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	4918      	ldr	r1, [pc, #96]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0308 	and.w	r3, r3, #8
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d009      	beq.n	8004e4c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004e38:	4b13      	ldr	r3, [pc, #76]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	00db      	lsls	r3, r3, #3
 8004e46:	4910      	ldr	r1, [pc, #64]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004e4c:	f000 f824 	bl	8004e98 <HAL_RCC_GetSysClockFreq>
 8004e50:	4602      	mov	r2, r0
 8004e52:	4b0d      	ldr	r3, [pc, #52]	@ (8004e88 <HAL_RCC_ClockConfig+0x1f0>)
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	091b      	lsrs	r3, r3, #4
 8004e58:	f003 030f 	and.w	r3, r3, #15
 8004e5c:	490b      	ldr	r1, [pc, #44]	@ (8004e8c <HAL_RCC_ClockConfig+0x1f4>)
 8004e5e:	5ccb      	ldrb	r3, [r1, r3]
 8004e60:	f003 031f 	and.w	r3, r3, #31
 8004e64:	fa22 f303 	lsr.w	r3, r2, r3
 8004e68:	4a09      	ldr	r2, [pc, #36]	@ (8004e90 <HAL_RCC_ClockConfig+0x1f8>)
 8004e6a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004e6c:	4b09      	ldr	r3, [pc, #36]	@ (8004e94 <HAL_RCC_ClockConfig+0x1fc>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4618      	mov	r0, r3
 8004e72:	f7fc ff6b 	bl	8001d4c <HAL_InitTick>
 8004e76:	4603      	mov	r3, r0
 8004e78:	72fb      	strb	r3, [r7, #11]

  return status;
 8004e7a:	7afb      	ldrb	r3, [r7, #11]
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3710      	adds	r7, #16
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}
 8004e84:	40022000 	.word	0x40022000
 8004e88:	40021000 	.word	0x40021000
 8004e8c:	08007b4c 	.word	0x08007b4c
 8004e90:	20000010 	.word	0x20000010
 8004e94:	20000014 	.word	0x20000014

08004e98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b089      	sub	sp, #36	@ 0x24
 8004e9c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	61fb      	str	r3, [r7, #28]
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ea6:	4b3e      	ldr	r3, [pc, #248]	@ (8004fa0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	f003 030c 	and.w	r3, r3, #12
 8004eae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004eb0:	4b3b      	ldr	r3, [pc, #236]	@ (8004fa0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	f003 0303 	and.w	r3, r3, #3
 8004eb8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d005      	beq.n	8004ecc <HAL_RCC_GetSysClockFreq+0x34>
 8004ec0:	693b      	ldr	r3, [r7, #16]
 8004ec2:	2b0c      	cmp	r3, #12
 8004ec4:	d121      	bne.n	8004f0a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d11e      	bne.n	8004f0a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004ecc:	4b34      	ldr	r3, [pc, #208]	@ (8004fa0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 0308 	and.w	r3, r3, #8
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d107      	bne.n	8004ee8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004ed8:	4b31      	ldr	r3, [pc, #196]	@ (8004fa0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ede:	0a1b      	lsrs	r3, r3, #8
 8004ee0:	f003 030f 	and.w	r3, r3, #15
 8004ee4:	61fb      	str	r3, [r7, #28]
 8004ee6:	e005      	b.n	8004ef4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004ee8:	4b2d      	ldr	r3, [pc, #180]	@ (8004fa0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	091b      	lsrs	r3, r3, #4
 8004eee:	f003 030f 	and.w	r3, r3, #15
 8004ef2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004ef4:	4a2b      	ldr	r2, [pc, #172]	@ (8004fa4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004ef6:	69fb      	ldr	r3, [r7, #28]
 8004ef8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004efc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d10d      	bne.n	8004f20 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f08:	e00a      	b.n	8004f20 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004f0a:	693b      	ldr	r3, [r7, #16]
 8004f0c:	2b04      	cmp	r3, #4
 8004f0e:	d102      	bne.n	8004f16 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004f10:	4b25      	ldr	r3, [pc, #148]	@ (8004fa8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f12:	61bb      	str	r3, [r7, #24]
 8004f14:	e004      	b.n	8004f20 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	2b08      	cmp	r3, #8
 8004f1a:	d101      	bne.n	8004f20 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004f1c:	4b23      	ldr	r3, [pc, #140]	@ (8004fac <HAL_RCC_GetSysClockFreq+0x114>)
 8004f1e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	2b0c      	cmp	r3, #12
 8004f24:	d134      	bne.n	8004f90 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004f26:	4b1e      	ldr	r3, [pc, #120]	@ (8004fa0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	f003 0303 	and.w	r3, r3, #3
 8004f2e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	2b02      	cmp	r3, #2
 8004f34:	d003      	beq.n	8004f3e <HAL_RCC_GetSysClockFreq+0xa6>
 8004f36:	68bb      	ldr	r3, [r7, #8]
 8004f38:	2b03      	cmp	r3, #3
 8004f3a:	d003      	beq.n	8004f44 <HAL_RCC_GetSysClockFreq+0xac>
 8004f3c:	e005      	b.n	8004f4a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004f3e:	4b1a      	ldr	r3, [pc, #104]	@ (8004fa8 <HAL_RCC_GetSysClockFreq+0x110>)
 8004f40:	617b      	str	r3, [r7, #20]
      break;
 8004f42:	e005      	b.n	8004f50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004f44:	4b19      	ldr	r3, [pc, #100]	@ (8004fac <HAL_RCC_GetSysClockFreq+0x114>)
 8004f46:	617b      	str	r3, [r7, #20]
      break;
 8004f48:	e002      	b.n	8004f50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	617b      	str	r3, [r7, #20]
      break;
 8004f4e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f50:	4b13      	ldr	r3, [pc, #76]	@ (8004fa0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f52:	68db      	ldr	r3, [r3, #12]
 8004f54:	091b      	lsrs	r3, r3, #4
 8004f56:	f003 0307 	and.w	r3, r3, #7
 8004f5a:	3301      	adds	r3, #1
 8004f5c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004f5e:	4b10      	ldr	r3, [pc, #64]	@ (8004fa0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f60:	68db      	ldr	r3, [r3, #12]
 8004f62:	0a1b      	lsrs	r3, r3, #8
 8004f64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f68:	697a      	ldr	r2, [r7, #20]
 8004f6a:	fb03 f202 	mul.w	r2, r3, r2
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f74:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f76:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa0 <HAL_RCC_GetSysClockFreq+0x108>)
 8004f78:	68db      	ldr	r3, [r3, #12]
 8004f7a:	0e5b      	lsrs	r3, r3, #25
 8004f7c:	f003 0303 	and.w	r3, r3, #3
 8004f80:	3301      	adds	r3, #1
 8004f82:	005b      	lsls	r3, r3, #1
 8004f84:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004f86:	697a      	ldr	r2, [r7, #20]
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f8e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004f90:	69bb      	ldr	r3, [r7, #24]
}
 8004f92:	4618      	mov	r0, r3
 8004f94:	3724      	adds	r7, #36	@ 0x24
 8004f96:	46bd      	mov	sp, r7
 8004f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f9c:	4770      	bx	lr
 8004f9e:	bf00      	nop
 8004fa0:	40021000 	.word	0x40021000
 8004fa4:	08007b64 	.word	0x08007b64
 8004fa8:	00f42400 	.word	0x00f42400
 8004fac:	007a1200 	.word	0x007a1200

08004fb0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fb4:	4b03      	ldr	r3, [pc, #12]	@ (8004fc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
}
 8004fb8:	4618      	mov	r0, r3
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc0:	4770      	bx	lr
 8004fc2:	bf00      	nop
 8004fc4:	20000010 	.word	0x20000010

08004fc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004fcc:	f7ff fff0 	bl	8004fb0 <HAL_RCC_GetHCLKFreq>
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	4b06      	ldr	r3, [pc, #24]	@ (8004fec <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	0a1b      	lsrs	r3, r3, #8
 8004fd8:	f003 0307 	and.w	r3, r3, #7
 8004fdc:	4904      	ldr	r1, [pc, #16]	@ (8004ff0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004fde:	5ccb      	ldrb	r3, [r1, r3]
 8004fe0:	f003 031f 	and.w	r3, r3, #31
 8004fe4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	bd80      	pop	{r7, pc}
 8004fec:	40021000 	.word	0x40021000
 8004ff0:	08007b5c 	.word	0x08007b5c

08004ff4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004ff8:	f7ff ffda 	bl	8004fb0 <HAL_RCC_GetHCLKFreq>
 8004ffc:	4602      	mov	r2, r0
 8004ffe:	4b06      	ldr	r3, [pc, #24]	@ (8005018 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	0adb      	lsrs	r3, r3, #11
 8005004:	f003 0307 	and.w	r3, r3, #7
 8005008:	4904      	ldr	r1, [pc, #16]	@ (800501c <HAL_RCC_GetPCLK2Freq+0x28>)
 800500a:	5ccb      	ldrb	r3, [r1, r3]
 800500c:	f003 031f 	and.w	r3, r3, #31
 8005010:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005014:	4618      	mov	r0, r3
 8005016:	bd80      	pop	{r7, pc}
 8005018:	40021000 	.word	0x40021000
 800501c:	08007b5c 	.word	0x08007b5c

08005020 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b086      	sub	sp, #24
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005028:	2300      	movs	r3, #0
 800502a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800502c:	4b2a      	ldr	r3, [pc, #168]	@ (80050d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800502e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005030:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005034:	2b00      	cmp	r3, #0
 8005036:	d003      	beq.n	8005040 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005038:	f7ff f9ee 	bl	8004418 <HAL_PWREx_GetVoltageRange>
 800503c:	6178      	str	r0, [r7, #20]
 800503e:	e014      	b.n	800506a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005040:	4b25      	ldr	r3, [pc, #148]	@ (80050d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005042:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005044:	4a24      	ldr	r2, [pc, #144]	@ (80050d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005046:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800504a:	6593      	str	r3, [r2, #88]	@ 0x58
 800504c:	4b22      	ldr	r3, [pc, #136]	@ (80050d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800504e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005050:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005054:	60fb      	str	r3, [r7, #12]
 8005056:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005058:	f7ff f9de 	bl	8004418 <HAL_PWREx_GetVoltageRange>
 800505c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800505e:	4b1e      	ldr	r3, [pc, #120]	@ (80050d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005060:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005062:	4a1d      	ldr	r2, [pc, #116]	@ (80050d8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005064:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005068:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800506a:	697b      	ldr	r3, [r7, #20]
 800506c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005070:	d10b      	bne.n	800508a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2b80      	cmp	r3, #128	@ 0x80
 8005076:	d919      	bls.n	80050ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2ba0      	cmp	r3, #160	@ 0xa0
 800507c:	d902      	bls.n	8005084 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800507e:	2302      	movs	r3, #2
 8005080:	613b      	str	r3, [r7, #16]
 8005082:	e013      	b.n	80050ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005084:	2301      	movs	r3, #1
 8005086:	613b      	str	r3, [r7, #16]
 8005088:	e010      	b.n	80050ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	2b80      	cmp	r3, #128	@ 0x80
 800508e:	d902      	bls.n	8005096 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005090:	2303      	movs	r3, #3
 8005092:	613b      	str	r3, [r7, #16]
 8005094:	e00a      	b.n	80050ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2b80      	cmp	r3, #128	@ 0x80
 800509a:	d102      	bne.n	80050a2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800509c:	2302      	movs	r3, #2
 800509e:	613b      	str	r3, [r7, #16]
 80050a0:	e004      	b.n	80050ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2b70      	cmp	r3, #112	@ 0x70
 80050a6:	d101      	bne.n	80050ac <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80050a8:	2301      	movs	r3, #1
 80050aa:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80050ac:	4b0b      	ldr	r3, [pc, #44]	@ (80050dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f023 0207 	bic.w	r2, r3, #7
 80050b4:	4909      	ldr	r1, [pc, #36]	@ (80050dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050b6:	693b      	ldr	r3, [r7, #16]
 80050b8:	4313      	orrs	r3, r2
 80050ba:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80050bc:	4b07      	ldr	r3, [pc, #28]	@ (80050dc <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f003 0307 	and.w	r3, r3, #7
 80050c4:	693a      	ldr	r2, [r7, #16]
 80050c6:	429a      	cmp	r2, r3
 80050c8:	d001      	beq.n	80050ce <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e000      	b.n	80050d0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80050ce:	2300      	movs	r3, #0
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3718      	adds	r7, #24
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}
 80050d8:	40021000 	.word	0x40021000
 80050dc:	40022000 	.word	0x40022000

080050e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b086      	sub	sp, #24
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80050e8:	2300      	movs	r3, #0
 80050ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80050ec:	2300      	movs	r3, #0
 80050ee:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d041      	beq.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005100:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005104:	d02a      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005106:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800510a:	d824      	bhi.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800510c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005110:	d008      	beq.n	8005124 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005112:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005116:	d81e      	bhi.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00a      	beq.n	8005132 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800511c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005120:	d010      	beq.n	8005144 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8005122:	e018      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005124:	4b86      	ldr	r3, [pc, #536]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	4a85      	ldr	r2, [pc, #532]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800512a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800512e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005130:	e015      	b.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	3304      	adds	r3, #4
 8005136:	2100      	movs	r1, #0
 8005138:	4618      	mov	r0, r3
 800513a:	f000 fabb 	bl	80056b4 <RCCEx_PLLSAI1_Config>
 800513e:	4603      	mov	r3, r0
 8005140:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005142:	e00c      	b.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	3320      	adds	r3, #32
 8005148:	2100      	movs	r1, #0
 800514a:	4618      	mov	r0, r3
 800514c:	f000 fba6 	bl	800589c <RCCEx_PLLSAI2_Config>
 8005150:	4603      	mov	r3, r0
 8005152:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005154:	e003      	b.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	74fb      	strb	r3, [r7, #19]
      break;
 800515a:	e000      	b.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800515c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800515e:	7cfb      	ldrb	r3, [r7, #19]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d10b      	bne.n	800517c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005164:	4b76      	ldr	r3, [pc, #472]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800516a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005172:	4973      	ldr	r1, [pc, #460]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005174:	4313      	orrs	r3, r2
 8005176:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800517a:	e001      	b.n	8005180 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800517c:	7cfb      	ldrb	r3, [r7, #19]
 800517e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005188:	2b00      	cmp	r3, #0
 800518a:	d041      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005190:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005194:	d02a      	beq.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005196:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800519a:	d824      	bhi.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800519c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051a0:	d008      	beq.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80051a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80051a6:	d81e      	bhi.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d00a      	beq.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80051ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80051b0:	d010      	beq.n	80051d4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80051b2:	e018      	b.n	80051e6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80051b4:	4b62      	ldr	r3, [pc, #392]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051b6:	68db      	ldr	r3, [r3, #12]
 80051b8:	4a61      	ldr	r2, [pc, #388]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051be:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80051c0:	e015      	b.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	3304      	adds	r3, #4
 80051c6:	2100      	movs	r1, #0
 80051c8:	4618      	mov	r0, r3
 80051ca:	f000 fa73 	bl	80056b4 <RCCEx_PLLSAI1_Config>
 80051ce:	4603      	mov	r3, r0
 80051d0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80051d2:	e00c      	b.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	3320      	adds	r3, #32
 80051d8:	2100      	movs	r1, #0
 80051da:	4618      	mov	r0, r3
 80051dc:	f000 fb5e 	bl	800589c <RCCEx_PLLSAI2_Config>
 80051e0:	4603      	mov	r3, r0
 80051e2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80051e4:	e003      	b.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80051e6:	2301      	movs	r3, #1
 80051e8:	74fb      	strb	r3, [r7, #19]
      break;
 80051ea:	e000      	b.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80051ec:	bf00      	nop
    }

    if(ret == HAL_OK)
 80051ee:	7cfb      	ldrb	r3, [r7, #19]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d10b      	bne.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80051f4:	4b52      	ldr	r3, [pc, #328]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80051f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051fa:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005202:	494f      	ldr	r1, [pc, #316]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005204:	4313      	orrs	r3, r2
 8005206:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800520a:	e001      	b.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800520c:	7cfb      	ldrb	r3, [r7, #19]
 800520e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005218:	2b00      	cmp	r3, #0
 800521a:	f000 80a0 	beq.w	800535e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800521e:	2300      	movs	r3, #0
 8005220:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005222:	4b47      	ldr	r3, [pc, #284]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005226:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800522a:	2b00      	cmp	r3, #0
 800522c:	d101      	bne.n	8005232 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800522e:	2301      	movs	r3, #1
 8005230:	e000      	b.n	8005234 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8005232:	2300      	movs	r3, #0
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00d      	beq.n	8005254 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005238:	4b41      	ldr	r3, [pc, #260]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800523a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800523c:	4a40      	ldr	r2, [pc, #256]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800523e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005242:	6593      	str	r3, [r2, #88]	@ 0x58
 8005244:	4b3e      	ldr	r3, [pc, #248]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005248:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800524c:	60bb      	str	r3, [r7, #8]
 800524e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005250:	2301      	movs	r3, #1
 8005252:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005254:	4b3b      	ldr	r3, [pc, #236]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a3a      	ldr	r2, [pc, #232]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800525a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800525e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005260:	f7fc fdc4 	bl	8001dec <HAL_GetTick>
 8005264:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005266:	e009      	b.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005268:	f7fc fdc0 	bl	8001dec <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	2b02      	cmp	r3, #2
 8005274:	d902      	bls.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	74fb      	strb	r3, [r7, #19]
        break;
 800527a:	e005      	b.n	8005288 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800527c:	4b31      	ldr	r3, [pc, #196]	@ (8005344 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005284:	2b00      	cmp	r3, #0
 8005286:	d0ef      	beq.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005288:	7cfb      	ldrb	r3, [r7, #19]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d15c      	bne.n	8005348 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800528e:	4b2c      	ldr	r3, [pc, #176]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005290:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005294:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005298:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d01f      	beq.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052a6:	697a      	ldr	r2, [r7, #20]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d019      	beq.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80052ac:	4b24      	ldr	r3, [pc, #144]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052b2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052b6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80052b8:	4b21      	ldr	r3, [pc, #132]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052be:	4a20      	ldr	r2, [pc, #128]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80052c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80052c8:	4b1d      	ldr	r3, [pc, #116]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052ce:	4a1c      	ldr	r2, [pc, #112]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80052d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80052d8:	4a19      	ldr	r2, [pc, #100]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80052da:	697b      	ldr	r3, [r7, #20]
 80052dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	f003 0301 	and.w	r3, r3, #1
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d016      	beq.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ea:	f7fc fd7f 	bl	8001dec <HAL_GetTick>
 80052ee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052f0:	e00b      	b.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052f2:	f7fc fd7b 	bl	8001dec <HAL_GetTick>
 80052f6:	4602      	mov	r2, r0
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	1ad3      	subs	r3, r2, r3
 80052fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005300:	4293      	cmp	r3, r2
 8005302:	d902      	bls.n	800530a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005304:	2303      	movs	r3, #3
 8005306:	74fb      	strb	r3, [r7, #19]
            break;
 8005308:	e006      	b.n	8005318 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800530a:	4b0d      	ldr	r3, [pc, #52]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800530c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005310:	f003 0302 	and.w	r3, r3, #2
 8005314:	2b00      	cmp	r3, #0
 8005316:	d0ec      	beq.n	80052f2 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8005318:	7cfb      	ldrb	r3, [r7, #19]
 800531a:	2b00      	cmp	r3, #0
 800531c:	d10c      	bne.n	8005338 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800531e:	4b08      	ldr	r3, [pc, #32]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005324:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800532e:	4904      	ldr	r1, [pc, #16]	@ (8005340 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005330:	4313      	orrs	r3, r2
 8005332:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005336:	e009      	b.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005338:	7cfb      	ldrb	r3, [r7, #19]
 800533a:	74bb      	strb	r3, [r7, #18]
 800533c:	e006      	b.n	800534c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800533e:	bf00      	nop
 8005340:	40021000 	.word	0x40021000
 8005344:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005348:	7cfb      	ldrb	r3, [r7, #19]
 800534a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800534c:	7c7b      	ldrb	r3, [r7, #17]
 800534e:	2b01      	cmp	r3, #1
 8005350:	d105      	bne.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005352:	4b9e      	ldr	r3, [pc, #632]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005356:	4a9d      	ldr	r2, [pc, #628]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005358:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800535c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f003 0301 	and.w	r3, r3, #1
 8005366:	2b00      	cmp	r3, #0
 8005368:	d00a      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800536a:	4b98      	ldr	r3, [pc, #608]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800536c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005370:	f023 0203 	bic.w	r2, r3, #3
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005378:	4994      	ldr	r1, [pc, #592]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800537a:	4313      	orrs	r3, r2
 800537c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 0302 	and.w	r3, r3, #2
 8005388:	2b00      	cmp	r3, #0
 800538a:	d00a      	beq.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800538c:	4b8f      	ldr	r3, [pc, #572]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800538e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005392:	f023 020c 	bic.w	r2, r3, #12
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800539a:	498c      	ldr	r1, [pc, #560]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800539c:	4313      	orrs	r3, r2
 800539e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f003 0304 	and.w	r3, r3, #4
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00a      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80053ae:	4b87      	ldr	r3, [pc, #540]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053b4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053bc:	4983      	ldr	r1, [pc, #524]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053be:	4313      	orrs	r3, r2
 80053c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f003 0308 	and.w	r3, r3, #8
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d00a      	beq.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80053d0:	4b7e      	ldr	r3, [pc, #504]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053d6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053de:	497b      	ldr	r1, [pc, #492]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053e0:	4313      	orrs	r3, r2
 80053e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f003 0310 	and.w	r3, r3, #16
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00a      	beq.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80053f2:	4b76      	ldr	r3, [pc, #472]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80053f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005400:	4972      	ldr	r1, [pc, #456]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005402:	4313      	orrs	r3, r2
 8005404:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 0320 	and.w	r3, r3, #32
 8005410:	2b00      	cmp	r3, #0
 8005412:	d00a      	beq.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005414:	4b6d      	ldr	r3, [pc, #436]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005416:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800541a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005422:	496a      	ldr	r1, [pc, #424]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005424:	4313      	orrs	r3, r2
 8005426:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005432:	2b00      	cmp	r3, #0
 8005434:	d00a      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005436:	4b65      	ldr	r3, [pc, #404]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005438:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800543c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005444:	4961      	ldr	r1, [pc, #388]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005446:	4313      	orrs	r3, r2
 8005448:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005454:	2b00      	cmp	r3, #0
 8005456:	d00a      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005458:	4b5c      	ldr	r3, [pc, #368]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800545a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800545e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005466:	4959      	ldr	r1, [pc, #356]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005468:	4313      	orrs	r3, r2
 800546a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005476:	2b00      	cmp	r3, #0
 8005478:	d00a      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800547a:	4b54      	ldr	r3, [pc, #336]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800547c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005480:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005488:	4950      	ldr	r1, [pc, #320]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800548a:	4313      	orrs	r3, r2
 800548c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005498:	2b00      	cmp	r3, #0
 800549a:	d00a      	beq.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800549c:	4b4b      	ldr	r3, [pc, #300]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800549e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054a2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054aa:	4948      	ldr	r1, [pc, #288]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054ac:	4313      	orrs	r3, r2
 80054ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00a      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80054be:	4b43      	ldr	r3, [pc, #268]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054c4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054cc:	493f      	ldr	r1, [pc, #252]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054ce:	4313      	orrs	r3, r2
 80054d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d028      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80054e0:	4b3a      	ldr	r3, [pc, #232]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054e6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054ee:	4937      	ldr	r1, [pc, #220]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80054f0:	4313      	orrs	r3, r2
 80054f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80054fa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054fe:	d106      	bne.n	800550e <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005500:	4b32      	ldr	r3, [pc, #200]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005502:	68db      	ldr	r3, [r3, #12]
 8005504:	4a31      	ldr	r2, [pc, #196]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005506:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800550a:	60d3      	str	r3, [r2, #12]
 800550c:	e011      	b.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005512:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005516:	d10c      	bne.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	3304      	adds	r3, #4
 800551c:	2101      	movs	r1, #1
 800551e:	4618      	mov	r0, r3
 8005520:	f000 f8c8 	bl	80056b4 <RCCEx_PLLSAI1_Config>
 8005524:	4603      	mov	r3, r0
 8005526:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005528:	7cfb      	ldrb	r3, [r7, #19]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d001      	beq.n	8005532 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800552e:	7cfb      	ldrb	r3, [r7, #19]
 8005530:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800553a:	2b00      	cmp	r3, #0
 800553c:	d028      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800553e:	4b23      	ldr	r3, [pc, #140]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005540:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005544:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800554c:	491f      	ldr	r1, [pc, #124]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800554e:	4313      	orrs	r3, r2
 8005550:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005558:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800555c:	d106      	bne.n	800556c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800555e:	4b1b      	ldr	r3, [pc, #108]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005560:	68db      	ldr	r3, [r3, #12]
 8005562:	4a1a      	ldr	r2, [pc, #104]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005564:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005568:	60d3      	str	r3, [r2, #12]
 800556a:	e011      	b.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005570:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005574:	d10c      	bne.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	3304      	adds	r3, #4
 800557a:	2101      	movs	r1, #1
 800557c:	4618      	mov	r0, r3
 800557e:	f000 f899 	bl	80056b4 <RCCEx_PLLSAI1_Config>
 8005582:	4603      	mov	r3, r0
 8005584:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005586:	7cfb      	ldrb	r3, [r7, #19]
 8005588:	2b00      	cmp	r3, #0
 800558a:	d001      	beq.n	8005590 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800558c:	7cfb      	ldrb	r3, [r7, #19]
 800558e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005598:	2b00      	cmp	r3, #0
 800559a:	d02b      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800559c:	4b0b      	ldr	r3, [pc, #44]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800559e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055aa:	4908      	ldr	r1, [pc, #32]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055ac:	4313      	orrs	r3, r2
 80055ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80055ba:	d109      	bne.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80055bc:	4b03      	ldr	r3, [pc, #12]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055be:	68db      	ldr	r3, [r3, #12]
 80055c0:	4a02      	ldr	r2, [pc, #8]	@ (80055cc <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80055c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80055c6:	60d3      	str	r3, [r2, #12]
 80055c8:	e014      	b.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80055ca:	bf00      	nop
 80055cc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80055d8:	d10c      	bne.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	3304      	adds	r3, #4
 80055de:	2101      	movs	r1, #1
 80055e0:	4618      	mov	r0, r3
 80055e2:	f000 f867 	bl	80056b4 <RCCEx_PLLSAI1_Config>
 80055e6:	4603      	mov	r3, r0
 80055e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80055ea:	7cfb      	ldrb	r3, [r7, #19]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d001      	beq.n	80055f4 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80055f0:	7cfb      	ldrb	r3, [r7, #19]
 80055f2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d02f      	beq.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005600:	4b2b      	ldr	r3, [pc, #172]	@ (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005602:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005606:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800560e:	4928      	ldr	r1, [pc, #160]	@ (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005610:	4313      	orrs	r3, r2
 8005612:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800561a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800561e:	d10d      	bne.n	800563c <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	3304      	adds	r3, #4
 8005624:	2102      	movs	r1, #2
 8005626:	4618      	mov	r0, r3
 8005628:	f000 f844 	bl	80056b4 <RCCEx_PLLSAI1_Config>
 800562c:	4603      	mov	r3, r0
 800562e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005630:	7cfb      	ldrb	r3, [r7, #19]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d014      	beq.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005636:	7cfb      	ldrb	r3, [r7, #19]
 8005638:	74bb      	strb	r3, [r7, #18]
 800563a:	e011      	b.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005640:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005644:	d10c      	bne.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	3320      	adds	r3, #32
 800564a:	2102      	movs	r1, #2
 800564c:	4618      	mov	r0, r3
 800564e:	f000 f925 	bl	800589c <RCCEx_PLLSAI2_Config>
 8005652:	4603      	mov	r3, r0
 8005654:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005656:	7cfb      	ldrb	r3, [r7, #19]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d001      	beq.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800565c:	7cfb      	ldrb	r3, [r7, #19]
 800565e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005668:	2b00      	cmp	r3, #0
 800566a:	d00a      	beq.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800566c:	4b10      	ldr	r3, [pc, #64]	@ (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800566e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005672:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800567a:	490d      	ldr	r1, [pc, #52]	@ (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800567c:	4313      	orrs	r3, r2
 800567e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00b      	beq.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800568e:	4b08      	ldr	r3, [pc, #32]	@ (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005690:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005694:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800569e:	4904      	ldr	r1, [pc, #16]	@ (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80056a0:	4313      	orrs	r3, r2
 80056a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80056a6:	7cbb      	ldrb	r3, [r7, #18]
}
 80056a8:	4618      	mov	r0, r3
 80056aa:	3718      	adds	r7, #24
 80056ac:	46bd      	mov	sp, r7
 80056ae:	bd80      	pop	{r7, pc}
 80056b0:	40021000 	.word	0x40021000

080056b4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b084      	sub	sp, #16
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
 80056bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80056be:	2300      	movs	r3, #0
 80056c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80056c2:	4b75      	ldr	r3, [pc, #468]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	f003 0303 	and.w	r3, r3, #3
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d018      	beq.n	8005700 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80056ce:	4b72      	ldr	r3, [pc, #456]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	f003 0203 	and.w	r2, r3, #3
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	429a      	cmp	r2, r3
 80056dc:	d10d      	bne.n	80056fa <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
       ||
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d009      	beq.n	80056fa <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80056e6:	4b6c      	ldr	r3, [pc, #432]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 80056e8:	68db      	ldr	r3, [r3, #12]
 80056ea:	091b      	lsrs	r3, r3, #4
 80056ec:	f003 0307 	and.w	r3, r3, #7
 80056f0:	1c5a      	adds	r2, r3, #1
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	685b      	ldr	r3, [r3, #4]
       ||
 80056f6:	429a      	cmp	r2, r3
 80056f8:	d047      	beq.n	800578a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	73fb      	strb	r3, [r7, #15]
 80056fe:	e044      	b.n	800578a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	2b03      	cmp	r3, #3
 8005706:	d018      	beq.n	800573a <RCCEx_PLLSAI1_Config+0x86>
 8005708:	2b03      	cmp	r3, #3
 800570a:	d825      	bhi.n	8005758 <RCCEx_PLLSAI1_Config+0xa4>
 800570c:	2b01      	cmp	r3, #1
 800570e:	d002      	beq.n	8005716 <RCCEx_PLLSAI1_Config+0x62>
 8005710:	2b02      	cmp	r3, #2
 8005712:	d009      	beq.n	8005728 <RCCEx_PLLSAI1_Config+0x74>
 8005714:	e020      	b.n	8005758 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005716:	4b60      	ldr	r3, [pc, #384]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f003 0302 	and.w	r3, r3, #2
 800571e:	2b00      	cmp	r3, #0
 8005720:	d11d      	bne.n	800575e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005726:	e01a      	b.n	800575e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005728:	4b5b      	ldr	r3, [pc, #364]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005730:	2b00      	cmp	r3, #0
 8005732:	d116      	bne.n	8005762 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005738:	e013      	b.n	8005762 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800573a:	4b57      	ldr	r3, [pc, #348]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005742:	2b00      	cmp	r3, #0
 8005744:	d10f      	bne.n	8005766 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005746:	4b54      	ldr	r3, [pc, #336]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800574e:	2b00      	cmp	r3, #0
 8005750:	d109      	bne.n	8005766 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005756:	e006      	b.n	8005766 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	73fb      	strb	r3, [r7, #15]
      break;
 800575c:	e004      	b.n	8005768 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800575e:	bf00      	nop
 8005760:	e002      	b.n	8005768 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005762:	bf00      	nop
 8005764:	e000      	b.n	8005768 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005766:	bf00      	nop
    }

    if(status == HAL_OK)
 8005768:	7bfb      	ldrb	r3, [r7, #15]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d10d      	bne.n	800578a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800576e:	4b4a      	ldr	r3, [pc, #296]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005770:	68db      	ldr	r3, [r3, #12]
 8005772:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	6819      	ldr	r1, [r3, #0]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	685b      	ldr	r3, [r3, #4]
 800577e:	3b01      	subs	r3, #1
 8005780:	011b      	lsls	r3, r3, #4
 8005782:	430b      	orrs	r3, r1
 8005784:	4944      	ldr	r1, [pc, #272]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005786:	4313      	orrs	r3, r2
 8005788:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800578a:	7bfb      	ldrb	r3, [r7, #15]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d17d      	bne.n	800588c <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005790:	4b41      	ldr	r3, [pc, #260]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a40      	ldr	r2, [pc, #256]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005796:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800579a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800579c:	f7fc fb26 	bl	8001dec <HAL_GetTick>
 80057a0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80057a2:	e009      	b.n	80057b8 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80057a4:	f7fc fb22 	bl	8001dec <HAL_GetTick>
 80057a8:	4602      	mov	r2, r0
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	2b02      	cmp	r3, #2
 80057b0:	d902      	bls.n	80057b8 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	73fb      	strb	r3, [r7, #15]
        break;
 80057b6:	e005      	b.n	80057c4 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80057b8:	4b37      	ldr	r3, [pc, #220]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d1ef      	bne.n	80057a4 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80057c4:	7bfb      	ldrb	r3, [r7, #15]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d160      	bne.n	800588c <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80057ca:	683b      	ldr	r3, [r7, #0]
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d111      	bne.n	80057f4 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057d0:	4b31      	ldr	r3, [pc, #196]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057d2:	691b      	ldr	r3, [r3, #16]
 80057d4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80057d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057dc:	687a      	ldr	r2, [r7, #4]
 80057de:	6892      	ldr	r2, [r2, #8]
 80057e0:	0211      	lsls	r1, r2, #8
 80057e2:	687a      	ldr	r2, [r7, #4]
 80057e4:	68d2      	ldr	r2, [r2, #12]
 80057e6:	0912      	lsrs	r2, r2, #4
 80057e8:	0452      	lsls	r2, r2, #17
 80057ea:	430a      	orrs	r2, r1
 80057ec:	492a      	ldr	r1, [pc, #168]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057ee:	4313      	orrs	r3, r2
 80057f0:	610b      	str	r3, [r1, #16]
 80057f2:	e027      	b.n	8005844 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80057f4:	683b      	ldr	r3, [r7, #0]
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d112      	bne.n	8005820 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80057fa:	4b27      	ldr	r3, [pc, #156]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005802:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005806:	687a      	ldr	r2, [r7, #4]
 8005808:	6892      	ldr	r2, [r2, #8]
 800580a:	0211      	lsls	r1, r2, #8
 800580c:	687a      	ldr	r2, [r7, #4]
 800580e:	6912      	ldr	r2, [r2, #16]
 8005810:	0852      	lsrs	r2, r2, #1
 8005812:	3a01      	subs	r2, #1
 8005814:	0552      	lsls	r2, r2, #21
 8005816:	430a      	orrs	r2, r1
 8005818:	491f      	ldr	r1, [pc, #124]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 800581a:	4313      	orrs	r3, r2
 800581c:	610b      	str	r3, [r1, #16]
 800581e:	e011      	b.n	8005844 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005820:	4b1d      	ldr	r3, [pc, #116]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005822:	691b      	ldr	r3, [r3, #16]
 8005824:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005828:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800582c:	687a      	ldr	r2, [r7, #4]
 800582e:	6892      	ldr	r2, [r2, #8]
 8005830:	0211      	lsls	r1, r2, #8
 8005832:	687a      	ldr	r2, [r7, #4]
 8005834:	6952      	ldr	r2, [r2, #20]
 8005836:	0852      	lsrs	r2, r2, #1
 8005838:	3a01      	subs	r2, #1
 800583a:	0652      	lsls	r2, r2, #25
 800583c:	430a      	orrs	r2, r1
 800583e:	4916      	ldr	r1, [pc, #88]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005840:	4313      	orrs	r3, r2
 8005842:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005844:	4b14      	ldr	r3, [pc, #80]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	4a13      	ldr	r2, [pc, #76]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 800584a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800584e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005850:	f7fc facc 	bl	8001dec <HAL_GetTick>
 8005854:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005856:	e009      	b.n	800586c <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005858:	f7fc fac8 	bl	8001dec <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	68bb      	ldr	r3, [r7, #8]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	2b02      	cmp	r3, #2
 8005864:	d902      	bls.n	800586c <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005866:	2303      	movs	r3, #3
 8005868:	73fb      	strb	r3, [r7, #15]
          break;
 800586a:	e005      	b.n	8005878 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800586c:	4b0a      	ldr	r3, [pc, #40]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005874:	2b00      	cmp	r3, #0
 8005876:	d0ef      	beq.n	8005858 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005878:	7bfb      	ldrb	r3, [r7, #15]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d106      	bne.n	800588c <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800587e:	4b06      	ldr	r3, [pc, #24]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005880:	691a      	ldr	r2, [r3, #16]
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	699b      	ldr	r3, [r3, #24]
 8005886:	4904      	ldr	r1, [pc, #16]	@ (8005898 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005888:	4313      	orrs	r3, r2
 800588a:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800588c:	7bfb      	ldrb	r3, [r7, #15]
}
 800588e:	4618      	mov	r0, r3
 8005890:	3710      	adds	r7, #16
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	40021000 	.word	0x40021000

0800589c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80058a6:	2300      	movs	r3, #0
 80058a8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80058aa:	4b6a      	ldr	r3, [pc, #424]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058ac:	68db      	ldr	r3, [r3, #12]
 80058ae:	f003 0303 	and.w	r3, r3, #3
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d018      	beq.n	80058e8 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80058b6:	4b67      	ldr	r3, [pc, #412]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058b8:	68db      	ldr	r3, [r3, #12]
 80058ba:	f003 0203 	and.w	r2, r3, #3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	429a      	cmp	r2, r3
 80058c4:	d10d      	bne.n	80058e2 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
       ||
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d009      	beq.n	80058e2 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80058ce:	4b61      	ldr	r3, [pc, #388]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 80058d0:	68db      	ldr	r3, [r3, #12]
 80058d2:	091b      	lsrs	r3, r3, #4
 80058d4:	f003 0307 	and.w	r3, r3, #7
 80058d8:	1c5a      	adds	r2, r3, #1
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	685b      	ldr	r3, [r3, #4]
       ||
 80058de:	429a      	cmp	r2, r3
 80058e0:	d047      	beq.n	8005972 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	73fb      	strb	r3, [r7, #15]
 80058e6:	e044      	b.n	8005972 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	2b03      	cmp	r3, #3
 80058ee:	d018      	beq.n	8005922 <RCCEx_PLLSAI2_Config+0x86>
 80058f0:	2b03      	cmp	r3, #3
 80058f2:	d825      	bhi.n	8005940 <RCCEx_PLLSAI2_Config+0xa4>
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d002      	beq.n	80058fe <RCCEx_PLLSAI2_Config+0x62>
 80058f8:	2b02      	cmp	r3, #2
 80058fa:	d009      	beq.n	8005910 <RCCEx_PLLSAI2_Config+0x74>
 80058fc:	e020      	b.n	8005940 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80058fe:	4b55      	ldr	r3, [pc, #340]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f003 0302 	and.w	r3, r3, #2
 8005906:	2b00      	cmp	r3, #0
 8005908:	d11d      	bne.n	8005946 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800590e:	e01a      	b.n	8005946 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005910:	4b50      	ldr	r3, [pc, #320]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005918:	2b00      	cmp	r3, #0
 800591a:	d116      	bne.n	800594a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005920:	e013      	b.n	800594a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005922:	4b4c      	ldr	r3, [pc, #304]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800592a:	2b00      	cmp	r3, #0
 800592c:	d10f      	bne.n	800594e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800592e:	4b49      	ldr	r3, [pc, #292]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005936:	2b00      	cmp	r3, #0
 8005938:	d109      	bne.n	800594e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800593e:	e006      	b.n	800594e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005940:	2301      	movs	r3, #1
 8005942:	73fb      	strb	r3, [r7, #15]
      break;
 8005944:	e004      	b.n	8005950 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005946:	bf00      	nop
 8005948:	e002      	b.n	8005950 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800594a:	bf00      	nop
 800594c:	e000      	b.n	8005950 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800594e:	bf00      	nop
    }

    if(status == HAL_OK)
 8005950:	7bfb      	ldrb	r3, [r7, #15]
 8005952:	2b00      	cmp	r3, #0
 8005954:	d10d      	bne.n	8005972 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005956:	4b3f      	ldr	r3, [pc, #252]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005958:	68db      	ldr	r3, [r3, #12]
 800595a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	6819      	ldr	r1, [r3, #0]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	3b01      	subs	r3, #1
 8005968:	011b      	lsls	r3, r3, #4
 800596a:	430b      	orrs	r3, r1
 800596c:	4939      	ldr	r1, [pc, #228]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 800596e:	4313      	orrs	r3, r2
 8005970:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005972:	7bfb      	ldrb	r3, [r7, #15]
 8005974:	2b00      	cmp	r3, #0
 8005976:	d167      	bne.n	8005a48 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005978:	4b36      	ldr	r3, [pc, #216]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a35      	ldr	r2, [pc, #212]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 800597e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005982:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005984:	f7fc fa32 	bl	8001dec <HAL_GetTick>
 8005988:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800598a:	e009      	b.n	80059a0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800598c:	f7fc fa2e 	bl	8001dec <HAL_GetTick>
 8005990:	4602      	mov	r2, r0
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	1ad3      	subs	r3, r2, r3
 8005996:	2b02      	cmp	r3, #2
 8005998:	d902      	bls.n	80059a0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800599a:	2303      	movs	r3, #3
 800599c:	73fb      	strb	r3, [r7, #15]
        break;
 800599e:	e005      	b.n	80059ac <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80059a0:	4b2c      	ldr	r3, [pc, #176]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d1ef      	bne.n	800598c <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80059ac:	7bfb      	ldrb	r3, [r7, #15]
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d14a      	bne.n	8005a48 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d111      	bne.n	80059dc <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80059b8:	4b26      	ldr	r3, [pc, #152]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059ba:	695b      	ldr	r3, [r3, #20]
 80059bc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80059c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059c4:	687a      	ldr	r2, [r7, #4]
 80059c6:	6892      	ldr	r2, [r2, #8]
 80059c8:	0211      	lsls	r1, r2, #8
 80059ca:	687a      	ldr	r2, [r7, #4]
 80059cc:	68d2      	ldr	r2, [r2, #12]
 80059ce:	0912      	lsrs	r2, r2, #4
 80059d0:	0452      	lsls	r2, r2, #17
 80059d2:	430a      	orrs	r2, r1
 80059d4:	491f      	ldr	r1, [pc, #124]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059d6:	4313      	orrs	r3, r2
 80059d8:	614b      	str	r3, [r1, #20]
 80059da:	e011      	b.n	8005a00 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80059dc:	4b1d      	ldr	r3, [pc, #116]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059de:	695b      	ldr	r3, [r3, #20]
 80059e0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80059e4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80059e8:	687a      	ldr	r2, [r7, #4]
 80059ea:	6892      	ldr	r2, [r2, #8]
 80059ec:	0211      	lsls	r1, r2, #8
 80059ee:	687a      	ldr	r2, [r7, #4]
 80059f0:	6912      	ldr	r2, [r2, #16]
 80059f2:	0852      	lsrs	r2, r2, #1
 80059f4:	3a01      	subs	r2, #1
 80059f6:	0652      	lsls	r2, r2, #25
 80059f8:	430a      	orrs	r2, r1
 80059fa:	4916      	ldr	r1, [pc, #88]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 80059fc:	4313      	orrs	r3, r2
 80059fe:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005a00:	4b14      	ldr	r3, [pc, #80]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	4a13      	ldr	r2, [pc, #76]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a06:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a0a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a0c:	f7fc f9ee 	bl	8001dec <HAL_GetTick>
 8005a10:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005a12:	e009      	b.n	8005a28 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005a14:	f7fc f9ea 	bl	8001dec <HAL_GetTick>
 8005a18:	4602      	mov	r2, r0
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	1ad3      	subs	r3, r2, r3
 8005a1e:	2b02      	cmp	r3, #2
 8005a20:	d902      	bls.n	8005a28 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005a22:	2303      	movs	r3, #3
 8005a24:	73fb      	strb	r3, [r7, #15]
          break;
 8005a26:	e005      	b.n	8005a34 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005a28:	4b0a      	ldr	r3, [pc, #40]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d0ef      	beq.n	8005a14 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005a34:	7bfb      	ldrb	r3, [r7, #15]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d106      	bne.n	8005a48 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005a3a:	4b06      	ldr	r3, [pc, #24]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a3c:	695a      	ldr	r2, [r3, #20]
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	695b      	ldr	r3, [r3, #20]
 8005a42:	4904      	ldr	r1, [pc, #16]	@ (8005a54 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005a44:	4313      	orrs	r3, r2
 8005a46:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005a48:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3710      	adds	r7, #16
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	40021000 	.word	0x40021000

08005a58 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b082      	sub	sp, #8
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d101      	bne.n	8005a6a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005a66:	2301      	movs	r3, #1
 8005a68:	e049      	b.n	8005afe <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a70:	b2db      	uxtb	r3, r3
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d106      	bne.n	8005a84 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f7fb fff4 	bl	8001a6c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2202      	movs	r2, #2
 8005a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681a      	ldr	r2, [r3, #0]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	3304      	adds	r3, #4
 8005a94:	4619      	mov	r1, r3
 8005a96:	4610      	mov	r0, r2
 8005a98:	f000 fa50 	bl	8005f3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005afc:	2300      	movs	r3, #0
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3708      	adds	r7, #8
 8005b02:	46bd      	mov	sp, r7
 8005b04:	bd80      	pop	{r7, pc}
	...

08005b08 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b084      	sub	sp, #16
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d109      	bne.n	8005b2c <HAL_TIM_PWM_Start+0x24>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	bf14      	ite	ne
 8005b24:	2301      	movne	r3, #1
 8005b26:	2300      	moveq	r3, #0
 8005b28:	b2db      	uxtb	r3, r3
 8005b2a:	e03c      	b.n	8005ba6 <HAL_TIM_PWM_Start+0x9e>
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	2b04      	cmp	r3, #4
 8005b30:	d109      	bne.n	8005b46 <HAL_TIM_PWM_Start+0x3e>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005b38:	b2db      	uxtb	r3, r3
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	bf14      	ite	ne
 8005b3e:	2301      	movne	r3, #1
 8005b40:	2300      	moveq	r3, #0
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	e02f      	b.n	8005ba6 <HAL_TIM_PWM_Start+0x9e>
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	2b08      	cmp	r3, #8
 8005b4a:	d109      	bne.n	8005b60 <HAL_TIM_PWM_Start+0x58>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	2b01      	cmp	r3, #1
 8005b56:	bf14      	ite	ne
 8005b58:	2301      	movne	r3, #1
 8005b5a:	2300      	moveq	r3, #0
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	e022      	b.n	8005ba6 <HAL_TIM_PWM_Start+0x9e>
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	2b0c      	cmp	r3, #12
 8005b64:	d109      	bne.n	8005b7a <HAL_TIM_PWM_Start+0x72>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	bf14      	ite	ne
 8005b72:	2301      	movne	r3, #1
 8005b74:	2300      	moveq	r3, #0
 8005b76:	b2db      	uxtb	r3, r3
 8005b78:	e015      	b.n	8005ba6 <HAL_TIM_PWM_Start+0x9e>
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	2b10      	cmp	r3, #16
 8005b7e:	d109      	bne.n	8005b94 <HAL_TIM_PWM_Start+0x8c>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b86:	b2db      	uxtb	r3, r3
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	bf14      	ite	ne
 8005b8c:	2301      	movne	r3, #1
 8005b8e:	2300      	moveq	r3, #0
 8005b90:	b2db      	uxtb	r3, r3
 8005b92:	e008      	b.n	8005ba6 <HAL_TIM_PWM_Start+0x9e>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005b9a:	b2db      	uxtb	r3, r3
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	bf14      	ite	ne
 8005ba0:	2301      	movne	r3, #1
 8005ba2:	2300      	moveq	r3, #0
 8005ba4:	b2db      	uxtb	r3, r3
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d001      	beq.n	8005bae <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e09c      	b.n	8005ce8 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005bae:	683b      	ldr	r3, [r7, #0]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d104      	bne.n	8005bbe <HAL_TIM_PWM_Start+0xb6>
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2202      	movs	r2, #2
 8005bb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bbc:	e023      	b.n	8005c06 <HAL_TIM_PWM_Start+0xfe>
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	2b04      	cmp	r3, #4
 8005bc2:	d104      	bne.n	8005bce <HAL_TIM_PWM_Start+0xc6>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2202      	movs	r2, #2
 8005bc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bcc:	e01b      	b.n	8005c06 <HAL_TIM_PWM_Start+0xfe>
 8005bce:	683b      	ldr	r3, [r7, #0]
 8005bd0:	2b08      	cmp	r3, #8
 8005bd2:	d104      	bne.n	8005bde <HAL_TIM_PWM_Start+0xd6>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2202      	movs	r2, #2
 8005bd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bdc:	e013      	b.n	8005c06 <HAL_TIM_PWM_Start+0xfe>
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	2b0c      	cmp	r3, #12
 8005be2:	d104      	bne.n	8005bee <HAL_TIM_PWM_Start+0xe6>
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2202      	movs	r2, #2
 8005be8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005bec:	e00b      	b.n	8005c06 <HAL_TIM_PWM_Start+0xfe>
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	2b10      	cmp	r3, #16
 8005bf2:	d104      	bne.n	8005bfe <HAL_TIM_PWM_Start+0xf6>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2202      	movs	r2, #2
 8005bf8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bfc:	e003      	b.n	8005c06 <HAL_TIM_PWM_Start+0xfe>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2202      	movs	r2, #2
 8005c02:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	6839      	ldr	r1, [r7, #0]
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f000 fd10 	bl	8006634 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	4a35      	ldr	r2, [pc, #212]	@ (8005cf0 <HAL_TIM_PWM_Start+0x1e8>)
 8005c1a:	4293      	cmp	r3, r2
 8005c1c:	d013      	beq.n	8005c46 <HAL_TIM_PWM_Start+0x13e>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a34      	ldr	r2, [pc, #208]	@ (8005cf4 <HAL_TIM_PWM_Start+0x1ec>)
 8005c24:	4293      	cmp	r3, r2
 8005c26:	d00e      	beq.n	8005c46 <HAL_TIM_PWM_Start+0x13e>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a32      	ldr	r2, [pc, #200]	@ (8005cf8 <HAL_TIM_PWM_Start+0x1f0>)
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	d009      	beq.n	8005c46 <HAL_TIM_PWM_Start+0x13e>
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	4a31      	ldr	r2, [pc, #196]	@ (8005cfc <HAL_TIM_PWM_Start+0x1f4>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d004      	beq.n	8005c46 <HAL_TIM_PWM_Start+0x13e>
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a2f      	ldr	r2, [pc, #188]	@ (8005d00 <HAL_TIM_PWM_Start+0x1f8>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d101      	bne.n	8005c4a <HAL_TIM_PWM_Start+0x142>
 8005c46:	2301      	movs	r3, #1
 8005c48:	e000      	b.n	8005c4c <HAL_TIM_PWM_Start+0x144>
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d007      	beq.n	8005c60 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c5e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a22      	ldr	r2, [pc, #136]	@ (8005cf0 <HAL_TIM_PWM_Start+0x1e8>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d01d      	beq.n	8005ca6 <HAL_TIM_PWM_Start+0x19e>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c72:	d018      	beq.n	8005ca6 <HAL_TIM_PWM_Start+0x19e>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a22      	ldr	r2, [pc, #136]	@ (8005d04 <HAL_TIM_PWM_Start+0x1fc>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d013      	beq.n	8005ca6 <HAL_TIM_PWM_Start+0x19e>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a21      	ldr	r2, [pc, #132]	@ (8005d08 <HAL_TIM_PWM_Start+0x200>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d00e      	beq.n	8005ca6 <HAL_TIM_PWM_Start+0x19e>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a1f      	ldr	r2, [pc, #124]	@ (8005d0c <HAL_TIM_PWM_Start+0x204>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d009      	beq.n	8005ca6 <HAL_TIM_PWM_Start+0x19e>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a17      	ldr	r2, [pc, #92]	@ (8005cf4 <HAL_TIM_PWM_Start+0x1ec>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d004      	beq.n	8005ca6 <HAL_TIM_PWM_Start+0x19e>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a15      	ldr	r2, [pc, #84]	@ (8005cf8 <HAL_TIM_PWM_Start+0x1f0>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d115      	bne.n	8005cd2 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	689a      	ldr	r2, [r3, #8]
 8005cac:	4b18      	ldr	r3, [pc, #96]	@ (8005d10 <HAL_TIM_PWM_Start+0x208>)
 8005cae:	4013      	ands	r3, r2
 8005cb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2b06      	cmp	r3, #6
 8005cb6:	d015      	beq.n	8005ce4 <HAL_TIM_PWM_Start+0x1dc>
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cbe:	d011      	beq.n	8005ce4 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f042 0201 	orr.w	r2, r2, #1
 8005cce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cd0:	e008      	b.n	8005ce4 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	681a      	ldr	r2, [r3, #0]
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	f042 0201 	orr.w	r2, r2, #1
 8005ce0:	601a      	str	r2, [r3, #0]
 8005ce2:	e000      	b.n	8005ce6 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ce4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005ce6:	2300      	movs	r3, #0
}
 8005ce8:	4618      	mov	r0, r3
 8005cea:	3710      	adds	r7, #16
 8005cec:	46bd      	mov	sp, r7
 8005cee:	bd80      	pop	{r7, pc}
 8005cf0:	40012c00 	.word	0x40012c00
 8005cf4:	40013400 	.word	0x40013400
 8005cf8:	40014000 	.word	0x40014000
 8005cfc:	40014400 	.word	0x40014400
 8005d00:	40014800 	.word	0x40014800
 8005d04:	40000400 	.word	0x40000400
 8005d08:	40000800 	.word	0x40000800
 8005d0c:	40000c00 	.word	0x40000c00
 8005d10:	00010007 	.word	0x00010007

08005d14 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b086      	sub	sp, #24
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	60b9      	str	r1, [r7, #8]
 8005d1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005d20:	2300      	movs	r3, #0
 8005d22:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d2a:	2b01      	cmp	r3, #1
 8005d2c:	d101      	bne.n	8005d32 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005d2e:	2302      	movs	r3, #2
 8005d30:	e0ff      	b.n	8005f32 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2201      	movs	r2, #1
 8005d36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2b14      	cmp	r3, #20
 8005d3e:	f200 80f0 	bhi.w	8005f22 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005d42:	a201      	add	r2, pc, #4	@ (adr r2, 8005d48 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d48:	08005d9d 	.word	0x08005d9d
 8005d4c:	08005f23 	.word	0x08005f23
 8005d50:	08005f23 	.word	0x08005f23
 8005d54:	08005f23 	.word	0x08005f23
 8005d58:	08005ddd 	.word	0x08005ddd
 8005d5c:	08005f23 	.word	0x08005f23
 8005d60:	08005f23 	.word	0x08005f23
 8005d64:	08005f23 	.word	0x08005f23
 8005d68:	08005e1f 	.word	0x08005e1f
 8005d6c:	08005f23 	.word	0x08005f23
 8005d70:	08005f23 	.word	0x08005f23
 8005d74:	08005f23 	.word	0x08005f23
 8005d78:	08005e5f 	.word	0x08005e5f
 8005d7c:	08005f23 	.word	0x08005f23
 8005d80:	08005f23 	.word	0x08005f23
 8005d84:	08005f23 	.word	0x08005f23
 8005d88:	08005ea1 	.word	0x08005ea1
 8005d8c:	08005f23 	.word	0x08005f23
 8005d90:	08005f23 	.word	0x08005f23
 8005d94:	08005f23 	.word	0x08005f23
 8005d98:	08005ee1 	.word	0x08005ee1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	68b9      	ldr	r1, [r7, #8]
 8005da2:	4618      	mov	r0, r3
 8005da4:	f000 f970 	bl	8006088 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	699a      	ldr	r2, [r3, #24]
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f042 0208 	orr.w	r2, r2, #8
 8005db6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	699a      	ldr	r2, [r3, #24]
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f022 0204 	bic.w	r2, r2, #4
 8005dc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	6999      	ldr	r1, [r3, #24]
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	691a      	ldr	r2, [r3, #16]
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	430a      	orrs	r2, r1
 8005dd8:	619a      	str	r2, [r3, #24]
      break;
 8005dda:	e0a5      	b.n	8005f28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	68b9      	ldr	r1, [r7, #8]
 8005de2:	4618      	mov	r0, r3
 8005de4:	f000 f9e0 	bl	80061a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	699a      	ldr	r2, [r3, #24]
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005df6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	699a      	ldr	r2, [r3, #24]
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	6999      	ldr	r1, [r3, #24]
 8005e0e:	68bb      	ldr	r3, [r7, #8]
 8005e10:	691b      	ldr	r3, [r3, #16]
 8005e12:	021a      	lsls	r2, r3, #8
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	430a      	orrs	r2, r1
 8005e1a:	619a      	str	r2, [r3, #24]
      break;
 8005e1c:	e084      	b.n	8005f28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	68b9      	ldr	r1, [r7, #8]
 8005e24:	4618      	mov	r0, r3
 8005e26:	f000 fa49 	bl	80062bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	69da      	ldr	r2, [r3, #28]
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f042 0208 	orr.w	r2, r2, #8
 8005e38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	69da      	ldr	r2, [r3, #28]
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f022 0204 	bic.w	r2, r2, #4
 8005e48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	69d9      	ldr	r1, [r3, #28]
 8005e50:	68bb      	ldr	r3, [r7, #8]
 8005e52:	691a      	ldr	r2, [r3, #16]
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	430a      	orrs	r2, r1
 8005e5a:	61da      	str	r2, [r3, #28]
      break;
 8005e5c:	e064      	b.n	8005f28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68b9      	ldr	r1, [r7, #8]
 8005e64:	4618      	mov	r0, r3
 8005e66:	f000 fab1 	bl	80063cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	69da      	ldr	r2, [r3, #28]
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	69da      	ldr	r2, [r3, #28]
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	69d9      	ldr	r1, [r3, #28]
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	691b      	ldr	r3, [r3, #16]
 8005e94:	021a      	lsls	r2, r3, #8
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	430a      	orrs	r2, r1
 8005e9c:	61da      	str	r2, [r3, #28]
      break;
 8005e9e:	e043      	b.n	8005f28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	68b9      	ldr	r1, [r7, #8]
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	f000 fafa 	bl	80064a0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f042 0208 	orr.w	r2, r2, #8
 8005eba:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f022 0204 	bic.w	r2, r2, #4
 8005eca:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	691a      	ldr	r2, [r3, #16]
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	430a      	orrs	r2, r1
 8005edc:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005ede:	e023      	b.n	8005f28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	68b9      	ldr	r1, [r7, #8]
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	f000 fb3e 	bl	8006568 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005efa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f0a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005f12:	68bb      	ldr	r3, [r7, #8]
 8005f14:	691b      	ldr	r3, [r3, #16]
 8005f16:	021a      	lsls	r2, r3, #8
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	430a      	orrs	r2, r1
 8005f1e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005f20:	e002      	b.n	8005f28 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005f22:	2301      	movs	r3, #1
 8005f24:	75fb      	strb	r3, [r7, #23]
      break;
 8005f26:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f30:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3718      	adds	r7, #24
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}
 8005f3a:	bf00      	nop

08005f3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f3c:	b480      	push	{r7}
 8005f3e:	b085      	sub	sp, #20
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	6078      	str	r0, [r7, #4]
 8005f44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	4a46      	ldr	r2, [pc, #280]	@ (8006068 <TIM_Base_SetConfig+0x12c>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d013      	beq.n	8005f7c <TIM_Base_SetConfig+0x40>
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f5a:	d00f      	beq.n	8005f7c <TIM_Base_SetConfig+0x40>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	4a43      	ldr	r2, [pc, #268]	@ (800606c <TIM_Base_SetConfig+0x130>)
 8005f60:	4293      	cmp	r3, r2
 8005f62:	d00b      	beq.n	8005f7c <TIM_Base_SetConfig+0x40>
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	4a42      	ldr	r2, [pc, #264]	@ (8006070 <TIM_Base_SetConfig+0x134>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d007      	beq.n	8005f7c <TIM_Base_SetConfig+0x40>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	4a41      	ldr	r2, [pc, #260]	@ (8006074 <TIM_Base_SetConfig+0x138>)
 8005f70:	4293      	cmp	r3, r2
 8005f72:	d003      	beq.n	8005f7c <TIM_Base_SetConfig+0x40>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	4a40      	ldr	r2, [pc, #256]	@ (8006078 <TIM_Base_SetConfig+0x13c>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d108      	bne.n	8005f8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	68fa      	ldr	r2, [r7, #12]
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	4a35      	ldr	r2, [pc, #212]	@ (8006068 <TIM_Base_SetConfig+0x12c>)
 8005f92:	4293      	cmp	r3, r2
 8005f94:	d01f      	beq.n	8005fd6 <TIM_Base_SetConfig+0x9a>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f9c:	d01b      	beq.n	8005fd6 <TIM_Base_SetConfig+0x9a>
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	4a32      	ldr	r2, [pc, #200]	@ (800606c <TIM_Base_SetConfig+0x130>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d017      	beq.n	8005fd6 <TIM_Base_SetConfig+0x9a>
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a31      	ldr	r2, [pc, #196]	@ (8006070 <TIM_Base_SetConfig+0x134>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d013      	beq.n	8005fd6 <TIM_Base_SetConfig+0x9a>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	4a30      	ldr	r2, [pc, #192]	@ (8006074 <TIM_Base_SetConfig+0x138>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d00f      	beq.n	8005fd6 <TIM_Base_SetConfig+0x9a>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a2f      	ldr	r2, [pc, #188]	@ (8006078 <TIM_Base_SetConfig+0x13c>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d00b      	beq.n	8005fd6 <TIM_Base_SetConfig+0x9a>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	4a2e      	ldr	r2, [pc, #184]	@ (800607c <TIM_Base_SetConfig+0x140>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d007      	beq.n	8005fd6 <TIM_Base_SetConfig+0x9a>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a2d      	ldr	r2, [pc, #180]	@ (8006080 <TIM_Base_SetConfig+0x144>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d003      	beq.n	8005fd6 <TIM_Base_SetConfig+0x9a>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	4a2c      	ldr	r2, [pc, #176]	@ (8006084 <TIM_Base_SetConfig+0x148>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d108      	bne.n	8005fe8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	68db      	ldr	r3, [r3, #12]
 8005fe2:	68fa      	ldr	r2, [r7, #12]
 8005fe4:	4313      	orrs	r3, r2
 8005fe6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	695b      	ldr	r3, [r3, #20]
 8005ff2:	4313      	orrs	r3, r2
 8005ff4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	68fa      	ldr	r2, [r7, #12]
 8005ffa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	689a      	ldr	r2, [r3, #8]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	4a16      	ldr	r2, [pc, #88]	@ (8006068 <TIM_Base_SetConfig+0x12c>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d00f      	beq.n	8006034 <TIM_Base_SetConfig+0xf8>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	4a18      	ldr	r2, [pc, #96]	@ (8006078 <TIM_Base_SetConfig+0x13c>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d00b      	beq.n	8006034 <TIM_Base_SetConfig+0xf8>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	4a17      	ldr	r2, [pc, #92]	@ (800607c <TIM_Base_SetConfig+0x140>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d007      	beq.n	8006034 <TIM_Base_SetConfig+0xf8>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	4a16      	ldr	r2, [pc, #88]	@ (8006080 <TIM_Base_SetConfig+0x144>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d003      	beq.n	8006034 <TIM_Base_SetConfig+0xf8>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	4a15      	ldr	r2, [pc, #84]	@ (8006084 <TIM_Base_SetConfig+0x148>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d103      	bne.n	800603c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	691a      	ldr	r2, [r3, #16]
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2201      	movs	r2, #1
 8006040:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	691b      	ldr	r3, [r3, #16]
 8006046:	f003 0301 	and.w	r3, r3, #1
 800604a:	2b01      	cmp	r3, #1
 800604c:	d105      	bne.n	800605a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	691b      	ldr	r3, [r3, #16]
 8006052:	f023 0201 	bic.w	r2, r3, #1
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	611a      	str	r2, [r3, #16]
  }
}
 800605a:	bf00      	nop
 800605c:	3714      	adds	r7, #20
 800605e:	46bd      	mov	sp, r7
 8006060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006064:	4770      	bx	lr
 8006066:	bf00      	nop
 8006068:	40012c00 	.word	0x40012c00
 800606c:	40000400 	.word	0x40000400
 8006070:	40000800 	.word	0x40000800
 8006074:	40000c00 	.word	0x40000c00
 8006078:	40013400 	.word	0x40013400
 800607c:	40014000 	.word	0x40014000
 8006080:	40014400 	.word	0x40014400
 8006084:	40014800 	.word	0x40014800

08006088 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006088:	b480      	push	{r7}
 800608a:	b087      	sub	sp, #28
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6a1b      	ldr	r3, [r3, #32]
 8006096:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6a1b      	ldr	r3, [r3, #32]
 800609c:	f023 0201 	bic.w	r2, r3, #1
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	699b      	ldr	r3, [r3, #24]
 80060ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80060b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80060ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	f023 0303 	bic.w	r3, r3, #3
 80060c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	68fa      	ldr	r2, [r7, #12]
 80060ca:	4313      	orrs	r3, r2
 80060cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	f023 0302 	bic.w	r3, r3, #2
 80060d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	689b      	ldr	r3, [r3, #8]
 80060da:	697a      	ldr	r2, [r7, #20]
 80060dc:	4313      	orrs	r3, r2
 80060de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	4a2c      	ldr	r2, [pc, #176]	@ (8006194 <TIM_OC1_SetConfig+0x10c>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d00f      	beq.n	8006108 <TIM_OC1_SetConfig+0x80>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	4a2b      	ldr	r2, [pc, #172]	@ (8006198 <TIM_OC1_SetConfig+0x110>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d00b      	beq.n	8006108 <TIM_OC1_SetConfig+0x80>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	4a2a      	ldr	r2, [pc, #168]	@ (800619c <TIM_OC1_SetConfig+0x114>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d007      	beq.n	8006108 <TIM_OC1_SetConfig+0x80>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	4a29      	ldr	r2, [pc, #164]	@ (80061a0 <TIM_OC1_SetConfig+0x118>)
 80060fc:	4293      	cmp	r3, r2
 80060fe:	d003      	beq.n	8006108 <TIM_OC1_SetConfig+0x80>
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	4a28      	ldr	r2, [pc, #160]	@ (80061a4 <TIM_OC1_SetConfig+0x11c>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d10c      	bne.n	8006122 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	f023 0308 	bic.w	r3, r3, #8
 800610e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	68db      	ldr	r3, [r3, #12]
 8006114:	697a      	ldr	r2, [r7, #20]
 8006116:	4313      	orrs	r3, r2
 8006118:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800611a:	697b      	ldr	r3, [r7, #20]
 800611c:	f023 0304 	bic.w	r3, r3, #4
 8006120:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4a1b      	ldr	r2, [pc, #108]	@ (8006194 <TIM_OC1_SetConfig+0x10c>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d00f      	beq.n	800614a <TIM_OC1_SetConfig+0xc2>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a1a      	ldr	r2, [pc, #104]	@ (8006198 <TIM_OC1_SetConfig+0x110>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d00b      	beq.n	800614a <TIM_OC1_SetConfig+0xc2>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a19      	ldr	r2, [pc, #100]	@ (800619c <TIM_OC1_SetConfig+0x114>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d007      	beq.n	800614a <TIM_OC1_SetConfig+0xc2>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4a18      	ldr	r2, [pc, #96]	@ (80061a0 <TIM_OC1_SetConfig+0x118>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d003      	beq.n	800614a <TIM_OC1_SetConfig+0xc2>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	4a17      	ldr	r2, [pc, #92]	@ (80061a4 <TIM_OC1_SetConfig+0x11c>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d111      	bne.n	800616e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800614a:	693b      	ldr	r3, [r7, #16]
 800614c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006150:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006152:	693b      	ldr	r3, [r7, #16]
 8006154:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006158:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	695b      	ldr	r3, [r3, #20]
 800615e:	693a      	ldr	r2, [r7, #16]
 8006160:	4313      	orrs	r3, r2
 8006162:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006164:	683b      	ldr	r3, [r7, #0]
 8006166:	699b      	ldr	r3, [r3, #24]
 8006168:	693a      	ldr	r2, [r7, #16]
 800616a:	4313      	orrs	r3, r2
 800616c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	693a      	ldr	r2, [r7, #16]
 8006172:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	68fa      	ldr	r2, [r7, #12]
 8006178:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	685a      	ldr	r2, [r3, #4]
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	697a      	ldr	r2, [r7, #20]
 8006186:	621a      	str	r2, [r3, #32]
}
 8006188:	bf00      	nop
 800618a:	371c      	adds	r7, #28
 800618c:	46bd      	mov	sp, r7
 800618e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006192:	4770      	bx	lr
 8006194:	40012c00 	.word	0x40012c00
 8006198:	40013400 	.word	0x40013400
 800619c:	40014000 	.word	0x40014000
 80061a0:	40014400 	.word	0x40014400
 80061a4:	40014800 	.word	0x40014800

080061a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b087      	sub	sp, #28
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6a1b      	ldr	r3, [r3, #32]
 80061b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6a1b      	ldr	r3, [r3, #32]
 80061bc:	f023 0210 	bic.w	r2, r3, #16
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	699b      	ldr	r3, [r3, #24]
 80061ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80061d6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80061da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80061e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	021b      	lsls	r3, r3, #8
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	4313      	orrs	r3, r2
 80061ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	f023 0320 	bic.w	r3, r3, #32
 80061f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	689b      	ldr	r3, [r3, #8]
 80061fc:	011b      	lsls	r3, r3, #4
 80061fe:	697a      	ldr	r2, [r7, #20]
 8006200:	4313      	orrs	r3, r2
 8006202:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	4a28      	ldr	r2, [pc, #160]	@ (80062a8 <TIM_OC2_SetConfig+0x100>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d003      	beq.n	8006214 <TIM_OC2_SetConfig+0x6c>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	4a27      	ldr	r2, [pc, #156]	@ (80062ac <TIM_OC2_SetConfig+0x104>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d10d      	bne.n	8006230 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006214:	697b      	ldr	r3, [r7, #20]
 8006216:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800621a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	68db      	ldr	r3, [r3, #12]
 8006220:	011b      	lsls	r3, r3, #4
 8006222:	697a      	ldr	r2, [r7, #20]
 8006224:	4313      	orrs	r3, r2
 8006226:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800622e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	4a1d      	ldr	r2, [pc, #116]	@ (80062a8 <TIM_OC2_SetConfig+0x100>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d00f      	beq.n	8006258 <TIM_OC2_SetConfig+0xb0>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4a1c      	ldr	r2, [pc, #112]	@ (80062ac <TIM_OC2_SetConfig+0x104>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d00b      	beq.n	8006258 <TIM_OC2_SetConfig+0xb0>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a1b      	ldr	r2, [pc, #108]	@ (80062b0 <TIM_OC2_SetConfig+0x108>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d007      	beq.n	8006258 <TIM_OC2_SetConfig+0xb0>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a1a      	ldr	r2, [pc, #104]	@ (80062b4 <TIM_OC2_SetConfig+0x10c>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d003      	beq.n	8006258 <TIM_OC2_SetConfig+0xb0>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	4a19      	ldr	r2, [pc, #100]	@ (80062b8 <TIM_OC2_SetConfig+0x110>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d113      	bne.n	8006280 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006258:	693b      	ldr	r3, [r7, #16]
 800625a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800625e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006266:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	695b      	ldr	r3, [r3, #20]
 800626c:	009b      	lsls	r3, r3, #2
 800626e:	693a      	ldr	r2, [r7, #16]
 8006270:	4313      	orrs	r3, r2
 8006272:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	699b      	ldr	r3, [r3, #24]
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	693a      	ldr	r2, [r7, #16]
 800627c:	4313      	orrs	r3, r2
 800627e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	693a      	ldr	r2, [r7, #16]
 8006284:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	68fa      	ldr	r2, [r7, #12]
 800628a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	685a      	ldr	r2, [r3, #4]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	697a      	ldr	r2, [r7, #20]
 8006298:	621a      	str	r2, [r3, #32]
}
 800629a:	bf00      	nop
 800629c:	371c      	adds	r7, #28
 800629e:	46bd      	mov	sp, r7
 80062a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a4:	4770      	bx	lr
 80062a6:	bf00      	nop
 80062a8:	40012c00 	.word	0x40012c00
 80062ac:	40013400 	.word	0x40013400
 80062b0:	40014000 	.word	0x40014000
 80062b4:	40014400 	.word	0x40014400
 80062b8:	40014800 	.word	0x40014800

080062bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80062bc:	b480      	push	{r7}
 80062be:	b087      	sub	sp, #28
 80062c0:	af00      	add	r7, sp, #0
 80062c2:	6078      	str	r0, [r7, #4]
 80062c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6a1b      	ldr	r3, [r3, #32]
 80062ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6a1b      	ldr	r3, [r3, #32]
 80062d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	685b      	ldr	r3, [r3, #4]
 80062dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	69db      	ldr	r3, [r3, #28]
 80062e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	f023 0303 	bic.w	r3, r3, #3
 80062f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	68fa      	ldr	r2, [r7, #12]
 80062fe:	4313      	orrs	r3, r2
 8006300:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006302:	697b      	ldr	r3, [r7, #20]
 8006304:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006308:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	689b      	ldr	r3, [r3, #8]
 800630e:	021b      	lsls	r3, r3, #8
 8006310:	697a      	ldr	r2, [r7, #20]
 8006312:	4313      	orrs	r3, r2
 8006314:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	4a27      	ldr	r2, [pc, #156]	@ (80063b8 <TIM_OC3_SetConfig+0xfc>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d003      	beq.n	8006326 <TIM_OC3_SetConfig+0x6a>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	4a26      	ldr	r2, [pc, #152]	@ (80063bc <TIM_OC3_SetConfig+0x100>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d10d      	bne.n	8006342 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006326:	697b      	ldr	r3, [r7, #20]
 8006328:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800632c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	68db      	ldr	r3, [r3, #12]
 8006332:	021b      	lsls	r3, r3, #8
 8006334:	697a      	ldr	r2, [r7, #20]
 8006336:	4313      	orrs	r3, r2
 8006338:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800633a:	697b      	ldr	r3, [r7, #20]
 800633c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006340:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	4a1c      	ldr	r2, [pc, #112]	@ (80063b8 <TIM_OC3_SetConfig+0xfc>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d00f      	beq.n	800636a <TIM_OC3_SetConfig+0xae>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	4a1b      	ldr	r2, [pc, #108]	@ (80063bc <TIM_OC3_SetConfig+0x100>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d00b      	beq.n	800636a <TIM_OC3_SetConfig+0xae>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	4a1a      	ldr	r2, [pc, #104]	@ (80063c0 <TIM_OC3_SetConfig+0x104>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d007      	beq.n	800636a <TIM_OC3_SetConfig+0xae>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4a19      	ldr	r2, [pc, #100]	@ (80063c4 <TIM_OC3_SetConfig+0x108>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d003      	beq.n	800636a <TIM_OC3_SetConfig+0xae>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	4a18      	ldr	r2, [pc, #96]	@ (80063c8 <TIM_OC3_SetConfig+0x10c>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d113      	bne.n	8006392 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800636a:	693b      	ldr	r3, [r7, #16]
 800636c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006370:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006378:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	695b      	ldr	r3, [r3, #20]
 800637e:	011b      	lsls	r3, r3, #4
 8006380:	693a      	ldr	r2, [r7, #16]
 8006382:	4313      	orrs	r3, r2
 8006384:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	699b      	ldr	r3, [r3, #24]
 800638a:	011b      	lsls	r3, r3, #4
 800638c:	693a      	ldr	r2, [r7, #16]
 800638e:	4313      	orrs	r3, r2
 8006390:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	693a      	ldr	r2, [r7, #16]
 8006396:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	68fa      	ldr	r2, [r7, #12]
 800639c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800639e:	683b      	ldr	r3, [r7, #0]
 80063a0:	685a      	ldr	r2, [r3, #4]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	697a      	ldr	r2, [r7, #20]
 80063aa:	621a      	str	r2, [r3, #32]
}
 80063ac:	bf00      	nop
 80063ae:	371c      	adds	r7, #28
 80063b0:	46bd      	mov	sp, r7
 80063b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b6:	4770      	bx	lr
 80063b8:	40012c00 	.word	0x40012c00
 80063bc:	40013400 	.word	0x40013400
 80063c0:	40014000 	.word	0x40014000
 80063c4:	40014400 	.word	0x40014400
 80063c8:	40014800 	.word	0x40014800

080063cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b087      	sub	sp, #28
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
 80063d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6a1b      	ldr	r3, [r3, #32]
 80063da:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6a1b      	ldr	r3, [r3, #32]
 80063e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	685b      	ldr	r3, [r3, #4]
 80063ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	69db      	ldr	r3, [r3, #28]
 80063f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80063fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006406:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006408:	683b      	ldr	r3, [r7, #0]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	021b      	lsls	r3, r3, #8
 800640e:	68fa      	ldr	r2, [r7, #12]
 8006410:	4313      	orrs	r3, r2
 8006412:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800641a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800641c:	683b      	ldr	r3, [r7, #0]
 800641e:	689b      	ldr	r3, [r3, #8]
 8006420:	031b      	lsls	r3, r3, #12
 8006422:	693a      	ldr	r2, [r7, #16]
 8006424:	4313      	orrs	r3, r2
 8006426:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a18      	ldr	r2, [pc, #96]	@ (800648c <TIM_OC4_SetConfig+0xc0>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d00f      	beq.n	8006450 <TIM_OC4_SetConfig+0x84>
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	4a17      	ldr	r2, [pc, #92]	@ (8006490 <TIM_OC4_SetConfig+0xc4>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d00b      	beq.n	8006450 <TIM_OC4_SetConfig+0x84>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	4a16      	ldr	r2, [pc, #88]	@ (8006494 <TIM_OC4_SetConfig+0xc8>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d007      	beq.n	8006450 <TIM_OC4_SetConfig+0x84>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	4a15      	ldr	r2, [pc, #84]	@ (8006498 <TIM_OC4_SetConfig+0xcc>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d003      	beq.n	8006450 <TIM_OC4_SetConfig+0x84>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	4a14      	ldr	r2, [pc, #80]	@ (800649c <TIM_OC4_SetConfig+0xd0>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d109      	bne.n	8006464 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006450:	697b      	ldr	r3, [r7, #20]
 8006452:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006456:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	695b      	ldr	r3, [r3, #20]
 800645c:	019b      	lsls	r3, r3, #6
 800645e:	697a      	ldr	r2, [r7, #20]
 8006460:	4313      	orrs	r3, r2
 8006462:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	697a      	ldr	r2, [r7, #20]
 8006468:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	68fa      	ldr	r2, [r7, #12]
 800646e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	685a      	ldr	r2, [r3, #4]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	693a      	ldr	r2, [r7, #16]
 800647c:	621a      	str	r2, [r3, #32]
}
 800647e:	bf00      	nop
 8006480:	371c      	adds	r7, #28
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr
 800648a:	bf00      	nop
 800648c:	40012c00 	.word	0x40012c00
 8006490:	40013400 	.word	0x40013400
 8006494:	40014000 	.word	0x40014000
 8006498:	40014400 	.word	0x40014400
 800649c:	40014800 	.word	0x40014800

080064a0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80064a0:	b480      	push	{r7}
 80064a2:	b087      	sub	sp, #28
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
 80064a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6a1b      	ldr	r3, [r3, #32]
 80064ae:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6a1b      	ldr	r3, [r3, #32]
 80064b4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	68fa      	ldr	r2, [r7, #12]
 80064da:	4313      	orrs	r3, r2
 80064dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80064de:	693b      	ldr	r3, [r7, #16]
 80064e0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80064e4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	689b      	ldr	r3, [r3, #8]
 80064ea:	041b      	lsls	r3, r3, #16
 80064ec:	693a      	ldr	r2, [r7, #16]
 80064ee:	4313      	orrs	r3, r2
 80064f0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	4a17      	ldr	r2, [pc, #92]	@ (8006554 <TIM_OC5_SetConfig+0xb4>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d00f      	beq.n	800651a <TIM_OC5_SetConfig+0x7a>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a16      	ldr	r2, [pc, #88]	@ (8006558 <TIM_OC5_SetConfig+0xb8>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d00b      	beq.n	800651a <TIM_OC5_SetConfig+0x7a>
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	4a15      	ldr	r2, [pc, #84]	@ (800655c <TIM_OC5_SetConfig+0xbc>)
 8006506:	4293      	cmp	r3, r2
 8006508:	d007      	beq.n	800651a <TIM_OC5_SetConfig+0x7a>
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	4a14      	ldr	r2, [pc, #80]	@ (8006560 <TIM_OC5_SetConfig+0xc0>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d003      	beq.n	800651a <TIM_OC5_SetConfig+0x7a>
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	4a13      	ldr	r2, [pc, #76]	@ (8006564 <TIM_OC5_SetConfig+0xc4>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d109      	bne.n	800652e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800651a:	697b      	ldr	r3, [r7, #20]
 800651c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006520:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	695b      	ldr	r3, [r3, #20]
 8006526:	021b      	lsls	r3, r3, #8
 8006528:	697a      	ldr	r2, [r7, #20]
 800652a:	4313      	orrs	r3, r2
 800652c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	697a      	ldr	r2, [r7, #20]
 8006532:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	68fa      	ldr	r2, [r7, #12]
 8006538:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	685a      	ldr	r2, [r3, #4]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	693a      	ldr	r2, [r7, #16]
 8006546:	621a      	str	r2, [r3, #32]
}
 8006548:	bf00      	nop
 800654a:	371c      	adds	r7, #28
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr
 8006554:	40012c00 	.word	0x40012c00
 8006558:	40013400 	.word	0x40013400
 800655c:	40014000 	.word	0x40014000
 8006560:	40014400 	.word	0x40014400
 8006564:	40014800 	.word	0x40014800

08006568 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006568:	b480      	push	{r7}
 800656a:	b087      	sub	sp, #28
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
 8006570:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	6a1b      	ldr	r3, [r3, #32]
 8006576:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6a1b      	ldr	r3, [r3, #32]
 800657c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800658e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006596:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800659a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	021b      	lsls	r3, r3, #8
 80065a2:	68fa      	ldr	r2, [r7, #12]
 80065a4:	4313      	orrs	r3, r2
 80065a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80065ae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	689b      	ldr	r3, [r3, #8]
 80065b4:	051b      	lsls	r3, r3, #20
 80065b6:	693a      	ldr	r2, [r7, #16]
 80065b8:	4313      	orrs	r3, r2
 80065ba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	4a18      	ldr	r2, [pc, #96]	@ (8006620 <TIM_OC6_SetConfig+0xb8>)
 80065c0:	4293      	cmp	r3, r2
 80065c2:	d00f      	beq.n	80065e4 <TIM_OC6_SetConfig+0x7c>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	4a17      	ldr	r2, [pc, #92]	@ (8006624 <TIM_OC6_SetConfig+0xbc>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d00b      	beq.n	80065e4 <TIM_OC6_SetConfig+0x7c>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	4a16      	ldr	r2, [pc, #88]	@ (8006628 <TIM_OC6_SetConfig+0xc0>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d007      	beq.n	80065e4 <TIM_OC6_SetConfig+0x7c>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	4a15      	ldr	r2, [pc, #84]	@ (800662c <TIM_OC6_SetConfig+0xc4>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d003      	beq.n	80065e4 <TIM_OC6_SetConfig+0x7c>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	4a14      	ldr	r2, [pc, #80]	@ (8006630 <TIM_OC6_SetConfig+0xc8>)
 80065e0:	4293      	cmp	r3, r2
 80065e2:	d109      	bne.n	80065f8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80065ea:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	695b      	ldr	r3, [r3, #20]
 80065f0:	029b      	lsls	r3, r3, #10
 80065f2:	697a      	ldr	r2, [r7, #20]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	697a      	ldr	r2, [r7, #20]
 80065fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	68fa      	ldr	r2, [r7, #12]
 8006602:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	685a      	ldr	r2, [r3, #4]
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	693a      	ldr	r2, [r7, #16]
 8006610:	621a      	str	r2, [r3, #32]
}
 8006612:	bf00      	nop
 8006614:	371c      	adds	r7, #28
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr
 800661e:	bf00      	nop
 8006620:	40012c00 	.word	0x40012c00
 8006624:	40013400 	.word	0x40013400
 8006628:	40014000 	.word	0x40014000
 800662c:	40014400 	.word	0x40014400
 8006630:	40014800 	.word	0x40014800

08006634 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006634:	b480      	push	{r7}
 8006636:	b087      	sub	sp, #28
 8006638:	af00      	add	r7, sp, #0
 800663a:	60f8      	str	r0, [r7, #12]
 800663c:	60b9      	str	r1, [r7, #8]
 800663e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	f003 031f 	and.w	r3, r3, #31
 8006646:	2201      	movs	r2, #1
 8006648:	fa02 f303 	lsl.w	r3, r2, r3
 800664c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6a1a      	ldr	r2, [r3, #32]
 8006652:	697b      	ldr	r3, [r7, #20]
 8006654:	43db      	mvns	r3, r3
 8006656:	401a      	ands	r2, r3
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6a1a      	ldr	r2, [r3, #32]
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	f003 031f 	and.w	r3, r3, #31
 8006666:	6879      	ldr	r1, [r7, #4]
 8006668:	fa01 f303 	lsl.w	r3, r1, r3
 800666c:	431a      	orrs	r2, r3
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	621a      	str	r2, [r3, #32]
}
 8006672:	bf00      	nop
 8006674:	371c      	adds	r7, #28
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr
	...

08006680 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006680:	b480      	push	{r7}
 8006682:	b085      	sub	sp, #20
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
 8006688:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006690:	2b01      	cmp	r3, #1
 8006692:	d101      	bne.n	8006698 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006694:	2302      	movs	r3, #2
 8006696:	e068      	b.n	800676a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	2201      	movs	r2, #1
 800669c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	2202      	movs	r2, #2
 80066a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	689b      	ldr	r3, [r3, #8]
 80066b6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	4a2e      	ldr	r2, [pc, #184]	@ (8006778 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d004      	beq.n	80066cc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	4a2d      	ldr	r2, [pc, #180]	@ (800677c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d108      	bne.n	80066de <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80066d2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	685b      	ldr	r3, [r3, #4]
 80066d8:	68fa      	ldr	r2, [r7, #12]
 80066da:	4313      	orrs	r3, r2
 80066dc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066e4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	68fa      	ldr	r2, [r7, #12]
 80066ec:	4313      	orrs	r3, r2
 80066ee:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	68fa      	ldr	r2, [r7, #12]
 80066f6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4a1e      	ldr	r2, [pc, #120]	@ (8006778 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d01d      	beq.n	800673e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800670a:	d018      	beq.n	800673e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a1b      	ldr	r2, [pc, #108]	@ (8006780 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d013      	beq.n	800673e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a1a      	ldr	r2, [pc, #104]	@ (8006784 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d00e      	beq.n	800673e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a18      	ldr	r2, [pc, #96]	@ (8006788 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d009      	beq.n	800673e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a13      	ldr	r2, [pc, #76]	@ (800677c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d004      	beq.n	800673e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4a14      	ldr	r2, [pc, #80]	@ (800678c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d10c      	bne.n	8006758 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006744:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	68ba      	ldr	r2, [r7, #8]
 800674c:	4313      	orrs	r3, r2
 800674e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68ba      	ldr	r2, [r7, #8]
 8006756:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	2201      	movs	r2, #1
 800675c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006768:	2300      	movs	r3, #0
}
 800676a:	4618      	mov	r0, r3
 800676c:	3714      	adds	r7, #20
 800676e:	46bd      	mov	sp, r7
 8006770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006774:	4770      	bx	lr
 8006776:	bf00      	nop
 8006778:	40012c00 	.word	0x40012c00
 800677c:	40013400 	.word	0x40013400
 8006780:	40000400 	.word	0x40000400
 8006784:	40000800 	.word	0x40000800
 8006788:	40000c00 	.word	0x40000c00
 800678c:	40014000 	.word	0x40014000

08006790 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	b082      	sub	sp, #8
 8006794:	af00      	add	r7, sp, #0
 8006796:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d101      	bne.n	80067a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800679e:	2301      	movs	r3, #1
 80067a0:	e040      	b.n	8006824 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d106      	bne.n	80067b8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2200      	movs	r2, #0
 80067ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f7fb f9ac 	bl	8001b10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2224      	movs	r2, #36	@ 0x24
 80067bc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	681a      	ldr	r2, [r3, #0]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f022 0201 	bic.w	r2, r2, #1
 80067cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d002      	beq.n	80067dc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f000 fae0 	bl	8006d9c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	f000 f825 	bl	800682c <UART_SetConfig>
 80067e2:	4603      	mov	r3, r0
 80067e4:	2b01      	cmp	r3, #1
 80067e6:	d101      	bne.n	80067ec <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80067e8:	2301      	movs	r3, #1
 80067ea:	e01b      	b.n	8006824 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	685a      	ldr	r2, [r3, #4]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80067fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	689a      	ldr	r2, [r3, #8]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800680a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f042 0201 	orr.w	r2, r2, #1
 800681a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f000 fb5f 	bl	8006ee0 <UART_CheckIdleState>
 8006822:	4603      	mov	r3, r0
}
 8006824:	4618      	mov	r0, r3
 8006826:	3708      	adds	r7, #8
 8006828:	46bd      	mov	sp, r7
 800682a:	bd80      	pop	{r7, pc}

0800682c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800682c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006830:	b08a      	sub	sp, #40	@ 0x28
 8006832:	af00      	add	r7, sp, #0
 8006834:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006836:	2300      	movs	r3, #0
 8006838:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	689a      	ldr	r2, [r3, #8]
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	691b      	ldr	r3, [r3, #16]
 8006844:	431a      	orrs	r2, r3
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	695b      	ldr	r3, [r3, #20]
 800684a:	431a      	orrs	r2, r3
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	69db      	ldr	r3, [r3, #28]
 8006850:	4313      	orrs	r3, r2
 8006852:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	4ba4      	ldr	r3, [pc, #656]	@ (8006aec <UART_SetConfig+0x2c0>)
 800685c:	4013      	ands	r3, r2
 800685e:	68fa      	ldr	r2, [r7, #12]
 8006860:	6812      	ldr	r2, [r2, #0]
 8006862:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006864:	430b      	orrs	r3, r1
 8006866:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	68da      	ldr	r2, [r3, #12]
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	430a      	orrs	r2, r1
 800687c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	699b      	ldr	r3, [r3, #24]
 8006882:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a99      	ldr	r2, [pc, #612]	@ (8006af0 <UART_SetConfig+0x2c4>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d004      	beq.n	8006898 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	6a1b      	ldr	r3, [r3, #32]
 8006892:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006894:	4313      	orrs	r3, r2
 8006896:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	689b      	ldr	r3, [r3, #8]
 800689e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80068a8:	430a      	orrs	r2, r1
 80068aa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a90      	ldr	r2, [pc, #576]	@ (8006af4 <UART_SetConfig+0x2c8>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d126      	bne.n	8006904 <UART_SetConfig+0xd8>
 80068b6:	4b90      	ldr	r3, [pc, #576]	@ (8006af8 <UART_SetConfig+0x2cc>)
 80068b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068bc:	f003 0303 	and.w	r3, r3, #3
 80068c0:	2b03      	cmp	r3, #3
 80068c2:	d81b      	bhi.n	80068fc <UART_SetConfig+0xd0>
 80068c4:	a201      	add	r2, pc, #4	@ (adr r2, 80068cc <UART_SetConfig+0xa0>)
 80068c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068ca:	bf00      	nop
 80068cc:	080068dd 	.word	0x080068dd
 80068d0:	080068ed 	.word	0x080068ed
 80068d4:	080068e5 	.word	0x080068e5
 80068d8:	080068f5 	.word	0x080068f5
 80068dc:	2301      	movs	r3, #1
 80068de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068e2:	e116      	b.n	8006b12 <UART_SetConfig+0x2e6>
 80068e4:	2302      	movs	r3, #2
 80068e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068ea:	e112      	b.n	8006b12 <UART_SetConfig+0x2e6>
 80068ec:	2304      	movs	r3, #4
 80068ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068f2:	e10e      	b.n	8006b12 <UART_SetConfig+0x2e6>
 80068f4:	2308      	movs	r3, #8
 80068f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80068fa:	e10a      	b.n	8006b12 <UART_SetConfig+0x2e6>
 80068fc:	2310      	movs	r3, #16
 80068fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006902:	e106      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006904:	68fb      	ldr	r3, [r7, #12]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4a7c      	ldr	r2, [pc, #496]	@ (8006afc <UART_SetConfig+0x2d0>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d138      	bne.n	8006980 <UART_SetConfig+0x154>
 800690e:	4b7a      	ldr	r3, [pc, #488]	@ (8006af8 <UART_SetConfig+0x2cc>)
 8006910:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006914:	f003 030c 	and.w	r3, r3, #12
 8006918:	2b0c      	cmp	r3, #12
 800691a:	d82d      	bhi.n	8006978 <UART_SetConfig+0x14c>
 800691c:	a201      	add	r2, pc, #4	@ (adr r2, 8006924 <UART_SetConfig+0xf8>)
 800691e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006922:	bf00      	nop
 8006924:	08006959 	.word	0x08006959
 8006928:	08006979 	.word	0x08006979
 800692c:	08006979 	.word	0x08006979
 8006930:	08006979 	.word	0x08006979
 8006934:	08006969 	.word	0x08006969
 8006938:	08006979 	.word	0x08006979
 800693c:	08006979 	.word	0x08006979
 8006940:	08006979 	.word	0x08006979
 8006944:	08006961 	.word	0x08006961
 8006948:	08006979 	.word	0x08006979
 800694c:	08006979 	.word	0x08006979
 8006950:	08006979 	.word	0x08006979
 8006954:	08006971 	.word	0x08006971
 8006958:	2300      	movs	r3, #0
 800695a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800695e:	e0d8      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006960:	2302      	movs	r3, #2
 8006962:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006966:	e0d4      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006968:	2304      	movs	r3, #4
 800696a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800696e:	e0d0      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006970:	2308      	movs	r3, #8
 8006972:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006976:	e0cc      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006978:	2310      	movs	r3, #16
 800697a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800697e:	e0c8      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a5e      	ldr	r2, [pc, #376]	@ (8006b00 <UART_SetConfig+0x2d4>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d125      	bne.n	80069d6 <UART_SetConfig+0x1aa>
 800698a:	4b5b      	ldr	r3, [pc, #364]	@ (8006af8 <UART_SetConfig+0x2cc>)
 800698c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006990:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006994:	2b30      	cmp	r3, #48	@ 0x30
 8006996:	d016      	beq.n	80069c6 <UART_SetConfig+0x19a>
 8006998:	2b30      	cmp	r3, #48	@ 0x30
 800699a:	d818      	bhi.n	80069ce <UART_SetConfig+0x1a2>
 800699c:	2b20      	cmp	r3, #32
 800699e:	d00a      	beq.n	80069b6 <UART_SetConfig+0x18a>
 80069a0:	2b20      	cmp	r3, #32
 80069a2:	d814      	bhi.n	80069ce <UART_SetConfig+0x1a2>
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d002      	beq.n	80069ae <UART_SetConfig+0x182>
 80069a8:	2b10      	cmp	r3, #16
 80069aa:	d008      	beq.n	80069be <UART_SetConfig+0x192>
 80069ac:	e00f      	b.n	80069ce <UART_SetConfig+0x1a2>
 80069ae:	2300      	movs	r3, #0
 80069b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069b4:	e0ad      	b.n	8006b12 <UART_SetConfig+0x2e6>
 80069b6:	2302      	movs	r3, #2
 80069b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069bc:	e0a9      	b.n	8006b12 <UART_SetConfig+0x2e6>
 80069be:	2304      	movs	r3, #4
 80069c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069c4:	e0a5      	b.n	8006b12 <UART_SetConfig+0x2e6>
 80069c6:	2308      	movs	r3, #8
 80069c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069cc:	e0a1      	b.n	8006b12 <UART_SetConfig+0x2e6>
 80069ce:	2310      	movs	r3, #16
 80069d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80069d4:	e09d      	b.n	8006b12 <UART_SetConfig+0x2e6>
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	4a4a      	ldr	r2, [pc, #296]	@ (8006b04 <UART_SetConfig+0x2d8>)
 80069dc:	4293      	cmp	r3, r2
 80069de:	d125      	bne.n	8006a2c <UART_SetConfig+0x200>
 80069e0:	4b45      	ldr	r3, [pc, #276]	@ (8006af8 <UART_SetConfig+0x2cc>)
 80069e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069e6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80069ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80069ec:	d016      	beq.n	8006a1c <UART_SetConfig+0x1f0>
 80069ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80069f0:	d818      	bhi.n	8006a24 <UART_SetConfig+0x1f8>
 80069f2:	2b80      	cmp	r3, #128	@ 0x80
 80069f4:	d00a      	beq.n	8006a0c <UART_SetConfig+0x1e0>
 80069f6:	2b80      	cmp	r3, #128	@ 0x80
 80069f8:	d814      	bhi.n	8006a24 <UART_SetConfig+0x1f8>
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d002      	beq.n	8006a04 <UART_SetConfig+0x1d8>
 80069fe:	2b40      	cmp	r3, #64	@ 0x40
 8006a00:	d008      	beq.n	8006a14 <UART_SetConfig+0x1e8>
 8006a02:	e00f      	b.n	8006a24 <UART_SetConfig+0x1f8>
 8006a04:	2300      	movs	r3, #0
 8006a06:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a0a:	e082      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006a0c:	2302      	movs	r3, #2
 8006a0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a12:	e07e      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006a14:	2304      	movs	r3, #4
 8006a16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a1a:	e07a      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006a1c:	2308      	movs	r3, #8
 8006a1e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a22:	e076      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006a24:	2310      	movs	r3, #16
 8006a26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a2a:	e072      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a35      	ldr	r2, [pc, #212]	@ (8006b08 <UART_SetConfig+0x2dc>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d12a      	bne.n	8006a8c <UART_SetConfig+0x260>
 8006a36:	4b30      	ldr	r3, [pc, #192]	@ (8006af8 <UART_SetConfig+0x2cc>)
 8006a38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a40:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a44:	d01a      	beq.n	8006a7c <UART_SetConfig+0x250>
 8006a46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006a4a:	d81b      	bhi.n	8006a84 <UART_SetConfig+0x258>
 8006a4c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a50:	d00c      	beq.n	8006a6c <UART_SetConfig+0x240>
 8006a52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a56:	d815      	bhi.n	8006a84 <UART_SetConfig+0x258>
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d003      	beq.n	8006a64 <UART_SetConfig+0x238>
 8006a5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006a60:	d008      	beq.n	8006a74 <UART_SetConfig+0x248>
 8006a62:	e00f      	b.n	8006a84 <UART_SetConfig+0x258>
 8006a64:	2300      	movs	r3, #0
 8006a66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a6a:	e052      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006a6c:	2302      	movs	r3, #2
 8006a6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a72:	e04e      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006a74:	2304      	movs	r3, #4
 8006a76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a7a:	e04a      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006a7c:	2308      	movs	r3, #8
 8006a7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a82:	e046      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006a84:	2310      	movs	r3, #16
 8006a86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006a8a:	e042      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4a17      	ldr	r2, [pc, #92]	@ (8006af0 <UART_SetConfig+0x2c4>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d13a      	bne.n	8006b0c <UART_SetConfig+0x2e0>
 8006a96:	4b18      	ldr	r3, [pc, #96]	@ (8006af8 <UART_SetConfig+0x2cc>)
 8006a98:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a9c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006aa0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006aa4:	d01a      	beq.n	8006adc <UART_SetConfig+0x2b0>
 8006aa6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006aaa:	d81b      	bhi.n	8006ae4 <UART_SetConfig+0x2b8>
 8006aac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ab0:	d00c      	beq.n	8006acc <UART_SetConfig+0x2a0>
 8006ab2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006ab6:	d815      	bhi.n	8006ae4 <UART_SetConfig+0x2b8>
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d003      	beq.n	8006ac4 <UART_SetConfig+0x298>
 8006abc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006ac0:	d008      	beq.n	8006ad4 <UART_SetConfig+0x2a8>
 8006ac2:	e00f      	b.n	8006ae4 <UART_SetConfig+0x2b8>
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006aca:	e022      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006acc:	2302      	movs	r3, #2
 8006ace:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ad2:	e01e      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006ad4:	2304      	movs	r3, #4
 8006ad6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ada:	e01a      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006adc:	2308      	movs	r3, #8
 8006ade:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ae2:	e016      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006ae4:	2310      	movs	r3, #16
 8006ae6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006aea:	e012      	b.n	8006b12 <UART_SetConfig+0x2e6>
 8006aec:	efff69f3 	.word	0xefff69f3
 8006af0:	40008000 	.word	0x40008000
 8006af4:	40013800 	.word	0x40013800
 8006af8:	40021000 	.word	0x40021000
 8006afc:	40004400 	.word	0x40004400
 8006b00:	40004800 	.word	0x40004800
 8006b04:	40004c00 	.word	0x40004c00
 8006b08:	40005000 	.word	0x40005000
 8006b0c:	2310      	movs	r3, #16
 8006b0e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a9f      	ldr	r2, [pc, #636]	@ (8006d94 <UART_SetConfig+0x568>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d17a      	bne.n	8006c12 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006b1c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006b20:	2b08      	cmp	r3, #8
 8006b22:	d824      	bhi.n	8006b6e <UART_SetConfig+0x342>
 8006b24:	a201      	add	r2, pc, #4	@ (adr r2, 8006b2c <UART_SetConfig+0x300>)
 8006b26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b2a:	bf00      	nop
 8006b2c:	08006b51 	.word	0x08006b51
 8006b30:	08006b6f 	.word	0x08006b6f
 8006b34:	08006b59 	.word	0x08006b59
 8006b38:	08006b6f 	.word	0x08006b6f
 8006b3c:	08006b5f 	.word	0x08006b5f
 8006b40:	08006b6f 	.word	0x08006b6f
 8006b44:	08006b6f 	.word	0x08006b6f
 8006b48:	08006b6f 	.word	0x08006b6f
 8006b4c:	08006b67 	.word	0x08006b67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b50:	f7fe fa3a 	bl	8004fc8 <HAL_RCC_GetPCLK1Freq>
 8006b54:	61f8      	str	r0, [r7, #28]
        break;
 8006b56:	e010      	b.n	8006b7a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b58:	4b8f      	ldr	r3, [pc, #572]	@ (8006d98 <UART_SetConfig+0x56c>)
 8006b5a:	61fb      	str	r3, [r7, #28]
        break;
 8006b5c:	e00d      	b.n	8006b7a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b5e:	f7fe f99b 	bl	8004e98 <HAL_RCC_GetSysClockFreq>
 8006b62:	61f8      	str	r0, [r7, #28]
        break;
 8006b64:	e009      	b.n	8006b7a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006b66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b6a:	61fb      	str	r3, [r7, #28]
        break;
 8006b6c:	e005      	b.n	8006b7a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006b72:	2301      	movs	r3, #1
 8006b74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006b78:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006b7a:	69fb      	ldr	r3, [r7, #28]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	f000 80fb 	beq.w	8006d78 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	685a      	ldr	r2, [r3, #4]
 8006b86:	4613      	mov	r3, r2
 8006b88:	005b      	lsls	r3, r3, #1
 8006b8a:	4413      	add	r3, r2
 8006b8c:	69fa      	ldr	r2, [r7, #28]
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d305      	bcc.n	8006b9e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006b98:	69fa      	ldr	r2, [r7, #28]
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d903      	bls.n	8006ba6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006ba4:	e0e8      	b.n	8006d78 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006ba6:	69fb      	ldr	r3, [r7, #28]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	461c      	mov	r4, r3
 8006bac:	4615      	mov	r5, r2
 8006bae:	f04f 0200 	mov.w	r2, #0
 8006bb2:	f04f 0300 	mov.w	r3, #0
 8006bb6:	022b      	lsls	r3, r5, #8
 8006bb8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006bbc:	0222      	lsls	r2, r4, #8
 8006bbe:	68f9      	ldr	r1, [r7, #12]
 8006bc0:	6849      	ldr	r1, [r1, #4]
 8006bc2:	0849      	lsrs	r1, r1, #1
 8006bc4:	2000      	movs	r0, #0
 8006bc6:	4688      	mov	r8, r1
 8006bc8:	4681      	mov	r9, r0
 8006bca:	eb12 0a08 	adds.w	sl, r2, r8
 8006bce:	eb43 0b09 	adc.w	fp, r3, r9
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	603b      	str	r3, [r7, #0]
 8006bda:	607a      	str	r2, [r7, #4]
 8006bdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006be0:	4650      	mov	r0, sl
 8006be2:	4659      	mov	r1, fp
 8006be4:	f7f9 ff62 	bl	8000aac <__aeabi_uldivmod>
 8006be8:	4602      	mov	r2, r0
 8006bea:	460b      	mov	r3, r1
 8006bec:	4613      	mov	r3, r2
 8006bee:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006bf0:	69bb      	ldr	r3, [r7, #24]
 8006bf2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006bf6:	d308      	bcc.n	8006c0a <UART_SetConfig+0x3de>
 8006bf8:	69bb      	ldr	r3, [r7, #24]
 8006bfa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006bfe:	d204      	bcs.n	8006c0a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	69ba      	ldr	r2, [r7, #24]
 8006c06:	60da      	str	r2, [r3, #12]
 8006c08:	e0b6      	b.n	8006d78 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006c0a:	2301      	movs	r3, #1
 8006c0c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006c10:	e0b2      	b.n	8006d78 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	69db      	ldr	r3, [r3, #28]
 8006c16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c1a:	d15e      	bne.n	8006cda <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006c1c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006c20:	2b08      	cmp	r3, #8
 8006c22:	d828      	bhi.n	8006c76 <UART_SetConfig+0x44a>
 8006c24:	a201      	add	r2, pc, #4	@ (adr r2, 8006c2c <UART_SetConfig+0x400>)
 8006c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c2a:	bf00      	nop
 8006c2c:	08006c51 	.word	0x08006c51
 8006c30:	08006c59 	.word	0x08006c59
 8006c34:	08006c61 	.word	0x08006c61
 8006c38:	08006c77 	.word	0x08006c77
 8006c3c:	08006c67 	.word	0x08006c67
 8006c40:	08006c77 	.word	0x08006c77
 8006c44:	08006c77 	.word	0x08006c77
 8006c48:	08006c77 	.word	0x08006c77
 8006c4c:	08006c6f 	.word	0x08006c6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c50:	f7fe f9ba 	bl	8004fc8 <HAL_RCC_GetPCLK1Freq>
 8006c54:	61f8      	str	r0, [r7, #28]
        break;
 8006c56:	e014      	b.n	8006c82 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006c58:	f7fe f9cc 	bl	8004ff4 <HAL_RCC_GetPCLK2Freq>
 8006c5c:	61f8      	str	r0, [r7, #28]
        break;
 8006c5e:	e010      	b.n	8006c82 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c60:	4b4d      	ldr	r3, [pc, #308]	@ (8006d98 <UART_SetConfig+0x56c>)
 8006c62:	61fb      	str	r3, [r7, #28]
        break;
 8006c64:	e00d      	b.n	8006c82 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c66:	f7fe f917 	bl	8004e98 <HAL_RCC_GetSysClockFreq>
 8006c6a:	61f8      	str	r0, [r7, #28]
        break;
 8006c6c:	e009      	b.n	8006c82 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c72:	61fb      	str	r3, [r7, #28]
        break;
 8006c74:	e005      	b.n	8006c82 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006c76:	2300      	movs	r3, #0
 8006c78:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006c7a:	2301      	movs	r3, #1
 8006c7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006c80:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006c82:	69fb      	ldr	r3, [r7, #28]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d077      	beq.n	8006d78 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006c88:	69fb      	ldr	r3, [r7, #28]
 8006c8a:	005a      	lsls	r2, r3, #1
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	685b      	ldr	r3, [r3, #4]
 8006c90:	085b      	lsrs	r3, r3, #1
 8006c92:	441a      	add	r2, r3
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	685b      	ldr	r3, [r3, #4]
 8006c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c9c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c9e:	69bb      	ldr	r3, [r7, #24]
 8006ca0:	2b0f      	cmp	r3, #15
 8006ca2:	d916      	bls.n	8006cd2 <UART_SetConfig+0x4a6>
 8006ca4:	69bb      	ldr	r3, [r7, #24]
 8006ca6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006caa:	d212      	bcs.n	8006cd2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006cac:	69bb      	ldr	r3, [r7, #24]
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	f023 030f 	bic.w	r3, r3, #15
 8006cb4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006cb6:	69bb      	ldr	r3, [r7, #24]
 8006cb8:	085b      	lsrs	r3, r3, #1
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	f003 0307 	and.w	r3, r3, #7
 8006cc0:	b29a      	uxth	r2, r3
 8006cc2:	8afb      	ldrh	r3, [r7, #22]
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	8afa      	ldrh	r2, [r7, #22]
 8006cce:	60da      	str	r2, [r3, #12]
 8006cd0:	e052      	b.n	8006d78 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006cd8:	e04e      	b.n	8006d78 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006cda:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006cde:	2b08      	cmp	r3, #8
 8006ce0:	d827      	bhi.n	8006d32 <UART_SetConfig+0x506>
 8006ce2:	a201      	add	r2, pc, #4	@ (adr r2, 8006ce8 <UART_SetConfig+0x4bc>)
 8006ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce8:	08006d0d 	.word	0x08006d0d
 8006cec:	08006d15 	.word	0x08006d15
 8006cf0:	08006d1d 	.word	0x08006d1d
 8006cf4:	08006d33 	.word	0x08006d33
 8006cf8:	08006d23 	.word	0x08006d23
 8006cfc:	08006d33 	.word	0x08006d33
 8006d00:	08006d33 	.word	0x08006d33
 8006d04:	08006d33 	.word	0x08006d33
 8006d08:	08006d2b 	.word	0x08006d2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006d0c:	f7fe f95c 	bl	8004fc8 <HAL_RCC_GetPCLK1Freq>
 8006d10:	61f8      	str	r0, [r7, #28]
        break;
 8006d12:	e014      	b.n	8006d3e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006d14:	f7fe f96e 	bl	8004ff4 <HAL_RCC_GetPCLK2Freq>
 8006d18:	61f8      	str	r0, [r7, #28]
        break;
 8006d1a:	e010      	b.n	8006d3e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006d1c:	4b1e      	ldr	r3, [pc, #120]	@ (8006d98 <UART_SetConfig+0x56c>)
 8006d1e:	61fb      	str	r3, [r7, #28]
        break;
 8006d20:	e00d      	b.n	8006d3e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006d22:	f7fe f8b9 	bl	8004e98 <HAL_RCC_GetSysClockFreq>
 8006d26:	61f8      	str	r0, [r7, #28]
        break;
 8006d28:	e009      	b.n	8006d3e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006d2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d2e:	61fb      	str	r3, [r7, #28]
        break;
 8006d30:	e005      	b.n	8006d3e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8006d32:	2300      	movs	r3, #0
 8006d34:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006d36:	2301      	movs	r3, #1
 8006d38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006d3c:	bf00      	nop
    }

    if (pclk != 0U)
 8006d3e:	69fb      	ldr	r3, [r7, #28]
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d019      	beq.n	8006d78 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	085a      	lsrs	r2, r3, #1
 8006d4a:	69fb      	ldr	r3, [r7, #28]
 8006d4c:	441a      	add	r2, r3
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d56:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006d58:	69bb      	ldr	r3, [r7, #24]
 8006d5a:	2b0f      	cmp	r3, #15
 8006d5c:	d909      	bls.n	8006d72 <UART_SetConfig+0x546>
 8006d5e:	69bb      	ldr	r3, [r7, #24]
 8006d60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d64:	d205      	bcs.n	8006d72 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006d66:	69bb      	ldr	r3, [r7, #24]
 8006d68:	b29a      	uxth	r2, r3
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	60da      	str	r2, [r3, #12]
 8006d70:	e002      	b.n	8006d78 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	2200      	movs	r2, #0
 8006d82:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006d84:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3728      	adds	r7, #40	@ 0x28
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d92:	bf00      	nop
 8006d94:	40008000 	.word	0x40008000
 8006d98:	00f42400 	.word	0x00f42400

08006d9c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b083      	sub	sp, #12
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006da8:	f003 0308 	and.w	r3, r3, #8
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d00a      	beq.n	8006dc6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	430a      	orrs	r2, r1
 8006dc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dca:	f003 0301 	and.w	r3, r3, #1
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d00a      	beq.n	8006de8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	685b      	ldr	r3, [r3, #4]
 8006dd8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	430a      	orrs	r2, r1
 8006de6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dec:	f003 0302 	and.w	r3, r3, #2
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d00a      	beq.n	8006e0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	430a      	orrs	r2, r1
 8006e08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e0e:	f003 0304 	and.w	r3, r3, #4
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d00a      	beq.n	8006e2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	430a      	orrs	r2, r1
 8006e2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e30:	f003 0310 	and.w	r3, r3, #16
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d00a      	beq.n	8006e4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	430a      	orrs	r2, r1
 8006e4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e52:	f003 0320 	and.w	r3, r3, #32
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d00a      	beq.n	8006e70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	689b      	ldr	r3, [r3, #8]
 8006e60:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	430a      	orrs	r2, r1
 8006e6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d01a      	beq.n	8006eb2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	430a      	orrs	r2, r1
 8006e90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e9a:	d10a      	bne.n	8006eb2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	430a      	orrs	r2, r1
 8006eb0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d00a      	beq.n	8006ed4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	685b      	ldr	r3, [r3, #4]
 8006ec4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	430a      	orrs	r2, r1
 8006ed2:	605a      	str	r2, [r3, #4]
  }
}
 8006ed4:	bf00      	nop
 8006ed6:	370c      	adds	r7, #12
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ede:	4770      	bx	lr

08006ee0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006ee0:	b580      	push	{r7, lr}
 8006ee2:	b098      	sub	sp, #96	@ 0x60
 8006ee4:	af02      	add	r7, sp, #8
 8006ee6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2200      	movs	r2, #0
 8006eec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006ef0:	f7fa ff7c 	bl	8001dec <HAL_GetTick>
 8006ef4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	f003 0308 	and.w	r3, r3, #8
 8006f00:	2b08      	cmp	r3, #8
 8006f02:	d12e      	bne.n	8006f62 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f04:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006f08:	9300      	str	r3, [sp, #0]
 8006f0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006f12:	6878      	ldr	r0, [r7, #4]
 8006f14:	f000 f88c 	bl	8007030 <UART_WaitOnFlagUntilTimeout>
 8006f18:	4603      	mov	r3, r0
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d021      	beq.n	8006f62 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f26:	e853 3f00 	ldrex	r3, [r3]
 8006f2a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006f2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f32:	653b      	str	r3, [r7, #80]	@ 0x50
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	461a      	mov	r2, r3
 8006f3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006f3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f3e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f40:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006f42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006f44:	e841 2300 	strex	r3, r2, [r1]
 8006f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006f4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d1e6      	bne.n	8006f1e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2220      	movs	r2, #32
 8006f54:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006f5e:	2303      	movs	r3, #3
 8006f60:	e062      	b.n	8007028 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f003 0304 	and.w	r3, r3, #4
 8006f6c:	2b04      	cmp	r3, #4
 8006f6e:	d149      	bne.n	8007004 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f70:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006f74:	9300      	str	r3, [sp, #0]
 8006f76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006f78:	2200      	movs	r2, #0
 8006f7a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f000 f856 	bl	8007030 <UART_WaitOnFlagUntilTimeout>
 8006f84:	4603      	mov	r3, r0
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d03c      	beq.n	8007004 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f92:	e853 3f00 	ldrex	r3, [r3]
 8006f96:	623b      	str	r3, [r7, #32]
   return(result);
 8006f98:	6a3b      	ldr	r3, [r7, #32]
 8006f9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006f9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	461a      	mov	r2, r3
 8006fa6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fa8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006faa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006fae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006fb0:	e841 2300 	strex	r3, r2, [r1]
 8006fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d1e6      	bne.n	8006f8a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	3308      	adds	r3, #8
 8006fc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc4:	693b      	ldr	r3, [r7, #16]
 8006fc6:	e853 3f00 	ldrex	r3, [r3]
 8006fca:	60fb      	str	r3, [r7, #12]
   return(result);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	f023 0301 	bic.w	r3, r3, #1
 8006fd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	3308      	adds	r3, #8
 8006fda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006fdc:	61fa      	str	r2, [r7, #28]
 8006fde:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe0:	69b9      	ldr	r1, [r7, #24]
 8006fe2:	69fa      	ldr	r2, [r7, #28]
 8006fe4:	e841 2300 	strex	r3, r2, [r1]
 8006fe8:	617b      	str	r3, [r7, #20]
   return(result);
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d1e5      	bne.n	8006fbc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2220      	movs	r2, #32
 8006ff4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	2200      	movs	r2, #0
 8006ffc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007000:	2303      	movs	r3, #3
 8007002:	e011      	b.n	8007028 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2220      	movs	r2, #32
 8007008:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	2220      	movs	r2, #32
 800700e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	2200      	movs	r2, #0
 8007016:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	2200      	movs	r2, #0
 800701c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2200      	movs	r2, #0
 8007022:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007026:	2300      	movs	r3, #0
}
 8007028:	4618      	mov	r0, r3
 800702a:	3758      	adds	r7, #88	@ 0x58
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007030:	b580      	push	{r7, lr}
 8007032:	b084      	sub	sp, #16
 8007034:	af00      	add	r7, sp, #0
 8007036:	60f8      	str	r0, [r7, #12]
 8007038:	60b9      	str	r1, [r7, #8]
 800703a:	603b      	str	r3, [r7, #0]
 800703c:	4613      	mov	r3, r2
 800703e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007040:	e04f      	b.n	80070e2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007042:	69bb      	ldr	r3, [r7, #24]
 8007044:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007048:	d04b      	beq.n	80070e2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800704a:	f7fa fecf 	bl	8001dec <HAL_GetTick>
 800704e:	4602      	mov	r2, r0
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	69ba      	ldr	r2, [r7, #24]
 8007056:	429a      	cmp	r2, r3
 8007058:	d302      	bcc.n	8007060 <UART_WaitOnFlagUntilTimeout+0x30>
 800705a:	69bb      	ldr	r3, [r7, #24]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d101      	bne.n	8007064 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007060:	2303      	movs	r3, #3
 8007062:	e04e      	b.n	8007102 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f003 0304 	and.w	r3, r3, #4
 800706e:	2b00      	cmp	r3, #0
 8007070:	d037      	beq.n	80070e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007072:	68bb      	ldr	r3, [r7, #8]
 8007074:	2b80      	cmp	r3, #128	@ 0x80
 8007076:	d034      	beq.n	80070e2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	2b40      	cmp	r3, #64	@ 0x40
 800707c:	d031      	beq.n	80070e2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	69db      	ldr	r3, [r3, #28]
 8007084:	f003 0308 	and.w	r3, r3, #8
 8007088:	2b08      	cmp	r3, #8
 800708a:	d110      	bne.n	80070ae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	2208      	movs	r2, #8
 8007092:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007094:	68f8      	ldr	r0, [r7, #12]
 8007096:	f000 f838 	bl	800710a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2208      	movs	r2, #8
 800709e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	2200      	movs	r2, #0
 80070a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80070aa:	2301      	movs	r3, #1
 80070ac:	e029      	b.n	8007102 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	69db      	ldr	r3, [r3, #28]
 80070b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80070b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070bc:	d111      	bne.n	80070e2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80070c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80070c8:	68f8      	ldr	r0, [r7, #12]
 80070ca:	f000 f81e 	bl	800710a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2220      	movs	r2, #32
 80070d2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2200      	movs	r2, #0
 80070da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80070de:	2303      	movs	r3, #3
 80070e0:	e00f      	b.n	8007102 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	69da      	ldr	r2, [r3, #28]
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	4013      	ands	r3, r2
 80070ec:	68ba      	ldr	r2, [r7, #8]
 80070ee:	429a      	cmp	r2, r3
 80070f0:	bf0c      	ite	eq
 80070f2:	2301      	moveq	r3, #1
 80070f4:	2300      	movne	r3, #0
 80070f6:	b2db      	uxtb	r3, r3
 80070f8:	461a      	mov	r2, r3
 80070fa:	79fb      	ldrb	r3, [r7, #7]
 80070fc:	429a      	cmp	r2, r3
 80070fe:	d0a0      	beq.n	8007042 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007100:	2300      	movs	r3, #0
}
 8007102:	4618      	mov	r0, r3
 8007104:	3710      	adds	r7, #16
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}

0800710a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800710a:	b480      	push	{r7}
 800710c:	b095      	sub	sp, #84	@ 0x54
 800710e:	af00      	add	r7, sp, #0
 8007110:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007118:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800711a:	e853 3f00 	ldrex	r3, [r3]
 800711e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007122:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007126:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	461a      	mov	r2, r3
 800712e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007130:	643b      	str	r3, [r7, #64]	@ 0x40
 8007132:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007134:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007136:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007138:	e841 2300 	strex	r3, r2, [r1]
 800713c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800713e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007140:	2b00      	cmp	r3, #0
 8007142:	d1e6      	bne.n	8007112 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	3308      	adds	r3, #8
 800714a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800714c:	6a3b      	ldr	r3, [r7, #32]
 800714e:	e853 3f00 	ldrex	r3, [r3]
 8007152:	61fb      	str	r3, [r7, #28]
   return(result);
 8007154:	69fb      	ldr	r3, [r7, #28]
 8007156:	f023 0301 	bic.w	r3, r3, #1
 800715a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	3308      	adds	r3, #8
 8007162:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007164:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007166:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007168:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800716a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800716c:	e841 2300 	strex	r3, r2, [r1]
 8007170:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007174:	2b00      	cmp	r3, #0
 8007176:	d1e5      	bne.n	8007144 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800717c:	2b01      	cmp	r3, #1
 800717e:	d118      	bne.n	80071b2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	e853 3f00 	ldrex	r3, [r3]
 800718c:	60bb      	str	r3, [r7, #8]
   return(result);
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	f023 0310 	bic.w	r3, r3, #16
 8007194:	647b      	str	r3, [r7, #68]	@ 0x44
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	461a      	mov	r2, r3
 800719c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800719e:	61bb      	str	r3, [r7, #24]
 80071a0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071a2:	6979      	ldr	r1, [r7, #20]
 80071a4:	69ba      	ldr	r2, [r7, #24]
 80071a6:	e841 2300 	strex	r3, r2, [r1]
 80071aa:	613b      	str	r3, [r7, #16]
   return(result);
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d1e6      	bne.n	8007180 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2220      	movs	r2, #32
 80071b6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2200      	movs	r2, #0
 80071be:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	2200      	movs	r2, #0
 80071c4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80071c6:	bf00      	nop
 80071c8:	3754      	adds	r7, #84	@ 0x54
 80071ca:	46bd      	mov	sp, r7
 80071cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d0:	4770      	bx	lr
	...

080071d4 <siprintf>:
 80071d4:	b40e      	push	{r1, r2, r3}
 80071d6:	b510      	push	{r4, lr}
 80071d8:	b09d      	sub	sp, #116	@ 0x74
 80071da:	ab1f      	add	r3, sp, #124	@ 0x7c
 80071dc:	9002      	str	r0, [sp, #8]
 80071de:	9006      	str	r0, [sp, #24]
 80071e0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80071e4:	480a      	ldr	r0, [pc, #40]	@ (8007210 <siprintf+0x3c>)
 80071e6:	9107      	str	r1, [sp, #28]
 80071e8:	9104      	str	r1, [sp, #16]
 80071ea:	490a      	ldr	r1, [pc, #40]	@ (8007214 <siprintf+0x40>)
 80071ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80071f0:	9105      	str	r1, [sp, #20]
 80071f2:	2400      	movs	r4, #0
 80071f4:	a902      	add	r1, sp, #8
 80071f6:	6800      	ldr	r0, [r0, #0]
 80071f8:	9301      	str	r3, [sp, #4]
 80071fa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80071fc:	f000 f994 	bl	8007528 <_svfiprintf_r>
 8007200:	9b02      	ldr	r3, [sp, #8]
 8007202:	701c      	strb	r4, [r3, #0]
 8007204:	b01d      	add	sp, #116	@ 0x74
 8007206:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800720a:	b003      	add	sp, #12
 800720c:	4770      	bx	lr
 800720e:	bf00      	nop
 8007210:	2000001c 	.word	0x2000001c
 8007214:	ffff0208 	.word	0xffff0208

08007218 <memset>:
 8007218:	4402      	add	r2, r0
 800721a:	4603      	mov	r3, r0
 800721c:	4293      	cmp	r3, r2
 800721e:	d100      	bne.n	8007222 <memset+0xa>
 8007220:	4770      	bx	lr
 8007222:	f803 1b01 	strb.w	r1, [r3], #1
 8007226:	e7f9      	b.n	800721c <memset+0x4>

08007228 <__errno>:
 8007228:	4b01      	ldr	r3, [pc, #4]	@ (8007230 <__errno+0x8>)
 800722a:	6818      	ldr	r0, [r3, #0]
 800722c:	4770      	bx	lr
 800722e:	bf00      	nop
 8007230:	2000001c 	.word	0x2000001c

08007234 <__libc_init_array>:
 8007234:	b570      	push	{r4, r5, r6, lr}
 8007236:	4d0d      	ldr	r5, [pc, #52]	@ (800726c <__libc_init_array+0x38>)
 8007238:	4c0d      	ldr	r4, [pc, #52]	@ (8007270 <__libc_init_array+0x3c>)
 800723a:	1b64      	subs	r4, r4, r5
 800723c:	10a4      	asrs	r4, r4, #2
 800723e:	2600      	movs	r6, #0
 8007240:	42a6      	cmp	r6, r4
 8007242:	d109      	bne.n	8007258 <__libc_init_array+0x24>
 8007244:	4d0b      	ldr	r5, [pc, #44]	@ (8007274 <__libc_init_array+0x40>)
 8007246:	4c0c      	ldr	r4, [pc, #48]	@ (8007278 <__libc_init_array+0x44>)
 8007248:	f000 fc64 	bl	8007b14 <_init>
 800724c:	1b64      	subs	r4, r4, r5
 800724e:	10a4      	asrs	r4, r4, #2
 8007250:	2600      	movs	r6, #0
 8007252:	42a6      	cmp	r6, r4
 8007254:	d105      	bne.n	8007262 <__libc_init_array+0x2e>
 8007256:	bd70      	pop	{r4, r5, r6, pc}
 8007258:	f855 3b04 	ldr.w	r3, [r5], #4
 800725c:	4798      	blx	r3
 800725e:	3601      	adds	r6, #1
 8007260:	e7ee      	b.n	8007240 <__libc_init_array+0xc>
 8007262:	f855 3b04 	ldr.w	r3, [r5], #4
 8007266:	4798      	blx	r3
 8007268:	3601      	adds	r6, #1
 800726a:	e7f2      	b.n	8007252 <__libc_init_array+0x1e>
 800726c:	08007bd0 	.word	0x08007bd0
 8007270:	08007bd0 	.word	0x08007bd0
 8007274:	08007bd0 	.word	0x08007bd0
 8007278:	08007bd4 	.word	0x08007bd4

0800727c <__retarget_lock_acquire_recursive>:
 800727c:	4770      	bx	lr

0800727e <__retarget_lock_release_recursive>:
 800727e:	4770      	bx	lr

08007280 <_free_r>:
 8007280:	b538      	push	{r3, r4, r5, lr}
 8007282:	4605      	mov	r5, r0
 8007284:	2900      	cmp	r1, #0
 8007286:	d041      	beq.n	800730c <_free_r+0x8c>
 8007288:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800728c:	1f0c      	subs	r4, r1, #4
 800728e:	2b00      	cmp	r3, #0
 8007290:	bfb8      	it	lt
 8007292:	18e4      	addlt	r4, r4, r3
 8007294:	f000 f8e0 	bl	8007458 <__malloc_lock>
 8007298:	4a1d      	ldr	r2, [pc, #116]	@ (8007310 <_free_r+0x90>)
 800729a:	6813      	ldr	r3, [r2, #0]
 800729c:	b933      	cbnz	r3, 80072ac <_free_r+0x2c>
 800729e:	6063      	str	r3, [r4, #4]
 80072a0:	6014      	str	r4, [r2, #0]
 80072a2:	4628      	mov	r0, r5
 80072a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072a8:	f000 b8dc 	b.w	8007464 <__malloc_unlock>
 80072ac:	42a3      	cmp	r3, r4
 80072ae:	d908      	bls.n	80072c2 <_free_r+0x42>
 80072b0:	6820      	ldr	r0, [r4, #0]
 80072b2:	1821      	adds	r1, r4, r0
 80072b4:	428b      	cmp	r3, r1
 80072b6:	bf01      	itttt	eq
 80072b8:	6819      	ldreq	r1, [r3, #0]
 80072ba:	685b      	ldreq	r3, [r3, #4]
 80072bc:	1809      	addeq	r1, r1, r0
 80072be:	6021      	streq	r1, [r4, #0]
 80072c0:	e7ed      	b.n	800729e <_free_r+0x1e>
 80072c2:	461a      	mov	r2, r3
 80072c4:	685b      	ldr	r3, [r3, #4]
 80072c6:	b10b      	cbz	r3, 80072cc <_free_r+0x4c>
 80072c8:	42a3      	cmp	r3, r4
 80072ca:	d9fa      	bls.n	80072c2 <_free_r+0x42>
 80072cc:	6811      	ldr	r1, [r2, #0]
 80072ce:	1850      	adds	r0, r2, r1
 80072d0:	42a0      	cmp	r0, r4
 80072d2:	d10b      	bne.n	80072ec <_free_r+0x6c>
 80072d4:	6820      	ldr	r0, [r4, #0]
 80072d6:	4401      	add	r1, r0
 80072d8:	1850      	adds	r0, r2, r1
 80072da:	4283      	cmp	r3, r0
 80072dc:	6011      	str	r1, [r2, #0]
 80072de:	d1e0      	bne.n	80072a2 <_free_r+0x22>
 80072e0:	6818      	ldr	r0, [r3, #0]
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	6053      	str	r3, [r2, #4]
 80072e6:	4408      	add	r0, r1
 80072e8:	6010      	str	r0, [r2, #0]
 80072ea:	e7da      	b.n	80072a2 <_free_r+0x22>
 80072ec:	d902      	bls.n	80072f4 <_free_r+0x74>
 80072ee:	230c      	movs	r3, #12
 80072f0:	602b      	str	r3, [r5, #0]
 80072f2:	e7d6      	b.n	80072a2 <_free_r+0x22>
 80072f4:	6820      	ldr	r0, [r4, #0]
 80072f6:	1821      	adds	r1, r4, r0
 80072f8:	428b      	cmp	r3, r1
 80072fa:	bf04      	itt	eq
 80072fc:	6819      	ldreq	r1, [r3, #0]
 80072fe:	685b      	ldreq	r3, [r3, #4]
 8007300:	6063      	str	r3, [r4, #4]
 8007302:	bf04      	itt	eq
 8007304:	1809      	addeq	r1, r1, r0
 8007306:	6021      	streq	r1, [r4, #0]
 8007308:	6054      	str	r4, [r2, #4]
 800730a:	e7ca      	b.n	80072a2 <_free_r+0x22>
 800730c:	bd38      	pop	{r3, r4, r5, pc}
 800730e:	bf00      	nop
 8007310:	20000374 	.word	0x20000374

08007314 <sbrk_aligned>:
 8007314:	b570      	push	{r4, r5, r6, lr}
 8007316:	4e0f      	ldr	r6, [pc, #60]	@ (8007354 <sbrk_aligned+0x40>)
 8007318:	460c      	mov	r4, r1
 800731a:	6831      	ldr	r1, [r6, #0]
 800731c:	4605      	mov	r5, r0
 800731e:	b911      	cbnz	r1, 8007326 <sbrk_aligned+0x12>
 8007320:	f000 fba4 	bl	8007a6c <_sbrk_r>
 8007324:	6030      	str	r0, [r6, #0]
 8007326:	4621      	mov	r1, r4
 8007328:	4628      	mov	r0, r5
 800732a:	f000 fb9f 	bl	8007a6c <_sbrk_r>
 800732e:	1c43      	adds	r3, r0, #1
 8007330:	d103      	bne.n	800733a <sbrk_aligned+0x26>
 8007332:	f04f 34ff 	mov.w	r4, #4294967295
 8007336:	4620      	mov	r0, r4
 8007338:	bd70      	pop	{r4, r5, r6, pc}
 800733a:	1cc4      	adds	r4, r0, #3
 800733c:	f024 0403 	bic.w	r4, r4, #3
 8007340:	42a0      	cmp	r0, r4
 8007342:	d0f8      	beq.n	8007336 <sbrk_aligned+0x22>
 8007344:	1a21      	subs	r1, r4, r0
 8007346:	4628      	mov	r0, r5
 8007348:	f000 fb90 	bl	8007a6c <_sbrk_r>
 800734c:	3001      	adds	r0, #1
 800734e:	d1f2      	bne.n	8007336 <sbrk_aligned+0x22>
 8007350:	e7ef      	b.n	8007332 <sbrk_aligned+0x1e>
 8007352:	bf00      	nop
 8007354:	20000370 	.word	0x20000370

08007358 <_malloc_r>:
 8007358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800735c:	1ccd      	adds	r5, r1, #3
 800735e:	f025 0503 	bic.w	r5, r5, #3
 8007362:	3508      	adds	r5, #8
 8007364:	2d0c      	cmp	r5, #12
 8007366:	bf38      	it	cc
 8007368:	250c      	movcc	r5, #12
 800736a:	2d00      	cmp	r5, #0
 800736c:	4606      	mov	r6, r0
 800736e:	db01      	blt.n	8007374 <_malloc_r+0x1c>
 8007370:	42a9      	cmp	r1, r5
 8007372:	d904      	bls.n	800737e <_malloc_r+0x26>
 8007374:	230c      	movs	r3, #12
 8007376:	6033      	str	r3, [r6, #0]
 8007378:	2000      	movs	r0, #0
 800737a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800737e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007454 <_malloc_r+0xfc>
 8007382:	f000 f869 	bl	8007458 <__malloc_lock>
 8007386:	f8d8 3000 	ldr.w	r3, [r8]
 800738a:	461c      	mov	r4, r3
 800738c:	bb44      	cbnz	r4, 80073e0 <_malloc_r+0x88>
 800738e:	4629      	mov	r1, r5
 8007390:	4630      	mov	r0, r6
 8007392:	f7ff ffbf 	bl	8007314 <sbrk_aligned>
 8007396:	1c43      	adds	r3, r0, #1
 8007398:	4604      	mov	r4, r0
 800739a:	d158      	bne.n	800744e <_malloc_r+0xf6>
 800739c:	f8d8 4000 	ldr.w	r4, [r8]
 80073a0:	4627      	mov	r7, r4
 80073a2:	2f00      	cmp	r7, #0
 80073a4:	d143      	bne.n	800742e <_malloc_r+0xd6>
 80073a6:	2c00      	cmp	r4, #0
 80073a8:	d04b      	beq.n	8007442 <_malloc_r+0xea>
 80073aa:	6823      	ldr	r3, [r4, #0]
 80073ac:	4639      	mov	r1, r7
 80073ae:	4630      	mov	r0, r6
 80073b0:	eb04 0903 	add.w	r9, r4, r3
 80073b4:	f000 fb5a 	bl	8007a6c <_sbrk_r>
 80073b8:	4581      	cmp	r9, r0
 80073ba:	d142      	bne.n	8007442 <_malloc_r+0xea>
 80073bc:	6821      	ldr	r1, [r4, #0]
 80073be:	1a6d      	subs	r5, r5, r1
 80073c0:	4629      	mov	r1, r5
 80073c2:	4630      	mov	r0, r6
 80073c4:	f7ff ffa6 	bl	8007314 <sbrk_aligned>
 80073c8:	3001      	adds	r0, #1
 80073ca:	d03a      	beq.n	8007442 <_malloc_r+0xea>
 80073cc:	6823      	ldr	r3, [r4, #0]
 80073ce:	442b      	add	r3, r5
 80073d0:	6023      	str	r3, [r4, #0]
 80073d2:	f8d8 3000 	ldr.w	r3, [r8]
 80073d6:	685a      	ldr	r2, [r3, #4]
 80073d8:	bb62      	cbnz	r2, 8007434 <_malloc_r+0xdc>
 80073da:	f8c8 7000 	str.w	r7, [r8]
 80073de:	e00f      	b.n	8007400 <_malloc_r+0xa8>
 80073e0:	6822      	ldr	r2, [r4, #0]
 80073e2:	1b52      	subs	r2, r2, r5
 80073e4:	d420      	bmi.n	8007428 <_malloc_r+0xd0>
 80073e6:	2a0b      	cmp	r2, #11
 80073e8:	d917      	bls.n	800741a <_malloc_r+0xc2>
 80073ea:	1961      	adds	r1, r4, r5
 80073ec:	42a3      	cmp	r3, r4
 80073ee:	6025      	str	r5, [r4, #0]
 80073f0:	bf18      	it	ne
 80073f2:	6059      	strne	r1, [r3, #4]
 80073f4:	6863      	ldr	r3, [r4, #4]
 80073f6:	bf08      	it	eq
 80073f8:	f8c8 1000 	streq.w	r1, [r8]
 80073fc:	5162      	str	r2, [r4, r5]
 80073fe:	604b      	str	r3, [r1, #4]
 8007400:	4630      	mov	r0, r6
 8007402:	f000 f82f 	bl	8007464 <__malloc_unlock>
 8007406:	f104 000b 	add.w	r0, r4, #11
 800740a:	1d23      	adds	r3, r4, #4
 800740c:	f020 0007 	bic.w	r0, r0, #7
 8007410:	1ac2      	subs	r2, r0, r3
 8007412:	bf1c      	itt	ne
 8007414:	1a1b      	subne	r3, r3, r0
 8007416:	50a3      	strne	r3, [r4, r2]
 8007418:	e7af      	b.n	800737a <_malloc_r+0x22>
 800741a:	6862      	ldr	r2, [r4, #4]
 800741c:	42a3      	cmp	r3, r4
 800741e:	bf0c      	ite	eq
 8007420:	f8c8 2000 	streq.w	r2, [r8]
 8007424:	605a      	strne	r2, [r3, #4]
 8007426:	e7eb      	b.n	8007400 <_malloc_r+0xa8>
 8007428:	4623      	mov	r3, r4
 800742a:	6864      	ldr	r4, [r4, #4]
 800742c:	e7ae      	b.n	800738c <_malloc_r+0x34>
 800742e:	463c      	mov	r4, r7
 8007430:	687f      	ldr	r7, [r7, #4]
 8007432:	e7b6      	b.n	80073a2 <_malloc_r+0x4a>
 8007434:	461a      	mov	r2, r3
 8007436:	685b      	ldr	r3, [r3, #4]
 8007438:	42a3      	cmp	r3, r4
 800743a:	d1fb      	bne.n	8007434 <_malloc_r+0xdc>
 800743c:	2300      	movs	r3, #0
 800743e:	6053      	str	r3, [r2, #4]
 8007440:	e7de      	b.n	8007400 <_malloc_r+0xa8>
 8007442:	230c      	movs	r3, #12
 8007444:	6033      	str	r3, [r6, #0]
 8007446:	4630      	mov	r0, r6
 8007448:	f000 f80c 	bl	8007464 <__malloc_unlock>
 800744c:	e794      	b.n	8007378 <_malloc_r+0x20>
 800744e:	6005      	str	r5, [r0, #0]
 8007450:	e7d6      	b.n	8007400 <_malloc_r+0xa8>
 8007452:	bf00      	nop
 8007454:	20000374 	.word	0x20000374

08007458 <__malloc_lock>:
 8007458:	4801      	ldr	r0, [pc, #4]	@ (8007460 <__malloc_lock+0x8>)
 800745a:	f7ff bf0f 	b.w	800727c <__retarget_lock_acquire_recursive>
 800745e:	bf00      	nop
 8007460:	2000036c 	.word	0x2000036c

08007464 <__malloc_unlock>:
 8007464:	4801      	ldr	r0, [pc, #4]	@ (800746c <__malloc_unlock+0x8>)
 8007466:	f7ff bf0a 	b.w	800727e <__retarget_lock_release_recursive>
 800746a:	bf00      	nop
 800746c:	2000036c 	.word	0x2000036c

08007470 <__ssputs_r>:
 8007470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007474:	688e      	ldr	r6, [r1, #8]
 8007476:	461f      	mov	r7, r3
 8007478:	42be      	cmp	r6, r7
 800747a:	680b      	ldr	r3, [r1, #0]
 800747c:	4682      	mov	sl, r0
 800747e:	460c      	mov	r4, r1
 8007480:	4690      	mov	r8, r2
 8007482:	d82d      	bhi.n	80074e0 <__ssputs_r+0x70>
 8007484:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007488:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800748c:	d026      	beq.n	80074dc <__ssputs_r+0x6c>
 800748e:	6965      	ldr	r5, [r4, #20]
 8007490:	6909      	ldr	r1, [r1, #16]
 8007492:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007496:	eba3 0901 	sub.w	r9, r3, r1
 800749a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800749e:	1c7b      	adds	r3, r7, #1
 80074a0:	444b      	add	r3, r9
 80074a2:	106d      	asrs	r5, r5, #1
 80074a4:	429d      	cmp	r5, r3
 80074a6:	bf38      	it	cc
 80074a8:	461d      	movcc	r5, r3
 80074aa:	0553      	lsls	r3, r2, #21
 80074ac:	d527      	bpl.n	80074fe <__ssputs_r+0x8e>
 80074ae:	4629      	mov	r1, r5
 80074b0:	f7ff ff52 	bl	8007358 <_malloc_r>
 80074b4:	4606      	mov	r6, r0
 80074b6:	b360      	cbz	r0, 8007512 <__ssputs_r+0xa2>
 80074b8:	6921      	ldr	r1, [r4, #16]
 80074ba:	464a      	mov	r2, r9
 80074bc:	f000 fae6 	bl	8007a8c <memcpy>
 80074c0:	89a3      	ldrh	r3, [r4, #12]
 80074c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80074c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074ca:	81a3      	strh	r3, [r4, #12]
 80074cc:	6126      	str	r6, [r4, #16]
 80074ce:	6165      	str	r5, [r4, #20]
 80074d0:	444e      	add	r6, r9
 80074d2:	eba5 0509 	sub.w	r5, r5, r9
 80074d6:	6026      	str	r6, [r4, #0]
 80074d8:	60a5      	str	r5, [r4, #8]
 80074da:	463e      	mov	r6, r7
 80074dc:	42be      	cmp	r6, r7
 80074de:	d900      	bls.n	80074e2 <__ssputs_r+0x72>
 80074e0:	463e      	mov	r6, r7
 80074e2:	6820      	ldr	r0, [r4, #0]
 80074e4:	4632      	mov	r2, r6
 80074e6:	4641      	mov	r1, r8
 80074e8:	f000 faa6 	bl	8007a38 <memmove>
 80074ec:	68a3      	ldr	r3, [r4, #8]
 80074ee:	1b9b      	subs	r3, r3, r6
 80074f0:	60a3      	str	r3, [r4, #8]
 80074f2:	6823      	ldr	r3, [r4, #0]
 80074f4:	4433      	add	r3, r6
 80074f6:	6023      	str	r3, [r4, #0]
 80074f8:	2000      	movs	r0, #0
 80074fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074fe:	462a      	mov	r2, r5
 8007500:	f000 fad2 	bl	8007aa8 <_realloc_r>
 8007504:	4606      	mov	r6, r0
 8007506:	2800      	cmp	r0, #0
 8007508:	d1e0      	bne.n	80074cc <__ssputs_r+0x5c>
 800750a:	6921      	ldr	r1, [r4, #16]
 800750c:	4650      	mov	r0, sl
 800750e:	f7ff feb7 	bl	8007280 <_free_r>
 8007512:	230c      	movs	r3, #12
 8007514:	f8ca 3000 	str.w	r3, [sl]
 8007518:	89a3      	ldrh	r3, [r4, #12]
 800751a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800751e:	81a3      	strh	r3, [r4, #12]
 8007520:	f04f 30ff 	mov.w	r0, #4294967295
 8007524:	e7e9      	b.n	80074fa <__ssputs_r+0x8a>
	...

08007528 <_svfiprintf_r>:
 8007528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800752c:	4698      	mov	r8, r3
 800752e:	898b      	ldrh	r3, [r1, #12]
 8007530:	061b      	lsls	r3, r3, #24
 8007532:	b09d      	sub	sp, #116	@ 0x74
 8007534:	4607      	mov	r7, r0
 8007536:	460d      	mov	r5, r1
 8007538:	4614      	mov	r4, r2
 800753a:	d510      	bpl.n	800755e <_svfiprintf_r+0x36>
 800753c:	690b      	ldr	r3, [r1, #16]
 800753e:	b973      	cbnz	r3, 800755e <_svfiprintf_r+0x36>
 8007540:	2140      	movs	r1, #64	@ 0x40
 8007542:	f7ff ff09 	bl	8007358 <_malloc_r>
 8007546:	6028      	str	r0, [r5, #0]
 8007548:	6128      	str	r0, [r5, #16]
 800754a:	b930      	cbnz	r0, 800755a <_svfiprintf_r+0x32>
 800754c:	230c      	movs	r3, #12
 800754e:	603b      	str	r3, [r7, #0]
 8007550:	f04f 30ff 	mov.w	r0, #4294967295
 8007554:	b01d      	add	sp, #116	@ 0x74
 8007556:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800755a:	2340      	movs	r3, #64	@ 0x40
 800755c:	616b      	str	r3, [r5, #20]
 800755e:	2300      	movs	r3, #0
 8007560:	9309      	str	r3, [sp, #36]	@ 0x24
 8007562:	2320      	movs	r3, #32
 8007564:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007568:	f8cd 800c 	str.w	r8, [sp, #12]
 800756c:	2330      	movs	r3, #48	@ 0x30
 800756e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800770c <_svfiprintf_r+0x1e4>
 8007572:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007576:	f04f 0901 	mov.w	r9, #1
 800757a:	4623      	mov	r3, r4
 800757c:	469a      	mov	sl, r3
 800757e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007582:	b10a      	cbz	r2, 8007588 <_svfiprintf_r+0x60>
 8007584:	2a25      	cmp	r2, #37	@ 0x25
 8007586:	d1f9      	bne.n	800757c <_svfiprintf_r+0x54>
 8007588:	ebba 0b04 	subs.w	fp, sl, r4
 800758c:	d00b      	beq.n	80075a6 <_svfiprintf_r+0x7e>
 800758e:	465b      	mov	r3, fp
 8007590:	4622      	mov	r2, r4
 8007592:	4629      	mov	r1, r5
 8007594:	4638      	mov	r0, r7
 8007596:	f7ff ff6b 	bl	8007470 <__ssputs_r>
 800759a:	3001      	adds	r0, #1
 800759c:	f000 80a7 	beq.w	80076ee <_svfiprintf_r+0x1c6>
 80075a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075a2:	445a      	add	r2, fp
 80075a4:	9209      	str	r2, [sp, #36]	@ 0x24
 80075a6:	f89a 3000 	ldrb.w	r3, [sl]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	f000 809f 	beq.w	80076ee <_svfiprintf_r+0x1c6>
 80075b0:	2300      	movs	r3, #0
 80075b2:	f04f 32ff 	mov.w	r2, #4294967295
 80075b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075ba:	f10a 0a01 	add.w	sl, sl, #1
 80075be:	9304      	str	r3, [sp, #16]
 80075c0:	9307      	str	r3, [sp, #28]
 80075c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80075c6:	931a      	str	r3, [sp, #104]	@ 0x68
 80075c8:	4654      	mov	r4, sl
 80075ca:	2205      	movs	r2, #5
 80075cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075d0:	484e      	ldr	r0, [pc, #312]	@ (800770c <_svfiprintf_r+0x1e4>)
 80075d2:	f7f8 fdfd 	bl	80001d0 <memchr>
 80075d6:	9a04      	ldr	r2, [sp, #16]
 80075d8:	b9d8      	cbnz	r0, 8007612 <_svfiprintf_r+0xea>
 80075da:	06d0      	lsls	r0, r2, #27
 80075dc:	bf44      	itt	mi
 80075de:	2320      	movmi	r3, #32
 80075e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075e4:	0711      	lsls	r1, r2, #28
 80075e6:	bf44      	itt	mi
 80075e8:	232b      	movmi	r3, #43	@ 0x2b
 80075ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075ee:	f89a 3000 	ldrb.w	r3, [sl]
 80075f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80075f4:	d015      	beq.n	8007622 <_svfiprintf_r+0xfa>
 80075f6:	9a07      	ldr	r2, [sp, #28]
 80075f8:	4654      	mov	r4, sl
 80075fa:	2000      	movs	r0, #0
 80075fc:	f04f 0c0a 	mov.w	ip, #10
 8007600:	4621      	mov	r1, r4
 8007602:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007606:	3b30      	subs	r3, #48	@ 0x30
 8007608:	2b09      	cmp	r3, #9
 800760a:	d94b      	bls.n	80076a4 <_svfiprintf_r+0x17c>
 800760c:	b1b0      	cbz	r0, 800763c <_svfiprintf_r+0x114>
 800760e:	9207      	str	r2, [sp, #28]
 8007610:	e014      	b.n	800763c <_svfiprintf_r+0x114>
 8007612:	eba0 0308 	sub.w	r3, r0, r8
 8007616:	fa09 f303 	lsl.w	r3, r9, r3
 800761a:	4313      	orrs	r3, r2
 800761c:	9304      	str	r3, [sp, #16]
 800761e:	46a2      	mov	sl, r4
 8007620:	e7d2      	b.n	80075c8 <_svfiprintf_r+0xa0>
 8007622:	9b03      	ldr	r3, [sp, #12]
 8007624:	1d19      	adds	r1, r3, #4
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	9103      	str	r1, [sp, #12]
 800762a:	2b00      	cmp	r3, #0
 800762c:	bfbb      	ittet	lt
 800762e:	425b      	neglt	r3, r3
 8007630:	f042 0202 	orrlt.w	r2, r2, #2
 8007634:	9307      	strge	r3, [sp, #28]
 8007636:	9307      	strlt	r3, [sp, #28]
 8007638:	bfb8      	it	lt
 800763a:	9204      	strlt	r2, [sp, #16]
 800763c:	7823      	ldrb	r3, [r4, #0]
 800763e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007640:	d10a      	bne.n	8007658 <_svfiprintf_r+0x130>
 8007642:	7863      	ldrb	r3, [r4, #1]
 8007644:	2b2a      	cmp	r3, #42	@ 0x2a
 8007646:	d132      	bne.n	80076ae <_svfiprintf_r+0x186>
 8007648:	9b03      	ldr	r3, [sp, #12]
 800764a:	1d1a      	adds	r2, r3, #4
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	9203      	str	r2, [sp, #12]
 8007650:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007654:	3402      	adds	r4, #2
 8007656:	9305      	str	r3, [sp, #20]
 8007658:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800771c <_svfiprintf_r+0x1f4>
 800765c:	7821      	ldrb	r1, [r4, #0]
 800765e:	2203      	movs	r2, #3
 8007660:	4650      	mov	r0, sl
 8007662:	f7f8 fdb5 	bl	80001d0 <memchr>
 8007666:	b138      	cbz	r0, 8007678 <_svfiprintf_r+0x150>
 8007668:	9b04      	ldr	r3, [sp, #16]
 800766a:	eba0 000a 	sub.w	r0, r0, sl
 800766e:	2240      	movs	r2, #64	@ 0x40
 8007670:	4082      	lsls	r2, r0
 8007672:	4313      	orrs	r3, r2
 8007674:	3401      	adds	r4, #1
 8007676:	9304      	str	r3, [sp, #16]
 8007678:	f814 1b01 	ldrb.w	r1, [r4], #1
 800767c:	4824      	ldr	r0, [pc, #144]	@ (8007710 <_svfiprintf_r+0x1e8>)
 800767e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007682:	2206      	movs	r2, #6
 8007684:	f7f8 fda4 	bl	80001d0 <memchr>
 8007688:	2800      	cmp	r0, #0
 800768a:	d036      	beq.n	80076fa <_svfiprintf_r+0x1d2>
 800768c:	4b21      	ldr	r3, [pc, #132]	@ (8007714 <_svfiprintf_r+0x1ec>)
 800768e:	bb1b      	cbnz	r3, 80076d8 <_svfiprintf_r+0x1b0>
 8007690:	9b03      	ldr	r3, [sp, #12]
 8007692:	3307      	adds	r3, #7
 8007694:	f023 0307 	bic.w	r3, r3, #7
 8007698:	3308      	adds	r3, #8
 800769a:	9303      	str	r3, [sp, #12]
 800769c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800769e:	4433      	add	r3, r6
 80076a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80076a2:	e76a      	b.n	800757a <_svfiprintf_r+0x52>
 80076a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80076a8:	460c      	mov	r4, r1
 80076aa:	2001      	movs	r0, #1
 80076ac:	e7a8      	b.n	8007600 <_svfiprintf_r+0xd8>
 80076ae:	2300      	movs	r3, #0
 80076b0:	3401      	adds	r4, #1
 80076b2:	9305      	str	r3, [sp, #20]
 80076b4:	4619      	mov	r1, r3
 80076b6:	f04f 0c0a 	mov.w	ip, #10
 80076ba:	4620      	mov	r0, r4
 80076bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076c0:	3a30      	subs	r2, #48	@ 0x30
 80076c2:	2a09      	cmp	r2, #9
 80076c4:	d903      	bls.n	80076ce <_svfiprintf_r+0x1a6>
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d0c6      	beq.n	8007658 <_svfiprintf_r+0x130>
 80076ca:	9105      	str	r1, [sp, #20]
 80076cc:	e7c4      	b.n	8007658 <_svfiprintf_r+0x130>
 80076ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80076d2:	4604      	mov	r4, r0
 80076d4:	2301      	movs	r3, #1
 80076d6:	e7f0      	b.n	80076ba <_svfiprintf_r+0x192>
 80076d8:	ab03      	add	r3, sp, #12
 80076da:	9300      	str	r3, [sp, #0]
 80076dc:	462a      	mov	r2, r5
 80076de:	4b0e      	ldr	r3, [pc, #56]	@ (8007718 <_svfiprintf_r+0x1f0>)
 80076e0:	a904      	add	r1, sp, #16
 80076e2:	4638      	mov	r0, r7
 80076e4:	f3af 8000 	nop.w
 80076e8:	1c42      	adds	r2, r0, #1
 80076ea:	4606      	mov	r6, r0
 80076ec:	d1d6      	bne.n	800769c <_svfiprintf_r+0x174>
 80076ee:	89ab      	ldrh	r3, [r5, #12]
 80076f0:	065b      	lsls	r3, r3, #25
 80076f2:	f53f af2d 	bmi.w	8007550 <_svfiprintf_r+0x28>
 80076f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076f8:	e72c      	b.n	8007554 <_svfiprintf_r+0x2c>
 80076fa:	ab03      	add	r3, sp, #12
 80076fc:	9300      	str	r3, [sp, #0]
 80076fe:	462a      	mov	r2, r5
 8007700:	4b05      	ldr	r3, [pc, #20]	@ (8007718 <_svfiprintf_r+0x1f0>)
 8007702:	a904      	add	r1, sp, #16
 8007704:	4638      	mov	r0, r7
 8007706:	f000 f879 	bl	80077fc <_printf_i>
 800770a:	e7ed      	b.n	80076e8 <_svfiprintf_r+0x1c0>
 800770c:	08007b94 	.word	0x08007b94
 8007710:	08007b9e 	.word	0x08007b9e
 8007714:	00000000 	.word	0x00000000
 8007718:	08007471 	.word	0x08007471
 800771c:	08007b9a 	.word	0x08007b9a

08007720 <_printf_common>:
 8007720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007724:	4616      	mov	r6, r2
 8007726:	4698      	mov	r8, r3
 8007728:	688a      	ldr	r2, [r1, #8]
 800772a:	690b      	ldr	r3, [r1, #16]
 800772c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007730:	4293      	cmp	r3, r2
 8007732:	bfb8      	it	lt
 8007734:	4613      	movlt	r3, r2
 8007736:	6033      	str	r3, [r6, #0]
 8007738:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800773c:	4607      	mov	r7, r0
 800773e:	460c      	mov	r4, r1
 8007740:	b10a      	cbz	r2, 8007746 <_printf_common+0x26>
 8007742:	3301      	adds	r3, #1
 8007744:	6033      	str	r3, [r6, #0]
 8007746:	6823      	ldr	r3, [r4, #0]
 8007748:	0699      	lsls	r1, r3, #26
 800774a:	bf42      	ittt	mi
 800774c:	6833      	ldrmi	r3, [r6, #0]
 800774e:	3302      	addmi	r3, #2
 8007750:	6033      	strmi	r3, [r6, #0]
 8007752:	6825      	ldr	r5, [r4, #0]
 8007754:	f015 0506 	ands.w	r5, r5, #6
 8007758:	d106      	bne.n	8007768 <_printf_common+0x48>
 800775a:	f104 0a19 	add.w	sl, r4, #25
 800775e:	68e3      	ldr	r3, [r4, #12]
 8007760:	6832      	ldr	r2, [r6, #0]
 8007762:	1a9b      	subs	r3, r3, r2
 8007764:	42ab      	cmp	r3, r5
 8007766:	dc26      	bgt.n	80077b6 <_printf_common+0x96>
 8007768:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800776c:	6822      	ldr	r2, [r4, #0]
 800776e:	3b00      	subs	r3, #0
 8007770:	bf18      	it	ne
 8007772:	2301      	movne	r3, #1
 8007774:	0692      	lsls	r2, r2, #26
 8007776:	d42b      	bmi.n	80077d0 <_printf_common+0xb0>
 8007778:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800777c:	4641      	mov	r1, r8
 800777e:	4638      	mov	r0, r7
 8007780:	47c8      	blx	r9
 8007782:	3001      	adds	r0, #1
 8007784:	d01e      	beq.n	80077c4 <_printf_common+0xa4>
 8007786:	6823      	ldr	r3, [r4, #0]
 8007788:	6922      	ldr	r2, [r4, #16]
 800778a:	f003 0306 	and.w	r3, r3, #6
 800778e:	2b04      	cmp	r3, #4
 8007790:	bf02      	ittt	eq
 8007792:	68e5      	ldreq	r5, [r4, #12]
 8007794:	6833      	ldreq	r3, [r6, #0]
 8007796:	1aed      	subeq	r5, r5, r3
 8007798:	68a3      	ldr	r3, [r4, #8]
 800779a:	bf0c      	ite	eq
 800779c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80077a0:	2500      	movne	r5, #0
 80077a2:	4293      	cmp	r3, r2
 80077a4:	bfc4      	itt	gt
 80077a6:	1a9b      	subgt	r3, r3, r2
 80077a8:	18ed      	addgt	r5, r5, r3
 80077aa:	2600      	movs	r6, #0
 80077ac:	341a      	adds	r4, #26
 80077ae:	42b5      	cmp	r5, r6
 80077b0:	d11a      	bne.n	80077e8 <_printf_common+0xc8>
 80077b2:	2000      	movs	r0, #0
 80077b4:	e008      	b.n	80077c8 <_printf_common+0xa8>
 80077b6:	2301      	movs	r3, #1
 80077b8:	4652      	mov	r2, sl
 80077ba:	4641      	mov	r1, r8
 80077bc:	4638      	mov	r0, r7
 80077be:	47c8      	blx	r9
 80077c0:	3001      	adds	r0, #1
 80077c2:	d103      	bne.n	80077cc <_printf_common+0xac>
 80077c4:	f04f 30ff 	mov.w	r0, #4294967295
 80077c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077cc:	3501      	adds	r5, #1
 80077ce:	e7c6      	b.n	800775e <_printf_common+0x3e>
 80077d0:	18e1      	adds	r1, r4, r3
 80077d2:	1c5a      	adds	r2, r3, #1
 80077d4:	2030      	movs	r0, #48	@ 0x30
 80077d6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80077da:	4422      	add	r2, r4
 80077dc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80077e0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80077e4:	3302      	adds	r3, #2
 80077e6:	e7c7      	b.n	8007778 <_printf_common+0x58>
 80077e8:	2301      	movs	r3, #1
 80077ea:	4622      	mov	r2, r4
 80077ec:	4641      	mov	r1, r8
 80077ee:	4638      	mov	r0, r7
 80077f0:	47c8      	blx	r9
 80077f2:	3001      	adds	r0, #1
 80077f4:	d0e6      	beq.n	80077c4 <_printf_common+0xa4>
 80077f6:	3601      	adds	r6, #1
 80077f8:	e7d9      	b.n	80077ae <_printf_common+0x8e>
	...

080077fc <_printf_i>:
 80077fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007800:	7e0f      	ldrb	r7, [r1, #24]
 8007802:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007804:	2f78      	cmp	r7, #120	@ 0x78
 8007806:	4691      	mov	r9, r2
 8007808:	4680      	mov	r8, r0
 800780a:	460c      	mov	r4, r1
 800780c:	469a      	mov	sl, r3
 800780e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007812:	d807      	bhi.n	8007824 <_printf_i+0x28>
 8007814:	2f62      	cmp	r7, #98	@ 0x62
 8007816:	d80a      	bhi.n	800782e <_printf_i+0x32>
 8007818:	2f00      	cmp	r7, #0
 800781a:	f000 80d1 	beq.w	80079c0 <_printf_i+0x1c4>
 800781e:	2f58      	cmp	r7, #88	@ 0x58
 8007820:	f000 80b8 	beq.w	8007994 <_printf_i+0x198>
 8007824:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007828:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800782c:	e03a      	b.n	80078a4 <_printf_i+0xa8>
 800782e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007832:	2b15      	cmp	r3, #21
 8007834:	d8f6      	bhi.n	8007824 <_printf_i+0x28>
 8007836:	a101      	add	r1, pc, #4	@ (adr r1, 800783c <_printf_i+0x40>)
 8007838:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800783c:	08007895 	.word	0x08007895
 8007840:	080078a9 	.word	0x080078a9
 8007844:	08007825 	.word	0x08007825
 8007848:	08007825 	.word	0x08007825
 800784c:	08007825 	.word	0x08007825
 8007850:	08007825 	.word	0x08007825
 8007854:	080078a9 	.word	0x080078a9
 8007858:	08007825 	.word	0x08007825
 800785c:	08007825 	.word	0x08007825
 8007860:	08007825 	.word	0x08007825
 8007864:	08007825 	.word	0x08007825
 8007868:	080079a7 	.word	0x080079a7
 800786c:	080078d3 	.word	0x080078d3
 8007870:	08007961 	.word	0x08007961
 8007874:	08007825 	.word	0x08007825
 8007878:	08007825 	.word	0x08007825
 800787c:	080079c9 	.word	0x080079c9
 8007880:	08007825 	.word	0x08007825
 8007884:	080078d3 	.word	0x080078d3
 8007888:	08007825 	.word	0x08007825
 800788c:	08007825 	.word	0x08007825
 8007890:	08007969 	.word	0x08007969
 8007894:	6833      	ldr	r3, [r6, #0]
 8007896:	1d1a      	adds	r2, r3, #4
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	6032      	str	r2, [r6, #0]
 800789c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80078a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80078a4:	2301      	movs	r3, #1
 80078a6:	e09c      	b.n	80079e2 <_printf_i+0x1e6>
 80078a8:	6833      	ldr	r3, [r6, #0]
 80078aa:	6820      	ldr	r0, [r4, #0]
 80078ac:	1d19      	adds	r1, r3, #4
 80078ae:	6031      	str	r1, [r6, #0]
 80078b0:	0606      	lsls	r6, r0, #24
 80078b2:	d501      	bpl.n	80078b8 <_printf_i+0xbc>
 80078b4:	681d      	ldr	r5, [r3, #0]
 80078b6:	e003      	b.n	80078c0 <_printf_i+0xc4>
 80078b8:	0645      	lsls	r5, r0, #25
 80078ba:	d5fb      	bpl.n	80078b4 <_printf_i+0xb8>
 80078bc:	f9b3 5000 	ldrsh.w	r5, [r3]
 80078c0:	2d00      	cmp	r5, #0
 80078c2:	da03      	bge.n	80078cc <_printf_i+0xd0>
 80078c4:	232d      	movs	r3, #45	@ 0x2d
 80078c6:	426d      	negs	r5, r5
 80078c8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80078cc:	4858      	ldr	r0, [pc, #352]	@ (8007a30 <_printf_i+0x234>)
 80078ce:	230a      	movs	r3, #10
 80078d0:	e011      	b.n	80078f6 <_printf_i+0xfa>
 80078d2:	6821      	ldr	r1, [r4, #0]
 80078d4:	6833      	ldr	r3, [r6, #0]
 80078d6:	0608      	lsls	r0, r1, #24
 80078d8:	f853 5b04 	ldr.w	r5, [r3], #4
 80078dc:	d402      	bmi.n	80078e4 <_printf_i+0xe8>
 80078de:	0649      	lsls	r1, r1, #25
 80078e0:	bf48      	it	mi
 80078e2:	b2ad      	uxthmi	r5, r5
 80078e4:	2f6f      	cmp	r7, #111	@ 0x6f
 80078e6:	4852      	ldr	r0, [pc, #328]	@ (8007a30 <_printf_i+0x234>)
 80078e8:	6033      	str	r3, [r6, #0]
 80078ea:	bf14      	ite	ne
 80078ec:	230a      	movne	r3, #10
 80078ee:	2308      	moveq	r3, #8
 80078f0:	2100      	movs	r1, #0
 80078f2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80078f6:	6866      	ldr	r6, [r4, #4]
 80078f8:	60a6      	str	r6, [r4, #8]
 80078fa:	2e00      	cmp	r6, #0
 80078fc:	db05      	blt.n	800790a <_printf_i+0x10e>
 80078fe:	6821      	ldr	r1, [r4, #0]
 8007900:	432e      	orrs	r6, r5
 8007902:	f021 0104 	bic.w	r1, r1, #4
 8007906:	6021      	str	r1, [r4, #0]
 8007908:	d04b      	beq.n	80079a2 <_printf_i+0x1a6>
 800790a:	4616      	mov	r6, r2
 800790c:	fbb5 f1f3 	udiv	r1, r5, r3
 8007910:	fb03 5711 	mls	r7, r3, r1, r5
 8007914:	5dc7      	ldrb	r7, [r0, r7]
 8007916:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800791a:	462f      	mov	r7, r5
 800791c:	42bb      	cmp	r3, r7
 800791e:	460d      	mov	r5, r1
 8007920:	d9f4      	bls.n	800790c <_printf_i+0x110>
 8007922:	2b08      	cmp	r3, #8
 8007924:	d10b      	bne.n	800793e <_printf_i+0x142>
 8007926:	6823      	ldr	r3, [r4, #0]
 8007928:	07df      	lsls	r7, r3, #31
 800792a:	d508      	bpl.n	800793e <_printf_i+0x142>
 800792c:	6923      	ldr	r3, [r4, #16]
 800792e:	6861      	ldr	r1, [r4, #4]
 8007930:	4299      	cmp	r1, r3
 8007932:	bfde      	ittt	le
 8007934:	2330      	movle	r3, #48	@ 0x30
 8007936:	f806 3c01 	strble.w	r3, [r6, #-1]
 800793a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800793e:	1b92      	subs	r2, r2, r6
 8007940:	6122      	str	r2, [r4, #16]
 8007942:	f8cd a000 	str.w	sl, [sp]
 8007946:	464b      	mov	r3, r9
 8007948:	aa03      	add	r2, sp, #12
 800794a:	4621      	mov	r1, r4
 800794c:	4640      	mov	r0, r8
 800794e:	f7ff fee7 	bl	8007720 <_printf_common>
 8007952:	3001      	adds	r0, #1
 8007954:	d14a      	bne.n	80079ec <_printf_i+0x1f0>
 8007956:	f04f 30ff 	mov.w	r0, #4294967295
 800795a:	b004      	add	sp, #16
 800795c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007960:	6823      	ldr	r3, [r4, #0]
 8007962:	f043 0320 	orr.w	r3, r3, #32
 8007966:	6023      	str	r3, [r4, #0]
 8007968:	4832      	ldr	r0, [pc, #200]	@ (8007a34 <_printf_i+0x238>)
 800796a:	2778      	movs	r7, #120	@ 0x78
 800796c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007970:	6823      	ldr	r3, [r4, #0]
 8007972:	6831      	ldr	r1, [r6, #0]
 8007974:	061f      	lsls	r7, r3, #24
 8007976:	f851 5b04 	ldr.w	r5, [r1], #4
 800797a:	d402      	bmi.n	8007982 <_printf_i+0x186>
 800797c:	065f      	lsls	r7, r3, #25
 800797e:	bf48      	it	mi
 8007980:	b2ad      	uxthmi	r5, r5
 8007982:	6031      	str	r1, [r6, #0]
 8007984:	07d9      	lsls	r1, r3, #31
 8007986:	bf44      	itt	mi
 8007988:	f043 0320 	orrmi.w	r3, r3, #32
 800798c:	6023      	strmi	r3, [r4, #0]
 800798e:	b11d      	cbz	r5, 8007998 <_printf_i+0x19c>
 8007990:	2310      	movs	r3, #16
 8007992:	e7ad      	b.n	80078f0 <_printf_i+0xf4>
 8007994:	4826      	ldr	r0, [pc, #152]	@ (8007a30 <_printf_i+0x234>)
 8007996:	e7e9      	b.n	800796c <_printf_i+0x170>
 8007998:	6823      	ldr	r3, [r4, #0]
 800799a:	f023 0320 	bic.w	r3, r3, #32
 800799e:	6023      	str	r3, [r4, #0]
 80079a0:	e7f6      	b.n	8007990 <_printf_i+0x194>
 80079a2:	4616      	mov	r6, r2
 80079a4:	e7bd      	b.n	8007922 <_printf_i+0x126>
 80079a6:	6833      	ldr	r3, [r6, #0]
 80079a8:	6825      	ldr	r5, [r4, #0]
 80079aa:	6961      	ldr	r1, [r4, #20]
 80079ac:	1d18      	adds	r0, r3, #4
 80079ae:	6030      	str	r0, [r6, #0]
 80079b0:	062e      	lsls	r6, r5, #24
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	d501      	bpl.n	80079ba <_printf_i+0x1be>
 80079b6:	6019      	str	r1, [r3, #0]
 80079b8:	e002      	b.n	80079c0 <_printf_i+0x1c4>
 80079ba:	0668      	lsls	r0, r5, #25
 80079bc:	d5fb      	bpl.n	80079b6 <_printf_i+0x1ba>
 80079be:	8019      	strh	r1, [r3, #0]
 80079c0:	2300      	movs	r3, #0
 80079c2:	6123      	str	r3, [r4, #16]
 80079c4:	4616      	mov	r6, r2
 80079c6:	e7bc      	b.n	8007942 <_printf_i+0x146>
 80079c8:	6833      	ldr	r3, [r6, #0]
 80079ca:	1d1a      	adds	r2, r3, #4
 80079cc:	6032      	str	r2, [r6, #0]
 80079ce:	681e      	ldr	r6, [r3, #0]
 80079d0:	6862      	ldr	r2, [r4, #4]
 80079d2:	2100      	movs	r1, #0
 80079d4:	4630      	mov	r0, r6
 80079d6:	f7f8 fbfb 	bl	80001d0 <memchr>
 80079da:	b108      	cbz	r0, 80079e0 <_printf_i+0x1e4>
 80079dc:	1b80      	subs	r0, r0, r6
 80079de:	6060      	str	r0, [r4, #4]
 80079e0:	6863      	ldr	r3, [r4, #4]
 80079e2:	6123      	str	r3, [r4, #16]
 80079e4:	2300      	movs	r3, #0
 80079e6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079ea:	e7aa      	b.n	8007942 <_printf_i+0x146>
 80079ec:	6923      	ldr	r3, [r4, #16]
 80079ee:	4632      	mov	r2, r6
 80079f0:	4649      	mov	r1, r9
 80079f2:	4640      	mov	r0, r8
 80079f4:	47d0      	blx	sl
 80079f6:	3001      	adds	r0, #1
 80079f8:	d0ad      	beq.n	8007956 <_printf_i+0x15a>
 80079fa:	6823      	ldr	r3, [r4, #0]
 80079fc:	079b      	lsls	r3, r3, #30
 80079fe:	d413      	bmi.n	8007a28 <_printf_i+0x22c>
 8007a00:	68e0      	ldr	r0, [r4, #12]
 8007a02:	9b03      	ldr	r3, [sp, #12]
 8007a04:	4298      	cmp	r0, r3
 8007a06:	bfb8      	it	lt
 8007a08:	4618      	movlt	r0, r3
 8007a0a:	e7a6      	b.n	800795a <_printf_i+0x15e>
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	4632      	mov	r2, r6
 8007a10:	4649      	mov	r1, r9
 8007a12:	4640      	mov	r0, r8
 8007a14:	47d0      	blx	sl
 8007a16:	3001      	adds	r0, #1
 8007a18:	d09d      	beq.n	8007956 <_printf_i+0x15a>
 8007a1a:	3501      	adds	r5, #1
 8007a1c:	68e3      	ldr	r3, [r4, #12]
 8007a1e:	9903      	ldr	r1, [sp, #12]
 8007a20:	1a5b      	subs	r3, r3, r1
 8007a22:	42ab      	cmp	r3, r5
 8007a24:	dcf2      	bgt.n	8007a0c <_printf_i+0x210>
 8007a26:	e7eb      	b.n	8007a00 <_printf_i+0x204>
 8007a28:	2500      	movs	r5, #0
 8007a2a:	f104 0619 	add.w	r6, r4, #25
 8007a2e:	e7f5      	b.n	8007a1c <_printf_i+0x220>
 8007a30:	08007ba5 	.word	0x08007ba5
 8007a34:	08007bb6 	.word	0x08007bb6

08007a38 <memmove>:
 8007a38:	4288      	cmp	r0, r1
 8007a3a:	b510      	push	{r4, lr}
 8007a3c:	eb01 0402 	add.w	r4, r1, r2
 8007a40:	d902      	bls.n	8007a48 <memmove+0x10>
 8007a42:	4284      	cmp	r4, r0
 8007a44:	4623      	mov	r3, r4
 8007a46:	d807      	bhi.n	8007a58 <memmove+0x20>
 8007a48:	1e43      	subs	r3, r0, #1
 8007a4a:	42a1      	cmp	r1, r4
 8007a4c:	d008      	beq.n	8007a60 <memmove+0x28>
 8007a4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007a56:	e7f8      	b.n	8007a4a <memmove+0x12>
 8007a58:	4402      	add	r2, r0
 8007a5a:	4601      	mov	r1, r0
 8007a5c:	428a      	cmp	r2, r1
 8007a5e:	d100      	bne.n	8007a62 <memmove+0x2a>
 8007a60:	bd10      	pop	{r4, pc}
 8007a62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a6a:	e7f7      	b.n	8007a5c <memmove+0x24>

08007a6c <_sbrk_r>:
 8007a6c:	b538      	push	{r3, r4, r5, lr}
 8007a6e:	4d06      	ldr	r5, [pc, #24]	@ (8007a88 <_sbrk_r+0x1c>)
 8007a70:	2300      	movs	r3, #0
 8007a72:	4604      	mov	r4, r0
 8007a74:	4608      	mov	r0, r1
 8007a76:	602b      	str	r3, [r5, #0]
 8007a78:	f7fa f8d6 	bl	8001c28 <_sbrk>
 8007a7c:	1c43      	adds	r3, r0, #1
 8007a7e:	d102      	bne.n	8007a86 <_sbrk_r+0x1a>
 8007a80:	682b      	ldr	r3, [r5, #0]
 8007a82:	b103      	cbz	r3, 8007a86 <_sbrk_r+0x1a>
 8007a84:	6023      	str	r3, [r4, #0]
 8007a86:	bd38      	pop	{r3, r4, r5, pc}
 8007a88:	20000368 	.word	0x20000368

08007a8c <memcpy>:
 8007a8c:	440a      	add	r2, r1
 8007a8e:	4291      	cmp	r1, r2
 8007a90:	f100 33ff 	add.w	r3, r0, #4294967295
 8007a94:	d100      	bne.n	8007a98 <memcpy+0xc>
 8007a96:	4770      	bx	lr
 8007a98:	b510      	push	{r4, lr}
 8007a9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007a9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007aa2:	4291      	cmp	r1, r2
 8007aa4:	d1f9      	bne.n	8007a9a <memcpy+0xe>
 8007aa6:	bd10      	pop	{r4, pc}

08007aa8 <_realloc_r>:
 8007aa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007aac:	4607      	mov	r7, r0
 8007aae:	4614      	mov	r4, r2
 8007ab0:	460d      	mov	r5, r1
 8007ab2:	b921      	cbnz	r1, 8007abe <_realloc_r+0x16>
 8007ab4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007ab8:	4611      	mov	r1, r2
 8007aba:	f7ff bc4d 	b.w	8007358 <_malloc_r>
 8007abe:	b92a      	cbnz	r2, 8007acc <_realloc_r+0x24>
 8007ac0:	f7ff fbde 	bl	8007280 <_free_r>
 8007ac4:	4625      	mov	r5, r4
 8007ac6:	4628      	mov	r0, r5
 8007ac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007acc:	f000 f81a 	bl	8007b04 <_malloc_usable_size_r>
 8007ad0:	4284      	cmp	r4, r0
 8007ad2:	4606      	mov	r6, r0
 8007ad4:	d802      	bhi.n	8007adc <_realloc_r+0x34>
 8007ad6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007ada:	d8f4      	bhi.n	8007ac6 <_realloc_r+0x1e>
 8007adc:	4621      	mov	r1, r4
 8007ade:	4638      	mov	r0, r7
 8007ae0:	f7ff fc3a 	bl	8007358 <_malloc_r>
 8007ae4:	4680      	mov	r8, r0
 8007ae6:	b908      	cbnz	r0, 8007aec <_realloc_r+0x44>
 8007ae8:	4645      	mov	r5, r8
 8007aea:	e7ec      	b.n	8007ac6 <_realloc_r+0x1e>
 8007aec:	42b4      	cmp	r4, r6
 8007aee:	4622      	mov	r2, r4
 8007af0:	4629      	mov	r1, r5
 8007af2:	bf28      	it	cs
 8007af4:	4632      	movcs	r2, r6
 8007af6:	f7ff ffc9 	bl	8007a8c <memcpy>
 8007afa:	4629      	mov	r1, r5
 8007afc:	4638      	mov	r0, r7
 8007afe:	f7ff fbbf 	bl	8007280 <_free_r>
 8007b02:	e7f1      	b.n	8007ae8 <_realloc_r+0x40>

08007b04 <_malloc_usable_size_r>:
 8007b04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b08:	1f18      	subs	r0, r3, #4
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	bfbc      	itt	lt
 8007b0e:	580b      	ldrlt	r3, [r1, r0]
 8007b10:	18c0      	addlt	r0, r0, r3
 8007b12:	4770      	bx	lr

08007b14 <_init>:
 8007b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b16:	bf00      	nop
 8007b18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b1a:	bc08      	pop	{r3}
 8007b1c:	469e      	mov	lr, r3
 8007b1e:	4770      	bx	lr

08007b20 <_fini>:
 8007b20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b22:	bf00      	nop
 8007b24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b26:	bc08      	pop	{r3}
 8007b28:	469e      	mov	lr, r3
 8007b2a:	4770      	bx	lr
