

================================================================
== Vitis HLS Report for 'fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5'
================================================================
* Date:           Sun Jan 28 20:57:26 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_fw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  6.661 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12290|    12290|  0.246 ms|  0.246 ms|  12290|  12290|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5  |    12288|    12288|         3|          3|          1|  4096|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     335|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     115|    -|
|Register         |        -|     -|     163|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     163|     450|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1590|  1260|  728400|  364200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add61_s12_20fixp_fu_353_p2         |         +|   0|  0|  39|          32|          32|
    |empty_10_fu_332_p2                 |         +|   0|  0|  15|           8|           8|
    |empty_11_fu_343_p2                 |         +|   0|  0|  15|           8|           8|
    |empty_4_fu_158_p2                  |         +|   0|  0|  15|           8|           8|
    |indvar_flatten13_op_fu_389_p2      |         +|   0|  0|  17|          10|           1|
    |indvar_flatten_next37_fu_170_p2    |         +|   0|  0|  20|          13|           1|
    |indvars_iv_next11_fu_261_p2        |         +|   0|  0|  13|           5|           1|
    |indvars_iv_next16_dup42_fu_193_p2  |         +|   0|  0|  13|           5|           1|
    |indvars_iv_next_fu_384_p2          |         +|   0|  0|  13|           5|           1|
    |p_mid111_fu_301_p2                 |         +|   0|  0|  15|           8|           8|
    |path_s12_20fixp_d0                 |         +|   0|  0|  39|          32|          32|
    |exitcond1_mid235_fu_255_p2         |       and|   0|  0|   2|           1|           1|
    |empty_12_fu_357_p2                 |      icmp|   0|  0|  18|          32|          32|
    |exitcond153_fu_249_p2              |      icmp|   0|  0|  10|           5|           6|
    |exitcond_flatten1552_fu_179_p2     |      icmp|   0|  0|  11|          10|           9|
    |exitcond_flatten38_fu_164_p2       |      icmp|   0|  0|  12|          13|          14|
    |empty_8_fu_267_p2                  |        or|   0|  0|   2|           1|           1|
    |empty_6_fu_199_p3                  |    select|   0|  0|   5|           1|           5|
    |indvar_flatten_next14_fu_394_p3    |    select|   0|  0|  10|           1|           1|
    |indvars_iv10_mid222_fu_185_p3      |    select|   0|  0|   5|           1|           1|
    |indvars_iv10_mid2_fu_320_p3        |    select|   0|  0|   5|           1|           5|
    |indvars_iv_mid2_fu_273_p3          |    select|   0|  0|   5|           1|           1|
    |p_cast6_mid233_fu_235_p3           |    select|   0|  0|   8|           1|           8|
    |p_cast6_mid2_fu_307_p3             |    select|   0|  0|   8|           1|           8|
    |p_mid210_fu_293_p3                 |    select|   0|  0|   8|           1|           8|
    |p_mid229_fu_223_p3                 |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |not_exitcond_flatten15_fu_243_p2   |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 335|         207|         206|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  17|          4|    1|          4|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |indvar_flatten13_fu_60       |   9|          2|   10|         20|
    |indvar_flatten36_fu_68       |   9|          2|   13|         26|
    |indvars_iv10_fu_56           |   9|          2|    5|         10|
    |indvars_iv15_fu_64           |   9|          2|    5|         10|
    |indvars_iv_fu_52             |   9|          2|    5|         10|
    |path_s12_20fixp_address0     |  17|          4|    8|         32|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 115|         26|   51|        120|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |empty_11_reg_501                |   8|   0|    8|          0|
    |empty_6_reg_476                 |   5|   0|    5|          0|
    |exitcond_flatten1552_reg_471    |   1|   0|    1|          0|
    |indvar_flatten13_fu_60          |  10|   0|   10|          0|
    |indvar_flatten13_load_reg_458   |  10|   0|   10|          0|
    |indvar_flatten36_fu_68          |  13|   0|   13|          0|
    |indvar_flatten_next37_reg_466   |  13|   0|   13|          0|
    |indvars_iv10_fu_56              |   5|   0|    5|          0|
    |indvars_iv10_mid2_reg_486       |   5|   0|    5|          0|
    |indvars_iv15_fu_64              |   5|   0|    5|          0|
    |indvars_iv_fu_52                |   5|   0|    5|          0|
    |indvars_iv_mid2_reg_481         |   5|   0|    5|          0|
    |path_s12_20fixp_addr_2_reg_518  |   8|   0|    8|          0|
    |path_s12_20fixp_load_1_reg_512  |  32|   0|   32|          0|
    |path_s12_20fixp_load_reg_506    |  32|   0|   32|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 163|   0|  163|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  fw_Pipeline_VITIS_LOOP_38_3_VITIS_LOOP_39_4_VITIS_LOOP_40_5|  return value|
|path_s12_20fixp_address0  |  out|    8|   ap_memory|                                              path_s12_20fixp|         array|
|path_s12_20fixp_ce0       |  out|    1|   ap_memory|                                              path_s12_20fixp|         array|
|path_s12_20fixp_we0       |  out|    1|   ap_memory|                                              path_s12_20fixp|         array|
|path_s12_20fixp_d0        |  out|   32|   ap_memory|                                              path_s12_20fixp|         array|
|path_s12_20fixp_q0        |   in|   32|   ap_memory|                                              path_s12_20fixp|         array|
|path_s12_20fixp_address1  |  out|    8|   ap_memory|                                              path_s12_20fixp|         array|
|path_s12_20fixp_ce1       |  out|    1|   ap_memory|                                              path_s12_20fixp|         array|
|path_s12_20fixp_q1        |   in|   32|   ap_memory|                                              path_s12_20fixp|         array|
+--------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

