INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/naume/OneDrive/Desktop/Materiale Semestru II/CN/Labs/project_1/project_1.srcs/sources_1/new/halfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfAdder
