--
--	Conversion of RpiMIB.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Jul 30 19:14:17 2019
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__MISO_1_net_0 : bit;
SIGNAL zero : bit;
SIGNAL Net_19 : bit;
SIGNAL tmpIO_0__MISO_1_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_1_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__MISO_1_net_0 : bit;
SIGNAL tmpOE__SCLK_1_net_0 : bit;
SIGNAL Net_25 : bit;
SIGNAL tmpFB_0__SCLK_1_net_0 : bit;
SIGNAL tmpIO_0__SCLK_1_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_1_net_0 : bit;
SIGNAL tmpOE__MOSI_1_net_0 : bit;
SIGNAL Net_23 : bit;
SIGNAL tmpFB_0__MOSI_1_net_0 : bit;
SIGNAL tmpIO_0__MOSI_1_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_1_net_0 : bit;
SIGNAL \SPIM_1:Net_276\ : bit;
SIGNAL \SPIM_1:Net_288\ : bit;
SIGNAL \SPIM_1:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM_1:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM_1:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM_1:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM_1:Net_244\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM_1:BSPIM:so_send\ : bit;
SIGNAL \SPIM_1:BSPIM:so_send_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPIM_1:BSPIM:state_2\ : bit;
SIGNAL \SPIM_1:BSPIM:state_1\ : bit;
SIGNAL \SPIM_1:BSPIM:state_0\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp\ : bit;
SIGNAL Net_1066 : bit;
SIGNAL \SPIM_1:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM_1:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM_1:BSPIM:count_4\ : bit;
SIGNAL \SPIM_1:BSPIM:count_3\ : bit;
SIGNAL \SPIM_1:BSPIM:count_2\ : bit;
SIGNAL \SPIM_1:BSPIM:count_1\ : bit;
SIGNAL \SPIM_1:BSPIM:count_0\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM_1:BSPIM:load_cond\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM_1:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM_1:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM_1:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM_1:BSPIM:control_7\ : bit;
SIGNAL \SPIM_1:BSPIM:control_6\ : bit;
SIGNAL \SPIM_1:BSPIM:control_5\ : bit;
SIGNAL \SPIM_1:BSPIM:control_4\ : bit;
SIGNAL \SPIM_1:BSPIM:control_3\ : bit;
SIGNAL \SPIM_1:BSPIM:control_2\ : bit;
SIGNAL \SPIM_1:BSPIM:control_1\ : bit;
SIGNAL \SPIM_1:BSPIM:control_0\ : bit;
SIGNAL \SPIM_1:Net_294\ : bit;
SIGNAL \SPIM_1:Net_273\ : bit;
SIGNAL \SPIM_1:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_enable\ : bit;
SIGNAL \SPIM_1:BSPIM:count_6\ : bit;
SIGNAL \SPIM_1:BSPIM:count_5\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_tc\ : bit;
SIGNAL Net_848 : bit;
SIGNAL Net_254 : bit;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ce0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ce0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cl0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cl0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:z0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:z0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ff0\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ff0\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ce1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ce1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cl1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cl1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:z1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:z1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ff1\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ff1\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ov_msb\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:co_msb\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:co_msb\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cmsb\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cmsb\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ce0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cl0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:z0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ff0_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ce1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cl1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:z1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ff1_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:so_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:so_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:BSPIM:sR8:Dp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \SPIM_1:BSPIM:sR8:Dp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \SPIM_1:Net_289\ : bit;
SIGNAL tmpOE__cs_1a_net_0 : bit;
SIGNAL Net_1536 : bit;
SIGNAL tmpFB_0__cs_1a_net_0 : bit;
SIGNAL tmpIO_0__cs_1a_net_0 : bit;
TERMINAL tmpSIOVREF__cs_1a_net_0 : bit;
SIGNAL tmpINTERRUPT_0__cs_1a_net_0 : bit;
SIGNAL \EnableBattery:clk\ : bit;
SIGNAL \EnableBattery:rst\ : bit;
SIGNAL Net_2636 : bit;
SIGNAL \EnableBattery:control_out_0\ : bit;
SIGNAL Net_2635 : bit;
SIGNAL \EnableBattery:control_out_1\ : bit;
SIGNAL Net_2637 : bit;
SIGNAL \EnableBattery:control_out_2\ : bit;
SIGNAL Net_2638 : bit;
SIGNAL \EnableBattery:control_out_3\ : bit;
SIGNAL Net_2639 : bit;
SIGNAL \EnableBattery:control_out_4\ : bit;
SIGNAL Net_2640 : bit;
SIGNAL \EnableBattery:control_out_5\ : bit;
SIGNAL Net_2641 : bit;
SIGNAL \EnableBattery:control_out_6\ : bit;
SIGNAL Net_2642 : bit;
SIGNAL \EnableBattery:control_out_7\ : bit;
SIGNAL \EnableBattery:control_7\ : bit;
SIGNAL \EnableBattery:control_6\ : bit;
SIGNAL \EnableBattery:control_5\ : bit;
SIGNAL \EnableBattery:control_4\ : bit;
SIGNAL \EnableBattery:control_3\ : bit;
SIGNAL \EnableBattery:control_2\ : bit;
SIGNAL \EnableBattery:control_1\ : bit;
SIGNAL \EnableBattery:control_0\ : bit;
SIGNAL tmpOE__enable_battery_net_0 : bit;
SIGNAL tmpFB_0__enable_battery_net_0 : bit;
SIGNAL tmpIO_0__enable_battery_net_0 : bit;
TERMINAL tmpSIOVREF__enable_battery_net_0 : bit;
SIGNAL tmpINTERRUPT_0__enable_battery_net_0 : bit;
TERMINAL Net_852 : bit;
TERMINAL Net_316 : bit;
SIGNAL Net_2475 : bit;
SIGNAL \Comp_1:Net_1\ : bit;
SIGNAL Net_333 : bit;
SIGNAL \Comp_1:Net_9\ : bit;
SIGNAL tmpOE__Supply_monitor_net_0 : bit;
SIGNAL tmpFB_0__Supply_monitor_net_0 : bit;
SIGNAL tmpIO_0__Supply_monitor_net_0 : bit;
TERMINAL tmpSIOVREF__Supply_monitor_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Supply_monitor_net_0 : bit;
SIGNAL \GlitchFilter_1:op_clk\ : bit;
SIGNAL \GlitchFilter_1:state_0\ : bit;
SIGNAL Net_855 : bit;
SIGNAL Net_862 : bit;
SIGNAL \GlitchFilter_1:counter_done_0\ : bit;
SIGNAL Net_2134 : bit;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ce0\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ce0\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:cl0\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:cl0\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ff0\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ff0\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ce1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ce1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:cl1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:cl1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:z1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:z1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ff1\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ff1\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ov_msb\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ov_msb\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:co_msb\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:co_msb\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:cmsb\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:cmsb\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:so\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:so\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ce0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:cl0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:z0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:z0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ff0_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ce1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:cl1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:z1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:z1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ff1_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:co_msb_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:cmsb_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:so_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:so_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \GlitchFilter_1:genblk2:Counter0:DP:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \GlitchFilter_1:genblk2:Counter0:DP:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \RpiInterrupts:clk\ : bit;
SIGNAL \RpiInterrupts:rst\ : bit;
SIGNAL Net_889 : bit;
SIGNAL \RpiInterrupts:control_out_0\ : bit;
SIGNAL Net_890 : bit;
SIGNAL \RpiInterrupts:control_out_1\ : bit;
SIGNAL Net_2627 : bit;
SIGNAL \RpiInterrupts:control_out_2\ : bit;
SIGNAL Net_2628 : bit;
SIGNAL \RpiInterrupts:control_out_3\ : bit;
SIGNAL Net_2629 : bit;
SIGNAL \RpiInterrupts:control_out_4\ : bit;
SIGNAL Net_2630 : bit;
SIGNAL \RpiInterrupts:control_out_5\ : bit;
SIGNAL Net_2631 : bit;
SIGNAL \RpiInterrupts:control_out_6\ : bit;
SIGNAL Net_2632 : bit;
SIGNAL \RpiInterrupts:control_out_7\ : bit;
SIGNAL \RpiInterrupts:control_7\ : bit;
SIGNAL \RpiInterrupts:control_6\ : bit;
SIGNAL \RpiInterrupts:control_5\ : bit;
SIGNAL \RpiInterrupts:control_4\ : bit;
SIGNAL \RpiInterrupts:control_3\ : bit;
SIGNAL \RpiInterrupts:control_2\ : bit;
SIGNAL \RpiInterrupts:control_1\ : bit;
SIGNAL \RpiInterrupts:control_0\ : bit;
SIGNAL tmpOE__en_level_shift_net_0 : bit;
SIGNAL tmpFB_0__en_level_shift_net_0 : bit;
SIGNAL tmpIO_0__en_level_shift_net_0 : bit;
TERMINAL tmpSIOVREF__en_level_shift_net_0 : bit;
SIGNAL tmpINTERRUPT_0__en_level_shift_net_0 : bit;
SIGNAL \Status_Reg_1:status_0\ : bit;
SIGNAL \Status_Reg_1:status_1\ : bit;
SIGNAL \Status_Reg_1:status_2\ : bit;
SIGNAL \Status_Reg_1:status_3\ : bit;
SIGNAL \Status_Reg_1:status_4\ : bit;
SIGNAL \Status_Reg_1:status_5\ : bit;
SIGNAL \Status_Reg_1:status_6\ : bit;
SIGNAL \Status_Reg_1:status_7\ : bit;
SIGNAL tmpOE__rpi_inta_net_0 : bit;
SIGNAL tmpFB_0__rpi_inta_net_0 : bit;
SIGNAL tmpIO_0__rpi_inta_net_0 : bit;
TERMINAL tmpSIOVREF__rpi_inta_net_0 : bit;
SIGNAL tmpINTERRUPT_0__rpi_inta_net_0 : bit;
SIGNAL tmpOE__rpi_intb_net_0 : bit;
SIGNAL tmpFB_0__rpi_intb_net_0 : bit;
SIGNAL tmpIO_0__rpi_intb_net_0 : bit;
TERMINAL tmpSIOVREF__rpi_intb_net_0 : bit;
SIGNAL tmpINTERRUPT_0__rpi_intb_net_0 : bit;
SIGNAL \Control_Reg_SS_1:clk\ : bit;
SIGNAL \Control_Reg_SS_1:rst\ : bit;
SIGNAL \Control_Reg_SS_1:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \Control_Reg_SS_1:control_bus_7\:SIGNAL IS 2;
SIGNAL \Control_Reg_SS_1:control_out_7\ : bit;
SIGNAL \Control_Reg_SS_1:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \Control_Reg_SS_1:control_bus_6\:SIGNAL IS 2;
SIGNAL \Control_Reg_SS_1:control_out_6\ : bit;
SIGNAL \Control_Reg_SS_1:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \Control_Reg_SS_1:control_bus_5\:SIGNAL IS 2;
SIGNAL \Control_Reg_SS_1:control_out_5\ : bit;
SIGNAL \Control_Reg_SS_1:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \Control_Reg_SS_1:control_bus_4\:SIGNAL IS 2;
SIGNAL \Control_Reg_SS_1:control_out_4\ : bit;
SIGNAL \Control_Reg_SS_1:control_bus_3\ : bit;
ATTRIBUTE port_state_att of \Control_Reg_SS_1:control_bus_3\:SIGNAL IS 2;
SIGNAL \Control_Reg_SS_1:control_out_3\ : bit;
SIGNAL \Control_Reg_SS_1:control_bus_2\ : bit;
ATTRIBUTE port_state_att of \Control_Reg_SS_1:control_bus_2\:SIGNAL IS 2;
SIGNAL \Control_Reg_SS_1:control_out_2\ : bit;
SIGNAL Net_1005_1 : bit;
SIGNAL \Control_Reg_SS_1:control_out_1\ : bit;
SIGNAL Net_1005_0 : bit;
SIGNAL \Control_Reg_SS_1:control_out_0\ : bit;
SIGNAL \Control_Reg_SS_1:control_7\ : bit;
SIGNAL \Control_Reg_SS_1:control_6\ : bit;
SIGNAL \Control_Reg_SS_1:control_5\ : bit;
SIGNAL \Control_Reg_SS_1:control_4\ : bit;
SIGNAL \Control_Reg_SS_1:control_3\ : bit;
SIGNAL \Control_Reg_SS_1:control_2\ : bit;
SIGNAL \Control_Reg_SS_1:control_1\ : bit;
SIGNAL \Control_Reg_SS_1:control_0\ : bit;
SIGNAL tmpOE__cs_1b_net_0 : bit;
SIGNAL Net_1579 : bit;
SIGNAL tmpFB_0__cs_1b_net_0 : bit;
SIGNAL tmpIO_0__cs_1b_net_0 : bit;
TERMINAL tmpSIOVREF__cs_1b_net_0 : bit;
SIGNAL tmpINTERRUPT_0__cs_1b_net_0 : bit;
SIGNAL \demux_1:tmp__demux_1_0_reg\ : bit;
SIGNAL Net_1365 : bit;
SIGNAL \demux_1:tmp__demux_1_1_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_2_reg\ : bit;
SIGNAL \demux_1:tmp__demux_1_3_reg\ : bit;
SIGNAL Net_1609 : bit;
SIGNAL Net_1625 : bit;
SIGNAL Net_1594 : bit;
SIGNAL Net_1065 : bit;
SIGNAL tmpOE__cs_1c_net_0 : bit;
SIGNAL Net_1196 : bit;
SIGNAL tmpFB_0__cs_1c_net_0 : bit;
SIGNAL tmpIO_0__cs_1c_net_0 : bit;
TERMINAL tmpSIOVREF__cs_1c_net_0 : bit;
SIGNAL tmpINTERRUPT_0__cs_1c_net_0 : bit;
SIGNAL Net_222 : bit;
SIGNAL tmpOE__Rpi_ss_net_0 : bit;
SIGNAL Net_1876 : bit;
SIGNAL tmpIO_0__Rpi_ss_net_0 : bit;
TERMINAL tmpSIOVREF__Rpi_ss_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rpi_ss_net_0 : bit;
SIGNAL tmpOE__Rpi_sclk_net_0 : bit;
SIGNAL Net_2202 : bit;
SIGNAL tmpIO_0__Rpi_sclk_net_0 : bit;
TERMINAL tmpSIOVREF__Rpi_sclk_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rpi_sclk_net_0 : bit;
SIGNAL tmpOE__Rpi_mosi_net_0 : bit;
SIGNAL Net_2200 : bit;
SIGNAL tmpIO_0__Rpi_mosi_net_0 : bit;
TERMINAL tmpSIOVREF__Rpi_mosi_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rpi_mosi_net_0 : bit;
SIGNAL \SPIS:BSPIS:cnt_reset\ : bit;
SIGNAL Net_1883 : bit;
SIGNAL \SPIS:BSPIS:inv_ss\ : bit;
SIGNAL \SPIS:BSPIS:tx_load\ : bit;
SIGNAL \SPIS:BSPIS:load\ : bit;
SIGNAL \SPIS:BSPIS:byte_complete\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_one_fin\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_one_reg\ : bit;
SIGNAL \SPIS:BSPIS:rx_buf_overrun\ : bit;
SIGNAL \SPIS:BSPIS:mosi_buf_overrun_reg\ : bit;
SIGNAL \SPIS:BSPIS:mosi_buf_overrun_fin\ : bit;
SIGNAL \SPIS:BSPIS:prc_clk_src\ : bit;
SIGNAL \SPIS:BSPIS:dp_clk_src\ : bit;
SIGNAL \SPIS:Net_81\ : bit;
SIGNAL \SPIS:BSPIS:clock_fin\ : bit;
SIGNAL \SPIS:BSPIS:prc_clk\ : bit;
SIGNAL \SPIS:BSPIS:dp_clock\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_one\ : bit;
SIGNAL \SPIS:BSPIS:dpMISO_fifo_empty\ : bit;
SIGNAL \SPIS:BSPIS:miso_tx_empty_reg_fin\ : bit;
SIGNAL \SPIS:BSPIS:mosi_buf_overrun\ : bit;
SIGNAL \SPIS:BSPIS:dpMOSI_fifo_full\ : bit;
SIGNAL \SPIS:BSPIS:dpMOSI_fifo_full_reg\ : bit;
SIGNAL Net_2000 : bit;
SIGNAL \SPIS:BSPIS:miso_from_dp\ : bit;
SIGNAL \SPIS:BSPIS:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_0\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_2\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_1\ : bit;
SIGNAL \SPIS:BSPIS:dpMISO_fifo_not_full\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_6\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_4\ : bit;
SIGNAL \SPIS:BSPIS:dpMOSI_fifo_not_empty\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_3\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_5\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_6\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_5\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_4\ : bit;
SIGNAL \SPIS:BSPIS:tx_status_3\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_2\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_1\ : bit;
SIGNAL \SPIS:BSPIS:rx_status_0\ : bit;
SIGNAL \SPIS:BSPIS:mosi_fin\ : bit;
SIGNAL \SPIS:Net_75\ : bit;
SIGNAL \SPIS:BSPIS:control_7\ : bit;
SIGNAL \SPIS:BSPIS:control_6\ : bit;
SIGNAL \SPIS:BSPIS:control_5\ : bit;
SIGNAL \SPIS:BSPIS:control_4\ : bit;
SIGNAL \SPIS:BSPIS:control_3\ : bit;
SIGNAL \SPIS:BSPIS:control_2\ : bit;
SIGNAL \SPIS:BSPIS:control_1\ : bit;
SIGNAL \SPIS:BSPIS:control_0\ : bit;
SIGNAL \SPIS:Net_182\ : bit;
SIGNAL \SPIS:BSPIS:count_6\ : bit;
SIGNAL \SPIS:BSPIS:count_5\ : bit;
SIGNAL \SPIS:BSPIS:count_4\ : bit;
SIGNAL \SPIS:BSPIS:count_3\ : bit;
SIGNAL \SPIS:BSPIS:count_2\ : bit;
SIGNAL \SPIS:BSPIS:count_1\ : bit;
SIGNAL \SPIS:BSPIS:count_0\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_zero\ : bit;
SIGNAL Net_1879 : bit;
SIGNAL Net_2191 : bit;
SIGNAL \SPIS:BSPIS:mosi_tmp\ : bit;
SIGNAL \SPIS:BSPIS:mosi_to_dp\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cs_addr_1\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ce0_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cl0_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:z0_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:z0_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ff0_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ce1_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cl1_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:z1_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ff1_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:mosi_from_dpR\ : bit;
SIGNAL \SPIS:BSPIS:nc1\ : bit;
SIGNAL \SPIS:BSPIS:nc2\ : bit;
SIGNAL \SPIS:BSPIS:nc3\ : bit;
SIGNAL \SPIS:BSPIS:nc4\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:carry\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:sh_right\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:sh_left\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:msb\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmp_eq_1\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmp_eq_0\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmp_lt_1\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmp_lt_0\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmp_zero_1\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmp_zero_0\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmp_ff_1\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmp_ff_0\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cap_1\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cap_0\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:cfb\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ce0_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cl0_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:z0_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:z0_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ff0_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ce1_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cl1_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:z1_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ff1_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:mosi_from_dpL\ : bit;
SIGNAL \SPIS:BSPIS:sR16:Dp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:BSPIS:sR16:Dp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIS:BSPIS:sR16:Dp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIS:Net_176\ : bit;
SIGNAL Net_2811 : bit;
SIGNAL tmpOE__Rpi_miso_net_0 : bit;
SIGNAL tmpFB_0__Rpi_miso_net_0 : bit;
SIGNAL tmpIO_0__Rpi_miso_net_0 : bit;
TERMINAL tmpSIOVREF__Rpi_miso_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rpi_miso_net_0 : bit;
SIGNAL tmpOE__SDA_2_net_0 : bit;
SIGNAL tmpFB_0__SDA_2_net_0 : bit;
SIGNAL Net_2842 : bit;
TERMINAL tmpSIOVREF__SDA_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_2_net_0 : bit;
SIGNAL tmpOE__SCL_2_net_0 : bit;
SIGNAL tmpFB_0__SCL_2_net_0 : bit;
SIGNAL Net_2841 : bit;
TERMINAL tmpSIOVREF__SCL_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_2_net_0 : bit;
SIGNAL Net_2147 : bit;
SIGNAL \I2C_1:sda_x_wire\ : bit;
SIGNAL \I2C_1:Net_643_4\ : bit;
SIGNAL \I2C_1:Net_697\ : bit;
SIGNAL \I2C_1:Net_643_5\ : bit;
SIGNAL \I2C_1:Net_970\ : bit;
SIGNAL \I2C_1:udb_clk\ : bit;
SIGNAL \I2C_1:bI2C_UDB:op_clk\ : bit;
SIGNAL \I2C_1:bI2C_UDB:control_7\ : bit;
SIGNAL \I2C_1:bI2C_UDB:control_6\ : bit;
SIGNAL \I2C_1:bI2C_UDB:control_5\ : bit;
SIGNAL \I2C_1:bI2C_UDB:control_4\ : bit;
SIGNAL \I2C_1:bI2C_UDB:control_3\ : bit;
SIGNAL \I2C_1:bI2C_UDB:control_2\ : bit;
SIGNAL \I2C_1:bI2C_UDB:control_1\ : bit;
SIGNAL \I2C_1:bI2C_UDB:control_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:status_6\ : bit;
SIGNAL \I2C_1:bI2C_UDB:status_5\ : bit;
SIGNAL \I2C_1:bI2C_UDB:status_4\ : bit;
SIGNAL \I2C_1:bI2C_UDB:status_3\ : bit;
SIGNAL \I2C_1:bI2C_UDB:status_2\ : bit;
SIGNAL \I2C_1:bI2C_UDB:status_1\ : bit;
SIGNAL \I2C_1:bI2C_UDB:status_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:sts_irq\ : bit;
SIGNAL \I2C_1:bI2C_UDB:cs_addr_shifter_2\ : bit;
SIGNAL \I2C_1:bI2C_UDB:cs_addr_shifter_1\ : bit;
ATTRIBUTE soft of \I2C_1:bI2C_UDB:cs_addr_shifter_1\:SIGNAL IS '1';
SIGNAL \I2C_1:bI2C_UDB:cs_addr_shifter_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:sda_in_reg\ : bit;
SIGNAL \I2C_1:bI2C_UDB:Shifter:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:ce0\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:cl0\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:z0\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:z0\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:ff0\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:ce1\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:ce1\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:cl1\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:cl1\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:z1\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:z1\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:ff1\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:co_msb\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:cmsb\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:shift_data_out\ : bit;
SIGNAL \I2C_1:bI2C_UDB:Shifter:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:tx_reg_empty\ : bit;
SIGNAL \I2C_1:bI2C_UDB:address_match\ : bit;
SIGNAL \I2C_1:bI2C_UDB:Shifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:so_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Shifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Shifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:cs_addr_clkgen_2\ : bit;
SIGNAL \I2C_1:bI2C_UDB:cs_addr_clkgen_1\ : bit;
SIGNAL \I2C_1:bI2C_UDB:cs_addr_clkgen_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:ce0\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:cl0\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:clkgen_tc\ : bit;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:ff0\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:clkgen_ce1\ : bit;
SIGNAL \I2C_1:bI2C_UDB:clkgen_cl1\ : bit;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:z1\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:z1\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:ff1\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:co_msb\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:cmsb\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:so\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:so\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:so_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:ctrl_start_gen\ : bit;
SIGNAL \I2C_1:bI2C_UDB:ctrl_stop_gen\ : bit;
SIGNAL \I2C_1:bI2C_UDB:ctrl_restart_gen\ : bit;
SIGNAL \I2C_1:bI2C_UDB:ctrl_nack\ : bit;
SIGNAL \I2C_1:bI2C_UDB:ctrl_hw_addr_en\ : bit;
SIGNAL \I2C_1:bI2C_UDB:ctrl_transmit\ : bit;
SIGNAL \I2C_1:bI2C_UDB:ctrl_master_en\ : bit;
SIGNAL \I2C_1:bI2C_UDB:ctrl_slave_en\ : bit;
SIGNAL \I2C_1:bI2C_UDB:stop_detect\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_state_4\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_state_3\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_state_2\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_state_1\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_state_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_address_reg\ : bit;
SIGNAL \I2C_1:bI2C_UDB:master_mode_reg\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_lrb_reg\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_byte_complete_reg\ : bit;
SIGNAL \I2C_1:bI2C_UDB:scl_in_reg\ : bit;
SIGNAL \I2C_1:Net_1109_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:scl_in_last_reg\ : bit;
SIGNAL \I2C_1:bI2C_UDB:scl_in_last2_reg\ : bit;
SIGNAL \I2C_1:Net_1109_1\ : bit;
SIGNAL \I2C_1:bI2C_UDB:sda_in_last_reg\ : bit;
SIGNAL \I2C_1:bI2C_UDB:sda_in_last2_reg\ : bit;
SIGNAL \I2C_1:bI2C_UDB:sda_went_low\ : bit;
SIGNAL \I2C_1:bI2C_UDB:sda_went_high\ : bit;
SIGNAL \I2C_1:bI2C_UDB:scl_went_low\ : bit;
SIGNAL \I2C_1:bI2C_UDB:scl_went_high\ : bit;
SIGNAL \I2C_1:bI2C_UDB:start_detect\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_reset\ : bit;
SIGNAL \I2C_1:bI2C_UDB:clkgen_tc1_reg\ : bit;
SIGNAL \I2C_1:bI2C_UDB:bus_busy\ : bit;
SIGNAL \I2C_1:bI2C_UDB:lost_arb_reg\ : bit;
SIGNAL \I2C_1:bI2C_UDB:lost_arb2_reg\ : bit;
SIGNAL \I2C_1:bI2C_UDB:cnt_reset\ : bit;
ATTRIBUTE soft of \I2C_1:bI2C_UDB:cnt_reset\:SIGNAL IS '1';
SIGNAL \I2C_1:bI2C_UDB:clkgen_tc2_reg\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_load_dummy\ : bit;
SIGNAL \I2C_1:bI2C_UDB:contention\ : bit;
SIGNAL \I2C_1:bI2C_UDB:txdata\ : bit;
SIGNAL cmp_vv_vv_MODGEN_1 : bit;
SIGNAL \I2C_1:bI2C_UDB:contention1_reg\ : bit;
SIGNAL \I2C_1:bI2C_UDB:lost_arb\ : bit;
SIGNAL \I2C_1:bI2C_UDB:bus_busy_reg\ : bit;
SIGNAL \I2C_1:bI2C_UDB:rxdata\ : bit;
SIGNAL \I2C_1:bI2C_UDB:stalled\ : bit;
SIGNAL \I2C_1:bI2C_UDB:clk_eq_reg\ : bit;
SIGNAL cmp_vv_vv_MODGEN_2 : bit;
SIGNAL \I2C_1:Net_643_3\ : bit;
SIGNAL \I2C_1:bI2C_UDB:clkgen_en\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_shift_en\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:genblk6:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:eq\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:genblk6:MODULE_1:eq\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:genblk6:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:genblk6:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:genblk6:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newa_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:newb_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:dataa_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:datab_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xneq\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlt\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xlte\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgt\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xgte\ : bit;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:lt\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:genblk6:MODULE_2:lt\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:gt\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:genblk6:MODULE_2:gt\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:gte\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:genblk6:MODULE_2:gte\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:lte\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:genblk6:MODULE_2:lte\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:genblk6:MODULE_2:neq\ : bit;
ATTRIBUTE port_state_att of \I2C_1:bI2C_UDB:genblk6:MODULE_2:neq\:SIGNAL IS 2;
SIGNAL \I2C_1:bI2C_UDB:m_scl_out_reg\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_sda_out_reg\ : bit;
SIGNAL \I2C_1:bI2C_UDB:slave_rst_reg\ : bit;
SIGNAL \I2C_1:bI2C_UDB:master_rst_reg\ : bit;
SIGNAL \I2C_1:scl_x_wire\ : bit;
SIGNAL \I2C_1:Net_969\ : bit;
SIGNAL \I2C_1:Net_968\ : bit;
SIGNAL Net_2538 : bit;
SIGNAL \I2C_1:Net_973\ : bit;
SIGNAL \I2C_1:bus_clk\ : bit;
SIGNAL Net_2539 : bit;
SIGNAL \I2C_1:Net_974\ : bit;
SIGNAL \I2C_1:scl_yfb\ : bit;
SIGNAL \I2C_1:sda_yfb\ : bit;
SIGNAL \I2C_1:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL Net_2838 : bit;
SIGNAL \I2C_1:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL Net_2837 : bit;
SIGNAL \I2C_1:timeout_clk\ : bit;
SIGNAL Net_2544 : bit;
SIGNAL \I2C_1:Net_975\ : bit;
SIGNAL Net_2542 : bit;
SIGNAL Net_2543 : bit;
SIGNAL tmpOE__MISO_2_net_0 : bit;
SIGNAL Net_2545 : bit;
SIGNAL tmpIO_0__MISO_2_net_0 : bit;
TERMINAL tmpSIOVREF__MISO_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MISO_2_net_0 : bit;
SIGNAL tmpOE__MOSI_2_net_0 : bit;
SIGNAL Net_2161 : bit;
SIGNAL tmpFB_0__MOSI_2_net_0 : bit;
SIGNAL tmpIO_0__MOSI_2_net_0 : bit;
TERMINAL tmpSIOVREF__MOSI_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__MOSI_2_net_0 : bit;
SIGNAL tmpOE__SCLK_2_net_0 : bit;
SIGNAL Net_2162 : bit;
SIGNAL tmpFB_0__SCLK_2_net_0 : bit;
SIGNAL tmpIO_0__SCLK_2_net_0 : bit;
TERMINAL tmpSIOVREF__SCLK_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCLK_2_net_0 : bit;
SIGNAL \SPIM_2:Net_276\ : bit;
SIGNAL \SPIM_2:Net_288\ : bit;
SIGNAL \SPIM_2:BSPIM:clk_fin\ : bit;
SIGNAL \SPIM_2:BSPIM:load_rx_data\ : bit;
SIGNAL \SPIM_2:BSPIM:dpcounter_one\ : bit;
SIGNAL \SPIM_2:BSPIM:pol_supprt\ : bit;
SIGNAL \SPIM_2:BSPIM:miso_to_dp\ : bit;
SIGNAL \SPIM_2:Net_244\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_after_ld\ : bit;
SIGNAL \SPIM_2:BSPIM:so_send\ : bit;
SIGNAL \SPIM_2:BSPIM:so_send_reg\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_reg\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_fin\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_cpha_0\ : bit;
SIGNAL \SPIM_2:BSPIM:state_2\ : bit;
SIGNAL \SPIM_2:BSPIM:state_1\ : bit;
SIGNAL \SPIM_2:BSPIM:state_0\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_from_dp\ : bit;
SIGNAL Net_2163 : bit;
SIGNAL \SPIM_2:BSPIM:mosi_hs_reg\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_cpha_1\ : bit;
SIGNAL \SPIM_2:BSPIM:pre_mosi\ : bit;
SIGNAL \SPIM_2:BSPIM:count_4\ : bit;
SIGNAL \SPIM_2:BSPIM:count_3\ : bit;
SIGNAL \SPIM_2:BSPIM:count_2\ : bit;
SIGNAL \SPIM_2:BSPIM:count_1\ : bit;
SIGNAL \SPIM_2:BSPIM:count_0\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_pre_reg\ : bit;
SIGNAL \SPIM_2:BSPIM:dpcounter_zero\ : bit;
SIGNAL \SPIM_2:BSPIM:load_cond\ : bit;
SIGNAL \SPIM_2:BSPIM:dpcounter_one_reg\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_from_dp_reg\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_0\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_1\ : bit;
SIGNAL \SPIM_2:BSPIM:dpMOSI_fifo_empty\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_2\ : bit;
SIGNAL \SPIM_2:BSPIM:dpMOSI_fifo_not_full\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_3\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_4\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_4\ : bit;
SIGNAL \SPIM_2:BSPIM:dpMISO_fifo_full\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_5\ : bit;
SIGNAL \SPIM_2:BSPIM:dpMISO_fifo_not_empty\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_6\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_6\ : bit;
SIGNAL \SPIM_2:BSPIM:tx_status_5\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_3\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_2\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_1\ : bit;
SIGNAL \SPIM_2:BSPIM:rx_status_0\ : bit;
SIGNAL \SPIM_2:BSPIM:control_7\ : bit;
SIGNAL \SPIM_2:BSPIM:control_6\ : bit;
SIGNAL \SPIM_2:BSPIM:control_5\ : bit;
SIGNAL \SPIM_2:BSPIM:control_4\ : bit;
SIGNAL \SPIM_2:BSPIM:control_3\ : bit;
SIGNAL \SPIM_2:BSPIM:control_2\ : bit;
SIGNAL \SPIM_2:BSPIM:control_1\ : bit;
SIGNAL \SPIM_2:BSPIM:control_0\ : bit;
SIGNAL \SPIM_2:Net_294\ : bit;
SIGNAL \SPIM_2:Net_273\ : bit;
SIGNAL \SPIM_2:BSPIM:ld_ident\ : bit;
SIGNAL \SPIM_2:BSPIM:cnt_enable\ : bit;
SIGNAL \SPIM_2:BSPIM:count_6\ : bit;
SIGNAL \SPIM_2:BSPIM:count_5\ : bit;
SIGNAL \SPIM_2:BSPIM:cnt_tc\ : bit;
SIGNAL Net_2168 : bit;
SIGNAL Net_2166 : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ce0_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:cl0_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:z0_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:z0_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ff0_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ce1_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:cl1_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:z1_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:z1_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ff1_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:co_msb_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:cmsb_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:mosi_from_dpR\ : bit;
SIGNAL \SPIM_2:BSPIM:nc1\ : bit;
SIGNAL \SPIM_2:BSPIM:nc2\ : bit;
SIGNAL \SPIM_2:BSPIM:nc3\ : bit;
SIGNAL \SPIM_2:BSPIM:nc4\ : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:so_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:carry\ : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:sh_right\ : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:sh_left\ : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:msb\ : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cmp_eq_1\ : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cmp_eq_0\ : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cmp_lt_1\ : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cmp_lt_0\ : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cmp_zero_1\ : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cmp_zero_0\ : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cmp_ff_1\ : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cmp_ff_0\ : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cap_1\ : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cap_0\ : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cfb\ : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ce0_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:cl0_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:z0_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:z0_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ff0_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ce1_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:cl1_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:z1_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:z1_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ff1_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:co_msb_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:cmsb_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:mosi_from_dpL\ : bit;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:so_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:BSPIM:sR16:Dp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \SPIM_2:BSPIM:sR16:Dp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \SPIM_2:Net_289\ : bit;
SIGNAL tmpOE__cs_2a_net_0 : bit;
SIGNAL Net_2169 : bit;
SIGNAL tmpFB_0__cs_2a_net_0 : bit;
SIGNAL tmpIO_0__cs_2a_net_0 : bit;
TERMINAL tmpSIOVREF__cs_2a_net_0 : bit;
SIGNAL tmpINTERRUPT_0__cs_2a_net_0 : bit;
SIGNAL \Control_Reg_SS_2:clk\ : bit;
SIGNAL \Control_Reg_SS_2:rst\ : bit;
SIGNAL \Control_Reg_SS_2:control_bus_7\ : bit;
ATTRIBUTE port_state_att of \Control_Reg_SS_2:control_bus_7\:SIGNAL IS 2;
SIGNAL \Control_Reg_SS_2:control_out_7\ : bit;
SIGNAL \Control_Reg_SS_2:control_bus_6\ : bit;
ATTRIBUTE port_state_att of \Control_Reg_SS_2:control_bus_6\:SIGNAL IS 2;
SIGNAL \Control_Reg_SS_2:control_out_6\ : bit;
SIGNAL \Control_Reg_SS_2:control_bus_5\ : bit;
ATTRIBUTE port_state_att of \Control_Reg_SS_2:control_bus_5\:SIGNAL IS 2;
SIGNAL \Control_Reg_SS_2:control_out_5\ : bit;
SIGNAL \Control_Reg_SS_2:control_bus_4\ : bit;
ATTRIBUTE port_state_att of \Control_Reg_SS_2:control_bus_4\:SIGNAL IS 2;
SIGNAL \Control_Reg_SS_2:control_out_4\ : bit;
SIGNAL \Control_Reg_SS_2:control_bus_3\ : bit;
ATTRIBUTE port_state_att of \Control_Reg_SS_2:control_bus_3\:SIGNAL IS 2;
SIGNAL \Control_Reg_SS_2:control_out_3\ : bit;
SIGNAL \Control_Reg_SS_2:control_bus_2\ : bit;
ATTRIBUTE port_state_att of \Control_Reg_SS_2:control_bus_2\:SIGNAL IS 2;
SIGNAL \Control_Reg_SS_2:control_out_2\ : bit;
SIGNAL Net_2180_1 : bit;
SIGNAL \Control_Reg_SS_2:control_out_1\ : bit;
SIGNAL Net_2180_0 : bit;
SIGNAL \Control_Reg_SS_2:control_out_0\ : bit;
SIGNAL \Control_Reg_SS_2:control_7\ : bit;
SIGNAL \Control_Reg_SS_2:control_6\ : bit;
SIGNAL \Control_Reg_SS_2:control_5\ : bit;
SIGNAL \Control_Reg_SS_2:control_4\ : bit;
SIGNAL \Control_Reg_SS_2:control_3\ : bit;
SIGNAL \Control_Reg_SS_2:control_2\ : bit;
SIGNAL \Control_Reg_SS_2:control_1\ : bit;
SIGNAL \Control_Reg_SS_2:control_0\ : bit;
SIGNAL \demux_2:tmp__demux_2_0_reg\ : bit;
SIGNAL Net_2185 : bit;
SIGNAL \demux_2:tmp__demux_2_1_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_2_reg\ : bit;
SIGNAL \demux_2:tmp__demux_2_3_reg\ : bit;
SIGNAL Net_2181 : bit;
SIGNAL Net_2182 : bit;
SIGNAL Net_2183 : bit;
SIGNAL Net_2184 : bit;
SIGNAL tmpOE__cs_2b_net_0 : bit;
SIGNAL Net_2186 : bit;
SIGNAL tmpFB_0__cs_2b_net_0 : bit;
SIGNAL tmpIO_0__cs_2b_net_0 : bit;
TERMINAL tmpSIOVREF__cs_2b_net_0 : bit;
SIGNAL tmpINTERRUPT_0__cs_2b_net_0 : bit;
SIGNAL tmpOE__cs_2c_net_0 : bit;
SIGNAL Net_2187 : bit;
SIGNAL tmpFB_0__cs_2c_net_0 : bit;
SIGNAL tmpIO_0__cs_2c_net_0 : bit;
TERMINAL tmpSIOVREF__cs_2c_net_0 : bit;
SIGNAL tmpINTERRUPT_0__cs_2c_net_0 : bit;
SIGNAL Net_2165 : bit;
SIGNAL Net_2214 : bit;
SIGNAL Net_2231 : bit;
SIGNAL \PWM_1:Net_107\ : bit;
SIGNAL \PWM_1:Net_113\ : bit;
SIGNAL Net_2237 : bit;
SIGNAL \PWM_1:Net_63\ : bit;
SIGNAL \PWM_1:Net_57\ : bit;
SIGNAL \PWM_1:Net_54\ : bit;
SIGNAL Net_2241 : bit;
SIGNAL Net_2235 : bit;
SIGNAL Net_2232 : bit;
SIGNAL \PWM_1:Net_114\ : bit;
SIGNAL \PWM_2:Net_107\ : bit;
SIGNAL \PWM_2:Net_113\ : bit;
SIGNAL \PWM_2:Net_63\ : bit;
SIGNAL \PWM_2:Net_57\ : bit;
SIGNAL \PWM_2:Net_54\ : bit;
SIGNAL Net_2313 : bit;
SIGNAL Net_2392 : bit;
SIGNAL Net_2389 : bit;
SIGNAL \PWM_2:Net_114\ : bit;
SIGNAL tmpOE__pwm_a_net_0 : bit;
SIGNAL tmpFB_0__pwm_a_net_0 : bit;
SIGNAL tmpIO_0__pwm_a_net_0 : bit;
TERMINAL tmpSIOVREF__pwm_a_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pwm_a_net_0 : bit;
SIGNAL tmpOE__pwm_b_net_0 : bit;
SIGNAL tmpFB_0__pwm_b_net_0 : bit;
SIGNAL tmpIO_0__pwm_b_net_0 : bit;
TERMINAL tmpSIOVREF__pwm_b_net_0 : bit;
SIGNAL tmpINTERRUPT_0__pwm_b_net_0 : bit;
SIGNAL Net_2518 : bit;
SIGNAL \GPIO_Control_Reg:clk\ : bit;
SIGNAL \GPIO_Control_Reg:rst\ : bit;
SIGNAL Net_2803 : bit;
SIGNAL \GPIO_Control_Reg:control_out_0\ : bit;
SIGNAL Net_2806 : bit;
SIGNAL \GPIO_Control_Reg:control_out_1\ : bit;
SIGNAL Net_2808 : bit;
SIGNAL \GPIO_Control_Reg:control_out_2\ : bit;
SIGNAL Net_2810 : bit;
SIGNAL \GPIO_Control_Reg:control_out_3\ : bit;
SIGNAL Net_2796 : bit;
SIGNAL \GPIO_Control_Reg:control_out_4\ : bit;
SIGNAL Net_2797 : bit;
SIGNAL \GPIO_Control_Reg:control_out_5\ : bit;
SIGNAL Net_2798 : bit;
SIGNAL \GPIO_Control_Reg:control_out_6\ : bit;
SIGNAL Net_2799 : bit;
SIGNAL \GPIO_Control_Reg:control_out_7\ : bit;
SIGNAL \GPIO_Control_Reg:control_7\ : bit;
SIGNAL \GPIO_Control_Reg:control_6\ : bit;
SIGNAL \GPIO_Control_Reg:control_5\ : bit;
SIGNAL \GPIO_Control_Reg:control_4\ : bit;
SIGNAL \GPIO_Control_Reg:control_3\ : bit;
SIGNAL \GPIO_Control_Reg:control_2\ : bit;
SIGNAL \GPIO_Control_Reg:control_1\ : bit;
SIGNAL \GPIO_Control_Reg:control_0\ : bit;
SIGNAL tmpOE__GPIO_0_net_0 : bit;
SIGNAL Net_2804 : bit;
SIGNAL tmpIO_0__GPIO_0_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_0_net_0 : bit;
SIGNAL tmpOE__GPIO_3_net_0 : bit;
SIGNAL Net_2762 : bit;
SIGNAL tmpIO_0__GPIO_3_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_3_net_0 : bit;
SIGNAL tmpOE__GPIO_2_net_0 : bit;
SIGNAL Net_2761 : bit;
SIGNAL tmpIO_0__GPIO_2_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_2_net_0 : bit;
SIGNAL \GPIO_Status_Reg:status_0\ : bit;
SIGNAL \GPIO_Status_Reg:status_1\ : bit;
SIGNAL Net_2805 : bit;
SIGNAL \GPIO_Status_Reg:status_2\ : bit;
SIGNAL \GPIO_Status_Reg:status_3\ : bit;
SIGNAL \GPIO_Status_Reg:status_4\ : bit;
SIGNAL \GPIO_Status_Reg:status_5\ : bit;
SIGNAL \GPIO_Status_Reg:status_6\ : bit;
SIGNAL \GPIO_Status_Reg:status_7\ : bit;
SIGNAL tmpOE__GPIO_1_net_0 : bit;
SIGNAL tmpIO_0__GPIO_1_net_0 : bit;
TERMINAL tmpSIOVREF__GPIO_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__GPIO_1_net_0 : bit;
SIGNAL \I2C_2:sda_x_wire\ : bit;
SIGNAL \I2C_2:Net_643_4\ : bit;
SIGNAL \I2C_2:Net_697\ : bit;
SIGNAL \I2C_2:Net_643_5\ : bit;
SIGNAL \I2C_2:Net_970\ : bit;
SIGNAL \I2C_2:udb_clk\ : bit;
SIGNAL \I2C_2:bI2C_UDB:op_clk\ : bit;
SIGNAL \I2C_2:bI2C_UDB:control_7\ : bit;
SIGNAL \I2C_2:bI2C_UDB:control_6\ : bit;
SIGNAL \I2C_2:bI2C_UDB:control_5\ : bit;
SIGNAL \I2C_2:bI2C_UDB:control_4\ : bit;
SIGNAL \I2C_2:bI2C_UDB:control_3\ : bit;
SIGNAL \I2C_2:bI2C_UDB:control_2\ : bit;
SIGNAL \I2C_2:bI2C_UDB:control_1\ : bit;
SIGNAL \I2C_2:bI2C_UDB:control_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:status_6\ : bit;
SIGNAL \I2C_2:bI2C_UDB:status_5\ : bit;
SIGNAL \I2C_2:bI2C_UDB:status_4\ : bit;
SIGNAL \I2C_2:bI2C_UDB:status_3\ : bit;
SIGNAL \I2C_2:bI2C_UDB:status_2\ : bit;
SIGNAL \I2C_2:bI2C_UDB:status_1\ : bit;
SIGNAL \I2C_2:bI2C_UDB:status_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:sts_irq\ : bit;
SIGNAL \I2C_2:bI2C_UDB:cs_addr_shifter_2\ : bit;
SIGNAL \I2C_2:bI2C_UDB:cs_addr_shifter_1\ : bit;
ATTRIBUTE soft of \I2C_2:bI2C_UDB:cs_addr_shifter_1\:SIGNAL IS '1';
SIGNAL \I2C_2:bI2C_UDB:cs_addr_shifter_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:sda_in_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:Shifter:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:ce0\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:cl0\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:z0\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:z0\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:ff0\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:ce1\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:ce1\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:cl1\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:cl1\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:z1\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:z1\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:ff1\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:co_msb\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:cmsb\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:shift_data_out\ : bit;
SIGNAL \I2C_2:bI2C_UDB:Shifter:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:tx_reg_empty\ : bit;
SIGNAL \I2C_2:bI2C_UDB:address_match\ : bit;
SIGNAL \I2C_2:bI2C_UDB:Shifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:so_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Shifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Shifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:cs_addr_clkgen_2\ : bit;
SIGNAL \I2C_2:bI2C_UDB:cs_addr_clkgen_1\ : bit;
SIGNAL \I2C_2:bI2C_UDB:cs_addr_clkgen_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:ce0\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:ce0\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:cl0\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:cl0\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:clkgen_tc\ : bit;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:ff0\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:ff0\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:clkgen_ce1\ : bit;
SIGNAL \I2C_2:bI2C_UDB:clkgen_cl1\ : bit;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:z1\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:z1\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:ff1\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:ff1\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:ov_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:ov_msb\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:co_msb\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:co_msb\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:cmsb\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:cmsb\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:so\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:so\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:ce0_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:cl0_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:z0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:z0_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:ff0_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:ce1_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:cl1_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:z1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:z1_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:ff1_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:co_msb_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:cmsb_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:so_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:so_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:Master:ClkGen:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:ctrl_start_gen\ : bit;
SIGNAL \I2C_2:bI2C_UDB:ctrl_stop_gen\ : bit;
SIGNAL \I2C_2:bI2C_UDB:ctrl_restart_gen\ : bit;
SIGNAL \I2C_2:bI2C_UDB:ctrl_nack\ : bit;
SIGNAL \I2C_2:bI2C_UDB:ctrl_hw_addr_en\ : bit;
SIGNAL \I2C_2:bI2C_UDB:ctrl_transmit\ : bit;
SIGNAL \I2C_2:bI2C_UDB:ctrl_master_en\ : bit;
SIGNAL \I2C_2:bI2C_UDB:ctrl_slave_en\ : bit;
SIGNAL \I2C_2:bI2C_UDB:stop_detect\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_state_4\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_state_3\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_state_2\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_state_1\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_state_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_address_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:master_mode_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_lrb_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_byte_complete_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:scl_in_reg\ : bit;
SIGNAL \I2C_2:Net_1109_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:scl_in_last_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:scl_in_last2_reg\ : bit;
SIGNAL \I2C_2:Net_1109_1\ : bit;
SIGNAL \I2C_2:bI2C_UDB:sda_in_last_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:sda_in_last2_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:sda_went_low\ : bit;
SIGNAL \I2C_2:bI2C_UDB:sda_went_high\ : bit;
SIGNAL \I2C_2:bI2C_UDB:scl_went_low\ : bit;
SIGNAL \I2C_2:bI2C_UDB:scl_went_high\ : bit;
SIGNAL \I2C_2:bI2C_UDB:start_detect\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_reset\ : bit;
SIGNAL \I2C_2:bI2C_UDB:clkgen_tc1_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:bus_busy\ : bit;
SIGNAL \I2C_2:bI2C_UDB:lost_arb_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:lost_arb2_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:cnt_reset\ : bit;
ATTRIBUTE soft of \I2C_2:bI2C_UDB:cnt_reset\:SIGNAL IS '1';
SIGNAL \I2C_2:bI2C_UDB:clkgen_tc2_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_load_dummy\ : bit;
SIGNAL \I2C_2:bI2C_UDB:contention\ : bit;
SIGNAL \I2C_2:bI2C_UDB:txdata\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \I2C_2:bI2C_UDB:contention1_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:lost_arb\ : bit;
SIGNAL \I2C_2:bI2C_UDB:bus_busy_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:rxdata\ : bit;
SIGNAL \I2C_2:bI2C_UDB:stalled\ : bit;
SIGNAL \I2C_2:bI2C_UDB:clk_eq_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \I2C_2:Net_643_3\ : bit;
SIGNAL \I2C_2:bI2C_UDB:clkgen_en\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_shift_en\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:newa_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:newb_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:dataa_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:datab_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xeq\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xneq\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xlt\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xlte\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xgt\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:g1:a0:xgte\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:lt\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:genblk6:MODULE_3:lt\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:eq\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:genblk6:MODULE_3:eq\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:gt\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:genblk6:MODULE_3:gt\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:gte\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:genblk6:MODULE_3:gte\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_3:lte\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:genblk6:MODULE_3:lte\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:newa_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:newb_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:dataa_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:datab_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xneq\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xlt\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xlte\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xgt\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xgte\ : bit;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:lt\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:genblk6:MODULE_4:lt\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:gt\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:genblk6:MODULE_4:gt\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:gte\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:genblk6:MODULE_4:gte\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:lte\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:genblk6:MODULE_4:lte\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:genblk6:MODULE_4:neq\ : bit;
ATTRIBUTE port_state_att of \I2C_2:bI2C_UDB:genblk6:MODULE_4:neq\:SIGNAL IS 2;
SIGNAL \I2C_2:bI2C_UDB:m_scl_out_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_sda_out_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:slave_rst_reg\ : bit;
SIGNAL \I2C_2:bI2C_UDB:master_rst_reg\ : bit;
SIGNAL \I2C_2:scl_x_wire\ : bit;
SIGNAL \I2C_2:Net_969\ : bit;
SIGNAL \I2C_2:Net_968\ : bit;
SIGNAL Net_2830 : bit;
SIGNAL \I2C_2:Net_973\ : bit;
SIGNAL \I2C_2:bus_clk\ : bit;
SIGNAL Net_2831 : bit;
SIGNAL \I2C_2:Net_974\ : bit;
SIGNAL \I2C_2:scl_yfb\ : bit;
SIGNAL \I2C_2:sda_yfb\ : bit;
SIGNAL \I2C_2:tmpOE__Bufoe_scl_net_0\ : bit;
SIGNAL \I2C_2:tmpOE__Bufoe_sda_net_0\ : bit;
SIGNAL \I2C_2:timeout_clk\ : bit;
SIGNAL Net_2836 : bit;
SIGNAL \I2C_2:Net_975\ : bit;
SIGNAL Net_2834 : bit;
SIGNAL Net_2835 : bit;
SIGNAL tmpOE__SDA_1_net_0 : bit;
SIGNAL tmpFB_0__SDA_1_net_0 : bit;
TERMINAL tmpSIOVREF__SDA_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SDA_1_net_0 : bit;
SIGNAL tmpOE__SCL_1_net_0 : bit;
SIGNAL tmpFB_0__SCL_1_net_0 : bit;
TERMINAL tmpSIOVREF__SCL_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__SCL_1_net_0 : bit;
SIGNAL Net_25D : bit;
SIGNAL \SPIM_1:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:state_0\\D\ : bit;
SIGNAL Net_1066D : bit;
SIGNAL \SPIM_1:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM_1:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \GlitchFilter_1:state_0\\D\ : bit;
SIGNAL \SPIS:BSPIS:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIS:BSPIS:mosi_buf_overrun_fin\\D\ : bit;
SIGNAL \SPIS:BSPIS:mosi_tmp\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:sda_in_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_state_4\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_state_3\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_state_2\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_state_1\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_state_0\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_address_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:master_mode_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_lrb_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_byte_complete_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:scl_in_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:scl_in_last_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:scl_in_last2_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:sda_in_last_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:sda_in_last2_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:clkgen_tc1_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:lost_arb_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:lost_arb2_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:clkgen_tc2_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:contention1_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:bus_busy_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:clk_eq_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_scl_out_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:m_sda_out_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:slave_rst_reg\\D\ : bit;
SIGNAL \I2C_1:bI2C_UDB:master_rst_reg\\D\ : bit;
SIGNAL Net_2162D : bit;
SIGNAL \SPIM_2:BSPIM:so_send_reg\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_reg\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:state_2\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:state_1\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:state_0\\D\ : bit;
SIGNAL Net_2163D : bit;
SIGNAL \SPIM_2:BSPIM:mosi_pre_reg\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:load_cond\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:dpcounter_one_reg\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:mosi_from_dp_reg\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:ld_ident\\D\ : bit;
SIGNAL \SPIM_2:BSPIM:cnt_enable\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:sda_in_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_state_4\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_state_3\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_state_2\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_state_1\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_state_0\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_address_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:master_mode_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_lrb_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_byte_complete_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:scl_in_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:scl_in_last_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:scl_in_last2_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:sda_in_last_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:sda_in_last2_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:clkgen_tc1_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:lost_arb_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:lost_arb2_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:clkgen_tc2_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:contention1_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:bus_busy_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:clk_eq_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_scl_out_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:m_sda_out_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:slave_rst_reg\\D\ : bit;
SIGNAL \I2C_2:bI2C_UDB:master_rst_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__MISO_1_net_0 <=  ('1') ;

\SPIM_1:BSPIM:load_rx_data\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\));

\SPIM_1:BSPIM:load_cond\\D\ <= ((not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (\SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_3\ and \SPIM_1:BSPIM:load_cond\)
	OR (\SPIM_1:BSPIM:count_4\ and \SPIM_1:BSPIM:load_cond\));

\SPIM_1:BSPIM:tx_status_0\ <= ((not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:tx_status_4\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:rx_status_6\ <= ((not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:rx_status_4\));

\SPIM_1:BSPIM:state_2\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_2\ and not \SPIM_1:BSPIM:count_0\ and not \SPIM_1:BSPIM:ld_ident\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_4\ and not \SPIM_1:BSPIM:count_3\ and not \SPIM_1:BSPIM:count_1\ and not \SPIM_1:BSPIM:tx_status_1\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:state_1\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_1\ and not \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:state_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:count_1\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:ld_ident\)
	OR (\SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:tx_status_1\)
	OR (not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (\SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_3\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:count_4\));

\SPIM_1:BSPIM:state_0\\D\ <= ((not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:tx_status_1\)
	OR (\SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\));

Net_1066D <= ((not \SPIM_1:BSPIM:state_0\ and Net_1066)
	OR (not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\)
	OR (\SPIM_1:BSPIM:state_1\ and Net_1066));

\SPIM_1:BSPIM:cnt_enable\\D\ <= ((not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (\SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:cnt_enable\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:cnt_enable\));

\SPIM_1:BSPIM:mosi_reg\\D\ <= ((not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:mosi_from_dp\)
	OR (\SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:mosi_from_dp\)
	OR (not \SPIM_1:BSPIM:state_2\ and Net_23 and \SPIM_1:BSPIM:state_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\ and \SPIM_1:BSPIM:count_0\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\ and \SPIM_1:BSPIM:count_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\ and \SPIM_1:BSPIM:count_3\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:mosi_from_dp\ and \SPIM_1:BSPIM:count_4\));

Net_25D <= ((not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\)
	OR (Net_25 and \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:state_0\));

\SPIM_1:BSPIM:ld_ident\\D\ <= ((not \SPIM_1:BSPIM:state_1\ and not \SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:state_2\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:count_0\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_2\ and not \SPIM_1:BSPIM:count_1\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:count_2\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:count_3\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_2\ and \SPIM_1:BSPIM:count_4\ and \SPIM_1:BSPIM:ld_ident\)
	OR (\SPIM_1:BSPIM:state_0\ and \SPIM_1:BSPIM:ld_ident\)
	OR (not \SPIM_1:BSPIM:state_1\ and \SPIM_1:BSPIM:ld_ident\));

Net_333 <= (not \Comp_1:Net_1\);

\GlitchFilter_1:state_0\\D\ <= ((not \GlitchFilter_1:counter_done_0\ and Net_2134)
	OR (Net_862 and \GlitchFilter_1:counter_done_0\));

Net_1536 <= (Net_1005_0
	OR Net_1005_1
	OR Net_1066);

Net_1579 <= (not Net_1005_0
	OR Net_1005_1
	OR Net_1066);

Net_1196 <= (Net_1005_0
	OR not Net_1005_1
	OR Net_1066);

\SPIS:BSPIS:tx_load\ <= ((not \SPIS:BSPIS:count_3\ and not \SPIS:BSPIS:count_2\ and not \SPIS:BSPIS:count_1\ and \SPIS:BSPIS:count_0\));

\SPIS:BSPIS:byte_complete\ <= ((not \SPIS:BSPIS:dpcounter_one_reg\ and \SPIS:BSPIS:dpcounter_one_fin\));

\SPIS:BSPIS:rx_buf_overrun\ <= ((not \SPIS:BSPIS:mosi_buf_overrun_fin\ and \SPIS:BSPIS:mosi_buf_overrun_reg\));

\SPIS:BSPIS:dp_clk_src\ <= (not Net_2202);

Net_2000 <= ((not Net_1876 and \SPIS:BSPIS:miso_from_dp\));

\SPIS:BSPIS:mosi_buf_overrun\ <= ((not \SPIS:BSPIS:count_3\ and not \SPIS:BSPIS:count_2\ and not \SPIS:BSPIS:count_1\ and \SPIS:BSPIS:dpMOSI_fifo_full\ and \SPIS:BSPIS:count_0\));

\SPIS:BSPIS:tx_status_0\ <= ((not \SPIS:BSPIS:dpcounter_one_reg\ and \SPIS:BSPIS:dpcounter_one_fin\ and \SPIS:BSPIS:miso_tx_empty_reg_fin\));

\SPIS:BSPIS:rx_status_4\ <= (not \SPIS:BSPIS:dpMOSI_fifo_not_empty\);

\SPIS:BSPIS:mosi_to_dp\ <= ((not \SPIS:BSPIS:count_3\ and not \SPIS:BSPIS:count_2\ and not \SPIS:BSPIS:count_1\ and Net_2200 and \SPIS:BSPIS:count_0\)
	OR (not \SPIS:BSPIS:count_0\ and \SPIS:BSPIS:mosi_tmp\)
	OR (\SPIS:BSPIS:count_1\ and \SPIS:BSPIS:mosi_tmp\)
	OR (\SPIS:BSPIS:count_2\ and \SPIS:BSPIS:mosi_tmp\)
	OR (\SPIS:BSPIS:count_3\ and \SPIS:BSPIS:mosi_tmp\));

\I2C_1:bI2C_UDB:status_5\ <= ((not \I2C_1:bI2C_UDB:sda_in_last2_reg\ and \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last_reg\));

\I2C_1:bI2C_UDB:status_4\ <= (\I2C_1:bI2C_UDB:m_state_0\
	OR \I2C_1:bI2C_UDB:m_state_1\
	OR \I2C_1:bI2C_UDB:m_state_2\
	OR \I2C_1:bI2C_UDB:m_state_3\
	OR \I2C_1:bI2C_UDB:m_state_4\);

\I2C_1:bI2C_UDB:m_state_4\\D\ <= ((not \I2C_1:bI2C_UDB:control_6\ and not \I2C_1:bI2C_UDB:control_5\ and not \I2C_1:bI2C_UDB:control_2\ and not \I2C_1:bI2C_UDB:tx_reg_empty\ and not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_reset\ and not \I2C_1:bI2C_UDB:lost_arb_reg\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and not \I2C_1:bI2C_UDB:lost_arb_reg\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:lost_arb2_reg\)
	OR (not \I2C_1:bI2C_UDB:control_4\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_4\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_4\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_4\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_4\)
	OR (not \I2C_1:bI2C_UDB:m_reset\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_4\));

\I2C_1:bI2C_UDB:m_state_3\\D\ <= ((not \I2C_1:bI2C_UDB:control_6\ and not \I2C_1:bI2C_UDB:control_5\ and not \I2C_1:bI2C_UDB:tx_reg_empty\ and not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_reset\ and not \I2C_1:bI2C_UDB:lost_arb_reg\ and \I2C_1:bI2C_UDB:control_2\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and not \I2C_1:bI2C_UDB:lost_arb_reg\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_reset\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_3\));

\I2C_1:bI2C_UDB:m_state_2\\D\ <= ((not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_reset\ and not \I2C_1:bI2C_UDB:lost_arb2_reg\ and \I2C_1:bI2C_UDB:control_4\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_reset\ and not \I2C_1:bI2C_UDB:lost_arb_reg\ and \I2C_1:bI2C_UDB:control_5\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_reset\ and not \I2C_1:bI2C_UDB:lost_arb_reg\ and \I2C_1:bI2C_UDB:control_6\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_2\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_2\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_2\)
	OR (not \I2C_1:bI2C_UDB:m_reset\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_2\));

\I2C_1:bI2C_UDB:m_state_1\\D\ <= ((not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_1\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_1\)
	OR (not \I2C_1:bI2C_UDB:m_reset\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_1\));

\I2C_1:bI2C_UDB:m_state_0\\D\ <= ((not \I2C_1:bI2C_UDB:control_5\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and not \I2C_1:bI2C_UDB:lost_arb2_reg\ and \I2C_1:bI2C_UDB:control_4\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:control_7\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_reset\ and not \I2C_1:bI2C_UDB:lost_arb_reg\ and \I2C_1:bI2C_UDB:control_6\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\)
	OR (not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_0\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_0\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_reset\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_0\));

\I2C_1:bI2C_UDB:clkgen_tc1_reg\\D\ <= (\I2C_1:bI2C_UDB:cnt_reset\
	OR \I2C_1:bI2C_UDB:m_reset\
	OR \I2C_1:bI2C_UDB:clkgen_tc\);

\I2C_1:bI2C_UDB:clkgen_tc2_reg\\D\ <= (\I2C_1:bI2C_UDB:clkgen_tc1_reg\
	OR \I2C_1:bI2C_UDB:m_reset\);

\I2C_1:bI2C_UDB:m_byte_complete_reg\\D\ <= ((not \I2C_1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\)
	OR (not \I2C_1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:status_0\));

\I2C_1:bI2C_UDB:master_mode_reg\\D\ <= ((not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\)
	OR (not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:status_2\ and \I2C_1:bI2C_UDB:m_state_2\)
	OR (not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:status_2\ and \I2C_1:bI2C_UDB:m_state_0\)
	OR (not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:status_2\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:status_2\ and \I2C_1:bI2C_UDB:m_state_4\)
	OR (not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:status_2\ and \I2C_1:bI2C_UDB:m_state_1\));

\I2C_1:bI2C_UDB:m_lrb_reg\\D\ <= ((not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:Net_1109_1\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_reset\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:status_1\)
	OR (not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:status_1\)
	OR (not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:status_1\ and \I2C_1:bI2C_UDB:m_state_1\)
	OR (not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:status_1\ and \I2C_1:bI2C_UDB:m_state_2\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:status_1\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:status_1\));

\I2C_1:bI2C_UDB:contention1_reg\\D\ <= ((not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:sda_in_reg\ and not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:sda_x_wire\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:sda_x_wire\ and not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:sda_in_reg\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\));

\I2C_1:bI2C_UDB:lost_arb_reg\\D\ <= ((not \I2C_1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:lost_arb_reg\));

\I2C_1:bI2C_UDB:bus_busy_reg\\D\ <= ((not \I2C_1:bI2C_UDB:sda_in_last_reg\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last2_reg\)
	OR (not \I2C_1:bI2C_UDB:scl_in_last2_reg\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_1:bI2C_UDB:scl_in_last_reg\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:sda_in_last2_reg\ and \I2C_1:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_1:bI2C_UDB:sda_in_last_reg\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:bus_busy_reg\));

\I2C_1:bI2C_UDB:m_address_reg\\D\ <= ((not \I2C_1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\)
	OR (not \I2C_1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:status_3\ and \I2C_1:bI2C_UDB:m_state_2\)
	OR (not \I2C_1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:status_3\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:status_3\ and \I2C_1:bI2C_UDB:m_state_4\)
	OR (not \I2C_1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:status_3\ and \I2C_1:bI2C_UDB:m_state_0\)
	OR (not \I2C_1:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_1:bI2C_UDB:m_reset\ and \I2C_1:bI2C_UDB:status_3\ and \I2C_1:bI2C_UDB:m_state_1\));

\I2C_1:bI2C_UDB:cnt_reset\ <= ((not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\)
	OR (not \I2C_1:bI2C_UDB:scl_in_reg\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:Net_643_3\));

\I2C_1:bI2C_UDB:cs_addr_clkgen_1\ <= (\I2C_1:bI2C_UDB:cnt_reset\
	OR \I2C_1:bI2C_UDB:clkgen_tc\);

\I2C_1:bI2C_UDB:cs_addr_clkgen_0\ <= ((\I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:clk_eq_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:clk_eq_reg\));

\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\ <= ((not \I2C_1:Net_1109_0\ and not \I2C_1:Net_643_3\)
	OR (\I2C_1:Net_1109_0\ and \I2C_1:Net_643_3\));

\I2C_1:bI2C_UDB:m_scl_out_reg\\D\ <= ((not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:cnt_reset\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:clkgen_tc1_reg\ and not \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_0\ and not \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:cnt_reset\ and \I2C_1:bI2C_UDB:clkgen_cl1\ and \I2C_1:bI2C_UDB:m_state_3\)
	OR (not \I2C_1:bI2C_UDB:cnt_reset\ and \I2C_1:bI2C_UDB:clkgen_cl1\ and \I2C_1:bI2C_UDB:m_state_4\)
	OR (not \I2C_1:bI2C_UDB:m_state_1\ and not \I2C_1:bI2C_UDB:cnt_reset\ and \I2C_1:bI2C_UDB:clkgen_cl1\)
	OR (not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:cnt_reset\ and \I2C_1:bI2C_UDB:clkgen_cl1\)
	OR \I2C_1:bI2C_UDB:m_reset\);

\I2C_1:bI2C_UDB:m_sda_out_reg\\D\ <= ((not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:shift_data_out\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_2\ and not \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_1:bI2C_UDB:clkgen_tc2_reg\ and \I2C_1:sda_x_wire\)
	OR (\I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:lost_arb_reg\ and \I2C_1:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_1:bI2C_UDB:control_4\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and not \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:clkgen_tc2_reg\)
	OR \I2C_1:bI2C_UDB:m_reset\);

\I2C_1:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_0\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_1\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_2\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_1:bI2C_UDB:tx_reg_empty\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:clkgen_tc1_reg\));

\I2C_1:bI2C_UDB:cs_addr_shifter_0\ <= ((not \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:cnt_reset\)
	OR (not \I2C_1:bI2C_UDB:m_state_3\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_4\)
	OR (not \I2C_1:bI2C_UDB:m_state_4\ and \I2C_1:bI2C_UDB:clkgen_tc\ and \I2C_1:bI2C_UDB:m_state_3\));

\I2C_1:bI2C_UDB:slave_rst_reg\\D\ <= ((not \I2C_1:bI2C_UDB:sda_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_reg\ and \I2C_1:bI2C_UDB:scl_in_last_reg\ and \I2C_1:bI2C_UDB:scl_in_last2_reg\ and \I2C_1:bI2C_UDB:sda_in_last2_reg\)
	OR not \I2C_1:bI2C_UDB:control_0\);

\I2C_1:bI2C_UDB:master_rst_reg\\D\ <= (not \I2C_1:bI2C_UDB:control_1\);

\SPIM_2:BSPIM:load_rx_data\ <= ((not \SPIM_2:BSPIM:count_4\ and not \SPIM_2:BSPIM:count_3\ and not \SPIM_2:BSPIM:count_2\ and not \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:count_0\));

\SPIM_2:BSPIM:load_cond\\D\ <= ((not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_2\)
	OR (\SPIM_2:BSPIM:count_0\ and \SPIM_2:BSPIM:load_cond\)
	OR (\SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:load_cond\)
	OR (\SPIM_2:BSPIM:count_2\ and \SPIM_2:BSPIM:load_cond\)
	OR (\SPIM_2:BSPIM:count_3\ and \SPIM_2:BSPIM:load_cond\)
	OR (\SPIM_2:BSPIM:count_4\ and \SPIM_2:BSPIM:load_cond\));

\SPIM_2:BSPIM:tx_status_0\ <= ((not \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_0\));

\SPIM_2:BSPIM:tx_status_4\ <= ((not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\));

\SPIM_2:BSPIM:rx_status_6\ <= ((not \SPIM_2:BSPIM:count_4\ and not \SPIM_2:BSPIM:count_3\ and not \SPIM_2:BSPIM:count_2\ and not \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:count_0\ and \SPIM_2:BSPIM:rx_status_4\));

\SPIM_2:BSPIM:state_2\\D\ <= ((not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and not \SPIM_2:BSPIM:count_4\ and not \SPIM_2:BSPIM:count_3\ and not \SPIM_2:BSPIM:count_2\ and not \SPIM_2:BSPIM:count_0\ and not \SPIM_2:BSPIM:ld_ident\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:count_1\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:count_4\ and not \SPIM_2:BSPIM:count_3\ and not \SPIM_2:BSPIM:count_1\ and not \SPIM_2:BSPIM:tx_status_1\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:count_2\ and \SPIM_2:BSPIM:count_0\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\));

\SPIM_2:BSPIM:state_1\\D\ <= ((not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:count_0\)
	OR (\SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:count_1\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:count_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:count_2\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:count_2\ and not \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:state_1\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:ld_ident\)
	OR (\SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:tx_status_1\)
	OR (not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_2\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\)
	OR (\SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:count_3\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:count_4\));

\SPIM_2:BSPIM:state_0\\D\ <= ((not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and not \SPIM_2:BSPIM:tx_status_1\)
	OR (\SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\)
	OR (not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_2\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\));

Net_2163D <= ((not \SPIM_2:BSPIM:state_0\ and Net_2163)
	OR (not \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_0\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\)
	OR (not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\)
	OR (\SPIM_2:BSPIM:state_1\ and Net_2163));

\SPIM_2:BSPIM:cnt_enable\\D\ <= ((not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:cnt_enable\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\)
	OR (\SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:cnt_enable\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:cnt_enable\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:cnt_enable\));

\SPIM_2:BSPIM:mosi_reg\\D\ <= ((not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:mosi_from_dp\)
	OR (\SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:mosi_from_dp\)
	OR (not \SPIM_2:BSPIM:state_2\ and Net_2161 and \SPIM_2:BSPIM:state_0\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:mosi_from_dp\ and \SPIM_2:BSPIM:ld_ident\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:mosi_from_dp\ and \SPIM_2:BSPIM:count_0\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and not \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:mosi_from_dp\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:mosi_from_dp\ and \SPIM_2:BSPIM:count_2\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:mosi_from_dp\ and \SPIM_2:BSPIM:count_3\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:mosi_from_dp\ and \SPIM_2:BSPIM:count_4\));

Net_2162D <= ((Net_2162 and \SPIM_2:BSPIM:state_2\)
	OR not \SPIM_2:BSPIM:state_0\
	OR not \SPIM_2:BSPIM:state_1\);

\SPIM_2:BSPIM:ld_ident\\D\ <= ((not \SPIM_2:BSPIM:state_1\ and not \SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:state_2\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:count_0\ and \SPIM_2:BSPIM:ld_ident\)
	OR (not \SPIM_2:BSPIM:state_2\ and not \SPIM_2:BSPIM:count_1\ and \SPIM_2:BSPIM:ld_ident\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:count_2\ and \SPIM_2:BSPIM:ld_ident\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:count_3\ and \SPIM_2:BSPIM:ld_ident\)
	OR (not \SPIM_2:BSPIM:state_2\ and \SPIM_2:BSPIM:count_4\ and \SPIM_2:BSPIM:ld_ident\)
	OR (\SPIM_2:BSPIM:state_0\ and \SPIM_2:BSPIM:ld_ident\)
	OR (not \SPIM_2:BSPIM:state_1\ and \SPIM_2:BSPIM:ld_ident\));

Net_2169 <= (Net_2180_0
	OR Net_2180_1
	OR Net_2163);

Net_2186 <= (not Net_2180_0
	OR Net_2180_1
	OR Net_2163);

Net_2187 <= (Net_2180_0
	OR not Net_2180_1
	OR Net_2163);

Net_2214 <= (not Net_1876);

\I2C_2:bI2C_UDB:status_5\ <= ((not \I2C_2:bI2C_UDB:sda_in_last2_reg\ and \I2C_2:bI2C_UDB:scl_in_reg\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:bI2C_UDB:scl_in_last2_reg\ and \I2C_2:bI2C_UDB:sda_in_last_reg\));

\I2C_2:bI2C_UDB:status_4\ <= (\I2C_2:bI2C_UDB:m_state_0\
	OR \I2C_2:bI2C_UDB:m_state_1\
	OR \I2C_2:bI2C_UDB:m_state_2\
	OR \I2C_2:bI2C_UDB:m_state_3\
	OR \I2C_2:bI2C_UDB:m_state_4\);

\I2C_2:bI2C_UDB:m_state_4\\D\ <= ((not \I2C_2:bI2C_UDB:control_6\ and not \I2C_2:bI2C_UDB:control_5\ and not \I2C_2:bI2C_UDB:control_2\ and not \I2C_2:bI2C_UDB:tx_reg_empty\ and not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_reset\ and not \I2C_2:bI2C_UDB:lost_arb_reg\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and not \I2C_2:bI2C_UDB:lost_arb_reg\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:lost_arb2_reg\)
	OR (not \I2C_2:bI2C_UDB:control_4\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_4\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_4\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_4\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_4\)
	OR (not \I2C_2:bI2C_UDB:m_reset\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_4\));

\I2C_2:bI2C_UDB:m_state_3\\D\ <= ((not \I2C_2:bI2C_UDB:control_6\ and not \I2C_2:bI2C_UDB:control_5\ and not \I2C_2:bI2C_UDB:tx_reg_empty\ and not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_reset\ and not \I2C_2:bI2C_UDB:lost_arb_reg\ and \I2C_2:bI2C_UDB:control_2\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and not \I2C_2:bI2C_UDB:lost_arb_reg\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_reset\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_3\));

\I2C_2:bI2C_UDB:m_state_2\\D\ <= ((not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_reset\ and not \I2C_2:bI2C_UDB:lost_arb2_reg\ and \I2C_2:bI2C_UDB:control_4\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_reset\ and not \I2C_2:bI2C_UDB:lost_arb_reg\ and \I2C_2:bI2C_UDB:control_5\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:m_state_0\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_reset\ and not \I2C_2:bI2C_UDB:lost_arb_reg\ and \I2C_2:bI2C_UDB:control_6\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:m_state_0\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_2\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_2\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_1\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:m_state_2\)
	OR (not \I2C_2:bI2C_UDB:m_reset\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_2\));

\I2C_2:bI2C_UDB:m_state_1\\D\ <= ((not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_1\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_1\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:m_state_1\)
	OR (not \I2C_2:bI2C_UDB:m_reset\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_1\));

\I2C_2:bI2C_UDB:m_state_0\\D\ <= ((not \I2C_2:bI2C_UDB:control_5\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and not \I2C_2:bI2C_UDB:lost_arb2_reg\ and \I2C_2:bI2C_UDB:control_4\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:control_7\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_reset\ and not \I2C_2:bI2C_UDB:lost_arb_reg\ and \I2C_2:bI2C_UDB:control_6\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:m_state_0\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:m_state_0\)
	OR (not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_0\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_0\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_reset\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_0\));

\I2C_2:bI2C_UDB:clkgen_tc1_reg\\D\ <= (\I2C_2:bI2C_UDB:cnt_reset\
	OR \I2C_2:bI2C_UDB:m_reset\
	OR \I2C_2:bI2C_UDB:clkgen_tc\);

\I2C_2:bI2C_UDB:clkgen_tc2_reg\\D\ <= (\I2C_2:bI2C_UDB:clkgen_tc1_reg\
	OR \I2C_2:bI2C_UDB:m_reset\);

\I2C_2:bI2C_UDB:m_byte_complete_reg\\D\ <= ((not \I2C_2:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_1\)
	OR (not \I2C_2:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:status_0\));

\I2C_2:bI2C_UDB:master_mode_reg\\D\ <= ((not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:m_state_0\)
	OR (not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:status_2\ and \I2C_2:bI2C_UDB:m_state_2\)
	OR (not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:status_2\ and \I2C_2:bI2C_UDB:m_state_0\)
	OR (not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:status_2\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:status_2\ and \I2C_2:bI2C_UDB:m_state_4\)
	OR (not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:status_2\ and \I2C_2:bI2C_UDB:m_state_1\));

\I2C_2:bI2C_UDB:m_lrb_reg\\D\ <= ((not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:Net_1109_1\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_reset\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:status_1\)
	OR (not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:status_1\)
	OR (not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:status_1\ and \I2C_2:bI2C_UDB:m_state_1\)
	OR (not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:status_1\ and \I2C_2:bI2C_UDB:m_state_2\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:status_1\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:status_1\));

\I2C_2:bI2C_UDB:contention1_reg\\D\ <= ((not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:bI2C_UDB:sda_in_reg\ and not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:sda_x_wire\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:sda_x_wire\ and not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:sda_in_reg\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\));

\I2C_2:bI2C_UDB:lost_arb_reg\\D\ <= ((not \I2C_2:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:lost_arb_reg\));

\I2C_2:bI2C_UDB:bus_busy_reg\\D\ <= ((not \I2C_2:bI2C_UDB:sda_in_last_reg\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:scl_in_reg\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:bI2C_UDB:scl_in_last2_reg\ and \I2C_2:bI2C_UDB:sda_in_last2_reg\)
	OR (not \I2C_2:bI2C_UDB:scl_in_last2_reg\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_2:bI2C_UDB:scl_in_last_reg\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:sda_in_last2_reg\ and \I2C_2:bI2C_UDB:bus_busy_reg\)
	OR (not \I2C_2:bI2C_UDB:sda_in_last_reg\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:bus_busy_reg\));

\I2C_2:bI2C_UDB:m_address_reg\\D\ <= ((not \I2C_2:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:m_state_0\)
	OR (not \I2C_2:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:status_3\ and \I2C_2:bI2C_UDB:m_state_2\)
	OR (not \I2C_2:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:status_3\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:status_3\ and \I2C_2:bI2C_UDB:m_state_4\)
	OR (not \I2C_2:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:status_3\ and \I2C_2:bI2C_UDB:m_state_0\)
	OR (not \I2C_2:bI2C_UDB:cs_addr_shifter_1\ and not \I2C_2:bI2C_UDB:m_reset\ and \I2C_2:bI2C_UDB:status_3\ and \I2C_2:bI2C_UDB:m_state_1\));

\I2C_2:bI2C_UDB:cnt_reset\ <= ((not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\)
	OR (not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\)
	OR (not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\)
	OR (not \I2C_2:bI2C_UDB:scl_in_reg\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:Net_643_3\));

\I2C_2:bI2C_UDB:cs_addr_clkgen_1\ <= (\I2C_2:bI2C_UDB:cnt_reset\
	OR \I2C_2:bI2C_UDB:clkgen_tc\);

\I2C_2:bI2C_UDB:cs_addr_clkgen_0\ <= ((\I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:clk_eq_reg\)
	OR (\I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:clk_eq_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:clk_eq_reg\));

\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\ <= ((not \I2C_2:Net_1109_0\ and not \I2C_2:Net_643_3\)
	OR (\I2C_2:Net_1109_0\ and \I2C_2:Net_643_3\));

\I2C_2:bI2C_UDB:m_scl_out_reg\\D\ <= ((not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:cnt_reset\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:clkgen_tc1_reg\ and not \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_0\ and not \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:bI2C_UDB:cnt_reset\ and \I2C_2:bI2C_UDB:clkgen_cl1\ and \I2C_2:bI2C_UDB:m_state_3\)
	OR (not \I2C_2:bI2C_UDB:cnt_reset\ and \I2C_2:bI2C_UDB:clkgen_cl1\ and \I2C_2:bI2C_UDB:m_state_4\)
	OR (not \I2C_2:bI2C_UDB:m_state_1\ and not \I2C_2:bI2C_UDB:cnt_reset\ and \I2C_2:bI2C_UDB:clkgen_cl1\)
	OR (not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:cnt_reset\ and \I2C_2:bI2C_UDB:clkgen_cl1\)
	OR \I2C_2:bI2C_UDB:m_reset\);

\I2C_2:bI2C_UDB:m_sda_out_reg\\D\ <= ((not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:shift_data_out\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_2\ and not \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_2:bI2C_UDB:clkgen_tc2_reg\ and \I2C_2:sda_x_wire\)
	OR (\I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:lost_arb_reg\ and \I2C_2:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_2:bI2C_UDB:control_4\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:clkgen_tc2_reg\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and not \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clkgen_tc2_reg\)
	OR (\I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:clkgen_tc2_reg\)
	OR \I2C_2:bI2C_UDB:m_reset\);

\I2C_2:bI2C_UDB:cs_addr_shifter_1\ <= ((not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_0\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_1\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_2\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\)
	OR (not \I2C_2:bI2C_UDB:tx_reg_empty\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:clkgen_tc1_reg\));

\I2C_2:bI2C_UDB:cs_addr_shifter_0\ <= ((not \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:cnt_reset\)
	OR (not \I2C_2:bI2C_UDB:m_state_3\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_4\)
	OR (not \I2C_2:bI2C_UDB:m_state_4\ and \I2C_2:bI2C_UDB:clkgen_tc\ and \I2C_2:bI2C_UDB:m_state_3\));

\I2C_2:bI2C_UDB:slave_rst_reg\\D\ <= ((not \I2C_2:bI2C_UDB:sda_in_last_reg\ and \I2C_2:bI2C_UDB:scl_in_reg\ and \I2C_2:bI2C_UDB:scl_in_last_reg\ and \I2C_2:bI2C_UDB:scl_in_last2_reg\ and \I2C_2:bI2C_UDB:sda_in_last2_reg\)
	OR not \I2C_2:bI2C_UDB:control_0\);

\I2C_2:bI2C_UDB:master_rst_reg\\D\ <= (not \I2C_2:bI2C_UDB:control_1\);

MISO_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"452a650e-a086-4d79-a725-9b2b19a037ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_19,
		analog=>(open),
		io=>(tmpIO_0__MISO_1_net_0),
		siovref=>(tmpSIOVREF__MISO_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_1_net_0);
SCLK_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83b2fde2-60ad-45b6-9e5c-cb3baa6e3f9a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_25,
		fb=>(tmpFB_0__SCLK_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCLK_1_net_0),
		siovref=>(tmpSIOVREF__SCLK_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCLK_1_net_0);
MOSI_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b5926c6b-d481-45d2-9c1a-65e20d4154e6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_23,
		fb=>(tmpFB_0__MOSI_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOSI_1_net_0),
		siovref=>(tmpSIOVREF__MOSI_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_1_net_0);
\SPIM_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"15cb15b3-05f2-49b1-a67e-9f121bc62871/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIM_1:Net_276\,
		dig_domain_out=>open);
\SPIM_1:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIM_1:Net_276\,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\SPIM_1:BSPIM:clk_fin\);
\SPIM_1:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM_1:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM_1:BSPIM:cnt_enable\,
		count=>(\SPIM_1:BSPIM:count_6\, \SPIM_1:BSPIM:count_5\, \SPIM_1:BSPIM:count_4\, \SPIM_1:BSPIM:count_3\,
			\SPIM_1:BSPIM:count_2\, \SPIM_1:BSPIM:count_1\, \SPIM_1:BSPIM:count_0\),
		tc=>\SPIM_1:BSPIM:cnt_tc\);
\SPIM_1:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_1:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM_1:BSPIM:tx_status_4\, \SPIM_1:BSPIM:load_rx_data\,
			\SPIM_1:BSPIM:tx_status_2\, \SPIM_1:BSPIM:tx_status_1\, \SPIM_1:BSPIM:tx_status_0\),
		interrupt=>Net_848);
\SPIM_1:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_1:BSPIM:clk_fin\,
		status=>(\SPIM_1:BSPIM:rx_status_6\, \SPIM_1:BSPIM:rx_status_5\, \SPIM_1:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_254);
\SPIM_1:BSPIM:sR8:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		cs_addr=>(\SPIM_1:BSPIM:state_2\, \SPIM_1:BSPIM:state_1\, \SPIM_1:BSPIM:state_0\),
		route_si=>Net_19,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM_1:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM_1:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM_1:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM_1:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM_1:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM_1:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
cs_1a:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ac0699b5-7e8c-45c6-8717-b329547bd8c9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_1536,
		fb=>(tmpFB_0__cs_1a_net_0),
		analog=>(open),
		io=>(tmpIO_0__cs_1a_net_0),
		siovref=>(tmpSIOVREF__cs_1a_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__cs_1a_net_0);
\EnableBattery:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000001",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\EnableBattery:control_7\, \EnableBattery:control_6\, \EnableBattery:control_5\, \EnableBattery:control_4\,
			\EnableBattery:control_3\, \EnableBattery:control_2\, Net_2635, Net_2636));
enable_battery:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e5138e73-5e88-4be4-b9b0-aae0d2ef0d96",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2636,
		fb=>(tmpFB_0__enable_battery_net_0),
		analog=>(open),
		io=>(tmpIO_0__enable_battery_net_0),
		siovref=>(tmpSIOVREF__enable_battery_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__enable_battery_net_0);
\Comp_1:ctComp\:cy_psoc3_ctcomp_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_852,
		vminus=>Net_316,
		clock=>Net_2475,
		clk_udb=>Net_2475,
		cmpout=>\Comp_1:Net_1\);
vRef_1:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>Net_316);
Supply_monitor:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"77715107-f8d5-47e5-a629-0fb83101ac6b",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__Supply_monitor_net_0),
		analog=>Net_852,
		io=>(tmpIO_0__Supply_monitor_net_0),
		siovref=>(tmpSIOVREF__Supply_monitor_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Supply_monitor_net_0);
\GlitchFilter_1:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2475,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\GlitchFilter_1:op_clk\);
\GlitchFilter_1:genblk2:Counter0:DP:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000010000000010000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000000000000000000000000000000",
		d0_init=>"00011001",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\GlitchFilter_1:op_clk\,
		cs_addr=>(zero, Net_862, Net_2134),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\GlitchFilter_1:counter_done_0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\RpiInterrupts:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000011",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\RpiInterrupts:control_7\, \RpiInterrupts:control_6\, \RpiInterrupts:control_5\, \RpiInterrupts:control_4\,
			\RpiInterrupts:control_3\, \RpiInterrupts:control_2\, Net_890, Net_889));
en_level_shift:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"45fc01d4-8f92-4aa1-96de-8b25548eb67f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2635,
		fb=>(tmpFB_0__en_level_shift_net_0),
		analog=>(open),
		io=>(tmpIO_0__en_level_shift_net_0),
		siovref=>(tmpSIOVREF__en_level_shift_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__en_level_shift_net_0);
\Sync_1:genblk1[0]:INST\:cy_psoc3_sync
	PORT MAP(clock=>Net_2475,
		sc_in=>Net_333,
		sc_out=>Net_862);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"6b4519d3-c463-47b2-bde5-727ec66c2e10",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2475,
		dig_domain_out=>open);
\Status_Reg_1:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_2475,
		status=>(zero, zero, zero, zero,
			zero, zero, zero, Net_2134));
rpi_inta:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1eac92ea-02f0-4c76-983d-3441f15c7c89",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_889,
		fb=>(tmpFB_0__rpi_inta_net_0),
		analog=>(open),
		io=>(tmpIO_0__rpi_inta_net_0),
		siovref=>(tmpSIOVREF__rpi_inta_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__rpi_inta_net_0);
rpi_intb:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a72bc623-b2ea-437b-97b9-888df980f8f8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_890,
		fb=>(tmpFB_0__rpi_intb_net_0),
		analog=>(open),
		io=>(tmpIO_0__rpi_intb_net_0),
		siovref=>(tmpSIOVREF__rpi_intb_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__rpi_intb_net_0);
\Control_Reg_SS_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_SS_1:control_7\, \Control_Reg_SS_1:control_6\, \Control_Reg_SS_1:control_5\, \Control_Reg_SS_1:control_4\,
			\Control_Reg_SS_1:control_3\, \Control_Reg_SS_1:control_2\, Net_1005_1, Net_1005_0));
cs_1b:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"42694c48-e70c-4f34-a841-72ed407d21bb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_1579,
		fb=>(tmpFB_0__cs_1b_net_0),
		analog=>(open),
		io=>(tmpIO_0__cs_1b_net_0),
		siovref=>(tmpSIOVREF__cs_1b_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__cs_1b_net_0);
cs_1c:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c7376bd7-b6ef-41aa-9591-416eb5c528db",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_1196,
		fb=>(tmpFB_0__cs_1c_net_0),
		analog=>(open),
		io=>(tmpIO_0__cs_1c_net_0),
		siovref=>(tmpSIOVREF__cs_1c_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__cs_1c_net_0);
Rpi_ss:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"826e10b0-4b2b-488b-a07d-46f839a0229a",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_1876,
		analog=>(open),
		io=>(tmpIO_0__Rpi_ss_net_0),
		siovref=>(tmpSIOVREF__Rpi_ss_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rpi_ss_net_0);
Rpi_sclk:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a70ae9e6-06e8-4005-aab8-93b107ae32dc",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_2202,
		analog=>(open),
		io=>(tmpIO_0__Rpi_sclk_net_0),
		siovref=>(tmpSIOVREF__Rpi_sclk_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rpi_sclk_net_0);
Rpi_mosi:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_2200,
		analog=>(open),
		io=>(tmpIO_0__Rpi_mosi_net_0),
		siovref=>(tmpSIOVREF__Rpi_mosi_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rpi_mosi_net_0);
\SPIS:BSPIS:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIS:Net_81\,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\SPIS:BSPIS:clock_fin\);
\SPIS:BSPIS:PrcClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>Net_2202,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\SPIS:BSPIS:prc_clk\);
\SPIS:BSPIS:DpClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'0')
	PORT MAP(clock_in=>\SPIS:BSPIS:dp_clk_src\,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\SPIS:BSPIS:dp_clock\);
\SPIS:BSPIS:sync_1\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS:BSPIS:clock_fin\,
		sc_in=>\SPIS:BSPIS:tx_load\,
		sc_out=>\SPIS:BSPIS:dpcounter_one_fin\);
\SPIS:BSPIS:sync_2\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS:BSPIS:clock_fin\,
		sc_in=>\SPIS:BSPIS:dpMISO_fifo_empty\,
		sc_out=>\SPIS:BSPIS:miso_tx_empty_reg_fin\);
\SPIS:BSPIS:sync_3\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS:BSPIS:clock_fin\,
		sc_in=>\SPIS:BSPIS:mosi_buf_overrun\,
		sc_out=>\SPIS:BSPIS:mosi_buf_overrun_reg\);
\SPIS:BSPIS:sync_4\:cy_psoc3_sync
	PORT MAP(clock=>\SPIS:BSPIS:clock_fin\,
		sc_in=>\SPIS:BSPIS:dpMOSI_fifo_full\,
		sc_out=>\SPIS:BSPIS:dpMOSI_fifo_full_reg\);
\SPIS:BSPIS:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0001111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIS:BSPIS:dp_clock\,
		reset=>Net_1876,
		load=>zero,
		enable=>Net_2214,
		count=>(\SPIS:BSPIS:count_6\, \SPIS:BSPIS:count_5\, \SPIS:BSPIS:count_4\, \SPIS:BSPIS:count_3\,
			\SPIS:BSPIS:count_2\, \SPIS:BSPIS:count_1\, \SPIS:BSPIS:count_0\),
		tc=>open);
\SPIS:BSPIS:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SPIS:BSPIS:clock_fin\,
		status=>(\SPIS:BSPIS:byte_complete\, zero, zero, zero,
			\SPIS:BSPIS:miso_tx_empty_reg_fin\, \SPIS:BSPIS:tx_status_1\, \SPIS:BSPIS:tx_status_0\),
		interrupt=>Net_1879);
\SPIS:BSPIS:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\SPIS:BSPIS:clock_fin\,
		status=>(\SPIS:BSPIS:dpMOSI_fifo_full_reg\, \SPIS:BSPIS:rx_buf_overrun\, \SPIS:BSPIS:rx_status_4\, \SPIS:BSPIS:dpMOSI_fifo_not_empty\,
			zero, zero, zero),
		interrupt=>Net_2191);
\SPIS:BSPIS:sR16:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000000001000001100011100000001000010001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIS:BSPIS:dp_clock\,
		cs_addr=>(Net_2214, zero, \SPIS:BSPIS:tx_load\),
		route_si=>\SPIS:BSPIS:mosi_to_dp\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIS:BSPIS:tx_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIS:BSPIS:mosi_from_dpR\,
		f0_bus_stat=>\SPIS:BSPIS:nc1\,
		f0_blk_stat=>\SPIS:BSPIS:nc2\,
		f1_bus_stat=>\SPIS:BSPIS:nc3\,
		f1_blk_stat=>\SPIS:BSPIS:nc4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SPIS:BSPIS:sR16:Dp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\SPIS:BSPIS:sR16:Dp:sh_right\,
		sol=>\SPIS:BSPIS:sR16:Dp:sh_left\,
		msbi=>\SPIS:BSPIS:sR16:Dp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SPIS:BSPIS:sR16:Dp:cmp_eq_1\, \SPIS:BSPIS:sR16:Dp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\SPIS:BSPIS:sR16:Dp:cmp_lt_1\, \SPIS:BSPIS:sR16:Dp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\SPIS:BSPIS:sR16:Dp:cmp_zero_1\, \SPIS:BSPIS:sR16:Dp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\SPIS:BSPIS:sR16:Dp:cmp_ff_1\, \SPIS:BSPIS:sR16:Dp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\SPIS:BSPIS:sR16:Dp:cap_1\, \SPIS:BSPIS:sR16:Dp:cap_0\),
		cfbi=>zero,
		cfbo=>\SPIS:BSPIS:sR16:Dp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIS:BSPIS:sR16:Dp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111000000001111111111111111000000000010001100001100111100000001000010001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIS:BSPIS:dp_clock\,
		cs_addr=>(Net_2214, zero, \SPIS:BSPIS:tx_load\),
		route_si=>\SPIS:BSPIS:mosi_to_dp\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIS:BSPIS:tx_load\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIS:BSPIS:miso_from_dp\,
		f0_bus_stat=>\SPIS:BSPIS:tx_status_1\,
		f0_blk_stat=>\SPIS:BSPIS:dpMISO_fifo_empty\,
		f1_bus_stat=>\SPIS:BSPIS:dpMOSI_fifo_not_empty\,
		f1_blk_stat=>\SPIS:BSPIS:dpMOSI_fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SPIS:BSPIS:sR16:Dp:carry\,
		co=>open,
		sir=>\SPIS:BSPIS:sR16:Dp:sh_left\,
		sor=>\SPIS:BSPIS:sR16:Dp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SPIS:BSPIS:sR16:Dp:msb\,
		cei=>(\SPIS:BSPIS:sR16:Dp:cmp_eq_1\, \SPIS:BSPIS:sR16:Dp:cmp_eq_0\),
		ceo=>open,
		cli=>(\SPIS:BSPIS:sR16:Dp:cmp_lt_1\, \SPIS:BSPIS:sR16:Dp:cmp_lt_0\),
		clo=>open,
		zi=>(\SPIS:BSPIS:sR16:Dp:cmp_zero_1\, \SPIS:BSPIS:sR16:Dp:cmp_zero_0\),
		zo=>open,
		fi=>(\SPIS:BSPIS:sR16:Dp:cmp_ff_1\, \SPIS:BSPIS:sR16:Dp:cmp_ff_0\),
		fo=>open,
		capi=>(\SPIS:BSPIS:sR16:Dp:cap_1\, \SPIS:BSPIS:sR16:Dp:cap_0\),
		capo=>open,
		cfbi=>\SPIS:BSPIS:sR16:Dp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIS:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"78ba1d52-55d3-4f78-9a9b-14c731bff1c0/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIS:Net_81\,
		dig_domain_out=>open);
Rpi_miso:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"49b7d340-4e58-48d7-ac65-421278155e8f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2000,
		fb=>(tmpFB_0__Rpi_miso_net_0),
		analog=>(open),
		io=>(tmpIO_0__Rpi_miso_net_0),
		siovref=>(tmpSIOVREF__Rpi_miso_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rpi_miso_net_0);
isr_SS_Rise:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_1876);
SDA_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"22863ebe-a37b-476f-b252-6e49a8c00b12",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDA_2_net_0),
		analog=>(open),
		io=>Net_2842,
		siovref=>(tmpSIOVREF__SDA_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_2_net_0);
SCL_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"02f2cf2c-2c7a-49df-9246-7a3435c21be3",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"1",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SCL_2_net_0),
		analog=>(open),
		io=>Net_2841,
		siovref=>(tmpSIOVREF__SCL_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_2_net_0);
\I2C_1:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C_1:Net_697\);
\I2C_1:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"72463f96-822d-40d2-aad2-bc2cd379f7ff/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"156250000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_1:Net_970\,
		dig_domain_out=>open);
\I2C_1:bI2C_UDB:ClkSync0\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\I2C_1:Net_970\,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\I2C_1:bI2C_UDB:op_clk\);
\I2C_1:bI2C_UDB:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2C_1:bI2C_UDB:op_clk\,
		control=>(\I2C_1:bI2C_UDB:control_7\, \I2C_1:bI2C_UDB:control_6\, \I2C_1:bI2C_UDB:control_5\, \I2C_1:bI2C_UDB:control_4\,
			\I2C_1:bI2C_UDB:control_3\, \I2C_1:bI2C_UDB:control_2\, \I2C_1:bI2C_UDB:control_1\, \I2C_1:bI2C_UDB:control_0\));
\I2C_1:bI2C_UDB:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2C_1:bI2C_UDB:op_clk\,
		status=>(zero, \I2C_1:bI2C_UDB:status_5\, \I2C_1:bI2C_UDB:status_4\, \I2C_1:bI2C_UDB:status_3\,
			\I2C_1:bI2C_UDB:status_2\, \I2C_1:bI2C_UDB:status_1\, \I2C_1:bI2C_UDB:status_0\),
		interrupt=>\I2C_1:Net_697\);
\I2C_1:bI2C_UDB:Shifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
		d0_init=>"00000100",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C_1:bI2C_UDB:cs_addr_shifter_1\, \I2C_1:bI2C_UDB:cs_addr_shifter_0\),
		route_si=>\I2C_1:bI2C_UDB:sda_in_reg\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\I2C_1:bI2C_UDB:shift_data_out\,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>\I2C_1:bI2C_UDB:tx_reg_empty\,
		ce0_reg=>\I2C_1:bI2C_UDB:address_match\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C_1:bI2C_UDB:Master:ClkGen:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
		d0_init=>"00001111",
		d1_init=>"00001000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C_1:bI2C_UDB:cs_addr_clkgen_1\, \I2C_1:bI2C_UDB:cs_addr_clkgen_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\I2C_1:bI2C_UDB:clkgen_tc\,
		ff0=>open,
		ce1=>\I2C_1:bI2C_UDB:clkgen_ce1\,
		cl1=>\I2C_1:bI2C_UDB:clkgen_cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C_1:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_1:Net_643_3\,
		oe=>tmpOE__MISO_1_net_0,
		y=>Net_2838,
		yfb=>\I2C_1:Net_1109_0\);
\I2C_1:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_1:sda_x_wire\,
		oe=>tmpOE__MISO_1_net_0,
		y=>Net_2837,
		yfb=>\I2C_1:Net_1109_1\);
MISO_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83e7984f-bcbe-412e-8c88-17baa1e5f684",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>Net_2545,
		analog=>(open),
		io=>(tmpIO_0__MISO_2_net_0),
		siovref=>(tmpSIOVREF__MISO_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MISO_2_net_0);
MOSI_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ae85ca9-5ddf-4304-acd6-b1c3cfadbb5f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2161,
		fb=>(tmpFB_0__MOSI_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__MOSI_2_net_0),
		siovref=>(tmpSIOVREF__MOSI_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MOSI_2_net_0);
SCLK_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b1937ee7-bfce-465a-bd84-c12f1de8f428",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2162,
		fb=>(tmpFB_0__SCLK_2_net_0),
		analog=>(open),
		io=>(tmpIO_0__SCLK_2_net_0),
		siovref=>(tmpSIOVREF__SCLK_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCLK_2_net_0);
\SPIM_2:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c1fd40a6-8fce-4376-8fcc-da40b13cc91b/426fcbe0-714d-4404-8fa8-581ff40c30f1",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\SPIM_2:Net_276\,
		dig_domain_out=>open);
\SPIM_2:BSPIM:ClkEn\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\SPIM_2:Net_276\,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\SPIM_2:BSPIM:clk_fin\);
\SPIM_2:BSPIM:BitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"0011111",
		cy_init_value=>"0000000",
		cy_route_ld=>'0',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\SPIM_2:BSPIM:clk_fin\,
		reset=>zero,
		load=>zero,
		enable=>\SPIM_2:BSPIM:cnt_enable\,
		count=>(\SPIM_2:BSPIM:count_6\, \SPIM_2:BSPIM:count_5\, \SPIM_2:BSPIM:count_4\, \SPIM_2:BSPIM:count_3\,
			\SPIM_2:BSPIM:count_2\, \SPIM_2:BSPIM:count_1\, \SPIM_2:BSPIM:count_0\),
		tc=>\SPIM_2:BSPIM:cnt_tc\);
\SPIM_2:BSPIM:TxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0001001",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_2:BSPIM:clk_fin\,
		status=>(zero, zero, \SPIM_2:BSPIM:tx_status_4\, \SPIM_2:BSPIM:load_rx_data\,
			\SPIM_2:BSPIM:tx_status_2\, \SPIM_2:BSPIM:tx_status_1\, \SPIM_2:BSPIM:tx_status_0\),
		interrupt=>Net_2168);
\SPIM_2:BSPIM:RxStsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1000000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\SPIM_2:BSPIM:clk_fin\,
		status=>(\SPIM_2:BSPIM:rx_status_6\, \SPIM_2:BSPIM:rx_status_5\, \SPIM_2:BSPIM:rx_status_4\, zero,
			zero, zero, zero),
		interrupt=>Net_2166);
\SPIM_2:BSPIM:sR16:Dp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000000001000001000011100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		cs_addr=>(\SPIM_2:BSPIM:state_2\, \SPIM_2:BSPIM:state_1\, \SPIM_2:BSPIM:state_0\),
		route_si=>Net_2545,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM_2:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM_2:BSPIM:mosi_from_dpR\,
		f0_bus_stat=>\SPIM_2:BSPIM:nc1\,
		f0_blk_stat=>\SPIM_2:BSPIM:nc2\,
		f1_bus_stat=>\SPIM_2:BSPIM:nc3\,
		f1_blk_stat=>\SPIM_2:BSPIM:nc4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\SPIM_2:BSPIM:sR16:Dp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\SPIM_2:BSPIM:sR16:Dp:sh_right\,
		sol=>\SPIM_2:BSPIM:sR16:Dp:sh_left\,
		msbi=>\SPIM_2:BSPIM:sR16:Dp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\SPIM_2:BSPIM:sR16:Dp:cmp_eq_1\, \SPIM_2:BSPIM:sR16:Dp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\SPIM_2:BSPIM:sR16:Dp:cmp_lt_1\, \SPIM_2:BSPIM:sR16:Dp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\SPIM_2:BSPIM:sR16:Dp:cmp_zero_1\, \SPIM_2:BSPIM:sR16:Dp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\SPIM_2:BSPIM:sR16:Dp:cmp_ff_1\, \SPIM_2:BSPIM:sR16:Dp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\SPIM_2:BSPIM:sR16:Dp:cap_1\, \SPIM_2:BSPIM:sR16:Dp:cap_0\),
		cfbi=>zero,
		cfbo=>\SPIM_2:BSPIM:sR16:Dp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\SPIM_2:BSPIM:sR16:Dp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001100001000111100000000000000000100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		cs_addr=>(\SPIM_2:BSPIM:state_2\, \SPIM_2:BSPIM:state_1\, \SPIM_2:BSPIM:state_0\),
		route_si=>Net_2545,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>\SPIM_2:BSPIM:load_rx_data\,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\SPIM_2:BSPIM:mosi_from_dp\,
		f0_bus_stat=>\SPIM_2:BSPIM:tx_status_2\,
		f0_blk_stat=>\SPIM_2:BSPIM:tx_status_1\,
		f1_bus_stat=>\SPIM_2:BSPIM:rx_status_5\,
		f1_blk_stat=>\SPIM_2:BSPIM:rx_status_4\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\SPIM_2:BSPIM:sR16:Dp:carry\,
		co=>open,
		sir=>\SPIM_2:BSPIM:sR16:Dp:sh_left\,
		sor=>\SPIM_2:BSPIM:sR16:Dp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\SPIM_2:BSPIM:sR16:Dp:msb\,
		cei=>(\SPIM_2:BSPIM:sR16:Dp:cmp_eq_1\, \SPIM_2:BSPIM:sR16:Dp:cmp_eq_0\),
		ceo=>open,
		cli=>(\SPIM_2:BSPIM:sR16:Dp:cmp_lt_1\, \SPIM_2:BSPIM:sR16:Dp:cmp_lt_0\),
		clo=>open,
		zi=>(\SPIM_2:BSPIM:sR16:Dp:cmp_zero_1\, \SPIM_2:BSPIM:sR16:Dp:cmp_zero_0\),
		zo=>open,
		fi=>(\SPIM_2:BSPIM:sR16:Dp:cmp_ff_1\, \SPIM_2:BSPIM:sR16:Dp:cmp_ff_0\),
		fo=>open,
		capi=>(\SPIM_2:BSPIM:sR16:Dp:cap_1\, \SPIM_2:BSPIM:sR16:Dp:cap_0\),
		capo=>open,
		cfbi=>\SPIM_2:BSPIM:sR16:Dp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
cs_2a:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b0492fc5-35c0-4727-82d1-4458ae1ec1b0",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2169,
		fb=>(tmpFB_0__cs_2a_net_0),
		analog=>(open),
		io=>(tmpIO_0__cs_2a_net_0),
		siovref=>(tmpSIOVREF__cs_2a_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__cs_2a_net_0);
\Control_Reg_SS_2:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_SS_2:control_7\, \Control_Reg_SS_2:control_6\, \Control_Reg_SS_2:control_5\, \Control_Reg_SS_2:control_4\,
			\Control_Reg_SS_2:control_3\, \Control_Reg_SS_2:control_2\, Net_2180_1, Net_2180_0));
cs_2b:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1115e837-bbeb-44ed-a0c0-d3757342ef03",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2186,
		fb=>(tmpFB_0__cs_2b_net_0),
		analog=>(open),
		io=>(tmpIO_0__cs_2b_net_0),
		siovref=>(tmpSIOVREF__cs_2b_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__cs_2b_net_0);
cs_2c:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4ca663fc-26cd-4a3d-a3c7-ea5cfa7bfb55",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2187,
		fb=>(tmpFB_0__cs_2c_net_0),
		analog=>(open),
		io=>(tmpIO_0__cs_2c_net_0),
		siovref=>(tmpSIOVREF__cs_2c_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__cs_2c_net_0);
isr_SS_Fall:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2214);
\PWM_1:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_2231,
		kill=>zero,
		enable=>tmpOE__MISO_1_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_1:Net_63\,
		compare=>Net_2241,
		interrupt=>\PWM_1:Net_54\);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ebd09109-f55a-4fcd-8a4c-e551e98802db",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2231,
		dig_domain_out=>open);
\PWM_2:PWMHW\:cy_psoc3_timer_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(clock=>Net_2231,
		kill=>zero,
		enable=>tmpOE__MISO_1_net_0,
		capture=>zero,
		timer_reset=>zero,
		tc=>\PWM_2:Net_63\,
		compare=>Net_2313,
		interrupt=>\PWM_2:Net_54\);
pwm_a:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6c68f576-aacd-4ab1-a9b8-72799277b50f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2241,
		fb=>(tmpFB_0__pwm_a_net_0),
		analog=>(open),
		io=>(tmpIO_0__pwm_a_net_0),
		siovref=>(tmpSIOVREF__pwm_a_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pwm_a_net_0);
pwm_b:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cf831ff2-b13a-459f-89e3-5eead2c283d7",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2313,
		fb=>(tmpFB_0__pwm_b_net_0),
		analog=>(open),
		io=>(tmpIO_0__pwm_b_net_0),
		siovref=>(tmpSIOVREF__pwm_b_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__pwm_b_net_0);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"36b58bb1-e8dd-444b-ac7c-6b1a17eff9d8",
		source_clock_id=>"",
		divisor=>0,
		period=>"100000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2518,
		dig_domain_out=>open);
\GPIO_Control_Reg:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\GPIO_Control_Reg:control_7\, \GPIO_Control_Reg:control_6\, \GPIO_Control_Reg:control_5\, \GPIO_Control_Reg:control_4\,
			Net_2810, Net_2808, Net_2806, Net_2803));
GPIO_0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"5594e0ac-cd2e-4ce7-9c10-1c1079758321",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2803,
		fb=>Net_2804,
		analog=>(open),
		io=>(tmpIO_0__GPIO_0_net_0),
		siovref=>(tmpSIOVREF__GPIO_0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_0_net_0);
GPIO_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b63dae02-a723-4f17-bd37-c20b61887dc3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2810,
		fb=>Net_2762,
		analog=>(open),
		io=>(tmpIO_0__GPIO_3_net_0),
		siovref=>(tmpSIOVREF__GPIO_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_3_net_0);
GPIO_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c6434733-2b61-4661-a525-a903f7f4729a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2808,
		fb=>Net_2761,
		analog=>(open),
		io=>(tmpIO_0__GPIO_2_net_0),
		siovref=>(tmpSIOVREF__GPIO_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_2_net_0);
\GPIO_Status_Reg:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_2518,
		status=>(zero, zero, zero, zero,
			Net_2762, Net_2761, Net_2805, Net_2804));
GPIO_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4320b30a-0ae7-4fda-a22c-328153680a9e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>Net_2806,
		fb=>Net_2805,
		analog=>(open),
		io=>(tmpIO_0__GPIO_1_net_0),
		siovref=>(tmpSIOVREF__GPIO_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__GPIO_1_net_0);
\I2C_2:I2C_IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>\I2C_2:Net_697\);
\I2C_2:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"adaded5e-cbba-4df0-99f4-dfb893b026dc/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"625000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\I2C_2:Net_970\,
		dig_domain_out=>open);
\I2C_2:bI2C_UDB:ClkSync0\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\I2C_2:Net_970\,
		enable=>tmpOE__MISO_1_net_0,
		clock_out=>\I2C_2:bI2C_UDB:op_clk\);
\I2C_2:bI2C_UDB:SyncCtl:CtrlReg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\I2C_2:bI2C_UDB:op_clk\,
		control=>(\I2C_2:bI2C_UDB:control_7\, \I2C_2:bI2C_UDB:control_6\, \I2C_2:bI2C_UDB:control_5\, \I2C_2:bI2C_UDB:control_4\,
			\I2C_2:bI2C_UDB:control_3\, \I2C_2:bI2C_UDB:control_2\, \I2C_2:bI2C_UDB:control_1\, \I2C_2:bI2C_UDB:control_0\));
\I2C_2:bI2C_UDB:StsReg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100000",
		cy_int_mask=>"0000000")
	PORT MAP(reset=>zero,
		clock=>\I2C_2:bI2C_UDB:op_clk\,
		status=>(zero, \I2C_2:bI2C_UDB:status_5\, \I2C_2:bI2C_UDB:status_4\, \I2C_2:bI2C_UDB:status_3\,
			\I2C_2:bI2C_UDB:status_2\, \I2C_2:bI2C_UDB:status_1\, \I2C_2:bI2C_UDB:status_0\),
		interrupt=>\I2C_2:Net_697\);
\I2C_2:bI2C_UDB:Shifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000100100000000000010010100000000001001001100000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111101111111101000000100001000000000011100000000000000001100",
		d0_init=>"00000100",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C_2:bI2C_UDB:cs_addr_shifter_1\, \I2C_2:bI2C_UDB:cs_addr_shifter_0\),
		route_si=>\I2C_2:bI2C_UDB:sda_in_reg\,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\I2C_2:bI2C_UDB:shift_data_out\,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>\I2C_2:bI2C_UDB:tx_reg_empty\,
		ce0_reg=>\I2C_2:bI2C_UDB:address_match\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C_2:bI2C_UDB:Master:ClkGen:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0100100000000000010010000100000001001000100000000100100010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000100001000000000011100000001000000001000",
		d0_init=>"00001111",
		d1_init=>"00001000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		cs_addr=>(zero, \I2C_2:bI2C_UDB:cs_addr_clkgen_1\, \I2C_2:bI2C_UDB:cs_addr_clkgen_0\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\I2C_2:bI2C_UDB:clkgen_tc\,
		ff0=>open,
		ce1=>\I2C_2:bI2C_UDB:clkgen_ce1\,
		cl1=>\I2C_2:bI2C_UDB:clkgen_cl1\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\I2C_2:Bufoe_scl\:cy_bufoe
	PORT MAP(x=>\I2C_2:Net_643_3\,
		oe=>tmpOE__MISO_1_net_0,
		y=>Net_2841,
		yfb=>\I2C_2:Net_1109_0\);
\I2C_2:Bufoe_sda\:cy_bufoe
	PORT MAP(x=>\I2C_2:sda_x_wire\,
		oe=>tmpOE__MISO_1_net_0,
		y=>Net_2842,
		yfb=>\I2C_2:Net_1109_1\);
SDA_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a50e7eab-d0ff-4d3b-b27a-82821d5ddd6f",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SDA_1_net_0),
		analog=>(open),
		io=>Net_2837,
		siovref=>(tmpSIOVREF__SDA_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SDA_1_net_0);
SCL_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8eec99f4-29a0-46d5-ae21-a00e54e4a614",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"1",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"1",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__MISO_1_net_0),
		y=>(zero),
		fb=>(tmpFB_0__SCL_1_net_0),
		analog=>(open),
		io=>Net_2838,
		siovref=>(tmpSIOVREF__SCL_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__MISO_1_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__MISO_1_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__SCL_1_net_0);
Net_25:cy_dff
	PORT MAP(d=>Net_25D,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_25);
\SPIM_1:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:so_send_reg\);
\SPIM_1:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:mosi_reg\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_23);
\SPIM_1:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_2\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_2\);
\SPIM_1:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_1\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_1\);
\SPIM_1:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:state_0\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:state_0\);
Net_1066:cy_dff
	PORT MAP(d=>Net_1066D,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>Net_1066);
\SPIM_1:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:mosi_pre_reg\);
\SPIM_1:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:load_cond\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:load_cond\);
\SPIM_1:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:load_rx_data\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:dpcounter_one_reg\);
\SPIM_1:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:mosi_from_dp\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:mosi_from_dp_reg\);
\SPIM_1:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:ld_ident\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:ld_ident\);
\SPIM_1:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM_1:BSPIM:cnt_enable\\D\,
		clk=>\SPIM_1:BSPIM:clk_fin\,
		q=>\SPIM_1:BSPIM:cnt_enable\);
\GlitchFilter_1:state_0\:cy_dff
	PORT MAP(d=>\GlitchFilter_1:state_0\\D\,
		clk=>\GlitchFilter_1:op_clk\,
		q=>Net_2134);
\SPIS:BSPIS:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIS:BSPIS:dpcounter_one_fin\,
		clk=>\SPIS:BSPIS:clock_fin\,
		q=>\SPIS:BSPIS:dpcounter_one_reg\);
\SPIS:BSPIS:mosi_buf_overrun_fin\:cy_dff
	PORT MAP(d=>\SPIS:BSPIS:mosi_buf_overrun_reg\,
		clk=>\SPIS:BSPIS:clock_fin\,
		q=>\SPIS:BSPIS:mosi_buf_overrun_fin\);
\SPIS:BSPIS:mosi_tmp\:cy_dff
	PORT MAP(d=>Net_2200,
		clk=>\SPIS:BSPIS:prc_clk\,
		q=>\SPIS:BSPIS:mosi_tmp\);
\I2C_1:bI2C_UDB:sda_in_reg\:cy_dff
	PORT MAP(d=>\I2C_1:Net_1109_1\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:sda_in_reg\);
\I2C_1:bI2C_UDB:m_state_4\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:m_state_4\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:m_state_4\);
\I2C_1:bI2C_UDB:m_state_3\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:m_state_3\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:m_state_3\);
\I2C_1:bI2C_UDB:m_state_2\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:m_state_2\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:m_state_2\);
\I2C_1:bI2C_UDB:m_state_1\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:m_state_1\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:m_state_1\);
\I2C_1:bI2C_UDB:m_state_0\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:m_state_0\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:m_state_0\);
\I2C_1:bI2C_UDB:m_address_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:m_address_reg\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:status_3\);
\I2C_1:bI2C_UDB:master_mode_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:master_mode_reg\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:status_2\);
\I2C_1:bI2C_UDB:m_lrb_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:m_lrb_reg\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:status_1\);
\I2C_1:bI2C_UDB:m_byte_complete_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:m_byte_complete_reg\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:status_0\);
\I2C_1:bI2C_UDB:scl_in_reg\:cy_dff
	PORT MAP(d=>\I2C_1:Net_1109_0\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:scl_in_reg\);
\I2C_1:bI2C_UDB:scl_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:scl_in_reg\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:scl_in_last_reg\);
\I2C_1:bI2C_UDB:scl_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:scl_in_last_reg\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:scl_in_last2_reg\);
\I2C_1:bI2C_UDB:sda_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:sda_in_reg\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:sda_in_last_reg\);
\I2C_1:bI2C_UDB:sda_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:sda_in_last_reg\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:sda_in_last2_reg\);
\I2C_1:bI2C_UDB:clkgen_tc1_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:clkgen_tc1_reg\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:clkgen_tc1_reg\);
\I2C_1:bI2C_UDB:lost_arb_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:lost_arb_reg\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:lost_arb_reg\);
\I2C_1:bI2C_UDB:lost_arb2_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:lost_arb2_reg\);
\I2C_1:bI2C_UDB:clkgen_tc2_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:clkgen_tc2_reg\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:clkgen_tc2_reg\);
\I2C_1:bI2C_UDB:contention1_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:contention1_reg\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:contention1_reg\);
\I2C_1:bI2C_UDB:bus_busy_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:bus_busy_reg\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:bus_busy_reg\);
\I2C_1:bI2C_UDB:clk_eq_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:genblk6:MODULE_2:g1:a0:xeq\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:clk_eq_reg\);
\I2C_1:bI2C_UDB:m_scl_out_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:m_scl_out_reg\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:Net_643_3\);
\I2C_1:bI2C_UDB:m_sda_out_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:m_sda_out_reg\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:sda_x_wire\);
\I2C_1:bI2C_UDB:slave_rst_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:slave_rst_reg\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:slave_rst_reg\);
\I2C_1:bI2C_UDB:master_rst_reg\:cy_dff
	PORT MAP(d=>\I2C_1:bI2C_UDB:master_rst_reg\\D\,
		clk=>\I2C_1:bI2C_UDB:op_clk\,
		q=>\I2C_1:bI2C_UDB:m_reset\);
Net_2162:cy_dff
	PORT MAP(d=>Net_2162D,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>Net_2162);
\SPIM_2:BSPIM:so_send_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:so_send_reg\);
\SPIM_2:BSPIM:mosi_reg\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:mosi_reg\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>Net_2161);
\SPIM_2:BSPIM:state_2\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:state_2\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:state_2\);
\SPIM_2:BSPIM:state_1\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:state_1\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:state_1\);
\SPIM_2:BSPIM:state_0\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:state_0\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:state_0\);
Net_2163:cy_dff
	PORT MAP(d=>Net_2163D,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>Net_2163);
\SPIM_2:BSPIM:mosi_pre_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:mosi_pre_reg\);
\SPIM_2:BSPIM:load_cond\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:load_cond\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:load_cond\);
\SPIM_2:BSPIM:dpcounter_one_reg\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:load_rx_data\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:dpcounter_one_reg\);
\SPIM_2:BSPIM:mosi_from_dp_reg\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:mosi_from_dp\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:mosi_from_dp_reg\);
\SPIM_2:BSPIM:ld_ident\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:ld_ident\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:ld_ident\);
\SPIM_2:BSPIM:cnt_enable\:cy_dff
	PORT MAP(d=>\SPIM_2:BSPIM:cnt_enable\\D\,
		clk=>\SPIM_2:BSPIM:clk_fin\,
		q=>\SPIM_2:BSPIM:cnt_enable\);
\I2C_2:bI2C_UDB:sda_in_reg\:cy_dff
	PORT MAP(d=>\I2C_2:Net_1109_1\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:sda_in_reg\);
\I2C_2:bI2C_UDB:m_state_4\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:m_state_4\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:m_state_4\);
\I2C_2:bI2C_UDB:m_state_3\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:m_state_3\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:m_state_3\);
\I2C_2:bI2C_UDB:m_state_2\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:m_state_2\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:m_state_2\);
\I2C_2:bI2C_UDB:m_state_1\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:m_state_1\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:m_state_1\);
\I2C_2:bI2C_UDB:m_state_0\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:m_state_0\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:m_state_0\);
\I2C_2:bI2C_UDB:m_address_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:m_address_reg\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:status_3\);
\I2C_2:bI2C_UDB:master_mode_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:master_mode_reg\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:status_2\);
\I2C_2:bI2C_UDB:m_lrb_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:m_lrb_reg\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:status_1\);
\I2C_2:bI2C_UDB:m_byte_complete_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:m_byte_complete_reg\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:status_0\);
\I2C_2:bI2C_UDB:scl_in_reg\:cy_dff
	PORT MAP(d=>\I2C_2:Net_1109_0\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:scl_in_reg\);
\I2C_2:bI2C_UDB:scl_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:scl_in_reg\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:scl_in_last_reg\);
\I2C_2:bI2C_UDB:scl_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:scl_in_last_reg\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:scl_in_last2_reg\);
\I2C_2:bI2C_UDB:sda_in_last_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:sda_in_reg\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:sda_in_last_reg\);
\I2C_2:bI2C_UDB:sda_in_last2_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:sda_in_last_reg\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:sda_in_last2_reg\);
\I2C_2:bI2C_UDB:clkgen_tc1_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:clkgen_tc1_reg\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:clkgen_tc1_reg\);
\I2C_2:bI2C_UDB:lost_arb_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:lost_arb_reg\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:lost_arb_reg\);
\I2C_2:bI2C_UDB:lost_arb2_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:lost_arb2_reg\);
\I2C_2:bI2C_UDB:clkgen_tc2_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:clkgen_tc2_reg\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:clkgen_tc2_reg\);
\I2C_2:bI2C_UDB:contention1_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:contention1_reg\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:contention1_reg\);
\I2C_2:bI2C_UDB:bus_busy_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:bus_busy_reg\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:bus_busy_reg\);
\I2C_2:bI2C_UDB:clk_eq_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:genblk6:MODULE_4:g1:a0:xeq\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:clk_eq_reg\);
\I2C_2:bI2C_UDB:m_scl_out_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:m_scl_out_reg\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:Net_643_3\);
\I2C_2:bI2C_UDB:m_sda_out_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:m_sda_out_reg\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:sda_x_wire\);
\I2C_2:bI2C_UDB:slave_rst_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:slave_rst_reg\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:slave_rst_reg\);
\I2C_2:bI2C_UDB:master_rst_reg\:cy_dff
	PORT MAP(d=>\I2C_2:bI2C_UDB:master_rst_reg\\D\,
		clk=>\I2C_2:bI2C_UDB:op_clk\,
		q=>\I2C_2:bI2C_UDB:m_reset\);

END R_T_L;
