<profile>

<section name = "Vivado HLS Report for 'DCT_Loop_1_proc'" level="0">
<item name = "Date">Thu Oct 29 20:16:35 2015
</item>
<item name = "Version">2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)</item>
<item name = "Project">dct</item>
<item name = "Solution">solution2optimize</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">10.00, 5.70, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">401, 401, 401, 401, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">400, 400, 50, -, -, 8, no</column>
<column name=" + Loop 1.1">48, 48, 6, -, -, 8, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 14</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, 3, 143, 321</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 12</column>
<column name="Register">-, -, 89, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DCT_fmul_32ns_32ns_32_4_max_dsp_U0">DCT_fmul_32ns_32ns_32_4_max_dsp, 0, 3, 143, 321</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="p_rec_i_i_fu_87_p2">+, 0, 0, 4, 4, 1</column>
<column name="rowrcv_fu_75_p2">+, 0, 0, 4, 4, 1</column>
<column name="ap_sig_bdd_65">and, 0, 0, 1, 1, 1</column>
<column name="exitcond4_i_i_fu_69_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="exitcond_fu_81_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="ap_sig_bdd_95">or, 0, 0, 1, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">4, 9, 1, 9</column>
<column name="p_12_rec_i_i_reg_52">4, 2, 4, 8</column>
<column name="rowrcv_0_i_i_reg_41">4, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="p_12_rec_i_i_reg_52">4, 0, 4, 0</column>
<column name="p_rec_i_i_reg_112">4, 0, 4, 0</column>
<column name="rowrcv_0_i_i_reg_41">4, 0, 4, 0</column>
<column name="rowrcv_reg_104">4, 0, 4, 0</column>
<column name="temp_reg_117">32, 0, 32, 0</column>
<column name="tmp_1_i_reg_127">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, DCT_Loop_1_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, DCT_Loop_1_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, DCT_Loop_1_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, DCT_Loop_1_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, DCT_Loop_1_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, DCT_Loop_1_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, DCT_Loop_1_proc, return value</column>
<column name="X_dout">in, 32, ap_fifo, X, pointer</column>
<column name="X_empty_n">in, 1, ap_fifo, X, pointer</column>
<column name="X_read">out, 1, ap_fifo, X, pointer</column>
<column name="Y_din">out, 32, ap_fifo, Y, pointer</column>
<column name="Y_full_n">in, 1, ap_fifo, Y, pointer</column>
<column name="Y_write">out, 1, ap_fifo, Y, pointer</column>
</table>
</item>
</section>
</profile>
