{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674951134978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674951134979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 28 21:12:14 2023 " "Processing started: Sat Jan 28 21:12:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674951134979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674951134979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp3_T1B05 -c exp3_T1B05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp3_T1B05 -c exp3_T1B05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674951134979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1674951135174 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1674951135174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-fsm " "Found design unit 1: unidade_controle-fsm" {  } { { "unidade_controle.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/unidade_controle.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142288 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/unidade_controle.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674951142288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_n-comportamental " "Found design unit 1: registrador_n-comportamental" {  } { { "registrador_n.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/registrador_n.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142288 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_n " "Found entity 1: registrador_n" {  } { { "registrador_n.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/registrador_n.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674951142288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_16x4.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ram_16x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_16x4-ram_mif " "Found design unit 1: ram_16x4-ram_mif" {  } { { "ram_16x4.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/ram_16x4.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142288 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_16x4-ram_modelsim " "Found design unit 2: ram_16x4-ram_modelsim" {  } { { "ram_16x4.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/ram_16x4.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142288 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_16x4 " "Found entity 1: ram_16x4" {  } { { "ram_16x4.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/ram_16x4.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674951142288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa7seg-comportamental " "Found design unit 1: hexa7seg-comportamental" {  } { { "hexa7seg.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/hexa7seg.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142289 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/hexa7seg.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674951142289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo_dados_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_dados_tb-tb " "Found design unit 1: fluxo_dados_tb-tb" {  } { { "fluxo_dados_tb.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/fluxo_dados_tb.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142289 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados_tb " "Found entity 1: fluxo_dados_tb" {  } { { "fluxo_dados_tb.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/fluxo_dados_tb.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674951142289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_dados-estrutural " "Found design unit 1: fluxo_dados-estrutural" {  } { { "fluxo_dados.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/fluxo_dados.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142290 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fluxo_dados.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/fluxo_dados.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674951142290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_163-comportamental " "Found design unit 1: contador_163-comportamental" {  } { { "contador_163.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/contador_163.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142290 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "contador_163.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/contador_163.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674951142290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_85.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_85.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_85-dataflow " "Found design unit 1: comparador_85-dataflow" {  } { { "comparador_85.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/comparador_85.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142290 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "comparador_85.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/comparador_85.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674951142290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_exp3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_exp3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_exp3_tb-tb " "Found design unit 1: circuito_exp3_tb-tb" {  } { { "circuito_exp3_tb.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/circuito_exp3_tb.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142291 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_exp3_tb " "Found entity 1: circuito_exp3_tb" {  } { { "circuito_exp3_tb.vhd" "" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/circuito_exp3_tb.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674951142291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1674951142291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fluxo_dados " "Elaborating entity \"fluxo_dados\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1674951142327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 contador_163:contador " "Elaborating entity \"contador_163\" for hierarchy \"contador_163:contador\"" {  } { { "fluxo_dados.vhd" "contador" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/fluxo_dados.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674951142329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_n registrador_n:registrador " "Elaborating entity \"registrador_n\" for hierarchy \"registrador_n:registrador\"" {  } { { "fluxo_dados.vhd" "registrador" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/fluxo_dados.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674951142330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 comparador_85:comparador " "Elaborating entity \"comparador_85\" for hierarchy \"comparador_85:comparador\"" {  } { { "fluxo_dados.vhd" "comparador" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/fluxo_dados.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674951142331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ram_16x4 ram_16x4:memoria A:ram_modelsim " "Elaborating entity \"ram_16x4\" using architecture \"A:ram_modelsim\" for hierarchy \"ram_16x4:memoria\"" {  } { { "fluxo_dados.vhd" "memoria" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/fluxo_dados.vhd" 140 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674951142331 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram_16x4:memoria\|memoria " "RAM logic \"ram_16x4:memoria\|memoria\" is uninferred due to asynchronous read logic" {  } { { "ram_16x4.vhd" "memoria" { Text "/home/pedro/Área de Trabalho/Modulo_Academico_1/LabDig1/Exp3/ram_16x4.vhd" 72 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1674951142544 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1674951142544 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1674951142832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1674951143060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1674951143060 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1674951143098 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1674951143098 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1674951143098 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1674951143098 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "483 " "Peak virtual memory: 483 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674951143104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 28 21:12:23 2023 " "Processing ended: Sat Jan 28 21:12:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674951143104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674951143104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674951143104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1674951143104 ""}
