Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May  3 12:23:25 2022
| Host         : LAPTOP-9O13O695 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                1000        
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  512         
TIMING-18  Warning           Missing input or output delay                              27          
TIMING-20  Warning           Non-clocked latch                                          299         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (177405)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (29641)
5. checking no_input_delay (22)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (177405)
-----------------------------
 There are 670 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[1]/Q (HIGH)

 There are 3343 register/latch pins with no clock driven by root clock pin: clock_dividor/clk_div_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/Control_Status_Reg/INT_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/control_unit/cmp_ctrl_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: core/control_unit/cmp_ctrl_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/control_unit/csr_ctrl_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/control_unit/csr_ctrl_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/control_unit/immType_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: core/control_unit/immType_reg[2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/imm_generator/imm_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/pc_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/pc_reg[1]/Q (HIGH)

 There are 234 register/latch pins with no clock driven by root clock pin: core/pc_reg[2]/Q (HIGH)

 There are 234 register/latch pins with no clock driven by root clock pin: core/pc_reg[3]/Q (HIGH)

 There are 234 register/latch pins with no clock driven by root clock pin: core/pc_reg[4]/Q (HIGH)

 There are 234 register/latch pins with no clock driven by root clock pin: core/pc_reg[5]/Q (HIGH)

 There are 234 register/latch pins with no clock driven by root clock pin: core/pc_reg[6]/Q (HIGH)

 There are 234 register/latch pins with no clock driven by root clock pin: core/pc_reg[7]/Q (HIGH)

 There are 234 register/latch pins with no clock driven by root clock pin: core/pc_reg[8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[10][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[11][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[12][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[13][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[14][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[15][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[16][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[17][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[18][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[19][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[1][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[20][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[21][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[22][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[23][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[24][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[25][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[26][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[27][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[28][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[29][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[2][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[30][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[31][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[3][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[4][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[5][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[6][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[7][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[8][9]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][0]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][10]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][11]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][12]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][13]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][14]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][15]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][16]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][17]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][18]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][19]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][1]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][20]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][21]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][22]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][23]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][24]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][25]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][26]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][27]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][28]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][29]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][2]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][30]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][31]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][3]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][4]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][5]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][6]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][7]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][8]/Q (HIGH)

 There are 161 register/latch pins with no clock driven by root clock pin: core/reg_file/regs_reg[9][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: core/tim_int_reg/Q (HIGH)

 There are 3343 register/latch pins with no clock driven by root clock pin: inputter/key_x_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: inputter/key_x_reg[1]/Q (HIGH)

 There are 3343 register/latch pins with no clock driven by root clock pin: inputter/sw_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (29641)
----------------------------------------------------
 There are 29641 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.829        0.000                      0                  178        0.150        0.000                      0                  178        4.600        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.829        0.000                      0                  178        0.150        0.000                      0                  178        4.600        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.829ns  (required time - arrival time)
  Source:                 clock_dividor/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 1.049ns (33.181%)  route 2.112ns (66.819%))
  Logic Levels:           9  (BUFG=1 CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.225     4.240    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y140        FDCE                                         r  clock_dividor/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140        FDCE (Prop_fdce_C_Q)         0.223     4.463 f  clock_dividor/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.788     5.251    clock_dividor/clk_div_OBUF[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.344 f  clock_dividor/clk_div_OBUF[0]_BUFG_inst/O
                         net (fo=671, routed)         1.325     6.669    clock_dividor/clk_div_OBUF_BUFG[0]
    SLICE_X65Y140        LUT1 (Prop_lut1_I0_O)        0.043     6.712 r  clock_dividor/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.712    clock_dividor/clk_div[0]_i_2_n_0
    SLICE_X65Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.971 r  clock_dividor/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.971    clock_dividor/clk_div_reg[0]_i_1_n_0
    SLICE_X65Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.024 r  clock_dividor/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    clock_dividor/clk_div_reg[4]_i_1_n_0
    SLICE_X65Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.077 r  clock_dividor/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    clock_dividor/clk_div_reg[8]_i_1_n_0
    SLICE_X65Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.130 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X65Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.183 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.236 r  clock_dividor/clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    clock_dividor/clk_div_reg[20]_i_1_n_0
    SLICE_X65Y146        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.402 r  clock_dividor/clk_div_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.402    clock_dividor/clk_div_reg[24]_i_1_n_6
    SLICE_X65Y146        FDCE                                         r  clock_dividor/clk_div_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.096    13.871    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y146        FDCE                                         r  clock_dividor/clk_div_reg[25]/C
                         clock pessimism              0.346    14.217    
                         clock uncertainty           -0.035    14.182    
    SLICE_X65Y146        FDCE (Setup_fdce_C_D)        0.049    14.231    clock_dividor/clk_div_reg[25]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -7.402    
  -------------------------------------------------------------------
                         slack                                  6.829    

Slack (MET) :             6.846ns  (required time - arrival time)
  Source:                 clock_dividor/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.032ns (32.820%)  route 2.112ns (67.180%))
  Logic Levels:           9  (BUFG=1 CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.225     4.240    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y140        FDCE                                         r  clock_dividor/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140        FDCE (Prop_fdce_C_Q)         0.223     4.463 f  clock_dividor/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.788     5.251    clock_dividor/clk_div_OBUF[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.344 f  clock_dividor/clk_div_OBUF[0]_BUFG_inst/O
                         net (fo=671, routed)         1.325     6.669    clock_dividor/clk_div_OBUF_BUFG[0]
    SLICE_X65Y140        LUT1 (Prop_lut1_I0_O)        0.043     6.712 r  clock_dividor/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.712    clock_dividor/clk_div[0]_i_2_n_0
    SLICE_X65Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.971 r  clock_dividor/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.971    clock_dividor/clk_div_reg[0]_i_1_n_0
    SLICE_X65Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.024 r  clock_dividor/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    clock_dividor/clk_div_reg[4]_i_1_n_0
    SLICE_X65Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.077 r  clock_dividor/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    clock_dividor/clk_div_reg[8]_i_1_n_0
    SLICE_X65Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.130 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X65Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.183 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.236 r  clock_dividor/clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    clock_dividor/clk_div_reg[20]_i_1_n_0
    SLICE_X65Y146        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.385 r  clock_dividor/clk_div_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.385    clock_dividor/clk_div_reg[24]_i_1_n_4
    SLICE_X65Y146        FDCE                                         r  clock_dividor/clk_div_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.096    13.871    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y146        FDCE                                         r  clock_dividor/clk_div_reg[27]/C
                         clock pessimism              0.346    14.217    
                         clock uncertainty           -0.035    14.182    
    SLICE_X65Y146        FDCE (Setup_fdce_C_D)        0.049    14.231    clock_dividor/clk_div_reg[27]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  6.846    

Slack (MET) :             6.882ns  (required time - arrival time)
  Source:                 clock_dividor/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.108ns  (logic 0.996ns (32.042%)  route 2.112ns (67.958%))
  Logic Levels:           8  (BUFG=1 CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.225     4.240    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y140        FDCE                                         r  clock_dividor/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140        FDCE (Prop_fdce_C_Q)         0.223     4.463 f  clock_dividor/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.788     5.251    clock_dividor/clk_div_OBUF[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.344 f  clock_dividor/clk_div_OBUF[0]_BUFG_inst/O
                         net (fo=671, routed)         1.325     6.669    clock_dividor/clk_div_OBUF_BUFG[0]
    SLICE_X65Y140        LUT1 (Prop_lut1_I0_O)        0.043     6.712 r  clock_dividor/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.712    clock_dividor/clk_div[0]_i_2_n_0
    SLICE_X65Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.971 r  clock_dividor/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.971    clock_dividor/clk_div_reg[0]_i_1_n_0
    SLICE_X65Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.024 r  clock_dividor/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    clock_dividor/clk_div_reg[4]_i_1_n_0
    SLICE_X65Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.077 r  clock_dividor/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    clock_dividor/clk_div_reg[8]_i_1_n_0
    SLICE_X65Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.130 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X65Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.183 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.349 r  clock_dividor/clk_div_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.349    clock_dividor/clk_div_reg[20]_i_1_n_6
    SLICE_X65Y145        FDCE                                         r  clock_dividor/clk_div_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.096    13.871    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y145        FDCE                                         r  clock_dividor/clk_div_reg[21]/C
                         clock pessimism              0.346    14.217    
                         clock uncertainty           -0.035    14.182    
    SLICE_X65Y145        FDCE (Setup_fdce_C_D)        0.049    14.231    clock_dividor/clk_div_reg[21]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  6.882    

Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 clock_dividor/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.994ns (31.998%)  route 2.112ns (68.002%))
  Logic Levels:           9  (BUFG=1 CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.225     4.240    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y140        FDCE                                         r  clock_dividor/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140        FDCE (Prop_fdce_C_Q)         0.223     4.463 f  clock_dividor/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.788     5.251    clock_dividor/clk_div_OBUF[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.344 f  clock_dividor/clk_div_OBUF[0]_BUFG_inst/O
                         net (fo=671, routed)         1.325     6.669    clock_dividor/clk_div_OBUF_BUFG[0]
    SLICE_X65Y140        LUT1 (Prop_lut1_I0_O)        0.043     6.712 r  clock_dividor/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.712    clock_dividor/clk_div[0]_i_2_n_0
    SLICE_X65Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.971 r  clock_dividor/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.971    clock_dividor/clk_div_reg[0]_i_1_n_0
    SLICE_X65Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.024 r  clock_dividor/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    clock_dividor/clk_div_reg[4]_i_1_n_0
    SLICE_X65Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.077 r  clock_dividor/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    clock_dividor/clk_div_reg[8]_i_1_n_0
    SLICE_X65Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.130 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X65Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.183 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.236 r  clock_dividor/clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    clock_dividor/clk_div_reg[20]_i_1_n_0
    SLICE_X65Y146        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.347 r  clock_dividor/clk_div_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.347    clock_dividor/clk_div_reg[24]_i_1_n_7
    SLICE_X65Y146        FDCE                                         r  clock_dividor/clk_div_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.096    13.871    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y146        FDCE                                         r  clock_dividor/clk_div_reg[24]/C
                         clock pessimism              0.346    14.217    
                         clock uncertainty           -0.035    14.182    
    SLICE_X65Y146        FDCE (Setup_fdce_C_D)        0.049    14.231    clock_dividor/clk_div_reg[24]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  6.884    

Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 clock_dividor/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.994ns (31.998%)  route 2.112ns (68.002%))
  Logic Levels:           9  (BUFG=1 CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.225     4.240    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y140        FDCE                                         r  clock_dividor/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140        FDCE (Prop_fdce_C_Q)         0.223     4.463 f  clock_dividor/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.788     5.251    clock_dividor/clk_div_OBUF[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.344 f  clock_dividor/clk_div_OBUF[0]_BUFG_inst/O
                         net (fo=671, routed)         1.325     6.669    clock_dividor/clk_div_OBUF_BUFG[0]
    SLICE_X65Y140        LUT1 (Prop_lut1_I0_O)        0.043     6.712 r  clock_dividor/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.712    clock_dividor/clk_div[0]_i_2_n_0
    SLICE_X65Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.971 r  clock_dividor/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.971    clock_dividor/clk_div_reg[0]_i_1_n_0
    SLICE_X65Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.024 r  clock_dividor/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    clock_dividor/clk_div_reg[4]_i_1_n_0
    SLICE_X65Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.077 r  clock_dividor/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    clock_dividor/clk_div_reg[8]_i_1_n_0
    SLICE_X65Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.130 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X65Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.183 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.236 r  clock_dividor/clk_div_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.236    clock_dividor/clk_div_reg[20]_i_1_n_0
    SLICE_X65Y146        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.347 r  clock_dividor/clk_div_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.347    clock_dividor/clk_div_reg[24]_i_1_n_5
    SLICE_X65Y146        FDCE                                         r  clock_dividor/clk_div_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.096    13.871    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y146        FDCE                                         r  clock_dividor/clk_div_reg[26]/C
                         clock pessimism              0.346    14.217    
                         clock uncertainty           -0.035    14.182    
    SLICE_X65Y146        FDCE (Setup_fdce_C_D)        0.049    14.231    clock_dividor/clk_div_reg[26]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  6.884    

Slack (MET) :             6.899ns  (required time - arrival time)
  Source:                 clock_dividor/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.091ns  (logic 0.979ns (31.668%)  route 2.112ns (68.332%))
  Logic Levels:           8  (BUFG=1 CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.225     4.240    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y140        FDCE                                         r  clock_dividor/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140        FDCE (Prop_fdce_C_Q)         0.223     4.463 f  clock_dividor/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.788     5.251    clock_dividor/clk_div_OBUF[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.344 f  clock_dividor/clk_div_OBUF[0]_BUFG_inst/O
                         net (fo=671, routed)         1.325     6.669    clock_dividor/clk_div_OBUF_BUFG[0]
    SLICE_X65Y140        LUT1 (Prop_lut1_I0_O)        0.043     6.712 r  clock_dividor/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.712    clock_dividor/clk_div[0]_i_2_n_0
    SLICE_X65Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.971 r  clock_dividor/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.971    clock_dividor/clk_div_reg[0]_i_1_n_0
    SLICE_X65Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.024 r  clock_dividor/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    clock_dividor/clk_div_reg[4]_i_1_n_0
    SLICE_X65Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.077 r  clock_dividor/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    clock_dividor/clk_div_reg[8]_i_1_n_0
    SLICE_X65Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.130 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X65Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.183 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.332 r  clock_dividor/clk_div_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.332    clock_dividor/clk_div_reg[20]_i_1_n_4
    SLICE_X65Y145        FDCE                                         r  clock_dividor/clk_div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.096    13.871    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y145        FDCE                                         r  clock_dividor/clk_div_reg[23]/C
                         clock pessimism              0.346    14.217    
                         clock uncertainty           -0.035    14.182    
    SLICE_X65Y145        FDCE (Setup_fdce_C_D)        0.049    14.231    clock_dividor/clk_div_reg[23]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -7.332    
  -------------------------------------------------------------------
                         slack                                  6.899    

Slack (MET) :             6.935ns  (required time - arrival time)
  Source:                 clock_dividor/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.943ns (30.863%)  route 2.112ns (69.137%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.225     4.240    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y140        FDCE                                         r  clock_dividor/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140        FDCE (Prop_fdce_C_Q)         0.223     4.463 f  clock_dividor/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.788     5.251    clock_dividor/clk_div_OBUF[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.344 f  clock_dividor/clk_div_OBUF[0]_BUFG_inst/O
                         net (fo=671, routed)         1.325     6.669    clock_dividor/clk_div_OBUF_BUFG[0]
    SLICE_X65Y140        LUT1 (Prop_lut1_I0_O)        0.043     6.712 r  clock_dividor/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.712    clock_dividor/clk_div[0]_i_2_n_0
    SLICE_X65Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.971 r  clock_dividor/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.971    clock_dividor/clk_div_reg[0]_i_1_n_0
    SLICE_X65Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.024 r  clock_dividor/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    clock_dividor/clk_div_reg[4]_i_1_n_0
    SLICE_X65Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.077 r  clock_dividor/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    clock_dividor/clk_div_reg[8]_i_1_n_0
    SLICE_X65Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.130 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X65Y144        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     7.296 r  clock_dividor/clk_div_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.296    clock_dividor/clk_div_reg[16]_i_1_n_6
    SLICE_X65Y144        FDCE                                         r  clock_dividor/clk_div_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.096    13.871    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y144        FDCE                                         r  clock_dividor/clk_div_reg[17]/C
                         clock pessimism              0.346    14.217    
                         clock uncertainty           -0.035    14.182    
    SLICE_X65Y144        FDCE (Setup_fdce_C_D)        0.049    14.231    clock_dividor/clk_div_reg[17]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  6.935    

Slack (MET) :             6.937ns  (required time - arrival time)
  Source:                 clock_dividor/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.941ns (30.818%)  route 2.112ns (69.182%))
  Logic Levels:           8  (BUFG=1 CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.225     4.240    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y140        FDCE                                         r  clock_dividor/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140        FDCE (Prop_fdce_C_Q)         0.223     4.463 f  clock_dividor/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.788     5.251    clock_dividor/clk_div_OBUF[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.344 f  clock_dividor/clk_div_OBUF[0]_BUFG_inst/O
                         net (fo=671, routed)         1.325     6.669    clock_dividor/clk_div_OBUF_BUFG[0]
    SLICE_X65Y140        LUT1 (Prop_lut1_I0_O)        0.043     6.712 r  clock_dividor/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.712    clock_dividor/clk_div[0]_i_2_n_0
    SLICE_X65Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.971 r  clock_dividor/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.971    clock_dividor/clk_div_reg[0]_i_1_n_0
    SLICE_X65Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.024 r  clock_dividor/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    clock_dividor/clk_div_reg[4]_i_1_n_0
    SLICE_X65Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.077 r  clock_dividor/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    clock_dividor/clk_div_reg[8]_i_1_n_0
    SLICE_X65Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.130 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X65Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.183 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     7.294 r  clock_dividor/clk_div_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.294    clock_dividor/clk_div_reg[20]_i_1_n_7
    SLICE_X65Y145        FDCE                                         r  clock_dividor/clk_div_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.096    13.871    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y145        FDCE                                         r  clock_dividor/clk_div_reg[20]/C
                         clock pessimism              0.346    14.217    
                         clock uncertainty           -0.035    14.182    
    SLICE_X65Y145        FDCE (Setup_fdce_C_D)        0.049    14.231    clock_dividor/clk_div_reg[20]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  6.937    

Slack (MET) :             6.937ns  (required time - arrival time)
  Source:                 clock_dividor/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 0.941ns (30.818%)  route 2.112ns (69.182%))
  Logic Levels:           8  (BUFG=1 CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.225     4.240    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y140        FDCE                                         r  clock_dividor/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140        FDCE (Prop_fdce_C_Q)         0.223     4.463 f  clock_dividor/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.788     5.251    clock_dividor/clk_div_OBUF[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.344 f  clock_dividor/clk_div_OBUF[0]_BUFG_inst/O
                         net (fo=671, routed)         1.325     6.669    clock_dividor/clk_div_OBUF_BUFG[0]
    SLICE_X65Y140        LUT1 (Prop_lut1_I0_O)        0.043     6.712 r  clock_dividor/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.712    clock_dividor/clk_div[0]_i_2_n_0
    SLICE_X65Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.971 r  clock_dividor/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.971    clock_dividor/clk_div_reg[0]_i_1_n_0
    SLICE_X65Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.024 r  clock_dividor/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    clock_dividor/clk_div_reg[4]_i_1_n_0
    SLICE_X65Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.077 r  clock_dividor/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    clock_dividor/clk_div_reg[8]_i_1_n_0
    SLICE_X65Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.130 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X65Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.183 r  clock_dividor/clk_div_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.183    clock_dividor/clk_div_reg[16]_i_1_n_0
    SLICE_X65Y145        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     7.294 r  clock_dividor/clk_div_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.294    clock_dividor/clk_div_reg[20]_i_1_n_5
    SLICE_X65Y145        FDCE                                         r  clock_dividor/clk_div_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.096    13.871    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y145        FDCE                                         r  clock_dividor/clk_div_reg[22]/C
                         clock pessimism              0.346    14.217    
                         clock uncertainty           -0.035    14.182    
    SLICE_X65Y145        FDCE (Setup_fdce_C_D)        0.049    14.231    clock_dividor/clk_div_reg[22]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -7.294    
  -------------------------------------------------------------------
                         slack                                  6.937    

Slack (MET) :             6.952ns  (required time - arrival time)
  Source:                 clock_dividor/clk_div_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.038ns  (logic 0.926ns (30.476%)  route 2.112ns (69.524%))
  Logic Levels:           7  (BUFG=1 CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.871ns = ( 13.871 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.225     4.240    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y140        FDCE                                         r  clock_dividor/clk_div_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140        FDCE (Prop_fdce_C_Q)         0.223     4.463 f  clock_dividor/clk_div_reg[0]/Q
                         net (fo=1, routed)           0.788     5.251    clock_dividor/clk_div_OBUF[0]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.344 f  clock_dividor/clk_div_OBUF[0]_BUFG_inst/O
                         net (fo=671, routed)         1.325     6.669    clock_dividor/clk_div_OBUF_BUFG[0]
    SLICE_X65Y140        LUT1 (Prop_lut1_I0_O)        0.043     6.712 r  clock_dividor/clk_div[0]_i_2/O
                         net (fo=1, routed)           0.000     6.712    clock_dividor/clk_div[0]_i_2_n_0
    SLICE_X65Y140        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.971 r  clock_dividor/clk_div_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.971    clock_dividor/clk_div_reg[0]_i_1_n_0
    SLICE_X65Y141        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.024 r  clock_dividor/clk_div_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    clock_dividor/clk_div_reg[4]_i_1_n_0
    SLICE_X65Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.077 r  clock_dividor/clk_div_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.077    clock_dividor/clk_div_reg[8]_i_1_n_0
    SLICE_X65Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.130 r  clock_dividor/clk_div_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.130    clock_dividor/clk_div_reg[12]_i_1_n_0
    SLICE_X65Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     7.279 r  clock_dividor/clk_div_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.279    clock_dividor/clk_div_reg[16]_i_1_n_4
    SLICE_X65Y144        FDCE                                         r  clock_dividor/clk_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.096    13.871    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y144        FDCE                                         r  clock_dividor/clk_div_reg[19]/C
                         clock pessimism              0.346    14.217    
                         clock uncertainty           -0.035    14.182    
    SLICE_X65Y144        FDCE (Setup_fdce_C_D)        0.049    14.231    clock_dividor/clk_div_reg[19]
  -------------------------------------------------------------------
                         required time                         14.231    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  6.952    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 inputter/key_temp2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.923%)  route 0.104ns (51.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.715     1.961    inputter/clk_IBUF_BUFG
    SLICE_X107Y9         FDRE                                         r  inputter/key_temp2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y9         FDRE (Prop_fdre_C_Q)         0.100     2.061 r  inputter/key_temp2_reg[0]/Q
                         net (fo=2, routed)           0.104     2.165    inputter/key_temp2_reg_n_0_[0]
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[0]/C
                         clock pessimism             -0.465     1.975    
    SLICE_X107Y8         FDRE (Hold_fdre_C_D)         0.040     2.015    inputter/key_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 inputter/key_temp2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.923%)  route 0.104ns (51.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.715     1.961    inputter/clk_IBUF_BUFG
    SLICE_X107Y9         FDRE                                         r  inputter/key_temp2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y9         FDRE (Prop_fdre_C_Q)         0.100     2.061 r  inputter/key_temp2_reg[1]/Q
                         net (fo=2, routed)           0.104     2.165    inputter/key_temp2_reg_n_0_[1]
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[1]/C
                         clock pessimism             -0.465     1.975    
    SLICE_X107Y8         FDRE (Hold_fdre_C_D)         0.038     2.013    inputter/key_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.546     1.792    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y143        FDCE                                         r  clock_dividor/clk_div_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y143        FDCE (Prop_fdce_C_Q)         0.100     1.892 r  clock_dividor/clk_div_reg[15]/Q
                         net (fo=1, routed)           0.094     1.985    clock_dividor/clk_div_OBUF_BUFG[15]
    SLICE_X65Y143        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.062 r  clock_dividor/clk_div_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.062    clock_dividor/clk_div_reg[12]_i_1_n_4
    SLICE_X65Y143        FDCE                                         r  clock_dividor/clk_div_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.744     2.229    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y143        FDCE                                         r  clock_dividor/clk_div_reg[15]/C
                         clock pessimism             -0.437     1.792    
    SLICE_X65Y143        FDCE (Hold_fdce_C_D)         0.071     1.863    clock_dividor/clk_div_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.546     1.792    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y144        FDCE                                         r  clock_dividor/clk_div_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y144        FDCE (Prop_fdce_C_Q)         0.100     1.892 r  clock_dividor/clk_div_reg[19]/Q
                         net (fo=1, routed)           0.094     1.985    clock_dividor/clk_div_OBUF_BUFG[19]
    SLICE_X65Y144        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.062 r  clock_dividor/clk_div_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.062    clock_dividor/clk_div_reg[16]_i_1_n_4
    SLICE_X65Y144        FDCE                                         r  clock_dividor/clk_div_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.744     2.229    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y144        FDCE                                         r  clock_dividor/clk_div_reg[19]/C
                         clock pessimism             -0.437     1.792    
    SLICE_X65Y144        FDCE (Hold_fdce_C_D)         0.071     1.863    clock_dividor/clk_div_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.546     1.792    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y145        FDCE                                         r  clock_dividor/clk_div_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y145        FDCE (Prop_fdce_C_Q)         0.100     1.892 r  clock_dividor/clk_div_reg[23]/Q
                         net (fo=1, routed)           0.094     1.985    clock_dividor/clk_div_OBUF_BUFG[23]
    SLICE_X65Y145        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.062 r  clock_dividor/clk_div_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.062    clock_dividor/clk_div_reg[20]_i_1_n_4
    SLICE_X65Y145        FDCE                                         r  clock_dividor/clk_div_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.744     2.229    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y145        FDCE                                         r  clock_dividor/clk_div_reg[23]/C
                         clock pessimism             -0.437     1.792    
    SLICE_X65Y145        FDCE (Hold_fdce_C_D)         0.071     1.863    clock_dividor/clk_div_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.546     1.792    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y146        FDCE                                         r  clock_dividor/clk_div_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y146        FDCE (Prop_fdce_C_Q)         0.100     1.892 r  clock_dividor/clk_div_reg[27]/Q
                         net (fo=1, routed)           0.094     1.985    clock_dividor/clk_div_OBUF_BUFG[27]
    SLICE_X65Y146        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.062 r  clock_dividor/clk_div_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.062    clock_dividor/clk_div_reg[24]_i_1_n_4
    SLICE_X65Y146        FDCE                                         r  clock_dividor/clk_div_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.744     2.229    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y146        FDCE                                         r  clock_dividor/clk_div_reg[27]/C
                         clock pessimism             -0.437     1.792    
    SLICE_X65Y146        FDCE (Hold_fdce_C_D)         0.071     1.863    clock_dividor/clk_div_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.545     1.791    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y142        FDCE                                         r  clock_dividor/clk_div_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y142        FDCE (Prop_fdce_C_Q)         0.100     1.891 r  clock_dividor/clk_div_reg[11]/Q
                         net (fo=1, routed)           0.094     1.984    clock_dividor/clk_div_OBUF_BUFG[11]
    SLICE_X65Y142        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.061 r  clock_dividor/clk_div_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.061    clock_dividor/clk_div_reg[8]_i_1_n_4
    SLICE_X65Y142        FDCE                                         r  clock_dividor/clk_div_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.743     2.228    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y142        FDCE                                         r  clock_dividor/clk_div_reg[11]/C
                         clock pessimism             -0.437     1.791    
    SLICE_X65Y142        FDCE (Hold_fdce_C_D)         0.071     1.862    clock_dividor/clk_div_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.545     1.791    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y140        FDCE                                         r  clock_dividor/clk_div_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y140        FDCE (Prop_fdce_C_Q)         0.100     1.891 r  clock_dividor/clk_div_reg[3]/Q
                         net (fo=1, routed)           0.094     1.984    clock_dividor/clk_div_OBUF_BUFG[3]
    SLICE_X65Y140        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.061 r  clock_dividor/clk_div_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.061    clock_dividor/clk_div_reg[0]_i_1_n_4
    SLICE_X65Y140        FDCE                                         r  clock_dividor/clk_div_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.743     2.228    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y140        FDCE                                         r  clock_dividor/clk_div_reg[3]/C
                         clock pessimism             -0.437     1.791    
    SLICE_X65Y140        FDCE (Hold_fdce_C_D)         0.071     1.862    clock_dividor/clk_div_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 clock_dividor/clk_div_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_dividor/clk_div_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.177ns (65.390%)  route 0.094ns (34.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.545     1.791    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y141        FDCE                                         r  clock_dividor/clk_div_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y141        FDCE (Prop_fdce_C_Q)         0.100     1.891 r  clock_dividor/clk_div_reg[7]/Q
                         net (fo=1, routed)           0.094     1.984    clock_dividor/clk_div_OBUF_BUFG[7]
    SLICE_X65Y141        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.077     2.061 r  clock_dividor/clk_div_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.061    clock_dividor/clk_div_reg[4]_i_1_n_4
    SLICE_X65Y141        FDCE                                         r  clock_dividor/clk_div_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.743     2.228    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y141        FDCE                                         r  clock_dividor/clk_div_reg[7]/C
                         clock pessimism             -0.437     1.791    
    SLICE_X65Y141        FDCE (Hold_fdce_C_D)         0.071     1.862    clock_dividor/clk_div_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 inputter/key_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputter/key_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.537%)  route 0.136ns (51.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.439ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.714     1.960    inputter/clk_IBUF_BUFG
    SLICE_X107Y10        FDRE                                         r  inputter/key_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y10        FDRE (Prop_fdre_C_Q)         0.100     2.060 r  inputter/key_row_reg[2]/Q
                         net (fo=11, routed)          0.136     2.195    inputter/key_row_OBUF[2]
    SLICE_X107Y10        LUT6 (Prop_lut6_I1_O)        0.028     2.223 r  inputter/key_row[2]_i_1/O
                         net (fo=1, routed)           0.000     2.223    inputter/p_0_out[2]
    SLICE_X107Y10        FDRE                                         r  inputter/key_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.954     2.439    inputter/clk_IBUF_BUFG
    SLICE_X107Y10        FDRE                                         r  inputter/key_row_reg[2]/C
                         clock pessimism             -0.479     1.960    
    SLICE_X107Y10        FDRE (Hold_fdre_C_D)         0.060     2.020    inputter/key_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y9  clock_dividor/clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y3  inputter/clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X108Y7   inputter/key_temp1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X65Y130  inputter/sw_temp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X65Y130  inputter/sw_temp_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X65Y130  inputter/sw_temp_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X65Y130  inputter/sw_temp_reg[9]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X65Y140  clock_dividor/clk_div_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X65Y142  clock_dividor/clk_div_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.700         10.000      9.300      SLICE_X65Y142  clock_dividor/clk_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X108Y7   inputter/key_temp1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X108Y7   inputter/key_temp1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y130  inputter/sw_temp_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y130  inputter/sw_temp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y130  inputter/sw_temp_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y130  inputter/sw_temp_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y130  inputter/sw_temp_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y130  inputter/sw_temp_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y130  inputter/sw_temp_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X65Y130  inputter/sw_temp_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X65Y140  clock_dividor/clk_div_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X65Y140  clock_dividor/clk_div_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X65Y142  clock_dividor/clk_div_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X65Y142  clock_dividor/clk_div_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X65Y142  clock_dividor/clk_div_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X65Y142  clock_dividor/clk_div_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X65Y143  clock_dividor/clk_div_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X65Y143  clock_dividor/clk_div_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X65Y143  clock_dividor/clk_div_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         5.000       4.650      SLICE_X65Y143  clock_dividor/clk_div_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         29663 Endpoints
Min Delay         29663 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vga_display/display_data_reg_2624_2687_6_7/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.363ns  (logic 1.374ns (4.679%)  route 27.989ns (95.321%))
  Logic Levels:           19  (FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y193        FDCE                         0.000     0.000 r  core/pc_reg[4]/C
    SLICE_X92Y193        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  core/pc_reg[4]/Q
                         net (fo=61, routed)          1.099     1.358    core/comparator/Q[3]
    SLICE_X80Y197        LUT6 (Prop_lut6_I2_O)        0.043     1.401 r  core/comparator/g1_b18/O
                         net (fo=1, routed)           0.000     1.401    core/comparator/g1_b18_n_4
    SLICE_X80Y197        MUXF7 (Prop_muxf7_I1_O)      0.108     1.509 r  core/comparator/mtval_o_reg[18]_i_2/O
                         net (fo=264, routed)         5.141     6.649    core/reg_file/mtval_o_reg[28][4]
    SLICE_X78Y216        LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  core/reg_file/csr_i_data_reg[11]_i_9/O
                         net (fo=1, routed)           0.437     7.210    core/reg_file/csr_i_data_reg[11]_i_9_n_4
    SLICE_X79Y216        LUT6 (Prop_lut6_I0_O)        0.043     7.253 r  core/reg_file/csr_i_data_reg[11]_i_4/O
                         net (fo=1, routed)           0.843     8.096    core/reg_file/csr_i_data_reg[11]_i_4_n_4
    SLICE_X81Y206        LUT3 (Prop_lut3_I1_O)        0.043     8.139 f  core/reg_file/csr_i_data_reg[11]_i_2/O
                         net (fo=20, routed)          1.302     9.441    core/reg_file/o_daddr[-1111111100]_i_15_n_4
    SLICE_X64Y199        LUT5 (Prop_lut5_I3_O)        0.047     9.488 r  core/reg_file/o_daddr[-1111111102]_i_14/O
                         net (fo=4, routed)           0.537    10.025    core/reg_file/o_daddr[-1111111102]_i_14_n_4
    SLICE_X65Y196        LUT6 (Prop_lut6_I0_O)        0.134    10.159 r  core/reg_file/o_daddr[-1111111107]_i_8/O
                         net (fo=2, routed)           0.355    10.514    core/reg_file/o_daddr[-1111111107]_i_8_n_4
    SLICE_X66Y194        LUT6 (Prop_lut6_I1_O)        0.043    10.557 f  core/reg_file/o_daddr[-1111111107]_i_3/O
                         net (fo=1, routed)           0.332    10.889    core/reg_file/o_daddr[-1111111107]_i_3_n_4
    SLICE_X68Y194        LUT6 (Prop_lut6_I5_O)        0.043    10.932 f  core/reg_file/o_daddr[-1111111107]_i_1/O
                         net (fo=18, routed)          3.350    14.282    core/reg_file/pc_reg[8]_5
    SLICE_X80Y199        LUT4 (Prop_lut4_I1_O)        0.043    14.325 r  core/reg_file/regs[1][31]_i_29/O
                         net (fo=1, routed)           0.159    14.484    core/reg_file/regs[1][31]_i_29_n_4
    SLICE_X80Y199        LUT5 (Prop_lut5_I0_O)        0.043    14.527 r  core/reg_file/regs[1][31]_i_17/O
                         net (fo=23, routed)          2.144    16.671    core/reg_file/regs[1][31]_i_17_n_4
    SLICE_X56Y150        LUT4 (Prop_lut4_I1_O)        0.043    16.714 r  core/reg_file/o_dr1_idata[-1111111080]_i_2/O
                         net (fo=58, routed)          2.883    19.597    dr1/regs_reg[31][4]
    SLICE_X76Y191        LUT3 (Prop_lut3_I1_O)        0.047    19.644 r  dr1/regs[1][23]_i_4/O
                         net (fo=2, routed)           0.961    20.605    core/reg_file/regs_reg[31][23]_0[3]
    SLICE_X86Y201        LUT6 (Prop_lut6_I4_O)        0.134    20.739 r  core/reg_file/regs[1][23]_i_1/O
                         net (fo=32, routed)          1.231    21.970    vga/vga_debugger/D[14]
    SLICE_X85Y214        LUT6 (Prop_lut6_I5_O)        0.043    22.013 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_60/O
                         net (fo=1, routed)           0.696    22.709    vga/vga_debugger/display_data_reg_0_63_0_2_i_60_n_4
    SLICE_X85Y205        LUT6 (Prop_lut6_I3_O)        0.043    22.752 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.350    23.102    vga/vga_debugger/display_data_reg_0_63_0_2_i_24_n_4
    SLICE_X84Y205        LUT6 (Prop_lut6_I2_O)        0.043    23.145 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.234    24.379    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_4
    SLICE_X80Y166        LUT3 (Prop_lut3_I0_O)        0.048    24.427 r  vga/vga_debugger/display_data_reg_320_383_6_7_i_1/O
                         net (fo=126, routed)         4.936    29.363    vga/vga_display/display_data_reg_2624_2687_6_7/D
    SLICE_X92Y138        RAMD64E                                      r  vga/vga_display/display_data_reg_2624_2687_6_7/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vga_display/display_data_reg_2624_2687_6_7/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.363ns  (logic 1.374ns (4.679%)  route 27.989ns (95.321%))
  Logic Levels:           19  (FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y193        FDCE                         0.000     0.000 r  core/pc_reg[4]/C
    SLICE_X92Y193        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  core/pc_reg[4]/Q
                         net (fo=61, routed)          1.099     1.358    core/comparator/Q[3]
    SLICE_X80Y197        LUT6 (Prop_lut6_I2_O)        0.043     1.401 r  core/comparator/g1_b18/O
                         net (fo=1, routed)           0.000     1.401    core/comparator/g1_b18_n_4
    SLICE_X80Y197        MUXF7 (Prop_muxf7_I1_O)      0.108     1.509 r  core/comparator/mtval_o_reg[18]_i_2/O
                         net (fo=264, routed)         5.141     6.649    core/reg_file/mtval_o_reg[28][4]
    SLICE_X78Y216        LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  core/reg_file/csr_i_data_reg[11]_i_9/O
                         net (fo=1, routed)           0.437     7.210    core/reg_file/csr_i_data_reg[11]_i_9_n_4
    SLICE_X79Y216        LUT6 (Prop_lut6_I0_O)        0.043     7.253 r  core/reg_file/csr_i_data_reg[11]_i_4/O
                         net (fo=1, routed)           0.843     8.096    core/reg_file/csr_i_data_reg[11]_i_4_n_4
    SLICE_X81Y206        LUT3 (Prop_lut3_I1_O)        0.043     8.139 f  core/reg_file/csr_i_data_reg[11]_i_2/O
                         net (fo=20, routed)          1.302     9.441    core/reg_file/o_daddr[-1111111100]_i_15_n_4
    SLICE_X64Y199        LUT5 (Prop_lut5_I3_O)        0.047     9.488 r  core/reg_file/o_daddr[-1111111102]_i_14/O
                         net (fo=4, routed)           0.537    10.025    core/reg_file/o_daddr[-1111111102]_i_14_n_4
    SLICE_X65Y196        LUT6 (Prop_lut6_I0_O)        0.134    10.159 r  core/reg_file/o_daddr[-1111111107]_i_8/O
                         net (fo=2, routed)           0.355    10.514    core/reg_file/o_daddr[-1111111107]_i_8_n_4
    SLICE_X66Y194        LUT6 (Prop_lut6_I1_O)        0.043    10.557 f  core/reg_file/o_daddr[-1111111107]_i_3/O
                         net (fo=1, routed)           0.332    10.889    core/reg_file/o_daddr[-1111111107]_i_3_n_4
    SLICE_X68Y194        LUT6 (Prop_lut6_I5_O)        0.043    10.932 f  core/reg_file/o_daddr[-1111111107]_i_1/O
                         net (fo=18, routed)          3.350    14.282    core/reg_file/pc_reg[8]_5
    SLICE_X80Y199        LUT4 (Prop_lut4_I1_O)        0.043    14.325 r  core/reg_file/regs[1][31]_i_29/O
                         net (fo=1, routed)           0.159    14.484    core/reg_file/regs[1][31]_i_29_n_4
    SLICE_X80Y199        LUT5 (Prop_lut5_I0_O)        0.043    14.527 r  core/reg_file/regs[1][31]_i_17/O
                         net (fo=23, routed)          2.144    16.671    core/reg_file/regs[1][31]_i_17_n_4
    SLICE_X56Y150        LUT4 (Prop_lut4_I1_O)        0.043    16.714 r  core/reg_file/o_dr1_idata[-1111111080]_i_2/O
                         net (fo=58, routed)          2.883    19.597    dr1/regs_reg[31][4]
    SLICE_X76Y191        LUT3 (Prop_lut3_I1_O)        0.047    19.644 r  dr1/regs[1][23]_i_4/O
                         net (fo=2, routed)           0.961    20.605    core/reg_file/regs_reg[31][23]_0[3]
    SLICE_X86Y201        LUT6 (Prop_lut6_I4_O)        0.134    20.739 r  core/reg_file/regs[1][23]_i_1/O
                         net (fo=32, routed)          1.231    21.970    vga/vga_debugger/D[14]
    SLICE_X85Y214        LUT6 (Prop_lut6_I5_O)        0.043    22.013 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_60/O
                         net (fo=1, routed)           0.696    22.709    vga/vga_debugger/display_data_reg_0_63_0_2_i_60_n_4
    SLICE_X85Y205        LUT6 (Prop_lut6_I3_O)        0.043    22.752 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.350    23.102    vga/vga_debugger/display_data_reg_0_63_0_2_i_24_n_4
    SLICE_X84Y205        LUT6 (Prop_lut6_I2_O)        0.043    23.145 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.234    24.379    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_4
    SLICE_X80Y166        LUT3 (Prop_lut3_I0_O)        0.048    24.427 r  vga/vga_debugger/display_data_reg_320_383_6_7_i_1/O
                         net (fo=126, routed)         4.936    29.363    vga/vga_display/display_data_reg_2624_2687_6_7/D
    SLICE_X92Y138        RAMD64E                                      r  vga/vga_display/display_data_reg_2624_2687_6_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vga_display/display_data_reg_2112_2175_6_7/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.340ns  (logic 1.374ns (4.683%)  route 27.966ns (95.317%))
  Logic Levels:           19  (FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y193        FDCE                         0.000     0.000 r  core/pc_reg[4]/C
    SLICE_X92Y193        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  core/pc_reg[4]/Q
                         net (fo=61, routed)          1.099     1.358    core/comparator/Q[3]
    SLICE_X80Y197        LUT6 (Prop_lut6_I2_O)        0.043     1.401 r  core/comparator/g1_b18/O
                         net (fo=1, routed)           0.000     1.401    core/comparator/g1_b18_n_4
    SLICE_X80Y197        MUXF7 (Prop_muxf7_I1_O)      0.108     1.509 r  core/comparator/mtval_o_reg[18]_i_2/O
                         net (fo=264, routed)         5.141     6.649    core/reg_file/mtval_o_reg[28][4]
    SLICE_X78Y216        LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  core/reg_file/csr_i_data_reg[11]_i_9/O
                         net (fo=1, routed)           0.437     7.210    core/reg_file/csr_i_data_reg[11]_i_9_n_4
    SLICE_X79Y216        LUT6 (Prop_lut6_I0_O)        0.043     7.253 r  core/reg_file/csr_i_data_reg[11]_i_4/O
                         net (fo=1, routed)           0.843     8.096    core/reg_file/csr_i_data_reg[11]_i_4_n_4
    SLICE_X81Y206        LUT3 (Prop_lut3_I1_O)        0.043     8.139 f  core/reg_file/csr_i_data_reg[11]_i_2/O
                         net (fo=20, routed)          1.302     9.441    core/reg_file/o_daddr[-1111111100]_i_15_n_4
    SLICE_X64Y199        LUT5 (Prop_lut5_I3_O)        0.047     9.488 r  core/reg_file/o_daddr[-1111111102]_i_14/O
                         net (fo=4, routed)           0.537    10.025    core/reg_file/o_daddr[-1111111102]_i_14_n_4
    SLICE_X65Y196        LUT6 (Prop_lut6_I0_O)        0.134    10.159 r  core/reg_file/o_daddr[-1111111107]_i_8/O
                         net (fo=2, routed)           0.355    10.514    core/reg_file/o_daddr[-1111111107]_i_8_n_4
    SLICE_X66Y194        LUT6 (Prop_lut6_I1_O)        0.043    10.557 f  core/reg_file/o_daddr[-1111111107]_i_3/O
                         net (fo=1, routed)           0.332    10.889    core/reg_file/o_daddr[-1111111107]_i_3_n_4
    SLICE_X68Y194        LUT6 (Prop_lut6_I5_O)        0.043    10.932 f  core/reg_file/o_daddr[-1111111107]_i_1/O
                         net (fo=18, routed)          3.350    14.282    core/reg_file/pc_reg[8]_5
    SLICE_X80Y199        LUT4 (Prop_lut4_I1_O)        0.043    14.325 r  core/reg_file/regs[1][31]_i_29/O
                         net (fo=1, routed)           0.159    14.484    core/reg_file/regs[1][31]_i_29_n_4
    SLICE_X80Y199        LUT5 (Prop_lut5_I0_O)        0.043    14.527 r  core/reg_file/regs[1][31]_i_17/O
                         net (fo=23, routed)          2.144    16.671    core/reg_file/regs[1][31]_i_17_n_4
    SLICE_X56Y150        LUT4 (Prop_lut4_I1_O)        0.043    16.714 r  core/reg_file/o_dr1_idata[-1111111080]_i_2/O
                         net (fo=58, routed)          2.883    19.597    dr1/regs_reg[31][4]
    SLICE_X76Y191        LUT3 (Prop_lut3_I1_O)        0.047    19.644 r  dr1/regs[1][23]_i_4/O
                         net (fo=2, routed)           0.961    20.605    core/reg_file/regs_reg[31][23]_0[3]
    SLICE_X86Y201        LUT6 (Prop_lut6_I4_O)        0.134    20.739 r  core/reg_file/regs[1][23]_i_1/O
                         net (fo=32, routed)          1.231    21.970    vga/vga_debugger/D[14]
    SLICE_X85Y214        LUT6 (Prop_lut6_I5_O)        0.043    22.013 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_60/O
                         net (fo=1, routed)           0.696    22.709    vga/vga_debugger/display_data_reg_0_63_0_2_i_60_n_4
    SLICE_X85Y205        LUT6 (Prop_lut6_I3_O)        0.043    22.752 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.350    23.102    vga/vga_debugger/display_data_reg_0_63_0_2_i_24_n_4
    SLICE_X84Y205        LUT6 (Prop_lut6_I2_O)        0.043    23.145 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.234    24.379    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_4
    SLICE_X80Y166        LUT3 (Prop_lut3_I0_O)        0.048    24.427 r  vga/vga_debugger/display_data_reg_320_383_6_7_i_1/O
                         net (fo=126, routed)         4.913    29.340    vga/vga_display/display_data_reg_2112_2175_6_7/D
    SLICE_X94Y138        RAMD64E                                      r  vga/vga_display/display_data_reg_2112_2175_6_7/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vga_display/display_data_reg_2112_2175_6_7/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.340ns  (logic 1.374ns (4.683%)  route 27.966ns (95.317%))
  Logic Levels:           19  (FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y193        FDCE                         0.000     0.000 r  core/pc_reg[4]/C
    SLICE_X92Y193        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  core/pc_reg[4]/Q
                         net (fo=61, routed)          1.099     1.358    core/comparator/Q[3]
    SLICE_X80Y197        LUT6 (Prop_lut6_I2_O)        0.043     1.401 r  core/comparator/g1_b18/O
                         net (fo=1, routed)           0.000     1.401    core/comparator/g1_b18_n_4
    SLICE_X80Y197        MUXF7 (Prop_muxf7_I1_O)      0.108     1.509 r  core/comparator/mtval_o_reg[18]_i_2/O
                         net (fo=264, routed)         5.141     6.649    core/reg_file/mtval_o_reg[28][4]
    SLICE_X78Y216        LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  core/reg_file/csr_i_data_reg[11]_i_9/O
                         net (fo=1, routed)           0.437     7.210    core/reg_file/csr_i_data_reg[11]_i_9_n_4
    SLICE_X79Y216        LUT6 (Prop_lut6_I0_O)        0.043     7.253 r  core/reg_file/csr_i_data_reg[11]_i_4/O
                         net (fo=1, routed)           0.843     8.096    core/reg_file/csr_i_data_reg[11]_i_4_n_4
    SLICE_X81Y206        LUT3 (Prop_lut3_I1_O)        0.043     8.139 f  core/reg_file/csr_i_data_reg[11]_i_2/O
                         net (fo=20, routed)          1.302     9.441    core/reg_file/o_daddr[-1111111100]_i_15_n_4
    SLICE_X64Y199        LUT5 (Prop_lut5_I3_O)        0.047     9.488 r  core/reg_file/o_daddr[-1111111102]_i_14/O
                         net (fo=4, routed)           0.537    10.025    core/reg_file/o_daddr[-1111111102]_i_14_n_4
    SLICE_X65Y196        LUT6 (Prop_lut6_I0_O)        0.134    10.159 r  core/reg_file/o_daddr[-1111111107]_i_8/O
                         net (fo=2, routed)           0.355    10.514    core/reg_file/o_daddr[-1111111107]_i_8_n_4
    SLICE_X66Y194        LUT6 (Prop_lut6_I1_O)        0.043    10.557 f  core/reg_file/o_daddr[-1111111107]_i_3/O
                         net (fo=1, routed)           0.332    10.889    core/reg_file/o_daddr[-1111111107]_i_3_n_4
    SLICE_X68Y194        LUT6 (Prop_lut6_I5_O)        0.043    10.932 f  core/reg_file/o_daddr[-1111111107]_i_1/O
                         net (fo=18, routed)          3.350    14.282    core/reg_file/pc_reg[8]_5
    SLICE_X80Y199        LUT4 (Prop_lut4_I1_O)        0.043    14.325 r  core/reg_file/regs[1][31]_i_29/O
                         net (fo=1, routed)           0.159    14.484    core/reg_file/regs[1][31]_i_29_n_4
    SLICE_X80Y199        LUT5 (Prop_lut5_I0_O)        0.043    14.527 r  core/reg_file/regs[1][31]_i_17/O
                         net (fo=23, routed)          2.144    16.671    core/reg_file/regs[1][31]_i_17_n_4
    SLICE_X56Y150        LUT4 (Prop_lut4_I1_O)        0.043    16.714 r  core/reg_file/o_dr1_idata[-1111111080]_i_2/O
                         net (fo=58, routed)          2.883    19.597    dr1/regs_reg[31][4]
    SLICE_X76Y191        LUT3 (Prop_lut3_I1_O)        0.047    19.644 r  dr1/regs[1][23]_i_4/O
                         net (fo=2, routed)           0.961    20.605    core/reg_file/regs_reg[31][23]_0[3]
    SLICE_X86Y201        LUT6 (Prop_lut6_I4_O)        0.134    20.739 r  core/reg_file/regs[1][23]_i_1/O
                         net (fo=32, routed)          1.231    21.970    vga/vga_debugger/D[14]
    SLICE_X85Y214        LUT6 (Prop_lut6_I5_O)        0.043    22.013 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_60/O
                         net (fo=1, routed)           0.696    22.709    vga/vga_debugger/display_data_reg_0_63_0_2_i_60_n_4
    SLICE_X85Y205        LUT6 (Prop_lut6_I3_O)        0.043    22.752 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.350    23.102    vga/vga_debugger/display_data_reg_0_63_0_2_i_24_n_4
    SLICE_X84Y205        LUT6 (Prop_lut6_I2_O)        0.043    23.145 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.234    24.379    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_4
    SLICE_X80Y166        LUT3 (Prop_lut3_I0_O)        0.048    24.427 r  vga/vga_debugger/display_data_reg_320_383_6_7_i_1/O
                         net (fo=126, routed)         4.913    29.340    vga/vga_display/display_data_reg_2112_2175_6_7/D
    SLICE_X94Y138        RAMD64E                                      r  vga/vga_display/display_data_reg_2112_2175_6_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vga_display/display_data_reg_2368_2431_6_7/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.338ns  (logic 1.374ns (4.683%)  route 27.964ns (95.317%))
  Logic Levels:           19  (FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y193        FDCE                         0.000     0.000 r  core/pc_reg[4]/C
    SLICE_X92Y193        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  core/pc_reg[4]/Q
                         net (fo=61, routed)          1.099     1.358    core/comparator/Q[3]
    SLICE_X80Y197        LUT6 (Prop_lut6_I2_O)        0.043     1.401 r  core/comparator/g1_b18/O
                         net (fo=1, routed)           0.000     1.401    core/comparator/g1_b18_n_4
    SLICE_X80Y197        MUXF7 (Prop_muxf7_I1_O)      0.108     1.509 r  core/comparator/mtval_o_reg[18]_i_2/O
                         net (fo=264, routed)         5.141     6.649    core/reg_file/mtval_o_reg[28][4]
    SLICE_X78Y216        LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  core/reg_file/csr_i_data_reg[11]_i_9/O
                         net (fo=1, routed)           0.437     7.210    core/reg_file/csr_i_data_reg[11]_i_9_n_4
    SLICE_X79Y216        LUT6 (Prop_lut6_I0_O)        0.043     7.253 r  core/reg_file/csr_i_data_reg[11]_i_4/O
                         net (fo=1, routed)           0.843     8.096    core/reg_file/csr_i_data_reg[11]_i_4_n_4
    SLICE_X81Y206        LUT3 (Prop_lut3_I1_O)        0.043     8.139 f  core/reg_file/csr_i_data_reg[11]_i_2/O
                         net (fo=20, routed)          1.302     9.441    core/reg_file/o_daddr[-1111111100]_i_15_n_4
    SLICE_X64Y199        LUT5 (Prop_lut5_I3_O)        0.047     9.488 r  core/reg_file/o_daddr[-1111111102]_i_14/O
                         net (fo=4, routed)           0.537    10.025    core/reg_file/o_daddr[-1111111102]_i_14_n_4
    SLICE_X65Y196        LUT6 (Prop_lut6_I0_O)        0.134    10.159 r  core/reg_file/o_daddr[-1111111107]_i_8/O
                         net (fo=2, routed)           0.355    10.514    core/reg_file/o_daddr[-1111111107]_i_8_n_4
    SLICE_X66Y194        LUT6 (Prop_lut6_I1_O)        0.043    10.557 f  core/reg_file/o_daddr[-1111111107]_i_3/O
                         net (fo=1, routed)           0.332    10.889    core/reg_file/o_daddr[-1111111107]_i_3_n_4
    SLICE_X68Y194        LUT6 (Prop_lut6_I5_O)        0.043    10.932 f  core/reg_file/o_daddr[-1111111107]_i_1/O
                         net (fo=18, routed)          3.350    14.282    core/reg_file/pc_reg[8]_5
    SLICE_X80Y199        LUT4 (Prop_lut4_I1_O)        0.043    14.325 r  core/reg_file/regs[1][31]_i_29/O
                         net (fo=1, routed)           0.159    14.484    core/reg_file/regs[1][31]_i_29_n_4
    SLICE_X80Y199        LUT5 (Prop_lut5_I0_O)        0.043    14.527 r  core/reg_file/regs[1][31]_i_17/O
                         net (fo=23, routed)          2.144    16.671    core/reg_file/regs[1][31]_i_17_n_4
    SLICE_X56Y150        LUT4 (Prop_lut4_I1_O)        0.043    16.714 r  core/reg_file/o_dr1_idata[-1111111080]_i_2/O
                         net (fo=58, routed)          2.883    19.597    dr1/regs_reg[31][4]
    SLICE_X76Y191        LUT3 (Prop_lut3_I1_O)        0.047    19.644 r  dr1/regs[1][23]_i_4/O
                         net (fo=2, routed)           0.961    20.605    core/reg_file/regs_reg[31][23]_0[3]
    SLICE_X86Y201        LUT6 (Prop_lut6_I4_O)        0.134    20.739 r  core/reg_file/regs[1][23]_i_1/O
                         net (fo=32, routed)          1.231    21.970    vga/vga_debugger/D[14]
    SLICE_X85Y214        LUT6 (Prop_lut6_I5_O)        0.043    22.013 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_60/O
                         net (fo=1, routed)           0.696    22.709    vga/vga_debugger/display_data_reg_0_63_0_2_i_60_n_4
    SLICE_X85Y205        LUT6 (Prop_lut6_I3_O)        0.043    22.752 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.350    23.102    vga/vga_debugger/display_data_reg_0_63_0_2_i_24_n_4
    SLICE_X84Y205        LUT6 (Prop_lut6_I2_O)        0.043    23.145 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.234    24.379    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_4
    SLICE_X80Y166        LUT3 (Prop_lut3_I0_O)        0.048    24.427 r  vga/vga_debugger/display_data_reg_320_383_6_7_i_1/O
                         net (fo=126, routed)         4.911    29.338    vga/vga_display/display_data_reg_2368_2431_6_7/D
    SLICE_X92Y137        RAMD64E                                      r  vga/vga_display/display_data_reg_2368_2431_6_7/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vga_display/display_data_reg_2368_2431_6_7/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.338ns  (logic 1.374ns (4.683%)  route 27.964ns (95.317%))
  Logic Levels:           19  (FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y193        FDCE                         0.000     0.000 r  core/pc_reg[4]/C
    SLICE_X92Y193        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  core/pc_reg[4]/Q
                         net (fo=61, routed)          1.099     1.358    core/comparator/Q[3]
    SLICE_X80Y197        LUT6 (Prop_lut6_I2_O)        0.043     1.401 r  core/comparator/g1_b18/O
                         net (fo=1, routed)           0.000     1.401    core/comparator/g1_b18_n_4
    SLICE_X80Y197        MUXF7 (Prop_muxf7_I1_O)      0.108     1.509 r  core/comparator/mtval_o_reg[18]_i_2/O
                         net (fo=264, routed)         5.141     6.649    core/reg_file/mtval_o_reg[28][4]
    SLICE_X78Y216        LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  core/reg_file/csr_i_data_reg[11]_i_9/O
                         net (fo=1, routed)           0.437     7.210    core/reg_file/csr_i_data_reg[11]_i_9_n_4
    SLICE_X79Y216        LUT6 (Prop_lut6_I0_O)        0.043     7.253 r  core/reg_file/csr_i_data_reg[11]_i_4/O
                         net (fo=1, routed)           0.843     8.096    core/reg_file/csr_i_data_reg[11]_i_4_n_4
    SLICE_X81Y206        LUT3 (Prop_lut3_I1_O)        0.043     8.139 f  core/reg_file/csr_i_data_reg[11]_i_2/O
                         net (fo=20, routed)          1.302     9.441    core/reg_file/o_daddr[-1111111100]_i_15_n_4
    SLICE_X64Y199        LUT5 (Prop_lut5_I3_O)        0.047     9.488 r  core/reg_file/o_daddr[-1111111102]_i_14/O
                         net (fo=4, routed)           0.537    10.025    core/reg_file/o_daddr[-1111111102]_i_14_n_4
    SLICE_X65Y196        LUT6 (Prop_lut6_I0_O)        0.134    10.159 r  core/reg_file/o_daddr[-1111111107]_i_8/O
                         net (fo=2, routed)           0.355    10.514    core/reg_file/o_daddr[-1111111107]_i_8_n_4
    SLICE_X66Y194        LUT6 (Prop_lut6_I1_O)        0.043    10.557 f  core/reg_file/o_daddr[-1111111107]_i_3/O
                         net (fo=1, routed)           0.332    10.889    core/reg_file/o_daddr[-1111111107]_i_3_n_4
    SLICE_X68Y194        LUT6 (Prop_lut6_I5_O)        0.043    10.932 f  core/reg_file/o_daddr[-1111111107]_i_1/O
                         net (fo=18, routed)          3.350    14.282    core/reg_file/pc_reg[8]_5
    SLICE_X80Y199        LUT4 (Prop_lut4_I1_O)        0.043    14.325 r  core/reg_file/regs[1][31]_i_29/O
                         net (fo=1, routed)           0.159    14.484    core/reg_file/regs[1][31]_i_29_n_4
    SLICE_X80Y199        LUT5 (Prop_lut5_I0_O)        0.043    14.527 r  core/reg_file/regs[1][31]_i_17/O
                         net (fo=23, routed)          2.144    16.671    core/reg_file/regs[1][31]_i_17_n_4
    SLICE_X56Y150        LUT4 (Prop_lut4_I1_O)        0.043    16.714 r  core/reg_file/o_dr1_idata[-1111111080]_i_2/O
                         net (fo=58, routed)          2.883    19.597    dr1/regs_reg[31][4]
    SLICE_X76Y191        LUT3 (Prop_lut3_I1_O)        0.047    19.644 r  dr1/regs[1][23]_i_4/O
                         net (fo=2, routed)           0.961    20.605    core/reg_file/regs_reg[31][23]_0[3]
    SLICE_X86Y201        LUT6 (Prop_lut6_I4_O)        0.134    20.739 r  core/reg_file/regs[1][23]_i_1/O
                         net (fo=32, routed)          1.231    21.970    vga/vga_debugger/D[14]
    SLICE_X85Y214        LUT6 (Prop_lut6_I5_O)        0.043    22.013 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_60/O
                         net (fo=1, routed)           0.696    22.709    vga/vga_debugger/display_data_reg_0_63_0_2_i_60_n_4
    SLICE_X85Y205        LUT6 (Prop_lut6_I3_O)        0.043    22.752 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.350    23.102    vga/vga_debugger/display_data_reg_0_63_0_2_i_24_n_4
    SLICE_X84Y205        LUT6 (Prop_lut6_I2_O)        0.043    23.145 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.234    24.379    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_4
    SLICE_X80Y166        LUT3 (Prop_lut3_I0_O)        0.048    24.427 r  vga/vga_debugger/display_data_reg_320_383_6_7_i_1/O
                         net (fo=126, routed)         4.911    29.338    vga/vga_display/display_data_reg_2368_2431_6_7/D
    SLICE_X92Y137        RAMD64E                                      r  vga/vga_display/display_data_reg_2368_2431_6_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vga_display/display_data_reg_2176_2239_6_7/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.255ns  (logic 1.374ns (4.697%)  route 27.881ns (95.303%))
  Logic Levels:           19  (FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y193        FDCE                         0.000     0.000 r  core/pc_reg[4]/C
    SLICE_X92Y193        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  core/pc_reg[4]/Q
                         net (fo=61, routed)          1.099     1.358    core/comparator/Q[3]
    SLICE_X80Y197        LUT6 (Prop_lut6_I2_O)        0.043     1.401 r  core/comparator/g1_b18/O
                         net (fo=1, routed)           0.000     1.401    core/comparator/g1_b18_n_4
    SLICE_X80Y197        MUXF7 (Prop_muxf7_I1_O)      0.108     1.509 r  core/comparator/mtval_o_reg[18]_i_2/O
                         net (fo=264, routed)         5.141     6.649    core/reg_file/mtval_o_reg[28][4]
    SLICE_X78Y216        LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  core/reg_file/csr_i_data_reg[11]_i_9/O
                         net (fo=1, routed)           0.437     7.210    core/reg_file/csr_i_data_reg[11]_i_9_n_4
    SLICE_X79Y216        LUT6 (Prop_lut6_I0_O)        0.043     7.253 r  core/reg_file/csr_i_data_reg[11]_i_4/O
                         net (fo=1, routed)           0.843     8.096    core/reg_file/csr_i_data_reg[11]_i_4_n_4
    SLICE_X81Y206        LUT3 (Prop_lut3_I1_O)        0.043     8.139 f  core/reg_file/csr_i_data_reg[11]_i_2/O
                         net (fo=20, routed)          1.302     9.441    core/reg_file/o_daddr[-1111111100]_i_15_n_4
    SLICE_X64Y199        LUT5 (Prop_lut5_I3_O)        0.047     9.488 r  core/reg_file/o_daddr[-1111111102]_i_14/O
                         net (fo=4, routed)           0.537    10.025    core/reg_file/o_daddr[-1111111102]_i_14_n_4
    SLICE_X65Y196        LUT6 (Prop_lut6_I0_O)        0.134    10.159 r  core/reg_file/o_daddr[-1111111107]_i_8/O
                         net (fo=2, routed)           0.355    10.514    core/reg_file/o_daddr[-1111111107]_i_8_n_4
    SLICE_X66Y194        LUT6 (Prop_lut6_I1_O)        0.043    10.557 f  core/reg_file/o_daddr[-1111111107]_i_3/O
                         net (fo=1, routed)           0.332    10.889    core/reg_file/o_daddr[-1111111107]_i_3_n_4
    SLICE_X68Y194        LUT6 (Prop_lut6_I5_O)        0.043    10.932 f  core/reg_file/o_daddr[-1111111107]_i_1/O
                         net (fo=18, routed)          3.350    14.282    core/reg_file/pc_reg[8]_5
    SLICE_X80Y199        LUT4 (Prop_lut4_I1_O)        0.043    14.325 r  core/reg_file/regs[1][31]_i_29/O
                         net (fo=1, routed)           0.159    14.484    core/reg_file/regs[1][31]_i_29_n_4
    SLICE_X80Y199        LUT5 (Prop_lut5_I0_O)        0.043    14.527 r  core/reg_file/regs[1][31]_i_17/O
                         net (fo=23, routed)          2.144    16.671    core/reg_file/regs[1][31]_i_17_n_4
    SLICE_X56Y150        LUT4 (Prop_lut4_I1_O)        0.043    16.714 r  core/reg_file/o_dr1_idata[-1111111080]_i_2/O
                         net (fo=58, routed)          2.883    19.597    dr1/regs_reg[31][4]
    SLICE_X76Y191        LUT3 (Prop_lut3_I1_O)        0.047    19.644 r  dr1/regs[1][23]_i_4/O
                         net (fo=2, routed)           0.961    20.605    core/reg_file/regs_reg[31][23]_0[3]
    SLICE_X86Y201        LUT6 (Prop_lut6_I4_O)        0.134    20.739 r  core/reg_file/regs[1][23]_i_1/O
                         net (fo=32, routed)          1.231    21.970    vga/vga_debugger/D[14]
    SLICE_X85Y214        LUT6 (Prop_lut6_I5_O)        0.043    22.013 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_60/O
                         net (fo=1, routed)           0.696    22.709    vga/vga_debugger/display_data_reg_0_63_0_2_i_60_n_4
    SLICE_X85Y205        LUT6 (Prop_lut6_I3_O)        0.043    22.752 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.350    23.102    vga/vga_debugger/display_data_reg_0_63_0_2_i_24_n_4
    SLICE_X84Y205        LUT6 (Prop_lut6_I2_O)        0.043    23.145 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.234    24.379    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_4
    SLICE_X80Y166        LUT3 (Prop_lut3_I0_O)        0.048    24.427 r  vga/vga_debugger/display_data_reg_320_383_6_7_i_1/O
                         net (fo=126, routed)         4.828    29.255    vga/vga_display/display_data_reg_2176_2239_6_7/D
    SLICE_X94Y139        RAMD64E                                      r  vga/vga_display/display_data_reg_2176_2239_6_7/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vga_display/display_data_reg_2176_2239_6_7/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.255ns  (logic 1.374ns (4.697%)  route 27.881ns (95.303%))
  Logic Levels:           19  (FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y193        FDCE                         0.000     0.000 r  core/pc_reg[4]/C
    SLICE_X92Y193        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  core/pc_reg[4]/Q
                         net (fo=61, routed)          1.099     1.358    core/comparator/Q[3]
    SLICE_X80Y197        LUT6 (Prop_lut6_I2_O)        0.043     1.401 r  core/comparator/g1_b18/O
                         net (fo=1, routed)           0.000     1.401    core/comparator/g1_b18_n_4
    SLICE_X80Y197        MUXF7 (Prop_muxf7_I1_O)      0.108     1.509 r  core/comparator/mtval_o_reg[18]_i_2/O
                         net (fo=264, routed)         5.141     6.649    core/reg_file/mtval_o_reg[28][4]
    SLICE_X78Y216        LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  core/reg_file/csr_i_data_reg[11]_i_9/O
                         net (fo=1, routed)           0.437     7.210    core/reg_file/csr_i_data_reg[11]_i_9_n_4
    SLICE_X79Y216        LUT6 (Prop_lut6_I0_O)        0.043     7.253 r  core/reg_file/csr_i_data_reg[11]_i_4/O
                         net (fo=1, routed)           0.843     8.096    core/reg_file/csr_i_data_reg[11]_i_4_n_4
    SLICE_X81Y206        LUT3 (Prop_lut3_I1_O)        0.043     8.139 f  core/reg_file/csr_i_data_reg[11]_i_2/O
                         net (fo=20, routed)          1.302     9.441    core/reg_file/o_daddr[-1111111100]_i_15_n_4
    SLICE_X64Y199        LUT5 (Prop_lut5_I3_O)        0.047     9.488 r  core/reg_file/o_daddr[-1111111102]_i_14/O
                         net (fo=4, routed)           0.537    10.025    core/reg_file/o_daddr[-1111111102]_i_14_n_4
    SLICE_X65Y196        LUT6 (Prop_lut6_I0_O)        0.134    10.159 r  core/reg_file/o_daddr[-1111111107]_i_8/O
                         net (fo=2, routed)           0.355    10.514    core/reg_file/o_daddr[-1111111107]_i_8_n_4
    SLICE_X66Y194        LUT6 (Prop_lut6_I1_O)        0.043    10.557 f  core/reg_file/o_daddr[-1111111107]_i_3/O
                         net (fo=1, routed)           0.332    10.889    core/reg_file/o_daddr[-1111111107]_i_3_n_4
    SLICE_X68Y194        LUT6 (Prop_lut6_I5_O)        0.043    10.932 f  core/reg_file/o_daddr[-1111111107]_i_1/O
                         net (fo=18, routed)          3.350    14.282    core/reg_file/pc_reg[8]_5
    SLICE_X80Y199        LUT4 (Prop_lut4_I1_O)        0.043    14.325 r  core/reg_file/regs[1][31]_i_29/O
                         net (fo=1, routed)           0.159    14.484    core/reg_file/regs[1][31]_i_29_n_4
    SLICE_X80Y199        LUT5 (Prop_lut5_I0_O)        0.043    14.527 r  core/reg_file/regs[1][31]_i_17/O
                         net (fo=23, routed)          2.144    16.671    core/reg_file/regs[1][31]_i_17_n_4
    SLICE_X56Y150        LUT4 (Prop_lut4_I1_O)        0.043    16.714 r  core/reg_file/o_dr1_idata[-1111111080]_i_2/O
                         net (fo=58, routed)          2.883    19.597    dr1/regs_reg[31][4]
    SLICE_X76Y191        LUT3 (Prop_lut3_I1_O)        0.047    19.644 r  dr1/regs[1][23]_i_4/O
                         net (fo=2, routed)           0.961    20.605    core/reg_file/regs_reg[31][23]_0[3]
    SLICE_X86Y201        LUT6 (Prop_lut6_I4_O)        0.134    20.739 r  core/reg_file/regs[1][23]_i_1/O
                         net (fo=32, routed)          1.231    21.970    vga/vga_debugger/D[14]
    SLICE_X85Y214        LUT6 (Prop_lut6_I5_O)        0.043    22.013 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_60/O
                         net (fo=1, routed)           0.696    22.709    vga/vga_debugger/display_data_reg_0_63_0_2_i_60_n_4
    SLICE_X85Y205        LUT6 (Prop_lut6_I3_O)        0.043    22.752 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.350    23.102    vga/vga_debugger/display_data_reg_0_63_0_2_i_24_n_4
    SLICE_X84Y205        LUT6 (Prop_lut6_I2_O)        0.043    23.145 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.234    24.379    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_4
    SLICE_X80Y166        LUT3 (Prop_lut3_I0_O)        0.048    24.427 r  vga/vga_debugger/display_data_reg_320_383_6_7_i_1/O
                         net (fo=126, routed)         4.828    29.255    vga/vga_display/display_data_reg_2176_2239_6_7/D
    SLICE_X94Y139        RAMD64E                                      r  vga/vga_display/display_data_reg_2176_2239_6_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vga_display/display_data_reg_2880_2943_6_7/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.244ns  (logic 1.374ns (4.698%)  route 27.870ns (95.302%))
  Logic Levels:           19  (FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y193        FDCE                         0.000     0.000 r  core/pc_reg[4]/C
    SLICE_X92Y193        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  core/pc_reg[4]/Q
                         net (fo=61, routed)          1.099     1.358    core/comparator/Q[3]
    SLICE_X80Y197        LUT6 (Prop_lut6_I2_O)        0.043     1.401 r  core/comparator/g1_b18/O
                         net (fo=1, routed)           0.000     1.401    core/comparator/g1_b18_n_4
    SLICE_X80Y197        MUXF7 (Prop_muxf7_I1_O)      0.108     1.509 r  core/comparator/mtval_o_reg[18]_i_2/O
                         net (fo=264, routed)         5.141     6.649    core/reg_file/mtval_o_reg[28][4]
    SLICE_X78Y216        LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  core/reg_file/csr_i_data_reg[11]_i_9/O
                         net (fo=1, routed)           0.437     7.210    core/reg_file/csr_i_data_reg[11]_i_9_n_4
    SLICE_X79Y216        LUT6 (Prop_lut6_I0_O)        0.043     7.253 r  core/reg_file/csr_i_data_reg[11]_i_4/O
                         net (fo=1, routed)           0.843     8.096    core/reg_file/csr_i_data_reg[11]_i_4_n_4
    SLICE_X81Y206        LUT3 (Prop_lut3_I1_O)        0.043     8.139 f  core/reg_file/csr_i_data_reg[11]_i_2/O
                         net (fo=20, routed)          1.302     9.441    core/reg_file/o_daddr[-1111111100]_i_15_n_4
    SLICE_X64Y199        LUT5 (Prop_lut5_I3_O)        0.047     9.488 r  core/reg_file/o_daddr[-1111111102]_i_14/O
                         net (fo=4, routed)           0.537    10.025    core/reg_file/o_daddr[-1111111102]_i_14_n_4
    SLICE_X65Y196        LUT6 (Prop_lut6_I0_O)        0.134    10.159 r  core/reg_file/o_daddr[-1111111107]_i_8/O
                         net (fo=2, routed)           0.355    10.514    core/reg_file/o_daddr[-1111111107]_i_8_n_4
    SLICE_X66Y194        LUT6 (Prop_lut6_I1_O)        0.043    10.557 f  core/reg_file/o_daddr[-1111111107]_i_3/O
                         net (fo=1, routed)           0.332    10.889    core/reg_file/o_daddr[-1111111107]_i_3_n_4
    SLICE_X68Y194        LUT6 (Prop_lut6_I5_O)        0.043    10.932 f  core/reg_file/o_daddr[-1111111107]_i_1/O
                         net (fo=18, routed)          3.350    14.282    core/reg_file/pc_reg[8]_5
    SLICE_X80Y199        LUT4 (Prop_lut4_I1_O)        0.043    14.325 r  core/reg_file/regs[1][31]_i_29/O
                         net (fo=1, routed)           0.159    14.484    core/reg_file/regs[1][31]_i_29_n_4
    SLICE_X80Y199        LUT5 (Prop_lut5_I0_O)        0.043    14.527 r  core/reg_file/regs[1][31]_i_17/O
                         net (fo=23, routed)          2.144    16.671    core/reg_file/regs[1][31]_i_17_n_4
    SLICE_X56Y150        LUT4 (Prop_lut4_I1_O)        0.043    16.714 r  core/reg_file/o_dr1_idata[-1111111080]_i_2/O
                         net (fo=58, routed)          2.883    19.597    dr1/regs_reg[31][4]
    SLICE_X76Y191        LUT3 (Prop_lut3_I1_O)        0.047    19.644 r  dr1/regs[1][23]_i_4/O
                         net (fo=2, routed)           0.961    20.605    core/reg_file/regs_reg[31][23]_0[3]
    SLICE_X86Y201        LUT6 (Prop_lut6_I4_O)        0.134    20.739 r  core/reg_file/regs[1][23]_i_1/O
                         net (fo=32, routed)          1.231    21.970    vga/vga_debugger/D[14]
    SLICE_X85Y214        LUT6 (Prop_lut6_I5_O)        0.043    22.013 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_60/O
                         net (fo=1, routed)           0.696    22.709    vga/vga_debugger/display_data_reg_0_63_0_2_i_60_n_4
    SLICE_X85Y205        LUT6 (Prop_lut6_I3_O)        0.043    22.752 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.350    23.102    vga/vga_debugger/display_data_reg_0_63_0_2_i_24_n_4
    SLICE_X84Y205        LUT6 (Prop_lut6_I2_O)        0.043    23.145 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.234    24.379    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_4
    SLICE_X80Y166        LUT3 (Prop_lut3_I0_O)        0.048    24.427 r  vga/vga_debugger/display_data_reg_320_383_6_7_i_1/O
                         net (fo=126, routed)         4.817    29.244    vga/vga_display/display_data_reg_2880_2943_6_7/D
    SLICE_X94Y136        RAMD64E                                      r  vga/vga_display/display_data_reg_2880_2943_6_7/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/pc_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/vga_display/display_data_reg_2880_2943_6_7/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.244ns  (logic 1.374ns (4.698%)  route 27.870ns (95.302%))
  Logic Levels:           19  (FDCE=1 LUT3=3 LUT4=2 LUT5=2 LUT6=10 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y193        FDCE                         0.000     0.000 r  core/pc_reg[4]/C
    SLICE_X92Y193        FDCE (Prop_fdce_C_Q)         0.259     0.259 r  core/pc_reg[4]/Q
                         net (fo=61, routed)          1.099     1.358    core/comparator/Q[3]
    SLICE_X80Y197        LUT6 (Prop_lut6_I2_O)        0.043     1.401 r  core/comparator/g1_b18/O
                         net (fo=1, routed)           0.000     1.401    core/comparator/g1_b18_n_4
    SLICE_X80Y197        MUXF7 (Prop_muxf7_I1_O)      0.108     1.509 r  core/comparator/mtval_o_reg[18]_i_2/O
                         net (fo=264, routed)         5.141     6.649    core/reg_file/mtval_o_reg[28][4]
    SLICE_X78Y216        LUT6 (Prop_lut6_I2_O)        0.124     6.773 f  core/reg_file/csr_i_data_reg[11]_i_9/O
                         net (fo=1, routed)           0.437     7.210    core/reg_file/csr_i_data_reg[11]_i_9_n_4
    SLICE_X79Y216        LUT6 (Prop_lut6_I0_O)        0.043     7.253 r  core/reg_file/csr_i_data_reg[11]_i_4/O
                         net (fo=1, routed)           0.843     8.096    core/reg_file/csr_i_data_reg[11]_i_4_n_4
    SLICE_X81Y206        LUT3 (Prop_lut3_I1_O)        0.043     8.139 f  core/reg_file/csr_i_data_reg[11]_i_2/O
                         net (fo=20, routed)          1.302     9.441    core/reg_file/o_daddr[-1111111100]_i_15_n_4
    SLICE_X64Y199        LUT5 (Prop_lut5_I3_O)        0.047     9.488 r  core/reg_file/o_daddr[-1111111102]_i_14/O
                         net (fo=4, routed)           0.537    10.025    core/reg_file/o_daddr[-1111111102]_i_14_n_4
    SLICE_X65Y196        LUT6 (Prop_lut6_I0_O)        0.134    10.159 r  core/reg_file/o_daddr[-1111111107]_i_8/O
                         net (fo=2, routed)           0.355    10.514    core/reg_file/o_daddr[-1111111107]_i_8_n_4
    SLICE_X66Y194        LUT6 (Prop_lut6_I1_O)        0.043    10.557 f  core/reg_file/o_daddr[-1111111107]_i_3/O
                         net (fo=1, routed)           0.332    10.889    core/reg_file/o_daddr[-1111111107]_i_3_n_4
    SLICE_X68Y194        LUT6 (Prop_lut6_I5_O)        0.043    10.932 f  core/reg_file/o_daddr[-1111111107]_i_1/O
                         net (fo=18, routed)          3.350    14.282    core/reg_file/pc_reg[8]_5
    SLICE_X80Y199        LUT4 (Prop_lut4_I1_O)        0.043    14.325 r  core/reg_file/regs[1][31]_i_29/O
                         net (fo=1, routed)           0.159    14.484    core/reg_file/regs[1][31]_i_29_n_4
    SLICE_X80Y199        LUT5 (Prop_lut5_I0_O)        0.043    14.527 r  core/reg_file/regs[1][31]_i_17/O
                         net (fo=23, routed)          2.144    16.671    core/reg_file/regs[1][31]_i_17_n_4
    SLICE_X56Y150        LUT4 (Prop_lut4_I1_O)        0.043    16.714 r  core/reg_file/o_dr1_idata[-1111111080]_i_2/O
                         net (fo=58, routed)          2.883    19.597    dr1/regs_reg[31][4]
    SLICE_X76Y191        LUT3 (Prop_lut3_I1_O)        0.047    19.644 r  dr1/regs[1][23]_i_4/O
                         net (fo=2, routed)           0.961    20.605    core/reg_file/regs_reg[31][23]_0[3]
    SLICE_X86Y201        LUT6 (Prop_lut6_I4_O)        0.134    20.739 r  core/reg_file/regs[1][23]_i_1/O
                         net (fo=32, routed)          1.231    21.970    vga/vga_debugger/D[14]
    SLICE_X85Y214        LUT6 (Prop_lut6_I5_O)        0.043    22.013 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_60/O
                         net (fo=1, routed)           0.696    22.709    vga/vga_debugger/display_data_reg_0_63_0_2_i_60_n_4
    SLICE_X85Y205        LUT6 (Prop_lut6_I3_O)        0.043    22.752 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_24/O
                         net (fo=1, routed)           0.350    23.102    vga/vga_debugger/display_data_reg_0_63_0_2_i_24_n_4
    SLICE_X84Y205        LUT6 (Prop_lut6_I2_O)        0.043    23.145 f  vga/vga_debugger/display_data_reg_0_63_0_2_i_9/O
                         net (fo=6, routed)           1.234    24.379    vga/vga_debugger/display_data_reg_0_63_0_2_i_9_n_4
    SLICE_X80Y166        LUT3 (Prop_lut3_I0_O)        0.048    24.427 r  vga/vga_debugger/display_data_reg_320_383_6_7_i_1/O
                         net (fo=126, routed)         4.817    29.244    vga/vga_display/display_data_reg_2880_2943_6_7/D
    SLICE_X94Y136        RAMD64E                                      r  vga/vga_display/display_data_reg_2880_2943_6_7/SP/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 memacc/o_daddr[-1111111104]_rep__3/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/dmem_reg_3072_3327_17_17/RAMS64E_A/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.135ns (63.357%)  route 0.078ns (36.643%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y171        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111104]_rep__3/G
    SLICE_X73Y171        LDCE (EnToQ_ldce_G_Q)        0.135     0.135 r  memacc/o_daddr[-1111111104]_rep__3/Q
                         net (fo=192, routed)         0.078     0.213    mem/d_mem/dmem_reg_3072_3327_17_17/A5
    SLICE_X72Y171        RAMS64E                                      r  mem/d_mem/dmem_reg_3072_3327_17_17/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111104]_rep__3/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/dmem_reg_3072_3327_17_17/RAMS64E_B/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.135ns (63.357%)  route 0.078ns (36.643%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y171        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111104]_rep__3/G
    SLICE_X73Y171        LDCE (EnToQ_ldce_G_Q)        0.135     0.135 r  memacc/o_daddr[-1111111104]_rep__3/Q
                         net (fo=192, routed)         0.078     0.213    mem/d_mem/dmem_reg_3072_3327_17_17/A5
    SLICE_X72Y171        RAMS64E                                      r  mem/d_mem/dmem_reg_3072_3327_17_17/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111104]_rep__3/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/dmem_reg_3072_3327_17_17/RAMS64E_C/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.135ns (63.357%)  route 0.078ns (36.643%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y171        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111104]_rep__3/G
    SLICE_X73Y171        LDCE (EnToQ_ldce_G_Q)        0.135     0.135 r  memacc/o_daddr[-1111111104]_rep__3/Q
                         net (fo=192, routed)         0.078     0.213    mem/d_mem/dmem_reg_3072_3327_17_17/A5
    SLICE_X72Y171        RAMS64E                                      r  mem/d_mem/dmem_reg_3072_3327_17_17/RAMS64E_C/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111104]_rep__3/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/dmem_reg_3072_3327_17_17/RAMS64E_D/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.135ns (63.357%)  route 0.078ns (36.643%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y171        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111104]_rep__3/G
    SLICE_X73Y171        LDCE (EnToQ_ldce_G_Q)        0.135     0.135 r  memacc/o_daddr[-1111111104]_rep__3/Q
                         net (fo=192, routed)         0.078     0.213    mem/d_mem/dmem_reg_3072_3327_17_17/A5
    SLICE_X72Y171        RAMS64E                                      r  mem/d_mem/dmem_reg_3072_3327_17_17/RAMS64E_D/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/Control_Status_Reg/mepc_o_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            core/Control_Status_Reg/pc_exp_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.219ns  (logic 0.128ns (58.384%)  route 0.091ns (41.616%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y194        FDCE                         0.000     0.000 r  core/Control_Status_Reg/mepc_o_reg[12]/C
    SLICE_X85Y194        FDCE (Prop_fdce_C_Q)         0.100     0.100 r  core/Control_Status_Reg/mepc_o_reg[12]/Q
                         net (fo=3, routed)           0.091     0.191    core/Control_Status_Reg/mepc_o_reg[31]_0[9]
    SLICE_X84Y194        LUT3 (Prop_lut3_I2_O)        0.028     0.219 r  core/Control_Status_Reg/pc_exp_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.219    core/Control_Status_Reg/pc_exp_reg[12]_i_1_n_4
    SLICE_X84Y194        LDCE                                         r  core/Control_Status_Reg/pc_exp_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_dr1_idata[-1111111099]/G
                            (positive level-sensitive latch)
  Destination:            dr1/data_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.128ns (58.216%)  route 0.092ns (41.784%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y189        LDCE                         0.000     0.000 r  memacc/o_dr1_idata[-1111111099]/G
    SLICE_X87Y189        LDCE (EnToQ_ldce_G_Q)        0.128     0.128 r  memacc/o_dr1_idata[-1111111099]/Q
                         net (fo=1, routed)           0.092     0.220    dr1/data_reg[31]_0[12]
    SLICE_X84Y189        FDCE                                         r  dr1/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111104]_rep/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/dmem_reg_1792_2047_4_4/RAMS64E_B/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.135ns (61.208%)  route 0.086ns (38.792%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y162        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111104]_rep/G
    SLICE_X69Y162        LDCE (EnToQ_ldce_G_Q)        0.135     0.135 r  memacc/o_daddr[-1111111104]_rep/Q
                         net (fo=192, routed)         0.086     0.221    mem/d_mem/dmem_reg_1792_2047_4_4/A5
    SLICE_X68Y162        RAMS64E                                      r  mem/d_mem/dmem_reg_1792_2047_4_4/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111104]_rep/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/dmem_reg_1792_2047_4_4/RAMS64E_C/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.135ns (61.208%)  route 0.086ns (38.792%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y162        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111104]_rep/G
    SLICE_X69Y162        LDCE (EnToQ_ldce_G_Q)        0.135     0.135 r  memacc/o_daddr[-1111111104]_rep/Q
                         net (fo=192, routed)         0.086     0.221    mem/d_mem/dmem_reg_1792_2047_4_4/A5
    SLICE_X68Y162        RAMS64E                                      r  mem/d_mem/dmem_reg_1792_2047_4_4/RAMS64E_C/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111104]_rep/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/dmem_reg_1792_2047_4_4/RAMS64E_D/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.135ns (61.208%)  route 0.086ns (38.792%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y162        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111104]_rep/G
    SLICE_X69Y162        LDCE (EnToQ_ldce_G_Q)        0.135     0.135 r  memacc/o_daddr[-1111111104]_rep/Q
                         net (fo=192, routed)         0.086     0.221    mem/d_mem/dmem_reg_1792_2047_4_4/A5
    SLICE_X68Y162        RAMS64E                                      r  mem/d_mem/dmem_reg_1792_2047_4_4/RAMS64E_D/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 memacc/o_daddr[-1111111104]_rep/G
                            (positive level-sensitive latch)
  Destination:            mem/d_mem/dmem_reg_1792_2047_4_4/RAMS64E_A/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.135ns (61.208%)  route 0.086ns (38.792%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y162        LDCE                         0.000     0.000 r  memacc/o_daddr[-1111111104]_rep/G
    SLICE_X69Y162        LDCE (EnToQ_ldce_G_Q)        0.135     0.135 r  memacc/o_daddr[-1111111104]_rep/Q
                         net (fo=192, routed)         0.086     0.221    mem/d_mem/dmem_reg_1792_2047_4_4/A5
    SLICE_X68Y162        RAMS64E                                      r  mem/d_mem/dmem_reg_1792_2047_4_4/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           120 Endpoints
Min Delay           120 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputter/key_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/Control_Status_Reg/mepc_o_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.738ns  (logic 0.621ns (6.377%)  route 9.117ns (93.623%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.223     4.919 r  inputter/key_x_reg[1]/Q
                         net (fo=2, routed)           4.267     9.186    core/reg_file/key_x[0]
    SLICE_X95Y194        LUT6 (Prop_lut6_I1_O)        0.043     9.229 r  core/reg_file/CauseVal_reg[31]_i_2/O
                         net (fo=24, routed)          1.056    10.285    core/Control_Status_Reg/mip_o_reg[15]_0
    SLICE_X97Y197        LUT6 (Prop_lut6_I5_O)        0.043    10.328 f  core/Control_Status_Reg/mip_o[5]_i_2/O
                         net (fo=3, routed)           0.453    10.781    core/Control_Status_Reg/mip_o[5]_i_2_n_4
    SLICE_X98Y198        LUT6 (Prop_lut6_I3_O)        0.043    10.824 r  core/Control_Status_Reg/mcause_o[31]_i_21/O
                         net (fo=1, routed)           0.000    10.824    core/Control_Status_Reg/mcause_o[31]_i_21_n_4
    SLICE_X98Y198        MUXF7 (Prop_muxf7_I1_O)      0.103    10.927 r  core/Control_Status_Reg/mcause_o_reg[31]_i_10/O
                         net (fo=2, routed)           0.523    11.450    core/Control_Status_Reg/mcause_o_reg[31]_i_10_n_4
    SLICE_X97Y196        LUT6 (Prop_lut6_I5_O)        0.123    11.573 r  core/Control_Status_Reg/mcause_o[31]_i_5/O
                         net (fo=51, routed)          1.254    12.827    core/Control_Status_Reg/mcause_o[31]_i_5_n_4
    SLICE_X78Y193        LUT6 (Prop_lut6_I0_O)        0.043    12.870 r  core/Control_Status_Reg/mepc_o[31]_i_1/O
                         net (fo=32, routed)          1.564    14.434    core/Control_Status_Reg/mepc_o0
    SLICE_X95Y199        FDCE                                         r  core/Control_Status_Reg/mepc_o_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/Control_Status_Reg/mepc_o_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.738ns  (logic 0.621ns (6.377%)  route 9.117ns (93.623%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.223     4.919 r  inputter/key_x_reg[1]/Q
                         net (fo=2, routed)           4.267     9.186    core/reg_file/key_x[0]
    SLICE_X95Y194        LUT6 (Prop_lut6_I1_O)        0.043     9.229 r  core/reg_file/CauseVal_reg[31]_i_2/O
                         net (fo=24, routed)          1.056    10.285    core/Control_Status_Reg/mip_o_reg[15]_0
    SLICE_X97Y197        LUT6 (Prop_lut6_I5_O)        0.043    10.328 f  core/Control_Status_Reg/mip_o[5]_i_2/O
                         net (fo=3, routed)           0.453    10.781    core/Control_Status_Reg/mip_o[5]_i_2_n_4
    SLICE_X98Y198        LUT6 (Prop_lut6_I3_O)        0.043    10.824 r  core/Control_Status_Reg/mcause_o[31]_i_21/O
                         net (fo=1, routed)           0.000    10.824    core/Control_Status_Reg/mcause_o[31]_i_21_n_4
    SLICE_X98Y198        MUXF7 (Prop_muxf7_I1_O)      0.103    10.927 r  core/Control_Status_Reg/mcause_o_reg[31]_i_10/O
                         net (fo=2, routed)           0.523    11.450    core/Control_Status_Reg/mcause_o_reg[31]_i_10_n_4
    SLICE_X97Y196        LUT6 (Prop_lut6_I5_O)        0.123    11.573 r  core/Control_Status_Reg/mcause_o[31]_i_5/O
                         net (fo=51, routed)          1.254    12.827    core/Control_Status_Reg/mcause_o[31]_i_5_n_4
    SLICE_X78Y193        LUT6 (Prop_lut6_I0_O)        0.043    12.870 r  core/Control_Status_Reg/mepc_o[31]_i_1/O
                         net (fo=32, routed)          1.564    14.434    core/Control_Status_Reg/mepc_o0
    SLICE_X95Y199        FDCE                                         r  core/Control_Status_Reg/mepc_o_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/Control_Status_Reg/mtval_o_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.581ns  (logic 0.621ns (6.481%)  route 8.960ns (93.519%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.223     4.919 r  inputter/key_x_reg[1]/Q
                         net (fo=2, routed)           4.267     9.186    core/reg_file/key_x[0]
    SLICE_X95Y194        LUT6 (Prop_lut6_I1_O)        0.043     9.229 r  core/reg_file/CauseVal_reg[31]_i_2/O
                         net (fo=24, routed)          1.056    10.285    core/Control_Status_Reg/mip_o_reg[15]_0
    SLICE_X97Y197        LUT6 (Prop_lut6_I5_O)        0.043    10.328 f  core/Control_Status_Reg/mip_o[5]_i_2/O
                         net (fo=3, routed)           0.453    10.781    core/Control_Status_Reg/mip_o[5]_i_2_n_4
    SLICE_X98Y198        LUT6 (Prop_lut6_I3_O)        0.043    10.824 r  core/Control_Status_Reg/mcause_o[31]_i_21/O
                         net (fo=1, routed)           0.000    10.824    core/Control_Status_Reg/mcause_o[31]_i_21_n_4
    SLICE_X98Y198        MUXF7 (Prop_muxf7_I1_O)      0.103    10.927 r  core/Control_Status_Reg/mcause_o_reg[31]_i_10/O
                         net (fo=2, routed)           0.523    11.450    core/Control_Status_Reg/mcause_o_reg[31]_i_10_n_4
    SLICE_X97Y196        LUT6 (Prop_lut6_I5_O)        0.123    11.573 r  core/Control_Status_Reg/mcause_o[31]_i_5/O
                         net (fo=51, routed)          1.459    13.032    core/Control_Status_Reg/mcause_o[31]_i_5_n_4
    SLICE_X78Y193        LUT6 (Prop_lut6_I0_O)        0.043    13.075 r  core/Control_Status_Reg/mtval_o[31]_i_1/O
                         net (fo=32, routed)          1.203    14.278    core/Control_Status_Reg/mtval_o0
    SLICE_X91Y193        FDCE                                         r  core/Control_Status_Reg/mtval_o_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/Control_Status_Reg/mepc_o_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.456ns  (logic 0.621ns (6.567%)  route 8.835ns (93.433%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.223     4.919 r  inputter/key_x_reg[1]/Q
                         net (fo=2, routed)           4.267     9.186    core/reg_file/key_x[0]
    SLICE_X95Y194        LUT6 (Prop_lut6_I1_O)        0.043     9.229 r  core/reg_file/CauseVal_reg[31]_i_2/O
                         net (fo=24, routed)          1.056    10.285    core/Control_Status_Reg/mip_o_reg[15]_0
    SLICE_X97Y197        LUT6 (Prop_lut6_I5_O)        0.043    10.328 f  core/Control_Status_Reg/mip_o[5]_i_2/O
                         net (fo=3, routed)           0.453    10.781    core/Control_Status_Reg/mip_o[5]_i_2_n_4
    SLICE_X98Y198        LUT6 (Prop_lut6_I3_O)        0.043    10.824 r  core/Control_Status_Reg/mcause_o[31]_i_21/O
                         net (fo=1, routed)           0.000    10.824    core/Control_Status_Reg/mcause_o[31]_i_21_n_4
    SLICE_X98Y198        MUXF7 (Prop_muxf7_I1_O)      0.103    10.927 r  core/Control_Status_Reg/mcause_o_reg[31]_i_10/O
                         net (fo=2, routed)           0.523    11.450    core/Control_Status_Reg/mcause_o_reg[31]_i_10_n_4
    SLICE_X97Y196        LUT6 (Prop_lut6_I5_O)        0.123    11.573 r  core/Control_Status_Reg/mcause_o[31]_i_5/O
                         net (fo=51, routed)          1.254    12.827    core/Control_Status_Reg/mcause_o[31]_i_5_n_4
    SLICE_X78Y193        LUT6 (Prop_lut6_I0_O)        0.043    12.870 r  core/Control_Status_Reg/mepc_o[31]_i_1/O
                         net (fo=32, routed)          1.283    14.152    core/Control_Status_Reg/mepc_o0
    SLICE_X92Y199        FDCE                                         r  core/Control_Status_Reg/mepc_o_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/Control_Status_Reg/mepc_o_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.456ns  (logic 0.621ns (6.567%)  route 8.835ns (93.433%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.223     4.919 r  inputter/key_x_reg[1]/Q
                         net (fo=2, routed)           4.267     9.186    core/reg_file/key_x[0]
    SLICE_X95Y194        LUT6 (Prop_lut6_I1_O)        0.043     9.229 r  core/reg_file/CauseVal_reg[31]_i_2/O
                         net (fo=24, routed)          1.056    10.285    core/Control_Status_Reg/mip_o_reg[15]_0
    SLICE_X97Y197        LUT6 (Prop_lut6_I5_O)        0.043    10.328 f  core/Control_Status_Reg/mip_o[5]_i_2/O
                         net (fo=3, routed)           0.453    10.781    core/Control_Status_Reg/mip_o[5]_i_2_n_4
    SLICE_X98Y198        LUT6 (Prop_lut6_I3_O)        0.043    10.824 r  core/Control_Status_Reg/mcause_o[31]_i_21/O
                         net (fo=1, routed)           0.000    10.824    core/Control_Status_Reg/mcause_o[31]_i_21_n_4
    SLICE_X98Y198        MUXF7 (Prop_muxf7_I1_O)      0.103    10.927 r  core/Control_Status_Reg/mcause_o_reg[31]_i_10/O
                         net (fo=2, routed)           0.523    11.450    core/Control_Status_Reg/mcause_o_reg[31]_i_10_n_4
    SLICE_X97Y196        LUT6 (Prop_lut6_I5_O)        0.123    11.573 r  core/Control_Status_Reg/mcause_o[31]_i_5/O
                         net (fo=51, routed)          1.254    12.827    core/Control_Status_Reg/mcause_o[31]_i_5_n_4
    SLICE_X78Y193        LUT6 (Prop_lut6_I0_O)        0.043    12.870 r  core/Control_Status_Reg/mepc_o[31]_i_1/O
                         net (fo=32, routed)          1.283    14.152    core/Control_Status_Reg/mepc_o0
    SLICE_X92Y199        FDCE                                         r  core/Control_Status_Reg/mepc_o_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/Control_Status_Reg/mepc_o_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.456ns  (logic 0.621ns (6.567%)  route 8.835ns (93.433%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.223     4.919 r  inputter/key_x_reg[1]/Q
                         net (fo=2, routed)           4.267     9.186    core/reg_file/key_x[0]
    SLICE_X95Y194        LUT6 (Prop_lut6_I1_O)        0.043     9.229 r  core/reg_file/CauseVal_reg[31]_i_2/O
                         net (fo=24, routed)          1.056    10.285    core/Control_Status_Reg/mip_o_reg[15]_0
    SLICE_X97Y197        LUT6 (Prop_lut6_I5_O)        0.043    10.328 f  core/Control_Status_Reg/mip_o[5]_i_2/O
                         net (fo=3, routed)           0.453    10.781    core/Control_Status_Reg/mip_o[5]_i_2_n_4
    SLICE_X98Y198        LUT6 (Prop_lut6_I3_O)        0.043    10.824 r  core/Control_Status_Reg/mcause_o[31]_i_21/O
                         net (fo=1, routed)           0.000    10.824    core/Control_Status_Reg/mcause_o[31]_i_21_n_4
    SLICE_X98Y198        MUXF7 (Prop_muxf7_I1_O)      0.103    10.927 r  core/Control_Status_Reg/mcause_o_reg[31]_i_10/O
                         net (fo=2, routed)           0.523    11.450    core/Control_Status_Reg/mcause_o_reg[31]_i_10_n_4
    SLICE_X97Y196        LUT6 (Prop_lut6_I5_O)        0.123    11.573 r  core/Control_Status_Reg/mcause_o[31]_i_5/O
                         net (fo=51, routed)          1.254    12.827    core/Control_Status_Reg/mcause_o[31]_i_5_n_4
    SLICE_X78Y193        LUT6 (Prop_lut6_I0_O)        0.043    12.870 r  core/Control_Status_Reg/mepc_o[31]_i_1/O
                         net (fo=32, routed)          1.283    14.152    core/Control_Status_Reg/mepc_o0
    SLICE_X92Y199        FDCE                                         r  core/Control_Status_Reg/mepc_o_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/Control_Status_Reg/mepc_o_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.456ns  (logic 0.621ns (6.567%)  route 8.835ns (93.433%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.223     4.919 r  inputter/key_x_reg[1]/Q
                         net (fo=2, routed)           4.267     9.186    core/reg_file/key_x[0]
    SLICE_X95Y194        LUT6 (Prop_lut6_I1_O)        0.043     9.229 r  core/reg_file/CauseVal_reg[31]_i_2/O
                         net (fo=24, routed)          1.056    10.285    core/Control_Status_Reg/mip_o_reg[15]_0
    SLICE_X97Y197        LUT6 (Prop_lut6_I5_O)        0.043    10.328 f  core/Control_Status_Reg/mip_o[5]_i_2/O
                         net (fo=3, routed)           0.453    10.781    core/Control_Status_Reg/mip_o[5]_i_2_n_4
    SLICE_X98Y198        LUT6 (Prop_lut6_I3_O)        0.043    10.824 r  core/Control_Status_Reg/mcause_o[31]_i_21/O
                         net (fo=1, routed)           0.000    10.824    core/Control_Status_Reg/mcause_o[31]_i_21_n_4
    SLICE_X98Y198        MUXF7 (Prop_muxf7_I1_O)      0.103    10.927 r  core/Control_Status_Reg/mcause_o_reg[31]_i_10/O
                         net (fo=2, routed)           0.523    11.450    core/Control_Status_Reg/mcause_o_reg[31]_i_10_n_4
    SLICE_X97Y196        LUT6 (Prop_lut6_I5_O)        0.123    11.573 r  core/Control_Status_Reg/mcause_o[31]_i_5/O
                         net (fo=51, routed)          1.254    12.827    core/Control_Status_Reg/mcause_o[31]_i_5_n_4
    SLICE_X78Y193        LUT6 (Prop_lut6_I0_O)        0.043    12.870 r  core/Control_Status_Reg/mepc_o[31]_i_1/O
                         net (fo=32, routed)          1.283    14.152    core/Control_Status_Reg/mepc_o0
    SLICE_X92Y199        FDCE                                         r  core/Control_Status_Reg/mepc_o_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/Control_Status_Reg/mtval_o_reg[29]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.398ns  (logic 0.621ns (6.608%)  route 8.777ns (93.392%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.223     4.919 r  inputter/key_x_reg[1]/Q
                         net (fo=2, routed)           4.267     9.186    core/reg_file/key_x[0]
    SLICE_X95Y194        LUT6 (Prop_lut6_I1_O)        0.043     9.229 r  core/reg_file/CauseVal_reg[31]_i_2/O
                         net (fo=24, routed)          1.056    10.285    core/Control_Status_Reg/mip_o_reg[15]_0
    SLICE_X97Y197        LUT6 (Prop_lut6_I5_O)        0.043    10.328 f  core/Control_Status_Reg/mip_o[5]_i_2/O
                         net (fo=3, routed)           0.453    10.781    core/Control_Status_Reg/mip_o[5]_i_2_n_4
    SLICE_X98Y198        LUT6 (Prop_lut6_I3_O)        0.043    10.824 r  core/Control_Status_Reg/mcause_o[31]_i_21/O
                         net (fo=1, routed)           0.000    10.824    core/Control_Status_Reg/mcause_o[31]_i_21_n_4
    SLICE_X98Y198        MUXF7 (Prop_muxf7_I1_O)      0.103    10.927 r  core/Control_Status_Reg/mcause_o_reg[31]_i_10/O
                         net (fo=2, routed)           0.523    11.450    core/Control_Status_Reg/mcause_o_reg[31]_i_10_n_4
    SLICE_X97Y196        LUT6 (Prop_lut6_I5_O)        0.123    11.573 r  core/Control_Status_Reg/mcause_o[31]_i_5/O
                         net (fo=51, routed)          1.459    13.032    core/Control_Status_Reg/mcause_o[31]_i_5_n_4
    SLICE_X78Y193        LUT6 (Prop_lut6_I0_O)        0.043    13.075 r  core/Control_Status_Reg/mtval_o[31]_i_1/O
                         net (fo=32, routed)          1.019    14.094    core/Control_Status_Reg/mtval_o0
    SLICE_X79Y203        FDCE                                         r  core/Control_Status_Reg/mtval_o_reg[29]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/Control_Status_Reg/mtval_o_reg[30]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.398ns  (logic 0.621ns (6.608%)  route 8.777ns (93.392%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.223     4.919 r  inputter/key_x_reg[1]/Q
                         net (fo=2, routed)           4.267     9.186    core/reg_file/key_x[0]
    SLICE_X95Y194        LUT6 (Prop_lut6_I1_O)        0.043     9.229 r  core/reg_file/CauseVal_reg[31]_i_2/O
                         net (fo=24, routed)          1.056    10.285    core/Control_Status_Reg/mip_o_reg[15]_0
    SLICE_X97Y197        LUT6 (Prop_lut6_I5_O)        0.043    10.328 f  core/Control_Status_Reg/mip_o[5]_i_2/O
                         net (fo=3, routed)           0.453    10.781    core/Control_Status_Reg/mip_o[5]_i_2_n_4
    SLICE_X98Y198        LUT6 (Prop_lut6_I3_O)        0.043    10.824 r  core/Control_Status_Reg/mcause_o[31]_i_21/O
                         net (fo=1, routed)           0.000    10.824    core/Control_Status_Reg/mcause_o[31]_i_21_n_4
    SLICE_X98Y198        MUXF7 (Prop_muxf7_I1_O)      0.103    10.927 r  core/Control_Status_Reg/mcause_o_reg[31]_i_10/O
                         net (fo=2, routed)           0.523    11.450    core/Control_Status_Reg/mcause_o_reg[31]_i_10_n_4
    SLICE_X97Y196        LUT6 (Prop_lut6_I5_O)        0.123    11.573 r  core/Control_Status_Reg/mcause_o[31]_i_5/O
                         net (fo=51, routed)          1.459    13.032    core/Control_Status_Reg/mcause_o[31]_i_5_n_4
    SLICE_X78Y193        LUT6 (Prop_lut6_I0_O)        0.043    13.075 r  core/Control_Status_Reg/mtval_o[31]_i_1/O
                         net (fo=32, routed)          1.019    14.094    core/Control_Status_Reg/mtval_o0
    SLICE_X79Y203        FDCE                                         r  core/Control_Status_Reg/mtval_o_reg[30]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/Control_Status_Reg/mtval_o_reg[23]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.380ns  (logic 0.621ns (6.620%)  route 8.759ns (93.380%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.015 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.681     4.696    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.223     4.919 r  inputter/key_x_reg[1]/Q
                         net (fo=2, routed)           4.267     9.186    core/reg_file/key_x[0]
    SLICE_X95Y194        LUT6 (Prop_lut6_I1_O)        0.043     9.229 r  core/reg_file/CauseVal_reg[31]_i_2/O
                         net (fo=24, routed)          1.056    10.285    core/Control_Status_Reg/mip_o_reg[15]_0
    SLICE_X97Y197        LUT6 (Prop_lut6_I5_O)        0.043    10.328 f  core/Control_Status_Reg/mip_o[5]_i_2/O
                         net (fo=3, routed)           0.453    10.781    core/Control_Status_Reg/mip_o[5]_i_2_n_4
    SLICE_X98Y198        LUT6 (Prop_lut6_I3_O)        0.043    10.824 r  core/Control_Status_Reg/mcause_o[31]_i_21/O
                         net (fo=1, routed)           0.000    10.824    core/Control_Status_Reg/mcause_o[31]_i_21_n_4
    SLICE_X98Y198        MUXF7 (Prop_muxf7_I1_O)      0.103    10.927 r  core/Control_Status_Reg/mcause_o_reg[31]_i_10/O
                         net (fo=2, routed)           0.523    11.450    core/Control_Status_Reg/mcause_o_reg[31]_i_10_n_4
    SLICE_X97Y196        LUT6 (Prop_lut6_I5_O)        0.123    11.573 r  core/Control_Status_Reg/mcause_o[31]_i_5/O
                         net (fo=51, routed)          1.459    13.032    core/Control_Status_Reg/mcause_o[31]_i_5_n_4
    SLICE_X78Y193        LUT6 (Prop_lut6_I0_O)        0.043    13.075 r  core/Control_Status_Reg/mtval_o[31]_i_1/O
                         net (fo=32, routed)          1.001    14.076    core/Control_Status_Reg/mtval_o0
    SLICE_X90Y201        FDCE                                         r  core/Control_Status_Reg/mtval_o_reg[23]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputter/key_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.669ns  (logic 1.227ns (73.526%)  route 0.442ns (26.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.714     1.960    inputter/clk_IBUF_BUFG
    SLICE_X107Y10        FDRE                                         r  inputter/key_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y10        FDRE (Prop_fdre_C_Q)         0.100     2.060 r  inputter/key_row_reg[2]/Q
                         net (fo=11, routed)          0.442     2.502    inputter/key_row_OBUF[2]
    W19                  OBUF (Prop_obuf_I_O)         1.127     3.629 r  inputter/key_row_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.629    key_row[2]
    W19                                                               r  key_row[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.228ns (71.606%)  route 0.487ns (28.394%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.714     1.960    inputter/clk_IBUF_BUFG
    SLICE_X107Y10        FDRE                                         r  inputter/key_row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y10        FDRE (Prop_fdre_C_Q)         0.100     2.060 r  inputter/key_row_reg[1]/Q
                         net (fo=11, routed)          0.487     2.547    inputter/key_row_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         1.128     3.675 r  inputter/key_row_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.675    key_row[1]
    W18                                                               r  key_row[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.752ns  (logic 1.250ns (71.328%)  route 0.502ns (28.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.715     1.961    inputter/clk_IBUF_BUFG
    SLICE_X109Y7         FDRE                                         r  inputter/key_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y7         FDRE (Prop_fdre_C_Q)         0.100     2.061 r  inputter/key_row_reg[0]/Q
                         net (fo=11, routed)          0.502     2.563    inputter/key_row_OBUF[0]
    V17                  OBUF (Prop_obuf_I_O)         1.150     3.713 r  inputter/key_row_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.713    key_row[0]
    V17                                                               r  key_row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.764ns  (logic 1.217ns (68.977%)  route 0.547ns (31.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.714     1.960    inputter/clk_IBUF_BUFG
    SLICE_X107Y10        FDRE                                         r  inputter/key_row_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y10        FDRE (Prop_fdre_C_Q)         0.100     2.060 r  inputter/key_row_reg[4]/Q
                         net (fo=11, routed)          0.547     2.607    inputter/key_row_OBUF[4]
    W16                  OBUF (Prop_obuf_I_O)         1.117     3.724 r  inputter/key_row_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.724    key_row[4]
    W16                                                               r  key_row[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_row_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.218ns (68.903%)  route 0.550ns (31.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.714     1.960    inputter/clk_IBUF_BUFG
    SLICE_X107Y10        FDRE                                         r  inputter/key_row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y10        FDRE (Prop_fdre_C_Q)         0.100     2.060 r  inputter/key_row_reg[3]/Q
                         net (fo=11, routed)          0.550     2.609    inputter/key_row_OBUF[3]
    W15                  OBUF (Prop_obuf_I_O)         1.118     3.727 r  inputter/key_row_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.727    key_row[3]
    W15                                                               r  key_row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/Control_Status_Reg/mip_o_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.821ns  (logic 0.186ns (6.593%)  route 2.635ns (93.407%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.715     1.961    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.100     2.061 r  inputter/key_x_reg[1]/Q
                         net (fo=2, routed)           2.191     4.251    core/reg_file/key_x[0]
    SLICE_X95Y194        LUT6 (Prop_lut6_I1_O)        0.028     4.279 f  core/reg_file/mip_o[11]_i_5/O
                         net (fo=3, routed)           0.276     4.555    core/Control_Status_Reg/mip_o_reg[10]_0
    SLICE_X98Y196        LUT6 (Prop_lut6_I5_O)        0.028     4.583 f  core/Control_Status_Reg/mip_o[11]_i_2/O
                         net (fo=3, routed)           0.169     4.752    core/Control_Status_Reg/mip_o[11]_i_2_n_4
    SLICE_X95Y196        LUT3 (Prop_lut3_I2_O)        0.030     4.782 r  core/Control_Status_Reg/mip_o[11]_i_1/O
                         net (fo=1, routed)           0.000     4.782    core/Control_Status_Reg/mip_o[11]_i_1_n_4
    SLICE_X95Y196        FDCE                                         r  core/Control_Status_Reg/mip_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/Control_Status_Reg/mip_o_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.825ns  (logic 0.184ns (6.512%)  route 2.641ns (93.488%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.715     1.961    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.100     2.061 r  inputter/key_x_reg[1]/Q
                         net (fo=2, routed)           2.254     4.314    core/reg_file/key_x[0]
    SLICE_X95Y194        LUT6 (Prop_lut6_I1_O)        0.028     4.342 r  core/reg_file/CauseVal_reg[31]_i_2/O
                         net (fo=24, routed)          0.202     4.545    core/Control_Status_Reg/mip_o_reg[15]_0
    SLICE_X97Y194        LUT6 (Prop_lut6_I5_O)        0.028     4.573 f  core/Control_Status_Reg/mip_o[14]_i_2/O
                         net (fo=2, routed)           0.186     4.758    core/Control_Status_Reg/mip_o[14]_i_2_n_4
    SLICE_X94Y195        LUT3 (Prop_lut3_I2_O)        0.028     4.786 r  core/Control_Status_Reg/mip_o[14]_i_1/O
                         net (fo=1, routed)           0.000     4.786    core/Control_Status_Reg/mip_o[14]_i_1_n_4
    SLICE_X94Y195        FDCE                                         r  core/Control_Status_Reg/mip_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/Control_Status_Reg/mip_o_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.904ns  (logic 0.184ns (6.337%)  route 2.720ns (93.663%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.715     1.961    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.100     2.061 r  inputter/key_x_reg[1]/Q
                         net (fo=2, routed)           2.254     4.314    core/reg_file/key_x[0]
    SLICE_X95Y194        LUT6 (Prop_lut6_I1_O)        0.028     4.342 r  core/reg_file/CauseVal_reg[31]_i_2/O
                         net (fo=24, routed)          0.321     4.664    core/Control_Status_Reg/mip_o_reg[15]_0
    SLICE_X96Y195        LUT6 (Prop_lut6_I5_O)        0.028     4.692 f  core/Control_Status_Reg/mip_o[12]_i_2/O
                         net (fo=3, routed)           0.144     4.836    core/Control_Status_Reg/mip_o[12]_i_2_n_4
    SLICE_X94Y195        LUT3 (Prop_lut3_I2_O)        0.028     4.864 r  core/Control_Status_Reg/mip_o[12]_i_1/O
                         net (fo=1, routed)           0.000     4.864    core/Control_Status_Reg/mip_o[12]_i_1_n_4
    SLICE_X94Y195        FDCE                                         r  core/Control_Status_Reg/mip_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/Control_Status_Reg/mip_o_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.919ns  (logic 0.188ns (6.440%)  route 2.731ns (93.560%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.715     1.961    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.100     2.061 r  inputter/key_x_reg[1]/Q
                         net (fo=2, routed)           2.254     4.314    core/reg_file/key_x[0]
    SLICE_X95Y194        LUT6 (Prop_lut6_I1_O)        0.028     4.342 r  core/reg_file/CauseVal_reg[31]_i_2/O
                         net (fo=24, routed)          0.256     4.599    core/Control_Status_Reg/mip_o_reg[15]_0
    SLICE_X97Y195        LUT6 (Prop_lut6_I5_O)        0.028     4.627 f  core/Control_Status_Reg/mip_o[15]_i_2/O
                         net (fo=2, routed)           0.221     4.848    core/Control_Status_Reg/mip_o[15]_i_2_n_4
    SLICE_X94Y195        LUT3 (Prop_lut3_I0_O)        0.032     4.880 r  core/Control_Status_Reg/mip_o[15]_i_1/O
                         net (fo=1, routed)           0.000     4.880    core/Control_Status_Reg/mip_o[15]_i_1_n_4
    SLICE_X94Y195        FDCE                                         r  core/Control_Status_Reg/mip_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputter/key_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/Control_Status_Reg/mip_o_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.933ns  (logic 0.184ns (6.274%)  route 2.749ns (93.726%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.246 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.715     1.961    inputter/clk_IBUF_BUFG
    SLICE_X107Y8         FDRE                                         r  inputter/key_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y8         FDRE (Prop_fdre_C_Q)         0.100     2.061 r  inputter/key_x_reg[1]/Q
                         net (fo=2, routed)           2.191     4.251    core/reg_file/key_x[0]
    SLICE_X95Y194        LUT6 (Prop_lut6_I1_O)        0.028     4.279 f  core/reg_file/mip_o[11]_i_5/O
                         net (fo=3, routed)           0.414     4.694    core/Control_Status_Reg/mip_o_reg[10]_0
    SLICE_X96Y196        LUT6 (Prop_lut6_I5_O)        0.028     4.722 f  core/Control_Status_Reg/mip_o[10]_i_2/O
                         net (fo=4, routed)           0.144     4.866    core/Control_Status_Reg/mip_o[10]_i_2_n_4
    SLICE_X95Y196        LUT3 (Prop_lut3_I0_O)        0.028     4.894 r  core/Control_Status_Reg/mip_o[10]_i_1/O
                         net (fo=1, routed)           0.000     4.894    core/Control_Status_Reg/mip_o[10]_i_1_n_4
    SLICE_X95Y196        FDCE                                         r  core/Control_Status_Reg/mip_o_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           112 Endpoints
Min Delay           112 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.441ns  (logic 0.601ns (9.336%)  route 5.839ns (90.664%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=27, routed)          3.503     4.061    inputter/rstn
    SLICE_X89Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.104 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1345, routed)        2.337     6.441    clock_dividor/rst
    SLICE_X65Y140        FDCE                                         f  clock_dividor/clk_div_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.094     3.869    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y140        FDCE                                         r  clock_dividor/clk_div_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.441ns  (logic 0.601ns (9.336%)  route 5.839ns (90.664%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=27, routed)          3.503     4.061    inputter/rstn
    SLICE_X89Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.104 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1345, routed)        2.337     6.441    clock_dividor/rst
    SLICE_X65Y140        FDCE                                         f  clock_dividor/clk_div_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.094     3.869    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y140        FDCE                                         r  clock_dividor/clk_div_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.441ns  (logic 0.601ns (9.336%)  route 5.839ns (90.664%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=27, routed)          3.503     4.061    inputter/rstn
    SLICE_X89Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.104 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1345, routed)        2.337     6.441    clock_dividor/rst
    SLICE_X65Y140        FDCE                                         f  clock_dividor/clk_div_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.094     3.869    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y140        FDCE                                         r  clock_dividor/clk_div_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.441ns  (logic 0.601ns (9.336%)  route 5.839ns (90.664%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=27, routed)          3.503     4.061    inputter/rstn
    SLICE_X89Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.104 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1345, routed)        2.337     6.441    clock_dividor/rst
    SLICE_X65Y140        FDCE                                         f  clock_dividor/clk_div_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.094     3.869    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y140        FDCE                                         r  clock_dividor/clk_div_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.417ns  (logic 0.601ns (9.370%)  route 5.816ns (90.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=27, routed)          3.503     4.061    inputter/rstn
    SLICE_X89Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.104 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1345, routed)        2.313     6.417    clock_dividor/rst
    SLICE_X65Y141        FDCE                                         f  clock_dividor/clk_div_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.094     3.869    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y141        FDCE                                         r  clock_dividor/clk_div_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.417ns  (logic 0.601ns (9.370%)  route 5.816ns (90.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=27, routed)          3.503     4.061    inputter/rstn
    SLICE_X89Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.104 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1345, routed)        2.313     6.417    clock_dividor/rst
    SLICE_X65Y141        FDCE                                         f  clock_dividor/clk_div_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.094     3.869    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y141        FDCE                                         r  clock_dividor/clk_div_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.417ns  (logic 0.601ns (9.370%)  route 5.816ns (90.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=27, routed)          3.503     4.061    inputter/rstn
    SLICE_X89Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.104 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1345, routed)        2.313     6.417    clock_dividor/rst
    SLICE_X65Y141        FDCE                                         f  clock_dividor/clk_div_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.094     3.869    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y141        FDCE                                         r  clock_dividor/clk_div_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.417ns  (logic 0.601ns (9.370%)  route 5.816ns (90.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=27, routed)          3.503     4.061    inputter/rstn
    SLICE_X89Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.104 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1345, routed)        2.313     6.417    clock_dividor/rst
    SLICE_X65Y141        FDCE                                         f  clock_dividor/clk_div_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.094     3.869    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y141        FDCE                                         r  clock_dividor/clk_div_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.342ns  (logic 0.601ns (9.480%)  route 5.741ns (90.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=27, routed)          3.503     4.061    inputter/rstn
    SLICE_X89Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.104 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1345, routed)        2.239     6.342    clock_dividor/rst
    SLICE_X65Y142        FDCE                                         f  clock_dividor/clk_div_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.095     3.870    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y142        FDCE                                         r  clock_dividor/clk_div_reg[10]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            clock_dividor/clk_div_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.342ns  (logic 0.601ns (9.480%)  route 5.741ns (90.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.870ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    W13                  IBUF (Prop_ibuf_I_O)         0.558     0.558 r  rstn_IBUF_inst/O
                         net (fo=27, routed)          3.503     4.061    inputter/rstn
    SLICE_X89Y183        LUT1 (Prop_lut1_I0_O)        0.043     4.104 f  inputter/rst_OBUF_inst_i_1/O
                         net (fo=1345, routed)        2.239     6.342    clock_dividor/rst
    SLICE_X65Y142        FDCE                                         f  clock_dividor/clk_div_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clock_dividor/clk
    BUFGCTRL_X0Y9        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clock_dividor/clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.095     3.870    clock_dividor/clk_IBUF_BUFG
    SLICE_X65Y142        FDCE                                         r  clock_dividor/clk_div_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 key_col[3]
                            (input port)
  Destination:            inputter/key_row_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.171ns (26.547%)  route 0.473ns (73.453%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  key_col[3] (IN)
                         net (fo=0)                   0.000     0.000    key_col[3]
    W14                  IBUF (Prop_ibuf_I_O)         0.115     0.115 r  key_col_IBUF[3]_inst/O
                         net (fo=4, routed)           0.397     0.513    inputter/key_col[3]
    SLICE_X109Y7         LUT5 (Prop_lut5_I4_O)        0.028     0.541 r  inputter/key_row[0]_i_2/O
                         net (fo=1, routed)           0.076     0.617    inputter/key_row[0]_i_2_n_0
    SLICE_X109Y7         LUT6 (Prop_lut6_I0_O)        0.028     0.645 r  inputter/key_row[0]_i_1/O
                         net (fo=1, routed)           0.000     0.645    inputter/p_0_out[0]
    SLICE_X109Y7         FDRE                                         r  inputter/key_row_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X109Y7         FDRE                                         r  inputter/key_row_reg[0]/C

Slack:                    inf
  Source:                 key_col[4]
                            (input port)
  Destination:            inputter/key_temp2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.189ns (26.903%)  route 0.513ns (73.097%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  key_col[4] (IN)
                         net (fo=0)                   0.000     0.000    key_col[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.161     0.161 f  key_col_IBUF[4]_inst/O
                         net (fo=4, routed)           0.400     0.561    inputter/key_col[4]
    SLICE_X108Y9         LUT1 (Prop_lut1_I0_O)        0.028     0.589 r  inputter/key_temp1[4]_i_1/O
                         net (fo=2, routed)           0.113     0.702    inputter/key_col_in[4]
    SLICE_X108Y9         FDRE                                         r  inputter/key_temp2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X108Y9         FDRE                                         r  inputter/key_temp2_reg[4]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.151ns (20.844%)  route 0.572ns (79.156%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 r  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.466     0.589    inputter/key_col[0]
    SLICE_X108Y7         LUT6 (Prop_lut6_I2_O)        0.028     0.617 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.106     0.722    inputter/key_temp2
    SLICE_X106Y7         FDRE                                         r  inputter/key_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X106Y7         FDRE                                         r  inputter/key_counter_reg[10]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.151ns (20.844%)  route 0.572ns (79.156%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 r  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.466     0.589    inputter/key_col[0]
    SLICE_X108Y7         LUT6 (Prop_lut6_I2_O)        0.028     0.617 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.106     0.722    inputter/key_temp2
    SLICE_X106Y7         FDRE                                         r  inputter/key_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X106Y7         FDRE                                         r  inputter/key_counter_reg[11]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.151ns (20.844%)  route 0.572ns (79.156%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 r  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.466     0.589    inputter/key_col[0]
    SLICE_X108Y7         LUT6 (Prop_lut6_I2_O)        0.028     0.617 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.106     0.722    inputter/key_temp2
    SLICE_X106Y7         FDRE                                         r  inputter/key_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X106Y7         FDRE                                         r  inputter/key_counter_reg[8]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.151ns (20.844%)  route 0.572ns (79.156%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 r  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.466     0.589    inputter/key_col[0]
    SLICE_X108Y7         LUT6 (Prop_lut6_I2_O)        0.028     0.617 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.106     0.722    inputter/key_temp2
    SLICE_X106Y7         FDRE                                         r  inputter/key_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X106Y7         FDRE                                         r  inputter/key_counter_reg[9]/C

Slack:                    inf
  Source:                 key_col[4]
                            (input port)
  Destination:            inputter/key_temp1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.189ns (25.497%)  route 0.552ns (74.503%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  key_col[4] (IN)
                         net (fo=0)                   0.000     0.000    key_col[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.161     0.161 f  key_col_IBUF[4]_inst/O
                         net (fo=4, routed)           0.400     0.561    inputter/key_col[4]
    SLICE_X108Y9         LUT1 (Prop_lut1_I0_O)        0.028     0.589 r  inputter/key_temp1[4]_i_1/O
                         net (fo=2, routed)           0.152     0.741    inputter/key_col_in[4]
    SLICE_X108Y7         FDRE                                         r  inputter/key_temp1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X108Y7         FDRE                                         r  inputter/key_temp1_reg[4]/C

Slack:                    inf
  Source:                 key_col[2]
                            (input port)
  Destination:            inputter/key_temp2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.762ns  (logic 0.145ns (18.986%)  route 0.617ns (81.014%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.440ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 f  key_col[2] (IN)
                         net (fo=0)                   0.000     0.000    key_col[2]
    V14                  IBUF (Prop_ibuf_I_O)         0.117     0.117 f  key_col_IBUF[2]_inst/O
                         net (fo=4, routed)           0.504     0.621    inputter/key_col[2]
    SLICE_X108Y9         LUT1 (Prop_lut1_I0_O)        0.028     0.649 r  inputter/key_temp1[2]_i_1/O
                         net (fo=2, routed)           0.113     0.762    inputter/key_col_in[2]
    SLICE_X108Y9         FDRE                                         r  inputter/key_temp2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.955     2.440    inputter/clk_IBUF_BUFG
    SLICE_X108Y9         FDRE                                         r  inputter/key_temp2_reg[2]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.151ns (19.589%)  route 0.618ns (80.411%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 r  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.466     0.589    inputter/key_col[0]
    SLICE_X108Y7         LUT6 (Prop_lut6_I2_O)        0.028     0.617 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.152     0.769    inputter/key_temp2
    SLICE_X106Y6         FDRE                                         r  inputter/key_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.956     2.441    inputter/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  inputter/key_counter_reg[4]/C

Slack:                    inf
  Source:                 key_col[0]
                            (input port)
  Destination:            inputter/key_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.151ns (19.589%)  route 0.618ns (80.411%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.441ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  key_col[0] (IN)
                         net (fo=0)                   0.000     0.000    key_col[0]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 r  key_col_IBUF[0]_inst/O
                         net (fo=5, routed)           0.466     0.589    inputter/key_col[0]
    SLICE_X108Y7         LUT6 (Prop_lut6_I2_O)        0.028     0.617 r  inputter/key_temp2[4]_i_1/O
                         net (fo=26, routed)          0.152     0.769    inputter/key_temp2
    SLICE_X106Y6         FDRE                                         r  inputter/key_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_100mhz_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    inputter/clk
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.485 r  inputter/clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.956     2.441    inputter/clk_IBUF_BUFG
    SLICE_X106Y6         FDRE                                         r  inputter/key_counter_reg[5]/C





