{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749867676740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749867676751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 13 23:21:16 2025 " "Processing started: Fri Jun 13 23:21:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749867676751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749867676751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aula13 -c aula13 " "Command: quartus_map --read_settings_files=on --write_settings_files=off aula13 -c aula13" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749867676751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749867677623 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749867677623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula13.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aula13.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aula13 " "Found entity 1: aula13" {  } { { "aula13.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula13/Circuito implementado/aula13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749867682593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749867682593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displayhexadecimal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file displayhexadecimal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 displayHexadecimal " "Found entity 1: displayHexadecimal" {  } { { "displayHexadecimal.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula13/Circuito implementado/displayHexadecimal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749867682593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749867682593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorsinalmaiormenor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorsinalmaiormenor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodificadorSinalMaiorMenor " "Found entity 1: decodificadorSinalMaiorMenor" {  } { { "decodificadorSinalMaiorMenor.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula13/Circuito implementado/decodificadorSinalMaiorMenor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749867682594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749867682594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/decodificadorigualador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_files/decodificadorigualador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodificadorIgualador " "Found entity 1: decodificadorIgualador" {  } { { "output_files/decodificadorIgualador.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula13/Circuito implementado/output_files/decodificadorIgualador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749867682594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749867682594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadormaior.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodificadormaior.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decodificadorMaior " "Found entity 1: decodificadorMaior" {  } { { "decodificadorMaior.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula13/Circuito implementado/decodificadorMaior.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749867682614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749867682614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rascunho.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rascunho.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rascunho " "Found entity 1: rascunho" {  } { { "rascunho.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula13/Circuito implementado/rascunho.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749867682614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749867682614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complemento2handler.bdf 1 1 " "Found 1 design units, including 1 entities, in source file complemento2handler.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 complemento2Handler " "Found entity 1: complemento2Handler" {  } { { "complemento2Handler.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula13/Circuito implementado/complemento2Handler.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749867682615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749867682615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador4bitsdobrado.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somador4bitsdobrado.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somador4BitsDobrado " "Found entity 1: somador4BitsDobrado" {  } { { "somador4BitsDobrado.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula13/Circuito implementado/somador4BitsDobrado.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749867682615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749867682615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file somadorcompleto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 somadorCompleto " "Found entity 1: somadorCompleto" {  } { { "somadorCompleto.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula13/Circuito implementado/somadorCompleto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749867682616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749867682616 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "xnor8 xnor8.bdf " "Entity \"xnor8\" obtained from \"xnor8.bdf\" instead of from Quartus Prime megafunction library" {  } { { "xnor8.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula13/Circuito implementado/xnor8.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1749867682616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xnor8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xnor8 " "Found entity 1: xnor8" {  } { { "xnor8.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula13/Circuito implementado/xnor8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749867682616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749867682616 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "aula13 " "Elaborating entity \"aula13\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749867682838 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND3 inst35 " "Block or symbol \"AND3\" of instance \"inst35\" overlaps another block or symbol" {  } { { "aula13.bdf" "" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula13/Circuito implementado/aula13.bdf" { { 840 2200 2264 888 "inst35" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1749867682841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayHexadecimal displayHexadecimal:y " "Elaborating entity \"displayHexadecimal\" for hierarchy \"displayHexadecimal:y\"" {  } { { "aula13.bdf" "y" { Schematic "D:/20250219_Davi_2_backup/Lab de LD/aula13/Circuito implementado/aula13.bdf" { { 1032 728 824 1192 "y" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749867682984 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749867684951 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749867686457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749867686457 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "53 " "Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749867687413 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749867687413 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749867687413 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749867687413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749867687938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 13 23:21:27 2025 " "Processing ended: Fri Jun 13 23:21:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749867687938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749867687938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749867687938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749867687938 ""}
