#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Jul 18 13:25:03 2024
# Process ID: 6096
# Current directory: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/SPI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5144 C:\Users\Fayz\OneDrive\Desktop\SV_PRACTICE\SPI\SPI.xpr
# Log file: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/SPI/vivado.log
# Journal file: C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/SPI\vivado.jou
#-----------------------------------------------------------
start_gui
oopen_project C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/SPI/SPI.xprSScanning sources...
Finished scanning sourcesIINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedIINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.2/data/ip'.oopen_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 851.758 ; gain = 132.770uupdate_compile_order -fileset sources_1launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/SPI/SPI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'spi_masterTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/SPI/SPI.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj spi_masterTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/SPI/SPI.srcs/sources_1/new/SPI_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/SPI/SPI.srcs/sources_1/new/SPI_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/SPI/SPI.srcs/sources_1/new/spi_masterTB.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_masterTB
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/SPI/SPI.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto ce89297c253a46e489a838c3267023a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot spi_masterTB_behav xil_defaultlib.spi_masterTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3356]  Could not open file xsim.dir/spi_masterTB_behav/xsim.type for writing.
ERROR: [XSIM 43-3915] Encountered a fatal error. Cannot continue. Exiting... 
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/SPI/SPI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Fayz/OneDrive/Desktop/SV_PRACTICE/SPI/SPI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 893.117 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 18 13:33:04 2024...
