$date
	Fri Aug 22 17:15:20 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_up_down_counter_3to12 $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 4 " d [3:0] $end
$var wire 1 # load $end
$var wire 1 $ reset $end
$var wire 1 % up_down $end
$var reg 4 & q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
1%
1$
0#
b0 "
0!
$end
#5000
b11 &
1!
#10000
0!
0$
#15000
b100 &
1!
#20000
0!
#25000
b101 &
1!
#30000
0!
#35000
b110 &
1!
#40000
0!
#45000
b111 &
1!
#50000
0!
#55000
b1000 &
1!
#60000
0!
#65000
b1001 &
1!
#70000
0!
#75000
b1010 &
1!
#80000
0!
#85000
b1011 &
1!
#90000
0!
#95000
b1100 &
1!
#100000
0!
#105000
b11 &
1!
#110000
0!
0%
#115000
b1100 &
1!
#120000
0!
#125000
b1011 &
1!
#130000
0!
#135000
b1010 &
1!
#140000
0!
#145000
b1001 &
1!
#150000
0!
#155000
b1000 &
1!
#160000
0!
#165000
b111 &
1!
#170000
0!
#175000
b110 &
1!
#180000
0!
#185000
b101 &
1!
#190000
0!
#195000
b100 &
1!
#200000
0!
#205000
b11 &
1!
#210000
0!
b111 "
1#
#215000
b111 &
1!
#220000
0!
1%
0#
#225000
b1000 &
1!
#230000
0!
#235000
b1001 &
1!
#240000
0!
#245000
b1010 &
1!
#250000
0!
#255000
b1011 &
1!
#260000
0!
#265000
b1100 &
1!
#270000
0!
