error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/system.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/vhdl_sys.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/vhdl_textio.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
error: Failed to open '/hizz/pro/sig_research/dddTools/work/aade/linttools/iverilog/12.0-devel/lib/ivl/v2009.vpi' because:
     : libreadline.so.6: cannot open shared object file: No such file or directory
testcases/alwayslatch_misc_svi_vectorPartSelect.sv:27: syntax error
testcases/alwayslatch_misc_svi_vectorPartSelect.sv:27: Errors in port declarations.
testcases/alwayslatch_misc_svi_vectorPartSelect.sv:41: syntax error
testcases/alwayslatch_misc_svi_vectorPartSelect.sv:41: Errors in port declarations.
testcases/alwayslatch_misc_svi_vectorPartSelect.sv:49: warning: implicit definition of wire 'p'.
testcases/alwayslatch_misc_svi_vectorPartSelect.sv:70: warning: implicit definition of wire 'u_I'.
