Analysis & Synthesis report for Test2
Sat Feb 11 22:58:10 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Source assignments for program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated
 13. Parameter Settings for User Entity Instance: program_rom:rom|altsyncram:altsyncram_component
 14. altsyncram Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "ALUcontroller:alu"
 16. Port Connectivity Checks: "program_rom:rom"
 17. Port Connectivity Checks: "instructie_decoder:deca|ALUcontroller:alu|ALU:piet"
 18. Port Connectivity Checks: "instructie_decoder:deca"
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Feb 11 22:58:10 2017      ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name                      ; Test2                                      ;
; Top-level Entity Name              ; FDE_processor                              ;
; Family                             ; Cyclone II                                 ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 17                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C6        ;                    ;
; Top-level entity name                                                      ; FDE_processor      ; Test2              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+
; ALU.v                            ; yes             ; User Verilog HDL File                  ; D:/Onderneming/16-bits processor/PWS-processor/ALU.v                                ;         ;
; ALUcontroller.v                  ; yes             ; User Verilog HDL File                  ; D:/Onderneming/16-bits processor/PWS-processor/ALUcontroller.v                      ;         ;
; FDE_processor.v                  ; yes             ; User Verilog HDL File                  ; D:/Onderneming/16-bits processor/PWS-processor/FDE_processor.v                      ;         ;
; program_rom.v                    ; yes             ; User Wizard-Generated File             ; D:/Onderneming/16-bits processor/PWS-processor/program_rom.v                        ;         ;
; Instructie_decoder.v             ; yes             ; User Verilog HDL File                  ; D:/Onderneming/16-bits processor/PWS-processor/Instructie_decoder.v                 ;         ;
; Register_controller.v            ; yes             ; User Verilog HDL File                  ; D:/Onderneming/16-bits processor/PWS-processor/Register_controller.v                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/altera quartus ii/software/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/altera quartus ii/software/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/altera quartus ii/software/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/altera quartus ii/software/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                           ; d:/altera quartus ii/software/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/altera quartus ii/software/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/altera quartus ii/software/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/altera quartus ii/software/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/altera quartus ii/software/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_cn71.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Onderneming/16-bits processor/PWS-processor/db/altsyncram_cn71.tdf               ;         ;
; rom_inhoud2.hex                  ; yes             ; Auto-Found Memory Initialization File  ; D:/Onderneming/16-bits processor/PWS-processor/rom_inhoud2.hex                      ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 17    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |FDE_processor             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 17   ; 0            ; |FDE_processor      ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                         ;
+--------+--------------+---------+--------------+--------------+--------------------------------+--------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                ; IP Include File                                              ;
+--------+--------------+---------+--------------+--------------+--------------------------------+--------------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |FDE_processor|program_rom:rom ; D:/Onderneming/16-bits processor/PWS-processor/program_rom.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                            ;
+----------------------------------------+--------------------------------------+
; Register name                          ; Reason for Removal                   ;
+----------------------------------------+--------------------------------------+
; eersteKlok                             ; Stuck at GND due to stuck port clock ;
; pc[8]~reg0                             ; Stuck at GND due to stuck port clock ;
; pc[7]~reg0                             ; Stuck at GND due to stuck port clock ;
; pc[6]~reg0                             ; Stuck at GND due to stuck port clock ;
; pc[5]~reg0                             ; Stuck at GND due to stuck port clock ;
; pc[4]~reg0                             ; Stuck at GND due to stuck port clock ;
; pc[3]~reg0                             ; Stuck at GND due to stuck port clock ;
; pc[2]~reg0                             ; Stuck at GND due to stuck port clock ;
; pc[1]~reg0                             ; Stuck at GND due to stuck port clock ;
; pc[0]~reg0                             ; Stuck at GND due to stuck port clock ;
; prevGedaan                             ; Stuck at GND due to stuck port clock ;
; pc[15]~reg0                            ; Stuck at GND due to stuck port clock ;
; pc[14]~reg0                            ; Stuck at GND due to stuck port clock ;
; pc[13]~reg0                            ; Stuck at GND due to stuck port clock ;
; pc[12]~reg0                            ; Stuck at GND due to stuck port clock ;
; pc[11]~reg0                            ; Stuck at GND due to stuck port clock ;
; pc[10]~reg0                            ; Stuck at GND due to stuck port clock ;
; pc[9]~reg0                             ; Stuck at GND due to stuck port clock ;
; Total Number of Removed Registers = 18 ;                                      ;
+----------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                               ;
+---------------+-------------------------+-------------------------------------------------------------------------------------------------+
; Register name ; Reason for Removal      ; Registers Removed due to This Register                                                          ;
+---------------+-------------------------+-------------------------------------------------------------------------------------------------+
; eersteKlok    ; Stuck at GND            ; pc[8]~reg0, pc[7]~reg0, pc[6]~reg0, pc[5]~reg0, pc[4]~reg0, pc[3]~reg0, pc[2]~reg0, pc[1]~reg0, ;
;               ; due to stuck port clock ; pc[0]~reg0, pc[15]~reg0, pc[14]~reg0, pc[13]~reg0, pc[12]~reg0, pc[11]~reg0, pc[10]~reg0,       ;
;               ;                         ; pc[9]~reg0                                                                                      ;
+---------------+-------------------------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: program_rom:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                          ;
; WIDTH_A                            ; 40                   ; Signed Integer                   ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                   ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; rom_inhoud2.hex      ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_cn71      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 1                                               ;
; Entity Instance                           ; program_rom:rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 40                                              ;
;     -- NUMWORDS_A                         ; 2048                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                          ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "ALUcontroller:alu"  ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; val2[15..1]  ; Input ; Info     ; Stuck at GND ;
; val2[0]      ; Input ; Info     ; Stuck at VCC ;
; opFlag[5..4] ; Input ; Info     ; Stuck at GND ;
; opFlag[2..0] ; Input ; Info     ; Stuck at GND ;
; opFlag[3]    ; Input ; Info     ; Stuck at VCC ;
+--------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "program_rom:rom"                                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "instructie_decoder:deca|ALUcontroller:alu|ALU:piet" ;
+------+-------+----------+------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                              ;
+------+-------+----------+------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                                         ;
+------+-------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "instructie_decoder:deca"                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; outputArgument ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Sat Feb 11 22:58:09 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Test2 -c Test2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file ramtest.v
    Info (12023): Found entity 1: ramtest
Info (12021): Found 5 design units, including 5 entities, in source file alu.v
    Info (12023): Found entity 1: ALU
    Info (12023): Found entity 2: adder
    Info (12023): Found entity 3: substractor
    Info (12023): Found entity 4: bitadder
    Info (12023): Found entity 5: bitsubber
Info (12021): Found 1 design units, including 1 entities, in source file alucontroller.v
    Info (12023): Found entity 1: ALUcontroller
Info (12021): Found 1 design units, including 1 entities, in source file fde_processor.v
    Info (12023): Found entity 1: FDE_processor
Info (12021): Found 1 design units, including 1 entities, in source file program_rom.v
    Info (12023): Found entity 1: program_rom
Info (12021): Found 1 design units, including 1 entities, in source file instructie_decoder.v
    Info (12023): Found entity 1: instructie_decoder
Info (12021): Found 1 design units, including 1 entities, in source file register_controller.v
    Info (12023): Found entity 1: register_controller
Info (12021): Found 1 design units, including 1 entities, in source file test2.v
    Info (12023): Found entity 1: Test2
Warning (10227): Verilog HDL Port Declaration warning at FDE_processor.v(7): data type declaration for "pc" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at FDE_processor.v(3): see declaration for object "pc"
Warning (10227): Verilog HDL Port Declaration warning at Instructie_decoder.v(9): data type declaration for "instructie" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at Instructie_decoder.v(4): see declaration for object "instructie"
Warning (10227): Verilog HDL Port Declaration warning at Instructie_decoder.v(10): data type declaration for "argument1" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at Instructie_decoder.v(5): see declaration for object "argument1"
Warning (10227): Verilog HDL Port Declaration warning at Instructie_decoder.v(11): data type declaration for "argument2" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at Instructie_decoder.v(6): see declaration for object "argument2"
Warning (10227): Verilog HDL Port Declaration warning at Instructie_decoder.v(15): data type declaration for "outputArgument" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at Instructie_decoder.v(8): see declaration for object "outputArgument"
Warning (10227): Verilog HDL Port Declaration warning at Register_controller.v(14): data type declaration for "address" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at Register_controller.v(6): see declaration for object "address"
Warning (10227): Verilog HDL Port Declaration warning at Register_controller.v(15): data type declaration for "valueIn" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at Register_controller.v(7): see declaration for object "valueIn"
Warning (10227): Verilog HDL Port Declaration warning at Register_controller.v(16): data type declaration for "valueOut" declares packed dimensions but the port declaration declaration does not
Info (10499): HDL info at Register_controller.v(9): see declaration for object "valueOut"
Info (12127): Elaborating entity "FDE_processor" for the top level hierarchy
Warning (10755): Verilog HDL warning at FDE_processor.v(29): assignments to clock create a combinational loop
Info (12128): Elaborating entity "instructie_decoder" for hierarchy "instructie_decoder:deca"
Warning (10036): Verilog HDL or VHDL warning at Instructie_decoder.v(18): object "instructieBuffer" assigned a value but never read
Info (12128): Elaborating entity "ALUcontroller" for hierarchy "instructie_decoder:deca|ALUcontroller:alu"
Warning (10230): Verilog HDL assignment warning at ALUcontroller.v(99): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at ALUcontroller.v(104): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "ALU" for hierarchy "instructie_decoder:deca|ALUcontroller:alu|ALU:piet"
Warning (10036): Verilog HDL or VHDL warning at ALU.v(32): object "coSubBuffer" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ALU.v(34): object "coAddBuffer" assigned a value but never read
Warning (10855): Verilog HDL warning at ALU.v(70): initial value for variable cinBuffer should be constant
Warning (10230): Verilog HDL assignment warning at ALU.v(100): truncated value with size 6 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ALU.v(101): truncated value with size 6 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ALU.v(102): truncated value with size 6 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ALU.v(103): truncated value with size 6 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ALU.v(104): truncated value with size 6 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at ALU.v(105): truncated value with size 6 to match size of target (1)
Warning (10240): Verilog HDL Always Construct warning at ALU.v(84): inferring latch(es) for variable "cout", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(84): inferring latch(es) for variable "poep", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at ALU.v(84): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "out[0]" at ALU.v(151)
Info (10041): Inferred latch for "out[1]" at ALU.v(151)
Info (10041): Inferred latch for "out[2]" at ALU.v(151)
Info (10041): Inferred latch for "out[3]" at ALU.v(151)
Info (10041): Inferred latch for "out[4]" at ALU.v(151)
Info (10041): Inferred latch for "out[5]" at ALU.v(151)
Info (10041): Inferred latch for "out[6]" at ALU.v(151)
Info (10041): Inferred latch for "out[7]" at ALU.v(151)
Info (10041): Inferred latch for "cout" at ALU.v(123)
Info (12128): Elaborating entity "adder" for hierarchy "instructie_decoder:deca|ALUcontroller:alu|ALU:piet|adder:addy"
Warning (10855): Verilog HDL warning at ALU.v(186): initial value for variable cinreg should be constant
Info (12128): Elaborating entity "bitadder" for hierarchy "instructie_decoder:deca|ALUcontroller:alu|ALU:piet|adder:addy|bitadder:ba0"
Info (12128): Elaborating entity "substractor" for hierarchy "instructie_decoder:deca|ALUcontroller:alu|ALU:piet|substractor:subby"
Warning (10855): Verilog HDL warning at ALU.v(257): initial value for variable cinreg should be constant
Info (12128): Elaborating entity "bitsubber" for hierarchy "instructie_decoder:deca|ALUcontroller:alu|ALU:piet|substractor:subby|bitsubber:ba0"
Info (12128): Elaborating entity "register_controller" for hierarchy "instructie_decoder:deca|register_controller:regControl"
Warning (10230): Verilog HDL assignment warning at Register_controller.v(31): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Register_controller.v(29): truncated value with size 32 to match size of target (8)
Warning (10755): Verilog HDL warning at Register_controller.v(43): assignments to nigguh create a combinational loop
Warning (10240): Verilog HDL Always Construct warning at Register_controller.v(43): inferring latch(es) for variable "valueOut", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "valueOut[0]" at Register_controller.v(44)
Info (10041): Inferred latch for "valueOut[1]" at Register_controller.v(44)
Info (10041): Inferred latch for "valueOut[2]" at Register_controller.v(44)
Info (10041): Inferred latch for "valueOut[3]" at Register_controller.v(44)
Info (10041): Inferred latch for "valueOut[4]" at Register_controller.v(44)
Info (10041): Inferred latch for "valueOut[5]" at Register_controller.v(44)
Info (10041): Inferred latch for "valueOut[6]" at Register_controller.v(44)
Info (10041): Inferred latch for "valueOut[7]" at Register_controller.v(44)
Info (10041): Inferred latch for "valueOut[8]" at Register_controller.v(44)
Info (10041): Inferred latch for "valueOut[9]" at Register_controller.v(44)
Info (10041): Inferred latch for "valueOut[10]" at Register_controller.v(44)
Info (10041): Inferred latch for "valueOut[11]" at Register_controller.v(44)
Info (10041): Inferred latch for "valueOut[12]" at Register_controller.v(44)
Info (10041): Inferred latch for "valueOut[13]" at Register_controller.v(44)
Info (10041): Inferred latch for "valueOut[14]" at Register_controller.v(44)
Info (10041): Inferred latch for "valueOut[15]" at Register_controller.v(44)
Info (12128): Elaborating entity "program_rom" for hierarchy "program_rom:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "program_rom:rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "program_rom:rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "program_rom:rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rom_inhoud2.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "40"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cn71.tdf
    Info (12023): Found entity 1: altsyncram_cn71
Info (12128): Elaborating entity "altsyncram_cn71" for hierarchy "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated"
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ALUcontroller:alu|eFlag" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "ALUcontroller:alu|eFlag" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "instructie_decoder:deca|ALUcontroller:alu|eFlag" is missing source, defaulting to GND
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clock" is missing source, defaulting to GND
    Warning (12110): Net "ALUcontroller:alu|eFlag" is missing source, defaulting to GND
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[35]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[36]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[37]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[38]"
        Warning (14320): Synthesized away node "program_rom:rom|altsyncram:altsyncram_component|altsyncram_cn71:auto_generated|q_a[39]"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pc[0]" is stuck at GND
    Warning (13410): Pin "pc[1]" is stuck at GND
    Warning (13410): Pin "pc[2]" is stuck at GND
    Warning (13410): Pin "pc[3]" is stuck at GND
    Warning (13410): Pin "pc[4]" is stuck at GND
    Warning (13410): Pin "pc[5]" is stuck at GND
    Warning (13410): Pin "pc[6]" is stuck at GND
    Warning (13410): Pin "pc[7]" is stuck at GND
    Warning (13410): Pin "pc[8]" is stuck at GND
    Warning (13410): Pin "pc[9]" is stuck at GND
    Warning (13410): Pin "pc[10]" is stuck at GND
    Warning (13410): Pin "pc[11]" is stuck at GND
    Warning (13410): Pin "pc[12]" is stuck at GND
    Warning (13410): Pin "pc[13]" is stuck at GND
    Warning (13410): Pin "pc[14]" is stuck at GND
    Warning (13410): Pin "pc[15]" is stuck at GND
    Warning (13410): Pin "clock" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 17 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 0 input pins
    Info (21059): Implemented 17 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 101 warnings
    Info: Peak virtual memory: 455 megabytes
    Info: Processing ended: Sat Feb 11 22:58:10 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


