INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 24 21:16:07 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : if_float2
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 addf0/ip/roundingAdder/X_1_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mulf0/ip/SignificandMultiplication/tile_1_mult/Mint/A[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.992ns  (logic 1.780ns (25.457%)  route 5.212ns (74.543%))
  Logic Levels:           24  (CARRY4=9 LUT3=1 LUT5=2 LUT6=12)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.379ns = ( 11.379 - 10.000 ) 
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3171, unset)         1.456     1.456    addf0/ip/roundingAdder/clk
    SLICE_X21Y52         FDRE                                         r  addf0/ip/roundingAdder/X_1_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.204     1.660 r  addf0/ip/roundingAdder/X_1_d1_reg[3]/Q
                         net (fo=2, routed)           0.372     2.032    addf0/ip/roundingAdder/X_1_d1_reg_n_0_[3]
    SLICE_X20Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.306     2.338 r  addf0/ip/roundingAdder/outs_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.338    addf0/ip/roundingAdder/outs_reg[2]_i_2_n_0
    SLICE_X20Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.392 r  addf0/ip/roundingAdder/outs_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.392    addf0/ip/roundingAdder/outs_reg[6]_i_2_n_0
    SLICE_X20Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.446 r  addf0/ip/roundingAdder/outs_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.446    addf0/ip/roundingAdder/outs_reg[10]_i_2_n_0
    SLICE_X20Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.500 r  addf0/ip/roundingAdder/outs_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.500    addf0/ip/roundingAdder/outs_reg[14]_i_2_n_0
    SLICE_X20Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.554 r  addf0/ip/roundingAdder/outs_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.554    addf0/ip/roundingAdder/outs_reg[18]_i_2_n_0
    SLICE_X20Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.608 r  addf0/ip/roundingAdder/outs_reg[22]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.608    addf0/ip/roundingAdder/outs_reg[22]_i_2__0_n_0
    SLICE_X20Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.662 r  addf0/ip/roundingAdder/outs_reg[26]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.662    addf0/ip/roundingAdder/outs_reg[26]_i_2__0_n_0
    SLICE_X20Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.716 r  addf0/ip/roundingAdder/outs_reg[30]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.716    addf0/ip/roundingAdder/outs_reg[30]_i_2__0_n_0
    SLICE_X20Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     2.881 f  addf0/ip/roundingAdder/outs_reg[30]_i_3__0/O[1]
                         net (fo=12, routed)          0.336     3.216    addf0/ip/roundingAdder/RoundedExpFrac[33]
    SLICE_X21Y61         LUT6 (Prop_lut6_I3_O)        0.125     3.341 r  addf0/ip/roundingAdder/outs[30]_i_4/O
                         net (fo=15, routed)          0.327     3.669    addf0/ip/roundingAdder/outs[30]_i_4_n_0
    SLICE_X16Y61         LUT6 (Prop_lut6_I5_O)        0.043     3.712 r  addf0/ip/roundingAdder/outs[23]_i_1__0/O
                         net (fo=3, routed)           0.443     4.155    addf0/ip/roundingAdder/D[23]
    SLICE_X17Y61         LUT6 (Prop_lut6_I2_O)        0.043     4.198 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_23/O
                         net (fo=1, routed)           0.240     4.438    addf0/ip/roundingAdder/out0_valid_INST_0_i_23_n_0
    SLICE_X17Y59         LUT6 (Prop_lut6_I0_O)        0.043     4.481 f  addf0/ip/roundingAdder/out0_valid_INST_0_i_17/O
                         net (fo=2, routed)           0.438     4.919    addf0/ip/roundingAdder/cmpf0/operator/ieee2nfloat_0/zero__0
    SLICE_X17Y58         LUT6 (Prop_lut6_I0_O)        0.043     4.962 r  addf0/ip/roundingAdder/out0_valid_INST_0_i_16/O
                         net (fo=16, routed)          0.124     5.085    buffer8/fifo/control/cmpf0_result
    SLICE_X17Y58         LUT6 (Prop_lut6_I2_O)        0.043     5.128 r  buffer8/fifo/control/out0_valid_INST_0_i_15/O
                         net (fo=6, routed)           0.215     5.344    buffer10/control/out0_valid_0
    SLICE_X16Y56         LUT5 (Prop_lut5_I1_O)        0.043     5.387 f  buffer10/control/out0_valid_INST_0_i_4/O
                         net (fo=14, routed)          0.375     5.762    buffer8/fifo/control/minus_trace_storeData[21]_INST_0_i_2_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I4_O)        0.043     5.805 r  buffer8/fifo/control/minus_trace_storeData[21]_INST_0_i_3/O
                         net (fo=1, routed)           0.358     6.163    control_merge0/one_slot_break_r/control/cond_br6_trueOut_valid
    SLICE_X15Y56         LUT6 (Prop_lut6_I5_O)        0.043     6.206 r  control_merge0/one_slot_break_r/control/minus_trace_storeData[21]_INST_0_i_2/O
                         net (fo=60, routed)          0.316     6.521    divf0/ip/p_2_in
    SLICE_X15Y56         LUT6 (Prop_lut6_I4_O)        0.043     6.564 f  divf0/ip/dataReg[23]_i_1/O
                         net (fo=2, routed)           0.195     6.759    buffer1/control/mux1_outs[1]
    SLICE_X14Y55         LUT3 (Prop_lut3_I0_O)        0.043     6.802 f  buffer1/control/minus_trace_storeData[23]_INST_0_i_1/O
                         net (fo=48, routed)          0.362     7.164    buffer1/control/dataReg_reg[23]
    SLICE_X17Y54         LUT6 (Prop_lut6_I2_O)        0.043     7.207 f  buffer1/control/Mint_i_63/O
                         net (fo=1, routed)           0.184     7.391    buffer1/control/Mint_i_63_n_0
    SLICE_X18Y54         LUT5 (Prop_lut5_I4_O)        0.043     7.434 r  buffer1/control/Mint_i_61/O
                         net (fo=2, routed)           0.112     7.546    buffer1/control/mulf0/ieee2nfloat_rhs/eqOp1_in
    SLICE_X18Y54         LUT6 (Prop_lut6_I3_O)        0.043     7.589 r  buffer1/control/Mint_i_59/O
                         net (fo=23, routed)          0.368     7.957    buffer2/fifo/control/sfracX1__0
    SLICE_X17Y57         LUT6 (Prop_lut6_I2_O)        0.043     8.000 r  buffer2/fifo/control/Mint_i_23/O
                         net (fo=2, routed)           0.448     8.448    mulf0/ip/SignificandMultiplication/tile_1_mult/A[17]
    DSP48_X1Y22          DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_1_mult/Mint/A[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3171, unset)         1.379    11.379    mulf0/ip/SignificandMultiplication/tile_1_mult/clk
    DSP48_X1Y22          DSP48E1                                      r  mulf0/ip/SignificandMultiplication/tile_1_mult/Mint/CLK
                         clock pessimism              0.108    11.487    
                         clock uncertainty           -0.035    11.451    
    DSP48_X1Y22          DSP48E1 (Setup_dsp48e1_CLK_A[17])
                                                     -2.655     8.796    mulf0/ip/SignificandMultiplication/tile_1_mult/Mint
  -------------------------------------------------------------------
                         required time                          8.796    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  0.348    




