-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dut_conv is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    input_0_ce0 : OUT STD_LOGIC;
    input_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_0_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    input_0_ce1 : OUT STD_LOGIC;
    input_0_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    input_1_ce0 : OUT STD_LOGIC;
    input_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    input_1_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    input_1_ce1 : OUT STD_LOGIC;
    input_1_q1 : IN STD_LOGIC_VECTOR (0 downto 0);
    output_0_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_0_ce0 : OUT STD_LOGIC;
    output_0_we0 : OUT STD_LOGIC;
    output_0_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    output_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    output_1_ce0 : OUT STD_LOGIC;
    output_1_we0 : OUT STD_LOGIC;
    output_1_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    threshold_0_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    threshold_0_V_ce0 : OUT STD_LOGIC;
    threshold_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    threshold_1_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    threshold_1_V_ce0 : OUT STD_LOGIC;
    threshold_1_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    M : IN STD_LOGIC_VECTOR (6 downto 0);
    N : IN STD_LOGIC_VECTOR (6 downto 0);
    I : IN STD_LOGIC_VECTOR (5 downto 0);
    L : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of dut_conv is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000010000";
    constant ap_ST_pp0_stg0_fsm_5 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000100000";
    constant ap_ST_pp0_stg1_fsm_6 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000001000000";
    constant ap_ST_pp0_stg2_fsm_7 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000010000000";
    constant ap_ST_pp0_stg3_fsm_8 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000100000000";
    constant ap_ST_pp0_stg4_fsm_9 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000001000000000";
    constant ap_ST_st30_fsm_10 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000010000000000";
    constant ap_ST_st31_fsm_11 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000100000000000";
    constant ap_ST_st32_fsm_12 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000001000000000000";
    constant ap_ST_st33_fsm_13 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000010000000000000";
    constant ap_ST_st34_fsm_14 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000100000000000000";
    constant ap_ST_st35_fsm_15 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000001000000000000000";
    constant ap_ST_st36_fsm_16 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000010000000000000000";
    constant ap_ST_st37_fsm_17 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000100000000000000000";
    constant ap_ST_st38_fsm_18 : STD_LOGIC_VECTOR (27 downto 0) := "0000000001000000000000000000";
    constant ap_ST_st39_fsm_19 : STD_LOGIC_VECTOR (27 downto 0) := "0000000010000000000000000000";
    constant ap_ST_st40_fsm_20 : STD_LOGIC_VECTOR (27 downto 0) := "0000000100000000000000000000";
    constant ap_ST_st41_fsm_21 : STD_LOGIC_VECTOR (27 downto 0) := "0000001000000000000000000000";
    constant ap_ST_st42_fsm_22 : STD_LOGIC_VECTOR (27 downto 0) := "0000010000000000000000000000";
    constant ap_ST_st43_fsm_23 : STD_LOGIC_VECTOR (27 downto 0) := "0000100000000000000000000000";
    constant ap_ST_st44_fsm_24 : STD_LOGIC_VECTOR (27 downto 0) := "0001000000000000000000000000";
    constant ap_ST_st45_fsm_25 : STD_LOGIC_VECTOR (27 downto 0) := "0010000000000000000000000000";
    constant ap_ST_st46_fsm_26 : STD_LOGIC_VECTOR (27 downto 0) := "0100000000000000000000000000";
    constant ap_ST_st47_fsm_27 : STD_LOGIC_VECTOR (27 downto 0) := "1000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv13_A20 : STD_LOGIC_VECTOR (12 downto 0) := "0101000100000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv13_6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000110";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_const_lv13_7 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000111";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000101";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv13_8 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_true : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_45 : BOOLEAN;
    signal w_conv1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_conv1_ce0 : STD_LOGIC;
    signal w_conv1_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_conv1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_conv1_ce1 : STD_LOGIC;
    signal w_conv1_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_conv2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_conv2_ce0 : STD_LOGIC;
    signal w_conv2_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal w_conv2_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_conv2_ce1 : STD_LOGIC;
    signal w_conv2_q1 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_reg_541 : STD_LOGIC_VECTOR (31 downto 0);
    signal m_reg_553 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_mul_reg_564 : STD_LOGIC_VECTOR (8 downto 0);
    signal phi_mul1_reg_576 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_863_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal reg_880 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_5 : STD_LOGIC;
    signal ap_sig_189 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal tmp_25_fu_1234_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i1_reg_2225 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg1_fsm_6 : STD_LOGIC;
    signal ap_sig_216 : BOOLEAN;
    signal tmp_25_reg_2263 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i4_reg_2237 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg2_fsm_7 : STD_LOGIC;
    signal ap_sig_233 : BOOLEAN;
    signal sel_tmp1_i7_reg_2249 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_875_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal reg_884 : STD_LOGIC_VECTOR (8 downto 0);
    signal sel_tmp1_i2_reg_2229 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i5_reg_2241 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg3_fsm_8 : STD_LOGIC;
    signal ap_sig_260 : BOOLEAN;
    signal sel_tmp1_i8_reg_2253 : STD_LOGIC_VECTOR (0 downto 0);
    signal L_read_read_fu_122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal O_fu_892_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal O_reg_2056 : STD_LOGIC_VECTOR (4 downto 0);
    signal O_cast123_cast_fu_898_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal O_cast123_cast_reg_2062 : STD_LOGIC_VECTOR (12 downto 0);
    signal O_cast122_cast_fu_902_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal O_cast122_cast_reg_2067 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_28_fu_906_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_28_reg_2072 : STD_LOGIC_VECTOR (5 downto 0);
    signal I_cast4_fu_910_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal I_cast4_reg_2077 : STD_LOGIC_VECTOR (8 downto 0);
    signal N_cast_fu_914_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal N_cast_reg_2082 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_i_fu_918_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_i_reg_2087 : STD_LOGIC_VECTOR (4 downto 0);
    signal I_cast6_fu_924_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal I_cast6_reg_2097 : STD_LOGIC_VECTOR (12 downto 0);
    signal n_2_fu_937_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal n_2_reg_2113 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_299 : BOOLEAN;
    signal n_cast1_fu_943_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal n_cast1_reg_2118 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_947_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_22_reg_2123 : STD_LOGIC_VECTOR (8 downto 0);
    signal x_fu_957_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_reg_2131 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_316 : BOOLEAN;
    signal x_cast_fu_963_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal x_cast_reg_2136 : STD_LOGIC_VECTOR (12 downto 0);
    signal exitcond_fu_952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_1_cast1_fu_967_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_51_1_cast1_reg_2144 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_51_2_cast1_fu_977_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_51_2_cast1_reg_2151 : STD_LOGIC_VECTOR (12 downto 0);
    signal notlhs_i_fu_981_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_i_reg_2158 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i_fu_986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i_reg_2165 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_i3_fu_992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_i3_reg_2172 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i3_fu_997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i3_reg_2179 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_i6_fu_1003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_i6_reg_2186 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i6_fu_1008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp_i6_reg_2193 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_fu_1019_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal y_reg_2203 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_346 : BOOLEAN;
    signal y_cast_fu_1025_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal y_cast_reg_2208 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond3_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_1038_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp5_reg_2216 : STD_LOGIC_VECTOR (12 downto 0);
    signal sel_tmp1_i_fu_1070_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i_reg_2221 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i1_fu_1097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i2_fu_1124_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i3_fu_1140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i3_reg_2233 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i4_fu_1156_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i5_fu_1172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i6_fu_1188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i6_reg_2245 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i7_fu_1204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp1_i8_fu_1220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal o_index_fu_1226_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal o_index_reg_2257 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_374 : BOOLEAN;
    signal ap_reg_ppstg_tmp_25_reg_2263_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2263_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_4_fu_1239_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal m_4_reg_2267 : STD_LOGIC_VECTOR (4 downto 0);
    signal next_mul2_fu_1245_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal next_mul2_reg_2272 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_29_fu_1250_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_29_reg_2277 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_tmp_29_reg_2277_pp0_iter1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_ppstg_tmp_29_reg_2277_pp0_iter2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_fu_1259_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_reg_2283 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_1_fu_1273_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_1_reg_2288 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_fu_1278_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_34_fu_1288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_reg_2298 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_34_reg_2298_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_34_reg_2298_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_34_reg_2298_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_index_0_1_fu_1303_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_0_1_reg_2303 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_0_2_fu_1317_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_0_2_reg_2309 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_1_fu_1322_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_40_fu_1332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_reg_2320 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_2320_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_2320_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_40_reg_2320_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_1343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_reg_2325 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_36_reg_2325_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_36_reg_2325_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_36_reg_2325_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_1353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_reg_2330 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_37_reg_2330_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_37_reg_2330_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_37_reg_2330_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_index_1_1_fu_1367_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_1_1_reg_2335 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_1_2_fu_1381_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_1_2_reg_2341 : STD_LOGIC_VECTOR (12 downto 0);
    signal next_mul_fu_1386_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal next_mul_reg_2347 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_41_fu_1396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_41_reg_2352 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_41_reg_2352_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_41_reg_2352_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_41_reg_2352_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_1406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_reg_2357 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2357_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2357_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_42_reg_2357_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp7_2_fu_1415_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_2_reg_2362 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_2_1_fu_1424_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_2_1_reg_2367 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_2_fu_1429_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_cseq_ST_pp0_stg4_fsm_9 : STD_LOGIC;
    signal ap_sig_509 : BOOLEAN;
    signal tmp_43_fu_1439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_reg_2377 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_43_reg_2377_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_43_reg_2377_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_43_reg_2377_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_index_2_1_fu_1445_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_44_fu_1455_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_reg_2387 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2387_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2387_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_44_reg_2387_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_index_2_2_fu_1470_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal i_index_2_2_reg_2392 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_45_fu_1480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_45_reg_2398 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_45_reg_2398_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_45_reg_2398_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_45_reg_2398_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_30_fu_1499_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_30_reg_2403 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_pn_in_fu_1592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_load_1_1_0_phi_fu_1610_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_load_1_1_0_phi_reg_2559 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_out_3_cast_fu_1639_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal mac_num_2_cast_fu_1643_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal one_out_2_0_1_fu_1670_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal mac_num_3_0_1_fu_1676_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal input_load_1_0_2_phi_fu_1684_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_load_1_0_2_phi_reg_2624 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_out_2_0_2_fu_1729_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal mac_num_3_0_2_fu_1735_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal input_load_1_1_1_phi_fu_1741_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_load_1_1_1_phi_reg_2689 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_load_1_1_2_phi_fu_1748_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_load_1_1_2_phi_reg_2694 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_out_2_1_1_fu_1821_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal mac_num_3_1_1_fu_1827_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal input_load_1_2_0_phi_fu_1833_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_load_1_2_0_phi_reg_2739 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_load_1_2_1_phi_fu_1840_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_load_1_2_1_phi_reg_2744 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_out_3_2_cast_fu_1911_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mac_num_2_2_cast_fu_1915_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal one_out_2_2_1_fu_1934_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal one_out_2_2_1_reg_2769 : STD_LOGIC_VECTOR (3 downto 0);
    signal mac_num_3_2_1_fu_1940_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mac_num_3_2_1_reg_2774 : STD_LOGIC_VECTOR (3 downto 0);
    signal input_load_1_2_2_phi_fu_1946_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal input_load_1_2_2_phi_reg_2779 : STD_LOGIC_VECTOR (0 downto 0);
    signal sum_1_fu_2004_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_fu_2015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_2789 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st30_fsm_10 : STD_LOGIC;
    signal ap_sig_849 : BOOLEAN;
    signal ap_sig_cseq_ST_st46_fsm_26 : STD_LOGIC;
    signal ap_sig_858 : BOOLEAN;
    signal output_0_addr_reg_2804 : STD_LOGIC_VECTOR (11 downto 0);
    signal output_1_addr_reg_2809 : STD_LOGIC_VECTOR (11 downto 0);
    signal n_reg_508 : STD_LOGIC_VECTOR (5 downto 0);
    signal x_assign_reg_519 : STD_LOGIC_VECTOR (4 downto 0);
    signal y_assign_reg_530 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_sig_cseq_ST_st47_fsm_27 : STD_LOGIC;
    signal ap_sig_891 : BOOLEAN;
    signal m_phi_fu_557_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal phi_mul_phi_fu_568_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal phi_mul1_phi_fu_580_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_pn_reg_587pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_pn_reg_587pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_one_out_3_reg_596pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_one_out_3_reg_596pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_mac_num_2_reg_607pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_mac_num_2_reg_607pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_1_pn_reg_620pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_1_pn_reg_620pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_one_out_3_0_2_reg_658pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_one_out_3_0_2_reg_658pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_mac_num_2_0_2_reg_668pp0_it3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_mac_num_2_0_2_reg_668pp0_it4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_out_2_1_fu_1792_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_one_out_3_1_reg_687pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_one_out_3_1_reg_687pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal one_out_3_1_phi_fu_690_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal one_out_3_0_2_cast_fu_1767_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal mac_num_3_1_fu_1799_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_mac_num_2_1_reg_697pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_mac_num_2_1_reg_697pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal mac_num_2_1_phi_fu_700_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal mac_num_2_0_2_cast_fu_1772_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_out_2_1_2_fu_1868_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_one_out_3_1_2_reg_745pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_one_out_3_1_2_reg_745pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal one_out_3_1_2_phi_fu_748_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal mac_num_3_1_2_fu_1875_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_mac_num_2_1_2_reg_755pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_mac_num_2_1_2_reg_755pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal mac_num_2_1_2_phi_fu_758_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_6_pn_reg_765pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_6_pn_reg_765pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_out_2_2_fu_1897_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_one_out_3_2_reg_774pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_one_out_3_2_reg_774pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal one_out_3_2_phi_fu_777_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal mac_num_3_2_fu_1904_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_mac_num_2_2_reg_784pp0_it3 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_mac_num_2_2_reg_784pp0_it4 : STD_LOGIC_VECTOR (2 downto 0);
    signal mac_num_2_2_phi_fu_787_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_7_pn_reg_794pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_7_pn_reg_794pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_one_out_3_2_1_reg_803pp0_it3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_phiprechg_one_out_3_2_1_reg_803pp0_it4 : STD_LOGIC_VECTOR (3 downto 0);
    signal one_out_3_2_1_phi_fu_806_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_phiprechg_mac_num_2_2_1_reg_812pp0_it3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_phiprechg_mac_num_2_2_1_reg_812pp0_it4 : STD_LOGIC_VECTOR (3 downto 0);
    signal mac_num_2_2_1_phi_fu_815_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_8_pn_reg_821pp0_it3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_phiprechg_w_conv1_load_8_pn_reg_821pp0_it4 : STD_LOGIC_VECTOR (0 downto 0);
    signal one_out_2_2_2_fu_1968_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_phiprechg_one_out_3_2_2_reg_830pp0_it3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_phiprechg_one_out_3_2_2_reg_830pp0_it4 : STD_LOGIC_VECTOR (3 downto 0);
    signal one_out_3_2_2_phi_fu_833_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal mac_num_3_2_2_fu_1975_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_phiprechg_mac_num_2_2_2_reg_840pp0_it3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_reg_phiprechg_mac_num_2_2_2_reg_840pp0_it4 : STD_LOGIC_VECTOR (3 downto 0);
    signal mac_num_2_2_2_phi_fu_843_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_35_fu_1505_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_0_1_fu_1517_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_0_2_fu_1528_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_1_fu_1539_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex6_fu_1545_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex11_fu_1551_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_1_1_fu_1562_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_1_2_fu_1573_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex7_fu_1598_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex9_fu_1604_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_2_fu_1622_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_2_1_fu_1633_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex13_fu_1691_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex15_fu_1697_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_60_2_2_fu_1708_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex18_fu_1755_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex19_fu_1761_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex4_fu_1847_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal newIndex3_fu_2020_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_33_fu_2039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_850_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_856_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_856_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_868_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_868_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_27_fu_888_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal n_cast_fu_928_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_22_fu_947_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_22_fu_947_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_assign_2_fu_971_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp4_fu_1029_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp5_fu_1038_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp5_fu_1038_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal notrhs_i_fu_1049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i_fu_1055_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp15_fu_1065_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp14_fu_1060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_i1_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i1_fu_1082_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp17_fu_1092_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp16_fu_1087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_assign_2_fu_1043_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal notrhs_i2_fu_1103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_i2_fu_1109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp20_fu_1119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp19_fu_1114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp23_fu_1135_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp22_fu_1130_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp25_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp24_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp28_fu_1167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp27_fu_1162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp31_fu_1183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp30_fu_1178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp33_fu_1199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp32_fu_1194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp36_fu_1215_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp35_fu_1210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal m_cast_fu_1230_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_850_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_fu_1259_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_fu_1259_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp6_1_fu_1264_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_1_fu_1273_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_1_fu_1273_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_0_1_fu_1298_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_0_1_fu_1298_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_0_1_fu_1298_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_0_2_fu_1312_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_0_2_fu_1312_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_0_2_fu_1312_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_1_1_fu_1362_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_1_1_fu_1362_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_1_1_fu_1362_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_1_2_fu_1376_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_1_2_fu_1376_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_1_2_fu_1376_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_2_fu_1415_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_2_fu_1415_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_2_1_fu_1424_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_2_1_fu_1424_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_2_2_fu_1465_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp7_2_2_fu_1465_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp7_2_2_fu_1465_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl_fu_1488_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl_cast_fu_1495_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_34_cast1_fu_1485_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_index_0_1_fu_1511_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_index_0_2_fu_1523_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_index_1_fu_1534_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1282_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1326_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_index_1_1_fu_1557_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_index_1_2_fu_1568_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal input_load_1_0_0_phi_fu_1579_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_in_fu_1586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1338_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1348_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_index_2_fu_1617_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_index_2_1_fu_1628_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal input_load_1_0_1_phi_fu_1647_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_in_0_1_fu_1654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_0_1_fu_1660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_0_1_cast_fu_1666_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1391_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1401_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal w_index_2_2_fu_1703_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_pn_in_in_0_2_fu_1714_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_0_2_fu_1719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_0_2_cast_fu_1725_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1433_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_fu_1449_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_pn_in_in_1_fu_1777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_1_fu_1782_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_1_cast_fu_1788_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_pn_in_in_1_1_fu_1806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_1_1_fu_1811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_1_1_cast_fu_1817_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1475_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_pn_in_in_1_2_fu_1853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_1_2_fu_1858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_1_2_cast_fu_1864_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_pn_in_in_2_fu_1882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_2_fu_1887_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_2_cast_fu_1893_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_pn_in_in_2_1_fu_1919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_2_1_fu_1924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_2_1_cast_fu_1930_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_pn_in_in_2_2_fu_1953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_in_2_2_fu_1958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_pn_2_2_cast_fu_1964_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_38_fu_1986_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal mac_num_2_2_2_cast_fu_1982_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_cast_fu_1994_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_1998_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2010_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal threshold_V_load_phi_fu_2028_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_32_fu_2035_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp5_fu_1038_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_0_1_fu_1298_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_0_2_fu_1312_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_1_1_fu_1362_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_1_2_fu_1376_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_1_fu_1273_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_2_1_fu_1424_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_2_2_fu_1465_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_2_fu_1415_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp7_fu_1259_p10 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_22_fu_947_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_661 : BOOLEAN;
    signal ap_sig_927 : BOOLEAN;
    signal ap_sig_745 : BOOLEAN;
    signal ap_sig_695 : BOOLEAN;
    signal ap_sig_699 : BOOLEAN;
    signal ap_sig_703 : BOOLEAN;
    signal ap_sig_707 : BOOLEAN;
    signal ap_sig_1977 : BOOLEAN;
    signal ap_sig_1979 : BOOLEAN;
    signal ap_sig_842 : BOOLEAN;

    component dut_urem_13ns_13ns_13_17 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (12 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component dut_conv_w_conv1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component dut_conv_w_conv2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        address1 : IN STD_LOGIC_VECTOR (12 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    w_conv1_U : component dut_conv_w_conv1
    generic map (
        DataWidth => 1,
        AddressRange => 4608,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w_conv1_address0,
        ce0 => w_conv1_ce0,
        q0 => w_conv1_q0,
        address1 => w_conv1_address1,
        ce1 => w_conv1_ce1,
        q1 => w_conv1_q1);

    w_conv2_U : component dut_conv_w_conv2
    generic map (
        DataWidth => 1,
        AddressRange => 4608,
        AddressWidth => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w_conv2_address0,
        ce0 => w_conv2_ce0,
        q0 => w_conv2_q0,
        address1 => w_conv2_address1,
        ce1 => w_conv2_ce1,
        q1 => w_conv2_q1);

    dut_urem_13ns_13ns_13_17_U8 : component dut_urem_13ns_13ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => i_index_fu_1278_p2,
        din1 => ap_const_lv13_A20,
        ce => ap_const_logic_1,
        dout => grp_fu_1282_p2);

    dut_urem_13ns_13ns_13_17_U9 : component dut_urem_13ns_13ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => i_index_1_fu_1322_p2,
        din1 => ap_const_lv13_A20,
        ce => ap_const_logic_1,
        dout => grp_fu_1326_p2);

    dut_urem_13ns_13ns_13_17_U10 : component dut_urem_13ns_13ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => i_index_0_1_reg_2303,
        din1 => ap_const_lv13_A20,
        ce => ap_const_logic_1,
        dout => grp_fu_1338_p2);

    dut_urem_13ns_13ns_13_17_U11 : component dut_urem_13ns_13ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => i_index_0_2_reg_2309,
        din1 => ap_const_lv13_A20,
        ce => ap_const_logic_1,
        dout => grp_fu_1348_p2);

    dut_urem_13ns_13ns_13_17_U12 : component dut_urem_13ns_13ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => i_index_1_1_reg_2335,
        din1 => ap_const_lv13_A20,
        ce => ap_const_logic_1,
        dout => grp_fu_1391_p2);

    dut_urem_13ns_13ns_13_17_U13 : component dut_urem_13ns_13ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => i_index_1_2_reg_2341,
        din1 => ap_const_lv13_A20,
        ce => ap_const_logic_1,
        dout => grp_fu_1401_p2);

    dut_urem_13ns_13ns_13_17_U14 : component dut_urem_13ns_13ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => i_index_2_fu_1429_p2,
        din1 => ap_const_lv13_A20,
        ce => ap_const_logic_1,
        dout => grp_fu_1433_p2);

    dut_urem_13ns_13ns_13_17_U15 : component dut_urem_13ns_13ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => i_index_2_1_fu_1445_p2,
        din1 => ap_const_lv13_A20,
        ce => ap_const_logic_1,
        dout => grp_fu_1449_p2);

    dut_urem_13ns_13ns_13_17_U16 : component dut_urem_13ns_13ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => i_index_2_2_reg_2392,
        din1 => ap_const_lv13_A20,
        ce => ap_const_logic_1,
        dout => grp_fu_1475_p2);

    dut_urem_13ns_13ns_13_17_U17 : component dut_urem_13ns_13ns_13_17
    generic map (
        ID => 1,
        NUM_STAGE => 17,
        din0_WIDTH => 13,
        din1_WIDTH => 13,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => o_index_reg_2257,
        din1 => ap_const_lv13_A20,
        ce => ap_const_logic_1,
        dout => grp_fu_2010_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (tmp_25_fu_1234_p2 = ap_const_lv1_0))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if ((not((ap_const_lv1_0 = tmp_25_reg_2263)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or ((ap_const_lv1_0 = tmp_25_reg_2263) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
                    ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_745) then
                if (ap_sig_927) then 
                    ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it4 <= mac_num_2_cast_fu_1643_p1;
                elsif (ap_sig_661) then 
                    ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it4 <= mac_num_3_0_1_fu_1676_p3;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it4 <= ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it3;
                end if;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_mac_num_2_0_2_reg_668pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_lv1_0 = sel_tmp1_i2_reg_2229) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_mac_num_2_0_2_reg_668pp0_it4 <= ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it4;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((ap_const_lv1_0 = sel_tmp1_i2_reg_2229)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_mac_num_2_0_2_reg_668pp0_it4 <= mac_num_3_0_2_fu_1735_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_mac_num_2_0_2_reg_668pp0_it4 <= ap_reg_phiprechg_mac_num_2_0_2_reg_668pp0_it3;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and (ap_const_lv1_0 = sel_tmp1_i4_reg_2237) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)))) then 
                ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it4 <= mac_num_2_1_phi_fu_700_p4;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = sel_tmp1_i4_reg_2237)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)))) then 
                ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it4 <= mac_num_3_1_1_fu_1827_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it4 <= ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it3;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_mac_num_2_2_1_reg_812pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and (ap_const_lv1_0 = sel_tmp1_i7_reg_2249) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)))) then 
                ap_reg_phiprechg_mac_num_2_2_1_reg_812pp0_it4 <= mac_num_2_2_cast_fu_1915_p1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_mac_num_2_2_1_reg_812pp0_it4 <= ap_reg_phiprechg_mac_num_2_2_1_reg_812pp0_it3;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_mac_num_2_reg_607pp0_it3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = sel_tmp1_i_reg_2221)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_mac_num_2_reg_607pp0_it3 <= ap_const_lv1_1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_mac_num_2_reg_607pp0_it3 <= ap_reg_phiprechg_mac_num_2_reg_607pp0_it2;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_745) then
                if (ap_sig_927) then 
                    ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it4 <= one_out_3_cast_fu_1639_p1;
                elsif (ap_sig_661) then 
                    ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it4 <= one_out_2_0_1_fu_1670_p2;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it4 <= ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it3;
                end if;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_one_out_3_0_2_reg_658pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_lv1_0 = sel_tmp1_i2_reg_2229) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_one_out_3_0_2_reg_658pp0_it4 <= ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it4;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((ap_const_lv1_0 = sel_tmp1_i2_reg_2229)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_one_out_3_0_2_reg_658pp0_it4 <= one_out_2_0_2_fu_1729_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_one_out_3_0_2_reg_658pp0_it4 <= ap_reg_phiprechg_one_out_3_0_2_reg_658pp0_it3;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and (ap_const_lv1_0 = sel_tmp1_i4_reg_2237) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)))) then 
                ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it4 <= one_out_3_1_phi_fu_690_p4;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = sel_tmp1_i4_reg_2237)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)))) then 
                ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it4 <= one_out_2_1_1_fu_1821_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it4 <= ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it3;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_one_out_3_2_1_reg_803pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and (ap_const_lv1_0 = sel_tmp1_i7_reg_2249) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)))) then 
                ap_reg_phiprechg_one_out_3_2_1_reg_803pp0_it4 <= one_out_3_2_cast_fu_1911_p1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_one_out_3_2_1_reg_803pp0_it4 <= ap_reg_phiprechg_one_out_3_2_1_reg_803pp0_it3;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_one_out_3_reg_596pp0_it3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = sel_tmp1_i_reg_2221)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_one_out_3_reg_596pp0_it3 <= p_pn_in_fu_1592_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_one_out_3_reg_596pp0_it3 <= ap_reg_phiprechg_one_out_3_reg_596pp0_it2;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_1_pn_reg_620pp0_it3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_const_lv1_0 = sel_tmp1_i1_reg_2225)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = L_read_read_fu_122_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_1_pn_reg_620pp0_it3 <= w_conv2_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_const_lv1_0 = sel_tmp1_i1_reg_2225)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and (ap_const_lv1_0 = L_read_read_fu_122_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_1_pn_reg_620pp0_it3 <= w_conv1_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_w_conv1_load_1_pn_reg_620pp0_it3 <= ap_reg_phiprechg_w_conv1_load_1_pn_reg_620pp0_it2;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i2_reg_2229)) and not((ap_const_lv1_0 = L_read_read_fu_122_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it3 <= w_conv2_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i2_reg_2229)) and (ap_const_lv1_0 = L_read_read_fu_122_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it3 <= w_conv1_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it3 <= ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it2;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i3_reg_2233)) and not((ap_const_lv1_0 = L_read_read_fu_122_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it3 <= w_conv2_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i3_reg_2233)) and (ap_const_lv1_0 = L_read_read_fu_122_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it3 <= w_conv1_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it3 <= ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it2;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_const_lv1_0 = sel_tmp1_i4_reg_2237)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = L_read_read_fu_122_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it3 <= w_conv2_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_const_lv1_0 = sel_tmp1_i4_reg_2237)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and (ap_const_lv1_0 = L_read_read_fu_122_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it3 <= w_conv1_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it3 <= ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it2;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_const_lv1_0 = sel_tmp1_i5_reg_2241)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = L_read_read_fu_122_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it3 <= w_conv2_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and not((ap_const_lv1_0 = sel_tmp1_i5_reg_2241)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and (ap_const_lv1_0 = L_read_read_fu_122_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it3 <= w_conv1_q1;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it3 <= ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it2;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_6_pn_reg_765pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_745) then
                if (ap_sig_699) then 
                    ap_reg_phiprechg_w_conv1_load_6_pn_reg_765pp0_it4 <= w_conv2_q0;
                elsif (ap_sig_695) then 
                    ap_reg_phiprechg_w_conv1_load_6_pn_reg_765pp0_it4 <= w_conv1_q0;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_w_conv1_load_6_pn_reg_765pp0_it4 <= ap_reg_phiprechg_w_conv1_load_6_pn_reg_765pp0_it3;
                end if;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_7_pn_reg_794pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (ap_sig_745) then
                if (ap_sig_707) then 
                    ap_reg_phiprechg_w_conv1_load_7_pn_reg_794pp0_it4 <= w_conv2_q1;
                elsif (ap_sig_703) then 
                    ap_reg_phiprechg_w_conv1_load_7_pn_reg_794pp0_it4 <= w_conv1_q1;
                elsif ((ap_true = ap_true)) then 
                    ap_reg_phiprechg_w_conv1_load_7_pn_reg_794pp0_it4 <= ap_reg_phiprechg_w_conv1_load_7_pn_reg_794pp0_it3;
                end if;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_8_pn_reg_821pp0_it4_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((ap_const_lv1_0 = sel_tmp1_i8_reg_2253)) and not((ap_const_lv1_0 = L_read_read_fu_122_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_8_pn_reg_821pp0_it4 <= w_conv2_q0;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((ap_const_lv1_0 = sel_tmp1_i8_reg_2253)) and (ap_const_lv1_0 = L_read_read_fu_122_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_8_pn_reg_821pp0_it4 <= w_conv1_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_w_conv1_load_8_pn_reg_821pp0_it4 <= ap_reg_phiprechg_w_conv1_load_8_pn_reg_821pp0_it3;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_w_conv1_load_pn_reg_587pp0_it3_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = sel_tmp1_i_reg_2221)) and not((ap_const_lv1_0 = L_read_read_fu_122_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_pn_reg_587pp0_it3 <= w_conv2_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = sel_tmp1_i_reg_2221)) and (ap_const_lv1_0 = L_read_read_fu_122_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then 
                ap_reg_phiprechg_w_conv1_load_pn_reg_587pp0_it3 <= w_conv1_q0;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
                ap_reg_phiprechg_w_conv1_load_pn_reg_587pp0_it3 <= ap_reg_phiprechg_w_conv1_load_pn_reg_587pp0_it2;
            end if; 
        end if;
    end process;

    m_reg_553_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_25_reg_2263)))) then 
                m_reg_553 <= m_4_reg_2267;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
                m_reg_553 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    n_reg_508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = exitcond_fu_952_p2)))) then 
                n_reg_508 <= n_2_reg_2113;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                n_reg_508 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    phi_mul1_reg_576_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_25_reg_2263)))) then 
                phi_mul1_reg_576 <= next_mul2_reg_2272;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
                phi_mul1_reg_576 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    phi_mul_reg_564_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_25_reg_2263)))) then 
                phi_mul_reg_564 <= next_mul_reg_2347;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
                phi_mul_reg_564 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    sum_reg_541_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)))) then 
                sum_reg_541 <= sum_1_fu_2004_p2;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
                sum_reg_541 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    x_assign_reg_519_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_lv1_0 = exitcond3_fu_1014_p2)))) then 
                x_assign_reg_519 <= x_reg_2131;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = tmp_s_fu_932_p2)))) then 
                x_assign_reg_519 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    y_assign_reg_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st47_fsm_27)) then 
                y_assign_reg_530 <= y_reg_2203;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond_fu_952_p2))) then 
                y_assign_reg_530 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                    I_cast4_reg_2077(5 downto 0) <= I_cast4_fu_910_p1(5 downto 0);
                    I_cast6_reg_2097(5 downto 0) <= I_cast6_fu_924_p1(5 downto 0);
                    N_cast_reg_2082(6 downto 0) <= N_cast_fu_914_p1(6 downto 0);
                    O_cast122_cast_reg_2067(4 downto 0) <= O_cast122_cast_fu_902_p1(4 downto 0);
                    O_cast123_cast_reg_2062(4 downto 0) <= O_cast123_cast_fu_898_p1(4 downto 0);
                O_reg_2056 <= O_fu_892_p2;
                tmp_28_reg_2072 <= tmp_28_fu_906_p1;
                tmp_i_reg_2087 <= tmp_i_fu_918_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then
                ap_reg_phiprechg_mac_num_2_1_2_reg_755pp0_it4 <= ap_reg_phiprechg_mac_num_2_1_2_reg_755pp0_it3;
                ap_reg_phiprechg_mac_num_2_1_reg_697pp0_it4 <= ap_reg_phiprechg_mac_num_2_1_reg_697pp0_it3;
                ap_reg_phiprechg_mac_num_2_2_2_reg_840pp0_it4 <= ap_reg_phiprechg_mac_num_2_2_2_reg_840pp0_it3;
                ap_reg_phiprechg_mac_num_2_2_reg_784pp0_it4 <= ap_reg_phiprechg_mac_num_2_2_reg_784pp0_it3;
                ap_reg_phiprechg_one_out_3_1_2_reg_745pp0_it4 <= ap_reg_phiprechg_one_out_3_1_2_reg_745pp0_it3;
                ap_reg_phiprechg_one_out_3_1_reg_687pp0_it4 <= ap_reg_phiprechg_one_out_3_1_reg_687pp0_it3;
                ap_reg_phiprechg_one_out_3_2_2_reg_830pp0_it4 <= ap_reg_phiprechg_one_out_3_2_2_reg_830pp0_it3;
                ap_reg_phiprechg_one_out_3_2_reg_774pp0_it4 <= ap_reg_phiprechg_one_out_3_2_reg_774pp0_it3;
                ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it4 <= ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it3;
                ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it4 <= ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it3;
                ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it4 <= ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it3;
                ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it4 <= ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5)) then
                ap_reg_ppstg_tmp_25_reg_2263_pp0_iter1 <= tmp_25_reg_2263;
                ap_reg_ppstg_tmp_25_reg_2263_pp0_iter2 <= ap_reg_ppstg_tmp_25_reg_2263_pp0_iter1;
                ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3 <= ap_reg_ppstg_tmp_25_reg_2263_pp0_iter2;
                ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4 <= ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3;
                ap_reg_ppstg_tmp_29_reg_2277_pp0_iter1 <= tmp_29_reg_2277;
                ap_reg_ppstg_tmp_29_reg_2277_pp0_iter2 <= ap_reg_ppstg_tmp_29_reg_2277_pp0_iter1;
                ap_reg_ppstg_tmp_45_reg_2398_pp0_iter2 <= tmp_45_reg_2398;
                ap_reg_ppstg_tmp_45_reg_2398_pp0_iter3 <= ap_reg_ppstg_tmp_45_reg_2398_pp0_iter2;
                ap_reg_ppstg_tmp_45_reg_2398_pp0_iter4 <= ap_reg_ppstg_tmp_45_reg_2398_pp0_iter3;
                tmp_25_reg_2263 <= tmp_25_fu_1234_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) then
                ap_reg_ppstg_tmp_34_reg_2298_pp0_iter1 <= tmp_34_reg_2298;
                ap_reg_ppstg_tmp_34_reg_2298_pp0_iter2 <= ap_reg_ppstg_tmp_34_reg_2298_pp0_iter1;
                ap_reg_ppstg_tmp_34_reg_2298_pp0_iter3 <= ap_reg_ppstg_tmp_34_reg_2298_pp0_iter2;
                ap_reg_ppstg_tmp_40_reg_2320_pp0_iter1 <= tmp_40_reg_2320;
                ap_reg_ppstg_tmp_40_reg_2320_pp0_iter2 <= ap_reg_ppstg_tmp_40_reg_2320_pp0_iter1;
                ap_reg_ppstg_tmp_40_reg_2320_pp0_iter3 <= ap_reg_ppstg_tmp_40_reg_2320_pp0_iter2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) then
                ap_reg_ppstg_tmp_36_reg_2325_pp0_iter1 <= tmp_36_reg_2325;
                ap_reg_ppstg_tmp_36_reg_2325_pp0_iter2 <= ap_reg_ppstg_tmp_36_reg_2325_pp0_iter1;
                ap_reg_ppstg_tmp_36_reg_2325_pp0_iter3 <= ap_reg_ppstg_tmp_36_reg_2325_pp0_iter2;
                ap_reg_ppstg_tmp_37_reg_2330_pp0_iter1 <= tmp_37_reg_2330;
                ap_reg_ppstg_tmp_37_reg_2330_pp0_iter2 <= ap_reg_ppstg_tmp_37_reg_2330_pp0_iter1;
                ap_reg_ppstg_tmp_37_reg_2330_pp0_iter3 <= ap_reg_ppstg_tmp_37_reg_2330_pp0_iter2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) then
                ap_reg_ppstg_tmp_41_reg_2352_pp0_iter1 <= tmp_41_reg_2352;
                ap_reg_ppstg_tmp_41_reg_2352_pp0_iter2 <= ap_reg_ppstg_tmp_41_reg_2352_pp0_iter1;
                ap_reg_ppstg_tmp_41_reg_2352_pp0_iter3 <= ap_reg_ppstg_tmp_41_reg_2352_pp0_iter2;
                ap_reg_ppstg_tmp_42_reg_2357_pp0_iter1 <= tmp_42_reg_2357;
                ap_reg_ppstg_tmp_42_reg_2357_pp0_iter2 <= ap_reg_ppstg_tmp_42_reg_2357_pp0_iter1;
                ap_reg_ppstg_tmp_42_reg_2357_pp0_iter3 <= ap_reg_ppstg_tmp_42_reg_2357_pp0_iter2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) then
                ap_reg_ppstg_tmp_43_reg_2377_pp0_iter1 <= tmp_43_reg_2377;
                ap_reg_ppstg_tmp_43_reg_2377_pp0_iter2 <= ap_reg_ppstg_tmp_43_reg_2377_pp0_iter1;
                ap_reg_ppstg_tmp_43_reg_2377_pp0_iter3 <= ap_reg_ppstg_tmp_43_reg_2377_pp0_iter2;
                ap_reg_ppstg_tmp_44_reg_2387_pp0_iter1 <= tmp_44_reg_2387;
                ap_reg_ppstg_tmp_44_reg_2387_pp0_iter2 <= ap_reg_ppstg_tmp_44_reg_2387_pp0_iter1;
                ap_reg_ppstg_tmp_44_reg_2387_pp0_iter3 <= ap_reg_ppstg_tmp_44_reg_2387_pp0_iter2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = sel_tmp1_i1_reg_2225)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = tmp_25_reg_2263)))) then
                i_index_0_1_reg_2303 <= i_index_0_1_fu_1303_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = tmp_25_reg_2263)) and not((ap_const_lv1_0 = sel_tmp1_i2_reg_2229)))) then
                i_index_0_2_reg_2309 <= i_index_0_2_fu_1317_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_25_reg_2263)) and not((ap_const_lv1_0 = sel_tmp1_i4_reg_2237)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then
                i_index_1_1_reg_2335 <= i_index_1_1_fu_1367_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_25_reg_2263)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i5_reg_2241)))) then
                i_index_1_2_reg_2341 <= i_index_1_2_fu_1381_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_25_reg_2263)) and not((ap_const_lv1_0 = sel_tmp1_i8_reg_2253)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then
                i_index_2_2_reg_2392 <= i_index_2_2_fu_1470_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = sel_tmp1_i2_reg_2229)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then
                input_load_1_0_2_phi_reg_2624 <= input_load_1_0_2_phi_fu_1684_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = sel_tmp1_i3_reg_2233)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then
                input_load_1_1_0_phi_reg_2559 <= input_load_1_1_0_phi_fu_1610_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = sel_tmp1_i4_reg_2237)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then
                input_load_1_1_1_phi_reg_2689 <= input_load_1_1_1_phi_fu_1741_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = sel_tmp1_i5_reg_2241)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)))) then
                input_load_1_1_2_phi_reg_2694 <= input_load_1_1_2_phi_fu_1748_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = sel_tmp1_i6_reg_2245)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)))) then
                input_load_1_2_0_phi_reg_2739 <= input_load_1_2_0_phi_fu_1833_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = sel_tmp1_i7_reg_2249)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)))) then
                input_load_1_2_1_phi_reg_2744 <= input_load_1_2_1_phi_fu_1840_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i8_reg_2253)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)))) then
                input_load_1_2_2_phi_reg_2779 <= input_load_1_2_2_phi_fu_1946_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then
                m_4_reg_2267 <= m_4_fu_1239_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i7_reg_2249)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)))) then
                mac_num_3_2_1_reg_2774 <= mac_num_3_2_1_fu_1940_p2;
                one_out_2_2_1_reg_2769 <= one_out_2_2_1_fu_1934_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                n_2_reg_2113 <= n_2_fu_937_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = tmp_s_fu_932_p2)))) then
                    n_cast1_reg_2118(5 downto 0) <= n_cast1_fu_943_p1(5 downto 0);
                tmp_22_reg_2123 <= tmp_22_fu_947_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((tmp_25_fu_1234_p2 = ap_const_lv1_0)))) then
                next_mul2_reg_2272 <= next_mul2_fu_1245_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_25_reg_2263)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then
                next_mul_reg_2347 <= next_mul_fu_1386_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and (ap_const_lv1_0 = exitcond_fu_952_p2))) then
                notlhs_i3_reg_2172 <= notlhs_i3_fu_992_p2;
                notlhs_i6_reg_2186 <= notlhs_i6_fu_1003_p2;
                notlhs_i_reg_2158 <= notlhs_i_fu_981_p2;
                sel_tmp_i3_reg_2179 <= sel_tmp_i3_fu_997_p2;
                sel_tmp_i6_reg_2193 <= sel_tmp_i6_fu_1008_p2;
                sel_tmp_i_reg_2165 <= sel_tmp_i_fu_986_p2;
                    tmp_51_1_cast1_reg_2144(4 downto 0) <= tmp_51_1_cast1_fu_967_p1(4 downto 0);
                    tmp_51_2_cast1_reg_2151(4 downto 0) <= tmp_51_2_cast1_fu_977_p1(4 downto 0);
                    x_cast_reg_2136(4 downto 0) <= x_cast_fu_963_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then
                o_index_reg_2257 <= o_index_fu_1226_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_26)) then
                output_0_addr_reg_2804 <= newIndex3_fu_2020_p1(12 - 1 downto 0);
                output_1_addr_reg_2809 <= newIndex3_fu_2020_p1(12 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((tmp_25_fu_1234_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = sel_tmp1_i1_reg_2225))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = tmp_25_reg_2263)) and not((ap_const_lv1_0 = sel_tmp1_i4_reg_2237))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_25_reg_2263)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i7_reg_2249))))) then
                reg_880 <= grp_fu_863_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((tmp_25_fu_1234_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = sel_tmp1_i2_reg_2229))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = tmp_25_reg_2263)) and not((ap_const_lv1_0 = sel_tmp1_i5_reg_2241))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_25_reg_2263)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = sel_tmp1_i8_reg_2253))))) then
                reg_884 <= grp_fu_875_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_lv1_0 = exitcond3_fu_1014_p2))) then
                sel_tmp1_i1_reg_2225 <= sel_tmp1_i1_fu_1097_p2;
                sel_tmp1_i2_reg_2229 <= sel_tmp1_i2_fu_1124_p2;
                sel_tmp1_i3_reg_2233 <= sel_tmp1_i3_fu_1140_p2;
                sel_tmp1_i4_reg_2237 <= sel_tmp1_i4_fu_1156_p2;
                sel_tmp1_i5_reg_2241 <= sel_tmp1_i5_fu_1172_p2;
                sel_tmp1_i6_reg_2245 <= sel_tmp1_i6_fu_1188_p2;
                sel_tmp1_i7_reg_2249 <= sel_tmp1_i7_fu_1204_p2;
                sel_tmp1_i8_reg_2253 <= sel_tmp1_i8_fu_1220_p2;
                sel_tmp1_i_reg_2221 <= sel_tmp1_i_fu_1070_p2;
                tmp5_reg_2216 <= tmp5_fu_1038_p2;
                    y_cast_reg_2208(4 downto 0) <= y_cast_fu_1025_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((tmp_25_fu_1234_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = sel_tmp1_i3_reg_2233)))) then
                tmp7_1_reg_2288 <= tmp7_1_fu_1273_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_25_reg_2263)) and not((ap_const_lv1_0 = sel_tmp1_i7_reg_2249)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then
                tmp7_2_1_reg_2367 <= tmp7_2_1_fu_1424_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_25_reg_2263)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = sel_tmp1_i6_reg_2245)))) then
                tmp7_2_reg_2362 <= tmp7_2_fu_1415_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((tmp_25_fu_1234_p2 = ap_const_lv1_0)) and not((ap_const_lv1_0 = sel_tmp1_i_reg_2221)))) then
                tmp7_reg_2283 <= tmp7_fu_1259_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((tmp_25_fu_1234_p2 = ap_const_lv1_0)))) then
                tmp_29_reg_2277 <= tmp_29_fu_1250_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter2)))) then
                tmp_30_reg_2403 <= tmp_30_fu_1499_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st30_fsm_10)) then
                tmp_31_reg_2789 <= tmp_31_fu_2015_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = tmp_25_reg_2263)) and not((ap_const_lv1_0 = sel_tmp1_i_reg_2221)))) then
                tmp_34_reg_2298 <= tmp_34_fu_1288_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = sel_tmp1_i1_reg_2225)) and not((ap_const_lv1_0 = tmp_25_reg_2263)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then
                tmp_36_reg_2325 <= tmp_36_fu_1343_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_25_reg_2263)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = sel_tmp1_i2_reg_2229)))) then
                tmp_37_reg_2330 <= tmp_37_fu_1353_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = tmp_25_reg_2263)) and not((ap_const_lv1_0 = sel_tmp1_i3_reg_2233)))) then
                tmp_40_reg_2320 <= tmp_40_fu_1332_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_25_reg_2263)) and not((ap_const_lv1_0 = sel_tmp1_i4_reg_2237)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then
                tmp_41_reg_2352 <= tmp_41_fu_1396_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_25_reg_2263)) and not((ap_const_lv1_0 = sel_tmp1_i5_reg_2241)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then
                tmp_42_reg_2357 <= tmp_42_fu_1406_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_25_reg_2263)) and not((ap_const_lv1_0 = sel_tmp1_i6_reg_2245)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then
                tmp_43_reg_2377 <= tmp_43_fu_1439_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((ap_const_lv1_0 = tmp_25_reg_2263)) and not((ap_const_lv1_0 = sel_tmp1_i7_reg_2249)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then
                tmp_44_reg_2387 <= tmp_44_fu_1455_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and not((ap_const_lv1_0 = tmp_25_reg_2263)) and not((ap_const_lv1_0 = sel_tmp1_i8_reg_2253)))) then
                tmp_45_reg_2398 <= tmp_45_fu_1480_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2)) then
                x_reg_2131 <= x_fu_957_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then
                y_reg_2203 <= y_fu_1019_p2;
            end if;
        end if;
    end process;
    O_cast123_cast_reg_2062(12 downto 5) <= "00000000";
    O_cast122_cast_reg_2067(8 downto 5) <= "0000";
    I_cast4_reg_2077(8 downto 6) <= "000";
    N_cast_reg_2082(8 downto 7) <= "00";
    I_cast6_reg_2097(12 downto 6) <= "0000000";
    n_cast1_reg_2118(8 downto 6) <= "000";
    x_cast_reg_2136(12 downto 5) <= "00000000";
    tmp_51_1_cast1_reg_2144(12 downto 5) <= "00000000";
    tmp_51_2_cast1_reg_2151(12 downto 5) <= "00000000";
    y_cast_reg_2208(8 downto 5) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, tmp_25_fu_1234_p2, ap_sig_cseq_ST_pp0_stg3_fsm_8, tmp_s_fu_932_p2, exitcond_fu_952_p2, exitcond3_fu_1014_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((ap_const_lv1_0 = tmp_s_fu_932_p2)) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                end if;
            when ap_ST_st3_fsm_2 => 
                if (not((ap_const_lv1_0 = exitcond_fu_952_p2))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st4_fsm_3 => 
                if (not((ap_const_lv1_0 = exitcond3_fu_1014_p2))) then
                    ap_NS_fsm <= ap_ST_st3_fsm_2;
                else
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                end if;
            when ap_ST_st5_fsm_4 => 
                ap_NS_fsm <= ap_ST_pp0_stg0_fsm_5;
            when ap_ST_pp0_stg0_fsm_5 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (tmp_25_fu_1234_p2 = ap_const_lv1_0) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st30_fsm_10;
                end if;
            when ap_ST_pp0_stg1_fsm_6 => 
                ap_NS_fsm <= ap_ST_pp0_stg2_fsm_7;
            when ap_ST_pp0_stg2_fsm_7 => 
                ap_NS_fsm <= ap_ST_pp0_stg3_fsm_8;
            when ap_ST_pp0_stg3_fsm_8 => 
                if (not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it3))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg4_fsm_9;
                else
                    ap_NS_fsm <= ap_ST_st30_fsm_10;
                end if;
            when ap_ST_pp0_stg4_fsm_9 => 
                ap_NS_fsm <= ap_ST_pp0_stg0_fsm_5;
            when ap_ST_st30_fsm_10 => 
                ap_NS_fsm <= ap_ST_st31_fsm_11;
            when ap_ST_st31_fsm_11 => 
                ap_NS_fsm <= ap_ST_st32_fsm_12;
            when ap_ST_st32_fsm_12 => 
                ap_NS_fsm <= ap_ST_st33_fsm_13;
            when ap_ST_st33_fsm_13 => 
                ap_NS_fsm <= ap_ST_st34_fsm_14;
            when ap_ST_st34_fsm_14 => 
                ap_NS_fsm <= ap_ST_st35_fsm_15;
            when ap_ST_st35_fsm_15 => 
                ap_NS_fsm <= ap_ST_st36_fsm_16;
            when ap_ST_st36_fsm_16 => 
                ap_NS_fsm <= ap_ST_st37_fsm_17;
            when ap_ST_st37_fsm_17 => 
                ap_NS_fsm <= ap_ST_st38_fsm_18;
            when ap_ST_st38_fsm_18 => 
                ap_NS_fsm <= ap_ST_st39_fsm_19;
            when ap_ST_st39_fsm_19 => 
                ap_NS_fsm <= ap_ST_st40_fsm_20;
            when ap_ST_st40_fsm_20 => 
                ap_NS_fsm <= ap_ST_st41_fsm_21;
            when ap_ST_st41_fsm_21 => 
                ap_NS_fsm <= ap_ST_st42_fsm_22;
            when ap_ST_st42_fsm_22 => 
                ap_NS_fsm <= ap_ST_st43_fsm_23;
            when ap_ST_st43_fsm_23 => 
                ap_NS_fsm <= ap_ST_st44_fsm_24;
            when ap_ST_st44_fsm_24 => 
                ap_NS_fsm <= ap_ST_st45_fsm_25;
            when ap_ST_st45_fsm_25 => 
                ap_NS_fsm <= ap_ST_st46_fsm_26;
            when ap_ST_st46_fsm_26 => 
                ap_NS_fsm <= ap_ST_st47_fsm_27;
            when ap_ST_st47_fsm_27 => 
                ap_NS_fsm <= ap_ST_st4_fsm_3;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    I_cast4_fu_910_p1 <= std_logic_vector(resize(unsigned(I),9));
    I_cast6_fu_924_p1 <= std_logic_vector(resize(unsigned(I),13));
    L_read_read_fu_122_p2 <= L;
    N_cast_fu_914_p1 <= std_logic_vector(resize(unsigned(N),9));
    O_cast122_cast_fu_902_p1 <= std_logic_vector(resize(unsigned(O_fu_892_p2),9));
    O_cast123_cast_fu_898_p1 <= std_logic_vector(resize(unsigned(O_fu_892_p2),13));
    O_fu_892_p2 <= std_logic_vector(signed(ap_const_lv5_1E) + signed(tmp_27_fu_888_p1));

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, ap_sig_cseq_ST_st2_fsm_1, tmp_s_fu_932_p2)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = tmp_s_fu_932_p2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, tmp_s_fu_932_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = tmp_s_fu_932_p2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it3 <= "XX";
    ap_reg_phiprechg_mac_num_2_0_2_reg_668pp0_it3 <= "XX";
    ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it3 <= "XXX";
    ap_reg_phiprechg_mac_num_2_1_2_reg_755pp0_it3 <= "XXX";
    ap_reg_phiprechg_mac_num_2_1_reg_697pp0_it3 <= "XXX";
    ap_reg_phiprechg_mac_num_2_2_1_reg_812pp0_it3 <= "XXXX";
    ap_reg_phiprechg_mac_num_2_2_2_reg_840pp0_it3 <= "XXXX";
    ap_reg_phiprechg_mac_num_2_2_reg_784pp0_it3 <= "XXX";
    ap_reg_phiprechg_mac_num_2_reg_607pp0_it2 <= ap_const_lv1_0;
    ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it3 <= "XX";
    ap_reg_phiprechg_one_out_3_0_2_reg_658pp0_it3 <= "XX";
    ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it3 <= "XXX";
    ap_reg_phiprechg_one_out_3_1_2_reg_745pp0_it3 <= "XXX";
    ap_reg_phiprechg_one_out_3_1_reg_687pp0_it3 <= "XXX";
    ap_reg_phiprechg_one_out_3_2_1_reg_803pp0_it3 <= "XXXX";
    ap_reg_phiprechg_one_out_3_2_2_reg_830pp0_it3 <= "XXXX";
    ap_reg_phiprechg_one_out_3_2_reg_774pp0_it3 <= "XXX";
    ap_reg_phiprechg_one_out_3_reg_596pp0_it2 <= ap_const_lv1_0;
    ap_reg_phiprechg_w_conv1_load_1_pn_reg_620pp0_it2 <= "X";
    ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it2 <= "X";
    ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it2 <= "X";
    ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it2 <= "X";
    ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it2 <= "X";
    ap_reg_phiprechg_w_conv1_load_6_pn_reg_765pp0_it3 <= "X";
    ap_reg_phiprechg_w_conv1_load_7_pn_reg_794pp0_it3 <= "X";
    ap_reg_phiprechg_w_conv1_load_8_pn_reg_821pp0_it3 <= "X";
    ap_reg_phiprechg_w_conv1_load_pn_reg_587pp0_it2 <= "X";

    ap_sig_189_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_189 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_1977_assign_proc : process(ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)
    begin
                ap_sig_1977 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)));
    end process;


    ap_sig_1979_assign_proc : process(ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)
    begin
                ap_sig_1979 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)));
    end process;


    ap_sig_216_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_216 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_233_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_233 <= (ap_const_lv1_1 = ap_CS_fsm(7 downto 7));
    end process;


    ap_sig_260_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_260 <= (ap_const_lv1_1 = ap_CS_fsm(8 downto 8));
    end process;


    ap_sig_299_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_299 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_316_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_316 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_346_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_346 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_374_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_374 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_45_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_45 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_509_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_509 <= (ap_const_lv1_1 = ap_CS_fsm(9 downto 9));
    end process;


    ap_sig_661_assign_proc : process(sel_tmp1_i1_reg_2225, ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)
    begin
                ap_sig_661 <= (not((ap_const_lv1_0 = sel_tmp1_i1_reg_2225)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)));
    end process;


    ap_sig_695_assign_proc : process(L_read_read_fu_122_p2, sel_tmp1_i6_reg_2245, ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)
    begin
                ap_sig_695 <= (not((ap_const_lv1_0 = sel_tmp1_i6_reg_2245)) and (ap_const_lv1_0 = L_read_read_fu_122_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)));
    end process;


    ap_sig_699_assign_proc : process(L_read_read_fu_122_p2, sel_tmp1_i6_reg_2245, ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)
    begin
                ap_sig_699 <= (not((ap_const_lv1_0 = sel_tmp1_i6_reg_2245)) and not((ap_const_lv1_0 = L_read_read_fu_122_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)));
    end process;


    ap_sig_703_assign_proc : process(sel_tmp1_i7_reg_2249, L_read_read_fu_122_p2, ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)
    begin
                ap_sig_703 <= (not((ap_const_lv1_0 = sel_tmp1_i7_reg_2249)) and (ap_const_lv1_0 = L_read_read_fu_122_p2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)));
    end process;


    ap_sig_707_assign_proc : process(sel_tmp1_i7_reg_2249, L_read_read_fu_122_p2, ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)
    begin
                ap_sig_707 <= (not((ap_const_lv1_0 = sel_tmp1_i7_reg_2249)) and not((ap_const_lv1_0 = L_read_read_fu_122_p2)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)));
    end process;


    ap_sig_745_assign_proc : process(ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
                ap_sig_745 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9));
    end process;


    ap_sig_842_assign_proc : process(ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)
    begin
                ap_sig_842 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)));
    end process;


    ap_sig_849_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_849 <= (ap_const_lv1_1 = ap_CS_fsm(10 downto 10));
    end process;


    ap_sig_858_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_858 <= (ap_const_lv1_1 = ap_CS_fsm(26 downto 26));
    end process;


    ap_sig_891_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_891 <= (ap_const_lv1_1 = ap_CS_fsm(27 downto 27));
    end process;


    ap_sig_927_assign_proc : process(sel_tmp1_i1_reg_2225, ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)
    begin
                ap_sig_927 <= ((ap_const_lv1_0 = sel_tmp1_i1_reg_2225) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter3)));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_5_assign_proc : process(ap_sig_189)
    begin
        if (ap_sig_189) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg1_fsm_6_assign_proc : process(ap_sig_216)
    begin
        if (ap_sig_216) then 
            ap_sig_cseq_ST_pp0_stg1_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg1_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg2_fsm_7_assign_proc : process(ap_sig_233)
    begin
        if (ap_sig_233) then 
            ap_sig_cseq_ST_pp0_stg2_fsm_7 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg2_fsm_7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg3_fsm_8_assign_proc : process(ap_sig_260)
    begin
        if (ap_sig_260) then 
            ap_sig_cseq_ST_pp0_stg3_fsm_8 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg3_fsm_8 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg4_fsm_9_assign_proc : process(ap_sig_509)
    begin
        if (ap_sig_509) then 
            ap_sig_cseq_ST_pp0_stg4_fsm_9 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg4_fsm_9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_45)
    begin
        if (ap_sig_45) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_299)
    begin
        if (ap_sig_299) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st30_fsm_10_assign_proc : process(ap_sig_849)
    begin
        if (ap_sig_849) then 
            ap_sig_cseq_ST_st30_fsm_10 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st30_fsm_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_316)
    begin
        if (ap_sig_316) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st46_fsm_26_assign_proc : process(ap_sig_858)
    begin
        if (ap_sig_858) then 
            ap_sig_cseq_ST_st46_fsm_26 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st46_fsm_26 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st47_fsm_27_assign_proc : process(ap_sig_891)
    begin
        if (ap_sig_891) then 
            ap_sig_cseq_ST_st47_fsm_27 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st47_fsm_27 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_346)
    begin
        if (ap_sig_346) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_374)
    begin
        if (ap_sig_374) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;

    exitcond3_fu_1014_p2 <= "1" when (y_assign_reg_530 = O_reg_2056) else "0";
    exitcond_fu_952_p2 <= "1" when (x_assign_reg_519 = O_reg_2056) else "0";

    grp_fu_850_p0_assign_proc : process(phi_mul_reg_564, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_pp0_stg3_fsm_8, phi_mul_phi_fu_568_p4)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) then 
                grp_fu_850_p0 <= phi_mul_reg_564;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5)) then 
                grp_fu_850_p0 <= phi_mul_phi_fu_568_p4;
            else 
                grp_fu_850_p0 <= "XXXXXXXXX";
            end if;
        else 
            grp_fu_850_p0 <= "XXXXXXXXX";
        end if; 
    end process;

    grp_fu_850_p2 <= std_logic_vector(unsigned(grp_fu_850_p0) + unsigned(y_cast_reg_2208));

    grp_fu_856_p0_assign_proc : process(phi_mul_reg_564, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, phi_mul_phi_fu_568_p4)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)))) then 
            grp_fu_856_p0 <= phi_mul_reg_564;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            grp_fu_856_p0 <= phi_mul_phi_fu_568_p4;
        else 
            grp_fu_856_p0 <= "XXXXXXXXX";
        end if; 
    end process;

    grp_fu_856_p2 <= std_logic_vector(unsigned(grp_fu_856_p0) + unsigned(ap_const_lv9_1));
    grp_fu_863_p2 <= std_logic_vector(unsigned(y_cast_reg_2208) + unsigned(grp_fu_856_p2));

    grp_fu_868_p0_assign_proc : process(phi_mul_reg_564, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it0, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg3_fsm_8, phi_mul_phi_fu_568_p4)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)))) then 
            grp_fu_868_p0 <= phi_mul_reg_564;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0))) then 
            grp_fu_868_p0 <= phi_mul_phi_fu_568_p4;
        else 
            grp_fu_868_p0 <= "XXXXXXXXX";
        end if; 
    end process;

    grp_fu_868_p2 <= std_logic_vector(unsigned(grp_fu_868_p0) + unsigned(ap_const_lv9_2));
    grp_fu_875_p2 <= std_logic_vector(unsigned(y_cast_reg_2208) + unsigned(grp_fu_868_p2));
    i_index_0_1_fu_1303_p2 <= std_logic_vector(unsigned(tmp7_0_1_fu_1298_p2) + unsigned(x_cast_reg_2136));
    i_index_0_2_fu_1317_p2 <= std_logic_vector(unsigned(tmp7_0_2_fu_1312_p2) + unsigned(x_cast_reg_2136));
    i_index_1_1_fu_1367_p2 <= std_logic_vector(unsigned(tmp7_1_1_fu_1362_p2) + unsigned(tmp_51_1_cast1_reg_2144));
    i_index_1_2_fu_1381_p2 <= std_logic_vector(unsigned(tmp7_1_2_fu_1376_p2) + unsigned(tmp_51_1_cast1_reg_2144));
    i_index_1_fu_1322_p2 <= std_logic_vector(unsigned(tmp7_1_reg_2288) + unsigned(tmp_51_1_cast1_reg_2144));
    i_index_2_1_fu_1445_p2 <= std_logic_vector(unsigned(tmp7_2_1_reg_2367) + unsigned(tmp_51_2_cast1_reg_2151));
    i_index_2_2_fu_1470_p2 <= std_logic_vector(unsigned(tmp7_2_2_fu_1465_p2) + unsigned(tmp_51_2_cast1_reg_2151));
    i_index_2_fu_1429_p2 <= std_logic_vector(unsigned(tmp7_2_reg_2362) + unsigned(tmp_51_2_cast1_reg_2151));
    i_index_fu_1278_p2 <= std_logic_vector(unsigned(tmp7_reg_2283) + unsigned(x_cast_reg_2136));

    input_0_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex11_fu_1551_p1, newIndex9_fu_1604_p1, newIndex15_fu_1697_p1, newIndex18_fu_1755_p1, newIndex4_fu_1847_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6))) then 
            input_0_address0 <= newIndex4_fu_1847_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_0_address0 <= newIndex18_fu_1755_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_0_address0 <= newIndex15_fu_1697_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_0_address0 <= newIndex9_fu_1604_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_0_address0 <= newIndex11_fu_1551_p1(12 - 1 downto 0);
        else 
            input_0_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    input_0_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex6_fu_1545_p1, newIndex7_fu_1598_p1, newIndex13_fu_1691_p1, newIndex19_fu_1761_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_0_address1 <= newIndex19_fu_1761_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_0_address1 <= newIndex13_fu_1691_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_0_address1 <= newIndex7_fu_1598_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_0_address1 <= newIndex6_fu_1545_p1(12 - 1 downto 0);
        else 
            input_0_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    input_0_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)))) then 
            input_0_ce0 <= ap_const_logic_1;
        else 
            input_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_0_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)))) then 
            input_0_ce1 <= ap_const_logic_1;
        else 
            input_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_1_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex11_fu_1551_p1, newIndex9_fu_1604_p1, newIndex15_fu_1697_p1, newIndex18_fu_1755_p1, newIndex4_fu_1847_p1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6))) then 
            input_1_address0 <= newIndex4_fu_1847_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_1_address0 <= newIndex18_fu_1755_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_1_address0 <= newIndex15_fu_1697_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_1_address0 <= newIndex9_fu_1604_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_1_address0 <= newIndex11_fu_1551_p1(12 - 1 downto 0);
        else 
            input_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    input_1_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, newIndex6_fu_1545_p1, newIndex7_fu_1598_p1, newIndex13_fu_1691_p1, newIndex19_fu_1761_p1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4))) then 
            input_1_address1 <= newIndex19_fu_1761_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9))) then 
            input_1_address1 <= newIndex13_fu_1691_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8))) then 
            input_1_address1 <= newIndex7_fu_1598_p1(12 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7))) then 
            input_1_address1 <= newIndex6_fu_1545_p1(12 - 1 downto 0);
        else 
            input_1_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    input_1_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)))) then 
            input_1_ce0 <= ap_const_logic_1;
        else 
            input_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_1_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it4, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it4)))) then 
            input_1_ce1 <= ap_const_logic_1;
        else 
            input_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    input_load_1_0_0_phi_fu_1579_p3 <= 
        input_0_q1 when (ap_reg_ppstg_tmp_34_reg_2298_pp0_iter3(0) = '1') else 
        input_1_q1;
    input_load_1_0_1_phi_fu_1647_p3 <= 
        input_0_q1 when (ap_reg_ppstg_tmp_36_reg_2325_pp0_iter3(0) = '1') else 
        input_1_q1;
    input_load_1_0_2_phi_fu_1684_p3 <= 
        input_0_q0 when (ap_reg_ppstg_tmp_37_reg_2330_pp0_iter3(0) = '1') else 
        input_1_q0;
    input_load_1_1_0_phi_fu_1610_p3 <= 
        input_0_q0 when (ap_reg_ppstg_tmp_40_reg_2320_pp0_iter3(0) = '1') else 
        input_1_q0;
    input_load_1_1_1_phi_fu_1741_p3 <= 
        input_0_q1 when (ap_reg_ppstg_tmp_41_reg_2352_pp0_iter3(0) = '1') else 
        input_1_q1;
    input_load_1_1_2_phi_fu_1748_p3 <= 
        input_0_q0 when (ap_reg_ppstg_tmp_42_reg_2357_pp0_iter3(0) = '1') else 
        input_1_q0;
    input_load_1_2_0_phi_fu_1833_p3 <= 
        input_0_q0 when (ap_reg_ppstg_tmp_43_reg_2377_pp0_iter3(0) = '1') else 
        input_1_q0;
    input_load_1_2_1_phi_fu_1840_p3 <= 
        input_0_q1 when (ap_reg_ppstg_tmp_44_reg_2387_pp0_iter3(0) = '1') else 
        input_1_q1;
    input_load_1_2_2_phi_fu_1946_p3 <= 
        input_0_q0 when (ap_reg_ppstg_tmp_45_reg_2398_pp0_iter4(0) = '1') else 
        input_1_q0;
    m_4_fu_1239_p2 <= std_logic_vector(unsigned(m_phi_fu_557_p4) + unsigned(ap_const_lv5_1));
    m_cast_fu_1230_p1 <= std_logic_vector(resize(unsigned(m_phi_fu_557_p4),6));

    m_phi_fu_557_p4_assign_proc : process(m_reg_553, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it1, tmp_25_reg_2263, m_4_reg_2267)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_25_reg_2263)))) then 
            m_phi_fu_557_p4 <= m_4_reg_2267;
        else 
            m_phi_fu_557_p4 <= m_reg_553;
        end if; 
    end process;

    mac_num_2_0_2_cast_fu_1772_p1 <= std_logic_vector(resize(unsigned(ap_reg_phiprechg_mac_num_2_0_2_reg_668pp0_it4),3));

    mac_num_2_1_2_phi_fu_758_p4_assign_proc : process(sel_tmp1_i5_reg_2241, ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it4, mac_num_3_1_2_fu_1875_p2, ap_reg_phiprechg_mac_num_2_1_2_reg_755pp0_it4, ap_sig_1977)
    begin
        if (ap_sig_1977) then
            if ((ap_const_lv1_0 = sel_tmp1_i5_reg_2241)) then 
                mac_num_2_1_2_phi_fu_758_p4 <= ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it4;
            elsif (not((ap_const_lv1_0 = sel_tmp1_i5_reg_2241))) then 
                mac_num_2_1_2_phi_fu_758_p4 <= mac_num_3_1_2_fu_1875_p2;
            else 
                mac_num_2_1_2_phi_fu_758_p4 <= ap_reg_phiprechg_mac_num_2_1_2_reg_755pp0_it4;
            end if;
        else 
            mac_num_2_1_2_phi_fu_758_p4 <= ap_reg_phiprechg_mac_num_2_1_2_reg_755pp0_it4;
        end if; 
    end process;


    mac_num_2_1_phi_fu_700_p4_assign_proc : process(sel_tmp1_i3_reg_2233, mac_num_3_1_fu_1799_p2, ap_reg_phiprechg_mac_num_2_1_reg_697pp0_it4, mac_num_2_0_2_cast_fu_1772_p1, ap_sig_1979)
    begin
        if (ap_sig_1979) then
            if ((ap_const_lv1_0 = sel_tmp1_i3_reg_2233)) then 
                mac_num_2_1_phi_fu_700_p4 <= mac_num_2_0_2_cast_fu_1772_p1;
            elsif (not((ap_const_lv1_0 = sel_tmp1_i3_reg_2233))) then 
                mac_num_2_1_phi_fu_700_p4 <= mac_num_3_1_fu_1799_p2;
            else 
                mac_num_2_1_phi_fu_700_p4 <= ap_reg_phiprechg_mac_num_2_1_reg_697pp0_it4;
            end if;
        else 
            mac_num_2_1_phi_fu_700_p4 <= ap_reg_phiprechg_mac_num_2_1_reg_697pp0_it4;
        end if; 
    end process;


    mac_num_2_2_1_phi_fu_815_p4_assign_proc : process(ap_reg_ppiten_pp0_it4, sel_tmp1_i7_reg_2249, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4, mac_num_3_2_1_reg_2774, ap_reg_phiprechg_mac_num_2_2_1_reg_812pp0_it4)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((ap_const_lv1_0 = sel_tmp1_i7_reg_2249)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)))) then 
            mac_num_2_2_1_phi_fu_815_p4 <= mac_num_3_2_1_reg_2774;
        else 
            mac_num_2_2_1_phi_fu_815_p4 <= ap_reg_phiprechg_mac_num_2_2_1_reg_812pp0_it4;
        end if; 
    end process;

    mac_num_2_2_2_cast_fu_1982_p1 <= std_logic_vector(resize(unsigned(mac_num_2_2_2_phi_fu_843_p4),32));

    mac_num_2_2_2_phi_fu_843_p4_assign_proc : process(sel_tmp1_i8_reg_2253, mac_num_2_2_1_phi_fu_815_p4, mac_num_3_2_2_fu_1975_p2, ap_reg_phiprechg_mac_num_2_2_2_reg_840pp0_it4, ap_sig_842)
    begin
        if (ap_sig_842) then
            if ((ap_const_lv1_0 = sel_tmp1_i8_reg_2253)) then 
                mac_num_2_2_2_phi_fu_843_p4 <= mac_num_2_2_1_phi_fu_815_p4;
            elsif (not((ap_const_lv1_0 = sel_tmp1_i8_reg_2253))) then 
                mac_num_2_2_2_phi_fu_843_p4 <= mac_num_3_2_2_fu_1975_p2;
            else 
                mac_num_2_2_2_phi_fu_843_p4 <= ap_reg_phiprechg_mac_num_2_2_2_reg_840pp0_it4;
            end if;
        else 
            mac_num_2_2_2_phi_fu_843_p4 <= ap_reg_phiprechg_mac_num_2_2_2_reg_840pp0_it4;
        end if; 
    end process;

    mac_num_2_2_cast_fu_1915_p1 <= std_logic_vector(resize(unsigned(mac_num_2_2_phi_fu_787_p4),4));

    mac_num_2_2_phi_fu_787_p4_assign_proc : process(sel_tmp1_i6_reg_2245, mac_num_2_1_2_phi_fu_758_p4, mac_num_3_2_fu_1904_p2, ap_reg_phiprechg_mac_num_2_2_reg_784pp0_it4, ap_sig_1977)
    begin
        if (ap_sig_1977) then
            if ((ap_const_lv1_0 = sel_tmp1_i6_reg_2245)) then 
                mac_num_2_2_phi_fu_787_p4 <= mac_num_2_1_2_phi_fu_758_p4;
            elsif (not((ap_const_lv1_0 = sel_tmp1_i6_reg_2245))) then 
                mac_num_2_2_phi_fu_787_p4 <= mac_num_3_2_fu_1904_p2;
            else 
                mac_num_2_2_phi_fu_787_p4 <= ap_reg_phiprechg_mac_num_2_2_reg_784pp0_it4;
            end if;
        else 
            mac_num_2_2_phi_fu_787_p4 <= ap_reg_phiprechg_mac_num_2_2_reg_784pp0_it4;
        end if; 
    end process;

    mac_num_2_cast_fu_1643_p1 <= std_logic_vector(resize(unsigned(ap_reg_phiprechg_mac_num_2_reg_607pp0_it3),2));
    mac_num_3_0_1_fu_1676_p3 <= 
        ap_const_lv2_2 when (ap_reg_phiprechg_mac_num_2_reg_607pp0_it3(0) = '1') else 
        ap_const_lv2_1;
    mac_num_3_0_2_fu_1735_p2 <= std_logic_vector(unsigned(ap_reg_phiprechg_mac_num_2_0_1_reg_639pp0_it4) + unsigned(ap_const_lv2_1));
    mac_num_3_1_1_fu_1827_p2 <= std_logic_vector(unsigned(mac_num_2_1_phi_fu_700_p4) + unsigned(ap_const_lv3_1));
    mac_num_3_1_2_fu_1875_p2 <= std_logic_vector(unsigned(ap_reg_phiprechg_mac_num_2_1_1_reg_726pp0_it4) + unsigned(ap_const_lv3_1));
    mac_num_3_1_fu_1799_p2 <= std_logic_vector(unsigned(mac_num_2_0_2_cast_fu_1772_p1) + unsigned(ap_const_lv3_1));
    mac_num_3_2_1_fu_1940_p2 <= std_logic_vector(unsigned(mac_num_2_2_cast_fu_1915_p1) + unsigned(ap_const_lv4_1));
    mac_num_3_2_2_fu_1975_p2 <= std_logic_vector(unsigned(mac_num_2_2_1_phi_fu_815_p4) + unsigned(ap_const_lv4_1));
    mac_num_3_2_fu_1904_p2 <= std_logic_vector(unsigned(mac_num_2_1_2_phi_fu_758_p4) + unsigned(ap_const_lv3_1));
    n_2_fu_937_p2 <= std_logic_vector(unsigned(n_reg_508) + unsigned(ap_const_lv6_1));
    n_cast1_fu_943_p1 <= std_logic_vector(resize(unsigned(n_reg_508),9));
    n_cast_fu_928_p1 <= std_logic_vector(resize(unsigned(n_reg_508),7));
    newIndex11_fu_1551_p1 <= std_logic_vector(resize(unsigned(grp_fu_1326_p2),64));
    newIndex13_fu_1691_p1 <= std_logic_vector(resize(unsigned(grp_fu_1391_p2),64));
    newIndex15_fu_1697_p1 <= std_logic_vector(resize(unsigned(grp_fu_1401_p2),64));
    newIndex18_fu_1755_p1 <= std_logic_vector(resize(unsigned(grp_fu_1433_p2),64));
    newIndex19_fu_1761_p1 <= std_logic_vector(resize(unsigned(grp_fu_1449_p2),64));
    newIndex3_fu_2020_p1 <= std_logic_vector(resize(unsigned(grp_fu_2010_p2),64));
    newIndex4_fu_1847_p1 <= std_logic_vector(resize(unsigned(grp_fu_1475_p2),64));
    newIndex6_fu_1545_p1 <= std_logic_vector(resize(unsigned(grp_fu_1282_p2),64));
    newIndex7_fu_1598_p1 <= std_logic_vector(resize(unsigned(grp_fu_1338_p2),64));
    newIndex9_fu_1604_p1 <= std_logic_vector(resize(unsigned(grp_fu_1348_p2),64));
    next_mul2_fu_1245_p2 <= std_logic_vector(unsigned(phi_mul1_phi_fu_580_p4) + unsigned(N_cast_reg_2082));
    next_mul_fu_1386_p2 <= std_logic_vector(unsigned(phi_mul_reg_564) + unsigned(I_cast4_reg_2077));
    notlhs_i3_fu_992_p2 <= "1" when (unsigned(tmp_i_reg_2087) > unsigned(x_fu_957_p2)) else "0";
    notlhs_i6_fu_1003_p2 <= "1" when (unsigned(tmp_i_reg_2087) > unsigned(x_assign_2_fu_971_p2)) else "0";
    notlhs_i_fu_981_p2 <= "1" when (unsigned(tmp_i_reg_2087) > unsigned(x_assign_reg_519)) else "0";
    notrhs_i1_fu_1076_p2 <= "0" when (y_fu_1019_p2 = ap_const_lv5_0) else "1";
    notrhs_i2_fu_1103_p2 <= "0" when (y_assign_2_fu_1043_p2 = ap_const_lv5_0) else "1";
    notrhs_i_fu_1049_p2 <= "0" when (y_assign_reg_530 = ap_const_lv5_0) else "1";
    o_index_fu_1226_p2 <= std_logic_vector(unsigned(tmp5_reg_2216) + unsigned(x_cast_reg_2136));
    one_out_2_0_1_fu_1670_p2 <= std_logic_vector(unsigned(one_out_3_cast_fu_1639_p1) + unsigned(p_pn_0_1_cast_fu_1666_p1));
    one_out_2_0_2_fu_1729_p2 <= std_logic_vector(unsigned(ap_reg_phiprechg_one_out_3_0_1_reg_629pp0_it4) + unsigned(p_pn_0_2_cast_fu_1725_p1));
    one_out_2_1_1_fu_1821_p2 <= std_logic_vector(unsigned(one_out_3_1_phi_fu_690_p4) + unsigned(p_pn_1_1_cast_fu_1817_p1));
    one_out_2_1_2_fu_1868_p2 <= std_logic_vector(unsigned(ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it4) + unsigned(p_pn_1_2_cast_fu_1864_p1));
    one_out_2_1_fu_1792_p2 <= std_logic_vector(unsigned(one_out_3_0_2_cast_fu_1767_p1) + unsigned(p_pn_1_cast_fu_1788_p1));
    one_out_2_2_1_fu_1934_p2 <= std_logic_vector(unsigned(one_out_3_2_cast_fu_1911_p1) + unsigned(p_pn_2_1_cast_fu_1930_p1));
    one_out_2_2_2_fu_1968_p2 <= std_logic_vector(unsigned(one_out_3_2_1_phi_fu_806_p4) + unsigned(p_pn_2_2_cast_fu_1964_p1));
    one_out_2_2_fu_1897_p2 <= std_logic_vector(unsigned(one_out_3_1_2_phi_fu_748_p4) + unsigned(p_pn_2_cast_fu_1893_p1));
    one_out_3_0_2_cast_fu_1767_p1 <= std_logic_vector(resize(unsigned(ap_reg_phiprechg_one_out_3_0_2_reg_658pp0_it4),3));

    one_out_3_1_2_phi_fu_748_p4_assign_proc : process(sel_tmp1_i5_reg_2241, ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it4, one_out_2_1_2_fu_1868_p2, ap_reg_phiprechg_one_out_3_1_2_reg_745pp0_it4, ap_sig_1977)
    begin
        if (ap_sig_1977) then
            if ((ap_const_lv1_0 = sel_tmp1_i5_reg_2241)) then 
                one_out_3_1_2_phi_fu_748_p4 <= ap_reg_phiprechg_one_out_3_1_1_reg_716pp0_it4;
            elsif (not((ap_const_lv1_0 = sel_tmp1_i5_reg_2241))) then 
                one_out_3_1_2_phi_fu_748_p4 <= one_out_2_1_2_fu_1868_p2;
            else 
                one_out_3_1_2_phi_fu_748_p4 <= ap_reg_phiprechg_one_out_3_1_2_reg_745pp0_it4;
            end if;
        else 
            one_out_3_1_2_phi_fu_748_p4 <= ap_reg_phiprechg_one_out_3_1_2_reg_745pp0_it4;
        end if; 
    end process;


    one_out_3_1_phi_fu_690_p4_assign_proc : process(sel_tmp1_i3_reg_2233, one_out_2_1_fu_1792_p2, ap_reg_phiprechg_one_out_3_1_reg_687pp0_it4, one_out_3_0_2_cast_fu_1767_p1, ap_sig_1979)
    begin
        if (ap_sig_1979) then
            if ((ap_const_lv1_0 = sel_tmp1_i3_reg_2233)) then 
                one_out_3_1_phi_fu_690_p4 <= one_out_3_0_2_cast_fu_1767_p1;
            elsif (not((ap_const_lv1_0 = sel_tmp1_i3_reg_2233))) then 
                one_out_3_1_phi_fu_690_p4 <= one_out_2_1_fu_1792_p2;
            else 
                one_out_3_1_phi_fu_690_p4 <= ap_reg_phiprechg_one_out_3_1_reg_687pp0_it4;
            end if;
        else 
            one_out_3_1_phi_fu_690_p4 <= ap_reg_phiprechg_one_out_3_1_reg_687pp0_it4;
        end if; 
    end process;


    one_out_3_2_1_phi_fu_806_p4_assign_proc : process(ap_reg_ppiten_pp0_it4, sel_tmp1_i7_reg_2249, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4, one_out_2_2_1_reg_2769, ap_reg_phiprechg_one_out_3_2_1_reg_803pp0_it4)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and not((ap_const_lv1_0 = sel_tmp1_i7_reg_2249)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_25_reg_2263_pp0_iter4)))) then 
            one_out_3_2_1_phi_fu_806_p4 <= one_out_2_2_1_reg_2769;
        else 
            one_out_3_2_1_phi_fu_806_p4 <= ap_reg_phiprechg_one_out_3_2_1_reg_803pp0_it4;
        end if; 
    end process;


    one_out_3_2_2_phi_fu_833_p4_assign_proc : process(sel_tmp1_i8_reg_2253, one_out_3_2_1_phi_fu_806_p4, one_out_2_2_2_fu_1968_p2, ap_reg_phiprechg_one_out_3_2_2_reg_830pp0_it4, ap_sig_842)
    begin
        if (ap_sig_842) then
            if ((ap_const_lv1_0 = sel_tmp1_i8_reg_2253)) then 
                one_out_3_2_2_phi_fu_833_p4 <= one_out_3_2_1_phi_fu_806_p4;
            elsif (not((ap_const_lv1_0 = sel_tmp1_i8_reg_2253))) then 
                one_out_3_2_2_phi_fu_833_p4 <= one_out_2_2_2_fu_1968_p2;
            else 
                one_out_3_2_2_phi_fu_833_p4 <= ap_reg_phiprechg_one_out_3_2_2_reg_830pp0_it4;
            end if;
        else 
            one_out_3_2_2_phi_fu_833_p4 <= ap_reg_phiprechg_one_out_3_2_2_reg_830pp0_it4;
        end if; 
    end process;

    one_out_3_2_cast_fu_1911_p1 <= std_logic_vector(resize(unsigned(one_out_3_2_phi_fu_777_p4),4));

    one_out_3_2_phi_fu_777_p4_assign_proc : process(sel_tmp1_i6_reg_2245, one_out_3_1_2_phi_fu_748_p4, one_out_2_2_fu_1897_p2, ap_reg_phiprechg_one_out_3_2_reg_774pp0_it4, ap_sig_1977)
    begin
        if (ap_sig_1977) then
            if ((ap_const_lv1_0 = sel_tmp1_i6_reg_2245)) then 
                one_out_3_2_phi_fu_777_p4 <= one_out_3_1_2_phi_fu_748_p4;
            elsif (not((ap_const_lv1_0 = sel_tmp1_i6_reg_2245))) then 
                one_out_3_2_phi_fu_777_p4 <= one_out_2_2_fu_1897_p2;
            else 
                one_out_3_2_phi_fu_777_p4 <= ap_reg_phiprechg_one_out_3_2_reg_774pp0_it4;
            end if;
        else 
            one_out_3_2_phi_fu_777_p4 <= ap_reg_phiprechg_one_out_3_2_reg_774pp0_it4;
        end if; 
    end process;

    one_out_3_cast_fu_1639_p1 <= std_logic_vector(resize(unsigned(ap_reg_phiprechg_one_out_3_reg_596pp0_it3),2));
    output_0_address0 <= output_0_addr_reg_2804;

    output_0_ce0_assign_proc : process(ap_sig_cseq_ST_st47_fsm_27)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st47_fsm_27)) then 
            output_0_ce0 <= ap_const_logic_1;
        else 
            output_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_0_d0 <= tmp_33_fu_2039_p2;

    output_0_we0_assign_proc : process(tmp_31_reg_2789, ap_sig_cseq_ST_st47_fsm_27)
    begin
        if (((not((ap_const_lv1_0 = tmp_31_reg_2789)) and (ap_const_logic_1 = ap_sig_cseq_ST_st47_fsm_27)))) then 
            output_0_we0 <= ap_const_logic_1;
        else 
            output_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    output_1_address0 <= output_1_addr_reg_2809;

    output_1_ce0_assign_proc : process(ap_sig_cseq_ST_st47_fsm_27)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st47_fsm_27)) then 
            output_1_ce0 <= ap_const_logic_1;
        else 
            output_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    output_1_d0 <= tmp_33_fu_2039_p2;

    output_1_we0_assign_proc : process(tmp_31_reg_2789, ap_sig_cseq_ST_st47_fsm_27)
    begin
        if ((((ap_const_lv1_0 = tmp_31_reg_2789) and (ap_const_logic_1 = ap_sig_cseq_ST_st47_fsm_27)))) then 
            output_1_we0 <= ap_const_logic_1;
        else 
            output_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_pn_0_1_cast_fu_1666_p1 <= std_logic_vector(resize(unsigned(p_pn_in_0_1_fu_1660_p2),2));
    p_pn_0_2_cast_fu_1725_p1 <= std_logic_vector(resize(unsigned(p_pn_in_0_2_fu_1719_p2),2));
    p_pn_1_1_cast_fu_1817_p1 <= std_logic_vector(resize(unsigned(p_pn_in_1_1_fu_1811_p2),3));
    p_pn_1_2_cast_fu_1864_p1 <= std_logic_vector(resize(unsigned(p_pn_in_1_2_fu_1858_p2),3));
    p_pn_1_cast_fu_1788_p1 <= std_logic_vector(resize(unsigned(p_pn_in_1_fu_1782_p2),3));
    p_pn_2_1_cast_fu_1930_p1 <= std_logic_vector(resize(unsigned(p_pn_in_2_1_fu_1924_p2),4));
    p_pn_2_2_cast_fu_1964_p1 <= std_logic_vector(resize(unsigned(p_pn_in_2_2_fu_1958_p2),4));
    p_pn_2_cast_fu_1893_p1 <= std_logic_vector(resize(unsigned(p_pn_in_2_fu_1887_p2),3));
    p_pn_in_0_1_fu_1660_p2 <= (p_pn_in_in_0_1_fu_1654_p2 xor ap_const_lv1_1);
    p_pn_in_0_2_fu_1719_p2 <= (p_pn_in_in_0_2_fu_1714_p2 xor ap_const_lv1_1);
    p_pn_in_1_1_fu_1811_p2 <= (p_pn_in_in_1_1_fu_1806_p2 xor ap_const_lv1_1);
    p_pn_in_1_2_fu_1858_p2 <= (p_pn_in_in_1_2_fu_1853_p2 xor ap_const_lv1_1);
    p_pn_in_1_fu_1782_p2 <= (p_pn_in_in_1_fu_1777_p2 xor ap_const_lv1_1);
    p_pn_in_2_1_fu_1924_p2 <= (p_pn_in_in_2_1_fu_1919_p2 xor ap_const_lv1_1);
    p_pn_in_2_2_fu_1958_p2 <= (p_pn_in_in_2_2_fu_1953_p2 xor ap_const_lv1_1);
    p_pn_in_2_fu_1887_p2 <= (p_pn_in_in_2_fu_1882_p2 xor ap_const_lv1_1);
    p_pn_in_fu_1592_p2 <= (p_pn_in_in_fu_1586_p2 xor ap_const_lv1_1);
    p_pn_in_in_0_1_fu_1654_p2 <= (ap_reg_phiprechg_w_conv1_load_1_pn_reg_620pp0_it3 xor input_load_1_0_1_phi_fu_1647_p3);
    p_pn_in_in_0_2_fu_1714_p2 <= (ap_reg_phiprechg_w_conv1_load_2_pn_reg_649pp0_it4 xor input_load_1_0_2_phi_reg_2624);
    p_pn_in_in_1_1_fu_1806_p2 <= (ap_reg_phiprechg_w_conv1_load_4_pn_reg_707pp0_it4 xor input_load_1_1_1_phi_reg_2689);
    p_pn_in_in_1_2_fu_1853_p2 <= (ap_reg_phiprechg_w_conv1_load_5_pn_reg_736pp0_it4 xor input_load_1_1_2_phi_reg_2694);
    p_pn_in_in_1_fu_1777_p2 <= (ap_reg_phiprechg_w_conv1_load_3_pn_reg_678pp0_it4 xor input_load_1_1_0_phi_reg_2559);
    p_pn_in_in_2_1_fu_1919_p2 <= (ap_reg_phiprechg_w_conv1_load_7_pn_reg_794pp0_it4 xor input_load_1_2_1_phi_reg_2744);
    p_pn_in_in_2_2_fu_1953_p2 <= (ap_reg_phiprechg_w_conv1_load_8_pn_reg_821pp0_it4 xor input_load_1_2_2_phi_reg_2779);
    p_pn_in_in_2_fu_1882_p2 <= (ap_reg_phiprechg_w_conv1_load_6_pn_reg_765pp0_it4 xor input_load_1_2_0_phi_reg_2739);
    p_pn_in_in_fu_1586_p2 <= (ap_reg_phiprechg_w_conv1_load_pn_reg_587pp0_it3 xor input_load_1_0_0_phi_fu_1579_p3);
    p_shl_cast_fu_1495_p1 <= std_logic_vector(resize(unsigned(p_shl_fu_1488_p3),13));
    p_shl_fu_1488_p3 <= (ap_reg_ppstg_tmp_29_reg_2277_pp0_iter2 & ap_const_lv3_0);

    phi_mul1_phi_fu_580_p4_assign_proc : process(phi_mul1_reg_576, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it1, tmp_25_reg_2263, next_mul2_reg_2272)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_25_reg_2263)))) then 
            phi_mul1_phi_fu_580_p4 <= next_mul2_reg_2272;
        else 
            phi_mul1_phi_fu_580_p4 <= phi_mul1_reg_576;
        end if; 
    end process;


    phi_mul_phi_fu_568_p4_assign_proc : process(phi_mul_reg_564, ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it1, tmp_25_reg_2263, next_mul_reg_2347)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_25_reg_2263)))) then 
            phi_mul_phi_fu_568_p4 <= next_mul_reg_2347;
        else 
            phi_mul_phi_fu_568_p4 <= phi_mul_reg_564;
        end if; 
    end process;

    sel_tmp1_i1_fu_1097_p2 <= (tmp17_fu_1092_p2 and tmp16_fu_1087_p2);
    sel_tmp1_i2_fu_1124_p2 <= (tmp20_fu_1119_p2 and tmp19_fu_1114_p2);
    sel_tmp1_i3_fu_1140_p2 <= (tmp23_fu_1135_p2 and tmp22_fu_1130_p2);
    sel_tmp1_i4_fu_1156_p2 <= (tmp25_fu_1151_p2 and tmp24_fu_1146_p2);
    sel_tmp1_i5_fu_1172_p2 <= (tmp28_fu_1167_p2 and tmp27_fu_1162_p2);
    sel_tmp1_i6_fu_1188_p2 <= (tmp31_fu_1183_p2 and tmp30_fu_1178_p2);
    sel_tmp1_i7_fu_1204_p2 <= (tmp33_fu_1199_p2 and tmp32_fu_1194_p2);
    sel_tmp1_i8_fu_1220_p2 <= (tmp36_fu_1215_p2 and tmp35_fu_1210_p2);
    sel_tmp1_i_fu_1070_p2 <= (tmp15_fu_1065_p2 and tmp14_fu_1060_p2);
    sel_tmp_i3_fu_997_p2 <= "0" when (x_fu_957_p2 = ap_const_lv5_0) else "1";
    sel_tmp_i6_fu_1008_p2 <= "0" when (x_assign_2_fu_971_p2 = ap_const_lv5_0) else "1";
    sel_tmp_i_fu_986_p2 <= "0" when (x_assign_reg_519 = ap_const_lv5_0) else "1";
    sum_1_fu_2004_p2 <= std_logic_vector(unsigned(tmp_38_cast_fu_1994_p1) + unsigned(tmp_39_fu_1998_p2));
    threshold_0_V_address0 <= newIndex3_fu_2020_p1(12 - 1 downto 0);

    threshold_0_V_ce0_assign_proc : process(ap_sig_cseq_ST_st46_fsm_26)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_26)) then 
            threshold_0_V_ce0 <= ap_const_logic_1;
        else 
            threshold_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    threshold_1_V_address0 <= newIndex3_fu_2020_p1(12 - 1 downto 0);

    threshold_1_V_ce0_assign_proc : process(ap_sig_cseq_ST_st46_fsm_26)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_26)) then 
            threshold_1_V_ce0 <= ap_const_logic_1;
        else 
            threshold_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    threshold_V_load_phi_fu_2028_p3 <= 
        threshold_0_V_q0 when (tmp_31_reg_2789(0) = '1') else 
        threshold_1_V_q0;
    tmp14_fu_1060_p2 <= (notrhs_i_fu_1049_p2 and notlhs_i_reg_2158);
    tmp15_fu_1065_p2 <= (tmp_5_i_fu_1055_p2 and sel_tmp_i_reg_2165);
    tmp16_fu_1087_p2 <= (notrhs_i1_fu_1076_p2 and notlhs_i_reg_2158);
    tmp17_fu_1092_p2 <= (tmp_5_i1_fu_1082_p2 and sel_tmp_i_reg_2165);
    tmp19_fu_1114_p2 <= (notrhs_i2_fu_1103_p2 and notlhs_i_reg_2158);
    tmp20_fu_1119_p2 <= (tmp_5_i2_fu_1109_p2 and sel_tmp_i_reg_2165);
    tmp22_fu_1130_p2 <= (notrhs_i_fu_1049_p2 and notlhs_i3_reg_2172);
    tmp23_fu_1135_p2 <= (tmp_5_i_fu_1055_p2 and sel_tmp_i3_reg_2179);
    tmp24_fu_1146_p2 <= (notrhs_i1_fu_1076_p2 and notlhs_i3_reg_2172);
    tmp25_fu_1151_p2 <= (tmp_5_i1_fu_1082_p2 and sel_tmp_i3_reg_2179);
    tmp27_fu_1162_p2 <= (notrhs_i2_fu_1103_p2 and notlhs_i3_reg_2172);
    tmp28_fu_1167_p2 <= (tmp_5_i2_fu_1109_p2 and sel_tmp_i3_reg_2179);
    tmp30_fu_1178_p2 <= (notrhs_i_fu_1049_p2 and notlhs_i6_reg_2186);
    tmp31_fu_1183_p2 <= (tmp_5_i_fu_1055_p2 and sel_tmp_i6_reg_2193);
    tmp32_fu_1194_p2 <= (notrhs_i1_fu_1076_p2 and notlhs_i6_reg_2186);
    tmp33_fu_1199_p2 <= (tmp_5_i1_fu_1082_p2 and sel_tmp_i6_reg_2193);
    tmp35_fu_1210_p2 <= (notrhs_i2_fu_1103_p2 and notlhs_i6_reg_2186);
    tmp36_fu_1215_p2 <= (tmp_5_i2_fu_1109_p2 and sel_tmp_i6_reg_2193);
    tmp4_fu_1029_p2 <= std_logic_vector(unsigned(y_cast_fu_1025_p1) + unsigned(tmp_22_reg_2123));
    tmp5_fu_1038_p0 <= tmp5_fu_1038_p00(9 - 1 downto 0);
    tmp5_fu_1038_p00 <= std_logic_vector(resize(unsigned(tmp4_fu_1029_p2),13));
    tmp5_fu_1038_p1 <= O_cast123_cast_reg_2062(5 - 1 downto 0);
    tmp5_fu_1038_p2 <= std_logic_vector(resize(unsigned(tmp5_fu_1038_p0) * unsigned(tmp5_fu_1038_p1), 13));
    tmp6_1_fu_1264_p2 <= std_logic_vector(unsigned(phi_mul_phi_fu_568_p4) + unsigned(y_cast_reg_2208));
    tmp7_0_1_fu_1298_p0 <= I_cast6_reg_2097(6 - 1 downto 0);
    tmp7_0_1_fu_1298_p1 <= tmp7_0_1_fu_1298_p10(9 - 1 downto 0);
    tmp7_0_1_fu_1298_p10 <= std_logic_vector(resize(unsigned(reg_880),13));
    tmp7_0_1_fu_1298_p2 <= std_logic_vector(resize(unsigned(tmp7_0_1_fu_1298_p0) * unsigned(tmp7_0_1_fu_1298_p1), 13));
    tmp7_0_2_fu_1312_p0 <= I_cast6_reg_2097(6 - 1 downto 0);
    tmp7_0_2_fu_1312_p1 <= tmp7_0_2_fu_1312_p10(9 - 1 downto 0);
    tmp7_0_2_fu_1312_p10 <= std_logic_vector(resize(unsigned(reg_884),13));
    tmp7_0_2_fu_1312_p2 <= std_logic_vector(resize(unsigned(tmp7_0_2_fu_1312_p0) * unsigned(tmp7_0_2_fu_1312_p1), 13));
    tmp7_1_1_fu_1362_p0 <= I_cast6_reg_2097(6 - 1 downto 0);
    tmp7_1_1_fu_1362_p1 <= tmp7_1_1_fu_1362_p10(9 - 1 downto 0);
    tmp7_1_1_fu_1362_p10 <= std_logic_vector(resize(unsigned(reg_880),13));
    tmp7_1_1_fu_1362_p2 <= std_logic_vector(resize(unsigned(tmp7_1_1_fu_1362_p0) * unsigned(tmp7_1_1_fu_1362_p1), 13));
    tmp7_1_2_fu_1376_p0 <= I_cast6_reg_2097(6 - 1 downto 0);
    tmp7_1_2_fu_1376_p1 <= tmp7_1_2_fu_1376_p10(9 - 1 downto 0);
    tmp7_1_2_fu_1376_p10 <= std_logic_vector(resize(unsigned(reg_884),13));
    tmp7_1_2_fu_1376_p2 <= std_logic_vector(resize(unsigned(tmp7_1_2_fu_1376_p0) * unsigned(tmp7_1_2_fu_1376_p1), 13));
    tmp7_1_fu_1273_p0 <= I_cast6_reg_2097(6 - 1 downto 0);
    tmp7_1_fu_1273_p1 <= tmp7_1_fu_1273_p10(9 - 1 downto 0);
    tmp7_1_fu_1273_p10 <= std_logic_vector(resize(unsigned(tmp6_1_fu_1264_p2),13));
    tmp7_1_fu_1273_p2 <= std_logic_vector(resize(unsigned(tmp7_1_fu_1273_p0) * unsigned(tmp7_1_fu_1273_p1), 13));
    tmp7_2_1_fu_1424_p0 <= I_cast6_reg_2097(6 - 1 downto 0);
    tmp7_2_1_fu_1424_p1 <= tmp7_2_1_fu_1424_p10(9 - 1 downto 0);
    tmp7_2_1_fu_1424_p10 <= std_logic_vector(resize(unsigned(reg_880),13));
    tmp7_2_1_fu_1424_p2 <= std_logic_vector(resize(unsigned(tmp7_2_1_fu_1424_p0) * unsigned(tmp7_2_1_fu_1424_p1), 13));
    tmp7_2_2_fu_1465_p0 <= I_cast6_reg_2097(6 - 1 downto 0);
    tmp7_2_2_fu_1465_p1 <= tmp7_2_2_fu_1465_p10(9 - 1 downto 0);
    tmp7_2_2_fu_1465_p10 <= std_logic_vector(resize(unsigned(reg_884),13));
    tmp7_2_2_fu_1465_p2 <= std_logic_vector(resize(unsigned(tmp7_2_2_fu_1465_p0) * unsigned(tmp7_2_2_fu_1465_p1), 13));
    tmp7_2_fu_1415_p0 <= I_cast6_reg_2097(6 - 1 downto 0);
    tmp7_2_fu_1415_p1 <= tmp7_2_fu_1415_p10(9 - 1 downto 0);
    tmp7_2_fu_1415_p10 <= std_logic_vector(resize(unsigned(grp_fu_850_p2),13));
    tmp7_2_fu_1415_p2 <= std_logic_vector(resize(unsigned(tmp7_2_fu_1415_p0) * unsigned(tmp7_2_fu_1415_p1), 13));
    tmp7_fu_1259_p0 <= I_cast6_reg_2097(6 - 1 downto 0);
    tmp7_fu_1259_p1 <= tmp7_fu_1259_p10(9 - 1 downto 0);
    tmp7_fu_1259_p10 <= std_logic_vector(resize(unsigned(grp_fu_850_p2),13));
    tmp7_fu_1259_p2 <= std_logic_vector(resize(unsigned(tmp7_fu_1259_p0) * unsigned(tmp7_fu_1259_p1), 13));
    tmp_22_fu_947_p0 <= tmp_22_fu_947_p00(6 - 1 downto 0);
    tmp_22_fu_947_p00 <= std_logic_vector(resize(unsigned(n_reg_508),9));
    tmp_22_fu_947_p1 <= O_cast122_cast_reg_2067(5 - 1 downto 0);
    tmp_22_fu_947_p2 <= std_logic_vector(resize(unsigned(tmp_22_fu_947_p0) * unsigned(tmp_22_fu_947_p1), 9));
    tmp_25_fu_1234_p2 <= "1" when (signed(m_cast_fu_1230_p1) < signed(tmp_28_reg_2072)) else "0";
    tmp_27_fu_888_p1 <= I(5 - 1 downto 0);
    tmp_28_fu_906_p1 <= M(6 - 1 downto 0);
    tmp_29_fu_1250_p2 <= std_logic_vector(unsigned(n_cast1_reg_2118) + unsigned(phi_mul1_phi_fu_580_p4));
    tmp_30_fu_1499_p2 <= std_logic_vector(unsigned(p_shl_cast_fu_1495_p1) + unsigned(tmp_34_cast1_fu_1485_p1));
    tmp_31_fu_2015_p2 <= "1" when (unsigned(o_index_reg_2257) < unsigned(ap_const_lv13_A20)) else "0";
        tmp_32_fu_2035_p1 <= std_logic_vector(resize(signed(threshold_V_load_phi_fu_2028_p3),32));

    tmp_33_fu_2039_p2 <= "1" when (signed(sum_reg_541) > signed(tmp_32_fu_2035_p1)) else "0";
    tmp_34_cast1_fu_1485_p1 <= std_logic_vector(resize(unsigned(ap_reg_ppstg_tmp_29_reg_2277_pp0_iter2),13));
    tmp_34_fu_1288_p2 <= "1" when (unsigned(i_index_fu_1278_p2) < unsigned(ap_const_lv13_A20)) else "0";
    tmp_35_fu_1505_p1 <= std_logic_vector(resize(unsigned(tmp_30_fu_1499_p2),64));
    tmp_36_fu_1343_p2 <= "1" when (unsigned(i_index_0_1_reg_2303) < unsigned(ap_const_lv13_A20)) else "0";
    tmp_37_fu_1353_p2 <= "1" when (unsigned(i_index_0_2_reg_2309) < unsigned(ap_const_lv13_A20)) else "0";
    tmp_38_cast_fu_1994_p1 <= std_logic_vector(resize(unsigned(tmp_38_fu_1986_p3),32));
    tmp_38_fu_1986_p3 <= (one_out_3_2_2_phi_fu_833_p4 & ap_const_lv1_0);
    tmp_39_fu_1998_p2 <= std_logic_vector(unsigned(sum_reg_541) - unsigned(mac_num_2_2_2_cast_fu_1982_p1));
    tmp_40_fu_1332_p2 <= "1" when (unsigned(i_index_1_fu_1322_p2) < unsigned(ap_const_lv13_A20)) else "0";
    tmp_41_fu_1396_p2 <= "1" when (unsigned(i_index_1_1_reg_2335) < unsigned(ap_const_lv13_A20)) else "0";
    tmp_42_fu_1406_p2 <= "1" when (unsigned(i_index_1_2_reg_2341) < unsigned(ap_const_lv13_A20)) else "0";
    tmp_43_fu_1439_p2 <= "1" when (unsigned(i_index_2_fu_1429_p2) < unsigned(ap_const_lv13_A20)) else "0";
    tmp_44_fu_1455_p2 <= "1" when (unsigned(i_index_2_1_fu_1445_p2) < unsigned(ap_const_lv13_A20)) else "0";
    tmp_45_fu_1480_p2 <= "1" when (unsigned(i_index_2_2_reg_2392) < unsigned(ap_const_lv13_A20)) else "0";
    tmp_51_1_cast1_fu_967_p1 <= std_logic_vector(resize(unsigned(x_fu_957_p2),13));
    tmp_51_2_cast1_fu_977_p1 <= std_logic_vector(resize(unsigned(x_assign_2_fu_971_p2),13));
    tmp_5_i1_fu_1082_p2 <= "1" when (unsigned(tmp_i_reg_2087) > unsigned(y_fu_1019_p2)) else "0";
    tmp_5_i2_fu_1109_p2 <= "1" when (unsigned(tmp_i_reg_2087) > unsigned(y_assign_2_fu_1043_p2)) else "0";
    tmp_5_i_fu_1055_p2 <= "1" when (unsigned(tmp_i_reg_2087) > unsigned(y_assign_reg_530)) else "0";
    tmp_60_0_1_fu_1517_p1 <= std_logic_vector(resize(unsigned(w_index_0_1_fu_1511_p2),64));
    tmp_60_0_2_fu_1528_p1 <= std_logic_vector(resize(unsigned(w_index_0_2_fu_1523_p2),64));
    tmp_60_1_1_fu_1562_p1 <= std_logic_vector(resize(unsigned(w_index_1_1_fu_1557_p2),64));
    tmp_60_1_2_fu_1573_p1 <= std_logic_vector(resize(unsigned(w_index_1_2_fu_1568_p2),64));
    tmp_60_1_fu_1539_p1 <= std_logic_vector(resize(unsigned(w_index_1_fu_1534_p2),64));
    tmp_60_2_1_fu_1633_p1 <= std_logic_vector(resize(unsigned(w_index_2_1_fu_1628_p2),64));
    tmp_60_2_2_fu_1708_p1 <= std_logic_vector(resize(unsigned(w_index_2_2_fu_1703_p2),64));
    tmp_60_2_fu_1622_p1 <= std_logic_vector(resize(unsigned(w_index_2_fu_1617_p2),64));
    tmp_i_fu_918_p2 <= std_logic_vector(signed(ap_const_lv5_1F) + signed(tmp_27_fu_888_p1));
    tmp_s_fu_932_p2 <= "1" when (signed(n_cast_fu_928_p1) < signed(N)) else "0";

    w_conv1_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, tmp_35_fu_1505_p1, tmp_60_0_2_fu_1528_p1, tmp_60_1_1_fu_1562_p1, tmp_60_2_fu_1622_p1, tmp_60_2_2_fu_1708_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) then 
                w_conv1_address0 <= tmp_60_2_2_fu_1708_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) then 
                w_conv1_address0 <= tmp_60_2_fu_1622_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) then 
                w_conv1_address0 <= tmp_60_1_1_fu_1562_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) then 
                w_conv1_address0 <= tmp_60_0_2_fu_1528_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5)) then 
                w_conv1_address0 <= tmp_35_fu_1505_p1(13 - 1 downto 0);
            else 
                w_conv1_address0 <= "XXXXXXXXXXXXX";
            end if;
        else 
            w_conv1_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    w_conv1_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, tmp_60_0_1_fu_1517_p1, tmp_60_1_fu_1539_p1, tmp_60_1_2_fu_1573_p1, tmp_60_2_1_fu_1633_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) then 
                w_conv1_address1 <= tmp_60_2_1_fu_1633_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) then 
                w_conv1_address1 <= tmp_60_1_2_fu_1573_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) then 
                w_conv1_address1 <= tmp_60_1_fu_1539_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5)) then 
                w_conv1_address1 <= tmp_60_0_1_fu_1517_p1(13 - 1 downto 0);
            else 
                w_conv1_address1 <= "XXXXXXXXXXXXX";
            end if;
        else 
            w_conv1_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    w_conv1_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) then 
            w_conv1_ce0 <= ap_const_logic_1;
        else 
            w_conv1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w_conv1_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) then 
            w_conv1_ce1 <= ap_const_logic_1;
        else 
            w_conv1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    w_conv2_address0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9, tmp_35_fu_1505_p1, tmp_60_0_2_fu_1528_p1, tmp_60_1_1_fu_1562_p1, tmp_60_2_fu_1622_p1, tmp_60_2_2_fu_1708_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) then 
                w_conv2_address0 <= tmp_60_2_2_fu_1708_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) then 
                w_conv2_address0 <= tmp_60_2_fu_1622_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) then 
                w_conv2_address0 <= tmp_60_1_1_fu_1562_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) then 
                w_conv2_address0 <= tmp_60_0_2_fu_1528_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5)) then 
                w_conv2_address0 <= tmp_35_fu_1505_p1(13 - 1 downto 0);
            else 
                w_conv2_address0 <= "XXXXXXXXXXXXX";
            end if;
        else 
            w_conv2_address0 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    w_conv2_address1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, tmp_60_0_1_fu_1517_p1, tmp_60_1_fu_1539_p1, tmp_60_1_2_fu_1573_p1, tmp_60_2_1_fu_1633_p1)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) then 
                w_conv2_address1 <= tmp_60_2_1_fu_1633_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) then 
                w_conv2_address1 <= tmp_60_1_2_fu_1573_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) then 
                w_conv2_address1 <= tmp_60_1_fu_1539_p1(13 - 1 downto 0);
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5)) then 
                w_conv2_address1 <= tmp_60_0_1_fu_1517_p1(13 - 1 downto 0);
            else 
                w_conv2_address1 <= "XXXXXXXXXXXXX";
            end if;
        else 
            w_conv2_address1 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    w_conv2_ce0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8, ap_sig_cseq_ST_pp0_stg4_fsm_9)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg4_fsm_9)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) then 
            w_conv2_ce0 <= ap_const_logic_1;
        else 
            w_conv2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    w_conv2_ce1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_5, ap_reg_ppiten_pp0_it3, ap_sig_cseq_ST_pp0_stg1_fsm_6, ap_sig_cseq_ST_pp0_stg2_fsm_7, ap_sig_cseq_ST_pp0_stg3_fsm_8)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_6)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_7)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_8)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_5) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it3)))) then 
            w_conv2_ce1 <= ap_const_logic_1;
        else 
            w_conv2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    w_index_0_1_fu_1511_p2 <= std_logic_vector(unsigned(tmp_30_fu_1499_p2) + unsigned(ap_const_lv13_3));
    w_index_0_2_fu_1523_p2 <= std_logic_vector(unsigned(tmp_30_reg_2403) + unsigned(ap_const_lv13_6));
    w_index_1_1_fu_1557_p2 <= std_logic_vector(unsigned(tmp_30_reg_2403) + unsigned(ap_const_lv13_4));
    w_index_1_2_fu_1568_p2 <= std_logic_vector(unsigned(tmp_30_reg_2403) + unsigned(ap_const_lv13_7));
    w_index_1_fu_1534_p2 <= std_logic_vector(unsigned(tmp_30_reg_2403) + unsigned(ap_const_lv13_1));
    w_index_2_1_fu_1628_p2 <= std_logic_vector(unsigned(tmp_30_reg_2403) + unsigned(ap_const_lv13_5));
    w_index_2_2_fu_1703_p2 <= std_logic_vector(unsigned(tmp_30_reg_2403) + unsigned(ap_const_lv13_8));
    w_index_2_fu_1617_p2 <= std_logic_vector(unsigned(tmp_30_reg_2403) + unsigned(ap_const_lv13_2));
    x_assign_2_fu_971_p2 <= std_logic_vector(unsigned(x_assign_reg_519) + unsigned(ap_const_lv5_2));
    x_cast_fu_963_p1 <= std_logic_vector(resize(unsigned(x_assign_reg_519),13));
    x_fu_957_p2 <= std_logic_vector(unsigned(x_assign_reg_519) + unsigned(ap_const_lv5_1));
    y_assign_2_fu_1043_p2 <= std_logic_vector(unsigned(y_assign_reg_530) + unsigned(ap_const_lv5_2));
    y_cast_fu_1025_p1 <= std_logic_vector(resize(unsigned(y_assign_reg_530),9));
    y_fu_1019_p2 <= std_logic_vector(unsigned(y_assign_reg_530) + unsigned(ap_const_lv5_1));
end behav;
