$date
	Thu Dec 01 17:21:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module f_adder_tb $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#1
1#
#2
0#
1"
#3
1#
#4
0#
0"
1!
#5
1#
#6
0#
1"
#7
1#
