<html lang="en">
<head>
<title>IA-64 Options - Using the GNU Compiler Collection (GCC)</title>
<meta http-equiv="Content-Type" content="text/html">
<meta name="description" content="Using the GNU Compiler Collection (GCC)">
<meta name="generator" content="makeinfo 4.7">
<link title="Top" rel="start" href="index.html#Top">
<link rel="up" href="Submodel-Options.html#Submodel-Options" title="Submodel Options">
<link rel="prev" href="i386-and-x86_002d64-Options.html#i386-and-x86_002d64-Options" title="i386 and x86-64 Options">
<link rel="next" href="M32C-Options.html#M32C-Options" title="M32C Options">
<link href="http://www.gnu.org/software/texinfo/" rel="generator-home" title="Texinfo Homepage">
<!--
Copyright (C) 1988, 1989, 1992, 1993, 1994, 1995, 1996, 1997, 1998,
1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007
2008 Free Software Foundation, Inc.

Permission is granted to copy, distribute and/or modify this document
under the terms of the GNU Free Documentation License, Version 1.2 or
any later version published by the Free Software Foundation; with the
Invariant Sections being ``GNU General Public License'' and ``Funding
Free Software'', the Front-Cover texts being (a) (see below), and with
the Back-Cover Texts being (b) (see below).  A copy of the license is
included in the section entitled ``GNU Free Documentation License''.

(a) The FSF's Front-Cover Text is:

     A GNU Manual

(b) The FSF's Back-Cover Text is:

     You have freedom to copy and modify this GNU Manual, like GNU
     software.  Copies published by the Free Software Foundation raise
     funds for GNU development.-->
<meta http-equiv="Content-Style-Type" content="text/css">
<style type="text/css"><!--
  pre.display { font-family:inherit }
  pre.format  { font-family:inherit }
  pre.smalldisplay { font-family:inherit; font-size:smaller }
  pre.smallformat  { font-family:inherit; font-size:smaller }
  pre.smallexample { font-size:smaller }
  pre.smalllisp    { font-size:smaller }
  span.sc { font-variant:small-caps }
  span.roman { font-family: serif; font-weight: normal; } 
--></style>
</head>
<body>
<div class="node">
<p>
<a name="IA_002d64-Options"></a>Next:&nbsp;<a rel="next" accesskey="n" href="M32C-Options.html#M32C-Options">M32C Options</a>,
Previous:&nbsp;<a rel="previous" accesskey="p" href="i386-and-x86_002d64-Options.html#i386-and-x86_002d64-Options">i386 and x86-64 Options</a>,
Up:&nbsp;<a rel="up" accesskey="u" href="Submodel-Options.html#Submodel-Options">Submodel Options</a>
<hr><br>
</div>

<h4 class="subsection">3.17.15 IA-64 Options</h4>

<p><a name="index-IA_002d64-Options-1261"></a>
These are the <span class="samp">-m</span> options defined for the Intel IA-64 architecture.

     <dl>
<dt><code>-mbig-endian</code><dd><a name="index-mbig_002dendian-1262"></a>Generate code for a big endian target.  This is the default for HP-UX.

     <br><dt><code>-mlittle-endian</code><dd><a name="index-mlittle_002dendian-1263"></a>Generate code for a little endian target.  This is the default for AIX5
and GNU/Linux.

     <br><dt><code>-mgnu-as</code><dt><code>-mno-gnu-as</code><dd><a name="index-mgnu_002das-1264"></a><a name="index-mno_002dgnu_002das-1265"></a>Generate (or don't) code for the GNU assembler.  This is the default. 
<!-- Also, this is the default if the configure option @option{-with-gnu-as} -->
<!-- is used. -->

     <br><dt><code>-mgnu-ld</code><dt><code>-mno-gnu-ld</code><dd><a name="index-mgnu_002dld-1266"></a><a name="index-mno_002dgnu_002dld-1267"></a>Generate (or don't) code for the GNU linker.  This is the default. 
<!-- Also, this is the default if the configure option @option{-with-gnu-ld} -->
<!-- is used. -->

     <br><dt><code>-mno-pic</code><dd><a name="index-mno_002dpic-1268"></a>Generate code that does not use a global pointer register.  The result
is not position independent code, and violates the IA-64 ABI.

     <br><dt><code>-mvolatile-asm-stop</code><dt><code>-mno-volatile-asm-stop</code><dd><a name="index-mvolatile_002dasm_002dstop-1269"></a><a name="index-mno_002dvolatile_002dasm_002dstop-1270"></a>Generate (or don't) a stop bit immediately before and after volatile asm
statements.

     <br><dt><code>-mregister-names</code><dt><code>-mno-register-names</code><dd><a name="index-mregister_002dnames-1271"></a><a name="index-mno_002dregister_002dnames-1272"></a>Generate (or don't) <span class="samp">in</span>, <span class="samp">loc</span>, and <span class="samp">out</span> register names for
the stacked registers.  This may make assembler output more readable.

     <br><dt><code>-mno-sdata</code><dt><code>-msdata</code><dd><a name="index-mno_002dsdata-1273"></a><a name="index-msdata-1274"></a>Disable (or enable) optimizations that use the small data section.  This may
be useful for working around optimizer bugs.

     <br><dt><code>-mconstant-gp</code><dd><a name="index-mconstant_002dgp-1275"></a>Generate code that uses a single constant global pointer value.  This is
useful when compiling kernel code.

     <br><dt><code>-mauto-pic</code><dd><a name="index-mauto_002dpic-1276"></a>Generate code that is self-relocatable.  This implies <span class="option">-mconstant-gp</span>. 
This is useful when compiling firmware code.

     <br><dt><code>-minline-float-divide-min-latency</code><dd><a name="index-minline_002dfloat_002ddivide_002dmin_002dlatency-1277"></a>Generate code for inline divides of floating point values
using the minimum latency algorithm.

     <br><dt><code>-minline-float-divide-max-throughput</code><dd><a name="index-minline_002dfloat_002ddivide_002dmax_002dthroughput-1278"></a>Generate code for inline divides of floating point values
using the maximum throughput algorithm.

     <br><dt><code>-minline-int-divide-min-latency</code><dd><a name="index-minline_002dint_002ddivide_002dmin_002dlatency-1279"></a>Generate code for inline divides of integer values
using the minimum latency algorithm.

     <br><dt><code>-minline-int-divide-max-throughput</code><dd><a name="index-minline_002dint_002ddivide_002dmax_002dthroughput-1280"></a>Generate code for inline divides of integer values
using the maximum throughput algorithm.

     <br><dt><code>-minline-sqrt-min-latency</code><dd><a name="index-minline_002dsqrt_002dmin_002dlatency-1281"></a>Generate code for inline square roots
using the minimum latency algorithm.

     <br><dt><code>-minline-sqrt-max-throughput</code><dd><a name="index-minline_002dsqrt_002dmax_002dthroughput-1282"></a>Generate code for inline square roots
using the maximum throughput algorithm.

     <br><dt><code>-mno-dwarf2-asm</code><dt><code>-mdwarf2-asm</code><dd><a name="index-mno_002ddwarf2_002dasm-1283"></a><a name="index-mdwarf2_002dasm-1284"></a>Don't (or do) generate assembler code for the DWARF2 line number debugging
info.  This may be useful when not using the GNU assembler.

     <br><dt><code>-mearly-stop-bits</code><dt><code>-mno-early-stop-bits</code><dd><a name="index-mearly_002dstop_002dbits-1285"></a><a name="index-mno_002dearly_002dstop_002dbits-1286"></a>Allow stop bits to be placed earlier than immediately preceding the
instruction that triggered the stop bit.  This can improve instruction
scheduling, but does not always do so.

     <br><dt><code>-mfixed-range=</code><var>register-range</var><dd><a name="index-mfixed_002drange-1287"></a>Generate code treating the given register range as fixed registers. 
A fixed register is one that the register allocator can not use.  This is
useful when compiling kernel code.  A register range is specified as
two registers separated by a dash.  Multiple register ranges can be
specified separated by a comma.

     <br><dt><code>-mtls-size=</code><var>tls-size</var><dd><a name="index-mtls_002dsize-1288"></a>Specify bit size of immediate TLS offsets.  Valid values are 14, 22, and
64.

     <br><dt><code>-mtune=</code><var>cpu-type</var><dd><a name="index-mtune-1289"></a>Tune the instruction scheduling for a particular CPU, Valid values are
itanium, itanium1, merced, itanium2, and mckinley.

     <br><dt><code>-mt</code><dt><code>-pthread</code><dd><a name="index-mt-1290"></a><a name="index-pthread-1291"></a>Add support for multithreading using the POSIX threads library.  This
option sets flags for both the preprocessor and linker.  It does
not affect the thread safety of object code produced by the compiler or
that of libraries supplied with it.  These are HP-UX specific flags.

     <br><dt><code>-milp32</code><dt><code>-mlp64</code><dd><a name="index-milp32-1292"></a><a name="index-mlp64-1293"></a>Generate code for a 32-bit or 64-bit environment. 
The 32-bit environment sets int, long and pointer to 32 bits. 
The 64-bit environment sets int to 32 bits and long and pointer
to 64 bits.  These are HP-UX specific flags.

     <br><dt><code>-mno-sched-br-data-spec</code><dt><code>-msched-br-data-spec</code><dd><a name="index-mno_002dsched_002dbr_002ddata_002dspec-1294"></a><a name="index-msched_002dbr_002ddata_002dspec-1295"></a>(Dis/En)able data speculative scheduling before reload. 
This will result in generation of the ld.a instructions and
the corresponding check instructions (ld.c / chk.a). 
The default is 'disable'.

     <br><dt><code>-msched-ar-data-spec</code><dt><code>-mno-sched-ar-data-spec</code><dd><a name="index-msched_002dar_002ddata_002dspec-1296"></a><a name="index-mno_002dsched_002dar_002ddata_002dspec-1297"></a>(En/Dis)able data speculative scheduling after reload. 
This will result in generation of the ld.a instructions and
the corresponding check instructions (ld.c / chk.a). 
The default is 'enable'.

     <br><dt><code>-mno-sched-control-spec</code><dt><code>-msched-control-spec</code><dd><a name="index-mno_002dsched_002dcontrol_002dspec-1298"></a><a name="index-msched_002dcontrol_002dspec-1299"></a>(Dis/En)able control speculative scheduling.  This feature is
available only during region scheduling (i.e. before reload). 
This will result in generation of the ld.s instructions and
the corresponding check instructions chk.s . 
The default is 'disable'.

     <br><dt><code>-msched-br-in-data-spec</code><dt><code>-mno-sched-br-in-data-spec</code><dd><a name="index-msched_002dbr_002din_002ddata_002dspec-1300"></a><a name="index-mno_002dsched_002dbr_002din_002ddata_002dspec-1301"></a>(En/Dis)able speculative scheduling of the instructions that
are dependent on the data speculative loads before reload. 
This is effective only with <span class="option">-msched-br-data-spec</span> enabled. 
The default is 'enable'.

     <br><dt><code>-msched-ar-in-data-spec</code><dt><code>-mno-sched-ar-in-data-spec</code><dd><a name="index-msched_002dar_002din_002ddata_002dspec-1302"></a><a name="index-mno_002dsched_002dar_002din_002ddata_002dspec-1303"></a>(En/Dis)able speculative scheduling of the instructions that
are dependent on the data speculative loads after reload. 
This is effective only with <span class="option">-msched-ar-data-spec</span> enabled. 
The default is 'enable'.

     <br><dt><code>-msched-in-control-spec</code><dt><code>-mno-sched-in-control-spec</code><dd><a name="index-msched_002din_002dcontrol_002dspec-1304"></a><a name="index-mno_002dsched_002din_002dcontrol_002dspec-1305"></a>(En/Dis)able speculative scheduling of the instructions that
are dependent on the control speculative loads. 
This is effective only with <span class="option">-msched-control-spec</span> enabled. 
The default is 'enable'.

     <br><dt><code>-msched-ldc</code><dt><code>-mno-sched-ldc</code><dd><a name="index-msched_002dldc-1306"></a><a name="index-mno_002dsched_002dldc-1307"></a>(En/Dis)able use of simple data speculation checks ld.c . 
If disabled, only chk.a instructions will be emitted to check
data speculative loads. 
The default is 'enable'.

     <br><dt><code>-mno-sched-control-ldc</code><dt><code>-msched-control-ldc</code><dd><a name="index-mno_002dsched_002dcontrol_002dldc-1308"></a><a name="index-msched_002dcontrol_002dldc-1309"></a>(Dis/En)able use of ld.c instructions to check control speculative loads. 
If enabled, in case of control speculative load with no speculatively
scheduled dependent instructions this load will be emitted as ld.sa and
ld.c will be used to check it. 
The default is 'disable'.

     <br><dt><code>-mno-sched-spec-verbose</code><dt><code>-msched-spec-verbose</code><dd><a name="index-mno_002dsched_002dspec_002dverbose-1310"></a><a name="index-msched_002dspec_002dverbose-1311"></a>(Dis/En)able printing of the information about speculative motions.

     <br><dt><code>-mno-sched-prefer-non-data-spec-insns</code><dt><code>-msched-prefer-non-data-spec-insns</code><dd><a name="index-mno_002dsched_002dprefer_002dnon_002ddata_002dspec_002dinsns-1312"></a><a name="index-msched_002dprefer_002dnon_002ddata_002dspec_002dinsns-1313"></a>If enabled, data speculative instructions will be chosen for schedule
only if there are no other choices at the moment.  This will make
the use of the data speculation much more conservative. 
The default is 'disable'.

     <br><dt><code>-mno-sched-prefer-non-control-spec-insns</code><dt><code>-msched-prefer-non-control-spec-insns</code><dd><a name="index-mno_002dsched_002dprefer_002dnon_002dcontrol_002dspec_002dinsns-1314"></a><a name="index-msched_002dprefer_002dnon_002dcontrol_002dspec_002dinsns-1315"></a>If enabled, control speculative instructions will be chosen for schedule
only if there are no other choices at the moment.  This will make
the use of the control speculation much more conservative. 
The default is 'disable'.

     <br><dt><code>-mno-sched-count-spec-in-critical-path</code><dt><code>-msched-count-spec-in-critical-path</code><dd><a name="index-mno_002dsched_002dcount_002dspec_002din_002dcritical_002dpath-1316"></a><a name="index-msched_002dcount_002dspec_002din_002dcritical_002dpath-1317"></a>If enabled, speculative dependencies will be considered during
computation of the instructions priorities.  This will make the use of the
speculation a bit more conservative. 
The default is 'disable'.

 </dl>

 </body></html>

