#!SPYGLASS_PROJECT_FILE
#!VERSION 3.0
#  -------------------------------------------------------------------
#  This is a software generated project file. Manual edits to this file could be lost during the next save operation
#  Copyright Synopsys Inc.
#  Last Updated By: SpyGlass SpyGlass_vP-2019.06-SP2
#  Last Updated On Fri Feb  4 15:00:02 2022
#
#  -------------------------------------------------------------------

####################################
## Technology Data Import Section ##
####################################
# TODO: put the correct tech libs
# source $::env(REPO_ROOT)/<path-to-tech-lib>
# replace with correct load fn
# tech_cells_tsmc12::load_tech_dbs ssgnp_ccwt0p72v125c spyglass dwpu

set MACRO "/data/foundry/samsung/sf5a/memory/samsung/generated/ln05lpe_a00_memory_compiler_ra1_hs_rvt_V2.02/dev/ln05lpe_a00_mc_ra1rwp_hsr_rvt_1024x128m4b2c1r2/fusion_ref_library/ln05lpe_a00_mc_ra1rwp_hsr_rvt_1024x128m4b2c1r2_c_lvf_dth/ln05lpe_a00_mc_ra1rwp_hsr_rvt_1024x128m4b2c1r2_tt_nominal_0p8500v_0p8500v_125c_lvf_dth.db"

foreach tech_lib "${MACRO}" {
    read_file -type gateslibdb ${tech_lib}
}

############################
## Common Options Section ##
############################

source $::env(REPO_ROOT)/hw/scripts/lint_spyglass/lint_rtl_custom_rules.tcl

set_option projectwdir ./
set_option designread_disable_flatten no
set_option top dwpu
set_option active_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff
set_option mthresh 32768
set_option dw yes

##############################
## Read in all Source Files ##
##############################

source dwpu.add_sources.tcl

########################
## Goal Setup Section ##
########################

current_methodology $SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff

current_goal Design_Read -top dwpu
