0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.sim/sim_1/behav/xsim/glbl.v,1631833714,verilog,,,,glbl,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sim_1/new/testbench.v,1631833716,verilog,,,,testbench,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/ABR.v,1631833716,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v,,ABR,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/ALU.v,1631833716,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v,,ALU,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/ALUDecoder.v,1631833716,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/ALUIn1Mux.v,,ALUDecoder,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/ALUIn1Mux.v,1631833716,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/ALUIn2Mux.v,,ALUIn1Mux,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/ALUIn2Mux.v,1631833716,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/ALUOutR.v,,ALUIn2Mux,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/ALUOutR.v,1631833716,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/AND.v,,ALUOutR,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/AND.v,1631833716,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/AdrMux.v,,AND,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/AdrMux.v,1631833716,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/CU.v,,AdrMux,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/CU.v,1631833716,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/DR.v,,CU,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/DR.v,1631833716,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v,,DR,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/IR.v,1631833717,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v,,IR,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/MEM.v,1631833717,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/MtoRFSelMux.v,,MEM,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/MtoRFSelMux.v,1631833717,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/OR.v,,MtoRFSelMux,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/OR.v,1631833717,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v,,OR,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/PC.v,1631833717,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/PCSelMux.v,,PC,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/PCSelMux.v,1631833717,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v,,PCSelMux,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/RF.v,1631833717,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/RFDSelMux.v,,RF,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/RFDSelMux.v,1631833717,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/SE.v,,RFDSelMux,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/SE.v,1631833717,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v,,SE,,,,,,,,
C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sources_1/new/Top.v,1631833717,verilog,,C:/Users/dwigh/Xilinx/MultiCycle/MultiCycle.srcs/sim_1/new/testbench.v,,Top,,,,,,,,
