{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734636640962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734636640968 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 21:30:40 2024 " "Processing started: Thu Dec 19 21:30:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734636640968 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636640968 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off control_unit -c control_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636640968 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734636641453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734636641453 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"with\";  expecting \"end\", or \"(\", or an identifier (\"with\" is a reserved keyword), or a sequential statement control_unit.vhd(49) " "VHDL syntax error at control_unit.vhd(49) near text \"with\";  expecting \"end\", or \"(\", or an identifier (\"with\" is a reserved keyword), or a sequential statement" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 49 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650906 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" control_unit.vhd(51) " "VHDL syntax error at control_unit.vhd(51) near text \"when\";  expecting \";\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 51 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650906 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"select\";  expecting \"(\", or \"'\", or \".\" control_unit.vhd(71) " "VHDL syntax error at control_unit.vhd(71) near text \"select\";  expecting \"(\", or \"'\", or \".\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 71 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650906 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" control_unit.vhd(73) " "VHDL syntax error at control_unit.vhd(73) near text \"when\";  expecting \";\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 73 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650906 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" control_unit.vhd(79) " "VHDL syntax error at control_unit.vhd(79) near text \"when\";  expecting \";\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 79 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650906 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" control_unit.vhd(88) " "VHDL syntax error at control_unit.vhd(88) near text \"when\";  expecting \";\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 88 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650906 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" control_unit.vhd(96) " "VHDL syntax error at control_unit.vhd(96) near text \"when\";  expecting \";\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 96 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" control_unit.vhd(108) " "VHDL syntax error at control_unit.vhd(108) near text \"when\";  expecting \";\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 108 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" control_unit.vhd(121) " "VHDL syntax error at control_unit.vhd(121) near text \"when\";  expecting \";\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 121 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" control_unit.vhd(127) " "VHDL syntax error at control_unit.vhd(127) near text \"when\";  expecting \";\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 127 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" control_unit.vhd(138) " "VHDL syntax error at control_unit.vhd(138) near text \"when\";  expecting \";\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 138 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" control_unit.vhd(146) " "VHDL syntax error at control_unit.vhd(146) near text \"when\";  expecting \";\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 146 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" control_unit.vhd(155) " "VHDL syntax error at control_unit.vhd(155) near text \"when\";  expecting \";\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 155 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" control_unit.vhd(165) " "VHDL syntax error at control_unit.vhd(165) near text \"when\";  expecting \";\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 165 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" control_unit.vhd(180) " "VHDL syntax error at control_unit.vhd(180) near text \"when\";  expecting \";\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 180 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" control_unit.vhd(185) " "VHDL syntax error at control_unit.vhd(185) near text \"when\";  expecting \";\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 185 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" control_unit.vhd(191) " "VHDL syntax error at control_unit.vhd(191) near text \"when\";  expecting \";\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 191 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" control_unit.vhd(197) " "VHDL syntax error at control_unit.vhd(197) near text \"when\";  expecting \";\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 197 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650907 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"when\";  expecting \";\" control_unit.vhd(202) " "VHDL syntax error at control_unit.vhd(202) near text \"when\";  expecting \";\"" {  } { { "control_unit.vhd" "" { Text "F:/Engineering/Archeticture/project/Decode/control_unit.vhd" 202 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 0 0 " "Found 0 design units, including 0 entities, in source file control_unit.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650907 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734636650999 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 19 21:30:50 2024 " "Processing ended: Thu Dec 19 21:30:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734636650999 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734636650999 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734636650999 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636650999 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734636651585 ""}
