#ifndef PORT_CFG_DER_H
#define PORT_CFG_DER_H

/** \brief AUTOSAR Port Port Driver
 **
 ** This file is derivate specific and describes the Configuration PortPinName
 ** mapping into implementation used port config array index and bit number in
 ** the port.
 ** The user configured symbolic name (Port_Cfg.h) is mapped to
 ** the selected PortPinName by help of this set of macros.
 **
 ** Note: There is currently no simple possibility to create an unique mapping
 **       into PortNr and PinNr without transformation.
 **
 ** This file is static for one derivate/subderivate.
 **
 ** Do not edit this file manually.
 ** Any change might compromise the safety integrity level of
 ** the software partition it is contained in.
 **
 ** Product: SW-MCAL40-DRV
 **
 ** (c) 2014-2017, Cypress Semiconductor Corporation. All rights reserved.
 **
 ** Warranty and Disclaimer
 **
 ** This software product is property of Cypress Semiconductor Corporation or
 ** its subsidiaries.
 ** Any use and/or distribution rights for this software product are provided
 ** only under the Cypress Software License Agreement.
 ** Any use and/or distribution of this software product not in accordance with
 ** the terms of the Cypress Software License Agreement are unauthorized and
 ** shall constitute an infringement of Cypress intellectual property rights.
*/
/*==================[inclusions]=============================================*/
#include <Port_Common_Types.h>
#include <Port_Common_Defines.h>

/*==================[macros]=================================================*/
/*--------------------- Definition for all Port Pins ------------------------*/
/* PRQA S 857 EOF *//* Reason for disabling: Because number of PortPin to set in configuration is large, more than 1024 macro is necessary. */
/*------------------[Definition of Pins for Port 0]----------------*/
#define PORT_PIN_P000        ((Port_PinType)0U)
#define PORT_PIN_P001        ((Port_PinType)1U)
#define PORT_PIN_P002        ((Port_PinType)2U)
#define PORT_PIN_P003        ((Port_PinType)3U)
#define PORT_PIN_P004        ((Port_PinType)4U)
#define PORT_PIN_P005        ((Port_PinType)5U)
#define PORT_PIN_P006        ((Port_PinType)6U)
#define PORT_PIN_P007        ((Port_PinType)7U)
#define PORT_PIN_P008        ((Port_PinType)8U)
#define PORT_PIN_P009        ((Port_PinType)9U)
#define PORT_PIN_P010        ((Port_PinType)10U)
#define PORT_PIN_P011        ((Port_PinType)11U)
#define PORT_PIN_P012        ((Port_PinType)12U)
#define PORT_PIN_P013        ((Port_PinType)13U)
#define PORT_PIN_P014        ((Port_PinType)14U)
#define PORT_PIN_P015        ((Port_PinType)15U)
#define PORT_PIN_P016        ((Port_PinType)16U)
#define PORT_PIN_P017        ((Port_PinType)17U)
#define PORT_PIN_P018        ((Port_PinType)18U)
#define PORT_PIN_P019        ((Port_PinType)19U)
#define PORT_PIN_P026        ((Port_PinType)26U)
#define PORT_PIN_P027        ((Port_PinType)27U)
#define PORT_PIN_P028        ((Port_PinType)28U)
#define PORT_PIN_P030        ((Port_PinType)30U)
#define PORT_PIN_P031        ((Port_PinType)31U)
/*------------------[Definition of Pins for Port 1]----------------*/
#define PORT_PIN_P100        ((Port_PinType)32U)
#define PORT_PIN_P101        ((Port_PinType)33U)
#define PORT_PIN_P102        ((Port_PinType)34U)
#define PORT_PIN_P103        ((Port_PinType)35U)
#define PORT_PIN_P104        ((Port_PinType)36U)
#define PORT_PIN_P105        ((Port_PinType)37U)
#define PORT_PIN_P106        ((Port_PinType)38U)
#define PORT_PIN_P107        ((Port_PinType)39U)
#define PORT_PIN_P108        ((Port_PinType)40U)
#define PORT_PIN_P109        ((Port_PinType)41U)
/*------------------[Definition of Pins for Port 2]----------------*/
#define PORT_PIN_P216        ((Port_PinType)80U)
#define PORT_PIN_P217        ((Port_PinType)81U)
#define PORT_PIN_P219        ((Port_PinType)83U)
#define PORT_PIN_P222        ((Port_PinType)86U)
#define PORT_PIN_P224        ((Port_PinType)88U)
#define PORT_PIN_P225        ((Port_PinType)89U)
#define PORT_PIN_P226        ((Port_PinType)90U)
#define PORT_PIN_P227        ((Port_PinType)91U)
#define PORT_PIN_P228        ((Port_PinType)92U)
#define PORT_PIN_P229        ((Port_PinType)93U)
#define PORT_PIN_P230        ((Port_PinType)94U)
#define PORT_PIN_P231        ((Port_PinType)95U)
/*------------------[Definition of Pins for Port 3]----------------*/
#define PORT_PIN_P300        ((Port_PinType)96U)
#define PORT_PIN_P301        ((Port_PinType)97U)
#define PORT_PIN_P302        ((Port_PinType)98U)
#define PORT_PIN_P303        ((Port_PinType)99U)
#define PORT_PIN_P304        ((Port_PinType)100U)
#define PORT_PIN_P305        ((Port_PinType)101U)
#define PORT_PIN_P306        ((Port_PinType)102U)
#define PORT_PIN_P307        ((Port_PinType)103U)
#define PORT_PIN_P308        ((Port_PinType)104U)
#define PORT_PIN_P309        ((Port_PinType)105U)
#define PORT_PIN_P310        ((Port_PinType)106U)
#define PORT_PIN_P311        ((Port_PinType)107U)
#define PORT_PIN_P312        ((Port_PinType)108U)
#define PORT_PIN_P313        ((Port_PinType)109U)
#define PORT_PIN_P314        ((Port_PinType)110U)
#define PORT_PIN_P315        ((Port_PinType)111U)
#define PORT_PIN_P316        ((Port_PinType)112U)
#define PORT_PIN_P317        ((Port_PinType)113U)
#define PORT_PIN_P318        ((Port_PinType)114U)
#define PORT_PIN_P319        ((Port_PinType)115U)
#define PORT_PIN_P320        ((Port_PinType)116U)
#define PORT_PIN_P321        ((Port_PinType)117U)
#define PORT_PIN_P322        ((Port_PinType)118U)
#define PORT_PIN_P323        ((Port_PinType)119U)
#define PORT_PIN_P324        ((Port_PinType)120U)
#define PORT_PIN_P325        ((Port_PinType)121U)
#define PORT_PIN_P326        ((Port_PinType)122U)
#define PORT_PIN_P327        ((Port_PinType)123U)
#define PORT_PIN_P328        ((Port_PinType)124U)
#define PORT_PIN_P329        ((Port_PinType)125U)
#define PORT_PIN_P330        ((Port_PinType)126U)
#define PORT_PIN_P331        ((Port_PinType)127U)
/*------------------[Definition of Pins for Port 4]----------------*/
#define PORT_PIN_P400        ((Port_PinType)128U)
#define PORT_PIN_P401        ((Port_PinType)129U)
#define PORT_PIN_P402        ((Port_PinType)130U)
#define PORT_PIN_P403        ((Port_PinType)131U)
#define PORT_PIN_P404        ((Port_PinType)132U)
#define PORT_PIN_P405        ((Port_PinType)133U)
#define PORT_PIN_P406        ((Port_PinType)134U)
#define PORT_PIN_P407        ((Port_PinType)135U)
#define PORT_PIN_P408        ((Port_PinType)136U)
#define PORT_PIN_P409        ((Port_PinType)137U)
#define PORT_PIN_P410        ((Port_PinType)138U)
#define PORT_PIN_P411        ((Port_PinType)139U)
#define PORT_PIN_P412        ((Port_PinType)140U)
#define PORT_PIN_P425        ((Port_PinType)153U)
#define PORT_PIN_P426        ((Port_PinType)154U)
#define PORT_PIN_P427        ((Port_PinType)155U)
#define PORT_PIN_P428        ((Port_PinType)156U)
#define PORT_PIN_P429        ((Port_PinType)157U)
#define PORT_PIN_P430        ((Port_PinType)158U)
#define PORT_PIN_P431        ((Port_PinType)159U)
/*------------------[Definition of Pins for Port 5]----------------*/
#define PORT_PIN_P500        ((Port_PinType)160U)
#define PORT_PIN_P501        ((Port_PinType)161U)
#define PORT_PIN_P502        ((Port_PinType)162U)
#define PORT_PIN_P503        ((Port_PinType)163U)
#define PORT_PIN_P504        ((Port_PinType)164U)
#define PORT_PIN_P505        ((Port_PinType)165U)
#define PORT_PIN_P506        ((Port_PinType)166U)
#define PORT_PIN_P507        ((Port_PinType)167U)
#define PORT_PIN_P508        ((Port_PinType)168U)
#define PORT_PIN_P509        ((Port_PinType)169U)
#define PORT_PIN_P510        ((Port_PinType)170U)
#define PORT_PIN_P511        ((Port_PinType)171U)
#define PORT_PIN_P512        ((Port_PinType)172U)
#define PORT_PIN_P513        ((Port_PinType)173U)
#define PORT_PIN_P514        ((Port_PinType)174U)
#define PORT_PIN_P515        ((Port_PinType)175U)
#define PORT_PIN_P516        ((Port_PinType)176U)
#define PORT_PIN_P517        ((Port_PinType)177U)
#define PORT_PIN_P518        ((Port_PinType)178U)
#define PORT_PIN_P519        ((Port_PinType)179U)
#define PORT_PIN_P520        ((Port_PinType)180U)
#define PORT_PIN_P521        ((Port_PinType)181U)
#define PORT_PIN_P522        ((Port_PinType)182U)
#define PORT_PIN_P527        ((Port_PinType)187U)
#define PORT_PIN_P528        ((Port_PinType)188U)
#define PORT_PIN_P529        ((Port_PinType)189U)
#define PORT_PIN_P530        ((Port_PinType)190U)
#define PORT_PIN_P531        ((Port_PinType)191U)
/*------------------[Definition of Pins for Port 6]----------------*/
#define PORT_PIN_P600        ((Port_PinType)192U)


/*--------------------- Definition for all Resource Inputs ------------------*/
#define PORT_RESOURCEINPUT_SCL16        2U
#define PORT_RESOURCEINPUT_SDA16        3U
#define PORT_RESOURCEINPUT_MFS16_TRIGGER        4U
#define PORT_RESOURCEINPUT_SCL17        9U
#define PORT_RESOURCEINPUT_SDA17        10U
#define PORT_RESOURCEINPUT_MFS17_TRIGGER        11U
#define PORT_RESOURCEINPUT_SIN0        21U
#define PORT_RESOURCEINPUT_SCK0        22U
#define PORT_RESOURCEINPUT_MFS0_TRIGGER        25U
#define PORT_RESOURCEINPUT_SIN1        28U
#define PORT_RESOURCEINPUT_SCK1        29U
#define PORT_RESOURCEINPUT_MFS1_TRIGGER        32U
#define PORT_RESOURCEINPUT_MFS2_TRIGGER        39U
#define PORT_RESOURCEINPUT_MFS3_TRIGGER        46U
#define PORT_RESOURCEINPUT_SCL4        51U
#define PORT_RESOURCEINPUT_SDA4        52U
#define PORT_RESOURCEINPUT_MFS4_TRIGGER        53U
#define PORT_RESOURCEINPUT_SIN8        77U
#define PORT_RESOURCEINPUT_SCK8        78U
#define PORT_RESOURCEINPUT_MFS8_TRIGGER        81U
#define PORT_RESOURCEINPUT_SIN9        84U
#define PORT_RESOURCEINPUT_SCK9        85U
#define PORT_RESOURCEINPUT_MFS9_TRIGGER        88U
#define PORT_RESOURCEINPUT_SIN10        91U
#define PORT_RESOURCEINPUT_SCK10        92U
#define PORT_RESOURCEINPUT_SCL10        93U
#define PORT_RESOURCEINPUT_SDA10        94U
#define PORT_RESOURCEINPUT_MFS10_TRIGGER        95U
#define PORT_RESOURCEINPUT_SIN11        98U
#define PORT_RESOURCEINPUT_SCK11        99U
#define PORT_RESOURCEINPUT_MFS11_TRIGGER        102U
#define PORT_RESOURCEINPUT_SCL12        107U
#define PORT_RESOURCEINPUT_SDA12        108U
#define PORT_RESOURCEINPUT_MFS12_TRIGGER        109U
#define PORT_RESOURCEINPUT_RX5        133U
#define PORT_RESOURCEINPUT_RX6        134U
#define PORT_RESOURCEINPUT_RX0        136U
#define PORT_RESOURCEINPUT_RX1        137U
#define PORT_RESOURCEINPUT_TIN48        141U
#define PORT_RESOURCEINPUT_TIN49        142U
#define PORT_RESOURCEINPUT_TIN0        144U
#define PORT_RESOURCEINPUT_TIN1        145U
#define PORT_RESOURCEINPUT_TIN2        146U
#define PORT_RESOURCEINPUT_TIN3        147U
#define PORT_RESOURCEINPUT_TIN16        160U
#define PORT_RESOURCEINPUT_TIN17        161U
#define PORT_RESOURCEINPUT_TIN18        162U
#define PORT_RESOURCEINPUT_TIN19        163U
#define PORT_RESOURCEINPUT_TIN32        176U
#define PORT_RESOURCEINPUT_TIN33        177U
#define PORT_RESOURCEINPUT_TIN34        178U
#define PORT_RESOURCEINPUT_TIN35        179U
#define PORT_RESOURCEINPUT_EINT0        192U
#define PORT_RESOURCEINPUT_EINT1        193U
#define PORT_RESOURCEINPUT_EINT2        194U
#define PORT_RESOURCEINPUT_EINT3        195U
#define PORT_RESOURCEINPUT_EINT4        196U
#define PORT_RESOURCEINPUT_EINT5        197U
#define PORT_RESOURCEINPUT_EINT6        198U
#define PORT_RESOURCEINPUT_EINT7        199U
#define PORT_RESOURCEINPUT_EINT8        200U
#define PORT_RESOURCEINPUT_EINT9        201U
#define PORT_RESOURCEINPUT_EINT10        202U
#define PORT_RESOURCEINPUT_EINT11        203U
#define PORT_RESOURCEINPUT_EINT12        204U
#define PORT_RESOURCEINPUT_EINT13        205U
#define PORT_RESOURCEINPUT_EINT14        206U
#define PORT_RESOURCEINPUT_EINT15        207U
#define PORT_RESOURCEINPUT_FRT0_TEXT        224U
#define PORT_RESOURCEINPUT_FRT1_TEXT        225U
#define PORT_RESOURCEINPUT_FRT2_TEXT        226U
#define PORT_RESOURCEINPUT_FRT3_TEXT        227U
#define PORT_RESOURCEINPUT_FRT4_TEXT        228U
#define PORT_RESOURCEINPUT_FRT5_TEXT        229U
#define PORT_RESOURCEINPUT_FRT6_TEXT        230U
#define PORT_RESOURCEINPUT_FRT7_TEXT        231U
#define PORT_RESOURCEINPUT_FRT8_TEXT        232U
#define PORT_RESOURCEINPUT_FRT9_TEXT        233U
#define PORT_RESOURCEINPUT_FRT10_TEXT        234U
#define PORT_RESOURCEINPUT_FRT11_TEXT        235U
#define PORT_RESOURCEINPUT_OCU0_T        240U
#define PORT_RESOURCEINPUT_OCU0_MOD0        241U
#define PORT_RESOURCEINPUT_OCU0_MOD1        242U
#define PORT_RESOURCEINPUT_OCU1_T        243U
#define PORT_RESOURCEINPUT_OCU1_MOD0        244U
#define PORT_RESOURCEINPUT_OCU1_MOD1        245U
#define PORT_RESOURCEINPUT_OCU2_T        246U
#define PORT_RESOURCEINPUT_OCU2_MOD0        247U
#define PORT_RESOURCEINPUT_OCU2_MOD1        248U
#define PORT_RESOURCEINPUT_OCU3_T        249U
#define PORT_RESOURCEINPUT_OCU3_MOD0        250U
#define PORT_RESOURCEINPUT_OCU3_MOD1        251U
#define PORT_RESOURCEINPUT_OCU4_T        252U
#define PORT_RESOURCEINPUT_OCU4_MOD0        253U
#define PORT_RESOURCEINPUT_OCU4_MOD1        254U
#define PORT_RESOURCEINPUT_OCU5_T        255U
#define PORT_RESOURCEINPUT_OCU5_MOD0        256U
#define PORT_RESOURCEINPUT_OCU5_MOD1        257U
#define PORT_RESOURCEINPUT_OCU6_T        258U
#define PORT_RESOURCEINPUT_OCU6_MOD0        259U
#define PORT_RESOURCEINPUT_OCU6_MOD1        260U
#define PORT_RESOURCEINPUT_OCU7_T        261U
#define PORT_RESOURCEINPUT_OCU7_MOD0        262U
#define PORT_RESOURCEINPUT_OCU7_MOD1        263U
#define PORT_RESOURCEINPUT_OCU8_T        264U
#define PORT_RESOURCEINPUT_OCU8_MOD0        265U
#define PORT_RESOURCEINPUT_OCU8_MOD1        266U
#define PORT_RESOURCEINPUT_OCU9_T        267U
#define PORT_RESOURCEINPUT_OCU9_MOD0        268U
#define PORT_RESOURCEINPUT_OCU9_MOD1        269U
#define PORT_RESOURCEINPUT_OCU10_T        270U
#define PORT_RESOURCEINPUT_OCU10_MOD0        271U
#define PORT_RESOURCEINPUT_OCU10_MOD1        272U
#define PORT_RESOURCEINPUT_OCU11_T        273U
#define PORT_RESOURCEINPUT_OCU11_MOD0        274U
#define PORT_RESOURCEINPUT_OCU11_MOD1        275U
#define PORT_RESOURCEINPUT_ICU0_IN0        288U
#define PORT_RESOURCEINPUT_ICU0_IN1        289U
#define PORT_RESOURCEINPUT_ICU0_T        290U
#define PORT_RESOURCEINPUT_ICU1_IN0        291U
#define PORT_RESOURCEINPUT_ICU1_IN1        292U
#define PORT_RESOURCEINPUT_ICU1_T        293U
#define PORT_RESOURCEINPUT_ICU2_IN0        294U
#define PORT_RESOURCEINPUT_ICU2_IN1        295U
#define PORT_RESOURCEINPUT_ICU2_T        296U
#define PORT_RESOURCEINPUT_ICU3_IN0        297U
#define PORT_RESOURCEINPUT_ICU3_IN1        298U
#define PORT_RESOURCEINPUT_ICU3_T        299U
#define PORT_RESOURCEINPUT_ICU4_IN0        300U
#define PORT_RESOURCEINPUT_ICU4_IN1        301U
#define PORT_RESOURCEINPUT_ICU4_T        302U
#define PORT_RESOURCEINPUT_ICU5_IN0        303U
#define PORT_RESOURCEINPUT_ICU5_IN1        304U
#define PORT_RESOURCEINPUT_ICU5_T        305U
#define PORT_RESOURCEINPUT_ICU6_IN0        306U
#define PORT_RESOURCEINPUT_ICU6_IN1        307U
#define PORT_RESOURCEINPUT_ICU6_T        308U
#define PORT_RESOURCEINPUT_ICU7_IN0        309U
#define PORT_RESOURCEINPUT_ICU7_IN1        310U
#define PORT_RESOURCEINPUT_ICU7_T        311U
#define PORT_RESOURCEINPUT_ICU8_IN0        312U
#define PORT_RESOURCEINPUT_ICU8_IN1        313U
#define PORT_RESOURCEINPUT_ICU8_T        314U
#define PORT_RESOURCEINPUT_ICU9_IN0        315U
#define PORT_RESOURCEINPUT_ICU9_IN1        316U
#define PORT_RESOURCEINPUT_ICU9_T        317U
#define PORT_RESOURCEINPUT_ICU10_IN0        318U
#define PORT_RESOURCEINPUT_ICU10_IN1        319U
#define PORT_RESOURCEINPUT_ICU10_T        320U
#define PORT_RESOURCEINPUT_ICU11_IN0        321U
#define PORT_RESOURCEINPUT_ICU11_IN1        322U
#define PORT_RESOURCEINPUT_ICU11_T        323U
#define PORT_RESOURCEINPUT_AIN8        360U
#define PORT_RESOURCEINPUT_BIN8        361U
#define PORT_RESOURCEINPUT_ZIN8        362U
#define PORT_RESOURCEINPUT_AIN9        363U
#define PORT_RESOURCEINPUT_BIN9        364U
#define PORT_RESOURCEINPUT_ZIN9        365U
#define PORT_RESOURCEINPUT_PPG0_TIN1        384U
#define PORT_RESOURCEINPUT_PPG0_TIN2        385U
#define PORT_RESOURCEINPUT_PPG0_TIN3        386U
#define PORT_RESOURCEINPUT_PPG1_TIN1        387U
#define PORT_RESOURCEINPUT_PPG1_TIN2        388U
#define PORT_RESOURCEINPUT_PPG1_TIN3        389U
#define PORT_RESOURCEINPUT_PPG2_TIN1        390U
#define PORT_RESOURCEINPUT_PPG2_TIN2        391U
#define PORT_RESOURCEINPUT_PPG2_TIN3        392U
#define PORT_RESOURCEINPUT_PPG3_TIN1        393U
#define PORT_RESOURCEINPUT_PPG3_TIN2        394U
#define PORT_RESOURCEINPUT_PPG3_TIN3        395U
#define PORT_RESOURCEINPUT_PPG4_TIN1        396U
#define PORT_RESOURCEINPUT_PPG4_TIN2        397U
#define PORT_RESOURCEINPUT_PPG4_TIN3        398U
#define PORT_RESOURCEINPUT_PPG5_TIN1        399U
#define PORT_RESOURCEINPUT_PPG5_TIN2        400U
#define PORT_RESOURCEINPUT_PPG5_TIN3        401U
#define PORT_RESOURCEINPUT_PPG6_TIN1        402U
#define PORT_RESOURCEINPUT_PPG6_TIN2        403U
#define PORT_RESOURCEINPUT_PPG6_TIN3        404U
#define PORT_RESOURCEINPUT_PPG7_TIN1        405U
#define PORT_RESOURCEINPUT_PPG7_TIN2        406U
#define PORT_RESOURCEINPUT_PPG7_TIN3        407U
#define PORT_RESOURCEINPUT_PPG8_TIN1        408U
#define PORT_RESOURCEINPUT_PPG8_TIN2        409U
#define PORT_RESOURCEINPUT_PPG8_TIN3        410U
#define PORT_RESOURCEINPUT_PPG9_TIN1        411U
#define PORT_RESOURCEINPUT_PPG9_TIN2        412U
#define PORT_RESOURCEINPUT_PPG9_TIN3        413U
#define PORT_RESOURCEINPUT_PPG10_TIN1        414U
#define PORT_RESOURCEINPUT_PPG10_TIN2        415U
#define PORT_RESOURCEINPUT_PPG10_TIN3        416U
#define PORT_RESOURCEINPUT_PPG11_TIN1        417U
#define PORT_RESOURCEINPUT_PPG11_TIN2        418U
#define PORT_RESOURCEINPUT_PPG11_TIN3        419U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG0        438U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG1        439U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG2        440U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG3        441U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG4        442U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG5        443U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG6        444U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG7        445U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG8        446U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG9        447U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG10        448U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG11        449U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG12        450U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG13        451U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG14        452U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG15        453U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG16        454U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG17        455U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG18        456U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG19        457U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG20        458U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG21        459U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG22        460U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG23        461U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG24        462U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG25        463U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG26        464U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG27        465U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG28        466U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG29        467U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG30        468U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG31        469U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG32        470U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG33        471U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG34        472U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG35        473U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG36        474U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG37        475U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG38        476U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG39        477U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG40        478U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG41        479U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG42        480U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG43        481U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG44        482U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG45        483U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG46        484U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG47        485U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG48        486U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG49        487U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG50        488U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG51        489U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG52        490U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG53        491U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG54        492U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG55        493U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG56        494U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG57        495U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG58        496U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG59        497U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG60        498U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG61        499U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG62        500U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG63        501U
#define PORT_RESOURCEINPUT_M_DDRHSSPI_MSTART        510U
#define PORT_RESOURCEINPUT_CAP0_RESET_N        520U
#define PORT_RESOURCEINPUT_CAP0_MODE0        521U
#define PORT_RESOURCEINPUT_CAP0_MODE1        522U
#define PORT_RESOURCEINPUT_CAP0_VLD        523U
#define PORT_RESOURCEINPUT_CRS        526U
#define PORT_RESOURCEINPUT_COL        531U
#define PORT_RESOURCEINPUT_ECLK0        542U
#define PORT_RESOURCEINPUT_ECLK1        546U
#define PORT_RESOURCEINPUT_CAP0_DATA11        558U
#define PORT_RESOURCEINPUT_CAP0_DATA12        559U
#define PORT_RESOURCEINPUT_CAP0_DATA13        560U
#define PORT_RESOURCEINPUT_CAP0_DATA14        561U
#define PORT_RESOURCEINPUT_CAP0_DATA15        562U
#define PORT_RESOURCEINPUT_CAP0_DATA32        579U


/*--------------------- Definition for all Resource Input Modes -------------*/
#define PORT_RESOURCEINPUT_SCL16_NoiseFilterDisabled        0U
#define PORT_RESOURCEINPUT_SCL16_NoiseFilterEnabled        1U
#define PORT_RESOURCEINPUT_SDA16_NoiseFilterDisabled        0U
#define PORT_RESOURCEINPUT_SDA16_NoiseFilterEnabled        1U
#define PORT_RESOURCEINPUT_MFS16_TRIGGER_TOT48        0U
#define PORT_RESOURCEINPUT_MFS16_TRIGGER_TOT49        1U
#define PORT_RESOURCEINPUT_SCL17_NoiseFilterDisabled        0U
#define PORT_RESOURCEINPUT_SCL17_NoiseFilterEnabled        1U
#define PORT_RESOURCEINPUT_SDA17_NoiseFilterDisabled        0U
#define PORT_RESOURCEINPUT_SDA17_NoiseFilterEnabled        1U
#define PORT_RESOURCEINPUT_MFS17_TRIGGER_TOT48        0U
#define PORT_RESOURCEINPUT_MFS17_TRIGGER_TOT49        1U
#define PORT_RESOURCEINPUT_SIN0_P227        0U
#define PORT_RESOURCEINPUT_SIN0_P005        768U
#define PORT_RESOURCEINPUT_SCK0_P226        0U
#define PORT_RESOURCEINPUT_SCK0_P531        768U
#define PORT_RESOURCEINPUT_MFS0_TRIGGER_TOT0        0U
#define PORT_RESOURCEINPUT_MFS0_TRIGGER_TOT1        1U
#define PORT_RESOURCEINPUT_MFS0_TRIGGER_TOT2        2U
#define PORT_RESOURCEINPUT_MFS0_TRIGGER_TOT3        3U
#define PORT_RESOURCEINPUT_SIN1_set1        0U
#define PORT_RESOURCEINPUT_SIN1_P231        256U
#define PORT_RESOURCEINPUT_SIN1_P028        512U
#define PORT_RESOURCEINPUT_SCK1_set1        0U
#define PORT_RESOURCEINPUT_SCK1_P230        256U
#define PORT_RESOURCEINPUT_SCK1_P027        512U
#define PORT_RESOURCEINPUT_MFS1_TRIGGER_TOT0        0U
#define PORT_RESOURCEINPUT_MFS1_TRIGGER_TOT1        1U
#define PORT_RESOURCEINPUT_MFS1_TRIGGER_TOT2        2U
#define PORT_RESOURCEINPUT_MFS1_TRIGGER_TOT3        3U
#define PORT_RESOURCEINPUT_MFS2_TRIGGER_TOT0        0U
#define PORT_RESOURCEINPUT_MFS2_TRIGGER_TOT1        1U
#define PORT_RESOURCEINPUT_MFS2_TRIGGER_TOT2        2U
#define PORT_RESOURCEINPUT_MFS2_TRIGGER_TOT3        3U
#define PORT_RESOURCEINPUT_MFS3_TRIGGER_TOT0        0U
#define PORT_RESOURCEINPUT_MFS3_TRIGGER_TOT1        1U
#define PORT_RESOURCEINPUT_MFS3_TRIGGER_TOT2        2U
#define PORT_RESOURCEINPUT_MFS3_TRIGGER_TOT3        3U
#define PORT_RESOURCEINPUT_SCL4_NoiseFilterDisabled        0U
#define PORT_RESOURCEINPUT_SCL4_NoiseFilterEnabled        1U
#define PORT_RESOURCEINPUT_SDA4_NoiseFilterDisabled        0U
#define PORT_RESOURCEINPUT_SDA4_NoiseFilterEnabled        1U
#define PORT_RESOURCEINPUT_MFS4_TRIGGER_TOT0        0U
#define PORT_RESOURCEINPUT_MFS4_TRIGGER_TOT1        1U
#define PORT_RESOURCEINPUT_MFS4_TRIGGER_TOT2        2U
#define PORT_RESOURCEINPUT_MFS4_TRIGGER_TOT3        3U
#define PORT_RESOURCEINPUT_SIN8_set1        0U
#define PORT_RESOURCEINPUT_SIN8_P504        768U
#define PORT_RESOURCEINPUT_SIN8_P305        1280U
#define PORT_RESOURCEINPUT_SCK8_set1        0U
#define PORT_RESOURCEINPUT_SCK8_P503        768U
#define PORT_RESOURCEINPUT_SCK8_P304        1280U
#define PORT_RESOURCEINPUT_MFS8_TRIGGER_TOT16        0U
#define PORT_RESOURCEINPUT_MFS8_TRIGGER_TOT17        1U
#define PORT_RESOURCEINPUT_MFS8_TRIGGER_TOT18        2U
#define PORT_RESOURCEINPUT_MFS8_TRIGGER_TOT19        3U
#define PORT_RESOURCEINPUT_SIN9_set1        0U
#define PORT_RESOURCEINPUT_SIN9_P508        768U
#define PORT_RESOURCEINPUT_SIN9_P309        1024U
#define PORT_RESOURCEINPUT_SCK9_set1        0U
#define PORT_RESOURCEINPUT_SCK9_P507        768U
#define PORT_RESOURCEINPUT_SCK9_P308        1024U
#define PORT_RESOURCEINPUT_MFS9_TRIGGER_TOT16        0U
#define PORT_RESOURCEINPUT_MFS9_TRIGGER_TOT17        1U
#define PORT_RESOURCEINPUT_MFS9_TRIGGER_TOT18        2U
#define PORT_RESOURCEINPUT_MFS9_TRIGGER_TOT19        3U
#define PORT_RESOURCEINPUT_SIN10_set1        0U
#define PORT_RESOURCEINPUT_SIN10_P512        768U
#define PORT_RESOURCEINPUT_SIN10_P314        1024U
#define PORT_RESOURCEINPUT_SCK10_set1        0U
#define PORT_RESOURCEINPUT_SCK10_P511        768U
#define PORT_RESOURCEINPUT_SCK10_P313        1024U
#define PORT_RESOURCEINPUT_SCL10_NoiseFilterDisabled        0U
#define PORT_RESOURCEINPUT_SCL10_NoiseFilterEnabled        1U
#define PORT_RESOURCEINPUT_SDA10_NoiseFilterDisabled        0U
#define PORT_RESOURCEINPUT_SDA10_NoiseFilterEnabled        1U
#define PORT_RESOURCEINPUT_MFS10_TRIGGER_TOT16        0U
#define PORT_RESOURCEINPUT_MFS10_TRIGGER_TOT17        1U
#define PORT_RESOURCEINPUT_MFS10_TRIGGER_TOT18        2U
#define PORT_RESOURCEINPUT_MFS10_TRIGGER_TOT19        3U
#define PORT_RESOURCEINPUT_SIN11_set1        0U
#define PORT_RESOURCEINPUT_SIN11_P516        1024U
#define PORT_RESOURCEINPUT_SIN11_P317        1280U
#define PORT_RESOURCEINPUT_SIN11_P428        1536U
#define PORT_RESOURCEINPUT_SCK11_set1        0U
#define PORT_RESOURCEINPUT_SCK11_P515        1024U
#define PORT_RESOURCEINPUT_SCK11_P316        1280U
#define PORT_RESOURCEINPUT_SCK11_P427        1536U
#define PORT_RESOURCEINPUT_MFS11_TRIGGER_TOT16        0U
#define PORT_RESOURCEINPUT_MFS11_TRIGGER_TOT17        1U
#define PORT_RESOURCEINPUT_MFS11_TRIGGER_TOT18        2U
#define PORT_RESOURCEINPUT_MFS11_TRIGGER_TOT19        3U
#define PORT_RESOURCEINPUT_SCL12_NoiseFilterDisabled        0U
#define PORT_RESOURCEINPUT_SCL12_NoiseFilterEnabled        1U
#define PORT_RESOURCEINPUT_SDA12_NoiseFilterDisabled        0U
#define PORT_RESOURCEINPUT_SDA12_NoiseFilterEnabled        1U
#define PORT_RESOURCEINPUT_MFS12_TRIGGER_TOT16        0U
#define PORT_RESOURCEINPUT_MFS12_TRIGGER_TOT17        1U
#define PORT_RESOURCEINPUT_MFS12_TRIGGER_TOT18        2U
#define PORT_RESOURCEINPUT_MFS12_TRIGGER_TOT19        3U
#define PORT_RESOURCEINPUT_RX5_set1        0U
#define PORT_RESOURCEINPUT_RX5_P308        1024U
#define PORT_RESOURCEINPUT_RX5_P314        2048U
#define PORT_RESOURCEINPUT_RX5_MCAN5_PIN_AND_TX_set1        1U
#define PORT_RESOURCEINPUT_RX5_MCAN5_PIN_AND_TX_P308        1025U
#define PORT_RESOURCEINPUT_RX5_MCAN5_PIN_AND_TX_P314        2049U
#define PORT_RESOURCEINPUT_RX6_set1        0U
#define PORT_RESOURCEINPUT_RX6_P310        1536U
#define PORT_RESOURCEINPUT_RX6_P316        2560U
#define PORT_RESOURCEINPUT_RX6_MCAN6_PIN_AND_TX_set1        1U
#define PORT_RESOURCEINPUT_RX6_MCAN6_PIN_AND_TX_P310        1537U
#define PORT_RESOURCEINPUT_RX6_MCAN6_PIN_AND_TX_P316        2561U
#define PORT_RESOURCEINPUT_RX0_PORT_PIN        0U
#define PORT_RESOURCEINPUT_RX0_MCAN0_PIN_AND_TX        1U
#define PORT_RESOURCEINPUT_RX1_set1        0U
#define PORT_RESOURCEINPUT_RX1_P305        512U
#define PORT_RESOURCEINPUT_RX1_P411        1536U
#define PORT_RESOURCEINPUT_RX1_MCAN1_PIN_AND_TX_set1        1U
#define PORT_RESOURCEINPUT_RX1_MCAN1_PIN_AND_TX_P305        513U
#define PORT_RESOURCEINPUT_RX1_MCAN1_PIN_AND_TX_P411        1537U
#define PORT_RESOURCEINPUT_TIN48_PORT_PIN        0U
#define PORT_RESOURCEINPUT_TIN48_TOT49        1U
#define PORT_RESOURCEINPUT_TIN48_RLT49_UFSET        2U
#define PORT_RESOURCEINPUT_TIN49_PORT_PIN        0U
#define PORT_RESOURCEINPUT_TIN49_TOT48        1U
#define PORT_RESOURCEINPUT_TIN49_RLT48_UFSET        2U
#define PORT_RESOURCEINPUT_TIN0_P228        0U
#define PORT_RESOURCEINPUT_TIN0_P528        256U
#define PORT_RESOURCEINPUT_TIN0_TOT3        1U
#define PORT_RESOURCEINPUT_TIN0_RLT3_UFSET        2U
#define PORT_RESOURCEINPUT_TIN0_TOT1        3U
#define PORT_RESOURCEINPUT_TIN0_PPG0_TOUT0        4U
#define PORT_RESOURCEINPUT_TIN1_P229        0U
#define PORT_RESOURCEINPUT_TIN1_P530        256U
#define PORT_RESOURCEINPUT_TIN1_TOT0        1U
#define PORT_RESOURCEINPUT_TIN1_RLT0_UFSET        2U
#define PORT_RESOURCEINPUT_TIN1_TOT2        3U
#define PORT_RESOURCEINPUT_TIN1_PPG1_TOUT0        4U
#define PORT_RESOURCEINPUT_TIN2_P600        0U
#define PORT_RESOURCEINPUT_TIN2_P230        256U
#define PORT_RESOURCEINPUT_TIN2_TOT1        1U
#define PORT_RESOURCEINPUT_TIN2_RLT1_UFSET        2U
#define PORT_RESOURCEINPUT_TIN2_TOT3        3U
#define PORT_RESOURCEINPUT_TIN2_PPG2_TOUT0        4U
#define PORT_RESOURCEINPUT_TIN3_P001        0U
#define PORT_RESOURCEINPUT_TIN3_P231        256U
#define PORT_RESOURCEINPUT_TIN3_TOT2        1U
#define PORT_RESOURCEINPUT_TIN3_RLT2_UFSET        2U
#define PORT_RESOURCEINPUT_TIN3_TOT0        3U
#define PORT_RESOURCEINPUT_TIN3_PPG3_TOUT0        4U
#define PORT_RESOURCEINPUT_TIN16_P003        0U
#define PORT_RESOURCEINPUT_TIN16_P304        256U
#define PORT_RESOURCEINPUT_TIN16_TOT19        1U
#define PORT_RESOURCEINPUT_TIN16_RLT19_UFSET        2U
#define PORT_RESOURCEINPUT_TIN16_TOT17        3U
#define PORT_RESOURCEINPUT_TIN16_PPG6_TOUT0        4U
#define PORT_RESOURCEINPUT_TIN17_P005        0U
#define PORT_RESOURCEINPUT_TIN17_P306        256U
#define PORT_RESOURCEINPUT_TIN17_TOT16        1U
#define PORT_RESOURCEINPUT_TIN17_RLT16_UFSET        2U
#define PORT_RESOURCEINPUT_TIN17_TOT18        3U
#define PORT_RESOURCEINPUT_TIN17_PPG7_TOUT0        4U
#define PORT_RESOURCEINPUT_TIN18_P007        0U
#define PORT_RESOURCEINPUT_TIN18_P309        256U
#define PORT_RESOURCEINPUT_TIN18_TOT17        1U
#define PORT_RESOURCEINPUT_TIN18_RLT17_UFSET        2U
#define PORT_RESOURCEINPUT_TIN18_TOT19        3U
#define PORT_RESOURCEINPUT_TIN18_PPG8_TOUT0        4U
#define PORT_RESOURCEINPUT_TIN19_P009        0U
#define PORT_RESOURCEINPUT_TIN19_P311        256U
#define PORT_RESOURCEINPUT_TIN19_TOT18        1U
#define PORT_RESOURCEINPUT_TIN19_RLT18_UFSET        2U
#define PORT_RESOURCEINPUT_TIN19_TOT16        3U
#define PORT_RESOURCEINPUT_TIN19_PPG9_TOUT0        4U
#define PORT_RESOURCEINPUT_TIN32_P011        0U
#define PORT_RESOURCEINPUT_TIN32_P313        256U
#define PORT_RESOURCEINPUT_TIN32_TOT35        1U
#define PORT_RESOURCEINPUT_TIN32_RLT35_UFSET        2U
#define PORT_RESOURCEINPUT_TIN32_TOT33        3U
#define PORT_RESOURCEINPUT_TIN33_P013        0U
#define PORT_RESOURCEINPUT_TIN33_P315        256U
#define PORT_RESOURCEINPUT_TIN33_TOT32        1U
#define PORT_RESOURCEINPUT_TIN33_RLT32_UFSET        2U
#define PORT_RESOURCEINPUT_TIN33_TOT34        3U
#define PORT_RESOURCEINPUT_TIN34_P015        0U
#define PORT_RESOURCEINPUT_TIN34_P317        256U
#define PORT_RESOURCEINPUT_TIN34_TOT33        1U
#define PORT_RESOURCEINPUT_TIN34_RLT33_UFSET        2U
#define PORT_RESOURCEINPUT_TIN34_TOT35        3U
#define PORT_RESOURCEINPUT_TIN35_P017        0U
#define PORT_RESOURCEINPUT_TIN35_P319        256U
#define PORT_RESOURCEINPUT_TIN35_TOT34        1U
#define PORT_RESOURCEINPUT_TIN35_RLT34_UFSET        2U
#define PORT_RESOURCEINPUT_TIN35_TOT32        3U
#define PORT_RESOURCEINPUT_EINT0_P600        0U
#define PORT_RESOURCEINPUT_EINT0_P015        256U
#define PORT_RESOURCEINPUT_EINT0_P019        512U
#define PORT_RESOURCEINPUT_EINT0_P109        768U
#define PORT_RESOURCEINPUT_EINT0_P216        1024U
#define PORT_RESOURCEINPUT_EINT0_P300        1280U
#define PORT_RESOURCEINPUT_EINT0_P316        1536U
#define PORT_RESOURCEINPUT_EINT0_P400        1792U
#define PORT_RESOURCEINPUT_EINT0_P500        2304U
#define PORT_RESOURCEINPUT_EINT0_P516        2560U
#define PORT_RESOURCEINPUT_EINT1_P000        0U
#define PORT_RESOURCEINPUT_EINT1_P016        256U
#define PORT_RESOURCEINPUT_EINT1_P026        512U
#define PORT_RESOURCEINPUT_EINT1_P217        768U
#define PORT_RESOURCEINPUT_EINT1_P301        1024U
#define PORT_RESOURCEINPUT_EINT1_P317        1280U
#define PORT_RESOURCEINPUT_EINT1_P401        1536U
#define PORT_RESOURCEINPUT_EINT1_P501        2048U
#define PORT_RESOURCEINPUT_EINT1_P517        2304U
#define PORT_RESOURCEINPUT_EINT2_P001        0U
#define PORT_RESOURCEINPUT_EINT2_P017        256U
#define PORT_RESOURCEINPUT_EINT2_P027        512U
#define PORT_RESOURCEINPUT_EINT2_P302        1024U
#define PORT_RESOURCEINPUT_EINT2_P318        1280U
#define PORT_RESOURCEINPUT_EINT2_P402        1536U
#define PORT_RESOURCEINPUT_EINT2_P502        2048U
#define PORT_RESOURCEINPUT_EINT2_P518        2304U
#define PORT_RESOURCEINPUT_EINT3_P002        0U
#define PORT_RESOURCEINPUT_EINT3_P521        256U
#define PORT_RESOURCEINPUT_EINT3_P028        512U
#define PORT_RESOURCEINPUT_EINT3_P219        768U
#define PORT_RESOURCEINPUT_EINT3_P303        1024U
#define PORT_RESOURCEINPUT_EINT3_P319        1280U
#define PORT_RESOURCEINPUT_EINT3_P403        1536U
#define PORT_RESOURCEINPUT_EINT3_P503        2048U
#define PORT_RESOURCEINPUT_EINT3_P519        2304U
#define PORT_RESOURCEINPUT_EINT4_P003        0U
#define PORT_RESOURCEINPUT_EINT4_P522        256U
#define PORT_RESOURCEINPUT_EINT4_P304        1024U
#define PORT_RESOURCEINPUT_EINT4_P320        1280U
#define PORT_RESOURCEINPUT_EINT4_P404        1536U
#define PORT_RESOURCEINPUT_EINT4_P504        2048U
#define PORT_RESOURCEINPUT_EINT4_P520        2304U
#define PORT_RESOURCEINPUT_EINT5_P004        0U
#define PORT_RESOURCEINPUT_EINT5_P030        512U
#define PORT_RESOURCEINPUT_EINT5_P305        1024U
#define PORT_RESOURCEINPUT_EINT5_P321        1280U
#define PORT_RESOURCEINPUT_EINT5_P405        1536U
#define PORT_RESOURCEINPUT_EINT5_P505        2048U
#define PORT_RESOURCEINPUT_EINT6_P005        0U
#define PORT_RESOURCEINPUT_EINT6_P031        512U
#define PORT_RESOURCEINPUT_EINT6_P222        768U
#define PORT_RESOURCEINPUT_EINT6_P306        1024U
#define PORT_RESOURCEINPUT_EINT6_P322        1280U
#define PORT_RESOURCEINPUT_EINT6_P406        1536U
#define PORT_RESOURCEINPUT_EINT6_P506        2048U
#define PORT_RESOURCEINPUT_EINT7_P006        0U
#define PORT_RESOURCEINPUT_EINT7_P100        512U
#define PORT_RESOURCEINPUT_EINT7_P307        1024U
#define PORT_RESOURCEINPUT_EINT7_P323        1280U
#define PORT_RESOURCEINPUT_EINT7_P407        1536U
#define PORT_RESOURCEINPUT_EINT7_P507        2048U
#define PORT_RESOURCEINPUT_EINT8_P007        0U
#define PORT_RESOURCEINPUT_EINT8_P101        512U
#define PORT_RESOURCEINPUT_EINT8_P224        768U
#define PORT_RESOURCEINPUT_EINT8_P308        1024U
#define PORT_RESOURCEINPUT_EINT8_P324        1280U
#define PORT_RESOURCEINPUT_EINT8_P408        1536U
#define PORT_RESOURCEINPUT_EINT8_P508        2048U
#define PORT_RESOURCEINPUT_EINT9_P008        0U
#define PORT_RESOURCEINPUT_EINT9_P102        512U
#define PORT_RESOURCEINPUT_EINT9_P225        768U
#define PORT_RESOURCEINPUT_EINT9_P309        1024U
#define PORT_RESOURCEINPUT_EINT9_P325        1280U
#define PORT_RESOURCEINPUT_EINT9_P409        1536U
#define PORT_RESOURCEINPUT_EINT9_P425        1792U
#define PORT_RESOURCEINPUT_EINT9_P509        2048U
#define PORT_RESOURCEINPUT_EINT10_P009        0U
#define PORT_RESOURCEINPUT_EINT10_P103        512U
#define PORT_RESOURCEINPUT_EINT10_P226        768U
#define PORT_RESOURCEINPUT_EINT10_P310        1024U
#define PORT_RESOURCEINPUT_EINT10_P326        1280U
#define PORT_RESOURCEINPUT_EINT10_P410        1536U
#define PORT_RESOURCEINPUT_EINT10_P426        1792U
#define PORT_RESOURCEINPUT_EINT10_P510        2048U
#define PORT_RESOURCEINPUT_EINT11_P010        0U
#define PORT_RESOURCEINPUT_EINT11_P104        512U
#define PORT_RESOURCEINPUT_EINT11_P227        768U
#define PORT_RESOURCEINPUT_EINT11_P311        1024U
#define PORT_RESOURCEINPUT_EINT11_P327        1280U
#define PORT_RESOURCEINPUT_EINT11_P411        1536U
#define PORT_RESOURCEINPUT_EINT11_P427        1792U
#define PORT_RESOURCEINPUT_EINT11_P511        2048U
#define PORT_RESOURCEINPUT_EINT11_P527        2816U
#define PORT_RESOURCEINPUT_EINT12_P011        0U
#define PORT_RESOURCEINPUT_EINT12_P105        512U
#define PORT_RESOURCEINPUT_EINT12_P228        768U
#define PORT_RESOURCEINPUT_EINT12_P312        1024U
#define PORT_RESOURCEINPUT_EINT12_P328        1280U
#define PORT_RESOURCEINPUT_EINT12_P412        1536U
#define PORT_RESOURCEINPUT_EINT12_P428        1792U
#define PORT_RESOURCEINPUT_EINT12_P512        2048U
#define PORT_RESOURCEINPUT_EINT12_P528        2816U
#define PORT_RESOURCEINPUT_EINT13_P012        0U
#define PORT_RESOURCEINPUT_EINT13_P106        512U
#define PORT_RESOURCEINPUT_EINT13_P229        768U
#define PORT_RESOURCEINPUT_EINT13_P313        1024U
#define PORT_RESOURCEINPUT_EINT13_P329        1280U
#define PORT_RESOURCEINPUT_EINT13_P429        1792U
#define PORT_RESOURCEINPUT_EINT13_P513        2048U
#define PORT_RESOURCEINPUT_EINT13_P529        2816U
#define PORT_RESOURCEINPUT_EINT14_P013        0U
#define PORT_RESOURCEINPUT_EINT14_P107        512U
#define PORT_RESOURCEINPUT_EINT14_P230        768U
#define PORT_RESOURCEINPUT_EINT14_P314        1024U
#define PORT_RESOURCEINPUT_EINT14_P330        1280U
#define PORT_RESOURCEINPUT_EINT14_P430        1792U
#define PORT_RESOURCEINPUT_EINT14_P514        2048U
#define PORT_RESOURCEINPUT_EINT14_P530        2816U
#define PORT_RESOURCEINPUT_EINT15_P531        0U
#define PORT_RESOURCEINPUT_EINT15_P014        256U
#define PORT_RESOURCEINPUT_EINT15_P018        512U
#define PORT_RESOURCEINPUT_EINT15_P108        768U
#define PORT_RESOURCEINPUT_EINT15_P231        1024U
#define PORT_RESOURCEINPUT_EINT15_P315        1280U
#define PORT_RESOURCEINPUT_EINT15_P331        1536U
#define PORT_RESOURCEINPUT_EINT15_P431        2048U
#define PORT_RESOURCEINPUT_EINT15_P515        2304U
#define PORT_RESOURCEINPUT_FRT0_TEXT_PORT_PIN        0U
#define PORT_RESOURCEINPUT_FRT0_TEXT_TOT0        1U
#define PORT_RESOURCEINPUT_FRT0_TEXT_TOT1        2U
#define PORT_RESOURCEINPUT_FRT0_TEXT_PPG0_TOUT2        3U
#define PORT_RESOURCEINPUT_FRT1_TEXT_PORT_PIN        0U
#define PORT_RESOURCEINPUT_FRT1_TEXT_TOT0        1U
#define PORT_RESOURCEINPUT_FRT1_TEXT_TOT2        2U
#define PORT_RESOURCEINPUT_FRT1_TEXT_PPG1_TOUT2        3U
#define PORT_RESOURCEINPUT_FRT2_TEXT_PORT_PIN        0U
#define PORT_RESOURCEINPUT_FRT2_TEXT_TOT0        1U
#define PORT_RESOURCEINPUT_FRT2_TEXT_TOT3        2U
#define PORT_RESOURCEINPUT_FRT2_TEXT_PPG2_TOUT2        3U
#define PORT_RESOURCEINPUT_FRT3_TEXT_PORT_PIN        0U
#define PORT_RESOURCEINPUT_FRT3_TEXT_TOT0        1U
#define PORT_RESOURCEINPUT_FRT3_TEXT_TOT1        2U
#define PORT_RESOURCEINPUT_FRT3_TEXT_PPG3_TOUT2        3U
#define PORT_RESOURCEINPUT_FRT4_TEXT_PORT_PIN        0U
#define PORT_RESOURCEINPUT_FRT4_TEXT_TOT0        1U
#define PORT_RESOURCEINPUT_FRT4_TEXT_TOT2        2U
#define PORT_RESOURCEINPUT_FRT4_TEXT_PPG4_TOUT2        3U
#define PORT_RESOURCEINPUT_FRT5_TEXT_PORT_PIN        0U
#define PORT_RESOURCEINPUT_FRT5_TEXT_TOT0        1U
#define PORT_RESOURCEINPUT_FRT5_TEXT_TOT3        2U
#define PORT_RESOURCEINPUT_FRT5_TEXT_PPG5_TOUT2        3U
#define PORT_RESOURCEINPUT_FRT6_TEXT_PORT_PIN        0U
#define PORT_RESOURCEINPUT_FRT6_TEXT_TOT0        1U
#define PORT_RESOURCEINPUT_FRT6_TEXT_TOT1        2U
#define PORT_RESOURCEINPUT_FRT6_TEXT_PPG0_TOUT2        3U
#define PORT_RESOURCEINPUT_FRT7_TEXT_PORT_PIN        0U
#define PORT_RESOURCEINPUT_FRT7_TEXT_TOT0        1U
#define PORT_RESOURCEINPUT_FRT7_TEXT_TOT2        2U
#define PORT_RESOURCEINPUT_FRT7_TEXT_PPG1_TOUT2        3U
#define PORT_RESOURCEINPUT_FRT8_TEXT_PORT_PIN        0U
#define PORT_RESOURCEINPUT_FRT8_TEXT_RLT3_UFSET        1U
#define PORT_RESOURCEINPUT_FRT8_TEXT_RLT16_UFSET        2U
#define PORT_RESOURCEINPUT_FRT8_TEXT_PPG6_TOUT2        3U
#define PORT_RESOURCEINPUT_FRT9_TEXT_PORT_PIN        0U
#define PORT_RESOURCEINPUT_FRT9_TEXT_RLT3_UFSET        1U
#define PORT_RESOURCEINPUT_FRT9_TEXT_RLT17_UFSET        2U
#define PORT_RESOURCEINPUT_FRT9_TEXT_PPG7_TOUT2        3U
#define PORT_RESOURCEINPUT_FRT10_TEXT_PORT_PIN        0U
#define PORT_RESOURCEINPUT_FRT10_TEXT_RLT3_UFSET        1U
#define PORT_RESOURCEINPUT_FRT10_TEXT_RLT18_UFSET        2U
#define PORT_RESOURCEINPUT_FRT10_TEXT_PPG8_TOUT2        3U
#define PORT_RESOURCEINPUT_FRT11_TEXT_PORT_PIN        0U
#define PORT_RESOURCEINPUT_FRT11_TEXT_RLT3_UFSET        1U
#define PORT_RESOURCEINPUT_FRT11_TEXT_RLT16_UFSET        2U
#define PORT_RESOURCEINPUT_FRT11_TEXT_PPG9_TOUT2        3U
#define PORT_RESOURCEINPUT_OCU0_T_FRT0        0U
#define PORT_RESOURCEINPUT_OCU0_MOD0_set1        0U
#define PORT_RESOURCEINPUT_OCU0_MOD0_set0        1U
#define PORT_RESOURCEINPUT_OCU0_MOD1_set1        0U
#define PORT_RESOURCEINPUT_OCU0_MOD1_set0        1U
#define PORT_RESOURCEINPUT_OCU1_T_FRT1        0U
#define PORT_RESOURCEINPUT_OCU1_T_FRT0        1U
#define PORT_RESOURCEINPUT_OCU1_MOD0_set1        0U
#define PORT_RESOURCEINPUT_OCU1_MOD0_set0        1U
#define PORT_RESOURCEINPUT_OCU1_MOD1_set1        0U
#define PORT_RESOURCEINPUT_OCU1_MOD1_set0        1U
#define PORT_RESOURCEINPUT_OCU2_T_FRT2        0U
#define PORT_RESOURCEINPUT_OCU2_T_FRT0        1U
#define PORT_RESOURCEINPUT_OCU2_MOD0_set1        0U
#define PORT_RESOURCEINPUT_OCU2_MOD0_set0        1U
#define PORT_RESOURCEINPUT_OCU2_MOD1_set1        0U
#define PORT_RESOURCEINPUT_OCU2_MOD1_set0        1U
#define PORT_RESOURCEINPUT_OCU3_T_FRT3        0U
#define PORT_RESOURCEINPUT_OCU3_T_FRT0        1U
#define PORT_RESOURCEINPUT_OCU3_T_FRT1        2U
#define PORT_RESOURCEINPUT_OCU3_T_FRT2        3U
#define PORT_RESOURCEINPUT_OCU3_MOD0_set1        0U
#define PORT_RESOURCEINPUT_OCU3_MOD0_set0        1U
#define PORT_RESOURCEINPUT_OCU3_MOD1_set1        0U
#define PORT_RESOURCEINPUT_OCU3_MOD1_set0        1U
#define PORT_RESOURCEINPUT_OCU4_T_FRT4        0U
#define PORT_RESOURCEINPUT_OCU4_MOD0_set1        0U
#define PORT_RESOURCEINPUT_OCU4_MOD0_set0        1U
#define PORT_RESOURCEINPUT_OCU4_MOD1_set1        0U
#define PORT_RESOURCEINPUT_OCU4_MOD1_set0        1U
#define PORT_RESOURCEINPUT_OCU5_T_FRT5        0U
#define PORT_RESOURCEINPUT_OCU5_T_FRT4        1U
#define PORT_RESOURCEINPUT_OCU5_MOD0_set1        0U
#define PORT_RESOURCEINPUT_OCU5_MOD0_set0        1U
#define PORT_RESOURCEINPUT_OCU5_MOD1_set1        0U
#define PORT_RESOURCEINPUT_OCU5_MOD1_set0        1U
#define PORT_RESOURCEINPUT_OCU6_T_FRT6        0U
#define PORT_RESOURCEINPUT_OCU6_T_FRT4        1U
#define PORT_RESOURCEINPUT_OCU6_MOD0_set1        0U
#define PORT_RESOURCEINPUT_OCU6_MOD0_set0        1U
#define PORT_RESOURCEINPUT_OCU6_MOD1_set1        0U
#define PORT_RESOURCEINPUT_OCU6_MOD1_set0        1U
#define PORT_RESOURCEINPUT_OCU7_T_FRT7        0U
#define PORT_RESOURCEINPUT_OCU7_T_FRT4        1U
#define PORT_RESOURCEINPUT_OCU7_T_FRT5        2U
#define PORT_RESOURCEINPUT_OCU7_T_FRT6        3U
#define PORT_RESOURCEINPUT_OCU7_MOD0_set1        0U
#define PORT_RESOURCEINPUT_OCU7_MOD0_set0        1U
#define PORT_RESOURCEINPUT_OCU7_MOD1_set1        0U
#define PORT_RESOURCEINPUT_OCU7_MOD1_set0        1U
#define PORT_RESOURCEINPUT_OCU8_T_FRT8        0U
#define PORT_RESOURCEINPUT_OCU8_MOD0_set1        0U
#define PORT_RESOURCEINPUT_OCU8_MOD0_set0        1U
#define PORT_RESOURCEINPUT_OCU8_MOD1_set1        0U
#define PORT_RESOURCEINPUT_OCU8_MOD1_set0        1U
#define PORT_RESOURCEINPUT_OCU9_T_FRT9        0U
#define PORT_RESOURCEINPUT_OCU9_T_FRT8        1U
#define PORT_RESOURCEINPUT_OCU9_MOD0_set1        0U
#define PORT_RESOURCEINPUT_OCU9_MOD0_set0        1U
#define PORT_RESOURCEINPUT_OCU9_MOD1_set1        0U
#define PORT_RESOURCEINPUT_OCU9_MOD1_set0        1U
#define PORT_RESOURCEINPUT_OCU10_T_FRT10        0U
#define PORT_RESOURCEINPUT_OCU10_T_FRT8        1U
#define PORT_RESOURCEINPUT_OCU10_MOD0_set1        0U
#define PORT_RESOURCEINPUT_OCU10_MOD0_set0        1U
#define PORT_RESOURCEINPUT_OCU10_MOD1_set1        0U
#define PORT_RESOURCEINPUT_OCU10_MOD1_set0        1U
#define PORT_RESOURCEINPUT_OCU11_T_FRT11        0U
#define PORT_RESOURCEINPUT_OCU11_T_FRT8        1U
#define PORT_RESOURCEINPUT_OCU11_T_FRT9        2U
#define PORT_RESOURCEINPUT_OCU11_T_FRT10        3U
#define PORT_RESOURCEINPUT_OCU11_MOD0_set1        0U
#define PORT_RESOURCEINPUT_OCU11_MOD0_set0        1U
#define PORT_RESOURCEINPUT_OCU11_MOD1_set1        0U
#define PORT_RESOURCEINPUT_OCU11_MOD1_set0        1U
#define PORT_RESOURCEINPUT_ICU0_IN0_P600        0U
#define PORT_RESOURCEINPUT_ICU0_IN0_P216        1024U
#define PORT_RESOURCEINPUT_ICU0_IN0_P308        1536U
#define PORT_RESOURCEINPUT_ICU0_IN0_P400        2048U
#define PORT_RESOURCEINPUT_ICU0_IN0_P516        3072U
#define PORT_RESOURCEINPUT_ICU0_IN0_MFS0_LSYN        1U
#define PORT_RESOURCEINPUT_ICU0_IN1_set1        0U
#define PORT_RESOURCEINPUT_ICU0_IN1_P000        256U
#define PORT_RESOURCEINPUT_ICU0_IN1_P217        1280U
#define PORT_RESOURCEINPUT_ICU0_IN1_P309        1792U
#define PORT_RESOURCEINPUT_ICU0_IN1_P401        2304U
#define PORT_RESOURCEINPUT_ICU0_IN1_P425        2816U
#define PORT_RESOURCEINPUT_ICU0_IN1_P517        3328U
#define PORT_RESOURCEINPUT_ICU0_IN1_MFS1_LSYN        1U
#define PORT_RESOURCEINPUT_ICU0_T_FRT0_T        0U
#define PORT_RESOURCEINPUT_ICU1_IN0_P001        0U
#define PORT_RESOURCEINPUT_ICU1_IN0_P310        1536U
#define PORT_RESOURCEINPUT_ICU1_IN0_P402        2048U
#define PORT_RESOURCEINPUT_ICU1_IN0_P426        2560U
#define PORT_RESOURCEINPUT_ICU1_IN0_P518        3072U
#define PORT_RESOURCEINPUT_ICU1_IN0_MFS2_LSYN        1U
#define PORT_RESOURCEINPUT_ICU1_IN1_set1        0U
#define PORT_RESOURCEINPUT_ICU1_IN1_P002        256U
#define PORT_RESOURCEINPUT_ICU1_IN1_P219        1280U
#define PORT_RESOURCEINPUT_ICU1_IN1_P311        1792U
#define PORT_RESOURCEINPUT_ICU1_IN1_P403        2304U
#define PORT_RESOURCEINPUT_ICU1_IN1_P427        2816U
#define PORT_RESOURCEINPUT_ICU1_IN1_P519        3328U
#define PORT_RESOURCEINPUT_ICU1_IN1_MFS3_LSYN        1U
#define PORT_RESOURCEINPUT_ICU1_T_FRT1_T        0U
#define PORT_RESOURCEINPUT_ICU1_T_FRT0_T        1U
#define PORT_RESOURCEINPUT_ICU2_IN0_P003        0U
#define PORT_RESOURCEINPUT_ICU2_IN0_P312        1536U
#define PORT_RESOURCEINPUT_ICU2_IN0_P404        2048U
#define PORT_RESOURCEINPUT_ICU2_IN0_P428        2560U
#define PORT_RESOURCEINPUT_ICU2_IN0_P520        3072U
#define PORT_RESOURCEINPUT_ICU2_IN0_MFS4_LSYN        1U
#define PORT_RESOURCEINPUT_ICU2_IN1_set1        0U
#define PORT_RESOURCEINPUT_ICU2_IN1_P004        256U
#define PORT_RESOURCEINPUT_ICU2_IN1_P313        1792U
#define PORT_RESOURCEINPUT_ICU2_IN1_P405        2304U
#define PORT_RESOURCEINPUT_ICU2_IN1_P429        2816U
#define PORT_RESOURCEINPUT_ICU2_T_FRT2_T        0U
#define PORT_RESOURCEINPUT_ICU2_T_FRT0_T        1U
#define PORT_RESOURCEINPUT_ICU3_IN0_P005        0U
#define PORT_RESOURCEINPUT_ICU3_IN0_P222        1024U
#define PORT_RESOURCEINPUT_ICU3_IN0_P314        1536U
#define PORT_RESOURCEINPUT_ICU3_IN0_P406        2048U
#define PORT_RESOURCEINPUT_ICU3_IN0_P430        2560U
#define PORT_RESOURCEINPUT_ICU3_IN1_set1        0U
#define PORT_RESOURCEINPUT_ICU3_IN1_P006        256U
#define PORT_RESOURCEINPUT_ICU3_IN1_P018        768U
#define PORT_RESOURCEINPUT_ICU3_IN1_P315        1792U
#define PORT_RESOURCEINPUT_ICU3_IN1_P407        2304U
#define PORT_RESOURCEINPUT_ICU3_IN1_P431        2816U
#define PORT_RESOURCEINPUT_ICU3_T_FRT3_T        0U
#define PORT_RESOURCEINPUT_ICU3_T_FRT0_T        1U
#define PORT_RESOURCEINPUT_ICU3_T_FRT1_T        2U
#define PORT_RESOURCEINPUT_ICU3_T_FRT2_T        3U
#define PORT_RESOURCEINPUT_ICU4_IN0_P007        0U
#define PORT_RESOURCEINPUT_ICU4_IN0_P019        512U
#define PORT_RESOURCEINPUT_ICU4_IN0_P224        1024U
#define PORT_RESOURCEINPUT_ICU4_IN0_P316        1536U
#define PORT_RESOURCEINPUT_ICU4_IN0_P408        2048U
#define PORT_RESOURCEINPUT_ICU4_IN0_P500        2560U
#define PORT_RESOURCEINPUT_ICU4_IN1_set1        0U
#define PORT_RESOURCEINPUT_ICU4_IN1_P008        256U
#define PORT_RESOURCEINPUT_ICU4_IN1_P028        768U
#define PORT_RESOURCEINPUT_ICU4_IN1_P225        1280U
#define PORT_RESOURCEINPUT_ICU4_IN1_P317        1792U
#define PORT_RESOURCEINPUT_ICU4_IN1_P409        2304U
#define PORT_RESOURCEINPUT_ICU4_IN1_P501        2816U
#define PORT_RESOURCEINPUT_ICU4_T_FRT4_T        0U
#define PORT_RESOURCEINPUT_ICU5_IN0_P009        0U
#define PORT_RESOURCEINPUT_ICU5_IN0_P226        1024U
#define PORT_RESOURCEINPUT_ICU5_IN0_P318        1536U
#define PORT_RESOURCEINPUT_ICU5_IN0_P410        2048U
#define PORT_RESOURCEINPUT_ICU5_IN0_P502        2560U
#define PORT_RESOURCEINPUT_ICU5_IN1_set1        0U
#define PORT_RESOURCEINPUT_ICU5_IN1_P010        256U
#define PORT_RESOURCEINPUT_ICU5_IN1_P030        768U
#define PORT_RESOURCEINPUT_ICU5_IN1_P227        1280U
#define PORT_RESOURCEINPUT_ICU5_IN1_P319        1792U
#define PORT_RESOURCEINPUT_ICU5_IN1_P411        2304U
#define PORT_RESOURCEINPUT_ICU5_IN1_P503        2816U
#define PORT_RESOURCEINPUT_ICU5_T_FRT5_T        0U
#define PORT_RESOURCEINPUT_ICU5_T_FRT4_T        1U
#define PORT_RESOURCEINPUT_ICU6_IN0_P011        0U
#define PORT_RESOURCEINPUT_ICU6_IN0_P031        512U
#define PORT_RESOURCEINPUT_ICU6_IN0_P228        1024U
#define PORT_RESOURCEINPUT_ICU6_IN0_P320        1536U
#define PORT_RESOURCEINPUT_ICU6_IN0_P412        2048U
#define PORT_RESOURCEINPUT_ICU6_IN0_P504        2560U
#define PORT_RESOURCEINPUT_ICU6_IN1_set1        0U
#define PORT_RESOURCEINPUT_ICU6_IN1_P012        256U
#define PORT_RESOURCEINPUT_ICU6_IN1_P100        768U
#define PORT_RESOURCEINPUT_ICU6_IN1_P229        1280U
#define PORT_RESOURCEINPUT_ICU6_IN1_P321        1792U
#define PORT_RESOURCEINPUT_ICU6_IN1_P505        2816U
#define PORT_RESOURCEINPUT_ICU6_T_FRT6_T        0U
#define PORT_RESOURCEINPUT_ICU6_T_FRT4_T        1U
#define PORT_RESOURCEINPUT_ICU7_IN0_P013        0U
#define PORT_RESOURCEINPUT_ICU7_IN0_P101        512U
#define PORT_RESOURCEINPUT_ICU7_IN0_P230        1024U
#define PORT_RESOURCEINPUT_ICU7_IN0_P322        1536U
#define PORT_RESOURCEINPUT_ICU7_IN0_P506        2560U
#define PORT_RESOURCEINPUT_ICU7_IN1_set1        0U
#define PORT_RESOURCEINPUT_ICU7_IN1_P014        256U
#define PORT_RESOURCEINPUT_ICU7_IN1_P102        768U
#define PORT_RESOURCEINPUT_ICU7_IN1_P231        1280U
#define PORT_RESOURCEINPUT_ICU7_IN1_P323        1792U
#define PORT_RESOURCEINPUT_ICU7_IN1_P507        2816U
#define PORT_RESOURCEINPUT_ICU7_T_FRT7_T        0U
#define PORT_RESOURCEINPUT_ICU7_T_FRT4_T        1U
#define PORT_RESOURCEINPUT_ICU7_T_FRT5_T        2U
#define PORT_RESOURCEINPUT_ICU7_T_FRT6_T        3U
#define PORT_RESOURCEINPUT_ICU8_IN0_P015        0U
#define PORT_RESOURCEINPUT_ICU8_IN0_P103        512U
#define PORT_RESOURCEINPUT_ICU8_IN0_P300        1024U
#define PORT_RESOURCEINPUT_ICU8_IN0_P324        1536U
#define PORT_RESOURCEINPUT_ICU8_IN0_P508        2560U
#define PORT_RESOURCEINPUT_ICU8_IN0_MFS8_LSYN        1U
#define PORT_RESOURCEINPUT_ICU8_IN1_set1        0U
#define PORT_RESOURCEINPUT_ICU8_IN1_P016        256U
#define PORT_RESOURCEINPUT_ICU8_IN1_P104        768U
#define PORT_RESOURCEINPUT_ICU8_IN1_P301        1280U
#define PORT_RESOURCEINPUT_ICU8_IN1_P325        1792U
#define PORT_RESOURCEINPUT_ICU8_IN1_P509        2816U
#define PORT_RESOURCEINPUT_ICU8_IN1_MFS9_LSYN        1U
#define PORT_RESOURCEINPUT_ICU8_T_FRT8_T        0U
#define PORT_RESOURCEINPUT_ICU9_IN0_P017        0U
#define PORT_RESOURCEINPUT_ICU9_IN0_P105        512U
#define PORT_RESOURCEINPUT_ICU9_IN0_P302        1024U
#define PORT_RESOURCEINPUT_ICU9_IN0_P326        1536U
#define PORT_RESOURCEINPUT_ICU9_IN0_P510        2560U
#define PORT_RESOURCEINPUT_ICU9_IN0_MFS10_LSYN        1U
#define PORT_RESOURCEINPUT_ICU9_IN1_set1        0U
#define PORT_RESOURCEINPUT_ICU9_IN1_P521        256U
#define PORT_RESOURCEINPUT_ICU9_IN1_P106        768U
#define PORT_RESOURCEINPUT_ICU9_IN1_P303        1280U
#define PORT_RESOURCEINPUT_ICU9_IN1_P327        1792U
#define PORT_RESOURCEINPUT_ICU9_IN1_P511        2816U
#define PORT_RESOURCEINPUT_ICU9_IN1_P527        3840U
#define PORT_RESOURCEINPUT_ICU9_IN1_MFS11_LSYN        1U
#define PORT_RESOURCEINPUT_ICU9_T_FRT9_T        0U
#define PORT_RESOURCEINPUT_ICU9_T_FRT8_T        1U
#define PORT_RESOURCEINPUT_ICU10_IN0_P522        0U
#define PORT_RESOURCEINPUT_ICU10_IN0_P107        512U
#define PORT_RESOURCEINPUT_ICU10_IN0_P304        1024U
#define PORT_RESOURCEINPUT_ICU10_IN0_P328        1536U
#define PORT_RESOURCEINPUT_ICU10_IN0_P512        2560U
#define PORT_RESOURCEINPUT_ICU10_IN0_P528        3584U
#define PORT_RESOURCEINPUT_ICU10_IN0_MFS12_LSYN        1U
#define PORT_RESOURCEINPUT_ICU10_IN1_set1        0U
#define PORT_RESOURCEINPUT_ICU10_IN1_P108        768U
#define PORT_RESOURCEINPUT_ICU10_IN1_P305        1280U
#define PORT_RESOURCEINPUT_ICU10_IN1_P329        1792U
#define PORT_RESOURCEINPUT_ICU10_IN1_P513        2816U
#define PORT_RESOURCEINPUT_ICU10_IN1_P529        3840U
#define PORT_RESOURCEINPUT_ICU10_T_FRT10_T        0U
#define PORT_RESOURCEINPUT_ICU10_T_FRT8_T        1U
#define PORT_RESOURCEINPUT_ICU11_IN0_set1        0U
#define PORT_RESOURCEINPUT_ICU11_IN0_P109        768U
#define PORT_RESOURCEINPUT_ICU11_IN0_P306        1024U
#define PORT_RESOURCEINPUT_ICU11_IN0_P330        1536U
#define PORT_RESOURCEINPUT_ICU11_IN0_P514        2560U
#define PORT_RESOURCEINPUT_ICU11_IN0_P530        3584U
#define PORT_RESOURCEINPUT_ICU11_IN1_P531        0U
#define PORT_RESOURCEINPUT_ICU11_IN1_P307        1280U
#define PORT_RESOURCEINPUT_ICU11_IN1_P331        1792U
#define PORT_RESOURCEINPUT_ICU11_IN1_P515        2816U
#define PORT_RESOURCEINPUT_ICU11_T_FRT11_T        0U
#define PORT_RESOURCEINPUT_ICU11_T_FRT8_T        1U
#define PORT_RESOURCEINPUT_ICU11_T_FRT9_T        2U
#define PORT_RESOURCEINPUT_ICU11_T_FRT10_T        3U
#define PORT_RESOURCEINPUT_AIN8_P224        0U
#define PORT_RESOURCEINPUT_AIN8_P509        512U
#define PORT_RESOURCEINPUT_AIN8_TOT16        1U
#define PORT_RESOURCEINPUT_BIN8_P225        0U
#define PORT_RESOURCEINPUT_BIN8_P510        512U
#define PORT_RESOURCEINPUT_BIN8_TOT17        1U
#define PORT_RESOURCEINPUT_ZIN8_P226        0U
#define PORT_RESOURCEINPUT_ZIN8_P511        512U
#define PORT_RESOURCEINPUT_ZIN8_TOT18        1U
#define PORT_RESOURCEINPUT_ZIN8_PPG6_TOUT0        2U
#define PORT_RESOURCEINPUT_ZIN8_PPG6_TOUT2        3U
#define PORT_RESOURCEINPUT_ZIN8_PPG7_TOUT0        4U
#define PORT_RESOURCEINPUT_AIN9_P229        0U
#define PORT_RESOURCEINPUT_AIN9_P512        512U
#define PORT_RESOURCEINPUT_AIN9_TOT17        1U
#define PORT_RESOURCEINPUT_BIN9_P230        0U
#define PORT_RESOURCEINPUT_BIN9_P513        512U
#define PORT_RESOURCEINPUT_BIN9_TOT18        1U
#define PORT_RESOURCEINPUT_ZIN9_P231        0U
#define PORT_RESOURCEINPUT_ZIN9_P514        512U
#define PORT_RESOURCEINPUT_ZIN9_TOT19        1U
#define PORT_RESOURCEINPUT_ZIN9_PPG6_TOUT0        2U
#define PORT_RESOURCEINPUT_ZIN9_PPG6_TOUT2        3U
#define PORT_RESOURCEINPUT_ZIN9_PPG7_TOUT0        4U
#define PORT_RESOURCEINPUT_PPG0_TIN1_PORT_PIN        0U
#define PORT_RESOURCEINPUT_PPG0_TIN1_TOT0        1U
#define PORT_RESOURCEINPUT_PPG0_TIN1_RLT0_UFSET        2U
#define PORT_RESOURCEINPUT_PPG0_TIN1_TOT1        3U
#define PORT_RESOURCEINPUT_PPG0_TIN1_RLT1_UFSET        4U
#define PORT_RESOURCEINPUT_PPG0_TIN1_FRT3_MTSF        5U
#define PORT_RESOURCEINPUT_PPG0_TIN1_OCU3_OTD0        6U
#define PORT_RESOURCEINPUT_PPG0_TIN2_set0        0U
#define PORT_RESOURCEINPUT_PPG0_TIN3_set0        0U
#define PORT_RESOURCEINPUT_PPG1_TIN1_PORT_PIN        0U
#define PORT_RESOURCEINPUT_PPG1_TIN1_TOT0        1U
#define PORT_RESOURCEINPUT_PPG1_TIN1_RLT0_UFSET        2U
#define PORT_RESOURCEINPUT_PPG1_TIN1_TOT2        3U
#define PORT_RESOURCEINPUT_PPG1_TIN1_RLT2_UFSET        4U
#define PORT_RESOURCEINPUT_PPG1_TIN1_FRT3_MTSF        5U
#define PORT_RESOURCEINPUT_PPG1_TIN1_OCU3_OTD0        6U
#define PORT_RESOURCEINPUT_PPG1_TIN2_set0        0U
#define PORT_RESOURCEINPUT_PPG1_TIN3_set0        0U
#define PORT_RESOURCEINPUT_PPG2_TIN1_PORT_PIN        0U
#define PORT_RESOURCEINPUT_PPG2_TIN1_TOT0        1U
#define PORT_RESOURCEINPUT_PPG2_TIN1_RLT0_UFSET        2U
#define PORT_RESOURCEINPUT_PPG2_TIN1_TOT3        3U
#define PORT_RESOURCEINPUT_PPG2_TIN1_RLT3_UFSET        4U
#define PORT_RESOURCEINPUT_PPG2_TIN1_FRT3_MTSF        5U
#define PORT_RESOURCEINPUT_PPG2_TIN1_OCU3_OTD0        6U
#define PORT_RESOURCEINPUT_PPG2_TIN2_set0        0U
#define PORT_RESOURCEINPUT_PPG2_TIN3_set0        0U
#define PORT_RESOURCEINPUT_PPG3_TIN1_PORT_PIN        0U
#define PORT_RESOURCEINPUT_PPG3_TIN1_TOT0        1U
#define PORT_RESOURCEINPUT_PPG3_TIN1_RLT0_UFSET        2U
#define PORT_RESOURCEINPUT_PPG3_TIN1_TOT1        3U
#define PORT_RESOURCEINPUT_PPG3_TIN1_RLT1_UFSET        4U
#define PORT_RESOURCEINPUT_PPG3_TIN1_FRT3_MTSF        5U
#define PORT_RESOURCEINPUT_PPG3_TIN1_OCU3_OTD0        6U
#define PORT_RESOURCEINPUT_PPG3_TIN2_set0        0U
#define PORT_RESOURCEINPUT_PPG3_TIN3_set0        0U
#define PORT_RESOURCEINPUT_PPG4_TIN1_PORT_PIN        0U
#define PORT_RESOURCEINPUT_PPG4_TIN1_TOT0        1U
#define PORT_RESOURCEINPUT_PPG4_TIN1_RLT0_UFSET        2U
#define PORT_RESOURCEINPUT_PPG4_TIN1_TOT2        3U
#define PORT_RESOURCEINPUT_PPG4_TIN1_RLT2_UFSET        4U
#define PORT_RESOURCEINPUT_PPG4_TIN1_FRT3_MTSF        5U
#define PORT_RESOURCEINPUT_PPG4_TIN1_OCU3_OTD0        6U
#define PORT_RESOURCEINPUT_PPG4_TIN2_set0        0U
#define PORT_RESOURCEINPUT_PPG4_TIN3_set0        0U
#define PORT_RESOURCEINPUT_PPG5_TIN1_PORT_PIN        0U
#define PORT_RESOURCEINPUT_PPG5_TIN1_TOT0        1U
#define PORT_RESOURCEINPUT_PPG5_TIN1_RLT0_UFSET        2U
#define PORT_RESOURCEINPUT_PPG5_TIN1_TOT3        3U
#define PORT_RESOURCEINPUT_PPG5_TIN1_RLT3_UFSET        4U
#define PORT_RESOURCEINPUT_PPG5_TIN1_FRT3_MTSF        5U
#define PORT_RESOURCEINPUT_PPG5_TIN1_OCU3_OTD0        6U
#define PORT_RESOURCEINPUT_PPG5_TIN2_set0        0U
#define PORT_RESOURCEINPUT_PPG5_TIN3_set0        0U
#define PORT_RESOURCEINPUT_PPG6_TIN1_PORT_PIN        0U
#define PORT_RESOURCEINPUT_PPG6_TIN1_TOT16        1U
#define PORT_RESOURCEINPUT_PPG6_TIN1_RLT16_UFSET        2U
#define PORT_RESOURCEINPUT_PPG6_TIN1_TOT17        3U
#define PORT_RESOURCEINPUT_PPG6_TIN1_RLT17_UFSET        4U
#define PORT_RESOURCEINPUT_PPG6_TIN1_FRT11_MTSF        5U
#define PORT_RESOURCEINPUT_PPG6_TIN1_OCU11_OTD0        6U
#define PORT_RESOURCEINPUT_PPG6_TIN2_set0        0U
#define PORT_RESOURCEINPUT_PPG6_TIN3_set0        0U
#define PORT_RESOURCEINPUT_PPG7_TIN1_PORT_PIN        0U
#define PORT_RESOURCEINPUT_PPG7_TIN1_TOT16        1U
#define PORT_RESOURCEINPUT_PPG7_TIN1_RLT16_UFSET        2U
#define PORT_RESOURCEINPUT_PPG7_TIN1_TOT18        3U
#define PORT_RESOURCEINPUT_PPG7_TIN1_RLT18_UFSET        4U
#define PORT_RESOURCEINPUT_PPG7_TIN1_FRT11_MTSF        5U
#define PORT_RESOURCEINPUT_PPG7_TIN1_OCU11_OTD0        6U
#define PORT_RESOURCEINPUT_PPG7_TIN2_set0        0U
#define PORT_RESOURCEINPUT_PPG7_TIN3_set0        0U
#define PORT_RESOURCEINPUT_PPG8_TIN1_PORT_PIN        0U
#define PORT_RESOURCEINPUT_PPG8_TIN1_TOT16        1U
#define PORT_RESOURCEINPUT_PPG8_TIN1_RLT16_UFSET        2U
#define PORT_RESOURCEINPUT_PPG8_TIN1_TOT19        3U
#define PORT_RESOURCEINPUT_PPG8_TIN1_RLT19_UFSET        4U
#define PORT_RESOURCEINPUT_PPG8_TIN1_FRT11_MTSF        5U
#define PORT_RESOURCEINPUT_PPG8_TIN1_OCU11_OTD0        6U
#define PORT_RESOURCEINPUT_PPG8_TIN2_set0        0U
#define PORT_RESOURCEINPUT_PPG8_TIN3_set0        0U
#define PORT_RESOURCEINPUT_PPG9_TIN1_PORT_PIN        0U
#define PORT_RESOURCEINPUT_PPG9_TIN1_TOT16        1U
#define PORT_RESOURCEINPUT_PPG9_TIN1_RLT16_UFSET        2U
#define PORT_RESOURCEINPUT_PPG9_TIN1_TOT17        3U
#define PORT_RESOURCEINPUT_PPG9_TIN1_RLT17_UFSET        4U
#define PORT_RESOURCEINPUT_PPG9_TIN1_FRT11_MTSF        5U
#define PORT_RESOURCEINPUT_PPG9_TIN1_OCU11_OTD0        6U
#define PORT_RESOURCEINPUT_PPG9_TIN2_set0        0U
#define PORT_RESOURCEINPUT_PPG9_TIN3_set0        0U
#define PORT_RESOURCEINPUT_PPG10_TIN1_PORT_PIN        0U
#define PORT_RESOURCEINPUT_PPG10_TIN1_TOT16        1U
#define PORT_RESOURCEINPUT_PPG10_TIN1_RLT16_UFSET        2U
#define PORT_RESOURCEINPUT_PPG10_TIN1_TOT18        3U
#define PORT_RESOURCEINPUT_PPG10_TIN1_RLT18_UFSET        4U
#define PORT_RESOURCEINPUT_PPG10_TIN1_FRT11_MTSF        5U
#define PORT_RESOURCEINPUT_PPG10_TIN1_OCU11_OTD0        6U
#define PORT_RESOURCEINPUT_PPG10_TIN2_set0        0U
#define PORT_RESOURCEINPUT_PPG10_TIN3_set0        0U
#define PORT_RESOURCEINPUT_PPG11_TIN1_PORT_PIN        0U
#define PORT_RESOURCEINPUT_PPG11_TIN1_TOT16        1U
#define PORT_RESOURCEINPUT_PPG11_TIN1_RLT16_UFSET        2U
#define PORT_RESOURCEINPUT_PPG11_TIN1_TOT19        3U
#define PORT_RESOURCEINPUT_PPG11_TIN1_RLT19_UFSET        4U
#define PORT_RESOURCEINPUT_PPG11_TIN1_FRT11_MTSF        5U
#define PORT_RESOURCEINPUT_PPG11_TIN1_OCU11_OTD0        6U
#define PORT_RESOURCEINPUT_PPG11_TIN2_set0        0U
#define PORT_RESOURCEINPUT_PPG11_TIN3_set0        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG0_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG0_RLT0_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG0_RLT1_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG0_OCU0_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG0_OCU1_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG0_BT0_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG0_BT1_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG0_BT3_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG1_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG1_RLT1_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG1_RLT2_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG1_OCU1_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG1_OCU2_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG1_BT0_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG1_BT2_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG1_BT4_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG2_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG2_RLT2_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG2_RLT3_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG2_OCU2_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG2_OCU3_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG2_BT1_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG2_BT2_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG2_BT4_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG3_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG3_RLT3_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG3_RLT16_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG3_OCU3_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG3_OCU4_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG3_BT1_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG3_BT3_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG3_BT5_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG4_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG4_RLT16_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG4_RLT17_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG4_OCU4_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG4_OCU5_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG4_BT2_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG4_BT3_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG4_BT5_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG5_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG5_RLT17_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG5_RLT18_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG5_OCU5_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG5_OCU6_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG5_BT2_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG5_BT4_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG5_BT6_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG6_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG6_RLT18_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG6_RLT19_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG6_OCU6_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG6_OCU7_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG6_BT3_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG6_BT4_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG6_BT6_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG7_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG7_RLT19_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG7_RLT32_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG7_OCU7_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG7_OCU8_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG7_BT3_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG7_BT5_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG7_BT7_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG8_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG8_RLT32_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG8_RLT33_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG8_OCU8_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG8_OCU9_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG8_BT4_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG8_BT5_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG8_BT7_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG9_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG9_RLT33_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG9_RLT34_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG9_OCU9_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG9_OCU10_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG9_BT4_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG9_BT6_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG9_BT8_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG10_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG10_RLT34_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG10_RLT35_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG10_OCU10_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG10_OCU11_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG10_BT5_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG10_BT6_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG10_BT8_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG11_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG11_RLT35_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG11_RLT0_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG11_OCU11_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG11_OCU0_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG11_BT5_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG11_BT7_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG11_BT9_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG12_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG12_RLT0_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG12_RLT2_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG12_OCU0_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG12_OCU2_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG12_BT6_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG12_BT7_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG12_BT9_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG13_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG13_RLT1_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG13_RLT3_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG13_OCU1_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG13_OCU3_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG13_BT6_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG13_BT8_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG13_BT10_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG14_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG14_RLT2_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG14_RLT16_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG14_OCU2_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG14_OCU4_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG14_BT7_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG14_BT8_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG14_BT10_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG15_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG15_RLT3_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG15_RLT17_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG15_OCU3_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG15_OCU5_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG15_BT7_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG15_BT9_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG15_BT11_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG16_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG16_RLT16_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG16_RLT18_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG16_OCU4_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG16_OCU6_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG16_BT8_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG16_BT9_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG16_BT11_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG17_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG17_RLT17_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG17_RLT19_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG17_OCU5_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG17_OCU7_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG17_BT8_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG17_BT10_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG17_BT0_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG18_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG18_RLT18_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG18_RLT32_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG18_OCU6_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG18_OCU8_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG18_BT9_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG18_BT10_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG18_BT0_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG19_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG19_RLT19_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG19_RLT33_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG19_OCU7_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG19_OCU9_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG19_BT9_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG19_BT11_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG19_BT1_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG20_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG20_RLT32_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG20_RLT34_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG20_OCU8_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG20_OCU10_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG20_BT10_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG20_BT11_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG20_BT1_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG21_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG21_RLT33_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG21_RLT35_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG21_OCU9_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG21_OCU11_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG21_BT10_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG21_BT0_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG21_BT2_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG22_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG22_RLT34_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG22_RLT0_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG22_OCU10_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG22_OCU0_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG22_BT11_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG22_BT0_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG22_BT2_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG23_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG23_RLT35_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG23_RLT1_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG23_OCU11_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG23_OCU1_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG23_BT11_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG23_BT1_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG23_BT3_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG24_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG24_RLT0_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG24_RLT3_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG24_OCU0_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG24_OCU3_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG24_BT0_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG24_BT0_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG24_BT2_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG25_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG25_RLT1_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG25_RLT16_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG25_OCU1_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG25_OCU4_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG25_BT0_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG25_BT1_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG25_BT3_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG26_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG26_RLT2_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG26_RLT17_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG26_OCU2_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG26_OCU5_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG26_BT1_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG26_BT1_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG26_BT3_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG27_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG27_RLT3_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG27_RLT18_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG27_OCU3_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG27_OCU6_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG27_BT1_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG27_BT2_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG27_BT4_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG28_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG28_RLT16_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG28_RLT19_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG28_OCU4_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG28_OCU7_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG28_BT2_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG28_BT2_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG28_BT4_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG29_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG29_RLT17_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG29_RLT32_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG29_OCU5_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG29_OCU8_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG29_BT2_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG29_BT3_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG29_BT5_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG30_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG30_RLT18_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG30_RLT33_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG30_OCU6_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG30_OCU9_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG30_BT3_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG30_BT3_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG30_BT5_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG31_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG31_RLT19_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG31_RLT34_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG31_OCU7_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG31_OCU10_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG31_BT3_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG31_BT4_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG31_BT6_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG32_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG32_RLT32_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG32_RLT35_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG32_OCU8_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG32_OCU11_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG32_BT4_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG32_BT4_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG32_BT6_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG33_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG33_RLT33_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG33_RLT0_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG33_OCU9_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG33_OCU0_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG33_BT4_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG33_BT5_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG33_BT7_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG34_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG34_RLT34_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG34_RLT1_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG34_OCU10_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG34_OCU1_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG34_BT5_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG34_BT5_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG34_BT7_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG35_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG35_RLT35_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG35_RLT2_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG35_OCU11_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG35_OCU2_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG35_BT5_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG35_BT6_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG35_BT8_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG36_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG36_RLT0_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG36_RLT16_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG36_OCU0_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG36_OCU4_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG36_BT6_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG36_BT6_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG36_BT8_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG37_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG37_RLT1_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG37_RLT17_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG37_OCU1_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG37_OCU5_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG37_BT6_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG37_BT7_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG37_BT9_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG38_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG38_RLT2_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG38_RLT18_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG38_OCU2_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG38_OCU6_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG38_BT7_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG38_BT7_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG38_BT9_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG39_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG39_RLT3_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG39_RLT19_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG39_OCU3_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG39_OCU7_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG39_BT7_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG39_BT8_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG39_BT10_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG40_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG40_RLT16_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG40_RLT32_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG40_OCU4_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG40_OCU8_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG40_BT8_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG40_BT8_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG40_BT10_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG41_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG41_RLT17_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG41_RLT33_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG41_OCU5_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG41_OCU9_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG41_BT8_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG41_BT9_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG41_BT11_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG42_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG42_RLT18_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG42_RLT34_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG42_OCU6_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG42_OCU10_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG42_BT9_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG42_BT9_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG42_BT11_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG43_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG43_RLT19_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG43_RLT35_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG43_OCU7_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG43_OCU11_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG43_BT9_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG43_BT10_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG43_BT0_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG44_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG44_RLT32_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG44_RLT0_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG44_OCU8_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG44_OCU0_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG44_BT10_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG44_BT10_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG44_BT0_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG45_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG45_RLT33_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG45_RLT1_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG45_OCU9_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG45_OCU1_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG45_BT10_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG45_BT11_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG45_BT1_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG46_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG46_RLT34_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG46_RLT2_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG46_OCU10_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG46_OCU2_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG46_BT11_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG46_BT11_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG46_BT1_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG47_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG47_RLT35_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG47_RLT3_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG47_OCU11_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG47_OCU3_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG47_BT11_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG47_BT0_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG47_BT2_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG48_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG48_RLT0_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG48_RLT17_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG48_OCU0_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG48_OCU5_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG48_BT0_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG48_BT4_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG48_BT5_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG49_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG49_RLT1_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG49_RLT18_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG49_OCU1_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG49_OCU6_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG49_BT0_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG49_BT4_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG49_BT5_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG50_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG50_RLT2_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG50_RLT19_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG50_OCU2_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG50_OCU7_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG50_BT1_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG50_BT5_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG50_BT6_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG51_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG51_RLT3_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG51_RLT32_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG51_OCU3_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG51_OCU8_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG51_BT1_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG51_BT5_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG51_BT6_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG52_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG52_RLT16_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG52_RLT33_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG52_OCU4_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG52_OCU9_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG52_BT2_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG52_BT6_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG52_BT7_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG53_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG53_RLT17_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG53_RLT34_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG53_OCU5_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG53_OCU10_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG53_BT2_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG53_BT6_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG53_BT7_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG54_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG54_RLT18_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG54_RLT35_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG54_OCU6_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG54_OCU11_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG54_BT3_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG54_BT7_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG54_BT8_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG55_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG55_RLT19_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG55_RLT0_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG55_OCU7_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG55_OCU0_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG55_BT3_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG55_BT7_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG55_BT8_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG56_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG56_RLT32_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG56_RLT1_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG56_OCU8_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG56_OCU1_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG56_BT4_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG56_BT8_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG56_BT9_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG57_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG57_RLT33_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG57_RLT2_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG57_OCU9_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG57_OCU2_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG57_BT4_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG57_BT8_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG57_BT9_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG58_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG58_RLT34_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG58_RLT3_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG58_OCU10_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG58_OCU3_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG58_BT5_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG58_BT9_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG58_BT10_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG59_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG59_RLT35_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG59_RLT16_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG59_OCU11_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG59_OCU4_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG59_BT5_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG59_BT9_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG59_BT10_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG60_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG60_RLT0_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG60_RLT18_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG60_OCU0_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG60_OCU6_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG60_BT6_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG60_BT10_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG60_BT11_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG61_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG61_RLT1_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG61_RLT19_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG61_OCU1_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG61_OCU7_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG61_BT6_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG61_BT10_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG61_BT11_ADTOUT2        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG62_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG62_RLT2_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG62_RLT32_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG62_OCU2_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG62_OCU8_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG62_BT7_ADTOUT0        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG62_BT11_ADTOUT0        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG62_BT0_ADTOUT0        7U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG63_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG63_RLT3_UFSET        1U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG63_RLT33_UFSET        2U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG63_OCU3_OTD0        3U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG63_OCU9_OTD0        4U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG63_BT7_ADTOUT2        5U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG63_BT11_ADTOUT2        6U
#define PORT_RESOURCEINPUT_ADC12B_HWTRG63_BT0_ADTOUT2        7U
#define PORT_RESOURCEINPUT_M_DDRHSSPI_MSTART_set0        0U
#define PORT_RESOURCEINPUT_M_DDRHSSPI_MSTART_TOT0        1U
#define PORT_RESOURCEINPUT_M_DDRHSSPI_MSTART_TOT16        2U
#define PORT_RESOURCEINPUT_M_DDRHSSPI_MSTART_TOT32        3U
#define PORT_RESOURCEINPUT_CAP0_RESET_N_set0        0U
#define PORT_RESOURCEINPUT_CAP0_RESET_N_set1        1U
#define PORT_RESOURCEINPUT_CAP0_MODE0_set0        0U
#define PORT_RESOURCEINPUT_CAP0_MODE0_set1        1U
#define PORT_RESOURCEINPUT_CAP0_MODE1_set0        0U
#define PORT_RESOURCEINPUT_CAP0_MODE1_set1        1U
#define PORT_RESOURCEINPUT_CAP0_VLD_set0        0U
#define PORT_RESOURCEINPUT_CAP0_VLD_set1        1U
#define PORT_RESOURCEINPUT_CRS_set1        0U
#define PORT_RESOURCEINPUT_CRS_P028        512U
#define PORT_RESOURCEINPUT_CRS_P003        768U
#define PORT_RESOURCEINPUT_COL_set1        0U
#define PORT_RESOURCEINPUT_COL_P016        512U
#define PORT_RESOURCEINPUT_COL_P002        768U
#define PORT_RESOURCEINPUT_ECLK0_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ECLK0_SYSC1_CLK_CD4        1U
#define PORT_RESOURCEINPUT_ECLK1_PORT_PIN        0U
#define PORT_RESOURCEINPUT_ECLK1_SYSC1_CLK_CD4        1U
#define PORT_RESOURCEINPUT_CAP0_DATA11_P002        0U
#define PORT_RESOURCEINPUT_CAP0_DATA11_P004        256U
#define PORT_RESOURCEINPUT_CAP0_DATA12_P003        0U
#define PORT_RESOURCEINPUT_CAP0_DATA12_P005        256U
#define PORT_RESOURCEINPUT_CAP0_DATA13_P004        0U
#define PORT_RESOURCEINPUT_CAP0_DATA13_P006        256U
#define PORT_RESOURCEINPUT_CAP0_DATA14_P005        0U
#define PORT_RESOURCEINPUT_CAP0_DATA14_P007        256U
#define PORT_RESOURCEINPUT_CAP0_DATA15_P006        0U
#define PORT_RESOURCEINPUT_CAP0_DATA15_P008        256U
#define PORT_RESOURCEINPUT_CAP0_DATA32_P015        0U
#define PORT_RESOURCEINPUT_CAP0_DATA32_P014        256U


/*--------------------- Definition for all Port Pin Modes -------------------*/
#define PORT_PIN_MODE_P000_GPIO        0U
#define PORT_PIN_MODE_P000_DSP0_DATA0_3        1U
#define PORT_PIN_MODE_P000_DSP0_DATA_D3_P_S        2U
#define PORT_PIN_MODE_P000_TOT3        4U
#define PORT_PIN_MODE_P000_OCU0_OTD1        5U
#define PORT_PIN_MODE_P000_PPG0_TOUT2        6U
#define PORT_PIN_MODE_P001_GPIO        0U
#define PORT_PIN_MODE_P001_DSP0_DATA1_3        1U
#define PORT_PIN_MODE_P001_GFXCORE_RSDS_INACTIVE        2U
#define PORT_PIN_MODE_P001_TXEN        3U
#define PORT_PIN_MODE_P001_OCU1_OTD0        5U
#define PORT_PIN_MODE_P001_PPG1_TOUT0        6U
#define PORT_PIN_MODE_P002_GPIO        0U
#define PORT_PIN_MODE_P002_DSP0_DATA0_4        1U
#define PORT_PIN_MODE_P002_DSP0_DATA_D4_P_S        2U
#define PORT_PIN_MODE_P002_TOT16        4U
#define PORT_PIN_MODE_P002_OCU1_OTD1        5U
#define PORT_PIN_MODE_P002_PPG1_TOUT2        6U
#define PORT_PIN_MODE_P003_GPIO        0U
#define PORT_PIN_MODE_P003_DSP0_DATA1_4        1U
#define PORT_PIN_MODE_P003_GFXCORE_RSDS_INACTIVE        2U
#define PORT_PIN_MODE_P003_OCU2_OTD0        5U
#define PORT_PIN_MODE_P003_PPG2_TOUT0        6U
#define PORT_PIN_MODE_P004_GPIO        0U
#define PORT_PIN_MODE_P004_DSP0_DATA0_5        1U
#define PORT_PIN_MODE_P004_DSP0_DATA_D5_P_S        2U
#define PORT_PIN_MODE_P004_TXD0        3U
#define PORT_PIN_MODE_P004_TOT17        4U
#define PORT_PIN_MODE_P004_OCU2_OTD1        5U
#define PORT_PIN_MODE_P004_PPG2_TOUT2        6U
#define PORT_PIN_MODE_P004_G_CK_2        7U
#define PORT_PIN_MODE_P005_GPIO        0U
#define PORT_PIN_MODE_P005_DSP0_DATA1_5        1U
#define PORT_PIN_MODE_P005_GFXCORE_RSDS_INACTIVE        2U
#define PORT_PIN_MODE_P005_TXD1        3U
#define PORT_PIN_MODE_P005_OCU3_OTD0        5U
#define PORT_PIN_MODE_P005_PPG3_TOUT0        6U
#define PORT_PIN_MODE_P005_G_DQ3_2        7U
#define PORT_PIN_MODE_P006_GPIO        0U
#define PORT_PIN_MODE_P006_DSP0_DATA0_6        1U
#define PORT_PIN_MODE_P006_DSP0_DATA_D6_P_S        2U
#define PORT_PIN_MODE_P006_TXD2        3U
#define PORT_PIN_MODE_P006_TOT18        4U
#define PORT_PIN_MODE_P006_OCU3_OTD1        5U
#define PORT_PIN_MODE_P006_PPG3_TOUT2        6U
#define PORT_PIN_MODE_P006_G_DQ2_2        7U
#define PORT_PIN_MODE_P007_GPIO        0U
#define PORT_PIN_MODE_P007_DSP0_DATA1_6        1U
#define PORT_PIN_MODE_P007_GFXCORE_RSDS_INACTIVE        2U
#define PORT_PIN_MODE_P007_TXD3        3U
#define PORT_PIN_MODE_P007_OCU4_OTD0        5U
#define PORT_PIN_MODE_P007_PPG4_TOUT0        6U
#define PORT_PIN_MODE_P007_G_DQ1_2        7U
#define PORT_PIN_MODE_P008_GPIO        0U
#define PORT_PIN_MODE_P008_DSP0_DATA0_7        1U
#define PORT_PIN_MODE_P008_DSP0_DATA_D7_P_S        2U
#define PORT_PIN_MODE_P008_TOT19        4U
#define PORT_PIN_MODE_P008_OCU4_OTD1        5U
#define PORT_PIN_MODE_P008_PPG4_TOUT2        6U
#define PORT_PIN_MODE_P008_G_DQ0_2        7U
#define PORT_PIN_MODE_P009_GPIO        0U
#define PORT_PIN_MODE_P009_DSP0_DATA1_7        1U
#define PORT_PIN_MODE_P009_GFXCORE_RSDS_INACTIVE        2U
#define PORT_PIN_MODE_P009_OCU5_OTD0        5U
#define PORT_PIN_MODE_P009_PPG5_TOUT0        6U
#define PORT_PIN_MODE_P009_G_CS1_2        7U
#define PORT_PIN_MODE_P010_GPIO        0U
#define PORT_PIN_MODE_P010_DSP0_DATA0_8        1U
#define PORT_PIN_MODE_P010_DSP0_DATA_D8_P_S        2U
#define PORT_PIN_MODE_P010_TOT32        4U
#define PORT_PIN_MODE_P010_OCU5_OTD1        5U
#define PORT_PIN_MODE_P010_PPG5_TOUT2        6U
#define PORT_PIN_MODE_P010_G_RWDS_2        7U
#define PORT_PIN_MODE_P011_GPIO        0U
#define PORT_PIN_MODE_P011_DSP0_DATA1_8        1U
#define PORT_PIN_MODE_P011_GFXCORE_RSDS_INACTIVE        2U
#define PORT_PIN_MODE_P011_I2S0_SD        3U
#define PORT_PIN_MODE_P011_OCU6_OTD0        5U
#define PORT_PIN_MODE_P011_PPG6_TOUT0        6U
#define PORT_PIN_MODE_P011_G_CS2_2        7U
#define PORT_PIN_MODE_P012_GPIO        0U
#define PORT_PIN_MODE_P012_DSP0_DATA0_9        1U
#define PORT_PIN_MODE_P012_DSP0_DATA_D9_P_S        2U
#define PORT_PIN_MODE_P012_I2S0_WS        3U
#define PORT_PIN_MODE_P012_TOT33        4U
#define PORT_PIN_MODE_P012_OCU6_OTD1        5U
#define PORT_PIN_MODE_P012_PPG6_TOUT2        6U
#define PORT_PIN_MODE_P012_G_DQ4_2        7U
#define PORT_PIN_MODE_P013_GPIO        0U
#define PORT_PIN_MODE_P013_DSP0_DATA1_9        1U
#define PORT_PIN_MODE_P013_GFXCORE_RSDS_INACTIVE        2U
#define PORT_PIN_MODE_P013_I2S0_SCK        3U
#define PORT_PIN_MODE_P013_OCU7_OTD0        5U
#define PORT_PIN_MODE_P013_PPG7_TOUT0        6U
#define PORT_PIN_MODE_P013_G_DQ5_2        7U
#define PORT_PIN_MODE_P014_GPIO        0U
#define PORT_PIN_MODE_P014_DSP0_DATA0_10        1U
#define PORT_PIN_MODE_P014_DSP0_DATA_D10_P_S        2U
#define PORT_PIN_MODE_P014_TOT34        4U
#define PORT_PIN_MODE_P014_OCU7_OTD1        5U
#define PORT_PIN_MODE_P014_PPG7_TOUT2        6U
#define PORT_PIN_MODE_P014_G_DQ6_2        7U
#define PORT_PIN_MODE_P015_GPIO        0U
#define PORT_PIN_MODE_P015_DSP0_DATA1_10        1U
#define PORT_PIN_MODE_P015_GFXCORE_RSDS_INACTIVE        2U
#define PORT_PIN_MODE_P015_I2S1_SD        3U
#define PORT_PIN_MODE_P015_DSP0_CTRL2        4U
#define PORT_PIN_MODE_P015_OCU8_OTD0        5U
#define PORT_PIN_MODE_P015_PPG8_TOUT0        6U
#define PORT_PIN_MODE_P015_G_DQ7_2        7U
#define PORT_PIN_MODE_P016_GPIO        0U
#define PORT_PIN_MODE_P016_DSP0_DATA0_11        1U
#define PORT_PIN_MODE_P016_DSP0_DATA_D11_P_S        2U
#define PORT_PIN_MODE_P016_I2S1_WS        3U
#define PORT_PIN_MODE_P016_TOT35        4U
#define PORT_PIN_MODE_P016_OCU8_OTD1        5U
#define PORT_PIN_MODE_P016_PPG8_TOUT2        6U
#define PORT_PIN_MODE_P016_DSP0_CLK        7U
#define PORT_PIN_MODE_P017_GPIO        0U
#define PORT_PIN_MODE_P017_DSP0_DATA1_11        1U
#define PORT_PIN_MODE_P017_GFXCORE_RSDS_INACTIVE        2U
#define PORT_PIN_MODE_P017_I2S1_SCK        3U
#define PORT_PIN_MODE_P017_DSP0_CTRL0        4U
#define PORT_PIN_MODE_P017_OCU9_OTD0        5U
#define PORT_PIN_MODE_P017_PPG9_TOUT0        6U
#define PORT_PIN_MODE_P018_GPIO        0U
#define PORT_PIN_MODE_P018_DSP0_CLK        1U
#define PORT_PIN_MODE_P018_DSP0_CLK_P_S        2U
#define PORT_PIN_MODE_P018_MDIO        3U
#define PORT_PIN_MODE_P018_DSP0_DATA0_11        4U
#define PORT_PIN_MODE_P018_OCU3_OTD1        5U
#define PORT_PIN_MODE_P018_PPG3_TOUT2        6U
#define PORT_PIN_MODE_P019_GPIO        0U
#define PORT_PIN_MODE_P019_DSP0_CTRL2        1U
#define PORT_PIN_MODE_P019_GFXCORE_RSDS_INACTIVE        2U
#define PORT_PIN_MODE_P019_DSP0_DATA1_4        3U
#define PORT_PIN_MODE_P019_DSP0_DATA1_11        4U
#define PORT_PIN_MODE_P019_OCU4_OTD0        5U
#define PORT_PIN_MODE_P019_PPG4_TOUT0        6U
#define PORT_PIN_MODE_P026_GPIO        0U
#define PORT_PIN_MODE_P026_MLBDAT        1U
#define PORT_PIN_MODE_P026_DSP0_CTRL2        2U
#define PORT_PIN_MODE_P026_SOT1        3U
#define PORT_PIN_MODE_P027_GPIO        0U
#define PORT_PIN_MODE_P027_MLBSIG        1U
#define PORT_PIN_MODE_P027_DSP0_CTRL3        2U
#define PORT_PIN_MODE_P027_SCK1        3U
#define PORT_PIN_MODE_P028_GPIO        0U
#define PORT_PIN_MODE_P028_DSP0_CTRL4        2U
#define PORT_PIN_MODE_P028_OCU4_OTD1        5U
#define PORT_PIN_MODE_P028_PPG4_TOUT2        6U
#define PORT_PIN_MODE_P030_GPIO        0U
#define PORT_PIN_MODE_P030_G_SCLK0        2U
#define PORT_PIN_MODE_P030_M_RWDS_0        3U
#define PORT_PIN_MODE_P030_G_RWDS_1        3U
#define PORT_PIN_MODE_P030_OCU5_OTD1        5U
#define PORT_PIN_MODE_P030_PPG5_TOUT2        6U
#define PORT_PIN_MODE_P031_GPIO        0U
#define PORT_PIN_MODE_P031_M_SDATA1_0        1U
#define PORT_PIN_MODE_P031_G_SDATA0_0        2U
#define PORT_PIN_MODE_P031_M_CS2_0        3U
#define PORT_PIN_MODE_P031_G_CS2_1        3U
#define PORT_PIN_MODE_P031_OCU6_OTD0        5U
#define PORT_PIN_MODE_P031_PPG6_TOUT0        6U
#define PORT_PIN_MODE_P100_GPIO        0U
#define PORT_PIN_MODE_P100_M_SDATA1_1        1U
#define PORT_PIN_MODE_P100_G_SDATA0_1        2U
#define PORT_PIN_MODE_P100_M_DQ5_0        3U
#define PORT_PIN_MODE_P100_G_DQ5_1        3U
#define PORT_PIN_MODE_P100_OCU6_OTD1        5U
#define PORT_PIN_MODE_P100_PPG6_TOUT2        6U
#define PORT_PIN_MODE_P101_GPIO        0U
#define PORT_PIN_MODE_P101_M_SDATA1_2        1U
#define PORT_PIN_MODE_P101_G_SDATA0_2        2U
#define PORT_PIN_MODE_P101_M_DQ4_0        3U
#define PORT_PIN_MODE_P101_G_DQ4_1        3U
#define PORT_PIN_MODE_P101_OCU7_OTD0        5U
#define PORT_PIN_MODE_P101_PPG7_TOUT0        6U
#define PORT_PIN_MODE_P102_GPIO        0U
#define PORT_PIN_MODE_P102_M_SDATA1_3        1U
#define PORT_PIN_MODE_P102_G_SDATA0_3        2U
#define PORT_PIN_MODE_P102_M_DQ7_0        3U
#define PORT_PIN_MODE_P102_G_DQ7_1        3U
#define PORT_PIN_MODE_P102_OCU7_OTD1        5U
#define PORT_PIN_MODE_P102_PPG7_TOUT2        6U
#define PORT_PIN_MODE_P103_GPIO        0U
#define PORT_PIN_MODE_P103_M_SSEL1        1U
#define PORT_PIN_MODE_P103_G_SSEL0        2U
#define PORT_PIN_MODE_P103_M_DQ6_0        3U
#define PORT_PIN_MODE_P103_G_DQ6_1        3U
#define PORT_PIN_MODE_P103_OCU8_OTD0        5U
#define PORT_PIN_MODE_P103_PPG8_TOUT0        6U
#define PORT_PIN_MODE_P104_GPIO        0U
#define PORT_PIN_MODE_P104_M_SSEL0        1U
#define PORT_PIN_MODE_P104_G_SSEL1        2U
#define PORT_PIN_MODE_P104_M_DQ0_0        3U
#define PORT_PIN_MODE_P104_G_DQ0_1        3U
#define PORT_PIN_MODE_P104_OCU8_OTD1        5U
#define PORT_PIN_MODE_P104_PPG8_TOUT2        6U
#define PORT_PIN_MODE_P105_GPIO        0U
#define PORT_PIN_MODE_P105_M_SDATA0_0        1U
#define PORT_PIN_MODE_P105_G_SDATA1_0        2U
#define PORT_PIN_MODE_P105_M_DQ3_0        3U
#define PORT_PIN_MODE_P105_G_DQ3_1        3U
#define PORT_PIN_MODE_P105_OCU9_OTD0        5U
#define PORT_PIN_MODE_P105_PPG9_TOUT0        6U
#define PORT_PIN_MODE_P106_GPIO        0U
#define PORT_PIN_MODE_P106_M_SDATA0_1        1U
#define PORT_PIN_MODE_P106_G_SDATA1_1        2U
#define PORT_PIN_MODE_P106_M_DQ1_0        3U
#define PORT_PIN_MODE_P106_G_DQ1_1        3U
#define PORT_PIN_MODE_P106_OCU9_OTD1        5U
#define PORT_PIN_MODE_P106_PPG9_TOUT2        6U
#define PORT_PIN_MODE_P107_GPIO        0U
#define PORT_PIN_MODE_P107_M_SDATA0_2        1U
#define PORT_PIN_MODE_P107_G_SDATA1_2        2U
#define PORT_PIN_MODE_P107_M_DQ2_0        3U
#define PORT_PIN_MODE_P107_G_DQ2_1        3U
#define PORT_PIN_MODE_P107_OCU10_OTD0        5U
#define PORT_PIN_MODE_P107_PPG10_TOUT0        6U
#define PORT_PIN_MODE_P108_GPIO        0U
#define PORT_PIN_MODE_P108_M_SDATA0_3        1U
#define PORT_PIN_MODE_P108_G_SDATA1_3        2U
#define PORT_PIN_MODE_P108_M_CS1_0        3U
#define PORT_PIN_MODE_P108_G_CS1_1        3U
#define PORT_PIN_MODE_P108_OCU10_OTD1        5U
#define PORT_PIN_MODE_P108_PPG10_TOUT2        6U
#define PORT_PIN_MODE_P109_GPIO        0U
#define PORT_PIN_MODE_P109_M_SCLK0        1U
#define PORT_PIN_MODE_P109_M_CK_0        3U
#define PORT_PIN_MODE_P109_G_CK_1        3U
#define PORT_PIN_MODE_P109_OCU11_OTD0        5U
#define PORT_PIN_MODE_P109_PPG11_TOUT0        6U
#define PORT_PIN_MODE_P216_GPIO        0U
#define PORT_PIN_MODE_P216_INDICATOR0_1        2U
#define PORT_PIN_MODE_P216_OCU0_OTD0        5U
#define PORT_PIN_MODE_P216_PPG0_TOUT0        6U
#define PORT_PIN_MODE_P217_GPIO        0U
#define PORT_PIN_MODE_P217_OCU0_OTD1        5U
#define PORT_PIN_MODE_P217_PPG0_TOUT2        6U
#define PORT_PIN_MODE_P217_X1A        32U
#define PORT_PIN_MODE_P219_GPIO        0U
#define PORT_PIN_MODE_P219_VPIN        40U
#define PORT_PIN_MODE_P222_GPIO        0U
#define PORT_PIN_MODE_P222_OCU3_OTD0        5U
#define PORT_PIN_MODE_P222_PPG3_TOUT0        6U
#define PORT_PIN_MODE_P224_GPIO        0U
#define PORT_PIN_MODE_P224_SGO0        2U
#define PORT_PIN_MODE_P224_OCU4_OTD0        5U
#define PORT_PIN_MODE_P224_PPG4_TOUT0        6U
#define PORT_PIN_MODE_P225_GPIO        0U
#define PORT_PIN_MODE_P225_SGA0        2U
#define PORT_PIN_MODE_P225_SOT0        3U
#define PORT_PIN_MODE_P225_SDA17        4U
#define PORT_PIN_MODE_P225_OCU4_OTD1        5U
#define PORT_PIN_MODE_P225_PPG4_TOUT2        6U
#define PORT_PIN_MODE_P225_SOT17        7U
#define PORT_PIN_MODE_P226_GPIO        0U
#define PORT_PIN_MODE_P226_SGA1        2U
#define PORT_PIN_MODE_P226_SCK0        3U
#define PORT_PIN_MODE_P226_SCL17        4U
#define PORT_PIN_MODE_P226_OCU5_OTD0        5U
#define PORT_PIN_MODE_P226_PPG5_TOUT0        6U
#define PORT_PIN_MODE_P226_SCK17        7U
#define PORT_PIN_MODE_P227_GPIO        0U
#define PORT_PIN_MODE_P227_SGO1        2U
#define PORT_PIN_MODE_P227_INDICATOR0_0        4U
#define PORT_PIN_MODE_P227_OCU5_OTD1        5U
#define PORT_PIN_MODE_P227_PPG5_TOUT2        6U
#define PORT_PIN_MODE_P228_GPIO        0U
#define PORT_PIN_MODE_P228_SGA2        2U
#define PORT_PIN_MODE_P228_OCU6_OTD0        5U
#define PORT_PIN_MODE_P228_PPG6_TOUT0        6U
#define PORT_PIN_MODE_P229_GPIO        0U
#define PORT_PIN_MODE_P229_SGO2        2U
#define PORT_PIN_MODE_P229_SOT1        3U
#define PORT_PIN_MODE_P229_OCU6_OTD1        5U
#define PORT_PIN_MODE_P229_PPG6_TOUT2        6U
#define PORT_PIN_MODE_P230_GPIO        0U
#define PORT_PIN_MODE_P230_SGA3        2U
#define PORT_PIN_MODE_P230_SCK1        3U
#define PORT_PIN_MODE_P230_OCU7_OTD0        5U
#define PORT_PIN_MODE_P230_PPG7_TOUT0        6U
#define PORT_PIN_MODE_P231_GPIO        0U
#define PORT_PIN_MODE_P231_SGO3        2U
#define PORT_PIN_MODE_P231_OCU7_OTD1        5U
#define PORT_PIN_MODE_P231_PPG7_TOUT2        6U
#define PORT_PIN_MODE_P300_GPIO        0U
#define PORT_PIN_MODE_P300_SGO0        1U
#define PORT_PIN_MODE_P300_TOT0        2U
#define PORT_PIN_MODE_P300_SOT16        3U
#define PORT_PIN_MODE_P300_SDA16        4U
#define PORT_PIN_MODE_P300_OCU8_OTD0        5U
#define PORT_PIN_MODE_P300_PPG8_TOUT0        6U
#define PORT_PIN_MODE_P300_TRACE0        7U
#define PORT_PIN_MODE_P301_GPIO        0U
#define PORT_PIN_MODE_P301_SGA0        1U
#define PORT_PIN_MODE_P301_TOT1        2U
#define PORT_PIN_MODE_P301_SCK16        3U
#define PORT_PIN_MODE_P301_SCL16        4U
#define PORT_PIN_MODE_P301_OCU8_OTD1        5U
#define PORT_PIN_MODE_P301_PPG8_TOUT2        6U
#define PORT_PIN_MODE_P301_TRACE1        7U
#define PORT_PIN_MODE_P302_GPIO        0U
#define PORT_PIN_MODE_P302_SGA1        1U
#define PORT_PIN_MODE_P302_TOT2        2U
#define PORT_PIN_MODE_P302_OCU9_OTD0        5U
#define PORT_PIN_MODE_P302_PPG9_TOUT0        6U
#define PORT_PIN_MODE_P302_TRACE2        7U
#define PORT_PIN_MODE_P303_GPIO        0U
#define PORT_PIN_MODE_P303_SGO1        1U
#define PORT_PIN_MODE_P303_TOT3        2U
#define PORT_PIN_MODE_P303_SOT8        3U
#define PORT_PIN_MODE_P303_OCU9_OTD1        5U
#define PORT_PIN_MODE_P303_PPG9_TOUT2        6U
#define PORT_PIN_MODE_P303_TRACE3        7U
#define PORT_PIN_MODE_P304_GPIO        0U
#define PORT_PIN_MODE_P304_SGA2        1U
#define PORT_PIN_MODE_P304_TX0        2U
#define PORT_PIN_MODE_P304_SCK8        3U
#define PORT_PIN_MODE_P304_OCU10_OTD0        5U
#define PORT_PIN_MODE_P304_PPG10_TOUT0        6U
#define PORT_PIN_MODE_P304_TRACE_CLK        7U
#define PORT_PIN_MODE_P305_GPIO        0U
#define PORT_PIN_MODE_P305_SGO2        1U
#define PORT_PIN_MODE_P305_TOT16        2U
#define PORT_PIN_MODE_P305_OCU10_OTD1        5U
#define PORT_PIN_MODE_P305_PPG10_TOUT2        6U
#define PORT_PIN_MODE_P305_TRACE_CTL        7U
#define PORT_PIN_MODE_P306_GPIO        0U
#define PORT_PIN_MODE_P306_TX1        2U
#define PORT_PIN_MODE_P306_OCU11_OTD0        5U
#define PORT_PIN_MODE_P306_PPG11_TOUT0        6U
#define PORT_PIN_MODE_P307_GPIO        0U
#define PORT_PIN_MODE_P307_TOT17        2U
#define PORT_PIN_MODE_P307_SOT9        3U
#define PORT_PIN_MODE_P307_OCU11_OTD1        5U
#define PORT_PIN_MODE_P307_PPG11_TOUT2        6U
#define PORT_PIN_MODE_P307_VPIN        40U
#define PORT_PIN_MODE_P308_GPIO        0U
#define PORT_PIN_MODE_P308_WOT        1U
#define PORT_PIN_MODE_P308_TOT18        2U
#define PORT_PIN_MODE_P308_SCK9        3U
#define PORT_PIN_MODE_P308_OCU0_OTD0        5U
#define PORT_PIN_MODE_P308_PPG0_TOUT0        6U
#define PORT_PIN_MODE_P308_VPIN        40U
#define PORT_PIN_MODE_P309_GPIO        0U
#define PORT_PIN_MODE_P309_TX5        2U
#define PORT_PIN_MODE_P309_OCU0_OTD1        5U
#define PORT_PIN_MODE_P309_PPG0_TOUT2        6U
#define PORT_PIN_MODE_P309_VPIN        40U
#define PORT_PIN_MODE_P310_GPIO        0U
#define PORT_PIN_MODE_P310_TOT19        2U
#define PORT_PIN_MODE_P310_OCU1_OTD0        5U
#define PORT_PIN_MODE_P310_PPG1_TOUT0        6U
#define PORT_PIN_MODE_P310_SEG_ST        16U
#define PORT_PIN_MODE_P311_GPIO        0U
#define PORT_PIN_MODE_P311_TX6        2U
#define PORT_PIN_MODE_P311_OCU1_OTD1        5U
#define PORT_PIN_MODE_P311_PPG1_TOUT2        6U
#define PORT_PIN_MODE_P311_SEG_ST        16U
#define PORT_PIN_MODE_P312_GPIO        0U
#define PORT_PIN_MODE_P312_SGO0        1U
#define PORT_PIN_MODE_P312_TOT32        2U
#define PORT_PIN_MODE_P312_SOT10        3U
#define PORT_PIN_MODE_P312_MFS8_CS0        4U
#define PORT_PIN_MODE_P312_OCU2_OTD0        5U
#define PORT_PIN_MODE_P312_PPG2_TOUT0        6U
#define PORT_PIN_MODE_P312_SEG_ST        16U
#define PORT_PIN_MODE_P313_GPIO        0U
#define PORT_PIN_MODE_P313_SGA0        1U
#define PORT_PIN_MODE_P313_SCK10        3U
#define PORT_PIN_MODE_P313_MFS9_CS0        4U
#define PORT_PIN_MODE_P313_OCU2_OTD1        5U
#define PORT_PIN_MODE_P313_PPG2_TOUT2        6U
#define PORT_PIN_MODE_P313_SEG_ST        16U
#define PORT_PIN_MODE_P314_GPIO        0U
#define PORT_PIN_MODE_P314_SGA1        1U
#define PORT_PIN_MODE_P314_TOT33        2U
#define PORT_PIN_MODE_P314_MFS9_CS1        4U
#define PORT_PIN_MODE_P314_OCU3_OTD0        5U
#define PORT_PIN_MODE_P314_PPG3_TOUT0        6U
#define PORT_PIN_MODE_P314_SEG_ST        16U
#define PORT_PIN_MODE_P315_GPIO        0U
#define PORT_PIN_MODE_P315_SGO1        1U
#define PORT_PIN_MODE_P315_TX5        2U
#define PORT_PIN_MODE_P315_SOT11        3U
#define PORT_PIN_MODE_P315_MFS8_CS3        4U
#define PORT_PIN_MODE_P315_OCU3_OTD1        5U
#define PORT_PIN_MODE_P315_PPG3_TOUT2        6U
#define PORT_PIN_MODE_P315_SEG_ST        16U
#define PORT_PIN_MODE_P316_GPIO        0U
#define PORT_PIN_MODE_P316_SGA2        1U
#define PORT_PIN_MODE_P316_TOT34        2U
#define PORT_PIN_MODE_P316_SCK11        3U
#define PORT_PIN_MODE_P316_MFS8_CS1        4U
#define PORT_PIN_MODE_P316_OCU4_OTD0        5U
#define PORT_PIN_MODE_P316_PPG4_TOUT0        6U
#define PORT_PIN_MODE_P316_SEG_ST        16U
#define PORT_PIN_MODE_P317_GPIO        0U
#define PORT_PIN_MODE_P317_SGO2        1U
#define PORT_PIN_MODE_P317_TX6        2U
#define PORT_PIN_MODE_P317_MFS8_CS2        4U
#define PORT_PIN_MODE_P317_OCU4_OTD1        5U
#define PORT_PIN_MODE_P317_PPG4_TOUT2        6U
#define PORT_PIN_MODE_P317_SEG_ST        16U
#define PORT_PIN_MODE_P318_GPIO        0U
#define PORT_PIN_MODE_P318_SGA3        1U
#define PORT_PIN_MODE_P318_TOT35        2U
#define PORT_PIN_MODE_P318_OCU5_OTD0        5U
#define PORT_PIN_MODE_P318_PPG5_TOUT0        6U
#define PORT_PIN_MODE_P319_GPIO        0U
#define PORT_PIN_MODE_P319_SGO3        1U
#define PORT_PIN_MODE_P319_OCU5_OTD1        5U
#define PORT_PIN_MODE_P319_PPG5_TOUT2        6U
#define PORT_PIN_MODE_P320_GPIO        0U
#define PORT_PIN_MODE_P320_OCU6_OTD0        5U
#define PORT_PIN_MODE_P320_PPG6_TOUT0        6U
#define PORT_PIN_MODE_P321_GPIO        0U
#define PORT_PIN_MODE_P321_PWM1P0        1U
#define PORT_PIN_MODE_P321_AH0        2U
#define PORT_PIN_MODE_P321_OCU6_OTD1        5U
#define PORT_PIN_MODE_P321_PPG6_TOUT2        6U
#define PORT_PIN_MODE_P322_GPIO        0U
#define PORT_PIN_MODE_P322_PWM1M0        1U
#define PORT_PIN_MODE_P322_AL0        2U
#define PORT_PIN_MODE_P322_OCU7_OTD0        5U
#define PORT_PIN_MODE_P322_PPG7_TOUT0        6U
#define PORT_PIN_MODE_P323_GPIO        0U
#define PORT_PIN_MODE_P323_PWM2P0        1U
#define PORT_PIN_MODE_P323_BH0        2U
#define PORT_PIN_MODE_P323_OCU7_OTD1        5U
#define PORT_PIN_MODE_P323_PPG7_TOUT2        6U
#define PORT_PIN_MODE_P324_GPIO        0U
#define PORT_PIN_MODE_P324_PWM2M0        1U
#define PORT_PIN_MODE_P324_BL0        2U
#define PORT_PIN_MODE_P324_OCU8_OTD0        5U
#define PORT_PIN_MODE_P324_PPG8_TOUT0        6U
#define PORT_PIN_MODE_P325_GPIO        0U
#define PORT_PIN_MODE_P325_PWM1P1        1U
#define PORT_PIN_MODE_P325_AH1        2U
#define PORT_PIN_MODE_P325_OCU8_OTD1        5U
#define PORT_PIN_MODE_P325_PPG8_TOUT2        6U
#define PORT_PIN_MODE_P326_GPIO        0U
#define PORT_PIN_MODE_P326_PWM1M1        1U
#define PORT_PIN_MODE_P326_AL1        2U
#define PORT_PIN_MODE_P326_OCU9_OTD0        5U
#define PORT_PIN_MODE_P326_PPG9_TOUT0        6U
#define PORT_PIN_MODE_P327_GPIO        0U
#define PORT_PIN_MODE_P327_PWM2P1        1U
#define PORT_PIN_MODE_P327_BH1        2U
#define PORT_PIN_MODE_P327_OCU9_OTD1        5U
#define PORT_PIN_MODE_P327_PPG9_TOUT2        6U
#define PORT_PIN_MODE_P328_GPIO        0U
#define PORT_PIN_MODE_P328_PWM2M1        1U
#define PORT_PIN_MODE_P328_BL1        2U
#define PORT_PIN_MODE_P328_OCU10_OTD0        5U
#define PORT_PIN_MODE_P328_PPG10_TOUT0        6U
#define PORT_PIN_MODE_P329_GPIO        0U
#define PORT_PIN_MODE_P329_PWM1P2        1U
#define PORT_PIN_MODE_P329_OCU10_OTD1        5U
#define PORT_PIN_MODE_P329_PPG10_TOUT2        6U
#define PORT_PIN_MODE_P330_GPIO        0U
#define PORT_PIN_MODE_P330_PWM1M2        1U
#define PORT_PIN_MODE_P330_OCU11_OTD0        5U
#define PORT_PIN_MODE_P330_PPG11_TOUT0        6U
#define PORT_PIN_MODE_P331_GPIO        0U
#define PORT_PIN_MODE_P331_PWM2P2        1U
#define PORT_PIN_MODE_P331_OCU11_OTD1        5U
#define PORT_PIN_MODE_P331_PPG11_TOUT2        6U
#define PORT_PIN_MODE_P400_GPIO        0U
#define PORT_PIN_MODE_P400_PWM2M2        1U
#define PORT_PIN_MODE_P400_OCU0_OTD0        5U
#define PORT_PIN_MODE_P400_PPG0_TOUT0        6U
#define PORT_PIN_MODE_P401_GPIO        0U
#define PORT_PIN_MODE_P401_PWM1P3        1U
#define PORT_PIN_MODE_P401_OCU0_OTD1        5U
#define PORT_PIN_MODE_P401_PPG0_TOUT2        6U
#define PORT_PIN_MODE_P402_GPIO        0U
#define PORT_PIN_MODE_P402_PWM1M3        1U
#define PORT_PIN_MODE_P402_SOT2        3U
#define PORT_PIN_MODE_P402_OCU1_OTD0        5U
#define PORT_PIN_MODE_P402_PPG1_TOUT0        6U
#define PORT_PIN_MODE_P403_GPIO        0U
#define PORT_PIN_MODE_P403_PWM2P3        1U
#define PORT_PIN_MODE_P403_SCK2        3U
#define PORT_PIN_MODE_P403_OCU1_OTD1        5U
#define PORT_PIN_MODE_P403_PPG1_TOUT2        6U
#define PORT_PIN_MODE_P404_GPIO        0U
#define PORT_PIN_MODE_P404_PWM2M3        1U
#define PORT_PIN_MODE_P404_OCU2_OTD0        5U
#define PORT_PIN_MODE_P404_PPG2_TOUT0        6U
#define PORT_PIN_MODE_P405_GPIO        0U
#define PORT_PIN_MODE_P405_PWM1P4        1U
#define PORT_PIN_MODE_P405_OCU2_OTD1        5U
#define PORT_PIN_MODE_P405_PPG2_TOUT2        6U
#define PORT_PIN_MODE_P406_GPIO        0U
#define PORT_PIN_MODE_P406_PWM1M4        1U
#define PORT_PIN_MODE_P406_SOT3        3U
#define PORT_PIN_MODE_P406_MFS0_CS0        4U
#define PORT_PIN_MODE_P406_OCU3_OTD0        5U
#define PORT_PIN_MODE_P406_PPG3_TOUT0        6U
#define PORT_PIN_MODE_P407_GPIO        0U
#define PORT_PIN_MODE_P407_PWM2P4        1U
#define PORT_PIN_MODE_P407_SCK3        3U
#define PORT_PIN_MODE_P407_MFS2_CS0        4U
#define PORT_PIN_MODE_P407_OCU3_OTD1        5U
#define PORT_PIN_MODE_P407_PPG3_TOUT2        6U
#define PORT_PIN_MODE_P408_GPIO        0U
#define PORT_PIN_MODE_P408_PWM2M4        1U
#define PORT_PIN_MODE_P408_MFS2_CS1        4U
#define PORT_PIN_MODE_P408_OCU4_OTD0        5U
#define PORT_PIN_MODE_P408_PPG4_TOUT0        6U
#define PORT_PIN_MODE_P409_GPIO        0U
#define PORT_PIN_MODE_P409_PWM1P5        1U
#define PORT_PIN_MODE_P409_OCU4_OTD1        5U
#define PORT_PIN_MODE_P409_PPG4_TOUT2        6U
#define PORT_PIN_MODE_P410_GPIO        0U
#define PORT_PIN_MODE_P410_PWM1M5        1U
#define PORT_PIN_MODE_P410_SOT4        3U
#define PORT_PIN_MODE_P410_MFS0_CS3        4U
#define PORT_PIN_MODE_P410_OCU5_OTD0        5U
#define PORT_PIN_MODE_P410_PPG5_TOUT0        6U
#define PORT_PIN_MODE_P410_SDA4        7U
#define PORT_PIN_MODE_P411_GPIO        0U
#define PORT_PIN_MODE_P411_PWM2P5        1U
#define PORT_PIN_MODE_P411_SCK4        3U
#define PORT_PIN_MODE_P411_MFS0_CS1        4U
#define PORT_PIN_MODE_P411_OCU5_OTD1        5U
#define PORT_PIN_MODE_P411_PPG5_TOUT2        6U
#define PORT_PIN_MODE_P411_SCL4        7U
#define PORT_PIN_MODE_P412_GPIO        0U
#define PORT_PIN_MODE_P412_PWM2M5        1U
#define PORT_PIN_MODE_P412_TX1        2U
#define PORT_PIN_MODE_P412_MFS0_CS2        4U
#define PORT_PIN_MODE_P412_OCU6_OTD0        5U
#define PORT_PIN_MODE_P412_PPG6_TOUT0        6U
#define PORT_PIN_MODE_P425_GPIO        0U
#define PORT_PIN_MODE_P425_DSP1_CLK        1U
#define PORT_PIN_MODE_P425_DSP0_CTRL8        2U
#define PORT_PIN_MODE_P425_OCU0_OTD1        5U
#define PORT_PIN_MODE_P425_PPG0_TOUT2        6U
#define PORT_PIN_MODE_P425_COM        24U
#define PORT_PIN_MODE_P426_GPIO        0U
#define PORT_PIN_MODE_P426_SGA1        1U
#define PORT_PIN_MODE_P426_DSP1_CTRL2        2U
#define PORT_PIN_MODE_P426_SOT11        3U
#define PORT_PIN_MODE_P426_DSP0_CTRL9        4U
#define PORT_PIN_MODE_P426_OCU1_OTD0        5U
#define PORT_PIN_MODE_P426_PPG1_TOUT0        6U
#define PORT_PIN_MODE_P426_COM        24U
#define PORT_PIN_MODE_P427_GPIO        0U
#define PORT_PIN_MODE_P427_SGO1        1U
#define PORT_PIN_MODE_P427_DSP1_CTRL1        2U
#define PORT_PIN_MODE_P427_SCK11        3U
#define PORT_PIN_MODE_P427_DSP0_CTRL10        4U
#define PORT_PIN_MODE_P427_OCU1_OTD1        5U
#define PORT_PIN_MODE_P427_PPG1_TOUT2        6U
#define PORT_PIN_MODE_P427_COM        24U
#define PORT_PIN_MODE_P428_GPIO        0U
#define PORT_PIN_MODE_P428_DSP1_CTRL0        1U
#define PORT_PIN_MODE_P428_DSP0_CTRL11        2U
#define PORT_PIN_MODE_P428_OCU2_OTD0        5U
#define PORT_PIN_MODE_P428_PPG2_TOUT0        6U
#define PORT_PIN_MODE_P428_COM        24U
#define PORT_PIN_MODE_P429_GPIO        0U
#define PORT_PIN_MODE_P429_DSP1_DATA1_11        2U
#define PORT_PIN_MODE_P429_AH0        3U
#define PORT_PIN_MODE_P429_OCU2_OTD1        5U
#define PORT_PIN_MODE_P429_PPG2_TOUT2        6U
#define PORT_PIN_MODE_P429_SEG_ST        16U
#define PORT_PIN_MODE_P430_GPIO        0U
#define PORT_PIN_MODE_P430_SGA3        1U
#define PORT_PIN_MODE_P430_DSP1_DATA0_11        2U
#define PORT_PIN_MODE_P430_AL0        3U
#define PORT_PIN_MODE_P430_OCU3_OTD0        5U
#define PORT_PIN_MODE_P430_PPG3_TOUT0        6U
#define PORT_PIN_MODE_P430_SEG        16U
#define PORT_PIN_MODE_P431_GPIO        0U
#define PORT_PIN_MODE_P431_SGO3        1U
#define PORT_PIN_MODE_P431_DSP1_DATA1_10        2U
#define PORT_PIN_MODE_P431_BH0        3U
#define PORT_PIN_MODE_P431_OCU3_OTD1        5U
#define PORT_PIN_MODE_P431_PPG3_TOUT2        6U
#define PORT_PIN_MODE_P431_SEG        16U
#define PORT_PIN_MODE_P500_GPIO        0U
#define PORT_PIN_MODE_P500_DSP1_DATA0_10        1U
#define PORT_PIN_MODE_P500_BL0        2U
#define PORT_PIN_MODE_P500_OCU4_OTD0        5U
#define PORT_PIN_MODE_P500_PPG4_TOUT0        6U
#define PORT_PIN_MODE_P500_SEG        16U
#define PORT_PIN_MODE_P501_GPIO        0U
#define PORT_PIN_MODE_P501_DSP1_DATA1_9        1U
#define PORT_PIN_MODE_P501_AH1        2U
#define PORT_PIN_MODE_P501_OCU4_OTD1        5U
#define PORT_PIN_MODE_P501_PPG4_TOUT2        6U
#define PORT_PIN_MODE_P501_SEG        16U
#define PORT_PIN_MODE_P502_GPIO        0U
#define PORT_PIN_MODE_P502_DSP1_DATA0_9        1U
#define PORT_PIN_MODE_P502_SOT8        2U
#define PORT_PIN_MODE_P502_AL1        3U
#define PORT_PIN_MODE_P502_OCU5_OTD0        5U
#define PORT_PIN_MODE_P502_PPG5_TOUT0        6U
#define PORT_PIN_MODE_P502_SEG        16U
#define PORT_PIN_MODE_P503_GPIO        0U
#define PORT_PIN_MODE_P503_DSP1_DATA1_8        1U
#define PORT_PIN_MODE_P503_SCK8        2U
#define PORT_PIN_MODE_P503_BH1        3U
#define PORT_PIN_MODE_P503_OCU5_OTD1        5U
#define PORT_PIN_MODE_P503_PPG5_TOUT2        6U
#define PORT_PIN_MODE_P503_SEG        16U
#define PORT_PIN_MODE_P504_GPIO        0U
#define PORT_PIN_MODE_P504_DSP1_DATA0_8        2U
#define PORT_PIN_MODE_P504_BL1        3U
#define PORT_PIN_MODE_P504_OCU6_OTD0        5U
#define PORT_PIN_MODE_P504_PPG6_TOUT0        6U
#define PORT_PIN_MODE_P504_SEG        16U
#define PORT_PIN_MODE_P505_GPIO        0U
#define PORT_PIN_MODE_P505_DSP1_DATA1_7        1U
#define PORT_PIN_MODE_P505_OCU6_OTD1        5U
#define PORT_PIN_MODE_P505_PPG6_TOUT2        6U
#define PORT_PIN_MODE_P505_SEG        16U
#define PORT_PIN_MODE_P506_GPIO        0U
#define PORT_PIN_MODE_P506_DSP1_DATA0_7        1U
#define PORT_PIN_MODE_P506_SOT9        2U
#define PORT_PIN_MODE_P506_OCU7_OTD0        5U
#define PORT_PIN_MODE_P506_PPG7_TOUT0        6U
#define PORT_PIN_MODE_P506_SEG        16U
#define PORT_PIN_MODE_P507_GPIO        0U
#define PORT_PIN_MODE_P507_DSP1_DATA1_6        1U
#define PORT_PIN_MODE_P507_SCK9        2U
#define PORT_PIN_MODE_P507_OCU7_OTD1        5U
#define PORT_PIN_MODE_P507_PPG7_TOUT2        6U
#define PORT_PIN_MODE_P507_SEG        16U
#define PORT_PIN_MODE_P508_GPIO        0U
#define PORT_PIN_MODE_P508_DSP1_DATA0_6        1U
#define PORT_PIN_MODE_P508_OCU8_OTD0        5U
#define PORT_PIN_MODE_P508_PPG8_TOUT0        6U
#define PORT_PIN_MODE_P508_SEG        16U
#define PORT_PIN_MODE_P509_GPIO        0U
#define PORT_PIN_MODE_P509_DSP1_DATA1_5        1U
#define PORT_PIN_MODE_P509_OCU8_OTD1        5U
#define PORT_PIN_MODE_P509_PPG8_TOUT2        6U
#define PORT_PIN_MODE_P509_SEG        16U
#define PORT_PIN_MODE_P510_GPIO        0U
#define PORT_PIN_MODE_P510_DSP1_DATA0_5        1U
#define PORT_PIN_MODE_P510_SOT10        2U
#define PORT_PIN_MODE_P510_SDA10        3U
#define PORT_PIN_MODE_P510_MFS8_CS0        4U
#define PORT_PIN_MODE_P510_OCU9_OTD0        5U
#define PORT_PIN_MODE_P510_PPG9_TOUT0        6U
#define PORT_PIN_MODE_P510_SEG        16U
#define PORT_PIN_MODE_P511_GPIO        0U
#define PORT_PIN_MODE_P511_DSP1_DATA1_4        1U
#define PORT_PIN_MODE_P511_SCK10        2U
#define PORT_PIN_MODE_P511_SCL10        3U
#define PORT_PIN_MODE_P511_MFS9_CS0        4U
#define PORT_PIN_MODE_P511_OCU9_OTD1        5U
#define PORT_PIN_MODE_P511_PPG9_TOUT2        6U
#define PORT_PIN_MODE_P511_SEG        16U
#define PORT_PIN_MODE_P512_GPIO        0U
#define PORT_PIN_MODE_P512_DSP1_DATA0_4        1U
#define PORT_PIN_MODE_P512_MFS9_CS1        4U
#define PORT_PIN_MODE_P512_OCU10_OTD0        5U
#define PORT_PIN_MODE_P512_PPG10_TOUT0        6U
#define PORT_PIN_MODE_P512_SEG        16U
#define PORT_PIN_MODE_P513_GPIO        0U
#define PORT_PIN_MODE_P513_DSP1_DATA1_3        1U
#define PORT_PIN_MODE_P513_DSP0_CTRL0        2U
#define PORT_PIN_MODE_P513_OCU10_OTD1        5U
#define PORT_PIN_MODE_P513_PPG10_TOUT2        6U
#define PORT_PIN_MODE_P513_SEG        16U
#define PORT_PIN_MODE_P514_GPIO        0U
#define PORT_PIN_MODE_P514_DSP1_DATA0_3        1U
#define PORT_PIN_MODE_P514_SOT11        2U
#define PORT_PIN_MODE_P514_DSP0_CTRL1        3U
#define PORT_PIN_MODE_P514_OCU11_OTD0        5U
#define PORT_PIN_MODE_P514_PPG11_TOUT0        6U
#define PORT_PIN_MODE_P514_MFS8_CS3        7U
#define PORT_PIN_MODE_P514_SEG        16U
#define PORT_PIN_MODE_P515_GPIO        0U
#define PORT_PIN_MODE_P515_DSP1_DATA1_2        1U
#define PORT_PIN_MODE_P515_SCK11        2U
#define PORT_PIN_MODE_P515_DSP1_CTRL2        3U
#define PORT_PIN_MODE_P515_DSP0_CTRL2        4U
#define PORT_PIN_MODE_P515_OCU11_OTD1        5U
#define PORT_PIN_MODE_P515_PPG11_TOUT2        6U
#define PORT_PIN_MODE_P515_MFS8_CS1        7U
#define PORT_PIN_MODE_P515_SEG        16U
#define PORT_PIN_MODE_P516_GPIO        0U
#define PORT_PIN_MODE_P516_DSP1_DATA0_2        1U
#define PORT_PIN_MODE_P516_DSP1_CLK        2U
#define PORT_PIN_MODE_P516_DSP0_CTRL3        3U
#define PORT_PIN_MODE_P516_OCU0_OTD0        5U
#define PORT_PIN_MODE_P516_PPG0_TOUT0        6U
#define PORT_PIN_MODE_P516_MFS8_CS2        7U
#define PORT_PIN_MODE_P516_SEG        16U
#define PORT_PIN_MODE_P517_GPIO        0U
#define PORT_PIN_MODE_P517_DSP1_DATA1_1        1U
#define PORT_PIN_MODE_P517_DSP1_CTRL0        2U
#define PORT_PIN_MODE_P517_DSP0_CTRL4        3U
#define PORT_PIN_MODE_P517_OCU0_OTD1        5U
#define PORT_PIN_MODE_P517_PPG0_TOUT2        6U
#define PORT_PIN_MODE_P517_SEG        16U
#define PORT_PIN_MODE_P518_GPIO        0U
#define PORT_PIN_MODE_P518_DSP1_DATA0_1        1U
#define PORT_PIN_MODE_P518_SOT12        2U
#define PORT_PIN_MODE_P518_DSP1_CTRL1        3U
#define PORT_PIN_MODE_P518_DSP0_CTRL5        4U
#define PORT_PIN_MODE_P518_OCU1_OTD0        5U
#define PORT_PIN_MODE_P518_PPG1_TOUT0        6U
#define PORT_PIN_MODE_P518_SDA12        7U
#define PORT_PIN_MODE_P518_SEG        16U
#define PORT_PIN_MODE_P519_GPIO        0U
#define PORT_PIN_MODE_P519_DSP1_DATA1_0        1U
#define PORT_PIN_MODE_P519_SCK12        2U
#define PORT_PIN_MODE_P519_DSP0_CTRL6        3U
#define PORT_PIN_MODE_P519_OCU1_OTD1        5U
#define PORT_PIN_MODE_P519_PPG1_TOUT2        6U
#define PORT_PIN_MODE_P519_SCL12        7U
#define PORT_PIN_MODE_P519_SEG        16U
#define PORT_PIN_MODE_P520_GPIO        0U
#define PORT_PIN_MODE_P520_DSP1_DATA0_0        1U
#define PORT_PIN_MODE_P520_DSP0_CTRL7        2U
#define PORT_PIN_MODE_P520_OCU2_OTD0        5U
#define PORT_PIN_MODE_P520_PPG2_TOUT0        6U
#define PORT_PIN_MODE_P520_SEG        16U
#define PORT_PIN_MODE_P521_GPIO        0U
#define PORT_PIN_MODE_P521_DSP0_CTRL1        1U
#define PORT_PIN_MODE_P521_MDC        2U
#define PORT_PIN_MODE_P521_DSP0_DATA0_4        3U
#define PORT_PIN_MODE_P521_DSP0_DATA1_10        4U
#define PORT_PIN_MODE_P521_OCU9_OTD1        5U
#define PORT_PIN_MODE_P521_PPG9_TOUT2        6U
#define PORT_PIN_MODE_P522_GPIO        0U
#define PORT_PIN_MODE_P522_DSP0_CTRL0        1U
#define PORT_PIN_MODE_P522_DSP0_CTRL2        2U
#define PORT_PIN_MODE_P522_TXER        3U
#define PORT_PIN_MODE_P522_DSP0_CTRL1        4U
#define PORT_PIN_MODE_P522_OCU10_OTD0        5U
#define PORT_PIN_MODE_P522_PPG10_TOUT0        6U
#define PORT_PIN_MODE_P527_GPIO        0U
#define PORT_PIN_MODE_P527_DSP0_DATA0_0        1U
#define PORT_PIN_MODE_P527_DSP0_DATA_D0_P_S        2U
#define PORT_PIN_MODE_P527_TOT0        4U
#define PORT_PIN_MODE_P527_OCU9_OTD1        5U
#define PORT_PIN_MODE_P527_PPG9_TOUT2        6U
#define PORT_PIN_MODE_P528_GPIO        0U
#define PORT_PIN_MODE_P528_DSP0_DATA1_0        1U
#define PORT_PIN_MODE_P528_GFXCORE_RSDS_INACTIVE        2U
#define PORT_PIN_MODE_P528_OCU10_OTD0        5U
#define PORT_PIN_MODE_P528_PPG10_TOUT0        6U
#define PORT_PIN_MODE_P529_GPIO        0U
#define PORT_PIN_MODE_P529_DSP0_DATA0_1        1U
#define PORT_PIN_MODE_P529_DSP0_DATA_D1_P_S        2U
#define PORT_PIN_MODE_P529_TOT1        4U
#define PORT_PIN_MODE_P529_OCU10_OTD1        5U
#define PORT_PIN_MODE_P529_PPG10_TOUT2        6U
#define PORT_PIN_MODE_P530_GPIO        0U
#define PORT_PIN_MODE_P530_DSP0_DATA1_1        1U
#define PORT_PIN_MODE_P530_GFXCORE_RSDS_INACTIVE        2U
#define PORT_PIN_MODE_P530_SOT0        3U
#define PORT_PIN_MODE_P530_OCU11_OTD0        5U
#define PORT_PIN_MODE_P530_PPG11_TOUT0        6U
#define PORT_PIN_MODE_P531_GPIO        0U
#define PORT_PIN_MODE_P531_DSP0_DATA0_2        1U
#define PORT_PIN_MODE_P531_DSP0_DATA_D2_P_S        2U
#define PORT_PIN_MODE_P531_SCK0        3U
#define PORT_PIN_MODE_P531_TOT2        4U
#define PORT_PIN_MODE_P531_OCU11_OTD1        5U
#define PORT_PIN_MODE_P531_PPG11_TOUT2        6U
#define PORT_PIN_MODE_P600_GPIO        0U
#define PORT_PIN_MODE_P600_DSP0_DATA1_2        1U
#define PORT_PIN_MODE_P600_GFXCORE_RSDS_INACTIVE        2U
#define PORT_PIN_MODE_P600_OCU0_OTD0        5U
#define PORT_PIN_MODE_P600_PPG0_TOUT0        6U


/*--------------------- Information of Register ----------------*/
#ifndef __MCAL_IO_DEFINE
#define PORT_GPIO_POSR0_ADDR        0xB4738000U    /* Address of GPIO_POSR0 register */
#define PORT_GPIO_PODR0_ADDR        0xB4738200U    /* Address of GPIO_PODR0 register */
#define PORT_GPIO_PPER0_ADDR        0xB4738380U    /* Address of GPIO_PPER0 register */
#define PORT_GPIO_PORTEN_ADDR       0xB4738400U    /* Address of GPIO_PORTEN register */
#define PORT_GPIO_KEYCDR_ADDR       0xB4738404U    /* Address of GPIO_KEYCDR register */
#define PORT_PPC_PCFGR000_ADDR      0xB4740000U    /* Address of PPC_PCFGR000 register */
#define PORT_PPC_KEYCDR_ADDR        0xB4740400U    /* Address of PPC_KEYCDR register */
#define PORT_RIC_RESIN0_ADDR        0xB4748000U    /* Address of RIC_RESIN0 register */
#define PORT_RIC_KEYCDR_ADDR        0xB4749400U    /* Address of RIC_KEYCDR register */
#else
#define PORT_GPIO_POSR0_ADDR        (&Port_SetClearRegister[0])   /* Address of GPIO_POSR0 register */
#define PORT_GPIO_PODR0_ADDR        (&Port_DataRegister[0])       /* Address of GPIO_PODR0 register */
#define PORT_GPIO_PPER0_ADDR        (&Port_PperRegister[0])       /* Address of GPIO_PPER0 register */
#define PORT_GPIO_PORTEN_ADDR       (&Port_PortenRegister)        /* Address of GPIO_PORTEN register */
#define PORT_GPIO_KEYCDR_ADDR       (&Port_GpioKeycdrRegister)    /* Address of GPIO_KEYCDR register */
#define PORT_PPC_PCFGR000_ADDR      (&Port_PcfgrRegister[0])      /* Address of PPC_PCFGR000 register */
#define PORT_PPC_KEYCDR_ADDR        (&Port_PpcKeycdrRegister)     /* Address of PPC_KEYCDR register */
#define PORT_RIC_RESIN0_ADDR        (&Port_ResinRegister[0])      /* Address of RIC_RESIN0 register */
#define PORT_RIC_KEYCDR_ADDR        (&Port_RicKeycdrRegister)     /* Address of RIC_KEYCDR register */
#endif

#define PORT_BIT_ENABLE_WIDTH       32U    /* bit width of I/O Port register */

#define PORT_PORTEN_INITIAL_VALUE   0x00000001U    /* Initial value of PORTEN Register */

#define PORT_PORTPIN_ENABLE         PORT_FALSE    /* Validation of Port Pin Enable Register */

#define PORT_ANALOG_INPUT_ENABLE    PORT_FALSE    /* Validation of Analog Input Enable Register */
#define PORT_SEGER_OUTPUT_ENABLE    PORT_TRUE    /* Validation of Segment Output Register */
#define PORT_COMVER_OUTPUT_ENABLE   PORT_TRUE    /* Validation of Common Output V Pin Control Register */


#define PORT_NUMBER_OF_ANALOGINPUTREG      0U    /* Number of Analog Input Enable Register */
#define PORT_NUMBER_OF_ANALOGPORT          0U    /* Number of Analog Input Port Pin */

/* --------------------- Information of Segment Output Register ----------------*/
#define PORT_NUMBER_OF_SEGEROUTPUTREG      1U    /* Number of Segment Output Register */

/* Address of Segment Output Register */
#ifndef __MCAL_IO_DEFINE
#define PORT_SEGER_OUTPUT_REG_ADDR             \
{                                              \
  (uint32 *)0xB0641004U                                  \
}
#else /* __MCAL_IO_DEFINE */
#define PORT_SEGER_OUTPUT_REG_ADDR             \
{                                              \
  (uint32 *)&Port_SegerRegister[0]               \
}
#endif /* __MCAL_IO_DEFINE */

/* Address of Segment Output Keycode Register */
#ifndef __MCAL_IO_DEFINE
#define PORT_SEGER_OUTPUT_KEYCODE_REG_ADDR     \
{                                              \
  (uint32 *)0xB0641000U                                  \
}
#else  /* __MCAL_IO_DEFINE */
/* Address of Segment Output Keycode Register */
#define PORT_SEGER_OUTPUT_KEYCODE_REG_ADDR     \
{                                              \
  (uint32 *)&Port_SegerKeycdrRegister             \
}
#endif /* __MCAL_IO_DEFINE */

#define PORT_NUMBER_OF_SEGERPORT          32U    /* Number of Segment Output Port Pin */

/* Position of PortPin for Segment Output Register bit */
#define PORT_SEGER_PORT        \
{                              \
    (uint16)PORT_PIN_P520,     \
    (uint16)PORT_PIN_P519,     \
    (uint16)PORT_PIN_P518,     \
    (uint16)PORT_PIN_P517,     \
    (uint16)PORT_PIN_P516,     \
    (uint16)PORT_PIN_P515,     \
    (uint16)PORT_PIN_P514,     \
    (uint16)PORT_PIN_P513,     \
    (uint16)PORT_PIN_P512,     \
    (uint16)PORT_PIN_P511,     \
    (uint16)PORT_PIN_P510,     \
    (uint16)PORT_PIN_P509,     \
    (uint16)PORT_PIN_P508,     \
    (uint16)PORT_PIN_P507,     \
    (uint16)PORT_PIN_P506,     \
    (uint16)PORT_PIN_P505,     \
    (uint16)PORT_PIN_P504,     \
    (uint16)PORT_PIN_P503,     \
    (uint16)PORT_PIN_P502,     \
    (uint16)PORT_PIN_P501,     \
    (uint16)PORT_PIN_P500,     \
    (uint16)PORT_PIN_P431,     \
    (uint16)PORT_PIN_P430,     \
    (uint16)PORT_PIN_P429,     \
    (uint16)PORT_PIN_P317,     \
    (uint16)PORT_PIN_P316,     \
    (uint16)PORT_PIN_P315,     \
    (uint16)PORT_PIN_P314,     \
    (uint16)PORT_PIN_P313,     \
    (uint16)PORT_PIN_P312,     \
    (uint16)PORT_PIN_P311,     \
    (uint16)PORT_PIN_P310      \
}

/*--------------------- Information of Common Output V Pin Control Register ----------------*/
#define PORT_NUMBER_OF_COMVEROUTPUTREG      1U    /* Number of Common Output V Pin Control Register */

/* Address of Common Output V Pin Control Register */
#ifndef __MCAL_IO_DEFINE
#define PORT_COMVER_OUTPUT_REG_ADDR             \
{                                              \
  (uint32 *)0xB0641008U                                  \
}
#else /* __MCAL_IO_DEFINE */
#define PORT_COMVER_OUTPUT_REG_ADDR             \
{                                              \
  (uint32 *)&Port_ComverRegister[0]               \
}
#endif /* __MCAL_IO_DEFINE */

/* Address of Common Output V Pin Keycode Register */
#ifndef __MCAL_IO_DEFINE
#define PORT_COMVER_OUTPUT_KEYCODE_REG_ADDR     \
{                                              \
  (uint32 *)0xB0641000U                                  \
}
#else  /* __MCAL_IO_DEFINE */
/* Address of Common Output V Pin Keycode Register */
#define PORT_COMVER_OUTPUT_KEYCODE_REG_ADDR     \
{                                              \
  (uint32 *)&Port_ComverKeycdrRegister             \
}
#endif /* __MCAL_IO_DEFINE */

#define PORT_NUMBER_OF_COMPORT           4U    /* Number of Segment Common Output Port Pin */
#define PORT_NUMBER_OF_VPINPORT          4U    /* Number of Reference Voltage V Input Port Pin */

/* Position of PortPin for Common Output V Pin Control Register bit */
#define PORT_COM_PORT          \
{                              \
    (uint16)PORT_PIN_P428,     \
    (uint16)PORT_PIN_P427,     \
    (uint16)PORT_PIN_P426,     \
    (uint16)PORT_PIN_P425      \
}

#define PORT_VPIN_PORT         \
{                              \
    (uint16)PORT_PIN_P309,     \
    (uint16)PORT_PIN_P308,     \
    (uint16)PORT_PIN_P307,     \
    (uint16)PORT_PIN_P219      \
}

/*--------------------- Information of Keycode Register ----------------*/
#define PORT_KEYEN_DDR_VALID       PORT_TRUE    /* Keycode validation for DDR register */
#define PORT_KEYEN_DDSR_VALID      PORT_TRUE    /* Keycode validation for DDSR register */
#define PORT_KEYEN_DDCR_VALID      PORT_TRUE    /* Keycode validation for DDCR register */
#define PORT_KEYEN_PODR_VALID      PORT_FALSE   /* Keycode validation for PODR register */
#define PORT_KEYEN_POSR_VALID      PORT_FALSE   /* Keycode validation for POSR register */
#define PORT_KEYEN_POCR_VALID      PORT_FALSE   /* Keycode validation for POCR register */
#define PORT_KEYEN_PORTEN_VALID    PORT_TRUE    /* Keycode validation for PORTEN register */
#define PORT_KEYEN_PCFGR_VALID     PORT_TRUE    /* Keycode validation for PCFGR register */
#define PORT_KEYEN_RESIN_VALID     PORT_TRUE    /* Keycode validation for RESIN register */
#define PORT_KEYEN_ADER_VALID      PORT_FALSE   /* Keycode validation for ADER register */
#define PORT_KEYEN_SEGER_VALID     PORT_TRUE    /* Keycode validation for Segment Output Register */
#define PORT_KEYEN_COMVER_VALID    PORT_TRUE    /* Keycode validation for Common Output V Pin Control Register */

/*==================[type definitions]=======================================*/
/*==================[external function declarations]=========================*/
/*==================[internal function declarations]=========================*/
/*==================[external constants]=====================================*/
/*==================[internal constants]=====================================*/
/*==================[external data]==========================================*/
/*==================[internal data]==========================================*/
/*==================[external function definitions]==========================*/
/*==================[internal function definitions]==========================*/
#endif /* PORT_CFG_DER_H  */
/*==================[end of file]============================================*/
