 
****************************************
check_design summary:
Version:     U-2022.12
Date:        Tue Jul  1 15:44:15 2025
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                     14
    Shorted outputs (LINT-31)                                       6
    Constant outputs (LINT-52)                                      8

Cells                                                              38
    Cells do not drive (LINT-1)                                     4
    Connected to power or ground (LINT-32)                         32
    Nets connected to multiple pins on same cell (LINT-33)          2
--------------------------------------------------------------------------------

Warning: In design 'fmul_rounder', cell 'B_5' does not drive any nets. (LINT-1)
Warning: In design 'fmul_rounder', cell 'B_6' does not drive any nets. (LINT-1)
Warning: In design 'fmul_rounder', cell 'B_7' does not drive any nets. (LINT-1)
Warning: In design 'fmul_rounder', cell 'C1075' does not drive any nets. (LINT-1)
Warning: In design 'LOD_128', output port 'position[10]' is connected directly to output port 'position[8]'. (LINT-31)
Warning: In design 'LOD_128', output port 'position[10]' is connected directly to output port 'position[9]'. (LINT-31)
Warning: In design 'LOD_64', output port 'position[11]' is connected directly to output port 'position[7]'. (LINT-31)
Warning: In design 'LOD_64', output port 'position[11]' is connected directly to output port 'position[8]'. (LINT-31)
Warning: In design 'LOD_64', output port 'position[11]' is connected directly to output port 'position[9]'. (LINT-31)
Warning: In design 'LOD_64', output port 'position[11]' is connected directly to output port 'position[10]'. (LINT-31)
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[21]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[20]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[19]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[18]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[17]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[16]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[15]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[14]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[13]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[12]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[11]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[10]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[7]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[6]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[5]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[4]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[3]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[2]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[1]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_01' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[0]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_02' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[9]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_02' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[8]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_02' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[7]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_02' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[6]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_02' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[5]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_02' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[4]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_02' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[3]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_02' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[2]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_02' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[1]' is connected to logic 0. 
Warning: In design 'fmul_rounder', a pin on submodule 'LOD_02' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'A[0]' is connected to logic 0. 
Warning: In design 'fmul_rounder', the same net is connected to more than one pin on submodule 'LOD_01'. (LINT-33)
   Net '*Logic0*' is connected to pins 'A[21]', 'A[20]'', 'A[19]', 'A[18]', 'A[17]', 'A[16]', 'A[15]', 'A[14]', 'A[13]', 'A[12]', 'A[11]', 'A[10]', 'A[9]', 'A[8]', 'A[7]', 'A[6]', 'A[5]', 'A[4]', 'A[3]', 'A[2]', 'A[1]', 'A[0]'.
Warning: In design 'fmul_rounder', the same net is connected to more than one pin on submodule 'LOD_02'. (LINT-33)
   Net '*Logic0*' is connected to pins 'A[9]', 'A[8]'', 'A[7]', 'A[6]', 'A[5]', 'A[4]', 'A[3]', 'A[2]', 'A[1]', 'A[0]'.
Warning: In design 'LOD_128', output port 'position[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LOD_128', output port 'position[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LOD_128', output port 'position[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LOD_64', output port 'position[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LOD_64', output port 'position[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LOD_64', output port 'position[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LOD_64', output port 'position[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'LOD_64', output port 'position[7]' is connected directly to 'logic 0'. (LINT-52)
1
