<root><simulation><result_generated_time />2023-05-24 01:16:50<layer><layer_spec />{'B': 1, 'K': 96, 'C': 576, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 55296, 'I': 112896, 'O': 18816}<total_data_reuse />{'W': 196, 'I': 96.0, 'O': 576}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/2</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 16}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [8, 1, 1], 'O': [16, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 16)]], [], []]<I />[[[], [('K', 16)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 16)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('OX', 2), ('OX', 7), ('OY', 14)], [('C', 6), ('C', 12), ('K', 2)], []]<I />[[('K', 3)], [('OX', 2), ('OX', 7), ('OY', 14), ('C', 6), ('C', 12), ('K', 2)], []]<O />[[('K', 3)], [('OX', 2), ('OX', 7), ('OY', 14), ('C', 6), ('C', 12), ('K', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 196, 1, 1], 'I': [16.0, 3.0, 2.0, 1.0], 'O': [8.0, 1, 72, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [24, 442368, 442368], 'I': [8, 903168, 903168], 'O': [24, 150528, 150528], 'O_partial': [24, 150528, 0], 'O_final': [0, 0, 150528]}<actual_mem_utilization_individual />{'W': [0.05, 0.05, 0.0], 'I': [0.02, 0.11, 0.0], 'O': [0.05, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.18, 0.0], 'I': [0.02, 0.18, 0.0], 'O': [0.05, 0.18, 0.0]}<effective_mem_size_bit />{'W': [24, 73728, 442368], 'I': [8, 903168, 903168], 'O': [8, 75264, 150528], 'O_partial': [8, 75264, 0], 'O_final': [0, 0, 150528]}<total_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 8, 1, 1], 'O': [128, 16, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [8, 8, 1, 1], 'O': [16, 16, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [16.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[10838016, 55296], [55296, 55296], [55296, 0]]<I />[[225792, 225792], [225792, 112896], [112896, 0]]<O />[[(1335936, 1354752), (1354752, 1335936)], [(1335936, 1354752), (18816, 0)], [(0, 18816), (0, 0)]]<O_partial />[[(1335936, 1354752), (1354752, 1335936)], [(1335936, 1354752), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (18816, 0)], [(0, 18816), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1354752, 6912], [3456, 3456], [216, 0]]<I />[[28224, 28224], [14112, 7056], [441, 0]]<O />[[(166992, 169344), (169344, 166992)], [(83496, 84672), (1176, 0)], [(0, 74), (0, 0)]]<O_partial />[([166992, 169344], [169344, 166992]), ([83496, 84672], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1176, 0]), ([0, 74], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />0</mac_count></basic_info><energy><total_energy />23698490.8<mem_energy_breakdown><W />[457.8, 171.2, 287.7]<I />[19.8, 535.3, 587.3]<O />[235.6, 4195.2, 97.9]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />0.0<total />23691903.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.8586<utilization_without_data_loading />0.961<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.8586<mac_utilize_temporal_without_data_loading />0.961</mac_array_utilization><latency><latency_cycle_with_data_loading />98617<latency_cycle_without_data_loading />88104<ideal_computing_cycle />84672<data_loading><load_cycle_total />10513<load_cycle_individual />{'W': [24, 3456, 0], 'I': [1, 7056, 0]}<load_cycle_combined />{'W': 3456, 'I': 7056}</data_loading><mem_stalling><mem_stall_cycle_total />3432<mem_stall_cycle_individual />{'W': [[-84671], [-84084, -80652], [-84672, -84672]], 'I': [[-84671], [-84669, -56446], [-84672, -84672]], 'O': [[-84672], [-84672, 0], [-83496, -84598]]}<mem_stall_cycle_shared />{'W': [[-84671], [-84084, 3432], [0, 0]], 'I': [[-84671], [-84669, 3432], [0, 0]], 'O': [[-84672], [-84672, 0], [-83496, -84598]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 442368, 442368], 'I': [8, 903168, 903168], 'O': [24, 150528, 150528], 'O_partial': [24, 150528, 0], 'O_final': [0, 0, 150528]}<data_size_each_level_total />{'W': [3072, 442368, 442368], 'I': [64, 903168, 903168], 'O': [384, 150528, 150528]}<loop_cycles_each_level />{'W': [588, 84672, 84672], 'I': [3, 84672, 84672], 'O': [3, 84672, 84672]}<top_ir_loop_size />{'W': [196, 1, 1], 'I': [3, 2, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [5.2, 5.2], [5.2, 5.2]], 'I': [[8.0, 2.7], [21.3, 10.7], [10.7, 10.7]], 'O': [[8.0, 8.0], [128.0, 1.8], [1.8, 1.8]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 5.2], [5.2, 5.2]], 'I': [[8.0, 8.0], [64.0, 21.3], [21.3, 10.7]], 'O': [[8.0, 8.0], [128.0, 1.8], [1.8, 1.8]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [5.2, 5.2], [5.2, 0]], 'I': [[8.0, 2.7], [21.3, 10.7], [10.7, 0]], 'O': [[8.0, 8.0], [128.0, 1.8], [1.8, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [156.3, 143.9], [15.9, 1.8]], 'I': [[8.0, 2.7], [156.3, 143.9], [15.9, 1.8]], 'O': [[8.0, 8.0], [156.3, 143.9], [15.9, 1.8]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 84672], [588, 588, 144], [84672, 84672, 1]], 'I': [[1, 1, 84672], [3, 3, 28224], [84672, 84672, 1]], 'O': [[1, 1, 84672], [3, 3, 28224], [84672, 84672, 1]]}<trans_time_real />{'W': [[0, 1, 84672], [[0, 588, 144], [24, 588, 144]], [[3456, 84672, 1], [216, 84672, 1]]], 'I': [[0, 1, 84672], [[0, 3, 28224], [0, 3, 28224]], [[7056, 84672, 1], [441, 84672, 1]]], 'O': [[0, 1, 84672], [[0, 3, 28224], [3, 3, 28224]], [[1176, 84672, 1], [74, 84672, 1]]]}<single_stall_cycle />{'W': [[-1], [-588, -564], [-81216, -84456]], 'I': [[-1], [-3, -2], [-77616, -84231]], 'O': [[-1], [-3, 0], [-83496, -84598]]}<single_stall_count />{'W': [84671, 143, 0], 'I': [84671, 28223, 0], 'O': [84672, 28224, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1176, 0]}, 1: {'W': [3432, 0], 'I': [0, 0], 'O': [84672, 1176]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-84672, -84672], [-83496, -84672]], 1: [[3432, -84672], [0, -83496]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />6</simulation></root>