<?xml version="1.0" encoding="utf-8"?><?workdir /C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\temp\temp20181123111806622\Other?><?workdir-uri file:/C:/Git/XDocs-DITA-OT-185/XDocs-DITA-OT-185/DITA-OT1.8.5/temp/temp20181123111806622/Other/?><?path2project ..\?><?path2project-uri ../?><topic xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" id="Input_Frame_pulse_requirements_and_condi_hiu8j35d3" xml:lang="en-US" ditaarch:DITAArchVersion="1.2" domains="(topic hi-d)                             (topic ut-d)                             (topic indexing-d)                            (topic hazard-d)                            (topic abbrev-d)                            (topic pr-d)                             (topic sw-d)                            (topic ui-d)                            (topic struct-d)                            (topic firmware-d)                            (topic pmcrevhis-d)                            a(props  sp-version)                            a(props  pmc_switch)                            a(props   pmc_package)                            a(props   pmc_phy)                            a(props   ddr-width)                            a(props   package)                            a(props   fw_package)                            a(props   pcie-drive-ports )                            a(props   pcie-host-ports)                            a(props   raid-support )                            a(props   sas-ports )                             a(props   media)                            a(props   component)   " class="- topic/topic " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Input_Frame_pulse_requirements_and_condi_hiu8j35d3.xml" xtrc="topic:1;2:144">
  <title class="- topic/title " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Input_Frame_pulse_requirements_and_condi_hiu8j35d3.xml" xtrc="title:1;3:10">Input Frame pulse requirements and conditioning</title>

  <body class="- topic/body " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Input_Frame_pulse_requirements_and_condi_hiu8j35d3.xml" xtrc="body:1;5:9">
    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Input_Frame_pulse_requirements_and_condi_hiu8j35d3.xml" xtrc="p:1;6:8">As noted in section <xref href="Compensating_for_PDV_in_the_Virtual_FIFO_fiu8j35d3.xml#Compensating_for_PDV_in_the_Virtual_FIFO_fiu8j35d3" class="- topic/xref " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Input_Frame_pulse_requirements_and_condi_hiu8j35d3.xml" xtrc="xref:1;6:148" type="topic"><?ditaot gentext?>Compensating for PDV in the Virtual FIFO</xref>
    <i otherprops="highlight" class="+ topic/ph hi-d/i " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Input_Frame_pulse_requirements_and_condi_hiu8j35d3.xml" xtrc="i:1;7:31">, </i>a synchronized 8 kHz frame pulse and
    reference clocks must be delivered to both the ingress device and the
    egress device. The frame pulse and reference clocks must be frequency and
    phase aligned between the devices. The FPI framing pulse is asynchronously
    sampled by an internal clock that is derived from the device data plane
    reference clock input. The sampling requires the frame pulse input to have
    a minimum pulse width of 12.86 ns.<i class="+ topic/ph hi-d/i " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Input_Frame_pulse_requirements_and_condi_hiu8j35d3.xml" xtrc="i:2;13:43"/></p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Input_Frame_pulse_requirements_and_condi_hiu8j35d3.xml" xtrc="p:2;15:8">The device implements a fly wheel counter for the FPI device input.
    This counter will generate an internal 8 kHz signal provided that the
    incoming FPI signal occurs with a period that is an integer multiple of
    125 µs. For example, a 2 kHz frame pulse that occurs every 500 µs is
    supported. The resulting internal 8 kHz FPI signal is used to synchronize
    OPSA packet header timestamps carried by data transmitted across the
    backplane fabric or across the ODUk switch.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Input_Frame_pulse_requirements_and_condi_hiu8j35d3.xml" xtrc="p:3;23:8">The incoming FPI signal must coincide with the internal fly wheel
    counter rollover within a configurable time window for stable operation,
    otherwise continuous resynchronization of the internal frame pulse will
    occur. The size of the windowing mechanism for the device FPI input is
    configurable from a minimum of -48.23ns / +38.58 ns to a maximum of
    -626.93 ns / +617.28 ns. The size of the window required will depend on
    the quality of the FPI device input. Accuracy of the window is ±3.215 ns
    due to sampling error of the device FPI input. Also note a disparity in
    timing of the FPI pulses between the devices will introduce uncertainty in
    addition to sampling error at the device FPI input. </p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Input_Frame_pulse_requirements_and_condi_hiu8j35d3.xml" xtrc="p:4;34:8">System software centers the window around the rising edge of the FPI
    during startup. Resynchronization of the internal fly wheel counter only
    occurs if the rising edge of the FPI pin occurs outside of a masking
    window centered around the expected rising edge location.
    Resynchronization will result in a traffic hit and is not expected to
    occur during normal operation. The frame pulse window should be centered
    when system clocking is stable such that a re-synchronization event does
    not occur during normal operation. The frame pulse received at the device
    should remain within the centering window during a switch over event for
    applications that use central timing with working and protect timing
    references.</p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Input_Frame_pulse_requirements_and_condi_hiu8j35d3.xml" xtrc="p:5;46:8"><ph audience="MSCCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Input_Frame_pulse_requirements_and_condi_hiu8j35d3.xml" xtrc="ph:1;46:36">[TBD] What API centers the window for the
    user?</ph></p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Input_Frame_pulse_requirements_and_condi_hiu8j35d3.xml" xtrc="p:6;49:8"><ph audience="MSCCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Input_Frame_pulse_requirements_and_condi_hiu8j35d3.xml" xtrc="ph:2;49:36">[TBD] is there an API to disable the frame
    pulse input to allow the counter to flywheel when a network operator does
    the switchover of timing references?</ph></p>

    <p class="- topic/p " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Input_Frame_pulse_requirements_and_condi_hiu8j35d3.xml" xtrc="p:7;53:8"><ph audience="MSCCInternal" class="- topic/ph " xtrf="C:\Git\XDocs-DITA-OT-185\XDocs-DITA-OT-185\DITA-OT1.8.5\samples\digi\Other\Input_Frame_pulse_requirements_and_condi_hiu8j35d3.xml" xtrc="ph:3;53:36">[TBD] Add APIs to configure the window,
    force centering, and disable the frame pulse input to the flywheel
    counter.</ph></p>
  </body>
</topic>