{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 4.1 The Y-86 ISA"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 4.1.1 Programmer-Visible State"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The Y86-64 program can modify some part of the processor state. This is referred to as the *programmer visible state* where the programmer is someone writing programs in assembly.    \n",
    "The state for Y86 is similar to that for x86. There are 15 program registers. There are three single bit condition codes for storing information, CF, ZF, OF.   \n",
    "The **memory** is conceptually a large array of bytes. The Y84 programs reference memory locations using **virtual adresses**. Hardware and OS software translate these into actual or **physical addresses**. The status code indicates the state of program execution and indicates whether an exception has occurred."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 4.1.2 Y86 Instructions"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "x86 movq instructions are split into irmovq, rrmovq, mrmovq, and rmmovq, the source isis either i, r, or m. The destination is r or m/ There are four integer operation instructions, operating only on reigster data. They set three condition codes, ZF, SF, and OF.\n",
    "  \n",
    "This is for Y86   \n",
    "\n",
    "There are four integer operation instructions addq, subq, addq, and xorq.   \n",
    "\n",
    "There are seven jump instructions, six conditional moves, and pushq, popq, and call. THere is even the halt instruction."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 4.2 Logic Design and HCL"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "HCL is hardware control language, the language that is used to describe the control logic of the different processor designs."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 4.2.1 Logic Gates"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Logic gates are the basic computing elements for digital circuits and generate an ouput equal to a boolean function of the bit values of the inputs.   \n",
    "Logic gates are always active."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 4.2.2 Combinational Circuits"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "By assembling a number of logic gates, we can construct computational blocks known as combinational circuits.  \n",
    "Outputs of two or more logic gates cannot be connected together, and the circuits must be acyclic for a certain circuit to be a combinational circuit.    "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 4.2.3 HCL expressions and Circuits"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Typically, circuits are deisnged to operate on data words. These are groups of signals that represent integers or other control patterns."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 4.2.5 Memory and Clocking"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Circuits do not store information, they react to signals at their inputs. To create sequential circuits, we must introduce devices that sotre information.    \n",
    "They will be controlled by a single **clock**, which determines when new values are loaded into the devices"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Clocked Registers** (or registers) store individual words or bits. The clock signal controls the loading and value of the register.      \n",
    "  \n",
    "**Random access memories** (or memories) store multiple words using an address to select which word should be read or written. Examples include the virtual memory system or the register file, in which the registers serve as addresses."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The register file has two read ports, and one write port. This allows multiple read and write operations to take place."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 4.3. Sequential Y86 implementations"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We describe a sequential processor called SEQ below. On each cycle, SEQ performs all the steps required to process a complete instructions."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 4.3.1 Organizing Processing into stages"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Processing an instruction involves many operations, which are organized into the following stages below:    \n",
    "  \n",
    "**Fetch**: The fetch stage reads the bytes of an instruction from memory, using the PC as the memory address. From the instruction, it extracts the two 4-bit portions of the instruction byte, the first part being icode (the instruction code) and the second ifun (instruction function). It possibly fetches a register specifier byte, which could be registers rA or rB, or a 4 byte constant word valC. It computes the address of instruction as the value of the PC plus the length of the instructions.  \n",
    "  \n",
    "**Decode**: The decode stage reads two operands from the register file, with values valA or valB. Sometimes it reads %esp, but most times it reads the registers in rA and rB.  \n",
    "  \n",
    "**Execute**: In the execute stage, the ALU performs the operation specified by the instructions (according to ifun), computes the effective address of reference, or increment and decrement the stack pointer. The condition codes might be set. For jumps, condition codes and branch conditions may be tested to see whether the branch should be taken.   \n",
    "  \n",
    "**Memory**: The memory stage may write data to memory or write data to memory.   \n",
    "  \n",
    "**Write Back**: The stage writes up to two results to the register file   \n",
    "  \n",
    "**PC Update**: The PC is set to the address of next instruction"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "collapsed": true
   },
   "source": [
    "The below is for **OPq, rrmovq, irmovq**\n",
    "In the fetch stage, valP is always computed as PC+2, since we do not require a word in the fetch stage.  \n",
    "During the decode stage we read operands rA and rB. These two operands are spplied to the ALU in the execute stage with ifun, which describes the operand to be applied, and **valE becomes the result of the instruction**.  \n",
    "Nothing happens in the memory stage since nothing is written to memory. However, in write-back, valE is written to register rB, and the PC is set to valP to complete execution. "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 4.3.2 SEQ Hardware Structure"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The computations required to implement all the Y86 instructions can be separated into sex stage: fetch, decode, execute, memory, write back and PC Update.  \n",
    "The PC is usually stored in a register. Information then flows along wires. Processing is performed by hardware units associated with their respective stages.   \n",
    "In SEQ, all processing by the hardware units occur within a single clock cycle.   \n",
    "Th hardware units associated with the below stages are:   \n",
    "**FETCH**: Using the program counter register as the address, the instruction memory reads the bytes of instruction, the PC incrementer computes valP, the resulting PC.   \n",
    "**DECODE**: The register file has 2 read ports, which have 2 values valA and valB which are read simultaneously.   \n",
    "**EXECUTE**: The execute stage uses the ALU for different purposes according the the instruction type, and changes the condition code registers.   \n",
    "**MEMORY**: The data reads or writes words of memory when executing an instruction. The instruction and data memories access the same mmeory location but for different purposes.   \n",
    "**WRITE BACK**: The register file has 2 write ports. Port E is used to write values computed by the ALU, while port M is used to read from data memory.   \n",
    "**PC UPDATE** - The new value of the PC is either valP, the destination address, or valM, the return address"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Tidbits:  \n",
    "PC is the only clocked register in SEQ.  \n",
    "Hardware units include the memories, the ALU, and so forth.  \n",
    "Control logic blocks serve to select from signal sources and compute some functions.   "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 4.3.3 SEQ Timing"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Our SEQ Processor consists of two memory devices, clocked registers (program counter) and random access memories (program file, data memories, and instruction memories).  \n",
    "It also includes four hardware units that require explicit control over their sequencing, the PC, the condition code register, the data memory, and the register file. They are controlled by a clock signal that signals when to load new values into registers and write new values to the random access memories. The PC is loaded with a new instruction every clock cycle.   \n",
    "The clocking of registers and memories is all that is required to cnotrol the sequencing of activities in our processors. "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The hardware achieves the same effect on the same set of instructions, because there is no reading back.  \n",
    "**PRINCIPLE 1**: No Reading Back.  \n",
    "**EXAMPLE**: If you had a pushq instruction, and we violated the principle by reading back in our implementation of pushq, we would do the following:   \n",
    "We would decrement rsp first (push instruction decrements rsp), and then use that updated value of rsp as the address of the write operation. This would require reading the stack pointer from the register file to perform the memory operation.  \n",
    "Rather than doing this, we generate the decremented stack pointer and save it as an intermediary value and then use it for memory write and read, which we can do concurrently in one cycle."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 4.3.4 SEQ Stage Implementations"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Fetch Stage**: The fetch stage includes the instruction memory hardware unit, which reads 10 bytes from memory at a time, using the PC as the starting byte. The first byte is interpreted as the instruction byte read and then split into 2 4 bit quantities. The logic blocks known as icode and ifun then compute the instruction and function codes.   \n",
    "  \n",
    "Based on the value of icode, three signal codes can be computed, **instr_valid**, which detects an illegal instruction, **need_regids**, which indicates if this instruction includes a register specifier byte, and **need_valC** which indicates if this instruction includes a constant word.  \n",
    "The remaining 9 bytes read from the instruction could encodethe combination of a register specifier byte or a word. These bytes are processed in a hardware unit labeled Align and separated into the register field and the constant word. Byte 1 is split into the register specifiers rA and rB if need_regids is 1. If the need_regids is 0, that means that no registers are required by the instruction. The Align unit also generates the word valC which will be bytes 1-8 or 2-9 depending on the signal need_regids.   \n",
    "The PC increment hardware unit generates the signal valP depending on the value of PC, the two signals need_regids, and need_valC. The incrementer generates the value p (current PC) + 1 + r (need_regids value r) + 8i (need_valC).   \n",
    "   \n",
    "**Decode and Write-Back Stages**: These two stages are combined since both stages access the register file. The register file has four ports, and supports two simultaneous reads (ports A and B), and two writes (ports E and M). Each port has an address connection (registerID) and a data connection(set of 64 wires serving as an output word for a read port, or an input word for the write port of the regsiter file). The two read ports have address inputs of srcA and srcB, while the two write ports have address inputs dstE and dstM. The code 0xF indicates that no register should be accessed.   \n",
    "    \n",
    "**Execute Stage**: The execute stage incldues the ALU, which performs the operations add, subtract, and, and XOR on the inputs aluA and aluB based on the alufun signial. These signals are generated by three control blocks. The ALU output becomes signal valE.  \n",
    "  \n",
    "**Memory Stage**: The memory stage has the task of either reading or writing program data. Two control blocks generate the values for memory address and memory input data for write operations. Two other blocks generate the control signals indicating whether to perform a read or a write operation. When a read operation is performed, the data memory generates valM. The memory is also responsible to computing the status codes.  \n",
    "  \n",
    "**PC Update Stage**: The final stage is to generate the new value of the program counter."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The only problem with SEQ is that it's too slow. The clock must run slowly enough so that signals go through all stages within a single cycle. The implementation does not make very good use of our hardware since each unit is only active for a fraction of the total clock cycle."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 4.4 Pipelining"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "In a pipelined processor, the task to be performed is divided into a set of discrete stages. The idea behind pipelining is that we increase the **throughput** (output) of the system, which might increase the **latency** (time). "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 4.4.1 Computational Pipelines"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The total amount of time required to perform a single instruction from beginning to end is known as **latency**. The reciprocal of the throughput (1 instruction/time in ps) is the latency. You can put pipeline registers between the stages so that each instruction moves through the system in more cycles. This would increase the throughput and increase latency slightly. The latency increase is due to the time overhead of moving to the pipeline registers."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 4.4.2 Detailed look at a pipeline example"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Example**: The original example takes one cycle but all the steps are right next to each other. The way to optimize is to pipeline by dividing the computation performed into three stages. We can put pipeline registers so that each instruction through the system moves in three clock cycles.   \n",
    "At each clock cycle, the instruction is performed and moved to the pipeline registers to be primed for the next instruction.  \n",
    "Slowing the clock down would not change the pipeline, but speeding up the clock could make it so that values have no time to propogate through the logic, so the register inputs would not yet be valid."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 4.4.3 Limitations of Pipelining"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Although this is the ideal system in which copmutation can be divided into several independent stages, other factos may occur that diminish the effectiveness of pipelining.     \n",
    "  \n",
    "**Nonuniform Partitioning**: The rate at which we can operate the clock is limited by the delay of the slowest stage. For example, let's say we had 3 stages, with 50,60, and 70ps. Let's say the delay between each stage is 20ps. That would make the total latency 270ps (70$*$3 + 20$*$3)  \n",
    "  \n",
    "**Diminishing Returns of Deep Pipelining**: With a big pipeline with many stages, there's a delay between the stages, which is the limiting factor in the pipeline. The more stages you have, the more slower the pipeline becomes.  \n",
    "Most modern processors use very deep pipelines, the instruction execution is divided into very small instruction sets in order to minimize delay."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### 4.4.4 Pipelining a System with feedback"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**Data Dependency**- if a register is used between a successive pair of instructions.  \n",
    "**Control Dependency**: outcome of a conditional test determines what the next instruction is  "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Dangers of pipelining with feedback: Normally with a SEQ system, the result of each instruction is fed back around to the next instruction. However, in our pipelined system, we could change the system behavior, so we need to deal with feedback properly."
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 4.5 Pipelined Y86-64 Implementations"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The first thing to do when designing a pipelined "
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.5.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
