// Seed: 557245508
module module_0;
  specify
    if ("") (posedge id_1 *> (id_2 +: 1)) = (id_1);
    (id_3 => id_4, id_5) = 1;
  endspecify
  reg id_6, id_7;
  module_2(
      id_4, id_2, id_1
  );
  always id_7 <= 1;
  wire id_8;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1
);
  assign id_0 = 1;
  buf (id_0, id_1);
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
