

================================================================
== Vivado HLS Report for 'match_x4_proc'
================================================================
* Date:           Wed Nov 11 09:19:18 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.888 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2931861|  4878117| 29.319 ms | 48.781 ms |  2931861|  4878117|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- match_x4   |  2931860|  4878116| 470 ~ 782 |          -|          -|  6238|    no    |
        | + match_y2  |      468|      780|   3 ~ 5   |          -|          -|   156|    no    |
        +-------------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    134|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    119|    -|
|Register         |        -|      -|     135|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     135|    253|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_fu_245_p2      |     +    |      0|  0|  27|          20|          20|
    |add_ln887_fu_206_p2      |     +    |      0|  0|  27|          20|           8|
    |x4_V_fu_218_p2           |     +    |      0|  0|  17|          13|           1|
    |y2_V_fu_235_p2           |     +    |      0|  0|  15|           8|           1|
    |ap_block_state4          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln879_fu_251_p2     |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln887_28_fu_229_p2  |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln887_fu_212_p2     |   icmp   |      0|  0|  13|          13|          12|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 134|         117|          85|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_i_phi_fu_188_p4  |   9|          2|    1|          2|
    |match2_blk_n                             |   9|          2|    1|          2|
    |match2_din                               |  15|          3|   64|        192|
    |p_0465_0_i_i_reg_150                     |   9|          2|   13|         26|
    |p_0510_0_out_blk_n                       |   9|          2|    1|          2|
    |p_0618_0_i_i_reg_173                     |   9|          2|    8|         16|
    |phi_mul_reg_161                          |   9|          2|   20|         40|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 119|         25|  110|        290|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln321_reg_296             |  20|   0|   20|          0|
    |add_ln887_reg_270             |  20|   0|   20|          0|
    |ap_CS_fsm                     |   7|   0|    7|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |compute2_V1_addr_reg_260      |   5|   0|    5|          0|
    |hcl_trainLabels_V_ad_reg_283  |  13|   0|   13|          0|
    |icmp_ln879_reg_301            |   1|   0|    1|          0|
    |p_0465_0_i_i_reg_150          |  13|   0|   13|          0|
    |p_0618_0_i_i_reg_173          |   8|   0|    8|          0|
    |phi_mul_reg_161               |  20|   0|   20|          0|
    |storemerge_i_i_reg_184        |   1|   0|    1|          0|
    |x4_V_reg_278                  |  13|   0|   13|          0|
    |y2_V_reg_291                  |   8|   0|    8|          0|
    |zext_ln32_reg_265             |   5|   0|   32|         27|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 135|   0|  162|         27|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |   match_x4_proc   | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |   match_x4_proc   | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |   match_x4_proc   | return value |
|ap_done                     | out |    1| ap_ctrl_hs |   match_x4_proc   | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |   match_x4_proc   | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |   match_x4_proc   | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |   match_x4_proc   | return value |
|hcl_trainLabels_V_address0  | out |   13|  ap_memory | hcl_trainLabels_V |     array    |
|hcl_trainLabels_V_ce0       | out |    1|  ap_memory | hcl_trainLabels_V |     array    |
|hcl_trainLabels_V_q0        |  in |   32|  ap_memory | hcl_trainLabels_V |     array    |
|compute2_V1_address0        | out |    5|  ap_memory |    compute2_V1    |     array    |
|compute2_V1_ce0             | out |    1|  ap_memory |    compute2_V1    |     array    |
|compute2_V1_we0             | out |    1|  ap_memory |    compute2_V1    |     array    |
|compute2_V1_d0              | out |    1|  ap_memory |    compute2_V1    |     array    |
|p_0510_0                    |  in |    5|   ap_none  |      p_0510_0     |    scalar    |
|hcl_in_train_V_address0     | out |   20|  ap_memory |   hcl_in_train_V  |     array    |
|hcl_in_train_V_ce0          | out |    1|  ap_memory |   hcl_in_train_V  |     array    |
|hcl_in_train_V_q0           |  in |   64|  ap_memory |   hcl_in_train_V  |     array    |
|match2_din                  | out |   64|   ap_fifo  |       match2      |    pointer   |
|match2_full_n               |  in |    1|   ap_fifo  |       match2      |    pointer   |
|match2_write                | out |    1|   ap_fifo  |       match2      |    pointer   |
|p_0510_0_out_din            | out |    5|   ap_fifo  |    p_0510_0_out   |    pointer   |
|p_0510_0_out_full_n         |  in |    1|   ap_fifo  |    p_0510_0_out   |    pointer   |
|p_0510_0_out_write          | out |    1|   ap_fifo  |    p_0510_0_out   |    pointer   |
+----------------------------+-----+-----+------------+-------------------+--------------+

