<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2022.02.04.14:32:33"
 outputDirectory="/home/tdk302/engr-ece/Documents/CME495/project/CME495/monitor_fpga/uart/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE115F29C7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="uart_0_external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="uart_0_external_connection_rxd"
       direction="input"
       role="rxd"
       width="1" />
   <port
       name="uart_0_external_connection_txd"
       direction="output"
       role="txd"
       width="1" />
  </interface>
  <interface name="uart_0_irq" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="uart.uart_0_s1" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="uart_0_irq_irq" direction="output" role="irq" width="1" />
  </interface>
  <interface name="uart_0_s1" kind="avalon" start="0">
   <property name="addressAlignment" value="NATIVE" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="8" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="printableDevice" value="true" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="1" />
   <property name="writeWaitTime" value="1" />
   <port name="uart_0_s1_address" direction="input" role="address" width="3" />
   <port
       name="uart_0_s1_begintransfer"
       direction="input"
       role="begintransfer"
       width="1" />
   <port
       name="uart_0_s1_chipselect"
       direction="input"
       role="chipselect"
       width="1" />
   <port name="uart_0_s1_read_n" direction="input" role="read_n" width="1" />
   <port name="uart_0_s1_write_n" direction="input" role="write_n" width="1" />
   <port
       name="uart_0_s1_writedata"
       direction="input"
       role="writedata"
       width="16" />
   <port
       name="uart_0_s1_readdata"
       direction="output"
       role="readdata"
       width="16" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="uart:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE115F29C7,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1644006752,AUTO_UNIQUE_ID=(clock_source:20.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_uart:20.1:baud=115200,baudError=0.01,clockRate=50000000,dataBits=8,fixedBaud=true,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=false,useEopRegister=false,useRelativePathForSimFile=false)(clock:20.1:)(reset:20.1:)"
   instancePathKey="uart"
   kind="uart"
   version="1.0"
   name="uart">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1644006752" />
  <parameter name="AUTO_DEVICE" value="EP4CE115F29C7" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="/home/tdk302/engr-ece/Documents/CME495/project/CME495/monitor_fpga/uart/synthesis/uart.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/tdk302/engr-ece/Documents/CME495/project/CME495/monitor_fpga/uart/synthesis/submodules/uart_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tdk302/engr-ece/Documents/CME495/project/CME495/monitor_fpga/uart/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tdk302/engr-ece/Documents/CME495/project/CME495/monitor_fpga/uart/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tdk302/engr-ece/Documents/CME495/project/CME495/monitor_fpga/uart/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/tdk302/engr-ece/Documents/CME495/project/CME495/monitor_fpga/uart.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/opt/intelFPGA/20.1.1/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl" />
   <file
       path="/opt/intelFPGA/20.1.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="uart">queue size: 0 starting:uart "uart"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>3</b> modules, <b>4</b> connections]]></message>
   <message level="Debug" culprit="uart"><![CDATA["<b>uart</b>" reuses <b>altera_avalon_uart</b> "<b>submodules/uart_uart_0</b>"]]></message>
   <message level="Debug" culprit="uart"><![CDATA["<b>uart</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="uart">queue size: 1 starting:altera_avalon_uart "submodules/uart_uart_0"</message>
   <message level="Info" culprit="uart_0">Starting RTL generation for module 'uart_uart_0'</message>
   <message level="Info" culprit="uart_0">  Generation command is [exec /opt/intelFPGA/20.1.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/20.1.1/quartus/linux64/perl/lib -I /opt/intelFPGA/20.1.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/20.1.1/quartus/sopc_builder/bin -I /opt/intelFPGA/20.1.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=uart_uart_0 --dir=/tmp/alt9027_2729110770509843693.dir/0002_uart_0_gen/ --quartus_dir=/opt/intelFPGA/20.1.1/quartus --verilog --config=/tmp/alt9027_2729110770509843693.dir/0002_uart_0_gen//uart_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart_0">Done RTL generation for module 'uart_uart_0'</message>
   <message level="Info" culprit="uart_0"><![CDATA["<b>uart</b>" instantiated <b>altera_avalon_uart</b> "<b>uart_0</b>"]]></message>
   <message level="Debug" culprit="uart">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>uart</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_uart:20.1:baud=115200,baudError=0.01,clockRate=50000000,dataBits=8,fixedBaud=true,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=false,useEopRegister=false,useRelativePathForSimFile=false"
   instancePathKey="uart:.:uart_0"
   kind="altera_avalon_uart"
   version="20.1"
   name="uart_uart_0">
  <parameter name="baud" value="115200" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="parityFisrtChar" value="N" />
  <parameter name="parity" value="NONE" />
  <parameter name="useCtsRts" value="false" />
  <parameter name="fixedBaud" value="true" />
  <parameter name="dataBits" value="8" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="useEopRegister" value="false" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="simCharStream" value="" />
  <parameter name="baudError" value="0.01" />
  <generatedFiles>
   <file
       path="/home/tdk302/engr-ece/Documents/CME495/project/CME495/monitor_fpga/uart/synthesis/submodules/uart_uart_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/20.1.1/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="uart" as="uart_0" />
  <messages>
   <message level="Debug" culprit="uart">queue size: 1 starting:altera_avalon_uart "submodules/uart_uart_0"</message>
   <message level="Info" culprit="uart_0">Starting RTL generation for module 'uart_uart_0'</message>
   <message level="Info" culprit="uart_0">  Generation command is [exec /opt/intelFPGA/20.1.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/20.1.1/quartus/linux64/perl/lib -I /opt/intelFPGA/20.1.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/20.1.1/quartus/sopc_builder/bin -I /opt/intelFPGA/20.1.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/intelFPGA/20.1.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=uart_uart_0 --dir=/tmp/alt9027_2729110770509843693.dir/0002_uart_0_gen/ --quartus_dir=/opt/intelFPGA/20.1.1/quartus --verilog --config=/tmp/alt9027_2729110770509843693.dir/0002_uart_0_gen//uart_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart_0">Done RTL generation for module 'uart_uart_0'</message>
   <message level="Info" culprit="uart_0"><![CDATA["<b>uart</b>" instantiated <b>altera_avalon_uart</b> "<b>uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:20.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="uart:.:rst_controller"
   kind="altera_reset_controller"
   version="20.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/tdk302/engr-ece/Documents/CME495/project/CME495/monitor_fpga/uart/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tdk302/engr-ece/Documents/CME495/project/CME495/monitor_fpga/uart/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/tdk302/engr-ece/Documents/CME495/project/CME495/monitor_fpga/uart/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/opt/intelFPGA/20.1.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="uart" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="uart">queue size: 0 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>uart</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
</deploy>
