Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Mar 13 18:20:27 2019
| Host         : DESKTOP-VCKEBV8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TestInstructionDecode_control_sets_placed.rpt
| Design       : TestInstructionDecode
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           22 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              17 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              21 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------+------------------+------------------+----------------+
|  Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | p1/eqOp       |                  |                1 |              1 |
|  U1/E[0]       |               |                  |               16 |             16 |
|  clk_IBUF_BUFG | p1/p_0_in__0  |                  |                4 |             16 |
|  clk_IBUF_BUFG |               |                  |                6 |             18 |
|  clk_IBUF_BUFG | p1/enable     |                  |                8 |             19 |
|  clk_IBUF_BUFG | p1/enable     | btn_IBUF[1]      |                7 |             21 |
|  clk_IBUF_BUFG | p1/p_0_in__1  |                  |                6 |             48 |
+----------------+---------------+------------------+------------------+----------------+


