<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: クラス DcachePort</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li class="current"><a href="annotated.html"><span>クラス</span></a></li>
      <li><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>構成</span></a></li>
      <li><a href="classes.html"><span>構成索引</span></a></li>
      <li><a href="hierarchy.html"><span>クラス階層</span></a></li>
      <li><a href="functions.html"><span>構成メンバ</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="classFullO3CPU.html">FullO3CPU</a>::<a class="el" href="classFullO3CPU_1_1DcachePort.html">DcachePort</a>
  </div>
</div>
<div class="contents">
<h1>クラス DcachePort</h1><!-- doxytag: class="FullO3CPU::DcachePort" --><!-- doxytag: inherits="MasterPort" --><div class="dynheader">
DcachePortに対する継承グラフ</div>
<div class="dynsection">
 <div class="center">
  <img src="classFullO3CPU_1_1DcachePort.gif" usemap="#DcachePort_map" alt=""/>
  <map id="DcachePort_map" name="DcachePort_map">
<area href="classMasterPort.html" alt="MasterPort" shape="rect" coords="0,112,102,136"/>
<area href="classBaseMasterPort.html" alt="BaseMasterPort" shape="rect" coords="0,56,102,80"/>
<area href="classPort.html" alt="Port" shape="rect" coords="0,0,102,24"/>
</map>
 </div>
</div>

<p><a href="classFullO3CPU_1_1DcachePort-members.html">すべてのメンバ一覧</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFullO3CPU_1_1DcachePort.html#a6129287aaec4d06e65661b6225e93a35">DcachePort</a> (<a class="el" href="classLSQ.html">LSQ</a>&lt; Impl &gt; *_lsq, <a class="el" href="classFullO3CPU.html">FullO3CPU</a>&lt; Impl &gt; *_cpu)</td></tr>
<tr><td colspan="2"><h2>Protected メソッド</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFullO3CPU_1_1DcachePort.html#a482dba5588f4bee43e498875a61e5e0b">recvTimingResp</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFullO3CPU_1_1DcachePort.html#aff3031c56fc4947a19695c868bb8233e">recvTimingSnoopReq</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFullO3CPU_1_1DcachePort.html#af5b15bc08781cf0ba6190efc37d5b67e">recvFunctionalSnoop</a> (<a class="el" href="classPacket.html">PacketPtr</a> pkt)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFullO3CPU_1_1DcachePort.html#a29cb5a4f98063ce6e9210eacbdb35298">recvRetry</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFullO3CPU_1_1DcachePort.html#a32602a6a3c3d66a639455036d6c08dd6">isSnooping</a> () const </td></tr>
<tr><td colspan="2"><h2>Protected 変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classLSQ.html">LSQ</a>&lt; Impl &gt; *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="classFullO3CPU_1_1DcachePort.html#a031bbb555122076457987d89d34e8711">lsq</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>説明</h2>
<h3>template&lt;class Impl&gt;<br/>
 class FullO3CPU&lt; Impl &gt;::DcachePort</h3>

<p><a class="el" href="classFullO3CPU_1_1DcachePort.html">DcachePort</a> class for the load/store queue. </p>
<hr/><h2>コンストラクタとデストラクタ</h2>
<a class="anchor" id="a6129287aaec4d06e65661b6225e93a35"></a><!-- doxytag: member="FullO3CPU::DcachePort::DcachePort" ref="a6129287aaec4d06e65661b6225e93a35" args="(LSQ&lt; Impl &gt; *_lsq, FullO3CPU&lt; Impl &gt; *_cpu)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classFullO3CPU_1_1DcachePort.html">DcachePort</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classLSQ.html">LSQ</a>&lt; Impl &gt; *&nbsp;</td>
          <td class="paramname"> <em>_lsq</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classFullO3CPU.html">FullO3CPU</a>&lt; Impl &gt; *&nbsp;</td>
          <td class="paramname"> <em>_cpu</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Default constructor. </p>

<p><div class="fragment"><pre class="fragment"><a name="l00169"></a>00169             : <a class="code" href="classMasterPort.html#a4a4ccf1d4533ae4ce5ac9bf88a7edfd5">MasterPort</a>(_cpu-&gt;name() + <span class="stringliteral">&quot;.dcache_port&quot;</span>, _cpu), <a class="code" href="classFullO3CPU_1_1DcachePort.html#a031bbb555122076457987d89d34e8711">lsq</a>(_lsq)
<a name="l00170"></a>00170         { }
</pre></div></p>

</div>
</div>
<hr/><h2>関数</h2>
<a class="anchor" id="a32602a6a3c3d66a639455036d6c08dd6"></a><!-- doxytag: member="FullO3CPU::DcachePort::isSnooping" ref="a32602a6a3c3d66a639455036d6c08dd6" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual bool isSnooping </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const<code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>As this CPU requires snooping to maintain the load store queue change the behaviour from the base CPU port.</p>
<dl class="return"><dt><b>戻り値:</b></dt><dd>true since we have to snoop </dd></dl>

<p><a class="el" href="classMasterPort.html#a32602a6a3c3d66a639455036d6c08dd6">MasterPort</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00194"></a>00194 { <span class="keywordflow">return</span> <span class="keyword">true</span>; }
</pre></div></p>

</div>
</div>
<a class="anchor" id="af5b15bc08781cf0ba6190efc37d5b67e"></a><!-- doxytag: member="FullO3CPU::DcachePort::recvFunctionalSnoop" ref="af5b15bc08781cf0ba6190efc37d5b67e" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">virtual void recvFunctionalSnoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive a functional snoop request packet from the slave port. </p>

<p><a class="el" href="classMasterPort.html#af5b15bc08781cf0ba6190efc37d5b67e">MasterPort</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00181"></a>00181         {
<a name="l00182"></a>00182             <span class="comment">// @todo: Is there a need for potential invalidation here?</span>
<a name="l00183"></a>00183         }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a29cb5a4f98063ce6e9210eacbdb35298"></a><!-- doxytag: member="FullO3CPU::DcachePort::recvRetry" ref="a29cb5a4f98063ce6e9210eacbdb35298" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void recvRetry </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Handles doing a retry of the previous send. </p>

<p><a class="el" href="classMasterPort.html#ac1ccc3bcf7ebabb20b57fab99b2be5b0">MasterPort</a>を実装しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00126"></a>00126 {
<a name="l00127"></a>00127     <a class="code" href="classFullO3CPU_1_1DcachePort.html#a031bbb555122076457987d89d34e8711">lsq</a>-&gt;recvRetry();
<a name="l00128"></a>00128 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="a482dba5588f4bee43e498875a61e5e0b"></a><!-- doxytag: member="FullO3CPU::DcachePort::recvTimingResp" ref="a482dba5588f4bee43e498875a61e5e0b" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool recvTimingResp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Timing version of receive. Handles writing back and completing the load or store that has returned from memory. </p>

<p><a class="el" href="classMasterPort.html#abd323548d6c93f8b0543f1fe3a86ca35">MasterPort</a>を実装しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00112"></a>00112 {
<a name="l00113"></a>00113     <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU_1_1DcachePort.html#a031bbb555122076457987d89d34e8711">lsq</a>-&gt;recvTimingResp(pkt);
<a name="l00114"></a>00114 }
</pre></div></p>

</div>
</div>
<a class="anchor" id="aff3031c56fc4947a19695c868bb8233e"></a><!-- doxytag: member="FullO3CPU::DcachePort::recvTimingSnoopReq" ref="aff3031c56fc4947a19695c868bb8233e" args="(PacketPtr pkt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void recvTimingSnoopReq </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classPacket.html">PacketPtr</a>&nbsp;</td>
          <td class="paramname"> <em>pkt</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline, protected, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Receive a timing snoop request from the slave port. </p>

<p><a class="el" href="classMasterPort.html#ae43c73eff109f907118829fcfa9e7096">MasterPort</a>を再定義しています。</p>

<p><div class="fragment"><pre class="fragment"><a name="l00119"></a>00119 {
<a name="l00120"></a>00120     <a class="code" href="classFullO3CPU_1_1DcachePort.html#a031bbb555122076457987d89d34e8711">lsq</a>-&gt;recvTimingSnoopReq(pkt);
<a name="l00121"></a>00121 }
</pre></div></p>

</div>
</div>
<hr/><h2>変数</h2>
<a class="anchor" id="a031bbb555122076457987d89d34e8711"></a><!-- doxytag: member="FullO3CPU::DcachePort::lsq" ref="a031bbb555122076457987d89d34e8711" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classLSQ.html">LSQ</a>&lt;Impl&gt;* <a class="el" href="classFullO3CPU_1_1DcachePort.html#a031bbb555122076457987d89d34e8711">lsq</a><code> [protected]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Pointer to <a class="el" href="classLSQ.html">LSQ</a>. </p>

</div>
</div>
<hr/>このクラスの説明は次のファイルから生成されました:<ul>
<li>cpu/o3/<a class="el" href="o3_2cpu_8hh_source.html">cpu.hh</a></li>
<li>cpu/o3/<a class="el" href="o3_2cpu_8cc.html">cpu.cc</a></li>
</ul>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
