Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9402b540a8084344a8130a1082461780 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rgb2gray_tb_behav xil_defaultlib.rgb2gray_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/rgb2gray/rgb2gray.srcs/sources_1/new/rgb2gray.v" Line 6. Module rgb2gray doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/rgb2gray/rgb2gray.srcs/sources_1/new/rgb2gray.v" Line 6. Module rgb2gray doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rgb2gray
Compiling module xil_defaultlib.rgb2gray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rgb2gray_tb_behav
