INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem3/Problem3.srcs/sources_1/new/BitSlice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitSlice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem3/Problem3.srcs/sources_1/new/CarryBits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CarryBits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem3/Problem3.srcs/sources_1/new/BitAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem3/Problem3.srcs/sources_1/new/Problem3Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Problem3Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem3/Problem3.srcs/sim_1/new/Problem3Sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Problem3Sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/steven/Dropbox/Verilog/Homework/Assignment6/Problem3/Problem3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
