

================================================================
== Vivado HLS Report for 'saw'
================================================================
* Date:           Thu Apr 25 02:37:22 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        saw
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.48|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|   41|    3|   42|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 42
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!user_writing_V_read)
	42  / (user_writing_V_read)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: user_writing_V_read (12)  [2/2] 1.00ns
:5  %user_writing_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %user_writing_V)

ST_1: vol_read (13)  [2/2] 1.00ns
:6  %vol_read = call float @_ssdm_op_Read.s_axilite.float(float %vol)

ST_1: freq_read (14)  [2/2] 1.00ns
:7  %freq_read = call float @_ssdm_op_Read.s_axilite.float(float %freq)


 <State 2>: 6.70ns
ST_2: StgValue_46 (7)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %out_V), !map !475

ST_2: StgValue_47 (8)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(float %freq), !map !481

ST_2: StgValue_48 (9)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(float %vol), !map !487

ST_2: StgValue_49 (10)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1 %user_writing_V), !map !491

ST_2: StgValue_50 (11)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @saw_str) nounwind

ST_2: user_writing_V_read (12)  [1/2] 1.00ns
:5  %user_writing_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %user_writing_V)

ST_2: vol_read (13)  [1/2] 1.00ns
:6  %vol_read = call float @_ssdm_op_Read.s_axilite.float(float %vol)

ST_2: freq_read (14)  [1/2] 1.00ns
:7  %freq_read = call float @_ssdm_op_Read.s_axilite.float(float %freq)

ST_2: StgValue_54 (15)  [1/1] 0.00ns  loc: saw.cpp:27
:8  call void (...)* @_ssdm_op_SpecInterface(float %freq, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_55 (16)  [1/1] 0.00ns  loc: saw.cpp:28
:9  call void (...)* @_ssdm_op_SpecInterface(float %vol, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_56 (17)  [1/1] 0.00ns  loc: saw.cpp:29
:10  call void (...)* @_ssdm_op_SpecInterface(i1 %user_writing_V, [10 x i8]* @p_str, i32 1, i32 1, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_57 (18)  [1/1] 0.00ns  loc: saw.cpp:30
:11  call void (...)* @_ssdm_op_SpecInterface(float* %out_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_58 (19)  [1/1] 0.00ns  loc: saw.cpp:31
:12  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_2: StgValue_59 (20)  [1/1] 1.59ns  loc: saw.cpp:33
:13  br i1 %user_writing_V_read, label %._crit_edge, label %codeRepl

ST_2: tmp_2 (22)  [4/4] 5.70ns  loc: saw.cpp:36
codeRepl:0  %tmp_2 = fmul float %freq_read, 0x4170000000000000

ST_2: val_V_load (50)  [1/1] 0.00ns  loc: saw.cpp:42
codeRepl:28  %val_V_load = load i24* @val_V, align 4

ST_2: tmp_14 (51)  [1/1] 0.00ns  loc: saw.cpp:42
codeRepl:29  %tmp_14 = sext i24 %val_V_load to i32

ST_2: tmp_6 (52)  [6/6] 6.41ns  loc: saw.cpp:42
codeRepl:30  %tmp_6 = sitofp i32 %tmp_14 to float


 <State 3>: 6.41ns
ST_3: tmp_2 (22)  [3/4] 5.70ns  loc: saw.cpp:36
codeRepl:0  %tmp_2 = fmul float %freq_read, 0x4170000000000000

ST_3: tmp_6 (52)  [5/6] 6.41ns  loc: saw.cpp:42
codeRepl:30  %tmp_6 = sitofp i32 %tmp_14 to float


 <State 4>: 6.41ns
ST_4: tmp_2 (22)  [2/4] 5.70ns  loc: saw.cpp:36
codeRepl:0  %tmp_2 = fmul float %freq_read, 0x4170000000000000

ST_4: tmp_6 (52)  [4/6] 6.41ns  loc: saw.cpp:42
codeRepl:30  %tmp_6 = sitofp i32 %tmp_14 to float


 <State 5>: 6.41ns
ST_5: tmp_2 (22)  [1/4] 5.70ns  loc: saw.cpp:36
codeRepl:0  %tmp_2 = fmul float %freq_read, 0x4170000000000000

ST_5: tmp_6 (52)  [3/6] 6.41ns  loc: saw.cpp:42
codeRepl:30  %tmp_6 = sitofp i32 %tmp_14 to float


 <State 6>: 6.41ns
ST_6: fstep (23)  [16/16] 6.08ns  loc: saw.cpp:36
codeRepl:1  %fstep = fdiv float %tmp_2, 4.800000e+04

ST_6: tmp_6 (52)  [2/6] 6.41ns  loc: saw.cpp:42
codeRepl:30  %tmp_6 = sitofp i32 %tmp_14 to float


 <State 7>: 6.41ns
ST_7: fstep (23)  [15/16] 6.08ns  loc: saw.cpp:36
codeRepl:1  %fstep = fdiv float %tmp_2, 4.800000e+04

ST_7: tmp_6 (52)  [1/6] 6.41ns  loc: saw.cpp:42
codeRepl:30  %tmp_6 = sitofp i32 %tmp_14 to float


 <State 8>: 6.08ns
ST_8: fstep (23)  [14/16] 6.08ns  loc: saw.cpp:36
codeRepl:1  %fstep = fdiv float %tmp_2, 4.800000e+04

ST_8: tmp_7 (53)  [4/4] 5.70ns  loc: saw.cpp:42
codeRepl:31  %tmp_7 = fmul float %tmp_6, %vol_read


 <State 9>: 6.08ns
ST_9: fstep (23)  [13/16] 6.08ns  loc: saw.cpp:36
codeRepl:1  %fstep = fdiv float %tmp_2, 4.800000e+04

ST_9: tmp_7 (53)  [3/4] 5.70ns  loc: saw.cpp:42
codeRepl:31  %tmp_7 = fmul float %tmp_6, %vol_read


 <State 10>: 6.08ns
ST_10: fstep (23)  [12/16] 6.08ns  loc: saw.cpp:36
codeRepl:1  %fstep = fdiv float %tmp_2, 4.800000e+04

ST_10: tmp_7 (53)  [2/4] 5.70ns  loc: saw.cpp:42
codeRepl:31  %tmp_7 = fmul float %tmp_6, %vol_read


 <State 11>: 6.08ns
ST_11: fstep (23)  [11/16] 6.08ns  loc: saw.cpp:36
codeRepl:1  %fstep = fdiv float %tmp_2, 4.800000e+04

ST_11: tmp_7 (53)  [1/4] 5.70ns  loc: saw.cpp:42
codeRepl:31  %tmp_7 = fmul float %tmp_6, %vol_read


 <State 12>: 6.08ns
ST_12: fstep (23)  [10/16] 6.08ns  loc: saw.cpp:36
codeRepl:1  %fstep = fdiv float %tmp_2, 4.800000e+04

ST_12: tmp_15 (54)  [16/16] 6.08ns  loc: saw.cpp:42
codeRepl:32  %tmp_15 = fdiv float %tmp_7, 8.388607e+06


 <State 13>: 6.08ns
ST_13: fstep (23)  [9/16] 6.08ns  loc: saw.cpp:36
codeRepl:1  %fstep = fdiv float %tmp_2, 4.800000e+04

ST_13: tmp_15 (54)  [15/16] 6.08ns  loc: saw.cpp:42
codeRepl:32  %tmp_15 = fdiv float %tmp_7, 8.388607e+06


 <State 14>: 6.08ns
ST_14: fstep (23)  [8/16] 6.08ns  loc: saw.cpp:36
codeRepl:1  %fstep = fdiv float %tmp_2, 4.800000e+04

ST_14: tmp_15 (54)  [14/16] 6.08ns  loc: saw.cpp:42
codeRepl:32  %tmp_15 = fdiv float %tmp_7, 8.388607e+06


 <State 15>: 6.08ns
ST_15: fstep (23)  [7/16] 6.08ns  loc: saw.cpp:36
codeRepl:1  %fstep = fdiv float %tmp_2, 4.800000e+04

ST_15: tmp_15 (54)  [13/16] 6.08ns  loc: saw.cpp:42
codeRepl:32  %tmp_15 = fdiv float %tmp_7, 8.388607e+06


 <State 16>: 6.08ns
ST_16: fstep (23)  [6/16] 6.08ns  loc: saw.cpp:36
codeRepl:1  %fstep = fdiv float %tmp_2, 4.800000e+04

ST_16: tmp_15 (54)  [12/16] 6.08ns  loc: saw.cpp:42
codeRepl:32  %tmp_15 = fdiv float %tmp_7, 8.388607e+06


 <State 17>: 6.08ns
ST_17: fstep (23)  [5/16] 6.08ns  loc: saw.cpp:36
codeRepl:1  %fstep = fdiv float %tmp_2, 4.800000e+04

ST_17: tmp_15 (54)  [11/16] 6.08ns  loc: saw.cpp:42
codeRepl:32  %tmp_15 = fdiv float %tmp_7, 8.388607e+06


 <State 18>: 6.08ns
ST_18: fstep (23)  [4/16] 6.08ns  loc: saw.cpp:36
codeRepl:1  %fstep = fdiv float %tmp_2, 4.800000e+04

ST_18: tmp_15 (54)  [10/16] 6.08ns  loc: saw.cpp:42
codeRepl:32  %tmp_15 = fdiv float %tmp_7, 8.388607e+06


 <State 19>: 6.08ns
ST_19: fstep (23)  [3/16] 6.08ns  loc: saw.cpp:36
codeRepl:1  %fstep = fdiv float %tmp_2, 4.800000e+04

ST_19: tmp_15 (54)  [9/16] 6.08ns  loc: saw.cpp:42
codeRepl:32  %tmp_15 = fdiv float %tmp_7, 8.388607e+06


 <State 20>: 6.08ns
ST_20: fstep (23)  [2/16] 6.08ns  loc: saw.cpp:36
codeRepl:1  %fstep = fdiv float %tmp_2, 4.800000e+04

ST_20: tmp_15 (54)  [8/16] 6.08ns  loc: saw.cpp:42
codeRepl:32  %tmp_15 = fdiv float %tmp_7, 8.388607e+06


 <State 21>: 6.08ns
ST_21: fstep (23)  [1/16] 6.08ns  loc: saw.cpp:36
codeRepl:1  %fstep = fdiv float %tmp_2, 4.800000e+04

ST_21: tmp_15 (54)  [7/16] 6.08ns  loc: saw.cpp:42
codeRepl:32  %tmp_15 = fdiv float %tmp_7, 8.388607e+06


 <State 22>: 6.08ns
ST_22: p_Val2_s (24)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:311->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37
codeRepl:2  %p_Val2_s = bitcast float %fstep to i32

ST_22: p_Result_s (25)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37
codeRepl:3  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

ST_22: loc_V (26)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37
codeRepl:4  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_22: loc_V_1 (27)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37
codeRepl:5  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_22: tmp_i_i_i_i_cast3 (30)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:340->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37
codeRepl:8  %tmp_i_i_i_i_cast3 = zext i8 %loc_V to i9

ST_22: sh_assign (31)  [1/1] 2.32ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:340->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37
codeRepl:9  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast3

ST_22: isNeg (32)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37
codeRepl:10  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_22: tmp_14_i_i_i (33)  [1/1] 2.32ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37
codeRepl:11  %tmp_14_i_i_i = sub i8 127, %loc_V

ST_22: tmp_14_i_i_i_cast (34)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37
codeRepl:12  %tmp_14_i_i_i_cast = sext i8 %tmp_14_i_i_i to i9

ST_22: sh_assign_1 (35)  [1/1] 2.07ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37
codeRepl:13  %sh_assign_1 = select i1 %isNeg, i9 %tmp_14_i_i_i_cast, i9 %sh_assign

ST_22: tmp_15 (54)  [6/16] 6.08ns  loc: saw.cpp:42
codeRepl:32  %tmp_15 = fdiv float %tmp_7, 8.388607e+06


 <State 23>: 7.02ns
ST_23: tmp_13_i_i_i (28)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37
codeRepl:6  %tmp_13_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_1, i1 false)

ST_23: tmp_13_i_i_i_cast4 (29)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37 (grouped into LUT with out node tmp_11)
codeRepl:7  %tmp_13_i_i_i_cast4 = zext i25 %tmp_13_i_i_i to i79

ST_23: sh_assign_1_cast (36)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37 (grouped into LUT with out node tmp_11)
codeRepl:14  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_23: sh_assign_1_cast_cas (37)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37 (grouped into LUT with out node tmp_11)
codeRepl:15  %sh_assign_1_cast_cas = sext i9 %sh_assign_1 to i25

ST_23: tmp_15_i_i_i (38)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37 (grouped into LUT with out node tmp_11)
codeRepl:16  %tmp_15_i_i_i = zext i32 %sh_assign_1_cast to i79

ST_23: tmp_16_i_i_i (39)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37 (grouped into LUT with out node tmp_11)
codeRepl:17  %tmp_16_i_i_i = lshr i25 %tmp_13_i_i_i, %sh_assign_1_cast_cas

ST_23: tmp_17_i_i_i (40)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37 (grouped into LUT with out node tmp_11)
codeRepl:18  %tmp_17_i_i_i = shl i79 %tmp_13_i_i_i_cast4, %tmp_15_i_i_i

ST_23: tmp (41)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37 (grouped into LUT with out node tmp_11)
codeRepl:19  %tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_16_i_i_i, i32 24)

ST_23: tmp_1 (42)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37 (grouped into LUT with out node tmp_11)
codeRepl:20  %tmp_1 = zext i1 %tmp to i24

ST_23: tmp_10 (43)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37 (grouped into LUT with out node tmp_11)
codeRepl:21  %tmp_10 = call i24 @_ssdm_op_PartSelect.i24.i79.i32.i32(i79 %tmp_17_i_i_i, i32 24, i32 47)

ST_23: tmp_11 (44)  [1/1] 4.42ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37 (out node of the LUT)
codeRepl:22  %tmp_11 = select i1 %isNeg, i24 %tmp_1, i24 %tmp_10

ST_23: tmp_12 (45)  [1/1] 2.60ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37
codeRepl:23  %tmp_12 = sub i24 0, %tmp_11

ST_23: tmp_15 (54)  [5/16] 6.08ns  loc: saw.cpp:42
codeRepl:32  %tmp_15 = fdiv float %tmp_7, 8.388607e+06


 <State 24>: 8.48ns
ST_24: step_V (46)  [1/1] 2.07ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37
codeRepl:24  %step_V = select i1 %p_Result_s, i24 %tmp_12, i24 %tmp_11

ST_24: tmp_13 (47)  [1/1] 0.00ns  loc: saw.cpp:38
codeRepl:25  %tmp_13 = sext i24 %step_V to i32

ST_24: tmp_5 (48)  [6/6] 6.41ns  loc: saw.cpp:38
codeRepl:26  %tmp_5 = sitofp i32 %tmp_13 to float

ST_24: tmp_15 (54)  [4/16] 6.08ns  loc: saw.cpp:42
codeRepl:32  %tmp_15 = fdiv float %tmp_7, 8.388607e+06

ST_24: tmp_s (56)  [1/1] 2.60ns  loc: saw.cpp:45
codeRepl:34  %tmp_s = add i24 %step_V, %val_V_load


 <State 25>: 6.41ns
ST_25: tmp_5 (48)  [5/6] 6.41ns  loc: saw.cpp:38
codeRepl:26  %tmp_5 = sitofp i32 %tmp_13 to float

ST_25: tmp_15 (54)  [3/16] 6.08ns  loc: saw.cpp:42
codeRepl:32  %tmp_15 = fdiv float %tmp_7, 8.388607e+06


 <State 26>: 6.41ns
ST_26: tmp_5 (48)  [4/6] 6.41ns  loc: saw.cpp:38
codeRepl:26  %tmp_5 = sitofp i32 %tmp_13 to float

ST_26: tmp_15 (54)  [2/16] 6.08ns  loc: saw.cpp:42
codeRepl:32  %tmp_15 = fdiv float %tmp_7, 8.388607e+06


 <State 27>: 6.41ns
ST_27: tmp_5 (48)  [3/6] 6.41ns  loc: saw.cpp:38
codeRepl:26  %tmp_5 = sitofp i32 %tmp_13 to float

ST_27: tmp_15 (54)  [1/16] 6.08ns  loc: saw.cpp:42
codeRepl:32  %tmp_15 = fdiv float %tmp_7, 8.388607e+06

ST_27: StgValue_137 (55)  [2/2] 0.00ns  loc: saw.cpp:42
codeRepl:33  call void @_ssdm_op_Write.axis.volatile.floatP(float* %out_V, float %tmp_15)


 <State 28>: 6.41ns
ST_28: tmp_5 (48)  [2/6] 6.41ns  loc: saw.cpp:38
codeRepl:26  %tmp_5 = sitofp i32 %tmp_13 to float

ST_28: StgValue_139 (55)  [1/2] 0.00ns  loc: saw.cpp:42
codeRepl:33  call void @_ssdm_op_Write.axis.volatile.floatP(float* %out_V, float %tmp_15)


 <State 29>: 6.41ns
ST_29: tmp_5 (48)  [1/6] 6.41ns  loc: saw.cpp:38
codeRepl:26  %tmp_5 = sitofp i32 %tmp_13 to float

ST_29: err_load (57)  [1/1] 0.00ns  loc: saw.cpp:46
codeRepl:35  %err_load = load i32* @err, align 4

ST_29: tmp_4 (58)  [6/6] 6.41ns  loc: saw.cpp:46
codeRepl:36  %tmp_4 = sitofp i32 %err_load to float


 <State 30>: 7.26ns
ST_30: errstep (49)  [5/5] 7.26ns  loc: saw.cpp:38
codeRepl:27  %errstep = fsub float %fstep, %tmp_5

ST_30: tmp_4 (58)  [5/6] 6.41ns  loc: saw.cpp:46
codeRepl:36  %tmp_4 = sitofp i32 %err_load to float


 <State 31>: 7.26ns
ST_31: errstep (49)  [4/5] 7.26ns  loc: saw.cpp:38
codeRepl:27  %errstep = fsub float %fstep, %tmp_5

ST_31: tmp_4 (58)  [4/6] 6.41ns  loc: saw.cpp:46
codeRepl:36  %tmp_4 = sitofp i32 %err_load to float


 <State 32>: 7.26ns
ST_32: errstep (49)  [3/5] 7.26ns  loc: saw.cpp:38
codeRepl:27  %errstep = fsub float %fstep, %tmp_5

ST_32: tmp_4 (58)  [3/6] 6.41ns  loc: saw.cpp:46
codeRepl:36  %tmp_4 = sitofp i32 %err_load to float


 <State 33>: 7.26ns
ST_33: errstep (49)  [2/5] 7.26ns  loc: saw.cpp:38
codeRepl:27  %errstep = fsub float %fstep, %tmp_5

ST_33: tmp_4 (58)  [2/6] 6.41ns  loc: saw.cpp:46
codeRepl:36  %tmp_4 = sitofp i32 %err_load to float


 <State 34>: 7.26ns
ST_34: errstep (49)  [1/5] 7.26ns  loc: saw.cpp:38
codeRepl:27  %errstep = fsub float %fstep, %tmp_5

ST_34: tmp_4 (58)  [1/6] 6.41ns  loc: saw.cpp:46
codeRepl:36  %tmp_4 = sitofp i32 %err_load to float


 <State 35>: 7.26ns
ST_35: x_assign (59)  [5/5] 7.26ns  loc: saw.cpp:46
codeRepl:37  %x_assign = fadd float %tmp_4, %errstep


 <State 36>: 7.26ns
ST_36: x_assign (59)  [4/5] 7.26ns  loc: saw.cpp:46
codeRepl:37  %x_assign = fadd float %tmp_4, %errstep


 <State 37>: 7.26ns
ST_37: x_assign (59)  [3/5] 7.26ns  loc: saw.cpp:46
codeRepl:37  %x_assign = fadd float %tmp_4, %errstep


 <State 38>: 7.26ns
ST_38: x_assign (59)  [2/5] 7.26ns  loc: saw.cpp:46
codeRepl:37  %x_assign = fadd float %tmp_4, %errstep


 <State 39>: 7.26ns
ST_39: x_assign (59)  [1/5] 7.26ns  loc: saw.cpp:46
codeRepl:37  %x_assign = fadd float %tmp_4, %errstep


 <State 40>: 4.39ns
ST_40: p_Val2_2 (60)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:311->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46
codeRepl:38  %p_Val2_2 = bitcast float %x_assign to i32

ST_40: p_Result_1 (61)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:317->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46
codeRepl:39  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_2, i32 31)

ST_40: loc_V_2 (62)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:318->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46
codeRepl:40  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_2, i32 23, i32 30) nounwind

ST_40: loc_V_3 (63)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:320->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:436->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46
codeRepl:41  %loc_V_3 = trunc i32 %p_Val2_2 to i23

ST_40: tmp_i_i_i_i1_cast1 (66)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:340->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46
codeRepl:44  %tmp_i_i_i_i1_cast1 = zext i8 %loc_V_2 to i9

ST_40: sh_assign_2 (67)  [1/1] 2.32ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:340->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46
codeRepl:45  %sh_assign_2 = add i9 -127, %tmp_i_i_i_i1_cast1

ST_40: isNeg_1 (68)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46
codeRepl:46  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

ST_40: tmp_14_i_i_i1 (69)  [1/1] 2.32ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46
codeRepl:47  %tmp_14_i_i_i1 = sub i8 127, %loc_V_2

ST_40: tmp_14_i_i_i1_cast (70)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46
codeRepl:48  %tmp_14_i_i_i1_cast = sext i8 %tmp_14_i_i_i1 to i9

ST_40: sh_assign_3 (71)  [1/1] 2.07ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46
codeRepl:49  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_14_i_i_i1_cast, i9 %sh_assign_2


 <State 41>: 7.28ns
ST_41: tmp_13_i_i_i9 (64)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46
codeRepl:42  %tmp_13_i_i_i9 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_3, i1 false)

ST_41: tmp_13_i_i_i9_cast2 (65)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:438->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46 (grouped into LUT with out node p_Val2_4)
codeRepl:43  %tmp_13_i_i_i9_cast2 = zext i25 %tmp_13_i_i_i9 to i79

ST_41: sh_assign_3_cast (72)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46 (grouped into LUT with out node p_Val2_4)
codeRepl:50  %sh_assign_3_cast = sext i9 %sh_assign_3 to i32

ST_41: sh_assign_3_cast_cas (73)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46 (grouped into LUT with out node p_Val2_4)
codeRepl:51  %sh_assign_3_cast_cas = sext i9 %sh_assign_3 to i25

ST_41: tmp_15_i_i_i1 (74)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46 (grouped into LUT with out node p_Val2_4)
codeRepl:52  %tmp_15_i_i_i1 = zext i32 %sh_assign_3_cast to i79

ST_41: tmp_16_i_i_i1 (75)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46 (grouped into LUT with out node p_Val2_4)
codeRepl:53  %tmp_16_i_i_i1 = lshr i25 %tmp_13_i_i_i9, %sh_assign_3_cast_cas

ST_41: tmp_17_i_i_i1 (76)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46 (grouped into LUT with out node p_Val2_4)
codeRepl:54  %tmp_17_i_i_i1 = shl i79 %tmp_13_i_i_i9_cast2, %tmp_15_i_i_i1

ST_41: tmp_21 (77)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46 (grouped into LUT with out node p_Val2_4)
codeRepl:55  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_16_i_i_i1, i32 24)

ST_41: tmp_16 (78)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46 (grouped into LUT with out node p_Val2_4)
codeRepl:56  %tmp_16 = zext i1 %tmp_21 to i31

ST_41: tmp_17 (79)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:444->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46 (grouped into LUT with out node p_Val2_4)
codeRepl:57  %tmp_17 = call i31 @_ssdm_op_PartSelect.i31.i79.i32.i32(i79 %tmp_17_i_i_i1, i32 24, i32 54)

ST_41: p_Val2_4 (80)  [1/1] 4.42ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46 (out node of the LUT)
codeRepl:58  %p_Val2_4 = select i1 %isNeg_1, i31 %tmp_16, i31 %tmp_17

ST_41: tmp_19_i_i_i1 (81)  [1/1] 0.00ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:472->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46
codeRepl:59  %tmp_19_i_i_i1 = zext i31 %p_Val2_4 to i32

ST_41: tmp_22_i_i_i1 (82)  [1/1] 2.86ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46
codeRepl:60  %tmp_22_i_i_i1 = sub nsw i32 0, %tmp_19_i_i_i1


 <State 42>: 6.92ns
ST_42: p_Val2_6 (83)  [1/1] 2.07ns  loc: /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46
codeRepl:61  %p_Val2_6 = select i1 %p_Result_1, i32 %tmp_22_i_i_i1, i32 %tmp_19_i_i_i1

ST_42: tmp_3 (84)  [1/1] 3.26ns  loc: saw.cpp:47
codeRepl:62  %tmp_3 = icmp sgt i32 %p_Val2_6, 48000

ST_42: StgValue_183 (85)  [1/1] 1.59ns  loc: saw.cpp:47
codeRepl:63  br i1 %tmp_3, label %1, label %._crit_edge

ST_42: tmp_8 (87)  [1/1] 2.90ns  loc: saw.cpp:48
:0  %tmp_8 = add nsw i32 %p_Val2_6, -96000

ST_42: tmp_9 (88)  [1/1] 2.60ns  loc: saw.cpp:49
:1  %tmp_9 = add i24 %tmp_s, 1

ST_42: StgValue_186 (89)  [1/1] 1.59ns  loc: saw.cpp:50
:2  br label %._crit_edge

ST_42: val_V_flag (91)  [1/1] 0.00ns
._crit_edge:0  %val_V_flag = phi i1 [ false, %0 ], [ true, %1 ], [ true, %codeRepl ]

ST_42: val_V_new (92)  [1/1] 0.00ns  loc: saw.cpp:49
._crit_edge:1  %val_V_new = phi i24 [ undef, %0 ], [ %tmp_9, %1 ], [ %tmp_s, %codeRepl ]

ST_42: err_new (93)  [1/1] 0.00ns
._crit_edge:2  %err_new = phi i32 [ undef, %0 ], [ %tmp_8, %1 ], [ %p_Val2_6, %codeRepl ]

ST_42: StgValue_190 (94)  [1/1] 0.00ns
._crit_edge:3  br i1 %val_V_flag, label %mergeST1, label %._crit_edge.new

ST_42: StgValue_191 (96)  [1/1] 0.00ns  loc: saw.cpp:46
mergeST1:0  store i32 %err_new, i32* @err, align 4

ST_42: StgValue_192 (97)  [1/1] 0.00ns  loc: saw.cpp:45
mergeST1:1  store i24 %val_V_new, i24* @val_V, align 4

ST_42: StgValue_193 (98)  [1/1] 0.00ns
mergeST1:2  br label %._crit_edge.new

ST_42: StgValue_194 (100)  [1/1] 0.00ns  loc: saw.cpp:51
._crit_edge.new:0  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'user_writing_V' [12]  (1 ns)

 <State 2>: 6.7ns
The critical path consists of the following:
	s_axi read on port 'freq' [14]  (1 ns)
	'fmul' operation ('tmp_2', saw.cpp:36) [22]  (5.7 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6', saw.cpp:42) [52]  (6.41 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6', saw.cpp:42) [52]  (6.41 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6', saw.cpp:42) [52]  (6.41 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6', saw.cpp:42) [52]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_6', saw.cpp:42) [52]  (6.41 ns)

 <State 8>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('fstep', saw.cpp:36) [23]  (6.08 ns)

 <State 9>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('fstep', saw.cpp:36) [23]  (6.08 ns)

 <State 10>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('fstep', saw.cpp:36) [23]  (6.08 ns)

 <State 11>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('fstep', saw.cpp:36) [23]  (6.08 ns)

 <State 12>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('fstep', saw.cpp:36) [23]  (6.08 ns)

 <State 13>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('fstep', saw.cpp:36) [23]  (6.08 ns)

 <State 14>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('fstep', saw.cpp:36) [23]  (6.08 ns)

 <State 15>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('fstep', saw.cpp:36) [23]  (6.08 ns)

 <State 16>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('fstep', saw.cpp:36) [23]  (6.08 ns)

 <State 17>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('fstep', saw.cpp:36) [23]  (6.08 ns)

 <State 18>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('fstep', saw.cpp:36) [23]  (6.08 ns)

 <State 19>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('fstep', saw.cpp:36) [23]  (6.08 ns)

 <State 20>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('fstep', saw.cpp:36) [23]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('fstep', saw.cpp:36) [23]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp', saw.cpp:42) [54]  (6.08 ns)

 <State 23>: 7.02ns
The critical path consists of the following:
	'lshr' operation ('tmp_16_i_i_i', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37) [39]  (0 ns)
	'select' operation ('tmp_11', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37) [44]  (4.42 ns)
	'sub' operation ('tmp_12', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37) [45]  (2.6 ns)

 <State 24>: 8.48ns
The critical path consists of the following:
	'select' operation ('step.V', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:37) [46]  (2.07 ns)
	'sitofp' operation ('tmp_5', saw.cpp:38) [48]  (6.41 ns)

 <State 25>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5', saw.cpp:38) [48]  (6.41 ns)

 <State 26>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5', saw.cpp:38) [48]  (6.41 ns)

 <State 27>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5', saw.cpp:38) [48]  (6.41 ns)

 <State 28>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5', saw.cpp:38) [48]  (6.41 ns)

 <State 29>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('tmp_5', saw.cpp:38) [48]  (6.41 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('errstep', saw.cpp:38) [49]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('errstep', saw.cpp:38) [49]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('errstep', saw.cpp:38) [49]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('errstep', saw.cpp:38) [49]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('errstep', saw.cpp:38) [49]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', saw.cpp:46) [59]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', saw.cpp:46) [59]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', saw.cpp:46) [59]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', saw.cpp:46) [59]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('x', saw.cpp:46) [59]  (7.26 ns)

 <State 40>: 4.39ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:340->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46) [67]  (2.32 ns)
	'select' operation ('sh', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46) [71]  (2.07 ns)

 <State 41>: 7.28ns
The critical path consists of the following:
	'lshr' operation ('tmp_16_i_i_i1', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46) [75]  (0 ns)
	'select' operation ('__Val2__', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:441->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46) [80]  (4.42 ns)
	'sub' operation ('tmp_22_i_i_i1', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46) [82]  (2.86 ns)

 <State 42>: 6.92ns
The critical path consists of the following:
	'select' operation ('__Val2__', /wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:473->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/hls/hls_round.h:523->/wrk/2017.2/nightly/2017_06_15_1909853/src/products/hls/hls_lib/src/lib_floatconversion.cpp:43->saw.cpp:46) [83]  (2.07 ns)
	'icmp' operation ('tmp_3', saw.cpp:47) [84]  (3.26 ns)
	multiplexor before 'phi' operation ('val_V_flag') [91]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
