$date
	Wed Sep 25 12:22:57 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module d_ff_tb $end
$var wire 1 ! q_syncrst_o $end
$var wire 1 " q_norst_o $end
$var wire 1 # q_asyncrst_o $end
$var reg 1 $ clk $end
$var reg 1 % d_i $end
$var reg 1 & rst $end
$scope module uut $end
$var wire 1 $ clk $end
$var wire 1 % d_i $end
$var wire 1 & rst $end
$var reg 1 # q_asyncrst_o $end
$var reg 1 " q_norst_o $end
$var reg 1 ! q_syncrst_o $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
x%
x$
x#
x"
x!
$end
#2476724185
1$
#7
0#
1&
#10
0$
#15
0!
1$
#20
0$
#22
0&
#25
1#
1!
1$
#30
0$
#32
0%
#35
0#
0!
0"
1$
#40
0$
1%
#45
1#
1"
1!
1$
#50
0#
0$
1&
0%
#55
0!
0"
1$
#60
0$
0&
#65
1$
#70
0$
#75
1$
#80
0$
1%
#85
1$
0%
#90
0$
1%
