+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[6]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[17]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[11]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[8]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                       design_1_i/top_level_0/U0/INST_CLK_GEN/states_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[0]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[24]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[23]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[12]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[10]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[3]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[4]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[2]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[15]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[19]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[5]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[14]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[25]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[18]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[1]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[20]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                    design_1_i/top_level_0/U0/INST_CLK_GEN/clock_out_reg/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                   design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[9]/D|
|               clk_fpga_0 |               clk_fpga_0 |                                                  design_1_i/top_level_0/U0/INST_CLK_GEN/counter_reg[13]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
