AArch64 3.LB.FFF+dmb.sy+po+ctrlisb
"DMB.SYdRW Iffe PodRW Iffe DpCtrlIsbdW Iffe"
Cycle=PodRW Iffe DpCtrlIsbdW Iffe DMB.SYdRW Iffe
Relax=Iffe
Safe=PodRW DMB.SYdRW DpCtrlIsbdW
Generator=diy7 (version 7.52+10(dev))
Com=Iff Iff Iff
Orig=DMB.SYdRW Iffe PodRW Iffe DpCtrlIsbdW Iffe
{
0:X1=0x14000001; 0:X2=P1:Lself07;
1:X1=0x14000001; 1:X2=P2:Lself08;
2:X1=0x14000001; 2:X2=P0:Lself06;
}
 P0          | P1          | P2           ;
 Lself06:    | Lself07:    | Lself08:     ;
 B L00       | B L02       | B L04        ;
 MOV W0,#2   | MOV W0,#2   | MOV W0,#2    ;
 B L01       | B L03       | B L05        ;
 L00:        | L02:        | L04:         ;
 MOV W0,#1   | MOV W0,#1   | MOV W0,#1    ;
 L01:        | L03:        | L05:         ;
 DMB SY      | STR W1,[X2] | CBNZ W0,LC06 ;
 STR W1,[X2] |             | LC06:        ;
             |             | ISB          ;
             |             | STR W1,[X2]  ;
exists
(0:X0=0x2 /\ 1:X0=0x2 /\ 2:X0=0x2)
