Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : TOP
Version: S-2021.06-SP4
Date   : Wed Jun 18 22:06:12 2025
****************************************


Library(s) Used:

    saed14rvt_ss0p72v125c (File: /home/eda/pdk/gpdk/14n/SAED14nm_EDK_06052019/stdcell_rvt/db_nldm/saed14rvt_ss0p72v125c.db)


Operating Conditions: ss0p72v125c   Library: saed14rvt_ss0p72v125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
TOP                    8000              saed14rvt_ss0p72v125c


Global Operating Voltage = 0.72 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
TOP                                       1.737    2.623 1.49e+06    5.853 100.0
  add_87 (TOP_DW01_inc_0_DW01_inc_2)   2.80e-03 4.61e-03 2.41e+04 3.15e-02   0.5
  stopwatch (STOPWATCH)                1.08e-02    0.133 3.13e+05    0.456   7.8
  mainclock (DIGITALCLOCK)             3.82e-02    0.201 4.43e+05    0.682  11.6
1
