INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_2/project_2/project_2.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_2/project_2/project_2.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_2/project_2/project_2.srcs/sources_1/new/romTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module romTest
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_2/project_2/project_2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/project_2/project_2/project_2.srcs/sim_1/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
