// Seed: 607328950
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input tri1 id_1
);
  assign id_0 = id_1;
  assign id_0[1==1] = id_1;
endmodule
