<stg><name>mpd_data_processor_main</name>


<trans_list>

<trans id="280" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="118" st_id="1" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="26" op_3_bw="2" op_4_bw="20" op_5_bw="8" op_6_bw="5" op_7_bw="1" op_8_bw="64" op_9_bw="4" op_10_bw="6" op_11_bw="13" op_12_bw="13" op_13_bw="13">
<![CDATA[
entry:44 %call_ln477 = call void @frame_decoder, i33 %s_evIn, i26 %m_offset, i2 %ps, i20 %avg_pre_header_sum, i8 %avg_pre_header_cnt, i5 %mpd_id, i1 %avg_pre_header_tag, i64 %s_avgAPreHeader, i4 %apv_id, i6 %adc_word_cnt, i13 %minmax_min, i13 %minmax_max, i13 %s_avgASamples

]]></Node>
<StgValue><ssdm name="call_ln477"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="119" st_id="2" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="26" op_3_bw="2" op_4_bw="20" op_5_bw="8" op_6_bw="5" op_7_bw="1" op_8_bw="64" op_9_bw="4" op_10_bw="6" op_11_bw="13" op_12_bw="13" op_13_bw="13">
<![CDATA[
entry:44 %call_ln477 = call void @frame_decoder, i33 %s_evIn, i26 %m_offset, i2 %ps, i20 %avg_pre_header_sum, i8 %avg_pre_header_cnt, i5 %mpd_id, i1 %avg_pre_header_tag, i64 %s_avgAPreHeader, i4 %apv_id, i6 %adc_word_cnt, i13 %minmax_min, i13 %minmax_max, i13 %s_avgASamples

]]></Node>
<StgValue><ssdm name="call_ln477"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="120" st_id="3" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="26" op_3_bw="2" op_4_bw="20" op_5_bw="8" op_6_bw="5" op_7_bw="1" op_8_bw="64" op_9_bw="4" op_10_bw="6" op_11_bw="13" op_12_bw="13" op_13_bw="13">
<![CDATA[
entry:44 %call_ln477 = call void @frame_decoder, i33 %s_evIn, i26 %m_offset, i2 %ps, i20 %avg_pre_header_sum, i8 %avg_pre_header_cnt, i5 %mpd_id, i1 %avg_pre_header_tag, i64 %s_avgAPreHeader, i4 %apv_id, i6 %adc_word_cnt, i13 %minmax_min, i13 %minmax_max, i13 %s_avgASamples

]]></Node>
<StgValue><ssdm name="call_ln477"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="26" op_3_bw="2" op_4_bw="20" op_5_bw="8" op_6_bw="5" op_7_bw="1" op_8_bw="64" op_9_bw="4" op_10_bw="6" op_11_bw="13" op_12_bw="13" op_13_bw="13">
<![CDATA[
entry:44 %call_ln477 = call void @frame_decoder, i33 %s_evIn, i26 %m_offset, i2 %ps, i20 %avg_pre_header_sum, i8 %avg_pre_header_cnt, i5 %mpd_id, i1 %avg_pre_header_tag, i64 %s_avgAPreHeader, i4 %apv_id, i6 %adc_word_cnt, i13 %minmax_min, i13 %minmax_max, i13 %s_avgASamples

]]></Node>
<StgValue><ssdm name="call_ln477"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="122" st_id="5" stage="89" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="123" st_id="6" stage="88" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="124" st_id="7" stage="87" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="125" st_id="8" stage="86" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="126" st_id="9" stage="85" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="127" st_id="10" stage="84" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="128" st_id="11" stage="83" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="129" st_id="12" stage="82" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="130" st_id="13" stage="81" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="131" st_id="14" stage="80" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="132" st_id="15" stage="79" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="133" st_id="16" stage="78" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="134" st_id="17" stage="77" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="135" st_id="18" stage="76" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="136" st_id="19" stage="75" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="137" st_id="20" stage="74" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="138" st_id="21" stage="73" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="139" st_id="22" stage="72" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="140" st_id="23" stage="71" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="141" st_id="24" stage="70" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="142" st_id="25" stage="69" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="143" st_id="26" stage="68" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="144" st_id="27" stage="67" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="145" st_id="28" stage="66" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="146" st_id="29" stage="65" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="147" st_id="30" stage="64" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="148" st_id="31" stage="63" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="149" st_id="32" stage="62" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="150" st_id="33" stage="61" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="151" st_id="34" stage="60" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="152" st_id="35" stage="59" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="153" st_id="36" stage="58" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="154" st_id="37" stage="57" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="155" st_id="38" stage="56" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="156" st_id="39" stage="55" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="157" st_id="40" stage="54" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="158" st_id="41" stage="53" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="159" st_id="42" stage="52" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="160" st_id="43" stage="51" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="161" st_id="44" stage="50" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="162" st_id="45" stage="49" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="163" st_id="46" stage="48" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="164" st_id="47" stage="47" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="165" st_id="48" stage="46" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="166" st_id="49" stage="45" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="167" st_id="50" stage="44" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="168" st_id="51" stage="43" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="169" st_id="52" stage="42" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="170" st_id="53" stage="41" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="171" st_id="54" stage="40" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="172" st_id="55" stage="39" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="173" st_id="56" stage="38" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="174" st_id="57" stage="37" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="175" st_id="58" stage="36" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="176" st_id="59" stage="35" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="177" st_id="60" stage="34" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="178" st_id="61" stage="33" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="179" st_id="62" stage="32" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="180" st_id="63" stage="31" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="181" st_id="64" stage="30" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="182" st_id="65" stage="29" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="183" st_id="66" stage="28" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="184" st_id="67" stage="27" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="185" st_id="68" stage="26" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="186" st_id="69" stage="25" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="187" st_id="70" stage="24" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="188" st_id="71" stage="23" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="189" st_id="72" stage="22" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="190" st_id="73" stage="21" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="191" st_id="74" stage="20" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="192" st_id="75" stage="19" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="193" st_id="76" stage="18" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="194" st_id="77" stage="17" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="195" st_id="78" stage="16" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="196" st_id="79" stage="15" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="197" st_id="80" stage="14" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="198" st_id="81" stage="13" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="199" st_id="82" stage="12" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="200" st_id="83" stage="11" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="201" st_id="84" stage="10" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="202" st_id="85" stage="9" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="203" st_id="86" stage="8" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="204" st_id="87" stage="7" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="205" st_id="88" stage="6" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="206" st_id="89" stage="5" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="207" st_id="90" stage="4" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="208" st_id="91" stage="3" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="209" st_id="92" stage="2" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="210" st_id="93" stage="1" lat="89">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="1" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:45 %call_ln479 = call void @avgHeaderDiv, i64 %s_avgAPreHeader, i1 %last, i64 %s_avgBPreHeader, i32 %s_avgAHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="call_ln479"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="211" st_id="94" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="3" op_3_bw="20" op_4_bw="8" op_5_bw="32" op_6_bw="4" op_7_bw="64" op_8_bw="1" op_9_bw="8" op_10_bw="13" op_11_bw="13" op_12_bw="13" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
entry:46 %call_ln481 = call void @avgB, i13 %m_apvThrB, i3 %ps_2, i20 %avg_pre_header_sum_1, i8 %avg_pre_header_cnt_1, i32 %s_avgAHeader, i4 %apv_id_2, i64 %s_avgBPreHeader, i1 %avg_pre_header_tag_1, i8 %n, i13 %avg, i13 %s_avgASamples, i13 %s_avgBSamplesOut

]]></Node>
<StgValue><ssdm name="call_ln481"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="212" st_id="95" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="3" op_3_bw="20" op_4_bw="8" op_5_bw="32" op_6_bw="4" op_7_bw="64" op_8_bw="1" op_9_bw="8" op_10_bw="13" op_11_bw="13" op_12_bw="13" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
entry:46 %call_ln481 = call void @avgB, i13 %m_apvThrB, i3 %ps_2, i20 %avg_pre_header_sum_1, i8 %avg_pre_header_cnt_1, i32 %s_avgAHeader, i4 %apv_id_2, i64 %s_avgBPreHeader, i1 %avg_pre_header_tag_1, i8 %n, i13 %avg, i13 %s_avgASamples, i13 %s_avgBSamplesOut

]]></Node>
<StgValue><ssdm name="call_ln481"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="213" st_id="96" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="3" op_3_bw="20" op_4_bw="8" op_5_bw="32" op_6_bw="4" op_7_bw="64" op_8_bw="1" op_9_bw="8" op_10_bw="13" op_11_bw="13" op_12_bw="13" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
entry:46 %call_ln481 = call void @avgB, i13 %m_apvThrB, i3 %ps_2, i20 %avg_pre_header_sum_1, i8 %avg_pre_header_cnt_1, i32 %s_avgAHeader, i4 %apv_id_2, i64 %s_avgBPreHeader, i1 %avg_pre_header_tag_1, i8 %n, i13 %avg, i13 %s_avgASamples, i13 %s_avgBSamplesOut

]]></Node>
<StgValue><ssdm name="call_ln481"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="214" st_id="97" stage="18" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="215" st_id="98" stage="17" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="216" st_id="99" stage="16" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="217" st_id="100" stage="15" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="218" st_id="101" stage="14" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="219" st_id="102" stage="13" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="220" st_id="103" stage="12" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="221" st_id="104" stage="11" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="222" st_id="105" stage="10" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="223" st_id="106" stage="9" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="224" st_id="107" stage="8" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="225" st_id="108" stage="7" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="226" st_id="109" stage="6" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="227" st_id="110" stage="5" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="228" st_id="111" stage="4" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="229" st_id="112" stage="3" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="230" st_id="113" stage="2" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="231" st_id="114" stage="1" lat="18">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="4" op_3_bw="13" op_4_bw="13" op_5_bw="13" op_6_bw="13" op_7_bw="13" op_8_bw="13" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:47 %call_ln483 = call void @avgBSamplesFifoProc, i13 %s_avgBSamplesOut, i4 %wr_idx, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, i32 %s_avgBSamplesIn, i8 %wr_pos

]]></Node>
<StgValue><ssdm name="call_ln483"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="232" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:41 %fiber_read = read i5 @_ssdm_op_Read.ap_stable.i5, i5 %fiber

]]></Node>
<StgValue><ssdm name="fiber_read"/></StgValue>
</operation>

<operation id="233" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:42 %enable_cm_read = read i1 @_ssdm_op_Read.ap_stable.i1, i1 %enable_cm

]]></Node>
<StgValue><ssdm name="enable_cm_read"/></StgValue>
</operation>

<operation id="234" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:43 %build_all_samples_read = read i1 @_ssdm_op_Read.ap_stable.i1, i1 %build_all_samples

]]></Node>
<StgValue><ssdm name="build_all_samples_read"/></StgValue>
</operation>

<operation id="235" st_id="115" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="1" op_3_bw="1" op_4_bw="5" op_5_bw="13" op_6_bw="3" op_7_bw="4" op_8_bw="7" op_9_bw="13" op_10_bw="13" op_11_bw="16" op_12_bw="13" op_13_bw="13" op_14_bw="32" op_15_bw="3" op_16_bw="13" op_17_bw="32" op_18_bw="13" op_19_bw="13" op_20_bw="0" op_21_bw="0">
<![CDATA[
entry:48 %call_ln485 = call void @event_writer, i33 %s_evOut, i1 %build_all_samples_read, i1 %enable_cm_read, i5 %fiber_read, i13 %m_apvThr, i3 %ps_1, i4 %apv_id_1, i7 %sample_n, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4, i16 %sum, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2, i32 %s_avgBHeader, i3 %cnt, i13 %avgB_1, i32 %s_avgBSamplesIn, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s

]]></Node>
<StgValue><ssdm name="call_ln485"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="236" st_id="116" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="1" op_3_bw="1" op_4_bw="5" op_5_bw="13" op_6_bw="3" op_7_bw="4" op_8_bw="7" op_9_bw="13" op_10_bw="13" op_11_bw="16" op_12_bw="13" op_13_bw="13" op_14_bw="32" op_15_bw="3" op_16_bw="13" op_17_bw="32" op_18_bw="13" op_19_bw="13" op_20_bw="0" op_21_bw="0">
<![CDATA[
entry:48 %call_ln485 = call void @event_writer, i33 %s_evOut, i1 %build_all_samples_read, i1 %enable_cm_read, i5 %fiber_read, i13 %m_apvThr, i3 %ps_1, i4 %apv_id_1, i7 %sample_n, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4, i16 %sum, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2, i32 %s_avgBHeader, i3 %cnt, i13 %avgB_1, i32 %s_avgBSamplesIn, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s

]]></Node>
<StgValue><ssdm name="call_ln485"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="237" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:0 %specdataflowpipeline_ln7 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln7"/></StgValue>
</operation>

<operation id="238" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:1 %empty = specchannel i32 @_ssdm_op_SpecChannel, void @s_avgAHeader_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %s_avgAHeader, i32 %s_avgAHeader

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="239" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:2 %empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @s_avgAPreHeader_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %s_avgAPreHeader, i64 %s_avgAPreHeader

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="240" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="13" op_8_bw="13">
<![CDATA[
entry:3 %empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @s_avgASamples_str, i32 1, void @p_str, void @p_str, i32 3, i32 3, i13 %s_avgASamples, i13 %s_avgASamples

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="241" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:4 %empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @s_avgBHeader_str, i32 1, void @p_str, void @p_str, i32 4, i32 4, i32 %s_avgBHeader, i32 %s_avgBHeader

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="242" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
entry:5 %empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @s_avgBPreHeader_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i64 %s_avgBPreHeader, i64 %s_avgBPreHeader

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="243" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:6 %empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @s_avgBSamplesIn_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %s_avgBSamplesIn, i32 %s_avgBSamplesIn

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="244" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="13" op_8_bw="13">
<![CDATA[
entry:7 %empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @s_avgBSamplesOut_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i13 %s_avgBSamplesOut, i13 %s_avgBSamplesOut

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="245" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:8 %spectopmodule_ln457 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_0

]]></Node>
<StgValue><ssdm name="spectopmodule_ln457"/></StgValue>
</operation>

<operation id="246" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln457 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln457"/></StgValue>
</operation>

<operation id="247" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %s_evIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="248" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %s_evIn

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="249" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %s_evOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="250" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="33">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i33 %s_evOut

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="251" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %build_all_samples

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="252" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %build_all_samples, void @empty_4, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="253" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %build_debug_headers

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="254" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %build_debug_headers, void @empty_4, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="255" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %enable_cm

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="256" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %enable_cm, void @empty_4, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="257" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %fiber

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="258" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %fiber, void @empty_4, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="259" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i26 %m_offset, void @empty, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="260" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="26">
<![CDATA[
entry:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i26 %m_offset

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="261" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %m_apvThr, void @empty, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="262" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i13 %m_apvThr

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="263" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %m_apvThrB, void @empty, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="264" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
entry:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i13 %m_apvThrB

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="265" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgAPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="266" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgASamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="267" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %s_avgBPreHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="268" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgAHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="269" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="270" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %s_avgBSamplesOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="271" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_5, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="272" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_4, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="273" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_3, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="274" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_2, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="275" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples_1, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="276" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %avgBSamplesFifoProc_stream_stream_sample_data_pair_t_0_s_avgBSamples, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="277" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="278" st_id="117" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="1" op_3_bw="1" op_4_bw="5" op_5_bw="13" op_6_bw="3" op_7_bw="4" op_8_bw="7" op_9_bw="13" op_10_bw="13" op_11_bw="16" op_12_bw="13" op_13_bw="13" op_14_bw="32" op_15_bw="3" op_16_bw="13" op_17_bw="32" op_18_bw="13" op_19_bw="13" op_20_bw="0" op_21_bw="0">
<![CDATA[
entry:48 %call_ln485 = call void @event_writer, i33 %s_evOut, i1 %build_all_samples_read, i1 %enable_cm_read, i5 %fiber_read, i13 %m_apvThr, i3 %ps_1, i4 %apv_id_1, i7 %sample_n, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4, i16 %sum, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2, i32 %s_avgBHeader, i3 %cnt, i13 %avgB_1, i32 %s_avgBSamplesIn, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s

]]></Node>
<StgValue><ssdm name="call_ln485"/></StgValue>
</operation>

<operation id="279" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0">
<![CDATA[
entry:49 %ret_ln486 = ret

]]></Node>
<StgValue><ssdm name="ret_ln486"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
