<profile>

<section name = "Vitis HLS Report for 'streamtoparallelwithburst'" level="0">
<item name = "Date">Fri Feb  3 10:33:46 2023
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">proj</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.650 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_91">streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2, 4, ?, 20.000 ns, ?, 4, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_22_1">?, ?, 2 ~ ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 166, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 103, 132, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 297, -</column>
<column name="Register">-, -, 211, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_91">streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2, 0, 0, 103, 132, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln24_fu_122_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln29_fu_165_p2">+, 0, 0, 71, 64, 64</column>
<column name="ap_block_state19">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln24_fu_110_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">97, 20, 1, 20</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="buf_r_read">9, 2, 1, 2</column>
<column name="count7_blk_n">9, 2, 1, 2</column>
<column name="gmem0_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem0_blk_n_B">9, 2, 1, 2</column>
<column name="idx_fu_60">9, 2, 64, 128</column>
<column name="m_axi_gmem0_AWADDR">14, 3, 64, 192</column>
<column name="m_axi_gmem0_AWBURST">9, 2, 2, 4</column>
<column name="m_axi_gmem0_AWCACHE">9, 2, 4, 8</column>
<column name="m_axi_gmem0_AWID">9, 2, 1, 2</column>
<column name="m_axi_gmem0_AWLEN">14, 3, 32, 96</column>
<column name="m_axi_gmem0_AWLOCK">9, 2, 2, 4</column>
<column name="m_axi_gmem0_AWPROT">9, 2, 3, 6</column>
<column name="m_axi_gmem0_AWQOS">9, 2, 4, 8</column>
<column name="m_axi_gmem0_AWREGION">9, 2, 4, 8</column>
<column name="m_axi_gmem0_AWSIZE">9, 2, 3, 6</column>
<column name="m_axi_gmem0_AWUSER">9, 2, 1, 2</column>
<column name="m_axi_gmem0_AWVALID">14, 3, 1, 3</column>
<column name="m_axi_gmem0_BREADY">14, 3, 1, 3</column>
<column name="m_axi_gmem0_WVALID">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">19, 0, 19, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2_fu_91_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln24_reg_207">1, 0, 1, 0</column>
<column name="idx_fu_60">64, 0, 64, 0</column>
<column name="in_val_last_V_fu_64">1, 0, 1, 0</column>
<column name="tmp_reg_200">32, 0, 32, 0</column>
<column name="trunc_ln24_reg_222">31, 0, 31, 0</column>
<column name="trunc_ln_reg_211">61, 0, 61, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, streamtoparallelwithburst, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, streamtoparallelwithburst, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, streamtoparallelwithburst, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, streamtoparallelwithburst, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, streamtoparallelwithburst, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, streamtoparallelwithburst, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, streamtoparallelwithburst, return value</column>
<column name="buf_r_dout">in, 128, ap_fifo, buf_r, pointer</column>
<column name="buf_r_empty_n">in, 1, ap_fifo, buf_r, pointer</column>
<column name="buf_r_read">out, 1, ap_fifo, buf_r, pointer</column>
<column name="count7_dout">in, 32, ap_fifo, count7, pointer</column>
<column name="count7_empty_n">in, 1, ap_fifo, count7, pointer</column>
<column name="count7_read">out, 1, ap_fifo, count7, pointer</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 32, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="p_read">in, 64, ap_none, p_read, scalar</column>
</table>
</item>
</section>
</profile>
