<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW1NSR-4C" package="QFN48P" speed="6" partNumber="GW1NSR-LV4CQN48PC6/I5"/>
    <FileList>
        <File path="D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\7_Segment_Display\Src\src\bin2bcd_7segments.sv" type="verilog"/>
        <File path="D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\7_Segment_Display\Src\src\bin2bcd_pkg.sv" type="verilog"/>
        <File path="D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\7_Segment_Display\Src\src\common_pkg.v" type="verilog"/>
        <File path="D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\7_Segment_Display\Src\src\decoder.sv" type="verilog"/>
        <File path="D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\7_Segment_Display\Src\src\decoder_pkg.sv" type="verilog"/>
        <File path="D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\7_Segment_Display\Src\src\digitalTube__mux_pkg.sv" type="verilog"/>
        <File path="D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\7_Segment_Display\Src\src\digitalTube_mux.sv" type="verilog"/>
        <File path="D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\7_Segment_Display\Src\src\digital_tube.sv" type="verilog"/>
        <File path="D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\7_Segment_Display\Src\src\multiplex.sv" type="verilog"/>
        <File path="D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\7_Segment_Display\Src\src\top.sv" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="global_freq" value="50.000"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="D:\AditionalMaterial\GoWin-FPGA\projects\Tutorials\FPGA System Verilog\7_Segment_Display\Src\impl\gwsynthesis\7Segments.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="vcc" value="1.2"/>
        <Option type="verilog_language" value="sysv-2017"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
