{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 14:22:19 2020 " "Info: Processing started: Fri Nov 27 14:22:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aaa -c aaa " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off aaa -c aaa" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aaa.vhd 18 9 " "Info: Found 18 design units, including 9 entities, in source file aaa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aaa-structural " "Info: Found design unit 1: aaa-structural" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NOR8_gate-behavioral " "Info: Found design unit 2: NOR8_gate-behavioral" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 443 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 BusNOT_gate_8-behavioral " "Info: Found design unit 3: BusNOT_gate_8-behavioral" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 473 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 BusAND2_gate_8-behavioral " "Info: Found design unit 4: BusAND2_gate_8-behavioral" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 519 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 BusOR2_gate_8-behavioral " "Info: Found design unit 5: BusOR2_gate_8-behavioral" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 564 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Multiplexer_8_1-behavioral " "Info: Found design unit 6: Multiplexer_8_1-behavioral" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 598 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 BusMultiplexer81_8-behavioral " "Info: Found design unit 7: BusMultiplexer81_8-behavioral" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 694 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Adder_8-behavioral " "Info: Found design unit 8: Adder_8-behavioral" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 799 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 Complem_8-behavioral " "Info: Found design unit 9: Complem_8-behavioral" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 865 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 aaa " "Info: Found entity 1: aaa" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 NOR8_gate " "Info: Found entity 2: NOR8_gate" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 437 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 BusNOT_gate_8 " "Info: Found entity 3: BusNOT_gate_8" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 453 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 BusAND2_gate_8 " "Info: Found entity 4: BusAND2_gate_8" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 491 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 BusOR2_gate_8 " "Info: Found entity 5: BusOR2_gate_8" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 536 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 Multiplexer_8_1 " "Info: Found entity 6: Multiplexer_8_1" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 581 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 BusMultiplexer81_8 " "Info: Found entity 7: BusMultiplexer81_8" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 614 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "8 Adder_8 " "Info: Found entity 8: Adder_8" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 767 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "9 Complem_8 " "Info: Found entity 9: Complem_8" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 843 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "aaa " "Info: Elaborating entity \"aaa\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ncp3_B1_C046 aaa.vhd(335) " "Warning (10036): Verilog HDL or VHDL warning at aaa.vhd(335): object \"ncp3_B1_C046\" assigned a value but never read" {  } { { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 335 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_8 Adder_8:B1_C046 " "Info: Elaborating entity \"Adder_8\" for hierarchy \"Adder_8:B1_C046\"" {  } { { "aaa.vhd" "B1_C046" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 379 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complem_8 Complem_8:B1_C049 " "Info: Elaborating entity \"Complem_8\" for hierarchy \"Complem_8:B1_C049\"" {  } { { "aaa.vhd" "B1_C049" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 384 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR8_gate NOR8_gate:B1_C886 " "Info: Elaborating entity \"NOR8_gate\" for hierarchy \"NOR8_gate:B1_C886\"" {  } { { "aaa.vhd" "B1_C886" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 388 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_8_1 Multiplexer_8_1:B1_C943 " "Info: Elaborating entity \"Multiplexer_8_1\" for hierarchy \"Multiplexer_8_1:B1_C943\"" {  } { { "aaa.vhd" "B1_C943" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 390 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusMultiplexer81_8 BusMultiplexer81_8:B1_C1125 " "Info: Elaborating entity \"BusMultiplexer81_8\" for hierarchy \"BusMultiplexer81_8:B1_C1125\"" {  } { { "aaa.vhd" "B1_C1125" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 393 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusAND2_gate_8 BusAND2_gate_8:B1_C1376 " "Info: Elaborating entity \"BusAND2_gate_8\" for hierarchy \"BusAND2_gate_8:B1_C1376\"" {  } { { "aaa.vhd" "B1_C1376" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 412 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusOR2_gate_8 BusOR2_gate_8:B1_C1377 " "Info: Elaborating entity \"BusOR2_gate_8\" for hierarchy \"BusOR2_gate_8:B1_C1377\"" {  } { { "aaa.vhd" "B1_C1377" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 418 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusNOT_gate_8 BusNOT_gate_8:B1_C1502 " "Info: Elaborating entity \"BusNOT_gate_8\" for hierarchy \"BusNOT_gate_8:B1_C1502\"" {  } { { "aaa.vhd" "B1_C1502" { Text "E:/projects/LAB10/structural/Basic Arithmetic Logic Unit (ALU), using CBE/aaa.vhd" 424 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Info: Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Info: Implemented 28 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4451 " "Info: Allocated 4451 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 14:22:36 2020 " "Info: Processing ended: Fri Nov 27 14:22:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
