

================================================================
== Vivado HLS Report for 'MatrixBackPropagatio'
================================================================
* Date:           Thu May 11 11:34:51 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Zynq-7020-HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.024|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  106|  106|  106|  106|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  105|  105|        35|          -|          -|     3|    no    |
        | + Loop 1.1  |   33|   33|        11|          -|          -|     3|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lr_read = call float @_ssdm_op_Read.ap_auto.float(float %lr)" [f_b_4_new_network/forw_back_new_network.c:122]   --->   Operation 14 'read' 'lr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %.loopexit" [f_b_4_new_network/forw_back_new_network.c:123]   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 16 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_0_cast1 = zext i2 %i_0 to i5" [f_b_4_new_network/forw_back_new_network.c:123]   --->   Operation 17 'zext' 'i_0_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.95ns)   --->   "%icmp_ln123 = icmp eq i2 %i_0, -1" [f_b_4_new_network/forw_back_new_network.c:123]   --->   Operation 19 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (1.56ns)   --->   "%i = add i2 %i_0, 1" [f_b_4_new_network/forw_back_new_network.c:123]   --->   Operation 20 'add' 'i' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %2, label %.preheader.preheader" [f_b_4_new_network/forw_back_new_network.c:123]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0, i2 0)" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln125_4 = zext i4 %shl_ln to i5" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 23 'zext' 'zext_ln125_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.73ns)   --->   "%sub_ln125 = sub i5 %zext_ln125_4, %i_0_cast1" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 24 'sub' 'sub_ln125' <Predicate = (!icmp_ln123)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:124]   --->   Operation 25 'br' <Predicate = (!icmp_ln123)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [f_b_4_new_network/forw_back_new_network.c:126]   --->   Operation 26 'ret' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.10>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j_0 = phi i2 [ %j, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 27 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%j_0_cast = zext i2 %j_0 to i5" [f_b_4_new_network/forw_back_new_network.c:124]   --->   Operation 28 'zext' 'j_0_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_142 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 29 'speclooptripcount' 'empty_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.95ns)   --->   "%icmp_ln124 = icmp eq i2 %j_0, -1" [f_b_4_new_network/forw_back_new_network.c:124]   --->   Operation 30 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.56ns)   --->   "%j = add i2 %j_0, 1" [f_b_4_new_network/forw_back_new_network.c:124]   --->   Operation 31 'add' 'j' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.loopexit.loopexit, label %1" [f_b_4_new_network/forw_back_new_network.c:124]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln125 = add i5 %sub_ln125, %j_0_cast" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 33 'add' 'add_ln125' <Predicate = (!icmp_ln124)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln125 = sext i5 %add_ln125 to i32" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 34 'sext' 'sext_ln125' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i32 %sext_ln125 to i64" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 35 'zext' 'zext_ln125' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%output_matrix_addr = getelementptr [9 x float]* %output_matrix, i64 0, i64 %zext_ln125" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 36 'getelementptr' 'output_matrix_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%input_matrix_addr = getelementptr [9 x float]* %input_matrix, i64 0, i64 %zext_ln125" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 37 'getelementptr' 'input_matrix_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (2.32ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 38 'load' 'input_matrix_load' <Predicate = (!icmp_ln124)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 39 'br' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.02>
ST_4 : Operation 40 [1/2] (2.32ns)   --->   "%input_matrix_load = load float* %input_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 40 'load' 'input_matrix_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 41 [4/4] (5.70ns)   --->   "%tmp = fmul float %input_matrix_load, %lr_read" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 41 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 42 [3/4] (5.70ns)   --->   "%tmp = fmul float %input_matrix_load, %lr_read" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 42 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 43 [2/4] (5.70ns)   --->   "%tmp = fmul float %input_matrix_load, %lr_read" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 43 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [2/2] (2.32ns)   --->   "%output_matrix_load = load float* %output_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 44 'load' 'output_matrix_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 45 [1/4] (5.70ns)   --->   "%tmp = fmul float %input_matrix_load, %lr_read" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 45 'fmul' 'tmp' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [1/2] (2.32ns)   --->   "%output_matrix_load = load float* %output_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 46 'load' 'output_matrix_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 47 [5/5] (7.25ns)   --->   "%tmp_s = fsub float %output_matrix_load, %tmp" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 47 'fsub' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 48 [4/5] (7.25ns)   --->   "%tmp_s = fsub float %output_matrix_load, %tmp" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 48 'fsub' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 49 [3/5] (7.25ns)   --->   "%tmp_s = fsub float %output_matrix_load, %tmp" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 49 'fsub' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 50 [2/5] (7.25ns)   --->   "%tmp_s = fsub float %output_matrix_load, %tmp" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 50 'fsub' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 51 [1/5] (7.25ns)   --->   "%tmp_s = fsub float %output_matrix_load, %tmp" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 51 'fsub' 'tmp_s' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 52 [1/1] (2.32ns)   --->   "store float %tmp_s, float* %output_matrix_addr, align 4" [f_b_4_new_network/forw_back_new_network.c:125]   --->   Operation 52 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_4_new_network/forw_back_new_network.c:124]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_matrix]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ lr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
lr_read            (read             ) [ 00111111111111]
br_ln123           (br               ) [ 01111111111111]
i_0                (phi              ) [ 00100000000000]
i_0_cast1          (zext             ) [ 00000000000000]
empty              (speclooptripcount) [ 00000000000000]
icmp_ln123         (icmp             ) [ 00111111111111]
i                  (add              ) [ 01111111111111]
br_ln123           (br               ) [ 00000000000000]
shl_ln             (bitconcatenate   ) [ 00000000000000]
zext_ln125_4       (zext             ) [ 00000000000000]
sub_ln125          (sub              ) [ 00011111111111]
br_ln124           (br               ) [ 00111111111111]
ret_ln126          (ret              ) [ 00000000000000]
j_0                (phi              ) [ 00010000000000]
j_0_cast           (zext             ) [ 00000000000000]
empty_142          (speclooptripcount) [ 00000000000000]
icmp_ln124         (icmp             ) [ 00111111111111]
j                  (add              ) [ 00111111111111]
br_ln124           (br               ) [ 00000000000000]
add_ln125          (add              ) [ 00000000000000]
sext_ln125         (sext             ) [ 00000000000000]
zext_ln125         (zext             ) [ 00000000000000]
output_matrix_addr (getelementptr    ) [ 00001111111111]
input_matrix_addr  (getelementptr    ) [ 00001000000000]
br_ln0             (br               ) [ 01111111111111]
input_matrix_load  (load             ) [ 00000111000000]
tmp                (fmul             ) [ 00000000111110]
output_matrix_load (load             ) [ 00000000111110]
tmp_s              (fsub             ) [ 00000000000001]
store_ln125        (store            ) [ 00000000000000]
br_ln124           (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_matrix">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_matrix"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_matrix">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_matrix"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="lr_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lr_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="output_matrix_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="32" slack="0"/>
<pin id="32" dir="1" index="3" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_matrix_addr/3 "/>
</bind>
</comp>

<comp id="35" class="1004" name="input_matrix_addr_gep_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="32" slack="0"/>
<pin id="37" dir="0" index="1" bw="1" slack="0"/>
<pin id="38" dir="0" index="2" bw="32" slack="0"/>
<pin id="39" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_matrix_addr/3 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_access_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="4" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="45" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="46" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_matrix_load/3 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_access_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="4" slack="3"/>
<pin id="50" dir="0" index="1" bw="32" slack="1"/>
<pin id="51" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_matrix_load/6 store_ln125/13 "/>
</bind>
</comp>

<comp id="53" class="1005" name="i_0_reg_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="2" slack="1"/>
<pin id="55" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="57" class="1004" name="i_0_phi_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="1" slack="1"/>
<pin id="59" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="60" dir="0" index="2" bw="2" slack="0"/>
<pin id="61" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="64" class="1005" name="j_0_reg_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="2" slack="1"/>
<pin id="66" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="68" class="1004" name="j_0_phi_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="2" slack="0"/>
<pin id="70" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="1" slack="1"/>
<pin id="72" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="0" index="1" bw="32" slack="1"/>
<pin id="78" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="3"/>
<pin id="82" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_0_cast1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="2" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_0_cast1/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln123_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="2" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="shl_ln_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="2" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="108" class="1004" name="zext_ln125_4_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="0"/>
<pin id="110" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125_4/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sub_ln125_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="2" slack="0"/>
<pin id="115" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln125/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="j_0_cast_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_0_cast/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln124_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="2" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="j_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="2" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="add_ln125_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="5" slack="1"/>
<pin id="136" dir="0" index="1" bw="2" slack="0"/>
<pin id="137" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln125/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="sext_ln125_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln125/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln125_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln125/3 "/>
</bind>
</comp>

<comp id="149" class="1005" name="lr_read_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="3"/>
<pin id="151" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="lr_read "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="2" slack="0"/>
<pin id="159" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="162" class="1005" name="sub_ln125_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="1"/>
<pin id="164" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln125 "/>
</bind>
</comp>

<comp id="170" class="1005" name="j_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="175" class="1005" name="output_matrix_addr_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="3"/>
<pin id="177" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="output_matrix_addr "/>
</bind>
</comp>

<comp id="180" class="1005" name="input_matrix_addr_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_addr "/>
</bind>
</comp>

<comp id="185" class="1005" name="input_matrix_load_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_matrix_load "/>
</bind>
</comp>

<comp id="190" class="1005" name="tmp_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="195" class="1005" name="output_matrix_load_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_matrix_load "/>
</bind>
</comp>

<comp id="200" class="1005" name="tmp_s_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="4" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="20" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="0" pin="0"/><net_sink comp="35" pin=0"/></net>

<net id="41"><net_src comp="20" pin="0"/><net_sink comp="35" pin=1"/></net>

<net id="47"><net_src comp="35" pin="3"/><net_sink comp="42" pin=0"/></net>

<net id="56"><net_src comp="8" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="63"><net_src comp="53" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="64" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="83"><net_src comp="42" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="57" pin="4"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="57" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="57" pin="4"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="57" pin="4"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="108" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="84" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="68" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="68" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="68" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="118" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="142"><net_src comp="134" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="148"><net_src comp="143" pin="1"/><net_sink comp="35" pin=2"/></net>

<net id="152"><net_src comp="22" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="160"><net_src comp="94" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="165"><net_src comp="112" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="173"><net_src comp="128" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="178"><net_src comp="28" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="183"><net_src comp="35" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="42" pin=0"/></net>

<net id="188"><net_src comp="42" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="193"><net_src comp="79" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="198"><net_src comp="48" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="203"><net_src comp="75" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="48" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_matrix | {13 }
 - Input state : 
	Port: MatrixBackPropagatio : input_matrix | {3 4 }
	Port: MatrixBackPropagatio : output_matrix | {6 7 }
	Port: MatrixBackPropagatio : lr | {1 }
  - Chain level:
	State 1
	State 2
		i_0_cast1 : 1
		icmp_ln123 : 1
		i : 1
		br_ln123 : 2
		shl_ln : 1
		zext_ln125_4 : 2
		sub_ln125 : 3
	State 3
		j_0_cast : 1
		icmp_ln124 : 1
		j : 1
		br_ln124 : 2
		add_ln125 : 2
		sext_ln125 : 3
		zext_ln125 : 4
		output_matrix_addr : 5
		input_matrix_addr : 5
		input_matrix_load : 6
	State 4
		tmp : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_75      |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_79      |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|          |       i_fu_94       |    0    |    0    |    10   |
|    add   |       j_fu_128      |    0    |    0    |    10   |
|          |   add_ln125_fu_134  |    0    |    0    |    15   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln123_fu_88  |    0    |    0    |    8    |
|          |  icmp_ln124_fu_122  |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln125_fu_112  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|   read   |  lr_read_read_fu_22 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   i_0_cast1_fu_84   |    0    |    0    |    0    |
|   zext   | zext_ln125_4_fu_108 |    0    |    0    |    0    |
|          |   j_0_cast_fu_118   |    0    |    0    |    0    |
|          |  zext_ln125_fu_143  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    shl_ln_fu_100    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |  sext_ln125_fu_139  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   348   |   775   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        i_0_reg_53        |    2   |
|         i_reg_157        |    2   |
| input_matrix_addr_reg_180|    4   |
| input_matrix_load_reg_185|   32   |
|        j_0_reg_64        |    2   |
|         j_reg_170        |    2   |
|      lr_read_reg_149     |   32   |
|output_matrix_addr_reg_175|    4   |
|output_matrix_load_reg_195|   32   |
|     sub_ln125_reg_162    |    5   |
|        tmp_reg_190       |   32   |
|       tmp_s_reg_200      |   32   |
+--------------------------+--------+
|           Total          |   181  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_42 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_79    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   72   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   775  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   181  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    3   |   529  |   793  |
+-----------+--------+--------+--------+--------+
