MIG: 11:51:18 : xml_input_file: mig_b.prj
MIG: 11:51:18 : Absolute path of xml_input_file: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 11:51:18 : xml_input_file: mig_b.prj
MIG: 11:51:18 : Absolute path of xml_input_file: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 11:51:18 : In updateAllModelParams
MIG: 11:51:18 : ################# RUNNING MIG BATCH ###################
MIG: 11:51:18 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 11:51:18 : synp_flow:  -- synthesis_mode: Other
MIG: 11:51:18 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 11:51:18 : vivado_mode: xpg_pa
MIG: 11:51:18 :  locked false  
MIG: 11:51:18 : HDL Language: Verilog
MIG: 11:51:18 : compInfo: true
MIG: 11:51:18 : Vivado Options xc7vx690t ffg1761 -2
MIG: 11:51:18 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 11:51:18 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 11:51:18 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 11:51:18 : I am in catch area
MIG: 11:51:18 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 11:51:37 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 11:51:37 : Component_Name: mig_7series_0
MIG: 11:51:37 : Moving mig_7series_0_xmdf.tcl ...
MIG: 11:51:37 : Moving mig_7series_0 ...
MIG: 11:51:37 : Moving mig_7series_0.veo ...
MIG: 11:51:37 : XGUI hdlLanguage: Verilog
MIG: 11:51:37 : xgui vivado_mode: xpg_pa
MIG: 11:51:37 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:51:37 : Reading /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 11:51:39 : 1
MIG: 11:51:39 : Inside fn mem: DDR3
MIG: 11:51:39 : QDRII+ Inside fn ui: 200000000
MIG: 11:51:39 : cntrl:  memtype: DDR3
MIG: 11:51:39 : 800
MIG: 11:51:39 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:51:39 : 
MIG: 11:51:39 : 
MIG: 11:51:39 : 200000000
MIG: 11:51:39 : 
MIG: 11:51:39 :  polarity_value: 0
MIG: 11:51:39 : ACTIVE_HIGH
MIG: 11:51:39 : 
MIG: 11:51:39 : cntrl:  memtype: DDR3
MIG: 11:51:39 : 
MIG: 11:51:39 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:51:39 : 
MIG: 11:51:39 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:51:39 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:51:39 : 
MIG: 11:51:39 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:51:39 : 
MIG: 11:51:39 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:51:39 : 
MIG: 11:51:39 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:51:39 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:51:39 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 11:51:39 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:51:39 : 8
MIG: 11:51:39 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 11:51:39 : 64
MIG: 11:51:39 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 11:51:39 : 8
MIG: 11:51:39 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 11:51:39 : 3
MIG: 11:51:39 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 11:51:39 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:51:39 : 
MIG: 11:51:39 :  Valid Param: ECC ==> OFF
MIG: 11:51:39 : 64
MIG: 11:51:39 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 11:51:39 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:51:39 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:51:39 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:51:39 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:51:39 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:51:39 : 
MIG: 11:51:39 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:51:39 : 16
MIG: 11:51:39 :  Valid Param: DDR3_ROW_WIDTH ==> 16
MIG: 11:51:39 : 30
MIG: 11:51:39 :  Valid Param: DDR3_ADDR_WIDTH ==> 30
MIG: 11:51:39 : 
MIG: 11:51:39 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:51:39 : 
MIG: 11:51:39 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:51:39 : 
MIG: 11:51:39 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:51:39 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:51:39 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:51:39 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:51:39 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:51:39 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:51:39 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:51:39 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:51:39 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:51:39 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:51:39 :  Invalid Param: DDR3_CL ==> 11
MIG: 11:51:39 :  Invalid Param: DDR3_CWL ==> 8
MIG: 11:51:39 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:51:39 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 11:51:39 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:51:39 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:51:39 : 
MIG: 11:51:39 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:51:39 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:51:39 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:51:39 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:51:39 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 11:51:39 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:51:39 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 11:51:39 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 11:51:39 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:51:39 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:51:39 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:51:39 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:51:39 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 11:51:39 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:51:39 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:51:39 :  Invalid Param: DDR3_tFAW ==> 27000
MIG: 11:51:39 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:51:39 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:51:39 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:51:39 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:51:39 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:51:39 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:51:39 :  Invalid Param: DDR3_tRRD ==> 5000
MIG: 11:51:39 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:51:39 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:51:39 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:51:39 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:51:39 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:51:39 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:51:39 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:51:39 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:51:39 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 11:51:39 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:51:39 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:51:39 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:51:39 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:51:39 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 11:51:39 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:51:39 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:51:39 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 11:51:39 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_FF0_CB4_000
MIG: 11:51:39 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 11:51:39 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 11:51:39 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h126_127_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 11:51:39 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 11:51:39 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 11:51:39 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:51:39 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:51:39 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 11:51:39 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 11:51:39 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:51:39 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 11:51:39 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 11:51:39 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 11:51:39 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 11:51:39 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 11:51:39 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 11:51:39 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 11:51:39 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 11:51:39 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 11:51:39 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 11:51:39 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 11:51:39 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:51:39 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:51:39 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:51:39 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:51:39 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:51:39 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:51:39 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:51:39 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:51:39 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:51:39 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:51:39 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 11:51:39 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:51:39 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:51:39 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:51:39 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:51:39 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:51:39 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 11:51:39 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 11:51:39 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:51:39 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:51:39 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:51:39 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:51:39 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:51:39 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:51:39 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:51:39 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:51:39 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 11:51:39 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 11:51:39 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 11:51:39 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 11:51:39 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 11:51:39 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 11:51:39 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 11:51:39 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:51:39 :  Invalid Param: DDR3_SYS_RST_PORT ==> "TRUE"
MIG: 11:51:39 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:51:39 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:51:39 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:51:39 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:51:39 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:51:39 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 11:51:39 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:51:39 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:51:39 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 11:51:39 : 4
MIG: 11:51:39 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:51:39 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 11:51:39 : ON
MIG: 11:51:39 :  Valid Param: DDR3_DEBUG_PORT ==> ON
MIG: 11:51:39 : ON
MIG: 11:51:39 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:51:39 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 11:51:39 : 
MIG: 11:51:39 : NONE
MIG: 11:51:39 : 
MIG: 11:51:39 : Same Interface
MIG: 11:51:41 : xml_input_file: mig_b.prj
MIG: 11:51:41 : Absolute path of xml_input_file: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 11:51:41 : In updateAllModelParams
MIG: 11:51:41 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 11:51:41 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:51:41 : ERR:             <Pin PADName="AV40(MRCC_P)" Bank="15" name="sys_rst" /> <==>             <Pin PADName="AV40" Bank="15" name="sys_rst" /> 
MIG: 11:51:41 : ################# RUNNING MIG BATCH ###################
MIG: 11:51:41 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 11:51:41 : synp_flow:  -- synthesis_mode: Other
MIG: 11:51:41 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 11:51:41 : vivado_mode: xpg_pa
MIG: 11:51:41 :  locked false  
MIG: 11:51:41 : HDL Language: Verilog
MIG: 11:51:41 : compInfo: true
MIG: 11:51:41 : Vivado Options xc7vx690t ffg1761 -2
MIG: 11:51:41 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 11:51:41 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 11:51:41 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 11:51:41 : I am in catch area
MIG: 11:51:41 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 11:52:00 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 11:52:00 : Component_Name: mig_7series_0
MIG: 11:52:00 : Moving mig_7series_0_xmdf.tcl ...
MIG: 11:52:00 : Moving mig_7series_0 ...
MIG: 11:52:00 : Moving mig_7series_0.veo ...
MIG: 11:52:00 : XGUI hdlLanguage: Verilog
MIG: 11:52:00 : xgui vivado_mode: xpg_pa
MIG: 11:52:00 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:52:00 : Reading /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 11:52:01 : 
MIG: 11:52:01 : Inside fn mem: DDR3
MIG: 11:52:01 : QDRII+ Inside fn ui: 200000000
MIG: 11:52:01 : cntrl:  memtype: DDR3
MIG: 11:52:01 : 
MIG: 11:52:01 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:52:01 : 
MIG: 11:52:01 : 
MIG: 11:52:01 : 
MIG: 11:52:01 : 
MIG: 11:52:01 :  polarity_value: 0
MIG: 11:52:01 : 
MIG: 11:52:01 : 
MIG: 11:52:01 : cntrl:  memtype: DDR3
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:52:01 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:52:01 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:52:01 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 11:52:01 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 11:52:01 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: ECC ==> OFF
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 11:52:01 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:52:01 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:52:01 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:52:01 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:52:01 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_ROW_WIDTH ==> 16
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_ADDR_WIDTH ==> 30
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:52:01 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:52:01 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:52:01 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:52:01 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:52:01 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:52:01 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:52:01 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:52:01 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:52:01 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:52:01 :  Invalid Param: DDR3_CL ==> 11
MIG: 11:52:01 :  Invalid Param: DDR3_CWL ==> 8
MIG: 11:52:01 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:52:01 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 11:52:01 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:52:01 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:52:01 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:52:01 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:52:01 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:52:01 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 11:52:01 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:52:01 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 11:52:01 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 11:52:01 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:52:01 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:52:01 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:52:01 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:52:01 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 11:52:01 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:52:01 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:52:01 :  Invalid Param: DDR3_tFAW ==> 27000
MIG: 11:52:01 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:52:01 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:52:01 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:52:01 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:52:01 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:52:01 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:52:01 :  Invalid Param: DDR3_tRRD ==> 5000
MIG: 11:52:01 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:52:01 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:52:01 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:52:01 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:52:01 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:52:01 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:52:01 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:52:01 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:52:01 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 11:52:01 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:52:01 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:52:01 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:52:01 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:52:01 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 11:52:01 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:52:01 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:52:01 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 11:52:01 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_FF0_CB4_000
MIG: 11:52:01 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 11:52:01 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 11:52:01 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h126_127_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 11:52:01 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 11:52:01 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 11:52:01 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:52:01 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:52:01 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 11:52:01 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 11:52:01 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:52:01 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 11:52:01 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 11:52:01 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 11:52:01 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 11:52:01 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 11:52:01 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 11:52:01 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 11:52:01 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 11:52:01 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 11:52:01 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 11:52:01 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 11:52:01 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:52:01 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:52:01 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:52:01 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:52:01 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:52:01 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:52:01 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:52:01 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:52:01 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:52:01 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:52:01 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 11:52:01 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:52:01 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:52:01 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:52:01 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:52:01 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:52:01 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 11:52:01 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 11:52:01 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:52:01 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:52:01 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:52:01 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:52:01 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:52:01 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:52:01 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:52:01 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:52:01 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 11:52:01 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 11:52:01 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 11:52:01 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 11:52:01 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 11:52:01 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 11:52:01 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 11:52:01 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:52:01 :  Invalid Param: DDR3_SYS_RST_PORT ==> "TRUE"
MIG: 11:52:01 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:52:01 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:52:01 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:52:01 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:52:01 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:52:01 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 11:52:01 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:52:01 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:52:01 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:52:01 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 11:52:01 : 
MIG: 11:52:01 :  Valid Param: DDR3_DEBUG_PORT ==> ON
MIG: 11:52:01 : 
MIG: 11:52:01 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:52:01 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 11:52:01 : 
MIG: 11:52:01 : 
MIG: 11:52:01 : 
MIG: 11:52:01 : Same Interface
MIG: 11:52:15 : Running synthesis.xit
MIG: 11:52:15 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 11:52:15 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:52:15 : ERR:             <Pin PADName="AV40(MRCC_P)" Bank="15" name="sys_rst" /> <==>             <Pin PADName="AV40" Bank="15" name="sys_rst" /> 
MIG: 11:52:15 : ################# RUNNING MIG BATCH ###################
MIG: 11:52:15 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 11:52:15 : synp_flow:  -- synthesis_mode: Other
MIG: 11:52:15 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 11:52:15 : vivado_mode: xpg_pa
MIG: 11:52:15 :  locked false  
MIG: 11:52:15 : HDL Language: Verilog
MIG: 11:52:15 : compInfo: false
MIG: 11:52:15 : Vivado Options xc7vx690t ffg1761 -2
MIG: 11:52:15 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 11:52:15 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 11:52:15 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 11:52:15 : I am in catch area
MIG: 11:52:15 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 11:52:34 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 11:52:34 : Component_Name: mig_7series_0
MIG: 11:52:34 : Moving mig_7series_0_xmdf.tcl ...
MIG: 11:52:34 : Moving mig_7series_0 ...
MIG: 11:52:34 : Moving mig_7series_0.veo ...
MIG: 11:52:34 : Running vlog_synth_rpr.xit
MIG: 11:52:34 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 11:52:34 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:52:34 : ERR:             <Pin PADName="AV40(MRCC_P)" Bank="15" name="sys_rst" /> <==>             <Pin PADName="AV40" Bank="15" name="sys_rst" /> 
MIG: 11:52:34 : ################# RUNNING MIG BATCH ###################
MIG: 11:52:34 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 11:52:34 : synp_flow:  -- synthesis_mode: Other
MIG: 11:52:34 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 11:52:34 : vivado_mode: xpg_pa
MIG: 11:52:34 :  locked false  
MIG: 11:52:34 : HDL Language: Verilog
MIG: 11:52:34 : compInfo: false
MIG: 11:52:34 : Vivado Options xc7vx690t ffg1761 -2
MIG: 11:52:34 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 11:52:34 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 11:52:34 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 11:52:34 : I am in catch area
MIG: 11:52:34 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 11:52:52 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 11:52:52 : Component_Name: mig_7series_0
MIG: 11:52:52 : Moving mig_7series_0_xmdf.tcl ...
MIG: 11:52:52 : Moving mig_7series_0 ...
MIG: 11:52:52 : Moving mig_7series_0.veo ...
MIG: 11:52:52 : Running simulation.xit
MIG: 11:52:52 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 11:52:52 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:52:52 : ERR:             <Pin PADName="AV40(MRCC_P)" Bank="15" name="sys_rst" /> <==>             <Pin PADName="AV40" Bank="15" name="sys_rst" /> 
MIG: 11:52:52 : ################# RUNNING MIG BATCH ###################
MIG: 11:52:52 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 11:52:52 : synp_flow:  -- synthesis_mode: Other
MIG: 11:52:52 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 11:52:52 : vivado_mode: xpg_pa
MIG: 11:52:52 :  locked false  
MIG: 11:52:52 : HDL Language: Verilog
MIG: 11:52:52 : compInfo: false
MIG: 11:52:52 : Vivado Options xc7vx690t ffg1761 -2
MIG: 11:52:52 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 11:52:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 11:52:52 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 11:52:52 : I am in catch area
MIG: 11:52:52 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 11:53:11 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 11:53:11 : Component_Name: mig_7series_0
MIG: 11:53:11 : Moving mig_7series_0_xmdf.tcl ...
MIG: 11:53:11 : Moving mig_7series_0 ...
MIG: 11:53:11 : Moving mig_7series_0.veo ...
MIG: 11:53:11 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 11:53:11 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 11:53:11 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:53:11 : ERR:             <Pin PADName="AV40(MRCC_P)" Bank="15" name="sys_rst" /> <==>             <Pin PADName="AV40" Bank="15" name="sys_rst" /> 
MIG: 11:53:11 : ################# RUNNING MIG BATCH ###################
MIG: 11:53:11 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 11:53:11 : synp_flow:  -- synthesis_mode: Other
MIG: 11:53:11 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 11:53:11 : vivado_mode: xpg_pa
MIG: 11:53:11 :  locked false  
MIG: 11:53:11 : HDL Language: Verilog
MIG: 11:53:11 : compInfo: false
MIG: 11:53:11 : Vivado Options xc7vx690t ffg1761 -2
MIG: 11:53:11 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 11:53:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 11:53:11 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 11:53:11 : I am in catch area
MIG: 11:53:11 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 11:53:30 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 11:53:30 : Component_Name: mig_7series_0
MIG: 11:53:30 : Moving mig_7series_0_xmdf.tcl ...
MIG: 11:53:30 : Moving mig_7series_0 ...
MIG: 11:53:30 : Moving mig_7series_0.veo ...
MIG: 11:53:30 : Running implementation.xit
MIG: 11:53:30 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 11:53:30 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:53:30 : ERR:             <Pin PADName="AV40(MRCC_P)" Bank="15" name="sys_rst" /> <==>             <Pin PADName="AV40" Bank="15" name="sys_rst" /> 
MIG: 11:53:30 : ################# RUNNING MIG BATCH ###################
MIG: 11:53:30 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 11:53:30 : synp_flow:  -- synthesis_mode: Other
MIG: 11:53:30 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 11:53:30 : vivado_mode: xpg_pa
MIG: 11:53:30 :  locked false  
MIG: 11:53:30 : HDL Language: Verilog
MIG: 11:53:30 : compInfo: false
MIG: 11:53:30 : Vivado Options xc7vx690t ffg1761 -2
MIG: 11:53:30 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 11:53:30 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 11:53:30 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 11:53:30 : I am in catch area
MIG: 11:53:30 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 11:53:48 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 11:53:48 : Component_Name: mig_7series_0
MIG: 11:53:48 : Moving mig_7series_0_xmdf.tcl ...
MIG: 11:53:48 : Moving mig_7series_0 ...
MIG: 11:53:49 : Moving mig_7series_0.veo ...
MIG: 11:54:35 : Running customizer.xit
MIG: 11:54:35 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 11:54:35 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/.Xil/Vivado-9428-anago.arc.ics.keio.ac.jp/coregen/mig_7series_0
MIG: 11:54:35 : synp_flow:  -- synthesis_mode: Other
MIG: 11:54:35 : outputDirectory: /home2/tokusasi/delay-prj/.Xil/Vivado-9428-anago.arc.ics.keio.ac.jp/coregen/mig_7series_0/_tmp/
MIG: 11:54:35 : vivado_mode: xpg_pa
MIG: 11:54:35 :  locked false  
MIG: 11:54:35 : HDL Language: Verilog
MIG: 11:54:35 : compInfo: false
MIG: 11:54:35 : Vivado Options xc7vx690t ffg1761 -2
MIG: 11:54:35 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 11:54:35 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 11:54:35 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 11:54:35 : I am in catch area
MIG: 11:54:35 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/.Xil/Vivado-9428-anago.arc.ics.keio.ac.jp/coregen/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/.Xil/Vivado-9428-anago.arc.ics.keio.ac.jp/coregen/mig_7series_0/xil_txt.out ... 
MIG: 11:58:10 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 11:58:10 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 11:58:10 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/.Xil/Vivado-9428-anago.arc.ics.keio.ac.jp/coregen/mig_7series_0/mig_a.prj
MIG: 11:58:10 : Component_Name: mig_7series_0
MIG: 11:58:10 : Moving mig_7series_0_xmdf.tcl ...
MIG: 11:58:10 : Moving mig_7series_0 ...
MIG: 11:58:10 : Moving mig_7series_0.veo ...
MIG: 11:58:10 : Sending back 0
MIG: 11:58:11 : xml_input_file: mig_a.prj
MIG: 11:58:11 : Absolute path of xml_input_file: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 11:58:11 : xml_input_file: mig_a.prj
MIG: 11:58:11 : Absolute path of xml_input_file: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 11:58:11 : In updateAllModelParams
MIG: 11:58:11 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 11:58:11 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 11:58:11 : XGUI hdlLanguage: Verilog
MIG: 11:58:11 : xgui vivado_mode: xpg_pa
MIG: 11:58:11 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 11:58:11 : Reading /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 11:58:13 : 
MIG: 11:58:13 : Inside fn mem: DDR3
MIG: 11:58:13 : QDRII+ Inside fn ui: 200000000
MIG: 11:58:13 : cntrl:  memtype: DDR3
MIG: 11:58:13 : 
MIG: 11:58:13 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 11:58:13 : 
MIG: 11:58:13 : 1
MIG: 11:58:13 : 
MIG: 11:58:13 : 
MIG: 11:58:13 :  polarity_value: 0
MIG: 11:58:13 : 
MIG: 11:58:13 : 
MIG: 11:58:13 : cntrl:  memtype: DDR3
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 11:58:13 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 11:58:13 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 11:58:13 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 11:58:13 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 11:58:13 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: ECC ==> OFF
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 11:58:13 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 11:58:13 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 11:58:13 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 11:58:13 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 11:58:13 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_ROW_WIDTH ==> 16
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_ADDR_WIDTH ==> 30
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 11:58:13 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 11:58:13 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 11:58:13 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 11:58:13 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 11:58:13 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 11:58:13 :  Invalid Param: DDR3_AL ==> "0"
MIG: 11:58:13 :  Invalid Param: DDR3_nAL ==> 0
MIG: 11:58:13 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 11:58:13 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 11:58:13 :  Invalid Param: DDR3_CL ==> 11
MIG: 11:58:13 :  Invalid Param: DDR3_CWL ==> 8
MIG: 11:58:13 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 11:58:13 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 11:58:13 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 11:58:13 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 11:58:13 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 11:58:13 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 11:58:13 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 11:58:13 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 11:58:13 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 11:58:13 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 11:58:13 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 11:58:13 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 11:58:13 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 11:58:13 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 11:58:13 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 11:58:13 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 11:58:13 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 11:58:13 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 11:58:13 :  Invalid Param: DDR3_tFAW ==> 27000
MIG: 11:58:13 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 11:58:13 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 11:58:13 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 11:58:13 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 11:58:13 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 11:58:13 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 11:58:13 :  Invalid Param: DDR3_tRRD ==> 5000
MIG: 11:58:13 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 11:58:13 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 11:58:13 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 11:58:13 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 11:58:13 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 11:58:13 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 11:58:13 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 11:58:13 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 11:58:13 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 11:58:13 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 11:58:13 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 11:58:13 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 11:58:13 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 11:58:13 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 11:58:13 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 11:58:13 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 11:58:13 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 11:58:13 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_FF0_CB4_000
MIG: 11:58:13 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 11:58:13 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 11:58:13 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h126_127_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 11:58:13 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 11:58:13 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 11:58:13 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 11:58:13 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 11:58:13 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 11:58:13 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 11:58:13 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 11:58:13 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 11:58:13 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 11:58:13 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 11:58:13 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 11:58:13 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 11:58:13 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 11:58:13 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 11:58:13 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 11:58:13 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 11:58:13 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 11:58:13 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 11:58:13 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:58:13 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:58:13 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:58:13 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:58:13 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:58:13 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:58:13 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:58:13 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:58:13 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:58:13 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 11:58:13 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 11:58:13 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 11:58:13 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 11:58:13 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 11:58:13 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 11:58:13 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 11:58:13 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 11:58:13 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 11:58:13 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 11:58:13 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 11:58:13 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 11:58:13 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 11:58:13 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 11:58:13 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 11:58:13 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 11:58:13 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 11:58:13 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 11:58:13 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 11:58:13 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 11:58:13 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 11:58:13 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 11:58:13 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 11:58:13 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 11:58:13 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 11:58:13 :  Invalid Param: DDR3_SYS_RST_PORT ==> "TRUE"
MIG: 11:58:13 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 11:58:13 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 11:58:13 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 11:58:13 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 11:58:13 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 11:58:13 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 11:58:13 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 11:58:13 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 11:58:13 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 11:58:13 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 11:58:13 : 4294967296
MIG: 11:58:13 :  Valid Param: C_S_AXI_MEM_SIZE ==> 4294967296
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 11:58:13 : 64
MIG: 11:58:13 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 11:58:13 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 11:58:13 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 11:58:13 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 11:58:13 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 11:58:13 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 11:58:13 : 
MIG: 11:58:13 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 11:58:13 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 11:58:13 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 11:58:13 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 11:58:13 : OFF
MIG: 11:58:13 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 11:58:13 : OFF
MIG: 11:58:13 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 11:58:13 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 11:58:13 : 
MIG: 11:58:13 : 
MIG: 11:58:13 : 
MIG: 11:58:13 : Same Interface
MIG: 11:58:14 : ################# RUNNING MIG BATCH ###################
MIG: 11:58:14 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 11:58:14 : synp_flow:  -- synthesis_mode: Other
MIG: 11:58:14 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 11:58:14 : vivado_mode: xpg_pa
MIG: 11:58:14 :  locked false  
MIG: 11:58:14 : HDL Language: Verilog
MIG: 11:58:14 : compInfo: false
MIG: 11:58:14 : Vivado Options xc7vx690t ffg1761 -2
MIG: 11:58:14 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 11:58:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 11:58:14 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 11:58:14 : I am in catch area
MIG: 11:58:14 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 11:58:38 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 11:58:38 : Component_Name: mig_7series_0
MIG: 11:58:38 : Moving mig_7series_0_xmdf.tcl ...
MIG: 11:58:38 : Moving mig_7series_0 ...
MIG: 11:58:38 : Moving mig_7series_0.veo ...
MIG: 12:00:10 : Running synthesis.xit
MIG: 12:00:10 : ################# RUNNING MIG BATCH ###################
MIG: 12:00:10 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 12:00:10 : synp_flow:  -- synthesis_mode: Other
MIG: 12:00:10 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:00:10 : vivado_mode: xpg_pa
MIG: 12:00:10 :  locked false  
MIG: 12:00:10 : HDL Language: Verilog
MIG: 12:00:10 : compInfo: false
MIG: 12:00:10 : Vivado Options xc7vx690t ffg1761 -2
MIG: 12:00:10 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 12:00:10 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 12:00:10 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:00:10 : I am in catch area
MIG: 12:00:10 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:00:36 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 12:00:36 : Component_Name: mig_7series_0
MIG: 12:00:36 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:00:36 : Moving mig_7series_0 ...
MIG: 12:00:37 : Moving mig_7series_0.veo ...
MIG: 12:00:37 : Running vlog_synth_rpr.xit
MIG: 12:00:37 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:00:37 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:00:37 : ERR:             <Pin PADName="AV40(MRCC_P)" Bank="15" name="sys_rst" /> <==>             <Pin PADName="AV40" Bank="15" name="sys_rst" /> 
MIG: 12:00:37 : ################# RUNNING MIG BATCH ###################
MIG: 12:00:37 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 12:00:37 : synp_flow:  -- synthesis_mode: Other
MIG: 12:00:37 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:00:37 : vivado_mode: xpg_pa
MIG: 12:00:37 :  locked false  
MIG: 12:00:37 : HDL Language: Verilog
MIG: 12:00:37 : compInfo: false
MIG: 12:00:37 : Vivado Options xc7vx690t ffg1761 -2
MIG: 12:00:37 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 12:00:37 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 12:00:37 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:00:37 : I am in catch area
MIG: 12:00:37 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:01:03 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 12:01:03 : Component_Name: mig_7series_0
MIG: 12:01:03 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:01:03 : Moving mig_7series_0 ...
MIG: 12:01:04 : Moving mig_7series_0.veo ...
MIG: 12:01:04 : Running simulation.xit
MIG: 12:01:04 : ################# RUNNING MIG BATCH ###################
MIG: 12:01:04 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 12:01:04 : synp_flow:  -- synthesis_mode: Other
MIG: 12:01:04 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:01:04 : vivado_mode: xpg_pa
MIG: 12:01:04 :  locked false  
MIG: 12:01:04 : HDL Language: Verilog
MIG: 12:01:04 : compInfo: false
MIG: 12:01:04 : Vivado Options xc7vx690t ffg1761 -2
MIG: 12:01:04 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 12:01:04 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 12:01:04 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:01:04 : I am in catch area
MIG: 12:01:04 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:01:31 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 12:01:31 : Component_Name: mig_7series_0
MIG: 12:01:31 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:01:31 : Moving mig_7series_0 ...
MIG: 12:01:31 : Moving mig_7series_0.veo ...
MIG: 12:01:31 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:01:31 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:01:31 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:01:31 : ERR:             <Pin PADName="AV40(MRCC_P)" Bank="15" name="sys_rst" /> <==>             <Pin PADName="AV40" Bank="15" name="sys_rst" /> 
MIG: 12:01:31 : ################# RUNNING MIG BATCH ###################
MIG: 12:01:31 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 12:01:31 : synp_flow:  -- synthesis_mode: Other
MIG: 12:01:31 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:01:31 : vivado_mode: xpg_pa
MIG: 12:01:31 :  locked false  
MIG: 12:01:31 : HDL Language: Verilog
MIG: 12:01:31 : compInfo: false
MIG: 12:01:31 : Vivado Options xc7vx690t ffg1761 -2
MIG: 12:01:31 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 12:01:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 12:01:31 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:01:31 : I am in catch area
MIG: 12:01:31 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:01:51 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 12:01:51 : Component_Name: mig_7series_0
MIG: 12:01:51 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:01:51 : Moving mig_7series_0 ...
MIG: 12:01:51 : Moving mig_7series_0.veo ...
MIG: 12:01:51 : Running implementation.xit
MIG: 12:01:51 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:01:51 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:01:51 : ERR:             <Pin PADName="AV40(MRCC_P)" Bank="15" name="sys_rst" /> <==>             <Pin PADName="AV40" Bank="15" name="sys_rst" /> 
MIG: 12:01:51 : ################# RUNNING MIG BATCH ###################
MIG: 12:01:51 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 12:01:51 : synp_flow:  -- synthesis_mode: Other
MIG: 12:01:51 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:01:51 : vivado_mode: xpg_pa
MIG: 12:01:51 :  locked false  
MIG: 12:01:51 : HDL Language: Verilog
MIG: 12:01:51 : compInfo: false
MIG: 12:01:52 : Vivado Options xc7vx690t ffg1761 -2
MIG: 12:01:52 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 12:01:52 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 12:01:52 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:01:52 : I am in catch area
MIG: 12:01:52 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:02:10 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 12:02:10 : Component_Name: mig_7series_0
MIG: 12:02:10 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:02:10 : Moving mig_7series_0 ...
MIG: 12:02:11 : Moving mig_7series_0.veo ...
MIG: 12:10:36 : Running customizer.xit
MIG: 12:10:36 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 12:10:36 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/.Xil/Vivado-9428-anago.arc.ics.keio.ac.jp/coregen/mig_7series_0
MIG: 12:10:36 : synp_flow:  -- synthesis_mode: Other
MIG: 12:10:36 : outputDirectory: /home2/tokusasi/delay-prj/.Xil/Vivado-9428-anago.arc.ics.keio.ac.jp/coregen/mig_7series_0/_tmp/
MIG: 12:10:36 : vivado_mode: xpg_pa
MIG: 12:10:36 :  locked false  
MIG: 12:10:36 : HDL Language: Verilog
MIG: 12:10:36 : compInfo: false
MIG: 12:10:36 : Vivado Options xc7vx690t ffg1761 -2
MIG: 12:10:36 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 12:10:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 12:10:36 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:10:36 : I am in catch area
MIG: 12:10:36 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/.Xil/Vivado-9428-anago.arc.ics.keio.ac.jp/coregen/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/.Xil/Vivado-9428-anago.arc.ics.keio.ac.jp/coregen/mig_7series_0/xil_txt.out ... 
MIG: 12:12:26 : Prasad before: xmlPropertyPrj -- mig_a.prj
MIG: 12:12:26 : Prasad After: xmlPropertyPrj -- mig_b.prj
MIG: 12:12:26 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/.Xil/Vivado-9428-anago.arc.ics.keio.ac.jp/coregen/mig_7series_0/mig_b.prj
MIG: 12:12:26 : Component_Name: mig_7series_0
MIG: 12:12:26 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:12:26 : Moving mig_7series_0 ...
MIG: 12:12:26 : Moving mig_7series_0.veo ...
MIG: 12:12:26 : Sending back 0
MIG: 12:12:27 : xml_input_file: mig_b.prj
MIG: 12:12:27 : Absolute path of xml_input_file: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 12:12:27 : xml_input_file: mig_b.prj
MIG: 12:12:27 : Absolute path of xml_input_file: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 12:12:27 : In updateAllModelParams
MIG: 12:12:27 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:12:27 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:12:27 : XGUI hdlLanguage: Verilog
MIG: 12:12:27 : xgui vivado_mode: xpg_pa
MIG: 12:12:27 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 12:12:27 : Reading /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 12:12:28 : 
MIG: 12:12:28 : Inside fn mem: DDR3
MIG: 12:12:28 : QDRII+ Inside fn ui: 200000000
MIG: 12:12:28 : cntrl:  memtype: DDR3
MIG: 12:12:28 : 
MIG: 12:12:28 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 12:12:28 : 
MIG: 12:12:28 : 
MIG: 12:12:28 : 
MIG: 12:12:28 : 
MIG: 12:12:28 :  polarity_value: 0
MIG: 12:12:28 : 
MIG: 12:12:28 : 
MIG: 12:12:28 : cntrl:  memtype: DDR3
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 12:12:28 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 12:12:28 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 12:12:28 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 12:12:28 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 12:12:28 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: ECC ==> OFF
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 12:12:28 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 12:12:28 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 12:12:28 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 12:12:28 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 12:12:28 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_ROW_WIDTH ==> 16
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_ADDR_WIDTH ==> 30
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 12:12:28 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 12:12:28 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 12:12:28 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 12:12:28 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 12:12:28 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 12:12:28 :  Invalid Param: DDR3_AL ==> "0"
MIG: 12:12:28 :  Invalid Param: DDR3_nAL ==> 0
MIG: 12:12:28 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 12:12:28 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 12:12:28 :  Invalid Param: DDR3_CL ==> 11
MIG: 12:12:28 :  Invalid Param: DDR3_CWL ==> 8
MIG: 12:12:28 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 12:12:28 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 12:12:28 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 12:12:28 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 12:12:28 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 12:12:28 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 12:12:28 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 12:12:28 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 12:12:28 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 12:12:28 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 12:12:28 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 12:12:28 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 12:12:28 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 12:12:28 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 12:12:28 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 12:12:28 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 12:12:28 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 12:12:28 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 12:12:28 :  Invalid Param: DDR3_tFAW ==> 27000
MIG: 12:12:28 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 12:12:28 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 12:12:28 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 12:12:28 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 12:12:28 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 12:12:28 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 12:12:28 :  Invalid Param: DDR3_tRRD ==> 5000
MIG: 12:12:28 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 12:12:28 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 12:12:28 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 12:12:28 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 12:12:28 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 12:12:28 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 12:12:28 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 12:12:28 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 12:12:28 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 12:12:28 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 12:12:28 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 12:12:28 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 12:12:28 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 12:12:28 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 12:12:28 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 12:12:28 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 12:12:28 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 12:12:28 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_FF0_CB4_000
MIG: 12:12:28 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 12:12:28 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 12:12:28 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h126_127_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 12:12:28 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 12:12:28 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 12:12:28 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 12:12:28 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 12:12:28 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 12:12:28 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 12:12:28 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 12:12:28 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 12:12:28 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 12:12:28 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 12:12:28 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 12:12:28 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 12:12:28 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 12:12:28 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 12:12:28 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 12:12:28 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 12:12:28 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 12:12:28 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 12:12:28 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:12:28 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:12:28 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:12:28 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:12:28 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:12:28 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:12:28 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:12:28 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:12:28 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:12:28 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 12:12:28 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 12:12:28 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 12:12:28 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 12:12:28 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 12:12:28 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 12:12:28 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 12:12:28 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 12:12:28 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 12:12:28 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 12:12:28 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 12:12:28 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 12:12:28 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 12:12:28 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 12:12:28 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 12:12:28 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 12:12:28 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 12:12:28 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 12:12:28 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 12:12:28 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 12:12:28 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 12:12:28 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 12:12:28 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 12:12:28 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "DIFFERENTIAL"
MIG: 12:12:28 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 12:12:28 :  Invalid Param: DDR3_SYS_RST_PORT ==> "TRUE"
MIG: 12:12:28 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 12:12:28 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 12:12:28 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 12:12:28 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 12:12:28 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 12:12:28 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 12:12:28 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 12:12:28 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 12:12:28 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 12:12:28 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: C_S_AXI_MEM_SIZE ==> 4294967296
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 12:12:28 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 12:12:28 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 12:12:28 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 12:12:28 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 12:12:28 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 12:12:28 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 12:12:28 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 12:12:28 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 12:12:28 : 
MIG: 12:12:28 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 12:12:28 : 
MIG: 12:12:28 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 12:12:28 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 12:12:28 : 
MIG: 12:12:28 : 
MIG: 12:12:28 : 
MIG: 12:12:28 : Same Interface
MIG: 12:12:29 : ################# RUNNING MIG BATCH ###################
MIG: 12:12:29 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 12:12:29 : synp_flow:  -- synthesis_mode: Other
MIG: 12:12:29 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:12:29 : vivado_mode: xpg_pa
MIG: 12:12:29 :  locked false  
MIG: 12:12:29 : HDL Language: Verilog
MIG: 12:12:29 : compInfo: false
MIG: 12:12:29 : Vivado Options xc7vx690t ffg1761 -2
MIG: 12:12:29 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 12:12:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 12:12:29 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:12:29 : I am in catch area
MIG: 12:12:29 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:12:47 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 12:12:47 : Component_Name: mig_7series_0
MIG: 12:12:47 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:12:47 : Moving mig_7series_0 ...
MIG: 12:12:48 : Moving mig_7series_0.veo ...
MIG: 12:13:09 : Running synthesis.xit
MIG: 12:13:09 : ################# RUNNING MIG BATCH ###################
MIG: 12:13:09 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 12:13:09 : synp_flow:  -- synthesis_mode: Other
MIG: 12:13:09 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:13:09 : vivado_mode: xpg_pa
MIG: 12:13:09 :  locked false  
MIG: 12:13:09 : HDL Language: Verilog
MIG: 12:13:09 : compInfo: false
MIG: 12:13:09 : Vivado Options xc7vx690t ffg1761 -2
MIG: 12:13:09 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 12:13:09 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 12:13:09 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:13:09 : I am in catch area
MIG: 12:13:09 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:13:28 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 12:13:28 : Component_Name: mig_7series_0
MIG: 12:13:28 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:13:28 : Moving mig_7series_0 ...
MIG: 12:13:28 : Moving mig_7series_0.veo ...
MIG: 12:13:28 : Running vlog_synth_rpr.xit
MIG: 12:13:28 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:13:28 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:13:28 : ERR:             <Pin PADName="AV40(MRCC_P)" Bank="15" name="sys_rst" /> <==>             <Pin PADName="AV40" Bank="15" name="sys_rst" /> 
MIG: 12:13:28 : ################# RUNNING MIG BATCH ###################
MIG: 12:13:28 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 12:13:28 : synp_flow:  -- synthesis_mode: Other
MIG: 12:13:28 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:13:28 : vivado_mode: xpg_pa
MIG: 12:13:28 :  locked false  
MIG: 12:13:28 : HDL Language: Verilog
MIG: 12:13:28 : compInfo: false
MIG: 12:13:28 : Vivado Options xc7vx690t ffg1761 -2
MIG: 12:13:28 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 12:13:28 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 12:13:28 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:13:28 : I am in catch area
MIG: 12:13:28 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:13:46 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 12:13:46 : Component_Name: mig_7series_0
MIG: 12:13:46 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:13:46 : Moving mig_7series_0 ...
MIG: 12:13:47 : Moving mig_7series_0.veo ...
MIG: 12:13:47 : Running simulation.xit
MIG: 12:13:47 : ################# RUNNING MIG BATCH ###################
MIG: 12:13:47 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 12:13:47 : synp_flow:  -- synthesis_mode: Other
MIG: 12:13:47 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:13:47 : vivado_mode: xpg_pa
MIG: 12:13:47 :  locked false  
MIG: 12:13:47 : HDL Language: Verilog
MIG: 12:13:47 : compInfo: false
MIG: 12:13:47 : Vivado Options xc7vx690t ffg1761 -2
MIG: 12:13:47 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 12:13:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 12:13:47 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:13:47 : I am in catch area
MIG: 12:13:47 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:14:06 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 12:14:06 : Component_Name: mig_7series_0
MIG: 12:14:06 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:14:06 : Moving mig_7series_0 ...
MIG: 12:14:06 : Moving mig_7series_0.veo ...
MIG: 12:14:06 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 12:14:06 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:14:06 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:14:06 : ERR:             <Pin PADName="AV40(MRCC_P)" Bank="15" name="sys_rst" /> <==>             <Pin PADName="AV40" Bank="15" name="sys_rst" /> 
MIG: 12:14:06 : ################# RUNNING MIG BATCH ###################
MIG: 12:14:06 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 12:14:06 : synp_flow:  -- synthesis_mode: Other
MIG: 12:14:06 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:14:06 : vivado_mode: xpg_pa
MIG: 12:14:06 :  locked false  
MIG: 12:14:06 : HDL Language: Verilog
MIG: 12:14:06 : compInfo: false
MIG: 12:14:06 : Vivado Options xc7vx690t ffg1761 -2
MIG: 12:14:06 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 12:14:06 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 12:14:06 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:14:06 : I am in catch area
MIG: 12:14:06 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:14:25 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 12:14:25 : Component_Name: mig_7series_0
MIG: 12:14:25 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:14:25 : Moving mig_7series_0 ...
MIG: 12:14:25 : Moving mig_7series_0.veo ...
MIG: 12:14:25 : Running implementation.xit
MIG: 12:14:25 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 12:14:25 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 12:14:25 : ERR:             <Pin PADName="AV40(MRCC_P)" Bank="15" name="sys_rst" /> <==>             <Pin PADName="AV40" Bank="15" name="sys_rst" /> 
MIG: 12:14:25 : ################# RUNNING MIG BATCH ###################
MIG: 12:14:25 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 12:14:25 : synp_flow:  -- synthesis_mode: Other
MIG: 12:14:25 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 12:14:25 : vivado_mode: xpg_pa
MIG: 12:14:25 :  locked false  
MIG: 12:14:25 : HDL Language: Verilog
MIG: 12:14:25 : compInfo: false
MIG: 12:14:25 : Vivado Options xc7vx690t ffg1761 -2
MIG: 12:14:25 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 12:14:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 12:14:25 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 12:14:25 : I am in catch area
MIG: 12:14:25 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 12:14:45 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 12:14:45 : Component_Name: mig_7series_0
MIG: 12:14:45 : Moving mig_7series_0_xmdf.tcl ...
MIG: 12:14:45 : Moving mig_7series_0 ...
MIG: 12:14:45 : Moving mig_7series_0.veo ...
MIG: 17:34:43 : xml_input_file: mig_b.prj
MIG: 17:34:43 : Absolute path of xml_input_file: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 17:34:43 : xml_input_file: mig_b.prj
MIG: 17:34:43 : Absolute path of xml_input_file: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_b.prj
MIG: 17:35:07 : Running customizer.xit
MIG: 17:35:07 : ################# RUNNING MIG INTERACTIVE ###################
MIG: 17:35:07 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/.Xil/Vivado-31442-anago.arc.ics.keio.ac.jp/coregen/mig_7series_0
MIG: 17:35:07 : synp_flow:  -- synthesis_mode: Other
MIG: 17:35:07 : outputDirectory: /home2/tokusasi/delay-prj/.Xil/Vivado-31442-anago.arc.ics.keio.ac.jp/coregen/mig_7series_0/_tmp/
MIG: 17:35:07 : vivado_mode: xpg_pa
MIG: 17:35:07 :  locked false  
MIG: 17:35:07 : HDL Language: Verilog
MIG: 17:35:07 : compInfo: false
MIG: 17:35:07 : Vivado Options xc7vx690t ffg1761 -2
MIG: 17:35:07 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 17:35:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 17:35:07 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:35:07 : I am in catch area
MIG: 17:35:07 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/.Xil/Vivado-31442-anago.arc.ics.keio.ac.jp/coregen/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/.Xil/Vivado-31442-anago.arc.ics.keio.ac.jp/coregen/mig_7series_0/xil_txt.out ... 
MIG: 17:36:03 : Prasad before: xmlPropertyPrj -- mig_b.prj
MIG: 17:36:03 : Prasad After: xmlPropertyPrj -- mig_a.prj
MIG: 17:36:03 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/.Xil/Vivado-31442-anago.arc.ics.keio.ac.jp/coregen/mig_7series_0/mig_a.prj
MIG: 17:36:03 : Component_Name: mig_7series_0
MIG: 17:36:03 : Moving mig_7series_0_xmdf.tcl ...
MIG: 17:36:03 : Moving mig_7series_0 ...
MIG: 17:36:03 : Moving mig_7series_0.veo ...
MIG: 17:36:03 : Sending back 0
MIG: 17:36:04 : xml_input_file: mig_a.prj
MIG: 17:36:04 : Absolute path of xml_input_file: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 17:36:04 : xml_input_file: mig_a.prj
MIG: 17:36:04 : Absolute path of xml_input_file: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 17:36:04 : In updateAllModelParams
MIG: 17:36:04 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:36:04 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:36:04 : XGUI hdlLanguage: Verilog
MIG: 17:36:04 : xgui vivado_mode: xpg_pa
MIG: 17:36:04 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:36:04 : Reading /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig.v ...
MIG: 17:36:06 : 
MIG: 17:36:06 : Inside fn mem: DDR3
MIG: 17:36:06 : QDRII+ Inside fn ui: 200000000
MIG: 17:36:06 : cntrl:  memtype: DDR3
MIG: 17:36:06 : 
MIG: 17:36:06 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:36:06 : 
MIG: 17:36:06 : 
MIG: 17:36:06 : 
MIG: 17:36:06 : 
MIG: 17:36:06 :  polarity_value: 0
MIG: 17:36:06 : 
MIG: 17:36:06 : 
MIG: 17:36:06 : cntrl:  memtype: DDR3
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:36:06 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:36:06 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:36:06 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 6
MIG: 17:36:06 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_DM_WIDTH ==> 8
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_DQ_WIDTH ==> 64
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_DQS_WIDTH ==> 8
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 3
MIG: 17:36:06 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: ECC ==> OFF
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_DATA_WIDTH ==> 64
MIG: 17:36:06 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:36:06 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:36:06 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:36:06 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:36:06 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_ROW_WIDTH ==> 16
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_ADDR_WIDTH ==> 30
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_USE_CS_PORT ==> 1
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:36:06 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:36:06 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 1
MIG: 17:36:06 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:36:06 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "107E"
MIG: 17:36:06 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 8
MIG: 17:36:06 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:36:06 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:36:06 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:36:06 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:36:06 :  Invalid Param: DDR3_CL ==> 11
MIG: 17:36:06 :  Invalid Param: DDR3_CWL ==> 8
MIG: 17:36:06 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:36:06 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 17:36:06 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:36:06 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:36:06 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:36:06 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:36:06 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:36:06 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 8
MIG: 17:36:06 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:36:06 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 337.5
MIG: 17:36:06 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 2
MIG: 17:36:06 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:36:06 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:36:06 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:36:06 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:36:06 :  Invalid Param: DDR3_MMCM_MULT_F ==> 4
MIG: 17:36:06 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:36:06 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:36:06 :  Invalid Param: DDR3_tFAW ==> 27000
MIG: 17:36:06 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:36:06 :  Invalid Param: DDR3_tRAS ==> 34000
MIG: 17:36:06 :  Invalid Param: DDR3_tRCD ==> 13910
MIG: 17:36:06 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:36:06 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:36:06 :  Invalid Param: DDR3_tRP ==> 13910
MIG: 17:36:06 :  Invalid Param: DDR3_tRRD ==> 5000
MIG: 17:36:06 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:36:06 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:36:06 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:36:06 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:36:06 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:36:06 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:36:06 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:36:06 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b1110
MIG: 17:36:06 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b1111
MIG: 17:36:06 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:36:06 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:36:06 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1111
MIG: 17:36:06 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:36:06 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b1111
MIG: 17:36:06 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:36:06 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:36:06 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3FE_1FF_1FF_2FF
MIG: 17:36:06 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'hFFE_FF0_CB4_000
MIG: 17:36:06 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h3FE_3FE_3BF_2FF
MIG: 17:36:06 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_12
MIG: 17:36:06 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h126_127_132_136_135_133_139_124_131_129_137_134_13A_128_138_13B
MIG: 17:36:06 :  Invalid Param: DDR3_BANK_MAP ==> 36'h125_12A_12B
MIG: 17:36:06 :  Invalid Param: DDR3_CAS_MAP ==> 12'h115
MIG: 17:36:06 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:36:06 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_117
MIG: 17:36:06 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_112
MIG: 17:36:06 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_114
MIG: 17:36:06 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:36:06 :  Invalid Param: DDR3_RAS_MAP ==> 12'h11A
MIG: 17:36:06 :  Invalid Param: DDR3_WE_MAP ==> 12'h11B
MIG: 17:36:06 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_20_21_22_23_03_02_01_00
MIG: 17:36:06 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h009_000_003_001_007_006_005_002
MIG: 17:36:06 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h014_018_010_011_017_016_012_013
MIG: 17:36:06 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h021_022_025_020_027_023_026_028
MIG: 17:36:06 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h033_039_031_035_032_038_034_037
MIG: 17:36:06 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h231_238_237_236_233_232_234_239
MIG: 17:36:06 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h226_227_225_229_221_222_224_228
MIG: 17:36:06 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h214_215_210_218_217_213_219_212
MIG: 17:36:06 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h207_203_204_206_202_201_205_209
MIG: 17:36:06 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:06 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:06 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:06 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:06 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:06 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:06 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:06 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:06 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:06 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:36:06 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_200_211_223_235_036_024_015_004
MIG: 17:36:06 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:36:06 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:36:06 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:36:06 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:36:06 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:36:06 :  Invalid Param: DDR3_BANK_TYPE ==> "HP_IO"
MIG: 17:36:06 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HP_LP"
MIG: 17:36:06 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:36:06 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:36:06 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:36:06 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:36:06 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:36:06 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:36:06 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:36:06 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:36:06 :  Invalid Param: DDR3_IDELAY_ADJ ==> "ON"
MIG: 17:36:06 :  Invalid Param: DDR3_FINE_PER_BIT ==> "ON"
MIG: 17:36:06 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "ON"
MIG: 17:36:06 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "ON"
MIG: 17:36:06 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "MIG_7SERIES_0_IODELAY_MIG0"
MIG: 17:36:06 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "MIG_7SERIES_0_IODELAY_MIG1"
MIG: 17:36:06 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "SINGLE_ENDED"
MIG: 17:36:06 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:36:06 :  Invalid Param: DDR3_SYS_RST_PORT ==> "TRUE"
MIG: 17:36:06 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 2
MIG: 17:36:06 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:36:06 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:36:06 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:36:06 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:36:06 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "TRUE"
MIG: 17:36:06 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:36:06 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:36:06 :  Invalid Param: DDR3_tCK ==> 1250
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:36:06 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "FALSE"
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: C_S_AXI_ID_WIDTH ==> 4
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: C_S_AXI_MEM_SIZE ==> 4294967296
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 32
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 64
MIG: 17:36:06 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:36:06 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:36:06 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:36:06 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:36:06 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:36:06 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:36:06 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:36:06 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:36:06 : 
MIG: 17:36:06 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:36:06 : 
MIG: 17:36:06 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:36:06 :  Invalid Param: DDR3_RST_ACT_LOW ==> 0
MIG: 17:36:06 : SINGLE
MIG: 17:36:06 : 
MIG: 17:36:06 : 
MIG: 17:36:06 : Same Interface
MIG: 17:36:07 : ################# RUNNING MIG BATCH ###################
MIG: 17:36:07 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 17:36:07 : synp_flow:  -- synthesis_mode: Other
MIG: 17:36:07 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 17:36:07 : vivado_mode: xpg_pa
MIG: 17:36:07 :  locked false  
MIG: 17:36:07 : HDL Language: Verilog
MIG: 17:36:07 : compInfo: false
MIG: 17:36:07 : Vivado Options xc7vx690t ffg1761 -2
MIG: 17:36:07 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 17:36:07 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 17:36:07 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:36:07 : I am in catch area
MIG: 17:36:07 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 17:36:25 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 17:36:25 : Component_Name: mig_7series_0
MIG: 17:36:25 : Moving mig_7series_0_xmdf.tcl ...
MIG: 17:36:25 : Moving mig_7series_0 ...
MIG: 17:36:25 : Moving mig_7series_0.veo ...
MIG: 17:41:17 : Running synthesis.xit
MIG: 17:41:17 : ################# RUNNING MIG BATCH ###################
MIG: 17:41:17 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 17:41:17 : synp_flow:  -- synthesis_mode: Other
MIG: 17:41:17 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 17:41:17 : vivado_mode: xpg_pa
MIG: 17:41:17 :  locked false  
MIG: 17:41:17 : HDL Language: Verilog
MIG: 17:41:17 : compInfo: false
MIG: 17:41:17 : Vivado Options xc7vx690t ffg1761 -2
MIG: 17:41:17 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 17:41:17 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 17:41:17 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:41:17 : I am in catch area
MIG: 17:41:17 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 17:41:36 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 17:41:36 : Component_Name: mig_7series_0
MIG: 17:41:36 : Moving mig_7series_0_xmdf.tcl ...
MIG: 17:41:36 : Moving mig_7series_0 ...
MIG: 17:41:36 : Moving mig_7series_0.veo ...
MIG: 17:41:36 : Running vlog_synth_rpr.xit
MIG: 17:41:36 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:41:36 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:41:36 : ERR:             <Pin PADName="G19(SRCC_P)" Bank="38" name="sys_clk_i" /> <==>             <Pin PADName="G19" Bank="38" name="sys_clk_i" /> 
MIG: 17:41:36 : ################# RUNNING MIG BATCH ###################
MIG: 17:41:36 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 17:41:36 : synp_flow:  -- synthesis_mode: Other
MIG: 17:41:36 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 17:41:36 : vivado_mode: xpg_pa
MIG: 17:41:36 :  locked false  
MIG: 17:41:36 : HDL Language: Verilog
MIG: 17:41:36 : compInfo: false
MIG: 17:41:36 : Vivado Options xc7vx690t ffg1761 -2
MIG: 17:41:36 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 17:41:36 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 17:41:36 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:41:36 : I am in catch area
MIG: 17:41:36 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 17:41:55 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 17:41:55 : Component_Name: mig_7series_0
MIG: 17:41:55 : Moving mig_7series_0_xmdf.tcl ...
MIG: 17:41:55 : Moving mig_7series_0 ...
MIG: 17:41:55 : Moving mig_7series_0.veo ...
MIG: 17:41:55 : Running simulation.xit
MIG: 17:41:55 : ################# RUNNING MIG BATCH ###################
MIG: 17:41:55 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 17:41:55 : synp_flow:  -- synthesis_mode: Other
MIG: 17:41:55 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 17:41:55 : vivado_mode: xpg_pa
MIG: 17:41:55 :  locked false  
MIG: 17:41:55 : HDL Language: Verilog
MIG: 17:41:55 : compInfo: false
MIG: 17:41:55 : Vivado Options xc7vx690t ffg1761 -2
MIG: 17:41:55 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 17:41:55 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 17:41:55 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:41:55 : I am in catch area
MIG: 17:41:55 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 17:42:14 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 17:42:14 : Component_Name: mig_7series_0
MIG: 17:42:14 : Moving mig_7series_0_xmdf.tcl ...
MIG: 17:42:14 : Moving mig_7series_0 ...
MIG: 17:42:14 : Moving mig_7series_0.veo ...
MIG: 17:42:14 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:42:14 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:42:14 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:42:14 : ERR:             <Pin PADName="G19(SRCC_P)" Bank="38" name="sys_clk_i" /> <==>             <Pin PADName="G19" Bank="38" name="sys_clk_i" /> 
MIG: 17:42:14 : ################# RUNNING MIG BATCH ###################
MIG: 17:42:14 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 17:42:14 : synp_flow:  -- synthesis_mode: Other
MIG: 17:42:14 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 17:42:14 : vivado_mode: xpg_pa
MIG: 17:42:14 :  locked false  
MIG: 17:42:14 : HDL Language: Verilog
MIG: 17:42:14 : compInfo: false
MIG: 17:42:14 : Vivado Options xc7vx690t ffg1761 -2
MIG: 17:42:14 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 17:42:14 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 17:42:14 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:42:14 : I am in catch area
MIG: 17:42:14 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 17:42:33 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 17:42:33 : Component_Name: mig_7series_0
MIG: 17:42:33 : Moving mig_7series_0_xmdf.tcl ...
MIG: 17:42:33 : Moving mig_7series_0 ...
MIG: 17:42:33 : Moving mig_7series_0.veo ...
MIG: 17:42:33 : Running implementation.xit
MIG: 17:42:33 : IGN:     <ModuleName>mig_7series_0</ModuleName> <==>     <ModuleName>mig_7series_0</ModuleName> 
MIG: 17:42:33 : IGN:         <InputClkFreq>200</InputClkFreq> <==>         <InputClkFreq>200</InputClkFreq> 
MIG: 17:42:33 : ERR:             <Pin PADName="G19(SRCC_P)" Bank="38" name="sys_clk_i" /> <==>             <Pin PADName="G19" Bank="38" name="sys_clk_i" /> 
MIG: 17:42:33 : ################# RUNNING MIG BATCH ###################
MIG: 17:42:33 : Writing IN file for 'mig_7series_0'...compDirPath: /opt/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0
MIG: 17:42:33 : synp_flow:  -- synthesis_mode: Other
MIG: 17:42:33 : outputDirectory: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/_tmp/
MIG: 17:42:33 : vivado_mode: xpg_pa
MIG: 17:42:33 :  locked false  
MIG: 17:42:33 : HDL Language: Verilog
MIG: 17:42:33 : compInfo: false
MIG: 17:42:33 : Vivado Options xc7vx690t ffg1761 -2
MIG: 17:42:33 : 1: xc7vx690t 2: ffg1761 3: -2
MIG: 17:42:33 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig
MIG: 17:42:33 : xilinx_path: /opt/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 17:42:33 : I am in catch area
MIG: 17:42:33 : Running /opt/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/lin64/mig -cg_exc_inp /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.in -cg_exc_out /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/xil_txt.out ... 
MIG: 17:42:52 : XML_INPUT_FILE: /home2/tokusasi/delay-prj/project_1/project_1.srcs/sources_1/ip/mig_7series_0/mig_a.prj
MIG: 17:42:52 : Component_Name: mig_7series_0
MIG: 17:42:52 : Moving mig_7series_0_xmdf.tcl ...
MIG: 17:42:52 : Moving mig_7series_0 ...
MIG: 17:42:52 : Moving mig_7series_0.veo ...
