Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,1581
design__instance__area,26281.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0009453354869037867
power__switching__total,0.00025358781567774713
power__leakage__total,4.827255111194972E-7
power__total,0.0011994061060249805
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.46007648992766786
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2727950720307168
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1114912083101528
timing__setup__ws__corner:nom_fast_1p32V_m40C,5.773517383150966
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.111491
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,9.332562
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.7573986097120758
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.30090045196070386
timing__hold__ws__corner:nom_slow_1p08V_125C,0.627931724390679
timing__setup__ws__corner:nom_slow_1p08V_125C,5.771439489679311
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.627932
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,8.768023
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.573659802564593
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2841809368261987
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29834435766324247
timing__setup__ws__corner:nom_typ_1p20V_25C,5.7776665087559405
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.298344
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,9.129919
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.46007648992766786
clock__skew__worst_setup,0.2727950720307168
timing__hold__ws,0.1114912083101528
timing__setup__ws,5.771439489679311
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.111491
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,8.768023
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1581
design__instance__area__stdcell,26281.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.908094
design__instance__utilization__stdcell,0.908094
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,5
design__instance__area__class:buffer,36.288
design__instance__count__class:inverter,52
design__instance__area__class:inverter,299.376
design__instance__count__class:sequential_cell,203
design__instance__area__class:sequential_cell,9576.4
design__instance__count__class:multi_input_combinational_cell,823
design__instance__area__class:multi_input_combinational_cell,9315.13
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,441
design__instance__area__class:timing_repair_buffer,6548.17
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,52451.7
design__violations,0
design__instance__count__class:clock_buffer,45
design__instance__area__class:clock_buffer,408.24
design__instance__count__class:clock_inverter,11
design__instance__area__class:clock_inverter,92.5344
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,319
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,1
design__instance__count__class:antenna_cell,1
design__instance__area__class:antenna_cell,5.4432
route__net,1789
route__net__special,2
route__drc_errors__iter:0,1279
route__wirelength__iter:0,57020
route__drc_errors__iter:1,687
route__wirelength__iter:1,56634
route__drc_errors__iter:2,677
route__wirelength__iter:2,56561
route__drc_errors__iter:3,45
route__wirelength__iter:3,56183
route__drc_errors__iter:4,17
route__wirelength__iter:4,56164
route__drc_errors__iter:5,16
route__wirelength__iter:5,56154
route__drc_errors__iter:6,0
route__wirelength__iter:6,56151
route__drc_errors,0
route__wirelength,56151
route__vias,11072
route__vias__singlecut,11072
route__vias__multicut,0
design__disconnected_pin__count,11
design__critical_disconnected_pin__count,0
route__wirelength__max,331.54
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,166
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,166
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,166
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,166
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000268548
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000248757
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000151275
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000248757
design_powergrid__voltage__worst,0.0000248757
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000268548
design_powergrid__drop__worst__net:VPWR,0.0000268548
design_powergrid__voltage__worst__net:VGND,0.0000248757
design_powergrid__drop__worst__net:VGND,0.0000248757
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000154000000000000016324615270679743161963415332138538360595703125
ir__drop__worst,0.00002689999999999999994739451059100332486195839010179042816162109375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
