# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do funct_gen_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS\ module/1.1\ test\ with\ VGA\ DAC\ and\ PLL {C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1 test with VGA DAC and PLL/ddfs.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ddfs
# ** Error: C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1 test with VGA DAC and PLL/ddfs.v(33): (vlog-2730) Undefined variable: 'clk_div'.
# 
# ** Error: C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS module/1.1 test with VGA DAC and PLL/ddfs.v(50): 'clk_div' already declared in this scope (ddfs).
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./funct_gen_run_msim_rtl_vhdl.do line 8
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/posta/Desktop/Programmi/Verilog/Function_generator/DDFS\ module/1.1\ test\ with\ VGA\ DAC\ and\ PLL {C:..."
