Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Aug 29 17:02:18 2024
| Host         : DESKTOP-KKVBLF0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file safe_box_top_timing_summary_routed.rpt -pb safe_box_top_timing_summary_routed.pb -rpx safe_box_top_timing_summary_routed.rpx -warn_on_violation
| Design       : safe_box_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.877        0.000                      0                  637        0.059        0.000                      0                  637        4.500        0.000                       0                   415  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.877        0.000                      0                  637        0.059        0.000                      0                  637        4.500        0.000                       0                   415  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.877ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.893ns  (logic 1.183ns (30.384%)  route 2.710ns (69.616%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.626    10.147    lcd/clk_IBUF_BUFG
    SLICE_X58Y52         FDCE                                         r  lcd/count_microsec_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.459    10.606 r  lcd/count_microsec_reg[14]/Q
                         net (fo=4, routed)           0.862    11.468    lcd/count_microsec_reg[14]
    SLICE_X59Y51         LUT4 (Prop_lut4_I2_O)        0.150    11.618 r  lcd/next_state[5]_i_18/O
                         net (fo=1, routed)           0.729    12.346    lcd/next_state[5]_i_18_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.326    12.672 r  lcd/next_state[5]_i_11/O
                         net (fo=2, routed)           0.314    12.987    lcd/next_state[5]_i_11_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.111 r  lcd/next_state[5]_i_7/O
                         net (fo=2, routed)           0.414    13.525    lcd/lcd/init_flag_reg
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    13.649 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.392    14.040    lcd/next_state
    SLICE_X60Y51         FDPE                                         r  lcd/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509    14.850    lcd/clk_IBUF_BUFG
    SLICE_X60Y51         FDPE                                         r  lcd/next_state_reg[0]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y51         FDPE (Setup_fdpe_C_CE)      -0.169    14.918    lcd/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -14.040    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.893ns  (logic 1.183ns (30.384%)  route 2.710ns (69.616%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.626    10.147    lcd/clk_IBUF_BUFG
    SLICE_X58Y52         FDCE                                         r  lcd/count_microsec_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.459    10.606 r  lcd/count_microsec_reg[14]/Q
                         net (fo=4, routed)           0.862    11.468    lcd/count_microsec_reg[14]
    SLICE_X59Y51         LUT4 (Prop_lut4_I2_O)        0.150    11.618 r  lcd/next_state[5]_i_18/O
                         net (fo=1, routed)           0.729    12.346    lcd/next_state[5]_i_18_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.326    12.672 r  lcd/next_state[5]_i_11/O
                         net (fo=2, routed)           0.314    12.987    lcd/next_state[5]_i_11_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.111 r  lcd/next_state[5]_i_7/O
                         net (fo=2, routed)           0.414    13.525    lcd/lcd/init_flag_reg
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    13.649 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.392    14.040    lcd/next_state
    SLICE_X60Y51         FDCE                                         r  lcd/next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509    14.850    lcd/clk_IBUF_BUFG
    SLICE_X60Y51         FDCE                                         r  lcd/next_state_reg[2]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y51         FDCE (Setup_fdce_C_CE)      -0.169    14.918    lcd/next_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.918    
                         arrival time                         -14.040    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.836ns  (logic 1.183ns (30.839%)  route 2.653ns (69.161%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.626    10.147    lcd/clk_IBUF_BUFG
    SLICE_X58Y52         FDCE                                         r  lcd/count_microsec_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.459    10.606 r  lcd/count_microsec_reg[14]/Q
                         net (fo=4, routed)           0.862    11.468    lcd/count_microsec_reg[14]
    SLICE_X59Y51         LUT4 (Prop_lut4_I2_O)        0.150    11.618 r  lcd/next_state[5]_i_18/O
                         net (fo=1, routed)           0.729    12.346    lcd/next_state[5]_i_18_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.326    12.672 r  lcd/next_state[5]_i_11/O
                         net (fo=2, routed)           0.314    12.987    lcd/next_state[5]_i_11_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.111 r  lcd/next_state[5]_i_7/O
                         net (fo=2, routed)           0.414    13.525    lcd/lcd/init_flag_reg
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    13.649 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.334    13.983    lcd/next_state
    SLICE_X59Y51         FDCE                                         r  lcd/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509    14.850    lcd/clk_IBUF_BUFG
    SLICE_X59Y51         FDCE                                         r  lcd/next_state_reg[1]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.882    lcd/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.836ns  (logic 1.183ns (30.839%)  route 2.653ns (69.161%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.626    10.147    lcd/clk_IBUF_BUFG
    SLICE_X58Y52         FDCE                                         r  lcd/count_microsec_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.459    10.606 r  lcd/count_microsec_reg[14]/Q
                         net (fo=4, routed)           0.862    11.468    lcd/count_microsec_reg[14]
    SLICE_X59Y51         LUT4 (Prop_lut4_I2_O)        0.150    11.618 r  lcd/next_state[5]_i_18/O
                         net (fo=1, routed)           0.729    12.346    lcd/next_state[5]_i_18_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.326    12.672 r  lcd/next_state[5]_i_11/O
                         net (fo=2, routed)           0.314    12.987    lcd/next_state[5]_i_11_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.111 r  lcd/next_state[5]_i_7/O
                         net (fo=2, routed)           0.414    13.525    lcd/lcd/init_flag_reg
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    13.649 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.334    13.983    lcd/next_state
    SLICE_X59Y51         FDCE                                         r  lcd/next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509    14.850    lcd/clk_IBUF_BUFG
    SLICE_X59Y51         FDCE                                         r  lcd/next_state_reg[3]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.882    lcd/next_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.836ns  (logic 1.183ns (30.839%)  route 2.653ns (69.161%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.626    10.147    lcd/clk_IBUF_BUFG
    SLICE_X58Y52         FDCE                                         r  lcd/count_microsec_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.459    10.606 r  lcd/count_microsec_reg[14]/Q
                         net (fo=4, routed)           0.862    11.468    lcd/count_microsec_reg[14]
    SLICE_X59Y51         LUT4 (Prop_lut4_I2_O)        0.150    11.618 r  lcd/next_state[5]_i_18/O
                         net (fo=1, routed)           0.729    12.346    lcd/next_state[5]_i_18_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.326    12.672 r  lcd/next_state[5]_i_11/O
                         net (fo=2, routed)           0.314    12.987    lcd/next_state[5]_i_11_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.111 r  lcd/next_state[5]_i_7/O
                         net (fo=2, routed)           0.414    13.525    lcd/lcd/init_flag_reg
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    13.649 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.334    13.983    lcd/next_state
    SLICE_X59Y51         FDCE                                         r  lcd/next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509    14.850    lcd/clk_IBUF_BUFG
    SLICE_X59Y51         FDCE                                         r  lcd/next_state_reg[4]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.882    lcd/next_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 lcd/count_microsec_reg[14]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/next_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.836ns  (logic 1.183ns (30.839%)  route 2.653ns (69.161%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns = ( 10.147 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.626    10.147    lcd/clk_IBUF_BUFG
    SLICE_X58Y52         FDCE                                         r  lcd/count_microsec_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.459    10.606 r  lcd/count_microsec_reg[14]/Q
                         net (fo=4, routed)           0.862    11.468    lcd/count_microsec_reg[14]
    SLICE_X59Y51         LUT4 (Prop_lut4_I2_O)        0.150    11.618 r  lcd/next_state[5]_i_18/O
                         net (fo=1, routed)           0.729    12.346    lcd/next_state[5]_i_18_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I0_O)        0.326    12.672 r  lcd/next_state[5]_i_11/O
                         net (fo=2, routed)           0.314    12.987    lcd/next_state[5]_i_11_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I2_O)        0.124    13.111 r  lcd/next_state[5]_i_7/O
                         net (fo=2, routed)           0.414    13.525    lcd/lcd/init_flag_reg
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.124    13.649 r  lcd/lcd/next_state[5]_i_1/O
                         net (fo=6, routed)           0.334    13.983    lcd/next_state
    SLICE_X59Y51         FDCE                                         r  lcd/next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509    14.850    lcd/clk_IBUF_BUFG
    SLICE_X59Y51         FDCE                                         r  lcd/next_state_reg[5]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y51         FDCE (Setup_fdce_C_CE)      -0.205    14.882    lcd/next_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -13.983    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.902ns  (required time - arrival time)
  Source:                 lcd/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/send_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.832ns  (logic 1.027ns (26.802%)  route 2.805ns (73.198%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.627    10.148    lcd/clk_IBUF_BUFG
    SLICE_X62Y52         FDCE                                         r  lcd/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDCE (Prop_fdce_C_Q)         0.459    10.607 r  lcd/state_reg[1]/Q
                         net (fo=27, routed)          0.898    11.505    lcd/state_reg_n_0_[1]
    SLICE_X63Y51         LUT6 (Prop_lut6_I1_O)        0.124    11.629 r  lcd/next_state[5]_i_4/O
                         net (fo=9, routed)           0.651    12.280    lcd/lcd/data_count_reg[0]_0
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.118    12.398 r  lcd/lcd/send_buffer[7]_i_5/O
                         net (fo=1, routed)           0.652    13.050    lcd/lcd/send_buffer[7]_i_5_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I2_O)        0.326    13.376 r  lcd/lcd/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.604    13.980    lcd/lcd_n_4
    SLICE_X63Y53         FDRE                                         r  lcd/send_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509    14.850    lcd/clk_IBUF_BUFG
    SLICE_X63Y53         FDRE                                         r  lcd/send_buffer_reg[6]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.882    lcd/send_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -13.980    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.991ns  (required time - arrival time)
  Source:                 lcd/state_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/send_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        3.742ns  (logic 1.027ns (27.444%)  route 2.715ns (72.556%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns = ( 10.148 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.627    10.148    lcd/clk_IBUF_BUFG
    SLICE_X62Y52         FDCE                                         r  lcd/state_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDCE (Prop_fdce_C_Q)         0.459    10.607 r  lcd/state_reg[1]/Q
                         net (fo=27, routed)          0.898    11.505    lcd/state_reg_n_0_[1]
    SLICE_X63Y51         LUT6 (Prop_lut6_I1_O)        0.124    11.629 r  lcd/next_state[5]_i_4/O
                         net (fo=9, routed)           0.651    12.280    lcd/lcd/data_count_reg[0]_0
    SLICE_X62Y53         LUT4 (Prop_lut4_I1_O)        0.118    12.398 r  lcd/lcd/send_buffer[7]_i_5/O
                         net (fo=1, routed)           0.652    13.050    lcd/lcd/send_buffer[7]_i_5_n_0
    SLICE_X63Y53         LUT6 (Prop_lut6_I2_O)        0.326    13.376 r  lcd/lcd/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.515    13.890    lcd/lcd_n_4
    SLICE_X65Y53         FDRE                                         r  lcd/send_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509    14.850    lcd/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  lcd/send_buffer_reg[0]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X65Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.882    lcd/send_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.882    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                  0.991    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 hc_sr04_instance/counter_usec_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_instance/next_state_reg[0]/CE
                            (falling edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 1.126ns (30.108%)  route 2.614ns (69.892%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 9.795 - 5.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.572     5.093    hc_sr04_instance/clk_IBUF_BUFG
    SLICE_X54Y48         FDCE                                         r  hc_sr04_instance/counter_usec_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDCE (Prop_fdce_C_Q)         0.518     5.611 r  hc_sr04_instance/counter_usec_reg[17]/Q
                         net (fo=4, routed)           0.831     6.442    hc_sr04_instance/counter_usec_reg[17]
    SLICE_X55Y47         LUT5 (Prop_lut5_I1_O)        0.152     6.594 r  hc_sr04_instance/next_state[3]_i_7/O
                         net (fo=2, routed)           0.659     7.253    hc_sr04_instance/next_state[3]_i_7_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I2_O)        0.332     7.585 r  hc_sr04_instance/next_state[3]_i_3/O
                         net (fo=3, routed)           0.745     8.330    hc_sr04_instance/edge_detector_0/next_state_reg[0]_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.454 r  hc_sr04_instance/edge_detector_0/next_state[3]_i_1/O
                         net (fo=4, routed)           0.379     8.833    hc_sr04_instance/next_state__0
    SLICE_X56Y48         FDPE                                         r  hc_sr04_instance/next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.454     9.795    hc_sr04_instance/clk_IBUF_BUFG
    SLICE_X56Y48         FDPE                                         r  hc_sr04_instance/next_state_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X56Y48         FDPE (Setup_fdpe_C_CE)      -0.164     9.856    hc_sr04_instance/next_state_reg[0]
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 hc_sr04_instance/counter_usec_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_instance/next_state_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.740ns  (logic 1.126ns (30.108%)  route 2.614ns (69.892%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 9.795 - 5.000 ) 
    Source Clock Delay      (SCD):    5.093ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.572     5.093    hc_sr04_instance/clk_IBUF_BUFG
    SLICE_X54Y48         FDCE                                         r  hc_sr04_instance/counter_usec_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y48         FDCE (Prop_fdce_C_Q)         0.518     5.611 r  hc_sr04_instance/counter_usec_reg[17]/Q
                         net (fo=4, routed)           0.831     6.442    hc_sr04_instance/counter_usec_reg[17]
    SLICE_X55Y47         LUT5 (Prop_lut5_I1_O)        0.152     6.594 r  hc_sr04_instance/next_state[3]_i_7/O
                         net (fo=2, routed)           0.659     7.253    hc_sr04_instance/next_state[3]_i_7_n_0
    SLICE_X55Y46         LUT6 (Prop_lut6_I2_O)        0.332     7.585 r  hc_sr04_instance/next_state[3]_i_3/O
                         net (fo=3, routed)           0.745     8.330    hc_sr04_instance/edge_detector_0/next_state_reg[0]_0
    SLICE_X56Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.454 r  hc_sr04_instance/edge_detector_0/next_state[3]_i_1/O
                         net (fo=4, routed)           0.379     8.833    hc_sr04_instance/next_state__0
    SLICE_X56Y48         FDCE                                         r  hc_sr04_instance/next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.341 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.454     9.795    hc_sr04_instance/clk_IBUF_BUFG
    SLICE_X56Y48         FDCE                                         r  hc_sr04_instance/next_state_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.260    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X56Y48         FDCE (Setup_fdce_C_CE)      -0.164     9.856    hc_sr04_instance/next_state_reg[1]
  -------------------------------------------------------------------
                         required time                          9.856    
                         arrival time                          -8.833    
  -------------------------------------------------------------------
                         slack                                  1.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 clk_us/ed1/ff_cur_reg/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_us/ed1/ff_old_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.396ns  (logic 0.167ns (42.165%)  route 0.229ns (57.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns = ( 6.965 - 5.000 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 6.448 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.565     6.448    clk_us/ed1/clk_IBUF_BUFG
    SLICE_X52Y50         FDCE                                         r  clk_us/ed1/ff_cur_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDCE (Prop_fdce_C_Q)         0.167     6.615 r  clk_us/ed1/ff_cur_reg/Q
                         net (fo=2, routed)           0.229     6.844    clk_us/ed1/clk_ms/ed1/p_0_in[1]
    SLICE_X56Y47         FDCE                                         r  clk_us/ed1/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.838     6.965    clk_us/ed1/clk_IBUF_BUFG
    SLICE_X56Y47         FDCE                                         r  clk_us/ed1/ff_old_reg/C  (IS_INVERTED)
                         clock pessimism             -0.244     6.721    
    SLICE_X56Y47         FDCE (Hold_fdce_C_D)         0.064     6.785    clk_us/ed1/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -6.785    
                         arrival time                           6.844    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 hc_sr04_instance/sro/cm_reg[10]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_instance/distance_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.213ns  (logic 0.146ns (68.478%)  route 0.067ns (31.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns = ( 6.964 - 5.000 ) 
    Source Clock Delay      (SCD):    1.451ns = ( 6.451 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.568     6.451    hc_sr04_instance/sro/clk_IBUF_BUFG
    SLICE_X57Y44         FDCE                                         r  hc_sr04_instance/sro/cm_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y44         FDCE (Prop_fdce_C_Q)         0.146     6.597 r  hc_sr04_instance/sro/cm_reg[10]/Q
                         net (fo=2, routed)           0.067     6.664    hc_sr04_instance/cm_reg[10]
    SLICE_X56Y44         FDRE                                         r  hc_sr04_instance/distance_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.837     6.964    hc_sr04_instance/clk_IBUF_BUFG
    SLICE_X56Y44         FDRE                                         r  hc_sr04_instance/distance_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.464    
    SLICE_X56Y44         FDRE (Hold_fdre_C_D)         0.079     6.543    hc_sr04_instance/distance_reg[10]
  -------------------------------------------------------------------
                         required time                         -6.543    
                         arrival time                           6.664    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 hc_sr04_instance/usec_clk/cnt_sysclk_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_instance/usec_clk/ed1/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.287ns  (logic 0.191ns (66.478%)  route 0.096ns (33.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 6.963 - 5.000 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 6.448 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.565     6.448    hc_sr04_instance/usec_clk/clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  hc_sr04_instance/usec_clk/cnt_sysclk_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.146     6.594 r  hc_sr04_instance/usec_clk/cnt_sysclk_reg[3]/Q
                         net (fo=7, routed)           0.096     6.691    hc_sr04_instance/usec_clk/ed1/Q[2]
    SLICE_X54Y50         LUT6 (Prop_lut6_I1_O)        0.045     6.736 r  hc_sr04_instance/usec_clk/ed1/ff_cur_i_1/O
                         net (fo=1, routed)           0.000     6.736    hc_sr04_instance/usec_clk/ed1/p_0_out
    SLICE_X54Y50         FDCE                                         r  hc_sr04_instance/usec_clk/ed1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.835     6.963    hc_sr04_instance/usec_clk/ed1/clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  hc_sr04_instance/usec_clk/ed1/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.461    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.125     6.586    hc_sr04_instance/usec_clk/ed1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.736    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 lcd/lcd/usec_clk/cnt_sysclk_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/usec_clk/ed1/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.288ns  (logic 0.191ns (66.287%)  route 0.097ns (33.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.592     6.475    lcd/lcd/usec_clk/clk_IBUF_BUFG
    SLICE_X61Y56         FDCE                                         r  lcd/lcd/usec_clk/cnt_sysclk_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDCE (Prop_fdce_C_Q)         0.146     6.621 r  lcd/lcd/usec_clk/cnt_sysclk_reg[1]/Q
                         net (fo=6, routed)           0.097     6.718    lcd/lcd/usec_clk/ed1/Q[0]
    SLICE_X60Y56         LUT6 (Prop_lut6_I2_O)        0.045     6.763 r  lcd/lcd/usec_clk/ed1/ff_cur_i_1__2/O
                         net (fo=1, routed)           0.000     6.763    lcd/lcd/usec_clk/ed1/ff_cur_i_1__2_n_0
    SLICE_X60Y56         FDCE                                         r  lcd/lcd/usec_clk/ed1/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     6.989    lcd/lcd/usec_clk/ed1/clk_IBUF_BUFG
    SLICE_X60Y56         FDCE                                         r  lcd/lcd/usec_clk/ed1/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.488    
    SLICE_X60Y56         FDCE (Hold_fdce_C_D)         0.125     6.613    lcd/lcd/usec_clk/ed1/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.613    
                         arrival time                           6.763    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 hc_sr04_instance/usec_clk/cnt_sysclk_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_instance/usec_clk/cnt_sysclk_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.289ns  (logic 0.191ns (66.018%)  route 0.098ns (33.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns = ( 6.963 - 5.000 ) 
    Source Clock Delay      (SCD):    1.448ns = ( 6.448 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.565     6.448    hc_sr04_instance/usec_clk/clk_IBUF_BUFG
    SLICE_X55Y50         FDCE                                         r  hc_sr04_instance/usec_clk/cnt_sysclk_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y50         FDCE (Prop_fdce_C_Q)         0.146     6.594 r  hc_sr04_instance/usec_clk/cnt_sysclk_reg[3]/Q
                         net (fo=7, routed)           0.098     6.693    hc_sr04_instance/usec_clk/cnt_sysclk_reg[3]
    SLICE_X54Y50         LUT6 (Prop_lut6_I3_O)        0.045     6.738 r  hc_sr04_instance/usec_clk/cnt_sysclk[4]_i_1/O
                         net (fo=1, routed)           0.000     6.738    hc_sr04_instance/usec_clk/p_0_in__0[4]
    SLICE_X54Y50         FDCE                                         r  hc_sr04_instance/usec_clk/cnt_sysclk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.835     6.963    hc_sr04_instance/usec_clk/clk_IBUF_BUFG
    SLICE_X54Y50         FDCE                                         r  hc_sr04_instance/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.461    
    SLICE_X54Y50         FDCE (Hold_fdce_C_D)         0.125     6.586    hc_sr04_instance/usec_clk/cnt_sysclk_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.738    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 lcd/count_microsec_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/count_microsec_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.534ns  (logic 0.360ns (67.438%)  route 0.174ns (32.562%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.595     6.478    lcd/clk_IBUF_BUFG
    SLICE_X58Y49         FDCE                                         r  lcd/count_microsec_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDCE (Prop_fdce_C_Q)         0.146     6.624 r  lcd/count_microsec_reg[3]/Q
                         net (fo=2, routed)           0.173     6.797    lcd/microsec_clk/ed1/count_microsec_reg[3]
    SLICE_X58Y49         LUT4 (Prop_lut4_I0_O)        0.045     6.842 r  lcd/microsec_clk/ed1/count_microsec[0]_i_4/O
                         net (fo=1, routed)           0.000     6.842    lcd/microsec_clk/ed1/count_microsec[0]_i_4_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     6.957 r  lcd/microsec_clk/ed1/count_microsec_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.958    lcd/microsec_clk/ed1/count_microsec_reg[0]_i_2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     7.012 r  lcd/microsec_clk/ed1/count_microsec_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.012    lcd/microsec_clk_n_7
    SLICE_X58Y50         FDCE                                         r  lcd/count_microsec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     6.990    lcd/clk_IBUF_BUFG
    SLICE_X58Y50         FDCE                                         r  lcd/count_microsec_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.244     6.746    
    SLICE_X58Y50         FDCE (Hold_fdce_C_D)         0.112     6.858    lcd/count_microsec_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.858    
                         arrival time                           7.012    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.268ns  (logic 0.191ns (71.272%)  route 0.077ns (28.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.474ns = ( 6.474 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.591     6.474    lcd/lcd/nolabel_line526/usec_clk/clk_IBUF_BUFG
    SLICE_X62Y61         FDCE                                         r  lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.146     6.620 f  lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[6]/Q
                         net (fo=7, routed)           0.077     6.697    lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[6]
    SLICE_X63Y61         LUT6 (Prop_lut6_I1_O)        0.045     6.742 r  lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk[0]_i_1__1/O
                         net (fo=1, routed)           0.000     6.742    lcd/lcd/nolabel_line526/usec_clk/p_0_in__1[0]
    SLICE_X63Y61         FDCE                                         r  lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.861     6.989    lcd/lcd/nolabel_line526/usec_clk/clk_IBUF_BUFG
    SLICE_X63Y61         FDCE                                         r  lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.487    
    SLICE_X63Y61         FDCE (Hold_fdce_C_D)         0.098     6.585    lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.585    
                         arrival time                           6.742    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 lcd/microsec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/microsec_clk/cnt_sysclk_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.302ns  (logic 0.191ns (63.347%)  route 0.111ns (36.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 6.962 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 6.449 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.566     6.449    lcd/microsec_clk/clk_IBUF_BUFG
    SLICE_X57Y53         FDCE                                         r  lcd/microsec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDCE (Prop_fdce_C_Q)         0.146     6.595 r  lcd/microsec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=6, routed)           0.111     6.706    lcd/microsec_clk/cnt_sysclk_reg[4]
    SLICE_X56Y53         LUT6 (Prop_lut6_I3_O)        0.045     6.751 r  lcd/microsec_clk/cnt_sysclk[5]_i_1__0/O
                         net (fo=1, routed)           0.000     6.751    lcd/microsec_clk/p_0_in__0[5]
    SLICE_X56Y53         FDCE                                         r  lcd/microsec_clk/cnt_sysclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.834     6.962    lcd/microsec_clk/clk_IBUF_BUFG
    SLICE_X56Y53         FDCE                                         r  lcd/microsec_clk/cnt_sysclk_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.462    
    SLICE_X56Y53         FDCE (Hold_fdce_C_D)         0.125     6.587    lcd/microsec_clk/cnt_sysclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.751    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 lcd/microsec_clk/cnt_sysclk_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/microsec_clk/cnt_sysclk_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.301ns  (logic 0.191ns (63.370%)  route 0.110ns (36.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns = ( 6.962 - 5.000 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 6.449 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.566     6.449    lcd/microsec_clk/clk_IBUF_BUFG
    SLICE_X57Y53         FDCE                                         r  lcd/microsec_clk/cnt_sysclk_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDCE (Prop_fdce_C_Q)         0.146     6.595 r  lcd/microsec_clk/cnt_sysclk_reg[1]/Q
                         net (fo=6, routed)           0.110     6.706    lcd/microsec_clk/cnt_sysclk_reg[1]
    SLICE_X56Y53         LUT6 (Prop_lut6_I0_O)        0.045     6.751 r  lcd/microsec_clk/cnt_sysclk[3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.751    lcd/microsec_clk/p_0_in__0[3]
    SLICE_X56Y53         FDCE                                         r  lcd/microsec_clk/cnt_sysclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.834     6.962    lcd/microsec_clk/clk_IBUF_BUFG
    SLICE_X56Y53         FDCE                                         r  lcd/microsec_clk/cnt_sysclk_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.462    
    SLICE_X56Y53         FDCE (Hold_fdce_C_D)         0.124     6.586    lcd/microsec_clk/cnt_sysclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.586    
                         arrival time                           6.751    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 lcd/count_microsec_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd/count_microsec_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.545ns  (logic 0.371ns (68.096%)  route 0.174ns (31.904%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.478ns = ( 6.478 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.595     6.478    lcd/clk_IBUF_BUFG
    SLICE_X58Y49         FDCE                                         r  lcd/count_microsec_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDCE (Prop_fdce_C_Q)         0.146     6.624 r  lcd/count_microsec_reg[3]/Q
                         net (fo=2, routed)           0.173     6.797    lcd/microsec_clk/ed1/count_microsec_reg[3]
    SLICE_X58Y49         LUT4 (Prop_lut4_I0_O)        0.045     6.842 r  lcd/microsec_clk/ed1/count_microsec[0]_i_4/O
                         net (fo=1, routed)           0.000     6.842    lcd/microsec_clk/ed1/count_microsec[0]_i_4_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     6.957 r  lcd/microsec_clk/ed1/count_microsec_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.958    lcd/microsec_clk/ed1/count_microsec_reg[0]_i_2_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     7.023 r  lcd/microsec_clk/ed1/count_microsec_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.023    lcd/microsec_clk_n_5
    SLICE_X58Y50         FDCE                                         r  lcd/count_microsec_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     6.990    lcd/clk_IBUF_BUFG
    SLICE_X58Y50         FDCE                                         r  lcd/count_microsec_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.244     6.746    
    SLICE_X58Y50         FDCE (Hold_fdce_C_D)         0.112     6.858    lcd/count_microsec_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.858    
                         arrival time                           7.023    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y41   ERROR_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y41   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y41   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y42   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y39   count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y39   count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y50   ed/ff_cur_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y48   ed/ff_old_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X65Y33   fnd/rc/com_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y41   ERROR_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41   FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y41   FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y48   ed/ff_old_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   fnd/rc/com_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   fnd/rc/com_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   fnd/rc/com_reg[3]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y33   fnd/rc/com_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y33   fnd/rc/ed/ff_cur_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y59   lcd/lcd/usec_clk/ed1/ff_old_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y61   lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y61   lcd/lcd/nolabel_line526/usec_clk/cnt_sysclk_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y61   lcd/lcd/nolabel_line526/usec_clk/ed1/ff_cur_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y59   lcd/lcd/nolabel_line526/COMM_GO_P/ff_cur_reg/C



