<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=ISO-8859-1" http-equiv="Content-Type"/><title>
              External register index by offset
            </title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><hr/><h1 class="sysregindex">External register index by offset</h1><p>Below are indexes for external registers in the following blocks:</p><ul><li><a href="#AMU">AMU</a></li><li><a href="#CTI">CTI</a></li><li><a href="#Debug">Debug</a></li><li><a href="#GIC CPU interface">GIC CPU interface</a></li><li><a href="#GIC Distributor">GIC Distributor</a></li><li><a href="#GIC ITS control">GIC ITS control</a></li><li><a href="#GIC ITS translation">GIC ITS translation</a></li><li><a href="#GIC Redistributor">GIC Redistributor</a></li><li><a href="#GIC Virtual CPU interface">GIC Virtual CPU interface</a></li><li><a href="#GIC Virtual interface control">GIC Virtual interface control</a></li><li><a href="#MPAM">MPAM</a></li><li><a href="#PMU">PMU</a></li><li><a href="#RAS">RAS</a></li><li><a href="#Timer">Timer</a></li></ul><h2 class="sysregindex"><a id="AMU" name="AMU">
		        In the AMU block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td class="bitfields">0x000 + 8n</td><td><span class="goodlink"><a href="ext-amevcntr0n.html">AMEVCNTR0&lt;n>[31:0]</a></span></td><td>Activity Monitors Event Counter Registers 0</td></tr><tr><td class="bitfields">0x004 + 8n</td><td><span class="goodlink"><a href="ext-amevcntr0n.html">AMEVCNTR0&lt;n>[63:32]</a></span></td><td>Activity Monitors Event Counter Registers 0</td></tr><tr><td class="bitfields">0x100 + 8n</td><td><span class="goodlink"><a href="ext-amevcntr1n.html">AMEVCNTR1&lt;n>[31:0]</a></span></td><td>Activity Monitors Event Counter Registers 1</td></tr><tr><td class="bitfields">0x104 + 8n</td><td><span class="goodlink"><a href="ext-amevcntr1n.html">AMEVCNTR1&lt;n>[63:32]</a></span></td><td>Activity Monitors Event Counter Registers 1</td></tr><tr><td class="bitfields">0x400 + 4n</td><td><span class="brokenlink" title="file ext-amevtyper0n.html unchanged">AMEVTYPER0&lt;n></span></td><td>Activity Monitors Event Type Registers 0</td></tr><tr><td class="bitfields">0x480 + 4n</td><td><span class="brokenlink" title="file ext-amevtyper1n.html unchanged">AMEVTYPER1&lt;n></span></td><td>Activity Monitors Event Type Registers 1</td></tr><tr><td class="bitfields">0xC00</td><td><span class="goodlink"><a href="ext-amcntenset0.html">AMCNTENSET0</a></span></td><td>Activity Monitors Count Enable Set Register 0</td></tr><tr><td class="bitfields">0xC04</td><td><span class="goodlink"><a href="ext-amcntenset1.html">AMCNTENSET1</a></span></td><td>Activity Monitors Count Enable Set Register 1</td></tr><tr><td class="bitfields">0xC20</td><td><span class="goodlink"><a href="ext-amcntenclr0.html">AMCNTENCLR0</a></span></td><td>Activity Monitors Count Enable Clear Register 0</td></tr><tr><td class="bitfields">0xC24</td><td><span class="goodlink"><a href="ext-amcntenclr1.html">AMCNTENCLR1</a></span></td><td>Activity Monitors Count Enable Clear Register 1</td></tr><tr><td class="bitfields">0xCE0</td><td><span class="brokenlink" title="file ext-amcgcr.html unchanged">AMCGCR</span></td><td>Activity Monitors Counter Group Configuration Register</td></tr><tr><td class="bitfields">0xE00</td><td><span class="brokenlink" title="file ext-amcfgr.html unchanged">AMCFGR</span></td><td>Activity Monitors Configuration Register</td></tr><tr><td class="bitfields">0xE04</td><td><span class="brokenlink" title="file ext-amcr.html unchanged">AMCR</span></td><td>Activity Monitors Control Register</td></tr><tr><td class="bitfields">0xE08</td><td><span class="brokenlink" title="file ext-amiidr.html unchanged">AMIIDR</span></td><td>Activity Monitors Implementation Identification Register</td></tr><tr><td class="bitfields">0xFA8</td><td><span class="goodlink"><a href="ext-amdevaff0.html">AMDEVAFF0</a></span></td><td>Activity Monitors Device Affinity Register 0</td></tr><tr><td class="bitfields">0xFAC</td><td><span class="goodlink"><a href="ext-amdevaff1.html">AMDEVAFF1</a></span></td><td>Activity Monitors Device Affinity Register 1</td></tr><tr><td class="bitfields">0xFBC</td><td><span class="brokenlink" title="file ext-amdevarch.html unchanged">AMDEVARCH</span></td><td>Activity Monitors Device Architecture Register</td></tr><tr><td class="bitfields">0xFCC</td><td><span class="brokenlink" title="file ext-amdevtype.html unchanged">AMDEVTYPE</span></td><td>Activity Monitors Device Type Register</td></tr><tr><td class="bitfields">0xFD0</td><td><span class="brokenlink" title="file ext-ampidr4.html unchanged">AMPIDR4</span></td><td>Activity Monitors Peripheral Identification Register 4</td></tr><tr><td class="bitfields">0xFE0</td><td><span class="brokenlink" title="file ext-ampidr0.html unchanged">AMPIDR0</span></td><td>Activity Monitors Peripheral Identification Register 0</td></tr><tr><td class="bitfields">0xFE4</td><td><span class="brokenlink" title="file ext-ampidr1.html unchanged">AMPIDR1</span></td><td>Activity Monitors Peripheral Identification Register 1</td></tr><tr><td class="bitfields">0xFE8</td><td><span class="brokenlink" title="file ext-ampidr2.html unchanged">AMPIDR2</span></td><td>Activity Monitors Peripheral Identification Register 2</td></tr><tr><td class="bitfields">0xFEC</td><td><span class="brokenlink" title="file ext-ampidr3.html unchanged">AMPIDR3</span></td><td>Activity Monitors Peripheral Identification Register 3</td></tr><tr><td class="bitfields">0xFF0</td><td><span class="brokenlink" title="file ext-amcidr0.html unchanged">AMCIDR0</span></td><td>Activity Monitors Component Identification Register 0</td></tr><tr><td class="bitfields">0xFF4</td><td><span class="brokenlink" title="file ext-amcidr1.html unchanged">AMCIDR1</span></td><td>Activity Monitors Component Identification Register 1</td></tr><tr><td class="bitfields">0xFF8</td><td><span class="brokenlink" title="file ext-amcidr2.html unchanged">AMCIDR2</span></td><td>Activity Monitors Component Identification Register 2</td></tr><tr><td class="bitfields">0xFFC</td><td><span class="brokenlink" title="file ext-amcidr3.html unchanged">AMCIDR3</span></td><td>Activity Monitors Component Identification Register 3</td></tr></tbody></table><h2 class="sysregindex"><a id="CTI" name="CTI">
		        In the CTI block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td class="bitfields">0x000</td><td><span class="goodlink"><a href="ext-cticontrol.html">CTICONTROL</a></span></td><td>CTI Control register</td></tr><tr><td class="bitfields">0x010</td><td><span class="brokenlink" title="file ext-ctiintack.html unchanged">CTIINTACK</span></td><td>CTI Output Trigger Acknowledge register</td></tr><tr><td class="bitfields">0x014</td><td><span class="goodlink"><a href="ext-ctiappset.html">CTIAPPSET</a></span></td><td>CTI Application Trigger Set register</td></tr><tr><td class="bitfields">0x018</td><td><span class="brokenlink" title="file ext-ctiappclear.html unchanged">CTIAPPCLEAR</span></td><td>CTI Application Trigger Clear register</td></tr><tr><td class="bitfields">0x01C</td><td><span class="brokenlink" title="file ext-ctiapppulse.html unchanged">CTIAPPPULSE</span></td><td>CTI Application Pulse register</td></tr><tr><td class="bitfields">0x020 + 4n</td><td><span class="goodlink"><a href="ext-ctiinenn.html">CTIINEN&lt;n></a></span></td><td>CTI Input Trigger to Output Channel Enable registers</td></tr><tr><td class="bitfields">0x0A0 + 4n</td><td><span class="goodlink"><a href="ext-ctioutenn.html">CTIOUTEN&lt;n></a></span></td><td>CTI Input Channel to Output Trigger Enable registers</td></tr><tr><td class="bitfields">0x130</td><td><span class="brokenlink" title="file ext-ctitriginstatus.html unchanged">CTITRIGINSTATUS</span></td><td>CTI Trigger In Status register</td></tr><tr><td class="bitfields">0x134</td><td><span class="brokenlink" title="file ext-ctitrigoutstatus.html unchanged">CTITRIGOUTSTATUS</span></td><td>CTI Trigger Out Status register</td></tr><tr><td class="bitfields">0x138</td><td><span class="brokenlink" title="file ext-ctichinstatus.html unchanged">CTICHINSTATUS</span></td><td>CTI Channel In Status register</td></tr><tr><td class="bitfields">0x13C</td><td><span class="brokenlink" title="file ext-ctichoutstatus.html unchanged">CTICHOUTSTATUS</span></td><td>CTI Channel Out Status register</td></tr><tr><td class="bitfields">0x140</td><td><span class="goodlink"><a href="ext-ctigate.html">CTIGATE</a></span></td><td>CTI Channel Gate Enable register</td></tr><tr><td class="bitfields">0x144</td><td><span class="brokenlink" title="file ext-asicctl.html unchanged">ASICCTL</span></td><td>CTI External Multiplexer Control register</td></tr><tr><td class="bitfields">0x150</td><td><span class="goodlink"><a href="ext-ctidevctl.html">CTIDEVCTL</a></span></td><td>CTI Device Control register</td></tr><tr><td class="bitfields">0xF00</td><td><span class="goodlink"><a href="ext-ctiitctrl.html">CTIITCTRL</a></span></td><td>CTI Integration mode Control register</td></tr><tr><td class="bitfields">0xFA0</td><td><span class="goodlink"><a href="ext-cticlaimset.html">CTICLAIMSET</a></span></td><td>CTI CLAIM Tag Set register</td></tr><tr><td class="bitfields">0xFA4</td><td><span class="goodlink"><a href="ext-cticlaimclr.html">CTICLAIMCLR</a></span></td><td>CTI CLAIM Tag Clear register</td></tr><tr><td class="bitfields">0xFA8</td><td><span class="goodlink"><a href="ext-ctidevaff0.html">CTIDEVAFF0</a></span></td><td>CTI Device Affinity register 0</td></tr><tr><td class="bitfields">0xFAC</td><td><span class="goodlink"><a href="ext-ctidevaff1.html">CTIDEVAFF1</a></span></td><td>CTI Device Affinity register 1</td></tr><tr><td class="bitfields">0xFB0</td><td><span class="brokenlink" title="file ext-ctilar.html unchanged">CTILAR</span></td><td>CTI Lock Access Register</td></tr><tr><td class="bitfields">0xFB4</td><td><span class="goodlink"><a href="ext-ctilsr.html">CTILSR</a></span></td><td>CTI Lock Status Register</td></tr><tr><td class="bitfields">0xFB8</td><td><span class="goodlink"><a href="ext-ctiauthstatus.html">CTIAUTHSTATUS</a></span></td><td>CTI Authentication Status register</td></tr><tr><td class="bitfields">0xFBC</td><td><span class="brokenlink" title="file ext-ctidevarch.html unchanged">CTIDEVARCH</span></td><td>CTI Device Architecture register</td></tr><tr><td class="bitfields">0xFC0</td><td><span class="brokenlink" title="file ext-ctidevid2.html unchanged">CTIDEVID2</span></td><td>CTI Device ID register 2</td></tr><tr><td class="bitfields">0xFC4</td><td><span class="brokenlink" title="file ext-ctidevid1.html unchanged">CTIDEVID1</span></td><td>CTI Device ID register 1</td></tr><tr><td class="bitfields">0xFC8</td><td><span class="brokenlink" title="file ext-ctidevid.html unchanged">CTIDEVID</span></td><td>CTI Device ID register 0</td></tr><tr><td class="bitfields">0xFCC</td><td><span class="brokenlink" title="file ext-ctidevtype.html unchanged">CTIDEVTYPE</span></td><td>CTI Device Type register</td></tr><tr><td class="bitfields">0xFD0</td><td><span class="brokenlink" title="file ext-ctipidr4.html unchanged">CTIPIDR4</span></td><td>CTI Peripheral Identification Register 4</td></tr><tr><td class="bitfields">0xFE0</td><td><span class="brokenlink" title="file ext-ctipidr0.html unchanged">CTIPIDR0</span></td><td>CTI Peripheral Identification Register 0</td></tr><tr><td class="bitfields">0xFE4</td><td><span class="brokenlink" title="file ext-ctipidr1.html unchanged">CTIPIDR1</span></td><td>CTI Peripheral Identification Register 1</td></tr><tr><td class="bitfields">0xFE8</td><td><span class="brokenlink" title="file ext-ctipidr2.html unchanged">CTIPIDR2</span></td><td>CTI Peripheral Identification Register 2</td></tr><tr><td class="bitfields">0xFEC</td><td><span class="brokenlink" title="file ext-ctipidr3.html unchanged">CTIPIDR3</span></td><td>CTI Peripheral Identification Register 3</td></tr><tr><td class="bitfields">0xFF0</td><td><span class="brokenlink" title="file ext-cticidr0.html unchanged">CTICIDR0</span></td><td>CTI Component Identification Register 0</td></tr><tr><td class="bitfields">0xFF4</td><td><span class="brokenlink" title="file ext-cticidr1.html unchanged">CTICIDR1</span></td><td>CTI Component Identification Register 1</td></tr><tr><td class="bitfields">0xFF8</td><td><span class="brokenlink" title="file ext-cticidr2.html unchanged">CTICIDR2</span></td><td>CTI Component Identification Register 2</td></tr><tr><td class="bitfields">0xFFC</td><td><span class="brokenlink" title="file ext-cticidr3.html unchanged">CTICIDR3</span></td><td>CTI Component Identification Register 3</td></tr></tbody></table><h2 class="sysregindex"><a id="Debug" name="Debug">
		        In the Debug block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td class="bitfields">0x020</td><td><span class="goodlink"><a href="ext-edesr.html">EDESR</a></span></td><td>External Debug Event Status Register</td></tr><tr><td class="bitfields">0x024</td><td><span class="goodlink"><a href="ext-edecr.html">EDECR</a></span></td><td>External Debug Execution Control Register</td></tr><tr><td class="bitfields">0x030</td><td><span class="goodlink"><a href="ext-edwar.html">EDWAR[31:0]</a></span></td><td>External Debug Watchpoint Address Register</td></tr><tr><td class="bitfields">0x034</td><td><span class="goodlink"><a href="ext-edwar.html">EDWAR[63:32]</a></span></td><td>External Debug Watchpoint Address Register</td></tr><tr><td class="bitfields">0x080</td><td><span class="goodlink"><a href="ext-dbgdtrrx_el0.html">DBGDTRRX_EL0</a></span></td><td>Debug Data Transfer Register, Receive</td></tr><tr><td class="bitfields">0x084</td><td><span class="goodlink"><a href="ext-editr.html">EDITR</a></span></td><td>External Debug Instruction Transfer Register</td></tr><tr><td class="bitfields">0x088</td><td><span class="goodlink"><a href="ext-edscr.html">EDSCR</a></span></td><td>External Debug Status and Control Register</td></tr><tr><td class="bitfields">0x08C</td><td><span class="goodlink"><a href="ext-dbgdtrtx_el0.html">DBGDTRTX_EL0</a></span></td><td>Debug Data Transfer Register, Transmit</td></tr><tr><td class="bitfields">0x090</td><td><span class="brokenlink" title="file ext-edrcr.html unchanged">EDRCR</span></td><td>External Debug Reserve Control Register</td></tr><tr><td class="bitfields">0x094</td><td><span class="goodlink"><a href="ext-edacr.html">EDACR</a></span></td><td>External Debug Auxiliary Control Register</td></tr><tr><td class="bitfields">0x098</td><td><span class="goodlink"><a href="ext-edeccr.html">EDECCR</a></span></td><td>External Debug Exception Catch Control Register</td></tr><tr><td class="bitfields">0x0A0</td><td><span class="goodlink"><a href="ext-edpcsr.html">EDPCSR[31:0]</a></span></td><td>External Debug Program Counter Sample Register</td></tr><tr><td class="bitfields">0x0A4</td><td><span class="goodlink"><a href="ext-edcidsr.html">EDCIDSR</a></span></td><td>External Debug Context ID Sample Register</td></tr><tr><td class="bitfields">0x0A8</td><td><span class="goodlink"><a href="ext-edvidsr.html">EDVIDSR</a></span></td><td>External Debug Virtual Context Sample Register</td></tr><tr><td class="bitfields">0x0AC</td><td><span class="goodlink"><a href="ext-edpcsr.html">EDPCSR[63:32]</a></span></td><td>External Debug Program Counter Sample Register</td></tr><tr><td class="bitfields">0x300</td><td><span class="brokenlink" title="file ext-oslar_el1.html unchanged">OSLAR_EL1</span></td><td>OS Lock Access Register</td></tr><tr><td class="bitfields">0x310</td><td><span class="goodlink"><a href="ext-edprcr.html">EDPRCR</a></span></td><td>External Debug Power/Reset Control Register</td></tr><tr><td class="bitfields">0x314</td><td><span class="goodlink"><a href="ext-edprsr.html">EDPRSR</a></span></td><td>External Debug Processor Status Register</td></tr><tr><td class="bitfields">0x400 + 16n</td><td><span class="goodlink"><a href="ext-dbgbvrn_el1.html">DBGBVR&lt;n>_EL1[63:0]</a></span></td><td>Debug Breakpoint Value Registers</td></tr><tr><td class="bitfields">0x408 + 16n</td><td><span class="goodlink"><a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n>_EL1</a></span></td><td>Debug Breakpoint Control Registers</td></tr><tr><td class="bitfields">0x800 + 16n</td><td><span class="goodlink"><a href="ext-dbgwvrn_el1.html">DBGWVR&lt;n>_EL1[63:0]</a></span></td><td>Debug Watchpoint Value Registers</td></tr><tr><td class="bitfields">0x808 + 16n</td><td><span class="goodlink"><a href="ext-dbgwcrn_el1.html">DBGWCR&lt;n>_EL1</a></span></td><td>Debug Watchpoint Control Registers</td></tr><tr><td class="bitfields">0xD00</td><td><span class="brokenlink" title="file ext-midr_el1.html unchanged">MIDR_EL1</span></td><td>Main ID Register</td></tr><tr><td class="bitfields">0xD20</td><td><span class="goodlink"><a href="ext-edpfr.html">EDPFR[31:0]</a></span></td><td>External Debug Processor Feature Register</td></tr><tr><td class="bitfields">0xD24</td><td><span class="goodlink"><a href="ext-edpfr.html">EDPFR[63:32]</a></span></td><td>External Debug Processor Feature Register</td></tr><tr><td class="bitfields">0xD28</td><td><span class="goodlink"><a href="ext-eddfr.html">EDDFR[31:0]</a></span></td><td>External Debug Feature Register</td></tr><tr><td class="bitfields">0xD2C</td><td><span class="goodlink"><a href="ext-eddfr.html">EDDFR[63:32]</a></span></td><td>External Debug Feature Register</td></tr><tr><td class="bitfields">0xD60</td><td><span class="goodlink"><a href="ext-edaa32pfr.html">EDAA32PFR</a></span></td><td>External Debug AArch32 Processor Feature Register</td></tr><tr><td class="bitfields">0xF00</td><td><span class="goodlink"><a href="ext-editctrl.html">EDITCTRL</a></span></td><td>External Debug Integration mode Control register</td></tr><tr><td class="bitfields">0xFA0</td><td><span class="brokenlink" title="file ext-dbgclaimset_el1.html unchanged">DBGCLAIMSET_EL1</span></td><td>Debug CLAIM Tag Set register</td></tr><tr><td class="bitfields">0xFA4</td><td><span class="goodlink"><a href="ext-dbgclaimclr_el1.html">DBGCLAIMCLR_EL1</a></span></td><td>Debug CLAIM Tag Clear register</td></tr><tr><td class="bitfields">0xFA8</td><td><span class="goodlink"><a href="ext-eddevaff0.html">EDDEVAFF0</a></span></td><td>External Debug Device Affinity register 0</td></tr><tr><td class="bitfields">0xFAC</td><td><span class="goodlink"><a href="ext-eddevaff1.html">EDDEVAFF1</a></span></td><td>External Debug Device Affinity register 1</td></tr><tr><td class="bitfields">0xFB0</td><td><span class="goodlink"><a href="ext-edlar.html">EDLAR</a></span></td><td>External Debug Lock Access Register</td></tr><tr><td class="bitfields">0xFB4</td><td><span class="goodlink"><a href="ext-edlsr.html">EDLSR</a></span></td><td>External Debug Lock Status Register</td></tr><tr><td class="bitfields">0xFB8</td><td><span class="goodlink"><a href="ext-dbgauthstatus_el1.html">DBGAUTHSTATUS_EL1</a></span></td><td>Debug Authentication Status register</td></tr><tr><td class="bitfields">0xFBC</td><td><span class="goodlink"><a href="ext-eddevarch.html">EDDEVARCH</a></span></td><td>External Debug Device Architecture register</td></tr><tr><td class="bitfields">0xFC0</td><td><span class="goodlink"><a href="ext-eddevid2.html">EDDEVID2</a></span></td><td>External Debug Device ID register 2</td></tr><tr><td class="bitfields">0xFC4</td><td><span class="goodlink"><a href="ext-eddevid1.html">EDDEVID1</a></span></td><td>External Debug Device ID register 1</td></tr><tr><td class="bitfields">0xFC8</td><td><span class="goodlink"><a href="ext-eddevid.html">EDDEVID</a></span></td><td>External Debug Device ID register 0</td></tr><tr><td class="bitfields">0xFCC</td><td><span class="goodlink"><a href="ext-eddevtype.html">EDDEVTYPE</a></span></td><td>External Debug Device Type register</td></tr><tr><td class="bitfields">0xFD0</td><td><span class="goodlink"><a href="ext-edpidr4.html">EDPIDR4</a></span></td><td>External Debug Peripheral Identification Register 4</td></tr><tr><td class="bitfields">0xFE0</td><td><span class="goodlink"><a href="ext-edpidr0.html">EDPIDR0</a></span></td><td>External Debug Peripheral Identification Register 0</td></tr><tr><td class="bitfields">0xFE4</td><td><span class="goodlink"><a href="ext-edpidr1.html">EDPIDR1</a></span></td><td>External Debug Peripheral Identification Register 1</td></tr><tr><td class="bitfields">0xFE8</td><td><span class="goodlink"><a href="ext-edpidr2.html">EDPIDR2</a></span></td><td>External Debug Peripheral Identification Register 2</td></tr><tr><td class="bitfields">0xFEC</td><td><span class="goodlink"><a href="ext-edpidr3.html">EDPIDR3</a></span></td><td>External Debug Peripheral Identification Register 3</td></tr><tr><td class="bitfields">0xFF0</td><td><span class="goodlink"><a href="ext-edcidr0.html">EDCIDR0</a></span></td><td>External Debug Component Identification Register 0</td></tr><tr><td class="bitfields">0xFF4</td><td><span class="goodlink"><a href="ext-edcidr1.html">EDCIDR1</a></span></td><td>External Debug Component Identification Register 1</td></tr><tr><td class="bitfields">0xFF8</td><td><span class="goodlink"><a href="ext-edcidr2.html">EDCIDR2</a></span></td><td>External Debug Component Identification Register 2</td></tr><tr><td class="bitfields">0xFFC</td><td><span class="goodlink"><a href="ext-edcidr3.html">EDCIDR3</a></span></td><td>External Debug Component Identification Register 3</td></tr></tbody></table><h2 class="sysregindex"><a id="GIC CPU interface" name="GIC CPU interface">
		        In the GIC CPU interface block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><span class="goodlink"><a href="ext-gicc_ctlr.html">GICC_CTLR</a></span></td><td>CPU Interface Control Register</td></tr><tr><td class="bitfields">0x0004</td><td><span class="goodlink"><a href="ext-gicc_pmr.html">GICC_PMR</a></span></td><td>CPU Interface Priority Mask Register</td></tr><tr><td class="bitfields">0x0008</td><td><span class="goodlink"><a href="ext-gicc_bpr.html">GICC_BPR</a></span></td><td>CPU Interface Binary Point Register</td></tr><tr><td class="bitfields">0x000C</td><td><span class="brokenlink" title="file ext-gicc_iar.html unchanged">GICC_IAR</span></td><td>CPU Interface Interrupt Acknowledge Register</td></tr><tr><td class="bitfields">0x0010</td><td><span class="brokenlink" title="file ext-gicc_eoir.html unchanged">GICC_EOIR</span></td><td>CPU Interface End Of Interrupt Register</td></tr><tr><td class="bitfields">0x0014</td><td><span class="brokenlink" title="file ext-gicc_rpr.html unchanged">GICC_RPR</span></td><td>CPU Interface Running Priority Register</td></tr><tr><td class="bitfields">0x0018</td><td><span class="brokenlink" title="file ext-gicc_hppir.html unchanged">GICC_HPPIR</span></td><td>CPU Interface Highest Priority Pending Interrupt Register</td></tr><tr><td class="bitfields">0x001C</td><td><span class="goodlink"><a href="ext-gicc_abpr.html">GICC_ABPR</a></span></td><td>CPU Interface Aliased Binary Point Register</td></tr><tr><td class="bitfields">0x0020</td><td><span class="brokenlink" title="file ext-gicc_aiar.html unchanged">GICC_AIAR</span></td><td>CPU Interface Aliased Interrupt Acknowledge Register</td></tr><tr><td class="bitfields">0x0024</td><td><span class="brokenlink" title="file ext-gicc_aeoir.html unchanged">GICC_AEOIR</span></td><td>CPU Interface Aliased End Of Interrupt Register</td></tr><tr><td class="bitfields">0x0028</td><td><span class="brokenlink" title="file ext-gicc_ahppir.html unchanged">GICC_AHPPIR</span></td><td>CPU Interface Aliased Highest Priority Pending Interrupt Register</td></tr><tr><td class="bitfields">0x002C</td><td><span class="brokenlink" title="file ext-gicc_statusr.html unchanged">GICC_STATUSR</span></td><td>CPU Interface Status Register</td></tr><tr><td class="bitfields">0x002C</td><td><span class="brokenlink" title="file ext-gicc_statusr.html unchanged">GICC_STATUSR</span></td><td>CPU Interface Status Register</td></tr><tr><td class="bitfields">0x00D0 + 4n</td><td><span class="brokenlink" title="file ext-gicc_aprn.html unchanged">GICC_APR&lt;n></span></td><td>CPU Interface Active Priorities Registers</td></tr><tr><td class="bitfields">0x00E0 + 4n</td><td><span class="brokenlink" title="file ext-gicc_nsaprn.html unchanged">GICC_NSAPR&lt;n></span></td><td>CPU Interface Non-secure Active Priorities Registers</td></tr><tr><td class="bitfields">0x00FC</td><td><span class="brokenlink" title="file ext-gicc_iidr.html unchanged">GICC_IIDR</span></td><td>CPU Interface Identification Register</td></tr><tr><td class="bitfields">0x1000</td><td><span class="brokenlink" title="file ext-gicc_dir.html unchanged">GICC_DIR</span></td><td>CPU Interface Deactivate Interrupt Register</td></tr></tbody></table><h2 class="sysregindex"><a id="GIC Distributor" name="GIC Distributor">
		        In the GIC Distributor block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><span class="brokenlink" title="file ext-gicd_ctlr.html unchanged">GICD_CTLR</span></td><td>Distributor Control Register</td></tr><tr><td class="bitfields">0x0004</td><td><span class="goodlink"><a href="ext-gicd_typer.html">GICD_TYPER</a></span></td><td>Interrupt Controller Type Register</td></tr><tr><td class="bitfields">0x0008</td><td><span class="brokenlink" title="file ext-gicd_iidr.html unchanged">GICD_IIDR</span></td><td>Distributor Implementer Identification Register</td></tr><tr><td class="bitfields"><ins>0x000C</ins></td><td><span class="goodlink"><a href="ext-gicd_typer2.html"><ins>GICD_TYPER2</ins></a></span></td><td><ins>Interrupt Controller Type Register 2</ins></td></tr><tr><td class="bitfields">0x0010</td><td><span class="brokenlink" title="file ext-gicd_statusr.html unchanged">GICD_STATUSR</span></td><td>Error Reporting Status Register</td></tr><tr><td class="bitfields">0x0010</td><td><span class="brokenlink" title="file ext-gicd_statusr.html unchanged">GICD_STATUSR</span></td><td>Error Reporting Status Register</td></tr><tr><td class="bitfields">0x0040</td><td><span class="brokenlink" title="file ext-gicd_setspi_nsr.html unchanged">GICD_SETSPI_NSR</span></td><td>Set Non-secure SPI Pending Register</td></tr><tr><td class="bitfields">0x0048</td><td><span class="brokenlink" title="file ext-gicd_clrspi_nsr.html unchanged">GICD_CLRSPI_NSR</span></td><td>Clear Non-secure SPI Pending Register</td></tr><tr><td class="bitfields">0x0050</td><td><span class="brokenlink" title="file ext-gicd_setspi_sr.html unchanged">GICD_SETSPI_SR</span></td><td>Set Secure SPI Pending Register</td></tr><tr><td class="bitfields">0x0058</td><td><span class="brokenlink" title="file ext-gicd_clrspi_sr.html unchanged">GICD_CLRSPI_SR</span></td><td>Clear Secure SPI Pending Register</td></tr><tr><td class="bitfields">0x0080 + 4n</td><td><span class="goodlink"><a href="ext-gicd_igrouprn.html">GICD_IGROUPR&lt;n></a></span></td><td>Interrupt Group Registers</td></tr><tr><td class="bitfields">0x0100 + 4n</td><td><span class="goodlink"><a href="ext-gicd_isenablern.html">GICD_ISENABLER&lt;n></a></span></td><td>Interrupt Set-Enable Registers</td></tr><tr><td class="bitfields">0x0180 + 4n</td><td><span class="goodlink"><a href="ext-gicd_icenablern.html">GICD_ICENABLER&lt;n></a></span></td><td>Interrupt Clear-Enable Registers</td></tr><tr><td class="bitfields">0x0200 + 4n</td><td><span class="brokenlink" title="file ext-gicd_ispendrn.html unchanged">GICD_ISPENDR&lt;n></span></td><td>Interrupt Set-Pending Registers</td></tr><tr><td class="bitfields">0x0280 + 4n</td><td><span class="brokenlink" title="file ext-gicd_icpendrn.html unchanged">GICD_ICPENDR&lt;n></span></td><td>Interrupt Clear-Pending Registers</td></tr><tr><td class="bitfields">0x0300 + 4n</td><td><span class="brokenlink" title="file ext-gicd_isactivern.html unchanged">GICD_ISACTIVER&lt;n></span></td><td>Interrupt Set-Active Registers</td></tr><tr><td class="bitfields">0x0380 + 4n</td><td><span class="brokenlink" title="file ext-gicd_icactivern.html unchanged">GICD_ICACTIVER&lt;n></span></td><td>Interrupt Clear-Active Registers</td></tr><tr><td class="bitfields">0x0400 + 4n</td><td><span class="brokenlink" title="file ext-gicd_ipriorityrn.html unchanged">GICD_IPRIORITYR&lt;n></span></td><td>Interrupt Priority Registers</td></tr><tr><td class="bitfields">0x0800 + 4n</td><td><span class="goodlink"><a href="ext-gicd_itargetsrn.html">GICD_ITARGETSR&lt;n></a></span></td><td>Interrupt Processor Targets Registers</td></tr><tr><td class="bitfields">0x0C00 + 4n</td><td><span class="goodlink"><a href="ext-gicd_icfgrn.html">GICD_ICFGR&lt;n></a></span></td><td>Interrupt Configuration Registers</td></tr><tr><td class="bitfields">0x0D00 + 4n</td><td><span class="goodlink"><a href="ext-gicd_igrpmodrn.html">GICD_IGRPMODR&lt;n></a></span></td><td>Interrupt Group Modifier Registers</td></tr><tr><td class="bitfields">0x0E00 + 4n</td><td><span class="brokenlink" title="file ext-gicd_nsacrn.html unchanged">GICD_NSACR&lt;n></span></td><td>Non-secure Access Control Registers</td></tr><tr><td class="bitfields">0x0F00</td><td><span class="brokenlink" title="file ext-gicd_sgir.html unchanged">GICD_SGIR</span></td><td>Software Generated Interrupt Register</td></tr><tr><td class="bitfields">0x0F10 + 4n</td><td><span class="brokenlink" title="file ext-gicd_cpendsgirn.html unchanged">GICD_CPENDSGIR&lt;n></span></td><td>SGI Clear-Pending Registers</td></tr><tr><td class="bitfields">0x0F20 + 4n</td><td><span class="brokenlink" title="file ext-gicd_spendsgirn.html unchanged">GICD_SPENDSGIR&lt;n></span></td><td>SGI Set-Pending Registers</td></tr><tr><td class="bitfields">0x1000 + 4n</td><td><span class="goodlink"><a href="ext-gicd_igrouprne.html">GICD_IGROUPR&lt;n>E</a></span></td><td>Interrupt Group Registers (extended SPI range)</td></tr><tr><td class="bitfields">0x1200 + 4n</td><td><span class="goodlink"><a href="ext-gicd_isenablerne.html">GICD_ISENABLER&lt;n>E</a></span></td><td>Interrupt Set-Enable Registers</td></tr><tr><td class="bitfields">0x1400 + 4n</td><td><span class="goodlink"><a href="ext-gicd_icenablerne.html">GICD_ICENABLER&lt;n>E</a></span></td><td>Interrupt Clear-Enable Registers</td></tr><tr><td class="bitfields">0x1600 + 4n</td><td><span class="goodlink"><a href="ext-gicd_ispendrne.html">GICD_ISPENDR&lt;n>E</a></span></td><td>Interrupt Set-Pending Registers (extended SPI range)</td></tr><tr><td class="bitfields">0x1800 + 4n</td><td><span class="goodlink"><a href="ext-gicd_icpendrne.html">GICD_ICPENDR&lt;n>E</a></span></td><td>Interrupt Clear-Pending Registers (extended SPI range)</td></tr><tr><td class="bitfields">0x1A00 + 4n</td><td><span class="goodlink"><a href="ext-gicd_isactiverne.html">GICD_ISACTIVER&lt;n>E</a></span></td><td>Interrupt Set-Active Registers (extended SPI range)</td></tr><tr><td class="bitfields">0x1C00 + 4n</td><td><span class="goodlink"><a href="ext-gicd_icactiverne.html">GICD_ICACTIVER&lt;n>E</a></span></td><td>Interrupt Clear-Active Registers (extended SPI range)</td></tr><tr><td class="bitfields">0x2000 + 4n</td><td><span class="goodlink"><a href="ext-gicd_ipriorityrne.html">GICD_IPRIORITYR&lt;n>E</a></span></td><td>Holds the priority of the corresponding interrupt for each extended SPI supported by the GIC.</td></tr><tr><td class="bitfields">0x3000 + 4n</td><td><span class="goodlink"><a href="ext-gicd_icfgrne.html">GICD_ICFGR&lt;n>E</a></span></td><td>Interrupt Configuration Registers (Extended SPI Range)</td></tr><tr><td class="bitfields">0x3400 + 4n</td><td><span class="goodlink"><a href="ext-gicd_igrpmodrne.html">GICD_IGRPMODR&lt;n>E</a></span></td><td>Interrupt Group Modifier Registers (extended SPI range)</td></tr><tr><td class="bitfields">0x3600 + 4n</td><td><span class="goodlink"><a href="ext-gicd_nsacrne.html">GICD_NSACR&lt;n>E</a></span></td><td>Non-secure Access Control Registers</td></tr><tr><td class="bitfields">0x6000 + 8n</td><td><span class="goodlink"><a href="ext-gicd_iroutern.html">GICD_IROUTER&lt;n></a></span></td><td>Interrupt Routing Registers</td></tr><tr><td class="bitfields">0x8000 + 8n</td><td><span class="goodlink"><a href="ext-gicd_irouterne.html">GICD_IROUTER&lt;n>E</a></span></td><td>Interrupt Routing Registers (Extended SPI Range)</td></tr></tbody></table><h2 class="sysregindex"><a id="GIC ITS control" name="GIC ITS control">
		        In the GIC ITS control block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><span class="goodlink"><a href="ext-gits_ctlr.html">GITS_CTLR</a></span></td><td>ITS Control Register</td></tr><tr><td class="bitfields">0x0004</td><td><span class="brokenlink" title="file ext-gits_iidr.html unchanged">GITS_IIDR</span></td><td>ITS Identification Register</td></tr><tr><td class="bitfields">0x0008</td><td><span class="goodlink"><a href="ext-gits_typer.html">GITS_TYPER</a></span></td><td>ITS Type Register</td></tr><tr><td class="bitfields">0x0010</td><td><span class="goodlink"><a href="ext-gits_mpamidr.html">GITS_MPAMIDR</a></span></td><td>Report maximum PARTID and PMG Register</td></tr><tr><td class="bitfields">0x0014</td><td><span class="goodlink"><a href="ext-gits_partidr.html">GITS_PARTIDR</a></span></td><td>Set PARTID and PMG Register</td></tr><tr><td class="bitfields"><ins>0x0018</ins></td><td><span class="goodlink"><a href="ext-gits_mpidr.html"><ins>GITS_MPIDR</ins></a></span></td><td><ins>Report ITS's affinity.</ins></td></tr><tr><td class="bitfields">0x0080</td><td><span class="brokenlink" title="file ext-gits_cbaser.html unchanged">GITS_CBASER</span></td><td>ITS Command Queue Descriptor</td></tr><tr><td class="bitfields">0x0088</td><td><span class="goodlink"><a href="ext-gits_cwriter.html">GITS_CWRITER</a></span></td><td>ITS Write Register</td></tr><tr><td class="bitfields">0x0090</td><td><span class="brokenlink" title="file ext-gits_creadr.html unchanged">GITS_CREADR</span></td><td>ITS Read Register</td></tr><tr><td class="bitfields">0x0100 + 8n</td><td><span class="goodlink"><a href="ext-gits_basern.html">GITS_BASER&lt;n></a></span></td><td>ITS Translation Table Descriptors</td></tr><tr><td class="bitfields"><ins>0x20020</ins></td><td><span class="goodlink"><a href="ext-gits_sgir.html"><ins>GITS_SGIR</ins></a></span></td><td><ins>ITS SGI Register</ins></td></tr></tbody></table><h2 class="sysregindex"><a id="GIC ITS translation" name="GIC ITS translation">
		        In the GIC ITS translation block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td class="bitfields">0x0040</td><td><span class="brokenlink" title="file ext-gits_translater.html unchanged">GITS_TRANSLATER</span></td><td>ITS Translation Register</td></tr></tbody></table><h2 class="sysregindex"><a id="GIC Redistributor" name="GIC Redistributor">
		        In the GIC Redistributor block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Frame</th><th>Offset</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>RD_base</td><td class="bitfields">0x0000</td><td><span class="goodlink"><a href="ext-gicr_ctlr.html">GICR_CTLR</a></span></td><td>Redistributor Control Register</td></tr><tr><td>RD_base</td><td class="bitfields">0x0004</td><td><span class="brokenlink" title="file ext-gicr_iidr.html unchanged">GICR_IIDR</span></td><td>Redistributor Implementer Identification Register</td></tr><tr><td>RD_base</td><td class="bitfields">0x0008</td><td><span class="goodlink"><a href="ext-gicr_typer.html">GICR_TYPER</a></span></td><td>Redistributor Type Register</td></tr><tr><td>RD_base</td><td class="bitfields">0x0010</td><td><span class="brokenlink" title="file ext-gicr_statusr.html unchanged">GICR_STATUSR</span></td><td>Error Reporting Status Register</td></tr><tr><td>RD_base</td><td class="bitfields">0x0010</td><td><span class="brokenlink" title="file ext-gicr_statusr.html unchanged">GICR_STATUSR</span></td><td>Error Reporting Status Register</td></tr><tr><td>RD_base</td><td class="bitfields">0x0014</td><td><span class="brokenlink" title="file ext-gicr_waker.html unchanged">GICR_WAKER</span></td><td>Redistributor Wake Register</td></tr><tr><td>RD_base</td><td class="bitfields">0x0018</td><td><span class="goodlink"><a href="ext-gicr_mpamidr.html">GICR_MPAMIDR</a></span></td><td>Report maximum PARTID and PMG Register</td></tr><tr><td>RD_base</td><td class="bitfields">0x001C</td><td><span class="goodlink"><a href="ext-gicr_partidr.html">GICR_PARTIDR</a></span></td><td>Set PARTID and PMG Register</td></tr><tr><td>RD_base</td><td class="bitfields">0x0040</td><td><span class="goodlink"><a href="ext-gicr_setlpir.html">GICR_SETLPIR</a></span></td><td>Set LPI Pending Register</td></tr><tr><td>RD_base</td><td class="bitfields">0x0048</td><td><span class="goodlink"><a href="ext-gicr_clrlpir.html">GICR_CLRLPIR</a></span></td><td>Clear LPI Pending Register</td></tr><tr><td>RD_base</td><td class="bitfields">0x0070</td><td><span class="goodlink"><a href="ext-gicr_propbaser.html">GICR_PROPBASER</a></span></td><td>Redistributor Properties Base Address Register</td></tr><tr><td>RD_base</td><td class="bitfields">0x0078</td><td><span class="goodlink"><a href="ext-gicr_pendbaser.html">GICR_PENDBASER</a></span></td><td>Redistributor LPI Pending Table Base Address Register</td></tr><tr><td>RD_base</td><td class="bitfields">0x00A0</td><td><span class="goodlink"><a href="ext-gicr_invlpir.html">GICR_INVLPIR</a></span></td><td>Redistributor Invalidate LPI Register</td></tr><tr><td>RD_base</td><td class="bitfields">0x00B0</td><td><span class="goodlink"><a href="ext-gicr_invallr.html">GICR_INVALLR</a></span></td><td>Redistributor Invalidate All Register</td></tr><tr><td>RD_base</td><td class="bitfields">0x00C0</td><td><span class="goodlink"><a href="ext-gicr_syncr.html">GICR_SYNCR</a></span></td><td>Redistributor Synchronize Register</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0080</td><td><span class="goodlink"><a href="ext-gicr_igroupr0.html">GICR_IGROUPR0</a></span></td><td>Interrupt Group Register 0</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0080 + 4n</td><td><span class="goodlink"><a href="ext-gicr_igrouprne.html">GICR_IGROUPR&lt;n>E</a></span></td><td>Interrupt Group Registers</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0100</td><td><span class="brokenlink" title="file ext-gicr_isenabler0.html unchanged">GICR_ISENABLER0</span></td><td>Interrupt Set-Enable Register 0</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0100 + 4n</td><td><span class="goodlink"><a href="ext-gicr_isenablerne.html">GICR_ISENABLER&lt;n>E</a></span></td><td>Interrupt Set-Enable Registers</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0180</td><td><span class="goodlink"><a href="ext-gicr_icenabler0.html">GICR_ICENABLER0</a></span></td><td>Interrupt Clear-Enable Register 0</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0180 + 4n</td><td><span class="goodlink"><a href="ext-gicr_icenablerne.html">GICR_ICENABLER&lt;n>E</a></span></td><td>Interrupt Clear-Enable Registers</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0200</td><td><span class="goodlink"><a href="ext-gicr_ispendr0.html">GICR_ISPENDR0</a></span></td><td>Interrupt Set-Pending Register 0</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0200 + 4n</td><td><span class="goodlink"><a href="ext-gicr_ispendrne.html">GICR_ISPENDR&lt;n>E</a></span></td><td>Interrupt Set-Pending Registers</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0280</td><td><span class="goodlink"><a href="ext-gicr_icpendr0.html">GICR_ICPENDR0</a></span></td><td>Interrupt Clear-Pending Register 0</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0280 + 4n</td><td><span class="goodlink"><a href="ext-gicr_icpendrne.html">GICR_ICPENDR&lt;n>E</a></span></td><td>Interrupt Clear-Pending Registers</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0300</td><td><span class="goodlink"><a href="ext-gicr_isactiver0.html">GICR_ISACTIVER0</a></span></td><td>Interrupt Set-Active Register 0</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0300 + 4n</td><td><span class="goodlink"><a href="ext-gicr_isactiverne.html">GICR_ISACTIVER&lt;n>E</a></span></td><td>Interrupt Set-Active Registers</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0380</td><td><span class="goodlink"><a href="ext-gicr_icactiver0.html">GICR_ICACTIVER0</a></span></td><td>Interrupt Clear-Active Register 0</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0380 + 4n</td><td><span class="goodlink"><a href="ext-gicr_icactiverne.html">GICR_ICACTIVER&lt;n>E</a></span></td><td>Interrupt Clear-Active Registers</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0400 + 4n</td><td><span class="goodlink"><a href="ext-gicr_ipriorityrn.html">GICR_IPRIORITYR&lt;n></a></span></td><td>Interrupt Priority Registers</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0400 + 4n</td><td><span class="goodlink"><a href="ext-gicr_ipriorityrne.html">GICR_IPRIORITYR&lt;n>E</a></span></td><td>Interrupt Priority Registers (extended PPI range)</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0C00</td><td><span class="goodlink"><a href="ext-gicr_icfgr0.html">GICR_ICFGR0</a></span></td><td>Interrupt Configuration Register 0</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0C00 + 4n</td><td><span class="goodlink"><a href="ext-gicr_icfgrne.html">GICR_ICFGR&lt;n>E</a></span></td><td>Interrupt configuration registers</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0C04</td><td><span class="goodlink"><a href="ext-gicr_icfgr1.html">GICR_ICFGR1</a></span></td><td>Interrupt Configuration Register 1</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0D00</td><td><span class="goodlink"><a href="ext-gicr_igrpmodr0.html">GICR_IGRPMODR0</a></span></td><td>Interrupt Group Modifier Register 0</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0D00 + 4n</td><td><span class="goodlink"><a href="ext-gicr_igrpmodrne.html">GICR_IGRPMODR&lt;n>E</a></span></td><td>Interrupt Group Modifier Registers</td></tr><tr><td>SGI_base</td><td class="bitfields">0x0E00</td><td><span class="goodlink"><a href="ext-gicr_nsacr.html">GICR_NSACR</a></span></td><td>Non-secure Access Control Register</td></tr><tr><td>VLPI_base</td><td class="bitfields">0x0070</td><td><span class="goodlink"><a href="ext-gicr_vpropbaser.html">GICR_VPROPBASER</a></span></td><td>Virtual Redistributor Properties Base Address Register</td></tr><tr><td>VLPI_base</td><td class="bitfields">0x0078</td><td><span class="goodlink"><a href="ext-gicr_vpendbaser.html">GICR_VPENDBASER</a></span></td><td>Virtual Redistributor LPI Pending Table Base Address Register</td></tr><tr><td><ins>VLPI_base</ins></td><td class="bitfields"><ins>0x0080</ins></td><td><span class="goodlink"><a href="ext-gicr_vsgir.html"><ins>GICR_VSGIR</ins></a></span></td><td><ins>Redistributor virtual SGI pending state request register</ins></td></tr><tr><td><ins>VLPI_base</ins></td><td class="bitfields"><ins>0x0088</ins></td><td><span class="goodlink"><a href="ext-gicr_vsgipendr.html"><ins>GICR_VSGIPENDR</ins></a></span></td><td><ins>Redistributor virtual SGI pending state register</ins></td></tr></tbody></table><h2 class="sysregindex"><a id="GIC Virtual CPU interface" name="GIC Virtual CPU interface">
		        In the GIC Virtual CPU interface block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><span class="goodlink"><a href="ext-gicv_ctlr.html">GICV_CTLR</a></span></td><td>Virtual Machine Control Register</td></tr><tr><td class="bitfields">0x0004</td><td><span class="goodlink"><a href="ext-gicv_pmr.html">GICV_PMR</a></span></td><td>Virtual Machine Priority Mask Register</td></tr><tr><td class="bitfields">0x0008</td><td><span class="goodlink"><a href="ext-gicv_bpr.html">GICV_BPR</a></span></td><td>Virtual Machine Binary Point Register</td></tr><tr><td class="bitfields">0x000C</td><td><span class="brokenlink" title="file ext-gicv_iar.html unchanged">GICV_IAR</span></td><td>Virtual Machine Interrupt Acknowledge Register</td></tr><tr><td class="bitfields">0x0010</td><td><span class="brokenlink" title="file ext-gicv_eoir.html unchanged">GICV_EOIR</span></td><td>Virtual Machine End Of Interrupt Register</td></tr><tr><td class="bitfields">0x0014</td><td><span class="brokenlink" title="file ext-gicv_rpr.html unchanged">GICV_RPR</span></td><td>Virtual Machine Running Priority Register</td></tr><tr><td class="bitfields">0x0018</td><td><span class="brokenlink" title="file ext-gicv_hppir.html unchanged">GICV_HPPIR</span></td><td>Virtual Machine Highest Priority Pending Interrupt Register</td></tr><tr><td class="bitfields">0x001C</td><td><span class="brokenlink" title="file ext-gicv_abpr.html unchanged">GICV_ABPR</span></td><td>Virtual Machine Aliased Binary Point Register</td></tr><tr><td class="bitfields">0x0020</td><td><span class="brokenlink" title="file ext-gicv_aiar.html unchanged">GICV_AIAR</span></td><td>Virtual Machine Aliased Interrupt Acknowledge Register</td></tr><tr><td class="bitfields">0x0024</td><td><span class="brokenlink" title="file ext-gicv_aeoir.html unchanged">GICV_AEOIR</span></td><td>Virtual Machine Aliased End Of Interrupt Register</td></tr><tr><td class="bitfields">0x0028</td><td><span class="brokenlink" title="file ext-gicv_ahppir.html unchanged">GICV_AHPPIR</span></td><td>Virtual Machine Aliased Highest Priority Pending Interrupt Register</td></tr><tr><td class="bitfields">0x002C</td><td><span class="brokenlink" title="file ext-gicv_statusr.html unchanged">GICV_STATUSR</span></td><td>Virtual Machine Error Reporting Status Register</td></tr><tr><td class="bitfields">0x00D0 + 4n</td><td><span class="brokenlink" title="file ext-gicv_aprn.html unchanged">GICV_APR&lt;n></span></td><td>Virtual Machine Active Priorities Registers</td></tr><tr><td class="bitfields">0x00FC</td><td><span class="brokenlink" title="file ext-gicv_iidr.html unchanged">GICV_IIDR</span></td><td>Virtual Machine CPU Interface Identification Register</td></tr><tr><td class="bitfields">0x1000</td><td><span class="goodlink"><a href="ext-gicv_dir.html">GICV_DIR</a></span></td><td>Virtual Machine Deactivate Interrupt Register</td></tr></tbody></table><h2 class="sysregindex"><a id="GIC Virtual interface control" name="GIC Virtual interface control">
		        In the GIC Virtual interface control block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><span class="goodlink"><a href="ext-gich_hcr.html">GICH_HCR</a></span></td><td>Hypervisor Control Register</td></tr><tr><td class="bitfields">0x0004</td><td><span class="brokenlink" title="file ext-gich_vtr.html unchanged">GICH_VTR</span></td><td>Virtual Type Register</td></tr><tr><td class="bitfields">0x0008</td><td><span class="goodlink"><a href="ext-gich_vmcr.html">GICH_VMCR</a></span></td><td>Virtual Machine Control Register</td></tr><tr><td class="bitfields">0x0010</td><td><span class="brokenlink" title="file ext-gich_misr.html unchanged">GICH_MISR</span></td><td>Maintenance Interrupt Status Register</td></tr><tr><td class="bitfields">0x0020</td><td><span class="goodlink"><a href="ext-gich_eisr.html">GICH_EISR</a></span></td><td>End Interrupt Status Register</td></tr><tr><td class="bitfields">0x0030</td><td><span class="brokenlink" title="file ext-gich_elrsr.html unchanged">GICH_ELRSR</span></td><td>Empty List Register Status Register</td></tr><tr><td class="bitfields">0x00F0 + 4n</td><td><span class="brokenlink" title="file ext-gich_aprn.html unchanged">GICH_APR&lt;n></span></td><td>Active Priorities Registers</td></tr><tr><td class="bitfields">0x0100 + 4n</td><td><span class="goodlink"><a href="ext-gich_lrn.html">GICH_LR&lt;n></a></span></td><td>List Registers</td></tr></tbody></table><h2 class="sysregindex"><a id="MPAM" name="MPAM">
		        In the MPAM block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Frame</th><th>Offset</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0000</td><td><span class="goodlink"><a href="ext-mpamf_idr.html">MPAMF_IDR</a></span></td><td>MPAM Features Identification Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0018</td><td><span class="brokenlink" title="file ext-mpamf_iidr.html unchanged">MPAMF_IIDR</span></td><td>MPAM Implementation Identification Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0020</td><td><span class="brokenlink" title="file ext-mpamf_aidr.html unchanged">MPAMF_AIDR</span></td><td>MPAM Architecture Identification Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0028</td><td><span class="goodlink"><a href="ext-mpamf_impl_idr.html">MPAMF_IMPL_IDR</a></span></td><td>MPAM Implementation-Specific Partitioning Feature Identification Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0030</td><td><span class="goodlink"><a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a></span></td><td>MPAM Features Cache Portion Partitioning ID register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0038</td><td><span class="goodlink"><a href="ext-mpamf_ccap_idr.html">MPAMF_CCAP_IDR</a></span></td><td>MPAM Features Cache Capacity Partitioning ID register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0040</td><td><span class="goodlink"><a href="ext-mpamf_mbw_idr.html">MPAMF_MBW_IDR</a></span></td><td>MPAM Memory Bandwidth Partitioning Identification Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0048</td><td><span class="goodlink"><a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a></span></td><td>MPAM Priority Partitioning Identification Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0050</td><td><span class="goodlink"><a href="ext-mpamf_partid_nrw_idr.html">MPAMF_PARTID_NRW_IDR</a></span></td><td>MPAM PARTID Narrowing ID register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0080</td><td><span class="goodlink"><a href="ext-mpamf_msmon_idr.html">MPAMF_MSMON_IDR</a></span></td><td>MPAM Resource Monitoring Identification Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0088</td><td><span class="goodlink"><a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a></span></td><td>MPAM Features Cache Storage Usage Monitoring ID register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0090</td><td><span class="goodlink"><a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a></span></td><td>MPAM Features Memory Bandwidth Usage Monitoring ID register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x00F0</td><td><span class="brokenlink" title="file ext-mpamf_ecr.html unchanged">MPAMF_ECR</span></td><td>MPAM Error Control Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x00F8</td><td><span class="brokenlink" title="file ext-mpamf_esr.html unchanged">MPAMF_ESR</span></td><td>MPAM Error Status Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0100</td><td><span class="goodlink"><a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a></span></td><td>MPAM Partition Configuration Selection Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0108</td><td><span class="brokenlink" title="file ext-mpamcfg_cmax.html unchanged">MPAMCFG_CMAX</span></td><td>MPAM Cache Maximum Capacity Partition Configuration Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0200</td><td><span class="brokenlink" title="file ext-mpamcfg_mbw_min.html unchanged">MPAMCFG_MBW_MIN</span></td><td>MPAM Cache Maximum Capacity Partition Configuration Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0208</td><td><span class="brokenlink" title="file ext-mpamcfg_mbw_max.html unchanged">MPAMCFG_MBW_MAX</span></td><td>MPAM Memory Bandwidth Maximum Partition Configuration Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0220</td><td><span class="brokenlink" title="file ext-mpamcfg_mbw_winwd.html unchanged">MPAMCFG_MBW_WINWD</span></td><td>MPAM Memory Bandwidth Partitioning Window Width Configuration Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0400</td><td><span class="goodlink"><a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a></span></td><td>MPAM Priority Partition Configuration Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0500</td><td><span class="brokenlink" title="file ext-mpamcfg_mbw_prop.html unchanged">MPAMCFG_MBW_PROP</span></td><td>MPAM Memory Bandwidth Proportional Stride Partition Configuration Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0600</td><td><span class="brokenlink" title="file ext-mpamcfg_intpartid.html unchanged">MPAMCFG_INTPARTID</span></td><td>MPAM Internal PARTID Narrowing Configuration Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0800</td><td><span class="goodlink"><a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a></span></td><td>MPAM Monitor Instance Selection Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0808</td><td><span class="goodlink"><a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a></span></td><td>MPAM Capture Event Generation Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0810</td><td><span class="goodlink"><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a></span></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0818</td><td><span class="goodlink"><a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a></span></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0820</td><td><span class="goodlink"><a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a></span></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0828</td><td><span class="goodlink"><a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a></span></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0840</td><td><span class="goodlink"><a href="ext-msmon_csu.html">MSMON_CSU</a></span></td><td>MPAM Cache Storage Usage Monitor Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0848</td><td><span class="brokenlink" title="file ext-msmon_csu_capture.html unchanged">MSMON_CSU_CAPTURE</span></td><td>MPAM Cache Storage Usage Monitor Capture Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0860</td><td><span class="goodlink"><a href="ext-msmon_mbwu.html">MSMON_MBWU</a></span></td><td>MPAM Memory Bandwidth Usage Monitor Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0868</td><td><span class="goodlink"><a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a></span></td><td>MPAM Memory Bandwidth Usage Monitor Capture Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0880</td><td><span class="goodlink"><a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a></span></td><td>MPAM Long Memory Bandwidth Usage Monitor Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x0890</td><td><span class="goodlink"><a href="ext-msmon_mbwu_l_capture.html"><ins>MSMON_MBWU_L_CAPTURE</ins></a></span><span class="goodlink"><a href="ext-msmon_mbwu__l_capture.html"><del>MSMON_MBWU__L_CAPTURE</del></a></span></td><td>MPAM Long Memory Bandwidth Usage Monitor Capture Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x1000</td><td><span class="goodlink"><a href="ext-mpamcfg_cpbm.html">MPAMCFG_CPBM</a></span></td><td>MPAM Cache Portion Bitmap Partition Configuration Register</td></tr><tr><td>MPAMF_BASE_ns</td><td class="bitfields">0x2000</td><td><span class="brokenlink" title="file ext-mpamcfg_mbw_pbm.html unchanged">MPAMCFG_MBW_PBM</span></td><td>MPAM Bandwidth Portion Bitmap Partition Configuration Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0000</td><td><span class="goodlink"><a href="ext-mpamf_idr.html">MPAMF_IDR</a></span></td><td>MPAM Features Identification Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0008</td><td><span class="brokenlink" title="file ext-mpamf_sidr.html unchanged">MPAMF_SIDR</span></td><td>MPAM Features Secure Identification Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0018</td><td><span class="brokenlink" title="file ext-mpamf_iidr.html unchanged">MPAMF_IIDR</span></td><td>MPAM Implementation Identification Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0020</td><td><span class="brokenlink" title="file ext-mpamf_aidr.html unchanged">MPAMF_AIDR</span></td><td>MPAM Architecture Identification Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0028</td><td><span class="goodlink"><a href="ext-mpamf_impl_idr.html">MPAMF_IMPL_IDR</a></span></td><td>MPAM Implementation-Specific Partitioning Feature Identification Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0030</td><td><span class="goodlink"><a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a></span></td><td>MPAM Features Cache Portion Partitioning ID register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0038</td><td><span class="goodlink"><a href="ext-mpamf_ccap_idr.html">MPAMF_CCAP_IDR</a></span></td><td>MPAM Features Cache Capacity Partitioning ID register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0040</td><td><span class="goodlink"><a href="ext-mpamf_mbw_idr.html">MPAMF_MBW_IDR</a></span></td><td>MPAM Memory Bandwidth Partitioning Identification Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0048</td><td><span class="goodlink"><a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a></span></td><td>MPAM Priority Partitioning Identification Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0050</td><td><span class="goodlink"><a href="ext-mpamf_partid_nrw_idr.html">MPAMF_PARTID_NRW_IDR</a></span></td><td>MPAM PARTID Narrowing ID register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0080</td><td><span class="goodlink"><a href="ext-mpamf_msmon_idr.html">MPAMF_MSMON_IDR</a></span></td><td>MPAM Resource Monitoring Identification Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0088</td><td><span class="goodlink"><a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a></span></td><td>MPAM Features Cache Storage Usage Monitoring ID register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0090</td><td><span class="goodlink"><a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a></span></td><td>MPAM Features Memory Bandwidth Usage Monitoring ID register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x00F0</td><td><span class="brokenlink" title="file ext-mpamf_ecr.html unchanged">MPAMF_ECR</span></td><td>MPAM Error Control Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x00F8</td><td><span class="brokenlink" title="file ext-mpamf_esr.html unchanged">MPAMF_ESR</span></td><td>MPAM Error Status Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0100</td><td><span class="goodlink"><a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a></span></td><td>MPAM Partition Configuration Selection Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0108</td><td><span class="brokenlink" title="file ext-mpamcfg_cmax.html unchanged">MPAMCFG_CMAX</span></td><td>MPAM Cache Maximum Capacity Partition Configuration Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0200</td><td><span class="brokenlink" title="file ext-mpamcfg_mbw_min.html unchanged">MPAMCFG_MBW_MIN</span></td><td>MPAM Cache Maximum Capacity Partition Configuration Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0208</td><td><span class="brokenlink" title="file ext-mpamcfg_mbw_max.html unchanged">MPAMCFG_MBW_MAX</span></td><td>MPAM Memory Bandwidth Maximum Partition Configuration Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0220</td><td><span class="brokenlink" title="file ext-mpamcfg_mbw_winwd.html unchanged">MPAMCFG_MBW_WINWD</span></td><td>MPAM Memory Bandwidth Partitioning Window Width Configuration Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0400</td><td><span class="goodlink"><a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a></span></td><td>MPAM Priority Partition Configuration Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0500</td><td><span class="brokenlink" title="file ext-mpamcfg_mbw_prop.html unchanged">MPAMCFG_MBW_PROP</span></td><td>MPAM Memory Bandwidth Proportional Stride Partition Configuration Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0600</td><td><span class="brokenlink" title="file ext-mpamcfg_intpartid.html unchanged">MPAMCFG_INTPARTID</span></td><td>MPAM Internal PARTID Narrowing Configuration Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0800</td><td><span class="goodlink"><a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a></span></td><td>MPAM Monitor Instance Selection Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0808</td><td><span class="goodlink"><a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a></span></td><td>MPAM Capture Event Generation Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0810</td><td><span class="goodlink"><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a></span></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0818</td><td><span class="goodlink"><a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a></span></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0820</td><td><span class="goodlink"><a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a></span></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0828</td><td><span class="goodlink"><a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a></span></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0840</td><td><span class="goodlink"><a href="ext-msmon_csu.html">MSMON_CSU</a></span></td><td>MPAM Cache Storage Usage Monitor Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0848</td><td><span class="brokenlink" title="file ext-msmon_csu_capture.html unchanged">MSMON_CSU_CAPTURE</span></td><td>MPAM Cache Storage Usage Monitor Capture Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0860</td><td><span class="goodlink"><a href="ext-msmon_mbwu.html">MSMON_MBWU</a></span></td><td>MPAM Memory Bandwidth Usage Monitor Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0868</td><td><span class="goodlink"><a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a></span></td><td>MPAM Memory Bandwidth Usage Monitor Capture Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0880</td><td><span class="goodlink"><a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a></span></td><td>MPAM Long Memory Bandwidth Usage Monitor Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x0890</td><td><span class="goodlink"><a href="ext-msmon_mbwu_l_capture.html"><ins>MSMON_MBWU_L_CAPTURE</ins></a></span><span class="goodlink"><a href="ext-msmon_mbwu__l_capture.html"><del>MSMON_MBWU__L_CAPTURE</del></a></span></td><td>MPAM Long Memory Bandwidth Usage Monitor Capture Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x1000</td><td><span class="goodlink"><a href="ext-mpamcfg_cpbm.html">MPAMCFG_CPBM</a></span></td><td>MPAM Cache Portion Bitmap Partition Configuration Register</td></tr><tr><td>MPAMF_BASE_s</td><td class="bitfields">0x2000</td><td><span class="brokenlink" title="file ext-mpamcfg_mbw_pbm.html unchanged">MPAMCFG_MBW_PBM</span></td><td>MPAM Bandwidth Portion Bitmap Partition Configuration Register</td></tr></tbody></table><h2 class="sysregindex"><a id="PMU" name="PMU">
		        In the PMU block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td class="bitfields">0x000 + 8n</td><td><span class="goodlink"><a href="ext-pmevcntrn_el0.html">PMEVCNTR&lt;n>_EL0</a></span></td><td>Performance Monitors Event Count Registers</td></tr><tr><td class="bitfields">0x0F8</td><td><span class="goodlink"><a href="ext-pmccntr_el0.html">PMCCNTR_EL0[31:0]</a></span></td><td>Performance Monitors Cycle Counter</td></tr><tr><td class="bitfields">0x0FC</td><td><span class="goodlink"><a href="ext-pmccntr_el0.html">PMCCNTR_EL0[63:32]</a></span></td><td>Performance Monitors Cycle Counter</td></tr><tr><td class="bitfields">0x200</td><td><span class="goodlink"><a href="ext-pmpcsr.html">PMPCSR[31:0]</a></span></td><td>Program Counter Sample Register</td></tr><tr><td class="bitfields">0x204</td><td><span class="goodlink"><a href="ext-pmpcsr.html">PMPCSR[63:32]</a></span></td><td>Program Counter Sample Register</td></tr><tr><td class="bitfields">0x208</td><td><span class="goodlink"><a href="ext-pmcid1sr.html">PMCID1SR</a></span></td><td>CONTEXTIDR_EL1 Sample Register</td></tr><tr><td class="bitfields">0x20C</td><td><span class="goodlink"><a href="ext-pmvidsr.html">PMVIDSR</a></span></td><td>VMID Sample Register</td></tr><tr><td class="bitfields">0x220</td><td><span class="goodlink"><a href="ext-pmpcsr.html">PMPCSR[31:0]</a></span></td><td>Program Counter Sample Register</td></tr><tr><td class="bitfields">0x224</td><td><span class="goodlink"><a href="ext-pmpcsr.html">PMPCSR[63:32]</a></span></td><td>Program Counter Sample Register</td></tr><tr><td class="bitfields">0x228</td><td><span class="goodlink"><a href="ext-pmcid1sr.html">PMCID1SR</a></span></td><td>CONTEXTIDR_EL1 Sample Register</td></tr><tr><td class="bitfields">0x22C</td><td><span class="goodlink"><a href="ext-pmcid2sr.html">PMCID2SR</a></span></td><td>CONTEXTIDR_EL2 Sample Register</td></tr><tr><td class="bitfields">0x400 + 4n</td><td><span class="goodlink"><a href="ext-pmevtypern_el0.html">PMEVTYPER&lt;n>_EL0</a></span></td><td>Performance Monitors Event Type Registers</td></tr><tr><td class="bitfields">0x47C</td><td><span class="goodlink"><a href="ext-pmccfiltr_el0.html">PMCCFILTR_EL0</a></span></td><td>Performance Monitors Cycle Counter Filter Register</td></tr><tr><td class="bitfields">0xC00</td><td><span class="goodlink"><a href="ext-pmcntenset_el0.html">PMCNTENSET_EL0</a></span></td><td>Performance Monitors Count Enable Set register</td></tr><tr><td class="bitfields">0xC20</td><td><span class="goodlink"><a href="ext-pmcntenclr_el0.html">PMCNTENCLR_EL0</a></span></td><td>Performance Monitors Count Enable Clear register</td></tr><tr><td class="bitfields">0xC40</td><td><span class="goodlink"><a href="ext-pmintenset_el1.html">PMINTENSET_EL1</a></span></td><td>Performance Monitors Interrupt Enable Set register</td></tr><tr><td class="bitfields">0xC60</td><td><span class="goodlink"><a href="ext-pmintenclr_el1.html">PMINTENCLR_EL1</a></span></td><td>Performance Monitors Interrupt Enable Clear register</td></tr><tr><td class="bitfields">0xC80</td><td><span class="goodlink"><a href="ext-pmovsclr_el0.html">PMOVSCLR_EL0</a></span></td><td>Performance Monitors Overflow Flag Status Clear register</td></tr><tr><td class="bitfields">0xCA0</td><td><span class="brokenlink" title="file ext-pmswinc_el0.html unchanged">PMSWINC_EL0</span></td><td>Performance Monitors Software Increment register</td></tr><tr><td class="bitfields">0xCC0</td><td><span class="goodlink"><a href="ext-pmovsset_el0.html">PMOVSSET_EL0</a></span></td><td>Performance Monitors Overflow Flag Status Set register</td></tr><tr><td class="bitfields">0xE00</td><td><span class="goodlink"><a href="ext-pmcfgr.html">PMCFGR</a></span></td><td>Performance Monitors Configuration Register</td></tr><tr><td class="bitfields">0xE04</td><td><span class="goodlink"><a href="ext-pmcr_el0.html">PMCR_EL0</a></span></td><td>Performance Monitors Control Register</td></tr><tr><td class="bitfields">0xE20</td><td><span class="brokenlink" title="file ext-pmceid0.html unchanged">PMCEID0</span></td><td>Performance Monitors Common Event Identification register 0</td></tr><tr><td class="bitfields">0xE24</td><td><span class="brokenlink" title="file ext-pmceid1.html unchanged">PMCEID1</span></td><td>Performance Monitors Common Event Identification register 1</td></tr><tr><td class="bitfields">0xE28</td><td><span class="brokenlink" title="file ext-pmceid2.html unchanged">PMCEID2</span></td><td>Performance Monitors Common Event Identification register 2</td></tr><tr><td class="bitfields">0xE2C</td><td><span class="brokenlink" title="file ext-pmceid3.html unchanged">PMCEID3</span></td><td>Performance Monitors Common Event Identification register 3</td></tr><tr><td class="bitfields">0xE40</td><td><span class="brokenlink" title="file ext-pmmir.html unchanged">PMMIR</span></td><td>Performance Monitors Machine Identification Register</td></tr><tr><td class="bitfields">0xF00</td><td><span class="goodlink"><a href="ext-pmitctrl.html">PMITCTRL</a></span></td><td>Performance Monitors Integration mode Control register</td></tr><tr><td class="bitfields">0xFA8</td><td><span class="goodlink"><a href="ext-pmdevaff0.html">PMDEVAFF0</a></span></td><td>Performance Monitors Device Affinity register 0</td></tr><tr><td class="bitfields">0xFAC</td><td><span class="goodlink"><a href="ext-pmdevaff1.html">PMDEVAFF1</a></span></td><td>Performance Monitors Device Affinity register 1</td></tr><tr><td class="bitfields">0xFB0</td><td><span class="goodlink"><a href="ext-pmlar.html">PMLAR</a></span></td><td>Performance Monitors Lock Access Register</td></tr><tr><td class="bitfields">0xFB4</td><td><span class="goodlink"><a href="ext-pmlsr.html">PMLSR</a></span></td><td>Performance Monitors Lock Status Register</td></tr><tr><td class="bitfields">0xFB8</td><td><span class="goodlink"><a href="ext-pmauthstatus.html">PMAUTHSTATUS</a></span></td><td>Performance Monitors Authentication Status register</td></tr><tr><td class="bitfields">0xFBC</td><td><span class="goodlink"><a href="ext-pmdevarch.html">PMDEVARCH</a></span></td><td>Performance Monitors Device Architecture register</td></tr><tr><td class="bitfields">0xFC8</td><td><span class="goodlink"><a href="ext-pmdevid.html">PMDEVID</a></span></td><td>Performance Monitors Device ID register</td></tr><tr><td class="bitfields">0xFCC</td><td><span class="goodlink"><a href="ext-pmdevtype.html">PMDEVTYPE</a></span></td><td>Performance Monitors Device Type register</td></tr><tr><td class="bitfields">0xFD0</td><td><span class="goodlink"><a href="ext-pmpidr4.html">PMPIDR4</a></span></td><td>Performance Monitors Peripheral Identification Register 4</td></tr><tr><td class="bitfields">0xFE0</td><td><span class="goodlink"><a href="ext-pmpidr0.html">PMPIDR0</a></span></td><td>Performance Monitors Peripheral Identification Register 0</td></tr><tr><td class="bitfields">0xFE4</td><td><span class="goodlink"><a href="ext-pmpidr1.html">PMPIDR1</a></span></td><td>Performance Monitors Peripheral Identification Register 1</td></tr><tr><td class="bitfields">0xFE8</td><td><span class="goodlink"><a href="ext-pmpidr2.html">PMPIDR2</a></span></td><td>Performance Monitors Peripheral Identification Register 2</td></tr><tr><td class="bitfields">0xFEC</td><td><span class="goodlink"><a href="ext-pmpidr3.html">PMPIDR3</a></span></td><td>Performance Monitors Peripheral Identification Register 3</td></tr><tr><td class="bitfields">0xFF0</td><td><span class="goodlink"><a href="ext-pmcidr0.html">PMCIDR0</a></span></td><td>Performance Monitors Component Identification Register 0</td></tr><tr><td class="bitfields">0xFF4</td><td><span class="goodlink"><a href="ext-pmcidr1.html">PMCIDR1</a></span></td><td>Performance Monitors Component Identification Register 1</td></tr><tr><td class="bitfields">0xFF8</td><td><span class="goodlink"><a href="ext-pmcidr2.html">PMCIDR2</a></span></td><td>Performance Monitors Component Identification Register 2</td></tr><tr><td class="bitfields">0xFFC</td><td><span class="goodlink"><a href="ext-pmcidr3.html">PMCIDR3</a></span></td><td>Performance Monitors Component Identification Register 3</td></tr></tbody></table><h2 class="sysregindex"><a id="RAS" name="RAS">
		        In the RAS block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td class="bitfields">0x000 + 64n</td><td><span class="goodlink"><a href="ext-errnfr.html">ERR&lt;n>FR</a></span></td><td>Error Record Feature Register</td></tr><tr><td class="bitfields">0x008 + 64n</td><td><span class="goodlink"><a href="ext-errnctlr.html">ERR&lt;n>CTLR</a></span></td><td>Error Record Control Register</td></tr><tr><td class="bitfields">0x010 + 64n</td><td><span class="goodlink"><a href="ext-errnstatus.html">ERR&lt;n>STATUS</a></span></td><td>Error Record Primary Status Register</td></tr><tr><td class="bitfields">0x018 + 64n</td><td><span class="goodlink"><a href="ext-errnaddr.html">ERR&lt;n>ADDR</a></span></td><td>Error Record Address Register</td></tr><tr><td class="bitfields">0x020 + 64n</td><td><span class="goodlink"><a href="ext-errnmisc0.html">ERR&lt;n>MISC0</a></span></td><td>Error Record Miscellaneous Register 0</td></tr><tr><td class="bitfields">0x028 + 64n</td><td><span class="goodlink"><a href="ext-errnmisc1.html">ERR&lt;n>MISC1</a></span></td><td>Error Record Miscellaneous Register 1</td></tr><tr><td class="bitfields">0x030 + 64n</td><td><span class="goodlink"><a href="ext-errnmisc2.html">ERR&lt;n>MISC2</a></span></td><td>Error Record Miscellaneous Register 2</td></tr><tr><td class="bitfields">0x038 + 64n</td><td><span class="goodlink"><a href="ext-errnmisc3.html">ERR&lt;n>MISC3</a></span></td><td>Error Record Miscellaneous Register 3</td></tr><tr><td class="bitfields">0x800 + 64n</td><td><span class="goodlink"><a href="ext-errnpfgf.html">ERR&lt;n>PFGF</a></span></td><td>Pseudo-fault Generation Feature Register</td></tr><tr><td class="bitfields">0x808 + 64n</td><td><span class="goodlink"><a href="ext-errnpfgctl.html">ERR&lt;n>PFGCTL</a></span></td><td>Pseudo-fault Generation Control Register</td></tr><tr><td class="bitfields">0x810 + 64n</td><td><span class="goodlink"><a href="ext-errnpfgcdn.html">ERR&lt;n>PFGCDN</a></span></td><td>Pseudo-fault Generation Countdown Register</td></tr><tr><td class="bitfields">0xE00</td><td><span class="goodlink"><a href="ext-errgsr.html">ERRGSR</a></span></td><td>Error Group Status Register</td></tr><tr><td class="bitfields">0xE10</td><td><span class="brokenlink" title="file ext-erriidr.html unchanged">ERRIIDR</span></td><td>Implementation Identification Register</td></tr><tr><td class="bitfields">0xE80</td><td><span class="goodlink"><a href="ext-errfhicr0.html">ERRFHICR0</a></span></td><td>Fault-Handling Interrupt Configuration Register 0</td></tr><tr><td class="bitfields">0xE80 + 8n</td><td><span class="goodlink"><a href="ext-errirqcrn.html">ERRIRQCR&lt;n></a></span></td><td>Generic Error Interrupt Configuration Register</td></tr><tr><td class="bitfields">0xE88</td><td><span class="goodlink"><a href="ext-errfhicr1.html">ERRFHICR1</a></span></td><td>Fault-Handling Interrupt Configuration Register 1</td></tr><tr><td class="bitfields">0xE8C</td><td><span class="goodlink"><a href="ext-errfhicr2.html">ERRFHICR2</a></span></td><td>Fault-Handling Interrupt Configuration Register 2</td></tr><tr><td class="bitfields">0xE90</td><td><span class="goodlink"><a href="ext-errericr0.html">ERRERICR0</a></span></td><td>Error Recovery Interrupt Configuration Register 0</td></tr><tr><td class="bitfields">0xE98</td><td><span class="goodlink"><a href="ext-errericr1.html">ERRERICR1</a></span></td><td>Error Recovery Interrupt Configuration Register 1</td></tr><tr><td class="bitfields">0xE9C</td><td><span class="goodlink"><a href="ext-errericr2.html">ERRERICR2</a></span></td><td>Error Recovery Interrupt Configuration Register 2</td></tr><tr><td class="bitfields">0xEA0</td><td><span class="goodlink"><a href="ext-errcricr0.html">ERRCRICR0</a></span></td><td>Critical Error Interrupt Configuration Register 0</td></tr><tr><td class="bitfields">0xEA8</td><td><span class="goodlink"><a href="ext-errcricr1.html">ERRCRICR1</a></span></td><td>Critical Error Interrupt Configuration Register 1</td></tr><tr><td class="bitfields">0xEAC</td><td><span class="goodlink"><a href="ext-errcricr2.html">ERRCRICR2</a></span></td><td>Critical Error Interrupt Configuration Register 2</td></tr><tr><td class="bitfields">0xEF8</td><td><span class="goodlink"><a href="ext-errirqsr.html">ERRIRQSR</a></span></td><td>Error Interrupt Status Register</td></tr><tr><td class="bitfields">0xFA8</td><td><span class="goodlink"><a href="ext-errdevaff.html">ERRDEVAFF</a></span></td><td>Device Affinity Register</td></tr><tr><td class="bitfields">0xFBC</td><td><span class="goodlink"><a href="ext-errdevarch.html">ERRDEVARCH</a></span></td><td>Device Architecture Register</td></tr><tr><td class="bitfields">0xFC8</td><td><span class="goodlink"><a href="ext-errdevid.html">ERRDEVID</a></span></td><td>Device Configuration Register</td></tr><tr><td class="bitfields">0xFD0</td><td><span class="goodlink"><a href="ext-errpidr4.html">ERRPIDR4</a></span></td><td>Peripheral Identification Register 4</td></tr><tr><td class="bitfields">0xFE0</td><td><span class="goodlink"><a href="ext-errpidr0.html">ERRPIDR0</a></span></td><td>Peripheral Identification Register 0</td></tr><tr><td class="bitfields">0xFE4</td><td><span class="goodlink"><a href="ext-errpidr1.html">ERRPIDR1</a></span></td><td>Peripheral Identification Register 1</td></tr><tr><td class="bitfields">0xFE8</td><td><span class="goodlink"><a href="ext-errpidr2.html">ERRPIDR2</a></span></td><td>Peripheral Identification Register 2</td></tr><tr><td class="bitfields">0xFEC</td><td><span class="goodlink"><a href="ext-errpidr3.html">ERRPIDR3</a></span></td><td>Peripheral Identification Register 3</td></tr><tr><td class="bitfields">0xFF0</td><td><span class="goodlink"><a href="ext-errcidr0.html">ERRCIDR0</a></span></td><td>Component Identification Register 0</td></tr><tr><td class="bitfields">0xFF4</td><td><span class="goodlink"><a href="ext-errcidr1.html">ERRCIDR1</a></span></td><td>Component Identification Register 1</td></tr><tr><td class="bitfields">0xFF8</td><td><span class="goodlink"><a href="ext-errcidr2.html">ERRCIDR2</a></span></td><td>Component Identification Register 2</td></tr><tr><td class="bitfields">0xFFC</td><td><span class="goodlink"><a href="ext-errcidr3.html">ERRCIDR3</a></span></td><td>Component Identification Register 3</td></tr></tbody></table><h2 class="sysregindex"><a id="Timer" name="Timer">
		        In the Timer block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Frame</th><th>Offset</th><th>Name</th><th>Description</th></tr></thead><tbody><tr><td>CNTBaseN</td><td class="bitfields">0x000</td><td><span class="brokenlink" title="file ext-cntpct.html unchanged">CNTPCT[31:0]</span></td><td>Counter-timer Physical Count</td></tr><tr><td>CNTBaseN</td><td class="bitfields">0x004</td><td><span class="brokenlink" title="file ext-cntpct.html unchanged">CNTPCT[63:32]</span></td><td>Counter-timer Physical Count</td></tr><tr><td>CNTBaseN</td><td class="bitfields">0x008</td><td><span class="brokenlink" title="file ext-cntvct.html unchanged">CNTVCT[31:0]</span></td><td>Counter-timer Virtual Count</td></tr><tr><td>CNTBaseN</td><td class="bitfields">0x00C</td><td><span class="brokenlink" title="file ext-cntvct.html unchanged">CNTVCT[63:32]</span></td><td>Counter-timer Virtual Count</td></tr><tr><td>CNTBaseN</td><td class="bitfields">0x010</td><td><span class="goodlink"><a href="ext-cntfrq.html">CNTFRQ</a></span></td><td>Counter-timer Frequency</td></tr><tr><td>CNTBaseN</td><td class="bitfields">0x014</td><td><span class="goodlink"><a href="ext-cntel0acr.html">CNTEL0ACR</a></span></td><td>Counter-timer EL0 Access Control Register</td></tr><tr><td>CNTBaseN</td><td class="bitfields">0x018</td><td><span class="brokenlink" title="file ext-cntvoff.html unchanged">CNTVOFF[31:0]</span></td><td>Counter-timer Virtual Offset</td></tr><tr><td>CNTBaseN</td><td class="bitfields">0x01C</td><td><span class="brokenlink" title="file ext-cntvoff.html unchanged">CNTVOFF[63:32]</span></td><td>Counter-timer Virtual Offset</td></tr><tr><td>CNTBaseN</td><td class="bitfields">0x020</td><td><span class="goodlink"><a href="ext-cntp_cval.html">CNTP_CVAL[31:0]</a></span></td><td>Counter-timer Physical Timer CompareValue</td></tr><tr><td>CNTBaseN</td><td class="bitfields">0x024</td><td><span class="goodlink"><a href="ext-cntp_cval.html">CNTP_CVAL[63:32]</a></span></td><td>Counter-timer Physical Timer CompareValue</td></tr><tr><td>CNTBaseN</td><td class="bitfields">0x028</td><td><span class="goodlink"><a href="ext-cntp_tval.html">CNTP_TVAL</a></span></td><td>Counter-timer Physical Timer TimerValue</td></tr><tr><td>CNTBaseN</td><td class="bitfields">0x02C</td><td><span class="goodlink"><a href="ext-cntp_ctl.html">CNTP_CTL</a></span></td><td>Counter-timer Physical Timer Control</td></tr><tr><td>CNTBaseN</td><td class="bitfields">0x030</td><td><span class="goodlink"><a href="ext-cntv_cval.html">CNTV_CVAL[31:0]</a></span></td><td>Counter-timer Virtual Timer CompareValue</td></tr><tr><td>CNTBaseN</td><td class="bitfields">0x034</td><td><span class="goodlink"><a href="ext-cntv_cval.html">CNTV_CVAL[63:32]</a></span></td><td>Counter-timer Virtual Timer CompareValue</td></tr><tr><td>CNTBaseN</td><td class="bitfields">0x038</td><td><span class="goodlink"><a href="ext-cntv_tval.html">CNTV_TVAL</a></span></td><td>Counter-timer Virtual Timer TimerValue</td></tr><tr><td>CNTBaseN</td><td class="bitfields">0x03C</td><td><span class="goodlink"><a href="ext-cntv_ctl.html">CNTV_CTL</a></span></td><td>Counter-timer Virtual Timer Control</td></tr><tr><td>CNTBaseN</td><td class="bitfields">0xFD0 + 4n</td><td><span class="brokenlink" title="file ext-counteridn.html unchanged">CounterID&lt;n></span></td><td>Counter ID registers</td></tr><tr><td>CNTCTLBase</td><td class="bitfields">0x000</td><td><span class="goodlink"><a href="ext-cntfrq.html">CNTFRQ</a></span></td><td>Counter-timer Frequency</td></tr><tr><td>CNTCTLBase</td><td class="bitfields">0x004</td><td><span class="goodlink"><a href="ext-cntnsar.html">CNTNSAR</a></span></td><td>Counter-timer Non-secure Access Register</td></tr><tr><td>CNTCTLBase</td><td class="bitfields">0x008</td><td><span class="brokenlink" title="file ext-cnttidr.html unchanged">CNTTIDR</span></td><td>Counter-timer Timer ID Register</td></tr><tr><td>CNTCTLBase</td><td class="bitfields">0x040 + 4n</td><td><span class="goodlink"><a href="ext-cntacrn.html">CNTACR&lt;n></a></span></td><td>Counter-timer Access Control Registers</td></tr><tr><td>CNTCTLBase</td><td class="bitfields">0x080 + 8n</td><td><span class="brokenlink" title="file ext-cntvoffn.html unchanged">CNTVOFF&lt;n>[31:0]</span></td><td>Counter-timer Virtual Offsets</td></tr><tr><td>CNTCTLBase</td><td class="bitfields">0x084 + 8n</td><td><span class="brokenlink" title="file ext-cntvoffn.html unchanged">CNTVOFF&lt;n>[63:32]</span></td><td>Counter-timer Virtual Offsets</td></tr><tr><td>CNTCTLBase</td><td class="bitfields">0xFD0 + 4n</td><td><span class="brokenlink" title="file ext-counteridn.html unchanged">CounterID&lt;n></span></td><td>Counter ID registers</td></tr><tr><td>CNTControlBase</td><td class="bitfields">0x000</td><td><span class="goodlink"><a href="ext-cntcr.html">CNTCR</a></span></td><td>Counter Control Register</td></tr><tr><td>CNTControlBase</td><td class="bitfields">0x004</td><td><span class="goodlink"><a href="ext-cntsr.html">CNTSR</a></span></td><td>Counter Status Register</td></tr><tr><td>CNTControlBase</td><td class="bitfields">0x008</td><td><span class="goodlink"><a href="ext-cntcv.html">CNTCV[63:0]</a></span></td><td>Counter Count Value register</td></tr><tr><td>CNTControlBase</td><td class="bitfields">0x020</td><td><span class="goodlink"><a href="ext-cntfid0.html">CNTFID0</a></span></td><td>Counter Frequency ID</td></tr><tr><td>CNTControlBase</td><td class="bitfields">0x020 + 4n</td><td><span class="goodlink"><a href="ext-cntfidn.html">CNTFID&lt;n></a></span></td><td>Counter Frequency IDs, n > 0</td></tr><tr><td>CNTControlBase</td><td class="bitfields">0x10</td><td><span class="goodlink"><a href="ext-cntscr.html">CNTSCR</a></span></td><td>Counter Scale Register</td></tr><tr><td>CNTControlBase</td><td class="bitfields">0x1C</td><td><span class="brokenlink" title="file ext-cntid.html unchanged">CNTID</span></td><td>Counter Identification Register</td></tr><tr><td>CNTControlBase</td><td class="bitfields">0xFD0 + 4n</td><td><span class="brokenlink" title="file ext-counteridn.html unchanged">CounterID&lt;n></span></td><td>Counter ID registers</td></tr><tr><td>CNTEL0BaseN</td><td class="bitfields">0x000</td><td><span class="brokenlink" title="file ext-cntpct.html unchanged">CNTPCT[31:0]</span></td><td>Counter-timer Physical Count</td></tr><tr><td>CNTEL0BaseN</td><td class="bitfields">0x004</td><td><span class="brokenlink" title="file ext-cntpct.html unchanged">CNTPCT[63:32]</span></td><td>Counter-timer Physical Count</td></tr><tr><td>CNTEL0BaseN</td><td class="bitfields">0x008</td><td><span class="brokenlink" title="file ext-cntvct.html unchanged">CNTVCT[31:0]</span></td><td>Counter-timer Virtual Count</td></tr><tr><td>CNTEL0BaseN</td><td class="bitfields">0x00C</td><td><span class="brokenlink" title="file ext-cntvct.html unchanged">CNTVCT[63:32]</span></td><td>Counter-timer Virtual Count</td></tr><tr><td>CNTEL0BaseN</td><td class="bitfields">0x010</td><td><span class="goodlink"><a href="ext-cntfrq.html">CNTFRQ</a></span></td><td>Counter-timer Frequency</td></tr><tr><td>CNTEL0BaseN</td><td class="bitfields">0x020</td><td><span class="goodlink"><a href="ext-cntp_cval.html">CNTP_CVAL[31:0]</a></span></td><td>Counter-timer Physical Timer CompareValue</td></tr><tr><td>CNTEL0BaseN</td><td class="bitfields">0x024</td><td><span class="goodlink"><a href="ext-cntp_cval.html">CNTP_CVAL[63:32]</a></span></td><td>Counter-timer Physical Timer CompareValue</td></tr><tr><td>CNTEL0BaseN</td><td class="bitfields">0x028</td><td><span class="goodlink"><a href="ext-cntp_tval.html">CNTP_TVAL</a></span></td><td>Counter-timer Physical Timer TimerValue</td></tr><tr><td>CNTEL0BaseN</td><td class="bitfields">0x02C</td><td><span class="goodlink"><a href="ext-cntp_ctl.html">CNTP_CTL</a></span></td><td>Counter-timer Physical Timer Control</td></tr><tr><td>CNTEL0BaseN</td><td class="bitfields">0x030</td><td><span class="goodlink"><a href="ext-cntv_cval.html">CNTV_CVAL[31:0]</a></span></td><td>Counter-timer Virtual Timer CompareValue</td></tr><tr><td>CNTEL0BaseN</td><td class="bitfields">0x034</td><td><span class="goodlink"><a href="ext-cntv_cval.html">CNTV_CVAL[63:32]</a></span></td><td>Counter-timer Virtual Timer CompareValue</td></tr><tr><td>CNTEL0BaseN</td><td class="bitfields">0x038</td><td><span class="goodlink"><a href="ext-cntv_tval.html">CNTV_TVAL</a></span></td><td>Counter-timer Virtual Timer TimerValue</td></tr><tr><td>CNTEL0BaseN</td><td class="bitfields">0x03C</td><td><span class="goodlink"><a href="ext-cntv_ctl.html">CNTV_CTL</a></span></td><td>Counter-timer Virtual Timer Control</td></tr><tr><td>CNTEL0BaseN</td><td class="bitfields">0xFD0 + 4n</td><td><span class="brokenlink" title="file ext-counteridn.html unchanged">CounterID&lt;n></span></td><td>Counter ID registers</td></tr><tr><td>CNTReadBase</td><td class="bitfields">0x000</td><td><span class="goodlink"><a href="ext-cntcv.html">CNTCV[63:0]</a></span></td><td>Counter Count Value register</td></tr><tr><td>CNTReadBase</td><td class="bitfields">0xFD0 + 4n</td><td><span class="brokenlink" title="file ext-counteridn.html unchanged">CounterID&lt;n></span></td><td>Counter ID registers</td></tr></tbody></table><hr/><table align="center"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><p class="versions"><ins>13</ins><del>27</del>/<ins>12</ins><del>09</del>/2019 <ins>15</ins><del>18</del>:<ins>13</ins><del>49</del></p><p class="copyconf">Copyright © 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>