
001Task.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005000  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  080050c0  080050c0  000150c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080051c0  080051c0  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  080051c0  080051c0  000151c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080051c8  080051c8  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080051c8  080051c8  000151c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080051cc  080051cc  000151cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  080051d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e94  20000014  080051e4  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001ea8  080051e4  00021ea8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019d2d  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031fa  00000000  00000000  00039d69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001320  00000000  00000000  0003cf68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000011f8  00000000  00000000  0003e288  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a9aa  00000000  00000000  0003f480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016571  00000000  00000000  00059e2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aa0e5  00000000  00000000  0007039b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011a480  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000450c  00000000  00000000  0011a4d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000014 	.word	0x20000014
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080050a8 	.word	0x080050a8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000018 	.word	0x20000018
 8000104:	080050a8 	.word	0x080050a8

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_uldivmod>:
 80003f4:	2b00      	cmp	r3, #0
 80003f6:	d111      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003f8:	2a00      	cmp	r2, #0
 80003fa:	d10f      	bne.n	800041c <__aeabi_uldivmod+0x28>
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d100      	bne.n	8000402 <__aeabi_uldivmod+0xe>
 8000400:	2800      	cmp	r0, #0
 8000402:	d002      	beq.n	800040a <__aeabi_uldivmod+0x16>
 8000404:	2100      	movs	r1, #0
 8000406:	43c9      	mvns	r1, r1
 8000408:	1c08      	adds	r0, r1, #0
 800040a:	b407      	push	{r0, r1, r2}
 800040c:	4802      	ldr	r0, [pc, #8]	; (8000418 <__aeabi_uldivmod+0x24>)
 800040e:	a102      	add	r1, pc, #8	; (adr r1, 8000418 <__aeabi_uldivmod+0x24>)
 8000410:	1840      	adds	r0, r0, r1
 8000412:	9002      	str	r0, [sp, #8]
 8000414:	bd03      	pop	{r0, r1, pc}
 8000416:	46c0      	nop			; (mov r8, r8)
 8000418:	ffffffd9 	.word	0xffffffd9
 800041c:	b403      	push	{r0, r1}
 800041e:	4668      	mov	r0, sp
 8000420:	b501      	push	{r0, lr}
 8000422:	9802      	ldr	r0, [sp, #8]
 8000424:	f000 f806 	bl	8000434 <__udivmoddi4>
 8000428:	9b01      	ldr	r3, [sp, #4]
 800042a:	469e      	mov	lr, r3
 800042c:	b002      	add	sp, #8
 800042e:	bc0c      	pop	{r2, r3}
 8000430:	4770      	bx	lr
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__udivmoddi4>:
 8000434:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000436:	4657      	mov	r7, sl
 8000438:	464e      	mov	r6, r9
 800043a:	4645      	mov	r5, r8
 800043c:	46de      	mov	lr, fp
 800043e:	b5e0      	push	{r5, r6, r7, lr}
 8000440:	0004      	movs	r4, r0
 8000442:	000d      	movs	r5, r1
 8000444:	4692      	mov	sl, r2
 8000446:	4699      	mov	r9, r3
 8000448:	b083      	sub	sp, #12
 800044a:	428b      	cmp	r3, r1
 800044c:	d830      	bhi.n	80004b0 <__udivmoddi4+0x7c>
 800044e:	d02d      	beq.n	80004ac <__udivmoddi4+0x78>
 8000450:	4649      	mov	r1, r9
 8000452:	4650      	mov	r0, sl
 8000454:	f000 f8ba 	bl	80005cc <__clzdi2>
 8000458:	0029      	movs	r1, r5
 800045a:	0006      	movs	r6, r0
 800045c:	0020      	movs	r0, r4
 800045e:	f000 f8b5 	bl	80005cc <__clzdi2>
 8000462:	1a33      	subs	r3, r6, r0
 8000464:	4698      	mov	r8, r3
 8000466:	3b20      	subs	r3, #32
 8000468:	469b      	mov	fp, r3
 800046a:	d433      	bmi.n	80004d4 <__udivmoddi4+0xa0>
 800046c:	465a      	mov	r2, fp
 800046e:	4653      	mov	r3, sl
 8000470:	4093      	lsls	r3, r2
 8000472:	4642      	mov	r2, r8
 8000474:	001f      	movs	r7, r3
 8000476:	4653      	mov	r3, sl
 8000478:	4093      	lsls	r3, r2
 800047a:	001e      	movs	r6, r3
 800047c:	42af      	cmp	r7, r5
 800047e:	d83a      	bhi.n	80004f6 <__udivmoddi4+0xc2>
 8000480:	42af      	cmp	r7, r5
 8000482:	d100      	bne.n	8000486 <__udivmoddi4+0x52>
 8000484:	e078      	b.n	8000578 <__udivmoddi4+0x144>
 8000486:	465b      	mov	r3, fp
 8000488:	1ba4      	subs	r4, r4, r6
 800048a:	41bd      	sbcs	r5, r7
 800048c:	2b00      	cmp	r3, #0
 800048e:	da00      	bge.n	8000492 <__udivmoddi4+0x5e>
 8000490:	e075      	b.n	800057e <__udivmoddi4+0x14a>
 8000492:	2200      	movs	r2, #0
 8000494:	2300      	movs	r3, #0
 8000496:	9200      	str	r2, [sp, #0]
 8000498:	9301      	str	r3, [sp, #4]
 800049a:	2301      	movs	r3, #1
 800049c:	465a      	mov	r2, fp
 800049e:	4093      	lsls	r3, r2
 80004a0:	9301      	str	r3, [sp, #4]
 80004a2:	2301      	movs	r3, #1
 80004a4:	4642      	mov	r2, r8
 80004a6:	4093      	lsls	r3, r2
 80004a8:	9300      	str	r3, [sp, #0]
 80004aa:	e028      	b.n	80004fe <__udivmoddi4+0xca>
 80004ac:	4282      	cmp	r2, r0
 80004ae:	d9cf      	bls.n	8000450 <__udivmoddi4+0x1c>
 80004b0:	2200      	movs	r2, #0
 80004b2:	2300      	movs	r3, #0
 80004b4:	9200      	str	r2, [sp, #0]
 80004b6:	9301      	str	r3, [sp, #4]
 80004b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d001      	beq.n	80004c2 <__udivmoddi4+0x8e>
 80004be:	601c      	str	r4, [r3, #0]
 80004c0:	605d      	str	r5, [r3, #4]
 80004c2:	9800      	ldr	r0, [sp, #0]
 80004c4:	9901      	ldr	r1, [sp, #4]
 80004c6:	b003      	add	sp, #12
 80004c8:	bcf0      	pop	{r4, r5, r6, r7}
 80004ca:	46bb      	mov	fp, r7
 80004cc:	46b2      	mov	sl, r6
 80004ce:	46a9      	mov	r9, r5
 80004d0:	46a0      	mov	r8, r4
 80004d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d4:	4642      	mov	r2, r8
 80004d6:	2320      	movs	r3, #32
 80004d8:	1a9b      	subs	r3, r3, r2
 80004da:	4652      	mov	r2, sl
 80004dc:	40da      	lsrs	r2, r3
 80004de:	4641      	mov	r1, r8
 80004e0:	0013      	movs	r3, r2
 80004e2:	464a      	mov	r2, r9
 80004e4:	408a      	lsls	r2, r1
 80004e6:	0017      	movs	r7, r2
 80004e8:	4642      	mov	r2, r8
 80004ea:	431f      	orrs	r7, r3
 80004ec:	4653      	mov	r3, sl
 80004ee:	4093      	lsls	r3, r2
 80004f0:	001e      	movs	r6, r3
 80004f2:	42af      	cmp	r7, r5
 80004f4:	d9c4      	bls.n	8000480 <__udivmoddi4+0x4c>
 80004f6:	2200      	movs	r2, #0
 80004f8:	2300      	movs	r3, #0
 80004fa:	9200      	str	r2, [sp, #0]
 80004fc:	9301      	str	r3, [sp, #4]
 80004fe:	4643      	mov	r3, r8
 8000500:	2b00      	cmp	r3, #0
 8000502:	d0d9      	beq.n	80004b8 <__udivmoddi4+0x84>
 8000504:	07fb      	lsls	r3, r7, #31
 8000506:	0872      	lsrs	r2, r6, #1
 8000508:	431a      	orrs	r2, r3
 800050a:	4646      	mov	r6, r8
 800050c:	087b      	lsrs	r3, r7, #1
 800050e:	e00e      	b.n	800052e <__udivmoddi4+0xfa>
 8000510:	42ab      	cmp	r3, r5
 8000512:	d101      	bne.n	8000518 <__udivmoddi4+0xe4>
 8000514:	42a2      	cmp	r2, r4
 8000516:	d80c      	bhi.n	8000532 <__udivmoddi4+0xfe>
 8000518:	1aa4      	subs	r4, r4, r2
 800051a:	419d      	sbcs	r5, r3
 800051c:	2001      	movs	r0, #1
 800051e:	1924      	adds	r4, r4, r4
 8000520:	416d      	adcs	r5, r5
 8000522:	2100      	movs	r1, #0
 8000524:	3e01      	subs	r6, #1
 8000526:	1824      	adds	r4, r4, r0
 8000528:	414d      	adcs	r5, r1
 800052a:	2e00      	cmp	r6, #0
 800052c:	d006      	beq.n	800053c <__udivmoddi4+0x108>
 800052e:	42ab      	cmp	r3, r5
 8000530:	d9ee      	bls.n	8000510 <__udivmoddi4+0xdc>
 8000532:	3e01      	subs	r6, #1
 8000534:	1924      	adds	r4, r4, r4
 8000536:	416d      	adcs	r5, r5
 8000538:	2e00      	cmp	r6, #0
 800053a:	d1f8      	bne.n	800052e <__udivmoddi4+0xfa>
 800053c:	9800      	ldr	r0, [sp, #0]
 800053e:	9901      	ldr	r1, [sp, #4]
 8000540:	465b      	mov	r3, fp
 8000542:	1900      	adds	r0, r0, r4
 8000544:	4169      	adcs	r1, r5
 8000546:	2b00      	cmp	r3, #0
 8000548:	db24      	blt.n	8000594 <__udivmoddi4+0x160>
 800054a:	002b      	movs	r3, r5
 800054c:	465a      	mov	r2, fp
 800054e:	4644      	mov	r4, r8
 8000550:	40d3      	lsrs	r3, r2
 8000552:	002a      	movs	r2, r5
 8000554:	40e2      	lsrs	r2, r4
 8000556:	001c      	movs	r4, r3
 8000558:	465b      	mov	r3, fp
 800055a:	0015      	movs	r5, r2
 800055c:	2b00      	cmp	r3, #0
 800055e:	db2a      	blt.n	80005b6 <__udivmoddi4+0x182>
 8000560:	0026      	movs	r6, r4
 8000562:	409e      	lsls	r6, r3
 8000564:	0033      	movs	r3, r6
 8000566:	0026      	movs	r6, r4
 8000568:	4647      	mov	r7, r8
 800056a:	40be      	lsls	r6, r7
 800056c:	0032      	movs	r2, r6
 800056e:	1a80      	subs	r0, r0, r2
 8000570:	4199      	sbcs	r1, r3
 8000572:	9000      	str	r0, [sp, #0]
 8000574:	9101      	str	r1, [sp, #4]
 8000576:	e79f      	b.n	80004b8 <__udivmoddi4+0x84>
 8000578:	42a3      	cmp	r3, r4
 800057a:	d8bc      	bhi.n	80004f6 <__udivmoddi4+0xc2>
 800057c:	e783      	b.n	8000486 <__udivmoddi4+0x52>
 800057e:	4642      	mov	r2, r8
 8000580:	2320      	movs	r3, #32
 8000582:	2100      	movs	r1, #0
 8000584:	1a9b      	subs	r3, r3, r2
 8000586:	2200      	movs	r2, #0
 8000588:	9100      	str	r1, [sp, #0]
 800058a:	9201      	str	r2, [sp, #4]
 800058c:	2201      	movs	r2, #1
 800058e:	40da      	lsrs	r2, r3
 8000590:	9201      	str	r2, [sp, #4]
 8000592:	e786      	b.n	80004a2 <__udivmoddi4+0x6e>
 8000594:	4642      	mov	r2, r8
 8000596:	2320      	movs	r3, #32
 8000598:	1a9b      	subs	r3, r3, r2
 800059a:	002a      	movs	r2, r5
 800059c:	4646      	mov	r6, r8
 800059e:	409a      	lsls	r2, r3
 80005a0:	0023      	movs	r3, r4
 80005a2:	40f3      	lsrs	r3, r6
 80005a4:	4644      	mov	r4, r8
 80005a6:	4313      	orrs	r3, r2
 80005a8:	002a      	movs	r2, r5
 80005aa:	40e2      	lsrs	r2, r4
 80005ac:	001c      	movs	r4, r3
 80005ae:	465b      	mov	r3, fp
 80005b0:	0015      	movs	r5, r2
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	dad4      	bge.n	8000560 <__udivmoddi4+0x12c>
 80005b6:	4642      	mov	r2, r8
 80005b8:	002f      	movs	r7, r5
 80005ba:	2320      	movs	r3, #32
 80005bc:	0026      	movs	r6, r4
 80005be:	4097      	lsls	r7, r2
 80005c0:	1a9b      	subs	r3, r3, r2
 80005c2:	40de      	lsrs	r6, r3
 80005c4:	003b      	movs	r3, r7
 80005c6:	4333      	orrs	r3, r6
 80005c8:	e7cd      	b.n	8000566 <__udivmoddi4+0x132>
 80005ca:	46c0      	nop			; (mov r8, r8)

080005cc <__clzdi2>:
 80005cc:	b510      	push	{r4, lr}
 80005ce:	2900      	cmp	r1, #0
 80005d0:	d103      	bne.n	80005da <__clzdi2+0xe>
 80005d2:	f000 f807 	bl	80005e4 <__clzsi2>
 80005d6:	3020      	adds	r0, #32
 80005d8:	e002      	b.n	80005e0 <__clzdi2+0x14>
 80005da:	1c08      	adds	r0, r1, #0
 80005dc:	f000 f802 	bl	80005e4 <__clzsi2>
 80005e0:	bd10      	pop	{r4, pc}
 80005e2:	46c0      	nop			; (mov r8, r8)

080005e4 <__clzsi2>:
 80005e4:	211c      	movs	r1, #28
 80005e6:	2301      	movs	r3, #1
 80005e8:	041b      	lsls	r3, r3, #16
 80005ea:	4298      	cmp	r0, r3
 80005ec:	d301      	bcc.n	80005f2 <__clzsi2+0xe>
 80005ee:	0c00      	lsrs	r0, r0, #16
 80005f0:	3910      	subs	r1, #16
 80005f2:	0a1b      	lsrs	r3, r3, #8
 80005f4:	4298      	cmp	r0, r3
 80005f6:	d301      	bcc.n	80005fc <__clzsi2+0x18>
 80005f8:	0a00      	lsrs	r0, r0, #8
 80005fa:	3908      	subs	r1, #8
 80005fc:	091b      	lsrs	r3, r3, #4
 80005fe:	4298      	cmp	r0, r3
 8000600:	d301      	bcc.n	8000606 <__clzsi2+0x22>
 8000602:	0900      	lsrs	r0, r0, #4
 8000604:	3904      	subs	r1, #4
 8000606:	a202      	add	r2, pc, #8	; (adr r2, 8000610 <__clzsi2+0x2c>)
 8000608:	5c10      	ldrb	r0, [r2, r0]
 800060a:	1840      	adds	r0, r0, r1
 800060c:	4770      	bx	lr
 800060e:	46c0      	nop			; (mov r8, r8)
 8000610:	02020304 	.word	0x02020304
 8000614:	01010101 	.word	0x01010101
	...

08000620 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b086      	sub	sp, #24
 8000624:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000626:	f000 fa8d 	bl	8000b44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800062a:	f000 f82d 	bl	8000688 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800062e:	f000 f8d9 	bl	80007e4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000632:	f000 f889 	bl	8000748 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  status = xTaskCreate(Taskfunc1,"Task-1",200,NULL,2,&task1_handle);
 8000636:	4910      	ldr	r1, [pc, #64]	; (8000678 <main+0x58>)
 8000638:	4810      	ldr	r0, [pc, #64]	; (800067c <main+0x5c>)
 800063a:	2308      	movs	r3, #8
 800063c:	18fb      	adds	r3, r7, r3
 800063e:	9301      	str	r3, [sp, #4]
 8000640:	2302      	movs	r3, #2
 8000642:	9300      	str	r3, [sp, #0]
 8000644:	2300      	movs	r3, #0
 8000646:	22c8      	movs	r2, #200	; 0xc8
 8000648:	f003 f8d3 	bl	80037f2 <xTaskCreate>
 800064c:	0003      	movs	r3, r0
 800064e:	60fb      	str	r3, [r7, #12]
  configASSERT(status = pdPASS);
 8000650:	2301      	movs	r3, #1
 8000652:	60fb      	str	r3, [r7, #12]

  status = xTaskCreate(Taskfunc2,"Task-2",200,NULL,2,&task2_handle);
 8000654:	490a      	ldr	r1, [pc, #40]	; (8000680 <main+0x60>)
 8000656:	480b      	ldr	r0, [pc, #44]	; (8000684 <main+0x64>)
 8000658:	1d3b      	adds	r3, r7, #4
 800065a:	9301      	str	r3, [sp, #4]
 800065c:	2302      	movs	r3, #2
 800065e:	9300      	str	r3, [sp, #0]
 8000660:	2300      	movs	r3, #0
 8000662:	22c8      	movs	r2, #200	; 0xc8
 8000664:	f003 f8c5 	bl	80037f2 <xTaskCreate>
 8000668:	0003      	movs	r3, r0
 800066a:	60fb      	str	r3, [r7, #12]
  configASSERT(status = pdPASS);
 800066c:	2301      	movs	r3, #1
 800066e:	60fb      	str	r3, [r7, #12]

  vTaskStartScheduler();
 8000670:	f003 fa1c 	bl	8003aac <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000674:	e7fe      	b.n	8000674 <main+0x54>
 8000676:	46c0      	nop			; (mov r8, r8)
 8000678:	080050c0 	.word	0x080050c0
 800067c:	080008ad 	.word	0x080008ad
 8000680:	080050c8 	.word	0x080050c8
 8000684:	080008d1 	.word	0x080008d1

08000688 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000688:	b590      	push	{r4, r7, lr}
 800068a:	b0a1      	sub	sp, #132	; 0x84
 800068c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068e:	2448      	movs	r4, #72	; 0x48
 8000690:	193b      	adds	r3, r7, r4
 8000692:	0018      	movs	r0, r3
 8000694:	2338      	movs	r3, #56	; 0x38
 8000696:	001a      	movs	r2, r3
 8000698:	2100      	movs	r1, #0
 800069a:	f004 fcfc 	bl	8005096 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800069e:	2338      	movs	r3, #56	; 0x38
 80006a0:	18fb      	adds	r3, r7, r3
 80006a2:	0018      	movs	r0, r3
 80006a4:	2310      	movs	r3, #16
 80006a6:	001a      	movs	r2, r3
 80006a8:	2100      	movs	r1, #0
 80006aa:	f004 fcf4 	bl	8005096 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006ae:	1d3b      	adds	r3, r7, #4
 80006b0:	0018      	movs	r0, r3
 80006b2:	2334      	movs	r3, #52	; 0x34
 80006b4:	001a      	movs	r2, r3
 80006b6:	2100      	movs	r1, #0
 80006b8:	f004 fced 	bl	8005096 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006bc:	2380      	movs	r3, #128	; 0x80
 80006be:	009b      	lsls	r3, r3, #2
 80006c0:	0018      	movs	r0, r3
 80006c2:	f000 fce5 	bl	8001090 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006c6:	193b      	adds	r3, r7, r4
 80006c8:	2202      	movs	r2, #2
 80006ca:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006cc:	193b      	adds	r3, r7, r4
 80006ce:	2280      	movs	r2, #128	; 0x80
 80006d0:	0052      	lsls	r2, r2, #1
 80006d2:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006d4:	193b      	adds	r3, r7, r4
 80006d6:	2200      	movs	r2, #0
 80006d8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006da:	193b      	adds	r3, r7, r4
 80006dc:	2240      	movs	r2, #64	; 0x40
 80006de:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006e0:	193b      	adds	r3, r7, r4
 80006e2:	2200      	movs	r2, #0
 80006e4:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006e6:	193b      	adds	r3, r7, r4
 80006e8:	0018      	movs	r0, r3
 80006ea:	f000 fd1d 	bl	8001128 <HAL_RCC_OscConfig>
 80006ee:	1e03      	subs	r3, r0, #0
 80006f0:	d001      	beq.n	80006f6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80006f2:	f000 f911 	bl	8000918 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f6:	2138      	movs	r1, #56	; 0x38
 80006f8:	187b      	adds	r3, r7, r1
 80006fa:	2207      	movs	r2, #7
 80006fc:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006fe:	187b      	adds	r3, r7, r1
 8000700:	2200      	movs	r2, #0
 8000702:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000704:	187b      	adds	r3, r7, r1
 8000706:	2200      	movs	r2, #0
 8000708:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800070a:	187b      	adds	r3, r7, r1
 800070c:	2200      	movs	r2, #0
 800070e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000710:	187b      	adds	r3, r7, r1
 8000712:	2100      	movs	r1, #0
 8000714:	0018      	movs	r0, r3
 8000716:	f001 f821 	bl	800175c <HAL_RCC_ClockConfig>
 800071a:	1e03      	subs	r3, r0, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800071e:	f000 f8fb 	bl	8000918 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000722:	1d3b      	adds	r3, r7, #4
 8000724:	2202      	movs	r2, #2
 8000726:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000728:	1d3b      	adds	r3, r7, #4
 800072a:	2200      	movs	r2, #0
 800072c:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800072e:	1d3b      	adds	r3, r7, #4
 8000730:	0018      	movs	r0, r3
 8000732:	f001 f9e7 	bl	8001b04 <HAL_RCCEx_PeriphCLKConfig>
 8000736:	1e03      	subs	r3, r0, #0
 8000738:	d001      	beq.n	800073e <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800073a:	f000 f8ed 	bl	8000918 <Error_Handler>
  }
}
 800073e:	46c0      	nop			; (mov r8, r8)
 8000740:	46bd      	mov	sp, r7
 8000742:	b021      	add	sp, #132	; 0x84
 8000744:	bd90      	pop	{r4, r7, pc}
	...

08000748 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800074c:	4b23      	ldr	r3, [pc, #140]	; (80007dc <MX_USART2_UART_Init+0x94>)
 800074e:	4a24      	ldr	r2, [pc, #144]	; (80007e0 <MX_USART2_UART_Init+0x98>)
 8000750:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000752:	4b22      	ldr	r3, [pc, #136]	; (80007dc <MX_USART2_UART_Init+0x94>)
 8000754:	22e1      	movs	r2, #225	; 0xe1
 8000756:	0252      	lsls	r2, r2, #9
 8000758:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800075a:	4b20      	ldr	r3, [pc, #128]	; (80007dc <MX_USART2_UART_Init+0x94>)
 800075c:	2200      	movs	r2, #0
 800075e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000760:	4b1e      	ldr	r3, [pc, #120]	; (80007dc <MX_USART2_UART_Init+0x94>)
 8000762:	2200      	movs	r2, #0
 8000764:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000766:	4b1d      	ldr	r3, [pc, #116]	; (80007dc <MX_USART2_UART_Init+0x94>)
 8000768:	2200      	movs	r2, #0
 800076a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800076c:	4b1b      	ldr	r3, [pc, #108]	; (80007dc <MX_USART2_UART_Init+0x94>)
 800076e:	220c      	movs	r2, #12
 8000770:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000772:	4b1a      	ldr	r3, [pc, #104]	; (80007dc <MX_USART2_UART_Init+0x94>)
 8000774:	2200      	movs	r2, #0
 8000776:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000778:	4b18      	ldr	r3, [pc, #96]	; (80007dc <MX_USART2_UART_Init+0x94>)
 800077a:	2200      	movs	r2, #0
 800077c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800077e:	4b17      	ldr	r3, [pc, #92]	; (80007dc <MX_USART2_UART_Init+0x94>)
 8000780:	2200      	movs	r2, #0
 8000782:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000784:	4b15      	ldr	r3, [pc, #84]	; (80007dc <MX_USART2_UART_Init+0x94>)
 8000786:	2200      	movs	r2, #0
 8000788:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800078a:	4b14      	ldr	r3, [pc, #80]	; (80007dc <MX_USART2_UART_Init+0x94>)
 800078c:	2200      	movs	r2, #0
 800078e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000790:	4b12      	ldr	r3, [pc, #72]	; (80007dc <MX_USART2_UART_Init+0x94>)
 8000792:	0018      	movs	r0, r3
 8000794:	f001 fe14 	bl	80023c0 <HAL_UART_Init>
 8000798:	1e03      	subs	r3, r0, #0
 800079a:	d001      	beq.n	80007a0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800079c:	f000 f8bc 	bl	8000918 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007a0:	4b0e      	ldr	r3, [pc, #56]	; (80007dc <MX_USART2_UART_Init+0x94>)
 80007a2:	2100      	movs	r1, #0
 80007a4:	0018      	movs	r0, r3
 80007a6:	f002 fbe9 	bl	8002f7c <HAL_UARTEx_SetTxFifoThreshold>
 80007aa:	1e03      	subs	r3, r0, #0
 80007ac:	d001      	beq.n	80007b2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80007ae:	f000 f8b3 	bl	8000918 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007b2:	4b0a      	ldr	r3, [pc, #40]	; (80007dc <MX_USART2_UART_Init+0x94>)
 80007b4:	2100      	movs	r1, #0
 80007b6:	0018      	movs	r0, r3
 80007b8:	f002 fc20 	bl	8002ffc <HAL_UARTEx_SetRxFifoThreshold>
 80007bc:	1e03      	subs	r3, r0, #0
 80007be:	d001      	beq.n	80007c4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80007c0:	f000 f8aa 	bl	8000918 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80007c4:	4b05      	ldr	r3, [pc, #20]	; (80007dc <MX_USART2_UART_Init+0x94>)
 80007c6:	0018      	movs	r0, r3
 80007c8:	f002 fb9e 	bl	8002f08 <HAL_UARTEx_DisableFifoMode>
 80007cc:	1e03      	subs	r3, r0, #0
 80007ce:	d001      	beq.n	80007d4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80007d0:	f000 f8a2 	bl	8000918 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007d4:	46c0      	nop			; (mov r8, r8)
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	46c0      	nop			; (mov r8, r8)
 80007dc:	20001d88 	.word	0x20001d88
 80007e0:	40004400 	.word	0x40004400

080007e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e4:	b590      	push	{r4, r7, lr}
 80007e6:	b089      	sub	sp, #36	; 0x24
 80007e8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ea:	240c      	movs	r4, #12
 80007ec:	193b      	adds	r3, r7, r4
 80007ee:	0018      	movs	r0, r3
 80007f0:	2314      	movs	r3, #20
 80007f2:	001a      	movs	r2, r3
 80007f4:	2100      	movs	r1, #0
 80007f6:	f004 fc4e 	bl	8005096 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fa:	4b2b      	ldr	r3, [pc, #172]	; (80008a8 <MX_GPIO_Init+0xc4>)
 80007fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007fe:	4b2a      	ldr	r3, [pc, #168]	; (80008a8 <MX_GPIO_Init+0xc4>)
 8000800:	2104      	movs	r1, #4
 8000802:	430a      	orrs	r2, r1
 8000804:	635a      	str	r2, [r3, #52]	; 0x34
 8000806:	4b28      	ldr	r3, [pc, #160]	; (80008a8 <MX_GPIO_Init+0xc4>)
 8000808:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800080a:	2204      	movs	r2, #4
 800080c:	4013      	ands	r3, r2
 800080e:	60bb      	str	r3, [r7, #8]
 8000810:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000812:	4b25      	ldr	r3, [pc, #148]	; (80008a8 <MX_GPIO_Init+0xc4>)
 8000814:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000816:	4b24      	ldr	r3, [pc, #144]	; (80008a8 <MX_GPIO_Init+0xc4>)
 8000818:	2120      	movs	r1, #32
 800081a:	430a      	orrs	r2, r1
 800081c:	635a      	str	r2, [r3, #52]	; 0x34
 800081e:	4b22      	ldr	r3, [pc, #136]	; (80008a8 <MX_GPIO_Init+0xc4>)
 8000820:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000822:	2220      	movs	r2, #32
 8000824:	4013      	ands	r3, r2
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800082a:	4b1f      	ldr	r3, [pc, #124]	; (80008a8 <MX_GPIO_Init+0xc4>)
 800082c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800082e:	4b1e      	ldr	r3, [pc, #120]	; (80008a8 <MX_GPIO_Init+0xc4>)
 8000830:	2101      	movs	r1, #1
 8000832:	430a      	orrs	r2, r1
 8000834:	635a      	str	r2, [r3, #52]	; 0x34
 8000836:	4b1c      	ldr	r3, [pc, #112]	; (80008a8 <MX_GPIO_Init+0xc4>)
 8000838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800083a:	2201      	movs	r2, #1
 800083c:	4013      	ands	r3, r2
 800083e:	603b      	str	r3, [r7, #0]
 8000840:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin|EX_LED_Pin, GPIO_PIN_RESET);
 8000842:	23a0      	movs	r3, #160	; 0xa0
 8000844:	05db      	lsls	r3, r3, #23
 8000846:	2200      	movs	r2, #0
 8000848:	2160      	movs	r1, #96	; 0x60
 800084a:	0018      	movs	r0, r3
 800084c:	f000 fc02 	bl	8001054 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000850:	193b      	adds	r3, r7, r4
 8000852:	2220      	movs	r2, #32
 8000854:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000856:	193b      	adds	r3, r7, r4
 8000858:	2201      	movs	r2, #1
 800085a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085c:	193b      	adds	r3, r7, r4
 800085e:	2200      	movs	r2, #0
 8000860:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000862:	193b      	adds	r3, r7, r4
 8000864:	2202      	movs	r2, #2
 8000866:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000868:	193a      	adds	r2, r7, r4
 800086a:	23a0      	movs	r3, #160	; 0xa0
 800086c:	05db      	lsls	r3, r3, #23
 800086e:	0011      	movs	r1, r2
 8000870:	0018      	movs	r0, r3
 8000872:	f000 fa8b 	bl	8000d8c <HAL_GPIO_Init>

  /*Configure GPIO pin : EX_LED_Pin */
  GPIO_InitStruct.Pin = EX_LED_Pin;
 8000876:	0021      	movs	r1, r4
 8000878:	187b      	adds	r3, r7, r1
 800087a:	2240      	movs	r2, #64	; 0x40
 800087c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800087e:	187b      	adds	r3, r7, r1
 8000880:	2201      	movs	r2, #1
 8000882:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000884:	187b      	adds	r3, r7, r1
 8000886:	2200      	movs	r2, #0
 8000888:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088a:	187b      	adds	r3, r7, r1
 800088c:	2200      	movs	r2, #0
 800088e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(EX_LED_GPIO_Port, &GPIO_InitStruct);
 8000890:	187a      	adds	r2, r7, r1
 8000892:	23a0      	movs	r3, #160	; 0xa0
 8000894:	05db      	lsls	r3, r3, #23
 8000896:	0011      	movs	r1, r2
 8000898:	0018      	movs	r0, r3
 800089a:	f000 fa77 	bl	8000d8c <HAL_GPIO_Init>

}
 800089e:	46c0      	nop			; (mov r8, r8)
 80008a0:	46bd      	mov	sp, r7
 80008a2:	b009      	add	sp, #36	; 0x24
 80008a4:	bd90      	pop	{r4, r7, pc}
 80008a6:	46c0      	nop			; (mov r8, r8)
 80008a8:	40021000 	.word	0x40021000

080008ac <Taskfunc1>:

/* USER CODE BEGIN 4 */
static void Taskfunc1(void *parameters)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
	while(1)
	{
		HAL_UART_Transmit(&huart2, "Hello from Task-1\r\n", sizeof("Hello from Task-1\r\n"), 5);
 80008b4:	4904      	ldr	r1, [pc, #16]	; (80008c8 <Taskfunc1+0x1c>)
 80008b6:	4805      	ldr	r0, [pc, #20]	; (80008cc <Taskfunc1+0x20>)
 80008b8:	2305      	movs	r3, #5
 80008ba:	2214      	movs	r2, #20
 80008bc:	f001 fdd6 	bl	800246c <HAL_UART_Transmit>
		HAL_Delay(1);
 80008c0:	2001      	movs	r0, #1
 80008c2:	f000 f97b 	bl	8000bbc <HAL_Delay>
		HAL_UART_Transmit(&huart2, "Hello from Task-1\r\n", sizeof("Hello from Task-1\r\n"), 5);
 80008c6:	e7f5      	b.n	80008b4 <Taskfunc1+0x8>
 80008c8:	080050d0 	.word	0x080050d0
 80008cc:	20001d88 	.word	0x20001d88

080008d0 <Taskfunc2>:

	}
}

static void Taskfunc2(void *parameters)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
	while(1)
	{
		HAL_UART_Transmit(&huart2, "Gello from Task-2\r\n", sizeof("Hello from Task-2\r\n"), 5);
 80008d8:	4904      	ldr	r1, [pc, #16]	; (80008ec <Taskfunc2+0x1c>)
 80008da:	4805      	ldr	r0, [pc, #20]	; (80008f0 <Taskfunc2+0x20>)
 80008dc:	2305      	movs	r3, #5
 80008de:	2214      	movs	r2, #20
 80008e0:	f001 fdc4 	bl	800246c <HAL_UART_Transmit>
		HAL_Delay(1);
 80008e4:	2001      	movs	r0, #1
 80008e6:	f000 f969 	bl	8000bbc <HAL_Delay>
		HAL_UART_Transmit(&huart2, "Gello from Task-2\r\n", sizeof("Hello from Task-2\r\n"), 5);
 80008ea:	e7f5      	b.n	80008d8 <Taskfunc2+0x8>
 80008ec:	080050e4 	.word	0x080050e4
 80008f0:	20001d88 	.word	0x20001d88

080008f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b082      	sub	sp, #8
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	4a04      	ldr	r2, [pc, #16]	; (8000914 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000902:	4293      	cmp	r3, r2
 8000904:	d101      	bne.n	800090a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000906:	f000 f93d 	bl	8000b84 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800090a:	46c0      	nop			; (mov r8, r8)
 800090c:	46bd      	mov	sp, r7
 800090e:	b002      	add	sp, #8
 8000910:	bd80      	pop	{r7, pc}
 8000912:	46c0      	nop			; (mov r8, r8)
 8000914:	40001000 	.word	0x40001000

08000918 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800091c:	b672      	cpsid	i
}
 800091e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000920:	e7fe      	b.n	8000920 <Error_Handler+0x8>
	...

08000924 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800092a:	4b11      	ldr	r3, [pc, #68]	; (8000970 <HAL_MspInit+0x4c>)
 800092c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800092e:	4b10      	ldr	r3, [pc, #64]	; (8000970 <HAL_MspInit+0x4c>)
 8000930:	2101      	movs	r1, #1
 8000932:	430a      	orrs	r2, r1
 8000934:	641a      	str	r2, [r3, #64]	; 0x40
 8000936:	4b0e      	ldr	r3, [pc, #56]	; (8000970 <HAL_MspInit+0x4c>)
 8000938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800093a:	2201      	movs	r2, #1
 800093c:	4013      	ands	r3, r2
 800093e:	607b      	str	r3, [r7, #4]
 8000940:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000942:	4b0b      	ldr	r3, [pc, #44]	; (8000970 <HAL_MspInit+0x4c>)
 8000944:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000946:	4b0a      	ldr	r3, [pc, #40]	; (8000970 <HAL_MspInit+0x4c>)
 8000948:	2180      	movs	r1, #128	; 0x80
 800094a:	0549      	lsls	r1, r1, #21
 800094c:	430a      	orrs	r2, r1
 800094e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000950:	4b07      	ldr	r3, [pc, #28]	; (8000970 <HAL_MspInit+0x4c>)
 8000952:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000954:	2380      	movs	r3, #128	; 0x80
 8000956:	055b      	lsls	r3, r3, #21
 8000958:	4013      	ands	r3, r2
 800095a:	603b      	str	r3, [r7, #0]
 800095c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 800095e:	23c0      	movs	r3, #192	; 0xc0
 8000960:	00db      	lsls	r3, r3, #3
 8000962:	0018      	movs	r0, r3
 8000964:	f000 f94e 	bl	8000c04 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000968:	46c0      	nop			; (mov r8, r8)
 800096a:	46bd      	mov	sp, r7
 800096c:	b002      	add	sp, #8
 800096e:	bd80      	pop	{r7, pc}
 8000970:	40021000 	.word	0x40021000

08000974 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000974:	b590      	push	{r4, r7, lr}
 8000976:	b08b      	sub	sp, #44	; 0x2c
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097c:	2414      	movs	r4, #20
 800097e:	193b      	adds	r3, r7, r4
 8000980:	0018      	movs	r0, r3
 8000982:	2314      	movs	r3, #20
 8000984:	001a      	movs	r2, r3
 8000986:	2100      	movs	r1, #0
 8000988:	f004 fb85 	bl	8005096 <memset>
  if(huart->Instance==USART2)
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	4a1b      	ldr	r2, [pc, #108]	; (8000a00 <HAL_UART_MspInit+0x8c>)
 8000992:	4293      	cmp	r3, r2
 8000994:	d130      	bne.n	80009f8 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000996:	4b1b      	ldr	r3, [pc, #108]	; (8000a04 <HAL_UART_MspInit+0x90>)
 8000998:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800099a:	4b1a      	ldr	r3, [pc, #104]	; (8000a04 <HAL_UART_MspInit+0x90>)
 800099c:	2180      	movs	r1, #128	; 0x80
 800099e:	0289      	lsls	r1, r1, #10
 80009a0:	430a      	orrs	r2, r1
 80009a2:	63da      	str	r2, [r3, #60]	; 0x3c
 80009a4:	4b17      	ldr	r3, [pc, #92]	; (8000a04 <HAL_UART_MspInit+0x90>)
 80009a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80009a8:	2380      	movs	r3, #128	; 0x80
 80009aa:	029b      	lsls	r3, r3, #10
 80009ac:	4013      	ands	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]
 80009b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b2:	4b14      	ldr	r3, [pc, #80]	; (8000a04 <HAL_UART_MspInit+0x90>)
 80009b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80009b6:	4b13      	ldr	r3, [pc, #76]	; (8000a04 <HAL_UART_MspInit+0x90>)
 80009b8:	2101      	movs	r1, #1
 80009ba:	430a      	orrs	r2, r1
 80009bc:	635a      	str	r2, [r3, #52]	; 0x34
 80009be:	4b11      	ldr	r3, [pc, #68]	; (8000a04 <HAL_UART_MspInit+0x90>)
 80009c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80009c2:	2201      	movs	r2, #1
 80009c4:	4013      	ands	r3, r2
 80009c6:	60fb      	str	r3, [r7, #12]
 80009c8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 80009ca:	0021      	movs	r1, r4
 80009cc:	187b      	adds	r3, r7, r1
 80009ce:	220c      	movs	r2, #12
 80009d0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d2:	187b      	adds	r3, r7, r1
 80009d4:	2202      	movs	r2, #2
 80009d6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d8:	187b      	adds	r3, r7, r1
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009de:	187b      	adds	r3, r7, r1
 80009e0:	2200      	movs	r2, #0
 80009e2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80009e4:	187b      	adds	r3, r7, r1
 80009e6:	2201      	movs	r2, #1
 80009e8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009ea:	187a      	adds	r2, r7, r1
 80009ec:	23a0      	movs	r3, #160	; 0xa0
 80009ee:	05db      	lsls	r3, r3, #23
 80009f0:	0011      	movs	r1, r2
 80009f2:	0018      	movs	r0, r3
 80009f4:	f000 f9ca 	bl	8000d8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009f8:	46c0      	nop			; (mov r8, r8)
 80009fa:	46bd      	mov	sp, r7
 80009fc:	b00b      	add	sp, #44	; 0x2c
 80009fe:	bd90      	pop	{r4, r7, pc}
 8000a00:	40004400 	.word	0x40004400
 8000a04:	40021000 	.word	0x40021000

08000a08 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b08a      	sub	sp, #40	; 0x28
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000a10:	2300      	movs	r3, #0
 8000a12:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              uwPrescalerValue = 0;
 8000a14:	2300      	movs	r3, #0
 8000a16:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_LPTIM1_IRQn, TickPriority ,0);
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	0019      	movs	r1, r3
 8000a1e:	2011      	movs	r0, #17
 8000a20:	f000 f98e 	bl	8000d40 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_LPTIM1_IRQn);
 8000a24:	2011      	movs	r0, #17
 8000a26:	f000 f9a0 	bl	8000d6a <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000a2a:	4b20      	ldr	r3, [pc, #128]	; (8000aac <HAL_InitTick+0xa4>)
 8000a2c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000a2e:	4b1f      	ldr	r3, [pc, #124]	; (8000aac <HAL_InitTick+0xa4>)
 8000a30:	2110      	movs	r1, #16
 8000a32:	430a      	orrs	r2, r1
 8000a34:	63da      	str	r2, [r3, #60]	; 0x3c
 8000a36:	4b1d      	ldr	r3, [pc, #116]	; (8000aac <HAL_InitTick+0xa4>)
 8000a38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a3a:	2210      	movs	r2, #16
 8000a3c:	4013      	ands	r3, r2
 8000a3e:	60bb      	str	r3, [r7, #8]
 8000a40:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a42:	230c      	movs	r3, #12
 8000a44:	18fa      	adds	r2, r7, r3
 8000a46:	2310      	movs	r3, #16
 8000a48:	18fb      	adds	r3, r7, r3
 8000a4a:	0011      	movs	r1, r2
 8000a4c:	0018      	movs	r0, r3
 8000a4e:	f001 f82f 	bl	8001ab0 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000a52:	f001 f817 	bl	8001a84 <HAL_RCC_GetPCLK1Freq>
 8000a56:	0003      	movs	r3, r0
 8000a58:	627b      	str	r3, [r7, #36]	; 0x24
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a5c:	4914      	ldr	r1, [pc, #80]	; (8000ab0 <HAL_InitTick+0xa8>)
 8000a5e:	0018      	movs	r0, r3
 8000a60:	f7ff fb52 	bl	8000108 <__udivsi3>
 8000a64:	0003      	movs	r3, r0
 8000a66:	3b01      	subs	r3, #1
 8000a68:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000a6a:	4b12      	ldr	r3, [pc, #72]	; (8000ab4 <HAL_InitTick+0xac>)
 8000a6c:	4a12      	ldr	r2, [pc, #72]	; (8000ab8 <HAL_InitTick+0xb0>)
 8000a6e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000a70:	4b10      	ldr	r3, [pc, #64]	; (8000ab4 <HAL_InitTick+0xac>)
 8000a72:	4a12      	ldr	r2, [pc, #72]	; (8000abc <HAL_InitTick+0xb4>)
 8000a74:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000a76:	4b0f      	ldr	r3, [pc, #60]	; (8000ab4 <HAL_InitTick+0xac>)
 8000a78:	6a3a      	ldr	r2, [r7, #32]
 8000a7a:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 8000a7c:	4b0d      	ldr	r3, [pc, #52]	; (8000ab4 <HAL_InitTick+0xac>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a82:	4b0c      	ldr	r3, [pc, #48]	; (8000ab4 <HAL_InitTick+0xac>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000a88:	4b0a      	ldr	r3, [pc, #40]	; (8000ab4 <HAL_InitTick+0xac>)
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	f001 f9f2 	bl	8001e74 <HAL_TIM_Base_Init>
 8000a90:	1e03      	subs	r3, r0, #0
 8000a92:	d105      	bne.n	8000aa0 <HAL_InitTick+0x98>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000a94:	4b07      	ldr	r3, [pc, #28]	; (8000ab4 <HAL_InitTick+0xac>)
 8000a96:	0018      	movs	r0, r3
 8000a98:	f001 fa4c 	bl	8001f34 <HAL_TIM_Base_Start_IT>
 8000a9c:	0003      	movs	r3, r0
 8000a9e:	e000      	b.n	8000aa2 <HAL_InitTick+0x9a>
  }

  /* Return function status */
  return HAL_ERROR;
 8000aa0:	2301      	movs	r3, #1
}
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	b00a      	add	sp, #40	; 0x28
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	46c0      	nop			; (mov r8, r8)
 8000aac:	40021000 	.word	0x40021000
 8000ab0:	000f4240 	.word	0x000f4240
 8000ab4:	20001e18 	.word	0x20001e18
 8000ab8:	40001000 	.word	0x40001000
 8000abc:	000003e7 	.word	0x000003e7

08000ac0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ac4:	e7fe      	b.n	8000ac4 <NMI_Handler+0x4>

08000ac6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ac6:	b580      	push	{r7, lr}
 8000ac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000aca:	e7fe      	b.n	8000aca <HardFault_Handler+0x4>

08000acc <TIM6_DAC_LPTIM1_IRQHandler>:

/**
  * @brief This function handles TIM6, DAC1 and LPTIM1 interrupts (LPTIM1 interrupt through EXTI line 29).
  */
void TIM6_DAC_LPTIM1_IRQHandler(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 0 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ad0:	4b03      	ldr	r3, [pc, #12]	; (8000ae0 <TIM6_DAC_LPTIM1_IRQHandler+0x14>)
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f001 fa8a 	bl	8001fec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_LPTIM1_IRQn 1 */

  /* USER CODE END TIM6_DAC_LPTIM1_IRQn 1 */
}
 8000ad8:	46c0      	nop			; (mov r8, r8)
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	46c0      	nop			; (mov r8, r8)
 8000ae0:	20001e18 	.word	0x20001e18

08000ae4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ae8:	46c0      	nop			; (mov r8, r8)
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}
	...

08000af0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000af0:	480d      	ldr	r0, [pc, #52]	; (8000b28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000af2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000af4:	f7ff fff6 	bl	8000ae4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000af8:	480c      	ldr	r0, [pc, #48]	; (8000b2c <LoopForever+0x6>)
  ldr r1, =_edata
 8000afa:	490d      	ldr	r1, [pc, #52]	; (8000b30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000afc:	4a0d      	ldr	r2, [pc, #52]	; (8000b34 <LoopForever+0xe>)
  movs r3, #0
 8000afe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b00:	e002      	b.n	8000b08 <LoopCopyDataInit>

08000b02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b06:	3304      	adds	r3, #4

08000b08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b0c:	d3f9      	bcc.n	8000b02 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b0e:	4a0a      	ldr	r2, [pc, #40]	; (8000b38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b10:	4c0a      	ldr	r4, [pc, #40]	; (8000b3c <LoopForever+0x16>)
  movs r3, #0
 8000b12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b14:	e001      	b.n	8000b1a <LoopFillZerobss>

08000b16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b18:	3204      	adds	r2, #4

08000b1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b1c:	d3fb      	bcc.n	8000b16 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b1e:	f004 fa8d 	bl	800503c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000b22:	f7ff fd7d 	bl	8000620 <main>

08000b26 <LoopForever>:

LoopForever:
  b LoopForever
 8000b26:	e7fe      	b.n	8000b26 <LoopForever>
  ldr   r0, =_estack
 8000b28:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000b2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b30:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000b34:	080051d0 	.word	0x080051d0
  ldr r2, =_sbss
 8000b38:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000b3c:	20001ea8 	.word	0x20001ea8

08000b40 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b40:	e7fe      	b.n	8000b40 <ADC1_COMP_IRQHandler>
	...

08000b44 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b4a:	1dfb      	adds	r3, r7, #7
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b50:	4b0b      	ldr	r3, [pc, #44]	; (8000b80 <HAL_Init+0x3c>)
 8000b52:	681a      	ldr	r2, [r3, #0]
 8000b54:	4b0a      	ldr	r3, [pc, #40]	; (8000b80 <HAL_Init+0x3c>)
 8000b56:	2180      	movs	r1, #128	; 0x80
 8000b58:	0049      	lsls	r1, r1, #1
 8000b5a:	430a      	orrs	r2, r1
 8000b5c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b5e:	2003      	movs	r0, #3
 8000b60:	f7ff ff52 	bl	8000a08 <HAL_InitTick>
 8000b64:	1e03      	subs	r3, r0, #0
 8000b66:	d003      	beq.n	8000b70 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000b68:	1dfb      	adds	r3, r7, #7
 8000b6a:	2201      	movs	r2, #1
 8000b6c:	701a      	strb	r2, [r3, #0]
 8000b6e:	e001      	b.n	8000b74 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000b70:	f7ff fed8 	bl	8000924 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b74:	1dfb      	adds	r3, r7, #7
 8000b76:	781b      	ldrb	r3, [r3, #0]
}
 8000b78:	0018      	movs	r0, r3
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	b002      	add	sp, #8
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	40022000 	.word	0x40022000

08000b84 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000b88:	4b05      	ldr	r3, [pc, #20]	; (8000ba0 <HAL_IncTick+0x1c>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	001a      	movs	r2, r3
 8000b8e:	4b05      	ldr	r3, [pc, #20]	; (8000ba4 <HAL_IncTick+0x20>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	18d2      	adds	r2, r2, r3
 8000b94:	4b03      	ldr	r3, [pc, #12]	; (8000ba4 <HAL_IncTick+0x20>)
 8000b96:	601a      	str	r2, [r3, #0]
}
 8000b98:	46c0      	nop			; (mov r8, r8)
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	46c0      	nop			; (mov r8, r8)
 8000ba0:	20000008 	.word	0x20000008
 8000ba4:	20001e64 	.word	0x20001e64

08000ba8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  return uwTick;
 8000bac:	4b02      	ldr	r3, [pc, #8]	; (8000bb8 <HAL_GetTick+0x10>)
 8000bae:	681b      	ldr	r3, [r3, #0]
}
 8000bb0:	0018      	movs	r0, r3
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	bd80      	pop	{r7, pc}
 8000bb6:	46c0      	nop			; (mov r8, r8)
 8000bb8:	20001e64 	.word	0x20001e64

08000bbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b084      	sub	sp, #16
 8000bc0:	af00      	add	r7, sp, #0
 8000bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bc4:	f7ff fff0 	bl	8000ba8 <HAL_GetTick>
 8000bc8:	0003      	movs	r3, r0
 8000bca:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	3301      	adds	r3, #1
 8000bd4:	d005      	beq.n	8000be2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bd6:	4b0a      	ldr	r3, [pc, #40]	; (8000c00 <HAL_Delay+0x44>)
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	001a      	movs	r2, r3
 8000bdc:	68fb      	ldr	r3, [r7, #12]
 8000bde:	189b      	adds	r3, r3, r2
 8000be0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000be2:	46c0      	nop			; (mov r8, r8)
 8000be4:	f7ff ffe0 	bl	8000ba8 <HAL_GetTick>
 8000be8:	0002      	movs	r2, r0
 8000bea:	68bb      	ldr	r3, [r7, #8]
 8000bec:	1ad3      	subs	r3, r2, r3
 8000bee:	68fa      	ldr	r2, [r7, #12]
 8000bf0:	429a      	cmp	r2, r3
 8000bf2:	d8f7      	bhi.n	8000be4 <HAL_Delay+0x28>
  {
  }
}
 8000bf4:	46c0      	nop			; (mov r8, r8)
 8000bf6:	46c0      	nop			; (mov r8, r8)
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	b004      	add	sp, #16
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	46c0      	nop			; (mov r8, r8)
 8000c00:	20000008 	.word	0x20000008

08000c04 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b082      	sub	sp, #8
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000c0c:	4b06      	ldr	r3, [pc, #24]	; (8000c28 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	4a06      	ldr	r2, [pc, #24]	; (8000c2c <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000c12:	4013      	ands	r3, r2
 8000c14:	0019      	movs	r1, r3
 8000c16:	4b04      	ldr	r3, [pc, #16]	; (8000c28 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000c18:	687a      	ldr	r2, [r7, #4]
 8000c1a:	430a      	orrs	r2, r1
 8000c1c:	601a      	str	r2, [r3, #0]
}
 8000c1e:	46c0      	nop			; (mov r8, r8)
 8000c20:	46bd      	mov	sp, r7
 8000c22:	b002      	add	sp, #8
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	46c0      	nop			; (mov r8, r8)
 8000c28:	40010000 	.word	0x40010000
 8000c2c:	fffff9ff 	.word	0xfffff9ff

08000c30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	0002      	movs	r2, r0
 8000c38:	1dfb      	adds	r3, r7, #7
 8000c3a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c3c:	1dfb      	adds	r3, r7, #7
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	2b7f      	cmp	r3, #127	; 0x7f
 8000c42:	d809      	bhi.n	8000c58 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c44:	1dfb      	adds	r3, r7, #7
 8000c46:	781b      	ldrb	r3, [r3, #0]
 8000c48:	001a      	movs	r2, r3
 8000c4a:	231f      	movs	r3, #31
 8000c4c:	401a      	ands	r2, r3
 8000c4e:	4b04      	ldr	r3, [pc, #16]	; (8000c60 <__NVIC_EnableIRQ+0x30>)
 8000c50:	2101      	movs	r1, #1
 8000c52:	4091      	lsls	r1, r2
 8000c54:	000a      	movs	r2, r1
 8000c56:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000c58:	46c0      	nop			; (mov r8, r8)
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	b002      	add	sp, #8
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	e000e100 	.word	0xe000e100

08000c64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c64:	b590      	push	{r4, r7, lr}
 8000c66:	b083      	sub	sp, #12
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	0002      	movs	r2, r0
 8000c6c:	6039      	str	r1, [r7, #0]
 8000c6e:	1dfb      	adds	r3, r7, #7
 8000c70:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c72:	1dfb      	adds	r3, r7, #7
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	2b7f      	cmp	r3, #127	; 0x7f
 8000c78:	d828      	bhi.n	8000ccc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c7a:	4a2f      	ldr	r2, [pc, #188]	; (8000d38 <__NVIC_SetPriority+0xd4>)
 8000c7c:	1dfb      	adds	r3, r7, #7
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	b25b      	sxtb	r3, r3
 8000c82:	089b      	lsrs	r3, r3, #2
 8000c84:	33c0      	adds	r3, #192	; 0xc0
 8000c86:	009b      	lsls	r3, r3, #2
 8000c88:	589b      	ldr	r3, [r3, r2]
 8000c8a:	1dfa      	adds	r2, r7, #7
 8000c8c:	7812      	ldrb	r2, [r2, #0]
 8000c8e:	0011      	movs	r1, r2
 8000c90:	2203      	movs	r2, #3
 8000c92:	400a      	ands	r2, r1
 8000c94:	00d2      	lsls	r2, r2, #3
 8000c96:	21ff      	movs	r1, #255	; 0xff
 8000c98:	4091      	lsls	r1, r2
 8000c9a:	000a      	movs	r2, r1
 8000c9c:	43d2      	mvns	r2, r2
 8000c9e:	401a      	ands	r2, r3
 8000ca0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	019b      	lsls	r3, r3, #6
 8000ca6:	22ff      	movs	r2, #255	; 0xff
 8000ca8:	401a      	ands	r2, r3
 8000caa:	1dfb      	adds	r3, r7, #7
 8000cac:	781b      	ldrb	r3, [r3, #0]
 8000cae:	0018      	movs	r0, r3
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	4003      	ands	r3, r0
 8000cb4:	00db      	lsls	r3, r3, #3
 8000cb6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cb8:	481f      	ldr	r0, [pc, #124]	; (8000d38 <__NVIC_SetPriority+0xd4>)
 8000cba:	1dfb      	adds	r3, r7, #7
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	b25b      	sxtb	r3, r3
 8000cc0:	089b      	lsrs	r3, r3, #2
 8000cc2:	430a      	orrs	r2, r1
 8000cc4:	33c0      	adds	r3, #192	; 0xc0
 8000cc6:	009b      	lsls	r3, r3, #2
 8000cc8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000cca:	e031      	b.n	8000d30 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ccc:	4a1b      	ldr	r2, [pc, #108]	; (8000d3c <__NVIC_SetPriority+0xd8>)
 8000cce:	1dfb      	adds	r3, r7, #7
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	0019      	movs	r1, r3
 8000cd4:	230f      	movs	r3, #15
 8000cd6:	400b      	ands	r3, r1
 8000cd8:	3b08      	subs	r3, #8
 8000cda:	089b      	lsrs	r3, r3, #2
 8000cdc:	3306      	adds	r3, #6
 8000cde:	009b      	lsls	r3, r3, #2
 8000ce0:	18d3      	adds	r3, r2, r3
 8000ce2:	3304      	adds	r3, #4
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	1dfa      	adds	r2, r7, #7
 8000ce8:	7812      	ldrb	r2, [r2, #0]
 8000cea:	0011      	movs	r1, r2
 8000cec:	2203      	movs	r2, #3
 8000cee:	400a      	ands	r2, r1
 8000cf0:	00d2      	lsls	r2, r2, #3
 8000cf2:	21ff      	movs	r1, #255	; 0xff
 8000cf4:	4091      	lsls	r1, r2
 8000cf6:	000a      	movs	r2, r1
 8000cf8:	43d2      	mvns	r2, r2
 8000cfa:	401a      	ands	r2, r3
 8000cfc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	019b      	lsls	r3, r3, #6
 8000d02:	22ff      	movs	r2, #255	; 0xff
 8000d04:	401a      	ands	r2, r3
 8000d06:	1dfb      	adds	r3, r7, #7
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	0018      	movs	r0, r3
 8000d0c:	2303      	movs	r3, #3
 8000d0e:	4003      	ands	r3, r0
 8000d10:	00db      	lsls	r3, r3, #3
 8000d12:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d14:	4809      	ldr	r0, [pc, #36]	; (8000d3c <__NVIC_SetPriority+0xd8>)
 8000d16:	1dfb      	adds	r3, r7, #7
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	001c      	movs	r4, r3
 8000d1c:	230f      	movs	r3, #15
 8000d1e:	4023      	ands	r3, r4
 8000d20:	3b08      	subs	r3, #8
 8000d22:	089b      	lsrs	r3, r3, #2
 8000d24:	430a      	orrs	r2, r1
 8000d26:	3306      	adds	r3, #6
 8000d28:	009b      	lsls	r3, r3, #2
 8000d2a:	18c3      	adds	r3, r0, r3
 8000d2c:	3304      	adds	r3, #4
 8000d2e:	601a      	str	r2, [r3, #0]
}
 8000d30:	46c0      	nop			; (mov r8, r8)
 8000d32:	46bd      	mov	sp, r7
 8000d34:	b003      	add	sp, #12
 8000d36:	bd90      	pop	{r4, r7, pc}
 8000d38:	e000e100 	.word	0xe000e100
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60b9      	str	r1, [r7, #8]
 8000d48:	607a      	str	r2, [r7, #4]
 8000d4a:	210f      	movs	r1, #15
 8000d4c:	187b      	adds	r3, r7, r1
 8000d4e:	1c02      	adds	r2, r0, #0
 8000d50:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000d52:	68ba      	ldr	r2, [r7, #8]
 8000d54:	187b      	adds	r3, r7, r1
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	b25b      	sxtb	r3, r3
 8000d5a:	0011      	movs	r1, r2
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	f7ff ff81 	bl	8000c64 <__NVIC_SetPriority>
}
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	46bd      	mov	sp, r7
 8000d66:	b004      	add	sp, #16
 8000d68:	bd80      	pop	{r7, pc}

08000d6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d6a:	b580      	push	{r7, lr}
 8000d6c:	b082      	sub	sp, #8
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	0002      	movs	r2, r0
 8000d72:	1dfb      	adds	r3, r7, #7
 8000d74:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d76:	1dfb      	adds	r3, r7, #7
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	b25b      	sxtb	r3, r3
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	f7ff ff57 	bl	8000c30 <__NVIC_EnableIRQ>
}
 8000d82:	46c0      	nop			; (mov r8, r8)
 8000d84:	46bd      	mov	sp, r7
 8000d86:	b002      	add	sp, #8
 8000d88:	bd80      	pop	{r7, pc}
	...

08000d8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b086      	sub	sp, #24
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d96:	2300      	movs	r3, #0
 8000d98:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d9a:	e147      	b.n	800102c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	2101      	movs	r1, #1
 8000da2:	697a      	ldr	r2, [r7, #20]
 8000da4:	4091      	lsls	r1, r2
 8000da6:	000a      	movs	r2, r1
 8000da8:	4013      	ands	r3, r2
 8000daa:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d100      	bne.n	8000db4 <HAL_GPIO_Init+0x28>
 8000db2:	e138      	b.n	8001026 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	2203      	movs	r2, #3
 8000dba:	4013      	ands	r3, r2
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d005      	beq.n	8000dcc <HAL_GPIO_Init+0x40>
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	685b      	ldr	r3, [r3, #4]
 8000dc4:	2203      	movs	r2, #3
 8000dc6:	4013      	ands	r3, r2
 8000dc8:	2b02      	cmp	r3, #2
 8000dca:	d130      	bne.n	8000e2e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	689b      	ldr	r3, [r3, #8]
 8000dd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000dd2:	697b      	ldr	r3, [r7, #20]
 8000dd4:	005b      	lsls	r3, r3, #1
 8000dd6:	2203      	movs	r2, #3
 8000dd8:	409a      	lsls	r2, r3
 8000dda:	0013      	movs	r3, r2
 8000ddc:	43da      	mvns	r2, r3
 8000dde:	693b      	ldr	r3, [r7, #16]
 8000de0:	4013      	ands	r3, r2
 8000de2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000de4:	683b      	ldr	r3, [r7, #0]
 8000de6:	68da      	ldr	r2, [r3, #12]
 8000de8:	697b      	ldr	r3, [r7, #20]
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	409a      	lsls	r2, r3
 8000dee:	0013      	movs	r3, r2
 8000df0:	693a      	ldr	r2, [r7, #16]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	693a      	ldr	r2, [r7, #16]
 8000dfa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000e02:	2201      	movs	r2, #1
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	409a      	lsls	r2, r3
 8000e08:	0013      	movs	r3, r2
 8000e0a:	43da      	mvns	r2, r3
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	4013      	ands	r3, r2
 8000e10:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e12:	683b      	ldr	r3, [r7, #0]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	091b      	lsrs	r3, r3, #4
 8000e18:	2201      	movs	r2, #1
 8000e1a:	401a      	ands	r2, r3
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	409a      	lsls	r2, r3
 8000e20:	0013      	movs	r3, r2
 8000e22:	693a      	ldr	r2, [r7, #16]
 8000e24:	4313      	orrs	r3, r2
 8000e26:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	693a      	ldr	r2, [r7, #16]
 8000e2c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	685b      	ldr	r3, [r3, #4]
 8000e32:	2203      	movs	r2, #3
 8000e34:	4013      	ands	r3, r2
 8000e36:	2b03      	cmp	r3, #3
 8000e38:	d017      	beq.n	8000e6a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	68db      	ldr	r3, [r3, #12]
 8000e3e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000e40:	697b      	ldr	r3, [r7, #20]
 8000e42:	005b      	lsls	r3, r3, #1
 8000e44:	2203      	movs	r2, #3
 8000e46:	409a      	lsls	r2, r3
 8000e48:	0013      	movs	r3, r2
 8000e4a:	43da      	mvns	r2, r3
 8000e4c:	693b      	ldr	r3, [r7, #16]
 8000e4e:	4013      	ands	r3, r2
 8000e50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	689a      	ldr	r2, [r3, #8]
 8000e56:	697b      	ldr	r3, [r7, #20]
 8000e58:	005b      	lsls	r3, r3, #1
 8000e5a:	409a      	lsls	r2, r3
 8000e5c:	0013      	movs	r3, r2
 8000e5e:	693a      	ldr	r2, [r7, #16]
 8000e60:	4313      	orrs	r3, r2
 8000e62:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	693a      	ldr	r2, [r7, #16]
 8000e68:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e6a:	683b      	ldr	r3, [r7, #0]
 8000e6c:	685b      	ldr	r3, [r3, #4]
 8000e6e:	2203      	movs	r2, #3
 8000e70:	4013      	ands	r3, r2
 8000e72:	2b02      	cmp	r3, #2
 8000e74:	d123      	bne.n	8000ebe <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000e76:	697b      	ldr	r3, [r7, #20]
 8000e78:	08da      	lsrs	r2, r3, #3
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	3208      	adds	r2, #8
 8000e7e:	0092      	lsls	r2, r2, #2
 8000e80:	58d3      	ldr	r3, [r2, r3]
 8000e82:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	2207      	movs	r2, #7
 8000e88:	4013      	ands	r3, r2
 8000e8a:	009b      	lsls	r3, r3, #2
 8000e8c:	220f      	movs	r2, #15
 8000e8e:	409a      	lsls	r2, r3
 8000e90:	0013      	movs	r3, r2
 8000e92:	43da      	mvns	r2, r3
 8000e94:	693b      	ldr	r3, [r7, #16]
 8000e96:	4013      	ands	r3, r2
 8000e98:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	691a      	ldr	r2, [r3, #16]
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	2107      	movs	r1, #7
 8000ea2:	400b      	ands	r3, r1
 8000ea4:	009b      	lsls	r3, r3, #2
 8000ea6:	409a      	lsls	r2, r3
 8000ea8:	0013      	movs	r3, r2
 8000eaa:	693a      	ldr	r2, [r7, #16]
 8000eac:	4313      	orrs	r3, r2
 8000eae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	08da      	lsrs	r2, r3, #3
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	3208      	adds	r2, #8
 8000eb8:	0092      	lsls	r2, r2, #2
 8000eba:	6939      	ldr	r1, [r7, #16]
 8000ebc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	005b      	lsls	r3, r3, #1
 8000ec8:	2203      	movs	r2, #3
 8000eca:	409a      	lsls	r2, r3
 8000ecc:	0013      	movs	r3, r2
 8000ece:	43da      	mvns	r2, r3
 8000ed0:	693b      	ldr	r3, [r7, #16]
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	2203      	movs	r2, #3
 8000edc:	401a      	ands	r2, r3
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	005b      	lsls	r3, r3, #1
 8000ee2:	409a      	lsls	r2, r3
 8000ee4:	0013      	movs	r3, r2
 8000ee6:	693a      	ldr	r2, [r7, #16]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	693a      	ldr	r2, [r7, #16]
 8000ef0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	685a      	ldr	r2, [r3, #4]
 8000ef6:	23c0      	movs	r3, #192	; 0xc0
 8000ef8:	029b      	lsls	r3, r3, #10
 8000efa:	4013      	ands	r3, r2
 8000efc:	d100      	bne.n	8000f00 <HAL_GPIO_Init+0x174>
 8000efe:	e092      	b.n	8001026 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000f00:	4a50      	ldr	r2, [pc, #320]	; (8001044 <HAL_GPIO_Init+0x2b8>)
 8000f02:	697b      	ldr	r3, [r7, #20]
 8000f04:	089b      	lsrs	r3, r3, #2
 8000f06:	3318      	adds	r3, #24
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	589b      	ldr	r3, [r3, r2]
 8000f0c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	2203      	movs	r2, #3
 8000f12:	4013      	ands	r3, r2
 8000f14:	00db      	lsls	r3, r3, #3
 8000f16:	220f      	movs	r2, #15
 8000f18:	409a      	lsls	r2, r3
 8000f1a:	0013      	movs	r3, r2
 8000f1c:	43da      	mvns	r2, r3
 8000f1e:	693b      	ldr	r3, [r7, #16]
 8000f20:	4013      	ands	r3, r2
 8000f22:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000f24:	687a      	ldr	r2, [r7, #4]
 8000f26:	23a0      	movs	r3, #160	; 0xa0
 8000f28:	05db      	lsls	r3, r3, #23
 8000f2a:	429a      	cmp	r2, r3
 8000f2c:	d013      	beq.n	8000f56 <HAL_GPIO_Init+0x1ca>
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	4a45      	ldr	r2, [pc, #276]	; (8001048 <HAL_GPIO_Init+0x2bc>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d00d      	beq.n	8000f52 <HAL_GPIO_Init+0x1c6>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4a44      	ldr	r2, [pc, #272]	; (800104c <HAL_GPIO_Init+0x2c0>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d007      	beq.n	8000f4e <HAL_GPIO_Init+0x1c2>
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	4a43      	ldr	r2, [pc, #268]	; (8001050 <HAL_GPIO_Init+0x2c4>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d101      	bne.n	8000f4a <HAL_GPIO_Init+0x1be>
 8000f46:	2303      	movs	r3, #3
 8000f48:	e006      	b.n	8000f58 <HAL_GPIO_Init+0x1cc>
 8000f4a:	2305      	movs	r3, #5
 8000f4c:	e004      	b.n	8000f58 <HAL_GPIO_Init+0x1cc>
 8000f4e:	2302      	movs	r3, #2
 8000f50:	e002      	b.n	8000f58 <HAL_GPIO_Init+0x1cc>
 8000f52:	2301      	movs	r3, #1
 8000f54:	e000      	b.n	8000f58 <HAL_GPIO_Init+0x1cc>
 8000f56:	2300      	movs	r3, #0
 8000f58:	697a      	ldr	r2, [r7, #20]
 8000f5a:	2103      	movs	r1, #3
 8000f5c:	400a      	ands	r2, r1
 8000f5e:	00d2      	lsls	r2, r2, #3
 8000f60:	4093      	lsls	r3, r2
 8000f62:	693a      	ldr	r2, [r7, #16]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000f68:	4936      	ldr	r1, [pc, #216]	; (8001044 <HAL_GPIO_Init+0x2b8>)
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	089b      	lsrs	r3, r3, #2
 8000f6e:	3318      	adds	r3, #24
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	693a      	ldr	r2, [r7, #16]
 8000f74:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000f76:	4b33      	ldr	r3, [pc, #204]	; (8001044 <HAL_GPIO_Init+0x2b8>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	43da      	mvns	r2, r3
 8000f80:	693b      	ldr	r3, [r7, #16]
 8000f82:	4013      	ands	r3, r2
 8000f84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685a      	ldr	r2, [r3, #4]
 8000f8a:	2380      	movs	r3, #128	; 0x80
 8000f8c:	035b      	lsls	r3, r3, #13
 8000f8e:	4013      	ands	r3, r2
 8000f90:	d003      	beq.n	8000f9a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000f9a:	4b2a      	ldr	r3, [pc, #168]	; (8001044 <HAL_GPIO_Init+0x2b8>)
 8000f9c:	693a      	ldr	r2, [r7, #16]
 8000f9e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000fa0:	4b28      	ldr	r3, [pc, #160]	; (8001044 <HAL_GPIO_Init+0x2b8>)
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	43da      	mvns	r2, r3
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	4013      	ands	r3, r2
 8000fae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000fb0:	683b      	ldr	r3, [r7, #0]
 8000fb2:	685a      	ldr	r2, [r3, #4]
 8000fb4:	2380      	movs	r3, #128	; 0x80
 8000fb6:	039b      	lsls	r3, r3, #14
 8000fb8:	4013      	ands	r3, r2
 8000fba:	d003      	beq.n	8000fc4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	4313      	orrs	r3, r2
 8000fc2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000fc4:	4b1f      	ldr	r3, [pc, #124]	; (8001044 <HAL_GPIO_Init+0x2b8>)
 8000fc6:	693a      	ldr	r2, [r7, #16]
 8000fc8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000fca:	4a1e      	ldr	r2, [pc, #120]	; (8001044 <HAL_GPIO_Init+0x2b8>)
 8000fcc:	2384      	movs	r3, #132	; 0x84
 8000fce:	58d3      	ldr	r3, [r2, r3]
 8000fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	43da      	mvns	r2, r3
 8000fd6:	693b      	ldr	r3, [r7, #16]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685a      	ldr	r2, [r3, #4]
 8000fe0:	2380      	movs	r3, #128	; 0x80
 8000fe2:	029b      	lsls	r3, r3, #10
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	d003      	beq.n	8000ff0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000fe8:	693a      	ldr	r2, [r7, #16]
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000ff0:	4914      	ldr	r1, [pc, #80]	; (8001044 <HAL_GPIO_Init+0x2b8>)
 8000ff2:	2284      	movs	r2, #132	; 0x84
 8000ff4:	693b      	ldr	r3, [r7, #16]
 8000ff6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000ff8:	4a12      	ldr	r2, [pc, #72]	; (8001044 <HAL_GPIO_Init+0x2b8>)
 8000ffa:	2380      	movs	r3, #128	; 0x80
 8000ffc:	58d3      	ldr	r3, [r2, r3]
 8000ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	43da      	mvns	r2, r3
 8001004:	693b      	ldr	r3, [r7, #16]
 8001006:	4013      	ands	r3, r2
 8001008:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800100a:	683b      	ldr	r3, [r7, #0]
 800100c:	685a      	ldr	r2, [r3, #4]
 800100e:	2380      	movs	r3, #128	; 0x80
 8001010:	025b      	lsls	r3, r3, #9
 8001012:	4013      	ands	r3, r2
 8001014:	d003      	beq.n	800101e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	4313      	orrs	r3, r2
 800101c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800101e:	4909      	ldr	r1, [pc, #36]	; (8001044 <HAL_GPIO_Init+0x2b8>)
 8001020:	2280      	movs	r2, #128	; 0x80
 8001022:	693b      	ldr	r3, [r7, #16]
 8001024:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001026:	697b      	ldr	r3, [r7, #20]
 8001028:	3301      	adds	r3, #1
 800102a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	40da      	lsrs	r2, r3
 8001034:	1e13      	subs	r3, r2, #0
 8001036:	d000      	beq.n	800103a <HAL_GPIO_Init+0x2ae>
 8001038:	e6b0      	b.n	8000d9c <HAL_GPIO_Init+0x10>
  }
}
 800103a:	46c0      	nop			; (mov r8, r8)
 800103c:	46c0      	nop			; (mov r8, r8)
 800103e:	46bd      	mov	sp, r7
 8001040:	b006      	add	sp, #24
 8001042:	bd80      	pop	{r7, pc}
 8001044:	40021800 	.word	0x40021800
 8001048:	50000400 	.word	0x50000400
 800104c:	50000800 	.word	0x50000800
 8001050:	50000c00 	.word	0x50000c00

08001054 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	0008      	movs	r0, r1
 800105e:	0011      	movs	r1, r2
 8001060:	1cbb      	adds	r3, r7, #2
 8001062:	1c02      	adds	r2, r0, #0
 8001064:	801a      	strh	r2, [r3, #0]
 8001066:	1c7b      	adds	r3, r7, #1
 8001068:	1c0a      	adds	r2, r1, #0
 800106a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800106c:	1c7b      	adds	r3, r7, #1
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d004      	beq.n	800107e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001074:	1cbb      	adds	r3, r7, #2
 8001076:	881a      	ldrh	r2, [r3, #0]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800107c:	e003      	b.n	8001086 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800107e:	1cbb      	adds	r3, r7, #2
 8001080:	881a      	ldrh	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001086:	46c0      	nop			; (mov r8, r8)
 8001088:	46bd      	mov	sp, r7
 800108a:	b002      	add	sp, #8
 800108c:	bd80      	pop	{r7, pc}
	...

08001090 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b084      	sub	sp, #16
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001098:	4b19      	ldr	r3, [pc, #100]	; (8001100 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a19      	ldr	r2, [pc, #100]	; (8001104 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800109e:	4013      	ands	r3, r2
 80010a0:	0019      	movs	r1, r3
 80010a2:	4b17      	ldr	r3, [pc, #92]	; (8001100 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80010a4:	687a      	ldr	r2, [r7, #4]
 80010a6:	430a      	orrs	r2, r1
 80010a8:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80010aa:	687a      	ldr	r2, [r7, #4]
 80010ac:	2380      	movs	r3, #128	; 0x80
 80010ae:	009b      	lsls	r3, r3, #2
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d11f      	bne.n	80010f4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80010b4:	4b14      	ldr	r3, [pc, #80]	; (8001108 <HAL_PWREx_ControlVoltageScaling+0x78>)
 80010b6:	681a      	ldr	r2, [r3, #0]
 80010b8:	0013      	movs	r3, r2
 80010ba:	005b      	lsls	r3, r3, #1
 80010bc:	189b      	adds	r3, r3, r2
 80010be:	005b      	lsls	r3, r3, #1
 80010c0:	4912      	ldr	r1, [pc, #72]	; (800110c <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80010c2:	0018      	movs	r0, r3
 80010c4:	f7ff f820 	bl	8000108 <__udivsi3>
 80010c8:	0003      	movs	r3, r0
 80010ca:	3301      	adds	r3, #1
 80010cc:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80010ce:	e008      	b.n	80010e2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d003      	beq.n	80010de <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	3b01      	subs	r3, #1
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	e001      	b.n	80010e2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80010de:	2303      	movs	r3, #3
 80010e0:	e009      	b.n	80010f6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80010e2:	4b07      	ldr	r3, [pc, #28]	; (8001100 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80010e4:	695a      	ldr	r2, [r3, #20]
 80010e6:	2380      	movs	r3, #128	; 0x80
 80010e8:	00db      	lsls	r3, r3, #3
 80010ea:	401a      	ands	r2, r3
 80010ec:	2380      	movs	r3, #128	; 0x80
 80010ee:	00db      	lsls	r3, r3, #3
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d0ed      	beq.n	80010d0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80010f4:	2300      	movs	r3, #0
}
 80010f6:	0018      	movs	r0, r3
 80010f8:	46bd      	mov	sp, r7
 80010fa:	b004      	add	sp, #16
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	46c0      	nop			; (mov r8, r8)
 8001100:	40007000 	.word	0x40007000
 8001104:	fffff9ff 	.word	0xfffff9ff
 8001108:	20000000 	.word	0x20000000
 800110c:	000f4240 	.word	0x000f4240

08001110 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001114:	4b03      	ldr	r3, [pc, #12]	; (8001124 <LL_RCC_GetAPB1Prescaler+0x14>)
 8001116:	689a      	ldr	r2, [r3, #8]
 8001118:	23e0      	movs	r3, #224	; 0xe0
 800111a:	01db      	lsls	r3, r3, #7
 800111c:	4013      	ands	r3, r2
}
 800111e:	0018      	movs	r0, r3
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	40021000 	.word	0x40021000

08001128 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b088      	sub	sp, #32
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d101      	bne.n	800113a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001136:	2301      	movs	r3, #1
 8001138:	e2fe      	b.n	8001738 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2201      	movs	r2, #1
 8001140:	4013      	ands	r3, r2
 8001142:	d100      	bne.n	8001146 <HAL_RCC_OscConfig+0x1e>
 8001144:	e07c      	b.n	8001240 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001146:	4bc3      	ldr	r3, [pc, #780]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 8001148:	689b      	ldr	r3, [r3, #8]
 800114a:	2238      	movs	r2, #56	; 0x38
 800114c:	4013      	ands	r3, r2
 800114e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001150:	4bc0      	ldr	r3, [pc, #768]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 8001152:	68db      	ldr	r3, [r3, #12]
 8001154:	2203      	movs	r2, #3
 8001156:	4013      	ands	r3, r2
 8001158:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	2b10      	cmp	r3, #16
 800115e:	d102      	bne.n	8001166 <HAL_RCC_OscConfig+0x3e>
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	2b03      	cmp	r3, #3
 8001164:	d002      	beq.n	800116c <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001166:	69bb      	ldr	r3, [r7, #24]
 8001168:	2b08      	cmp	r3, #8
 800116a:	d10b      	bne.n	8001184 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800116c:	4bb9      	ldr	r3, [pc, #740]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	2380      	movs	r3, #128	; 0x80
 8001172:	029b      	lsls	r3, r3, #10
 8001174:	4013      	ands	r3, r2
 8001176:	d062      	beq.n	800123e <HAL_RCC_OscConfig+0x116>
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d15e      	bne.n	800123e <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001180:	2301      	movs	r3, #1
 8001182:	e2d9      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	685a      	ldr	r2, [r3, #4]
 8001188:	2380      	movs	r3, #128	; 0x80
 800118a:	025b      	lsls	r3, r3, #9
 800118c:	429a      	cmp	r2, r3
 800118e:	d107      	bne.n	80011a0 <HAL_RCC_OscConfig+0x78>
 8001190:	4bb0      	ldr	r3, [pc, #704]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	4baf      	ldr	r3, [pc, #700]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 8001196:	2180      	movs	r1, #128	; 0x80
 8001198:	0249      	lsls	r1, r1, #9
 800119a:	430a      	orrs	r2, r1
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	e020      	b.n	80011e2 <HAL_RCC_OscConfig+0xba>
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	685a      	ldr	r2, [r3, #4]
 80011a4:	23a0      	movs	r3, #160	; 0xa0
 80011a6:	02db      	lsls	r3, r3, #11
 80011a8:	429a      	cmp	r2, r3
 80011aa:	d10e      	bne.n	80011ca <HAL_RCC_OscConfig+0xa2>
 80011ac:	4ba9      	ldr	r3, [pc, #676]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80011ae:	681a      	ldr	r2, [r3, #0]
 80011b0:	4ba8      	ldr	r3, [pc, #672]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80011b2:	2180      	movs	r1, #128	; 0x80
 80011b4:	02c9      	lsls	r1, r1, #11
 80011b6:	430a      	orrs	r2, r1
 80011b8:	601a      	str	r2, [r3, #0]
 80011ba:	4ba6      	ldr	r3, [pc, #664]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80011bc:	681a      	ldr	r2, [r3, #0]
 80011be:	4ba5      	ldr	r3, [pc, #660]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80011c0:	2180      	movs	r1, #128	; 0x80
 80011c2:	0249      	lsls	r1, r1, #9
 80011c4:	430a      	orrs	r2, r1
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	e00b      	b.n	80011e2 <HAL_RCC_OscConfig+0xba>
 80011ca:	4ba2      	ldr	r3, [pc, #648]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	4ba1      	ldr	r3, [pc, #644]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80011d0:	49a1      	ldr	r1, [pc, #644]	; (8001458 <HAL_RCC_OscConfig+0x330>)
 80011d2:	400a      	ands	r2, r1
 80011d4:	601a      	str	r2, [r3, #0]
 80011d6:	4b9f      	ldr	r3, [pc, #636]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80011d8:	681a      	ldr	r2, [r3, #0]
 80011da:	4b9e      	ldr	r3, [pc, #632]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80011dc:	499f      	ldr	r1, [pc, #636]	; (800145c <HAL_RCC_OscConfig+0x334>)
 80011de:	400a      	ands	r2, r1
 80011e0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d014      	beq.n	8001214 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011ea:	f7ff fcdd 	bl	8000ba8 <HAL_GetTick>
 80011ee:	0003      	movs	r3, r0
 80011f0:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011f2:	e008      	b.n	8001206 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011f4:	f7ff fcd8 	bl	8000ba8 <HAL_GetTick>
 80011f8:	0002      	movs	r2, r0
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	2b64      	cmp	r3, #100	; 0x64
 8001200:	d901      	bls.n	8001206 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001202:	2303      	movs	r3, #3
 8001204:	e298      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001206:	4b93      	ldr	r3, [pc, #588]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	2380      	movs	r3, #128	; 0x80
 800120c:	029b      	lsls	r3, r3, #10
 800120e:	4013      	ands	r3, r2
 8001210:	d0f0      	beq.n	80011f4 <HAL_RCC_OscConfig+0xcc>
 8001212:	e015      	b.n	8001240 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001214:	f7ff fcc8 	bl	8000ba8 <HAL_GetTick>
 8001218:	0003      	movs	r3, r0
 800121a:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800121c:	e008      	b.n	8001230 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800121e:	f7ff fcc3 	bl	8000ba8 <HAL_GetTick>
 8001222:	0002      	movs	r2, r0
 8001224:	693b      	ldr	r3, [r7, #16]
 8001226:	1ad3      	subs	r3, r2, r3
 8001228:	2b64      	cmp	r3, #100	; 0x64
 800122a:	d901      	bls.n	8001230 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 800122c:	2303      	movs	r3, #3
 800122e:	e283      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001230:	4b88      	ldr	r3, [pc, #544]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 8001232:	681a      	ldr	r2, [r3, #0]
 8001234:	2380      	movs	r3, #128	; 0x80
 8001236:	029b      	lsls	r3, r3, #10
 8001238:	4013      	ands	r3, r2
 800123a:	d1f0      	bne.n	800121e <HAL_RCC_OscConfig+0xf6>
 800123c:	e000      	b.n	8001240 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800123e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2202      	movs	r2, #2
 8001246:	4013      	ands	r3, r2
 8001248:	d100      	bne.n	800124c <HAL_RCC_OscConfig+0x124>
 800124a:	e099      	b.n	8001380 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800124c:	4b81      	ldr	r3, [pc, #516]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 800124e:	689b      	ldr	r3, [r3, #8]
 8001250:	2238      	movs	r2, #56	; 0x38
 8001252:	4013      	ands	r3, r2
 8001254:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001256:	4b7f      	ldr	r3, [pc, #508]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 8001258:	68db      	ldr	r3, [r3, #12]
 800125a:	2203      	movs	r2, #3
 800125c:	4013      	ands	r3, r2
 800125e:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001260:	69bb      	ldr	r3, [r7, #24]
 8001262:	2b10      	cmp	r3, #16
 8001264:	d102      	bne.n	800126c <HAL_RCC_OscConfig+0x144>
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	2b02      	cmp	r3, #2
 800126a:	d002      	beq.n	8001272 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 800126c:	69bb      	ldr	r3, [r7, #24]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d135      	bne.n	80012de <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001272:	4b78      	ldr	r3, [pc, #480]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	2380      	movs	r3, #128	; 0x80
 8001278:	00db      	lsls	r3, r3, #3
 800127a:	4013      	ands	r3, r2
 800127c:	d005      	beq.n	800128a <HAL_RCC_OscConfig+0x162>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	68db      	ldr	r3, [r3, #12]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d101      	bne.n	800128a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001286:	2301      	movs	r3, #1
 8001288:	e256      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800128a:	4b72      	ldr	r3, [pc, #456]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	4a74      	ldr	r2, [pc, #464]	; (8001460 <HAL_RCC_OscConfig+0x338>)
 8001290:	4013      	ands	r3, r2
 8001292:	0019      	movs	r1, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	695b      	ldr	r3, [r3, #20]
 8001298:	021a      	lsls	r2, r3, #8
 800129a:	4b6e      	ldr	r3, [pc, #440]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 800129c:	430a      	orrs	r2, r1
 800129e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d112      	bne.n	80012cc <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80012a6:	4b6b      	ldr	r3, [pc, #428]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4a6e      	ldr	r2, [pc, #440]	; (8001464 <HAL_RCC_OscConfig+0x33c>)
 80012ac:	4013      	ands	r3, r2
 80012ae:	0019      	movs	r1, r3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	691a      	ldr	r2, [r3, #16]
 80012b4:	4b67      	ldr	r3, [pc, #412]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80012b6:	430a      	orrs	r2, r1
 80012b8:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80012ba:	4b66      	ldr	r3, [pc, #408]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	0adb      	lsrs	r3, r3, #11
 80012c0:	2207      	movs	r2, #7
 80012c2:	4013      	ands	r3, r2
 80012c4:	4a68      	ldr	r2, [pc, #416]	; (8001468 <HAL_RCC_OscConfig+0x340>)
 80012c6:	40da      	lsrs	r2, r3
 80012c8:	4b68      	ldr	r3, [pc, #416]	; (800146c <HAL_RCC_OscConfig+0x344>)
 80012ca:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80012cc:	4b68      	ldr	r3, [pc, #416]	; (8001470 <HAL_RCC_OscConfig+0x348>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	0018      	movs	r0, r3
 80012d2:	f7ff fb99 	bl	8000a08 <HAL_InitTick>
 80012d6:	1e03      	subs	r3, r0, #0
 80012d8:	d051      	beq.n	800137e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	e22c      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	68db      	ldr	r3, [r3, #12]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d030      	beq.n	8001348 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80012e6:	4b5b      	ldr	r3, [pc, #364]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	4a5e      	ldr	r2, [pc, #376]	; (8001464 <HAL_RCC_OscConfig+0x33c>)
 80012ec:	4013      	ands	r3, r2
 80012ee:	0019      	movs	r1, r3
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	691a      	ldr	r2, [r3, #16]
 80012f4:	4b57      	ldr	r3, [pc, #348]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80012f6:	430a      	orrs	r2, r1
 80012f8:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80012fa:	4b56      	ldr	r3, [pc, #344]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	4b55      	ldr	r3, [pc, #340]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 8001300:	2180      	movs	r1, #128	; 0x80
 8001302:	0049      	lsls	r1, r1, #1
 8001304:	430a      	orrs	r2, r1
 8001306:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001308:	f7ff fc4e 	bl	8000ba8 <HAL_GetTick>
 800130c:	0003      	movs	r3, r0
 800130e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001310:	e008      	b.n	8001324 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001312:	f7ff fc49 	bl	8000ba8 <HAL_GetTick>
 8001316:	0002      	movs	r2, r0
 8001318:	693b      	ldr	r3, [r7, #16]
 800131a:	1ad3      	subs	r3, r2, r3
 800131c:	2b02      	cmp	r3, #2
 800131e:	d901      	bls.n	8001324 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001320:	2303      	movs	r3, #3
 8001322:	e209      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001324:	4b4b      	ldr	r3, [pc, #300]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	2380      	movs	r3, #128	; 0x80
 800132a:	00db      	lsls	r3, r3, #3
 800132c:	4013      	ands	r3, r2
 800132e:	d0f0      	beq.n	8001312 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001330:	4b48      	ldr	r3, [pc, #288]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	4a4a      	ldr	r2, [pc, #296]	; (8001460 <HAL_RCC_OscConfig+0x338>)
 8001336:	4013      	ands	r3, r2
 8001338:	0019      	movs	r1, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	695b      	ldr	r3, [r3, #20]
 800133e:	021a      	lsls	r2, r3, #8
 8001340:	4b44      	ldr	r3, [pc, #272]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 8001342:	430a      	orrs	r2, r1
 8001344:	605a      	str	r2, [r3, #4]
 8001346:	e01b      	b.n	8001380 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001348:	4b42      	ldr	r3, [pc, #264]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	4b41      	ldr	r3, [pc, #260]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 800134e:	4949      	ldr	r1, [pc, #292]	; (8001474 <HAL_RCC_OscConfig+0x34c>)
 8001350:	400a      	ands	r2, r1
 8001352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001354:	f7ff fc28 	bl	8000ba8 <HAL_GetTick>
 8001358:	0003      	movs	r3, r0
 800135a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800135c:	e008      	b.n	8001370 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800135e:	f7ff fc23 	bl	8000ba8 <HAL_GetTick>
 8001362:	0002      	movs	r2, r0
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	1ad3      	subs	r3, r2, r3
 8001368:	2b02      	cmp	r3, #2
 800136a:	d901      	bls.n	8001370 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800136c:	2303      	movs	r3, #3
 800136e:	e1e3      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001370:	4b38      	ldr	r3, [pc, #224]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	2380      	movs	r3, #128	; 0x80
 8001376:	00db      	lsls	r3, r3, #3
 8001378:	4013      	ands	r3, r2
 800137a:	d1f0      	bne.n	800135e <HAL_RCC_OscConfig+0x236>
 800137c:	e000      	b.n	8001380 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800137e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2208      	movs	r2, #8
 8001386:	4013      	ands	r3, r2
 8001388:	d047      	beq.n	800141a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800138a:	4b32      	ldr	r3, [pc, #200]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 800138c:	689b      	ldr	r3, [r3, #8]
 800138e:	2238      	movs	r2, #56	; 0x38
 8001390:	4013      	ands	r3, r2
 8001392:	2b18      	cmp	r3, #24
 8001394:	d10a      	bne.n	80013ac <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001396:	4b2f      	ldr	r3, [pc, #188]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 8001398:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800139a:	2202      	movs	r2, #2
 800139c:	4013      	ands	r3, r2
 800139e:	d03c      	beq.n	800141a <HAL_RCC_OscConfig+0x2f2>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	699b      	ldr	r3, [r3, #24]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d138      	bne.n	800141a <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80013a8:	2301      	movs	r3, #1
 80013aa:	e1c5      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	699b      	ldr	r3, [r3, #24]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d019      	beq.n	80013e8 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80013b4:	4b27      	ldr	r3, [pc, #156]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80013b6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80013b8:	4b26      	ldr	r3, [pc, #152]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80013ba:	2101      	movs	r1, #1
 80013bc:	430a      	orrs	r2, r1
 80013be:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013c0:	f7ff fbf2 	bl	8000ba8 <HAL_GetTick>
 80013c4:	0003      	movs	r3, r0
 80013c6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013c8:	e008      	b.n	80013dc <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013ca:	f7ff fbed 	bl	8000ba8 <HAL_GetTick>
 80013ce:	0002      	movs	r2, r0
 80013d0:	693b      	ldr	r3, [r7, #16]
 80013d2:	1ad3      	subs	r3, r2, r3
 80013d4:	2b02      	cmp	r3, #2
 80013d6:	d901      	bls.n	80013dc <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80013d8:	2303      	movs	r3, #3
 80013da:	e1ad      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013dc:	4b1d      	ldr	r3, [pc, #116]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80013de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013e0:	2202      	movs	r2, #2
 80013e2:	4013      	ands	r3, r2
 80013e4:	d0f1      	beq.n	80013ca <HAL_RCC_OscConfig+0x2a2>
 80013e6:	e018      	b.n	800141a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80013e8:	4b1a      	ldr	r3, [pc, #104]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80013ea:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80013ec:	4b19      	ldr	r3, [pc, #100]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 80013ee:	2101      	movs	r1, #1
 80013f0:	438a      	bics	r2, r1
 80013f2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013f4:	f7ff fbd8 	bl	8000ba8 <HAL_GetTick>
 80013f8:	0003      	movs	r3, r0
 80013fa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80013fc:	e008      	b.n	8001410 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013fe:	f7ff fbd3 	bl	8000ba8 <HAL_GetTick>
 8001402:	0002      	movs	r2, r0
 8001404:	693b      	ldr	r3, [r7, #16]
 8001406:	1ad3      	subs	r3, r2, r3
 8001408:	2b02      	cmp	r3, #2
 800140a:	d901      	bls.n	8001410 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 800140c:	2303      	movs	r3, #3
 800140e:	e193      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001410:	4b10      	ldr	r3, [pc, #64]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 8001412:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001414:	2202      	movs	r2, #2
 8001416:	4013      	ands	r3, r2
 8001418:	d1f1      	bne.n	80013fe <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	2204      	movs	r2, #4
 8001420:	4013      	ands	r3, r2
 8001422:	d100      	bne.n	8001426 <HAL_RCC_OscConfig+0x2fe>
 8001424:	e0c6      	b.n	80015b4 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001426:	231f      	movs	r3, #31
 8001428:	18fb      	adds	r3, r7, r3
 800142a:	2200      	movs	r2, #0
 800142c:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 800142e:	4b09      	ldr	r3, [pc, #36]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	2238      	movs	r2, #56	; 0x38
 8001434:	4013      	ands	r3, r2
 8001436:	2b20      	cmp	r3, #32
 8001438:	d11e      	bne.n	8001478 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800143a:	4b06      	ldr	r3, [pc, #24]	; (8001454 <HAL_RCC_OscConfig+0x32c>)
 800143c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800143e:	2202      	movs	r2, #2
 8001440:	4013      	ands	r3, r2
 8001442:	d100      	bne.n	8001446 <HAL_RCC_OscConfig+0x31e>
 8001444:	e0b6      	b.n	80015b4 <HAL_RCC_OscConfig+0x48c>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d000      	beq.n	8001450 <HAL_RCC_OscConfig+0x328>
 800144e:	e0b1      	b.n	80015b4 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	e171      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
 8001454:	40021000 	.word	0x40021000
 8001458:	fffeffff 	.word	0xfffeffff
 800145c:	fffbffff 	.word	0xfffbffff
 8001460:	ffff80ff 	.word	0xffff80ff
 8001464:	ffffc7ff 	.word	0xffffc7ff
 8001468:	00f42400 	.word	0x00f42400
 800146c:	20000000 	.word	0x20000000
 8001470:	20000004 	.word	0x20000004
 8001474:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001478:	4bb1      	ldr	r3, [pc, #708]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 800147a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800147c:	2380      	movs	r3, #128	; 0x80
 800147e:	055b      	lsls	r3, r3, #21
 8001480:	4013      	ands	r3, r2
 8001482:	d101      	bne.n	8001488 <HAL_RCC_OscConfig+0x360>
 8001484:	2301      	movs	r3, #1
 8001486:	e000      	b.n	800148a <HAL_RCC_OscConfig+0x362>
 8001488:	2300      	movs	r3, #0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d011      	beq.n	80014b2 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800148e:	4bac      	ldr	r3, [pc, #688]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 8001490:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001492:	4bab      	ldr	r3, [pc, #684]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 8001494:	2180      	movs	r1, #128	; 0x80
 8001496:	0549      	lsls	r1, r1, #21
 8001498:	430a      	orrs	r2, r1
 800149a:	63da      	str	r2, [r3, #60]	; 0x3c
 800149c:	4ba8      	ldr	r3, [pc, #672]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 800149e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80014a0:	2380      	movs	r3, #128	; 0x80
 80014a2:	055b      	lsls	r3, r3, #21
 80014a4:	4013      	ands	r3, r2
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80014aa:	231f      	movs	r3, #31
 80014ac:	18fb      	adds	r3, r7, r3
 80014ae:	2201      	movs	r2, #1
 80014b0:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014b2:	4ba4      	ldr	r3, [pc, #656]	; (8001744 <HAL_RCC_OscConfig+0x61c>)
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	2380      	movs	r3, #128	; 0x80
 80014b8:	005b      	lsls	r3, r3, #1
 80014ba:	4013      	ands	r3, r2
 80014bc:	d11a      	bne.n	80014f4 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80014be:	4ba1      	ldr	r3, [pc, #644]	; (8001744 <HAL_RCC_OscConfig+0x61c>)
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	4ba0      	ldr	r3, [pc, #640]	; (8001744 <HAL_RCC_OscConfig+0x61c>)
 80014c4:	2180      	movs	r1, #128	; 0x80
 80014c6:	0049      	lsls	r1, r1, #1
 80014c8:	430a      	orrs	r2, r1
 80014ca:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80014cc:	f7ff fb6c 	bl	8000ba8 <HAL_GetTick>
 80014d0:	0003      	movs	r3, r0
 80014d2:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014d4:	e008      	b.n	80014e8 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014d6:	f7ff fb67 	bl	8000ba8 <HAL_GetTick>
 80014da:	0002      	movs	r2, r0
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d901      	bls.n	80014e8 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80014e4:	2303      	movs	r3, #3
 80014e6:	e127      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014e8:	4b96      	ldr	r3, [pc, #600]	; (8001744 <HAL_RCC_OscConfig+0x61c>)
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	2380      	movs	r3, #128	; 0x80
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	4013      	ands	r3, r2
 80014f2:	d0f0      	beq.n	80014d6 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d106      	bne.n	800150a <HAL_RCC_OscConfig+0x3e2>
 80014fc:	4b90      	ldr	r3, [pc, #576]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 80014fe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001500:	4b8f      	ldr	r3, [pc, #572]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 8001502:	2101      	movs	r1, #1
 8001504:	430a      	orrs	r2, r1
 8001506:	65da      	str	r2, [r3, #92]	; 0x5c
 8001508:	e01c      	b.n	8001544 <HAL_RCC_OscConfig+0x41c>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	689b      	ldr	r3, [r3, #8]
 800150e:	2b05      	cmp	r3, #5
 8001510:	d10c      	bne.n	800152c <HAL_RCC_OscConfig+0x404>
 8001512:	4b8b      	ldr	r3, [pc, #556]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 8001514:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001516:	4b8a      	ldr	r3, [pc, #552]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 8001518:	2104      	movs	r1, #4
 800151a:	430a      	orrs	r2, r1
 800151c:	65da      	str	r2, [r3, #92]	; 0x5c
 800151e:	4b88      	ldr	r3, [pc, #544]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 8001520:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001522:	4b87      	ldr	r3, [pc, #540]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 8001524:	2101      	movs	r1, #1
 8001526:	430a      	orrs	r2, r1
 8001528:	65da      	str	r2, [r3, #92]	; 0x5c
 800152a:	e00b      	b.n	8001544 <HAL_RCC_OscConfig+0x41c>
 800152c:	4b84      	ldr	r3, [pc, #528]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 800152e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001530:	4b83      	ldr	r3, [pc, #524]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 8001532:	2101      	movs	r1, #1
 8001534:	438a      	bics	r2, r1
 8001536:	65da      	str	r2, [r3, #92]	; 0x5c
 8001538:	4b81      	ldr	r3, [pc, #516]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 800153a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800153c:	4b80      	ldr	r3, [pc, #512]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 800153e:	2104      	movs	r1, #4
 8001540:	438a      	bics	r2, r1
 8001542:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d014      	beq.n	8001576 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800154c:	f7ff fb2c 	bl	8000ba8 <HAL_GetTick>
 8001550:	0003      	movs	r3, r0
 8001552:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001554:	e009      	b.n	800156a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001556:	f7ff fb27 	bl	8000ba8 <HAL_GetTick>
 800155a:	0002      	movs	r2, r0
 800155c:	693b      	ldr	r3, [r7, #16]
 800155e:	1ad3      	subs	r3, r2, r3
 8001560:	4a79      	ldr	r2, [pc, #484]	; (8001748 <HAL_RCC_OscConfig+0x620>)
 8001562:	4293      	cmp	r3, r2
 8001564:	d901      	bls.n	800156a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001566:	2303      	movs	r3, #3
 8001568:	e0e6      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800156a:	4b75      	ldr	r3, [pc, #468]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 800156c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800156e:	2202      	movs	r2, #2
 8001570:	4013      	ands	r3, r2
 8001572:	d0f0      	beq.n	8001556 <HAL_RCC_OscConfig+0x42e>
 8001574:	e013      	b.n	800159e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001576:	f7ff fb17 	bl	8000ba8 <HAL_GetTick>
 800157a:	0003      	movs	r3, r0
 800157c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800157e:	e009      	b.n	8001594 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001580:	f7ff fb12 	bl	8000ba8 <HAL_GetTick>
 8001584:	0002      	movs	r2, r0
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	4a6f      	ldr	r2, [pc, #444]	; (8001748 <HAL_RCC_OscConfig+0x620>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d901      	bls.n	8001594 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001590:	2303      	movs	r3, #3
 8001592:	e0d1      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001594:	4b6a      	ldr	r3, [pc, #424]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 8001596:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001598:	2202      	movs	r2, #2
 800159a:	4013      	ands	r3, r2
 800159c:	d1f0      	bne.n	8001580 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800159e:	231f      	movs	r3, #31
 80015a0:	18fb      	adds	r3, r7, r3
 80015a2:	781b      	ldrb	r3, [r3, #0]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d105      	bne.n	80015b4 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80015a8:	4b65      	ldr	r3, [pc, #404]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 80015aa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80015ac:	4b64      	ldr	r3, [pc, #400]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 80015ae:	4967      	ldr	r1, [pc, #412]	; (800174c <HAL_RCC_OscConfig+0x624>)
 80015b0:	400a      	ands	r2, r1
 80015b2:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	69db      	ldr	r3, [r3, #28]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d100      	bne.n	80015be <HAL_RCC_OscConfig+0x496>
 80015bc:	e0bb      	b.n	8001736 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015be:	4b60      	ldr	r3, [pc, #384]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	2238      	movs	r2, #56	; 0x38
 80015c4:	4013      	ands	r3, r2
 80015c6:	2b10      	cmp	r3, #16
 80015c8:	d100      	bne.n	80015cc <HAL_RCC_OscConfig+0x4a4>
 80015ca:	e07b      	b.n	80016c4 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	69db      	ldr	r3, [r3, #28]
 80015d0:	2b02      	cmp	r3, #2
 80015d2:	d156      	bne.n	8001682 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015d4:	4b5a      	ldr	r3, [pc, #360]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	4b59      	ldr	r3, [pc, #356]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 80015da:	495d      	ldr	r1, [pc, #372]	; (8001750 <HAL_RCC_OscConfig+0x628>)
 80015dc:	400a      	ands	r2, r1
 80015de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e0:	f7ff fae2 	bl	8000ba8 <HAL_GetTick>
 80015e4:	0003      	movs	r3, r0
 80015e6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015e8:	e008      	b.n	80015fc <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015ea:	f7ff fadd 	bl	8000ba8 <HAL_GetTick>
 80015ee:	0002      	movs	r2, r0
 80015f0:	693b      	ldr	r3, [r7, #16]
 80015f2:	1ad3      	subs	r3, r2, r3
 80015f4:	2b02      	cmp	r3, #2
 80015f6:	d901      	bls.n	80015fc <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80015f8:	2303      	movs	r3, #3
 80015fa:	e09d      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015fc:	4b50      	ldr	r3, [pc, #320]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	2380      	movs	r3, #128	; 0x80
 8001602:	049b      	lsls	r3, r3, #18
 8001604:	4013      	ands	r3, r2
 8001606:	d1f0      	bne.n	80015ea <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001608:	4b4d      	ldr	r3, [pc, #308]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	4a51      	ldr	r2, [pc, #324]	; (8001754 <HAL_RCC_OscConfig+0x62c>)
 800160e:	4013      	ands	r3, r2
 8001610:	0019      	movs	r1, r3
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6a1a      	ldr	r2, [r3, #32]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800161a:	431a      	orrs	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001620:	021b      	lsls	r3, r3, #8
 8001622:	431a      	orrs	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001628:	431a      	orrs	r2, r3
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162e:	431a      	orrs	r2, r3
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001634:	431a      	orrs	r2, r3
 8001636:	4b42      	ldr	r3, [pc, #264]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 8001638:	430a      	orrs	r2, r1
 800163a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800163c:	4b40      	ldr	r3, [pc, #256]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	4b3f      	ldr	r3, [pc, #252]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 8001642:	2180      	movs	r1, #128	; 0x80
 8001644:	0449      	lsls	r1, r1, #17
 8001646:	430a      	orrs	r2, r1
 8001648:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800164a:	4b3d      	ldr	r3, [pc, #244]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 800164c:	68da      	ldr	r2, [r3, #12]
 800164e:	4b3c      	ldr	r3, [pc, #240]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 8001650:	2180      	movs	r1, #128	; 0x80
 8001652:	0549      	lsls	r1, r1, #21
 8001654:	430a      	orrs	r2, r1
 8001656:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001658:	f7ff faa6 	bl	8000ba8 <HAL_GetTick>
 800165c:	0003      	movs	r3, r0
 800165e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001660:	e008      	b.n	8001674 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001662:	f7ff faa1 	bl	8000ba8 <HAL_GetTick>
 8001666:	0002      	movs	r2, r0
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	1ad3      	subs	r3, r2, r3
 800166c:	2b02      	cmp	r3, #2
 800166e:	d901      	bls.n	8001674 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001670:	2303      	movs	r3, #3
 8001672:	e061      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001674:	4b32      	ldr	r3, [pc, #200]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	2380      	movs	r3, #128	; 0x80
 800167a:	049b      	lsls	r3, r3, #18
 800167c:	4013      	ands	r3, r2
 800167e:	d0f0      	beq.n	8001662 <HAL_RCC_OscConfig+0x53a>
 8001680:	e059      	b.n	8001736 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001682:	4b2f      	ldr	r3, [pc, #188]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 8001684:	681a      	ldr	r2, [r3, #0]
 8001686:	4b2e      	ldr	r3, [pc, #184]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 8001688:	4931      	ldr	r1, [pc, #196]	; (8001750 <HAL_RCC_OscConfig+0x628>)
 800168a:	400a      	ands	r2, r1
 800168c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800168e:	f7ff fa8b 	bl	8000ba8 <HAL_GetTick>
 8001692:	0003      	movs	r3, r0
 8001694:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001696:	e008      	b.n	80016aa <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001698:	f7ff fa86 	bl	8000ba8 <HAL_GetTick>
 800169c:	0002      	movs	r2, r0
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e046      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016aa:	4b25      	ldr	r3, [pc, #148]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	2380      	movs	r3, #128	; 0x80
 80016b0:	049b      	lsls	r3, r3, #18
 80016b2:	4013      	ands	r3, r2
 80016b4:	d1f0      	bne.n	8001698 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80016b6:	4b22      	ldr	r3, [pc, #136]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 80016b8:	68da      	ldr	r2, [r3, #12]
 80016ba:	4b21      	ldr	r3, [pc, #132]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 80016bc:	4926      	ldr	r1, [pc, #152]	; (8001758 <HAL_RCC_OscConfig+0x630>)
 80016be:	400a      	ands	r2, r1
 80016c0:	60da      	str	r2, [r3, #12]
 80016c2:	e038      	b.n	8001736 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	69db      	ldr	r3, [r3, #28]
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d101      	bne.n	80016d0 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80016cc:	2301      	movs	r3, #1
 80016ce:	e033      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80016d0:	4b1b      	ldr	r3, [pc, #108]	; (8001740 <HAL_RCC_OscConfig+0x618>)
 80016d2:	68db      	ldr	r3, [r3, #12]
 80016d4:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	2203      	movs	r2, #3
 80016da:	401a      	ands	r2, r3
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6a1b      	ldr	r3, [r3, #32]
 80016e0:	429a      	cmp	r2, r3
 80016e2:	d126      	bne.n	8001732 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	2270      	movs	r2, #112	; 0x70
 80016e8:	401a      	ands	r2, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d11f      	bne.n	8001732 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80016f2:	697a      	ldr	r2, [r7, #20]
 80016f4:	23fe      	movs	r3, #254	; 0xfe
 80016f6:	01db      	lsls	r3, r3, #7
 80016f8:	401a      	ands	r2, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016fe:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001700:	429a      	cmp	r2, r3
 8001702:	d116      	bne.n	8001732 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001704:	697a      	ldr	r2, [r7, #20]
 8001706:	23f8      	movs	r3, #248	; 0xf8
 8001708:	039b      	lsls	r3, r3, #14
 800170a:	401a      	ands	r2, r3
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001710:	429a      	cmp	r2, r3
 8001712:	d10e      	bne.n	8001732 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001714:	697a      	ldr	r2, [r7, #20]
 8001716:	23e0      	movs	r3, #224	; 0xe0
 8001718:	051b      	lsls	r3, r3, #20
 800171a:	401a      	ands	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001720:	429a      	cmp	r2, r3
 8001722:	d106      	bne.n	8001732 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	0f5b      	lsrs	r3, r3, #29
 8001728:	075a      	lsls	r2, r3, #29
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800172e:	429a      	cmp	r2, r3
 8001730:	d001      	beq.n	8001736 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e000      	b.n	8001738 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001736:	2300      	movs	r3, #0
}
 8001738:	0018      	movs	r0, r3
 800173a:	46bd      	mov	sp, r7
 800173c:	b008      	add	sp, #32
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40021000 	.word	0x40021000
 8001744:	40007000 	.word	0x40007000
 8001748:	00001388 	.word	0x00001388
 800174c:	efffffff 	.word	0xefffffff
 8001750:	feffffff 	.word	0xfeffffff
 8001754:	11c1808c 	.word	0x11c1808c
 8001758:	eefefffc 	.word	0xeefefffc

0800175c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	b084      	sub	sp, #16
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d101      	bne.n	8001770 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800176c:	2301      	movs	r3, #1
 800176e:	e0e9      	b.n	8001944 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001770:	4b76      	ldr	r3, [pc, #472]	; (800194c <HAL_RCC_ClockConfig+0x1f0>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2207      	movs	r2, #7
 8001776:	4013      	ands	r3, r2
 8001778:	683a      	ldr	r2, [r7, #0]
 800177a:	429a      	cmp	r2, r3
 800177c:	d91e      	bls.n	80017bc <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800177e:	4b73      	ldr	r3, [pc, #460]	; (800194c <HAL_RCC_ClockConfig+0x1f0>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2207      	movs	r2, #7
 8001784:	4393      	bics	r3, r2
 8001786:	0019      	movs	r1, r3
 8001788:	4b70      	ldr	r3, [pc, #448]	; (800194c <HAL_RCC_ClockConfig+0x1f0>)
 800178a:	683a      	ldr	r2, [r7, #0]
 800178c:	430a      	orrs	r2, r1
 800178e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001790:	f7ff fa0a 	bl	8000ba8 <HAL_GetTick>
 8001794:	0003      	movs	r3, r0
 8001796:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001798:	e009      	b.n	80017ae <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800179a:	f7ff fa05 	bl	8000ba8 <HAL_GetTick>
 800179e:	0002      	movs	r2, r0
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	4a6a      	ldr	r2, [pc, #424]	; (8001950 <HAL_RCC_ClockConfig+0x1f4>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d901      	bls.n	80017ae <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e0ca      	b.n	8001944 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017ae:	4b67      	ldr	r3, [pc, #412]	; (800194c <HAL_RCC_ClockConfig+0x1f0>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2207      	movs	r2, #7
 80017b4:	4013      	ands	r3, r2
 80017b6:	683a      	ldr	r2, [r7, #0]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d1ee      	bne.n	800179a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	2202      	movs	r2, #2
 80017c2:	4013      	ands	r3, r2
 80017c4:	d015      	beq.n	80017f2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	2204      	movs	r2, #4
 80017cc:	4013      	ands	r3, r2
 80017ce:	d006      	beq.n	80017de <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80017d0:	4b60      	ldr	r3, [pc, #384]	; (8001954 <HAL_RCC_ClockConfig+0x1f8>)
 80017d2:	689a      	ldr	r2, [r3, #8]
 80017d4:	4b5f      	ldr	r3, [pc, #380]	; (8001954 <HAL_RCC_ClockConfig+0x1f8>)
 80017d6:	21e0      	movs	r1, #224	; 0xe0
 80017d8:	01c9      	lsls	r1, r1, #7
 80017da:	430a      	orrs	r2, r1
 80017dc:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017de:	4b5d      	ldr	r3, [pc, #372]	; (8001954 <HAL_RCC_ClockConfig+0x1f8>)
 80017e0:	689b      	ldr	r3, [r3, #8]
 80017e2:	4a5d      	ldr	r2, [pc, #372]	; (8001958 <HAL_RCC_ClockConfig+0x1fc>)
 80017e4:	4013      	ands	r3, r2
 80017e6:	0019      	movs	r1, r3
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	689a      	ldr	r2, [r3, #8]
 80017ec:	4b59      	ldr	r3, [pc, #356]	; (8001954 <HAL_RCC_ClockConfig+0x1f8>)
 80017ee:	430a      	orrs	r2, r1
 80017f0:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2201      	movs	r2, #1
 80017f8:	4013      	ands	r3, r2
 80017fa:	d057      	beq.n	80018ac <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	2b01      	cmp	r3, #1
 8001802:	d107      	bne.n	8001814 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001804:	4b53      	ldr	r3, [pc, #332]	; (8001954 <HAL_RCC_ClockConfig+0x1f8>)
 8001806:	681a      	ldr	r2, [r3, #0]
 8001808:	2380      	movs	r3, #128	; 0x80
 800180a:	029b      	lsls	r3, r3, #10
 800180c:	4013      	ands	r3, r2
 800180e:	d12b      	bne.n	8001868 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001810:	2301      	movs	r3, #1
 8001812:	e097      	b.n	8001944 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	2b02      	cmp	r3, #2
 800181a:	d107      	bne.n	800182c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800181c:	4b4d      	ldr	r3, [pc, #308]	; (8001954 <HAL_RCC_ClockConfig+0x1f8>)
 800181e:	681a      	ldr	r2, [r3, #0]
 8001820:	2380      	movs	r3, #128	; 0x80
 8001822:	049b      	lsls	r3, r3, #18
 8001824:	4013      	ands	r3, r2
 8001826:	d11f      	bne.n	8001868 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001828:	2301      	movs	r3, #1
 800182a:	e08b      	b.n	8001944 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d107      	bne.n	8001844 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001834:	4b47      	ldr	r3, [pc, #284]	; (8001954 <HAL_RCC_ClockConfig+0x1f8>)
 8001836:	681a      	ldr	r2, [r3, #0]
 8001838:	2380      	movs	r3, #128	; 0x80
 800183a:	00db      	lsls	r3, r3, #3
 800183c:	4013      	ands	r3, r2
 800183e:	d113      	bne.n	8001868 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	e07f      	b.n	8001944 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	2b03      	cmp	r3, #3
 800184a:	d106      	bne.n	800185a <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800184c:	4b41      	ldr	r3, [pc, #260]	; (8001954 <HAL_RCC_ClockConfig+0x1f8>)
 800184e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001850:	2202      	movs	r2, #2
 8001852:	4013      	ands	r3, r2
 8001854:	d108      	bne.n	8001868 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001856:	2301      	movs	r3, #1
 8001858:	e074      	b.n	8001944 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800185a:	4b3e      	ldr	r3, [pc, #248]	; (8001954 <HAL_RCC_ClockConfig+0x1f8>)
 800185c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800185e:	2202      	movs	r2, #2
 8001860:	4013      	ands	r3, r2
 8001862:	d101      	bne.n	8001868 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e06d      	b.n	8001944 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001868:	4b3a      	ldr	r3, [pc, #232]	; (8001954 <HAL_RCC_ClockConfig+0x1f8>)
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	2207      	movs	r2, #7
 800186e:	4393      	bics	r3, r2
 8001870:	0019      	movs	r1, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	685a      	ldr	r2, [r3, #4]
 8001876:	4b37      	ldr	r3, [pc, #220]	; (8001954 <HAL_RCC_ClockConfig+0x1f8>)
 8001878:	430a      	orrs	r2, r1
 800187a:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800187c:	f7ff f994 	bl	8000ba8 <HAL_GetTick>
 8001880:	0003      	movs	r3, r0
 8001882:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001884:	e009      	b.n	800189a <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001886:	f7ff f98f 	bl	8000ba8 <HAL_GetTick>
 800188a:	0002      	movs	r2, r0
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	1ad3      	subs	r3, r2, r3
 8001890:	4a2f      	ldr	r2, [pc, #188]	; (8001950 <HAL_RCC_ClockConfig+0x1f4>)
 8001892:	4293      	cmp	r3, r2
 8001894:	d901      	bls.n	800189a <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e054      	b.n	8001944 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800189a:	4b2e      	ldr	r3, [pc, #184]	; (8001954 <HAL_RCC_ClockConfig+0x1f8>)
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	2238      	movs	r2, #56	; 0x38
 80018a0:	401a      	ands	r2, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	00db      	lsls	r3, r3, #3
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d1ec      	bne.n	8001886 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018ac:	4b27      	ldr	r3, [pc, #156]	; (800194c <HAL_RCC_ClockConfig+0x1f0>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	2207      	movs	r2, #7
 80018b2:	4013      	ands	r3, r2
 80018b4:	683a      	ldr	r2, [r7, #0]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d21e      	bcs.n	80018f8 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ba:	4b24      	ldr	r3, [pc, #144]	; (800194c <HAL_RCC_ClockConfig+0x1f0>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2207      	movs	r2, #7
 80018c0:	4393      	bics	r3, r2
 80018c2:	0019      	movs	r1, r3
 80018c4:	4b21      	ldr	r3, [pc, #132]	; (800194c <HAL_RCC_ClockConfig+0x1f0>)
 80018c6:	683a      	ldr	r2, [r7, #0]
 80018c8:	430a      	orrs	r2, r1
 80018ca:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80018cc:	f7ff f96c 	bl	8000ba8 <HAL_GetTick>
 80018d0:	0003      	movs	r3, r0
 80018d2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018d4:	e009      	b.n	80018ea <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018d6:	f7ff f967 	bl	8000ba8 <HAL_GetTick>
 80018da:	0002      	movs	r2, r0
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	1ad3      	subs	r3, r2, r3
 80018e0:	4a1b      	ldr	r2, [pc, #108]	; (8001950 <HAL_RCC_ClockConfig+0x1f4>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d901      	bls.n	80018ea <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80018e6:	2303      	movs	r3, #3
 80018e8:	e02c      	b.n	8001944 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018ea:	4b18      	ldr	r3, [pc, #96]	; (800194c <HAL_RCC_ClockConfig+0x1f0>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	2207      	movs	r2, #7
 80018f0:	4013      	ands	r3, r2
 80018f2:	683a      	ldr	r2, [r7, #0]
 80018f4:	429a      	cmp	r2, r3
 80018f6:	d1ee      	bne.n	80018d6 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2204      	movs	r2, #4
 80018fe:	4013      	ands	r3, r2
 8001900:	d009      	beq.n	8001916 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001902:	4b14      	ldr	r3, [pc, #80]	; (8001954 <HAL_RCC_ClockConfig+0x1f8>)
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	4a15      	ldr	r2, [pc, #84]	; (800195c <HAL_RCC_ClockConfig+0x200>)
 8001908:	4013      	ands	r3, r2
 800190a:	0019      	movs	r1, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	68da      	ldr	r2, [r3, #12]
 8001910:	4b10      	ldr	r3, [pc, #64]	; (8001954 <HAL_RCC_ClockConfig+0x1f8>)
 8001912:	430a      	orrs	r2, r1
 8001914:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001916:	f000 f829 	bl	800196c <HAL_RCC_GetSysClockFreq>
 800191a:	0001      	movs	r1, r0
 800191c:	4b0d      	ldr	r3, [pc, #52]	; (8001954 <HAL_RCC_ClockConfig+0x1f8>)
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	0a1b      	lsrs	r3, r3, #8
 8001922:	220f      	movs	r2, #15
 8001924:	401a      	ands	r2, r3
 8001926:	4b0e      	ldr	r3, [pc, #56]	; (8001960 <HAL_RCC_ClockConfig+0x204>)
 8001928:	0092      	lsls	r2, r2, #2
 800192a:	58d3      	ldr	r3, [r2, r3]
 800192c:	221f      	movs	r2, #31
 800192e:	4013      	ands	r3, r2
 8001930:	000a      	movs	r2, r1
 8001932:	40da      	lsrs	r2, r3
 8001934:	4b0b      	ldr	r3, [pc, #44]	; (8001964 <HAL_RCC_ClockConfig+0x208>)
 8001936:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001938:	4b0b      	ldr	r3, [pc, #44]	; (8001968 <HAL_RCC_ClockConfig+0x20c>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	0018      	movs	r0, r3
 800193e:	f7ff f863 	bl	8000a08 <HAL_InitTick>
 8001942:	0003      	movs	r3, r0
}
 8001944:	0018      	movs	r0, r3
 8001946:	46bd      	mov	sp, r7
 8001948:	b004      	add	sp, #16
 800194a:	bd80      	pop	{r7, pc}
 800194c:	40022000 	.word	0x40022000
 8001950:	00001388 	.word	0x00001388
 8001954:	40021000 	.word	0x40021000
 8001958:	fffff0ff 	.word	0xfffff0ff
 800195c:	ffff8fff 	.word	0xffff8fff
 8001960:	08005110 	.word	0x08005110
 8001964:	20000000 	.word	0x20000000
 8001968:	20000004 	.word	0x20000004

0800196c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b086      	sub	sp, #24
 8001970:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001972:	4b3c      	ldr	r3, [pc, #240]	; (8001a64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	2238      	movs	r2, #56	; 0x38
 8001978:	4013      	ands	r3, r2
 800197a:	d10f      	bne.n	800199c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800197c:	4b39      	ldr	r3, [pc, #228]	; (8001a64 <HAL_RCC_GetSysClockFreq+0xf8>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	0adb      	lsrs	r3, r3, #11
 8001982:	2207      	movs	r2, #7
 8001984:	4013      	ands	r3, r2
 8001986:	2201      	movs	r2, #1
 8001988:	409a      	lsls	r2, r3
 800198a:	0013      	movs	r3, r2
 800198c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800198e:	6839      	ldr	r1, [r7, #0]
 8001990:	4835      	ldr	r0, [pc, #212]	; (8001a68 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001992:	f7fe fbb9 	bl	8000108 <__udivsi3>
 8001996:	0003      	movs	r3, r0
 8001998:	613b      	str	r3, [r7, #16]
 800199a:	e05d      	b.n	8001a58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800199c:	4b31      	ldr	r3, [pc, #196]	; (8001a64 <HAL_RCC_GetSysClockFreq+0xf8>)
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	2238      	movs	r2, #56	; 0x38
 80019a2:	4013      	ands	r3, r2
 80019a4:	2b08      	cmp	r3, #8
 80019a6:	d102      	bne.n	80019ae <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80019a8:	4b30      	ldr	r3, [pc, #192]	; (8001a6c <HAL_RCC_GetSysClockFreq+0x100>)
 80019aa:	613b      	str	r3, [r7, #16]
 80019ac:	e054      	b.n	8001a58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019ae:	4b2d      	ldr	r3, [pc, #180]	; (8001a64 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019b0:	689b      	ldr	r3, [r3, #8]
 80019b2:	2238      	movs	r2, #56	; 0x38
 80019b4:	4013      	ands	r3, r2
 80019b6:	2b10      	cmp	r3, #16
 80019b8:	d138      	bne.n	8001a2c <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80019ba:	4b2a      	ldr	r3, [pc, #168]	; (8001a64 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019bc:	68db      	ldr	r3, [r3, #12]
 80019be:	2203      	movs	r2, #3
 80019c0:	4013      	ands	r3, r2
 80019c2:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80019c4:	4b27      	ldr	r3, [pc, #156]	; (8001a64 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	091b      	lsrs	r3, r3, #4
 80019ca:	2207      	movs	r2, #7
 80019cc:	4013      	ands	r3, r2
 80019ce:	3301      	adds	r3, #1
 80019d0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	2b03      	cmp	r3, #3
 80019d6:	d10d      	bne.n	80019f4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80019d8:	68b9      	ldr	r1, [r7, #8]
 80019da:	4824      	ldr	r0, [pc, #144]	; (8001a6c <HAL_RCC_GetSysClockFreq+0x100>)
 80019dc:	f7fe fb94 	bl	8000108 <__udivsi3>
 80019e0:	0003      	movs	r3, r0
 80019e2:	0019      	movs	r1, r3
 80019e4:	4b1f      	ldr	r3, [pc, #124]	; (8001a64 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	0a1b      	lsrs	r3, r3, #8
 80019ea:	227f      	movs	r2, #127	; 0x7f
 80019ec:	4013      	ands	r3, r2
 80019ee:	434b      	muls	r3, r1
 80019f0:	617b      	str	r3, [r7, #20]
        break;
 80019f2:	e00d      	b.n	8001a10 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80019f4:	68b9      	ldr	r1, [r7, #8]
 80019f6:	481c      	ldr	r0, [pc, #112]	; (8001a68 <HAL_RCC_GetSysClockFreq+0xfc>)
 80019f8:	f7fe fb86 	bl	8000108 <__udivsi3>
 80019fc:	0003      	movs	r3, r0
 80019fe:	0019      	movs	r1, r3
 8001a00:	4b18      	ldr	r3, [pc, #96]	; (8001a64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	0a1b      	lsrs	r3, r3, #8
 8001a06:	227f      	movs	r2, #127	; 0x7f
 8001a08:	4013      	ands	r3, r2
 8001a0a:	434b      	muls	r3, r1
 8001a0c:	617b      	str	r3, [r7, #20]
        break;
 8001a0e:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001a10:	4b14      	ldr	r3, [pc, #80]	; (8001a64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	0f5b      	lsrs	r3, r3, #29
 8001a16:	2207      	movs	r2, #7
 8001a18:	4013      	ands	r3, r2
 8001a1a:	3301      	adds	r3, #1
 8001a1c:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001a1e:	6879      	ldr	r1, [r7, #4]
 8001a20:	6978      	ldr	r0, [r7, #20]
 8001a22:	f7fe fb71 	bl	8000108 <__udivsi3>
 8001a26:	0003      	movs	r3, r0
 8001a28:	613b      	str	r3, [r7, #16]
 8001a2a:	e015      	b.n	8001a58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001a2c:	4b0d      	ldr	r3, [pc, #52]	; (8001a64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	2238      	movs	r2, #56	; 0x38
 8001a32:	4013      	ands	r3, r2
 8001a34:	2b20      	cmp	r3, #32
 8001a36:	d103      	bne.n	8001a40 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001a38:	2380      	movs	r3, #128	; 0x80
 8001a3a:	021b      	lsls	r3, r3, #8
 8001a3c:	613b      	str	r3, [r7, #16]
 8001a3e:	e00b      	b.n	8001a58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001a40:	4b08      	ldr	r3, [pc, #32]	; (8001a64 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a42:	689b      	ldr	r3, [r3, #8]
 8001a44:	2238      	movs	r2, #56	; 0x38
 8001a46:	4013      	ands	r3, r2
 8001a48:	2b18      	cmp	r3, #24
 8001a4a:	d103      	bne.n	8001a54 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001a4c:	23fa      	movs	r3, #250	; 0xfa
 8001a4e:	01db      	lsls	r3, r3, #7
 8001a50:	613b      	str	r3, [r7, #16]
 8001a52:	e001      	b.n	8001a58 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001a54:	2300      	movs	r3, #0
 8001a56:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001a58:	693b      	ldr	r3, [r7, #16]
}
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	b006      	add	sp, #24
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	46c0      	nop			; (mov r8, r8)
 8001a64:	40021000 	.word	0x40021000
 8001a68:	00f42400 	.word	0x00f42400
 8001a6c:	007a1200 	.word	0x007a1200

08001a70 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a74:	4b02      	ldr	r3, [pc, #8]	; (8001a80 <HAL_RCC_GetHCLKFreq+0x10>)
 8001a76:	681b      	ldr	r3, [r3, #0]
}
 8001a78:	0018      	movs	r0, r3
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	46c0      	nop			; (mov r8, r8)
 8001a80:	20000000 	.word	0x20000000

08001a84 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a84:	b5b0      	push	{r4, r5, r7, lr}
 8001a86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001a88:	f7ff fff2 	bl	8001a70 <HAL_RCC_GetHCLKFreq>
 8001a8c:	0004      	movs	r4, r0
 8001a8e:	f7ff fb3f 	bl	8001110 <LL_RCC_GetAPB1Prescaler>
 8001a92:	0003      	movs	r3, r0
 8001a94:	0b1a      	lsrs	r2, r3, #12
 8001a96:	4b05      	ldr	r3, [pc, #20]	; (8001aac <HAL_RCC_GetPCLK1Freq+0x28>)
 8001a98:	0092      	lsls	r2, r2, #2
 8001a9a:	58d3      	ldr	r3, [r2, r3]
 8001a9c:	221f      	movs	r2, #31
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	40dc      	lsrs	r4, r3
 8001aa2:	0023      	movs	r3, r4
}
 8001aa4:	0018      	movs	r0, r3
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bdb0      	pop	{r4, r5, r7, pc}
 8001aaa:	46c0      	nop			; (mov r8, r8)
 8001aac:	08005150 	.word	0x08005150

08001ab0 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2207      	movs	r2, #7
 8001abe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001ac0:	4b0e      	ldr	r3, [pc, #56]	; (8001afc <HAL_RCC_GetClockConfig+0x4c>)
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	2207      	movs	r2, #7
 8001ac6:	401a      	ands	r2, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001acc:	4b0b      	ldr	r3, [pc, #44]	; (8001afc <HAL_RCC_GetClockConfig+0x4c>)
 8001ace:	689a      	ldr	r2, [r3, #8]
 8001ad0:	23f0      	movs	r3, #240	; 0xf0
 8001ad2:	011b      	lsls	r3, r3, #4
 8001ad4:	401a      	ands	r2, r3
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 8001ada:	4b08      	ldr	r3, [pc, #32]	; (8001afc <HAL_RCC_GetClockConfig+0x4c>)
 8001adc:	689a      	ldr	r2, [r3, #8]
 8001ade:	23e0      	movs	r3, #224	; 0xe0
 8001ae0:	01db      	lsls	r3, r3, #7
 8001ae2:	401a      	ands	r2, r3
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001ae8:	4b05      	ldr	r3, [pc, #20]	; (8001b00 <HAL_RCC_GetClockConfig+0x50>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2207      	movs	r2, #7
 8001aee:	401a      	ands	r2, r3
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	601a      	str	r2, [r3, #0]
}
 8001af4:	46c0      	nop			; (mov r8, r8)
 8001af6:	46bd      	mov	sp, r7
 8001af8:	b002      	add	sp, #8
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40021000 	.word	0x40021000
 8001b00:	40022000 	.word	0x40022000

08001b04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001b0c:	2313      	movs	r3, #19
 8001b0e:	18fb      	adds	r3, r7, r3
 8001b10:	2200      	movs	r2, #0
 8001b12:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001b14:	2312      	movs	r3, #18
 8001b16:	18fb      	adds	r3, r7, r3
 8001b18:	2200      	movs	r2, #0
 8001b1a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	2380      	movs	r3, #128	; 0x80
 8001b22:	029b      	lsls	r3, r3, #10
 8001b24:	4013      	ands	r3, r2
 8001b26:	d100      	bne.n	8001b2a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001b28:	e0a3      	b.n	8001c72 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b2a:	2011      	movs	r0, #17
 8001b2c:	183b      	adds	r3, r7, r0
 8001b2e:	2200      	movs	r2, #0
 8001b30:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b32:	4bc3      	ldr	r3, [pc, #780]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b34:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b36:	2380      	movs	r3, #128	; 0x80
 8001b38:	055b      	lsls	r3, r3, #21
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	d110      	bne.n	8001b60 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b3e:	4bc0      	ldr	r3, [pc, #768]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b40:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b42:	4bbf      	ldr	r3, [pc, #764]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b44:	2180      	movs	r1, #128	; 0x80
 8001b46:	0549      	lsls	r1, r1, #21
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	63da      	str	r2, [r3, #60]	; 0x3c
 8001b4c:	4bbc      	ldr	r3, [pc, #752]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b4e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001b50:	2380      	movs	r3, #128	; 0x80
 8001b52:	055b      	lsls	r3, r3, #21
 8001b54:	4013      	ands	r3, r2
 8001b56:	60bb      	str	r3, [r7, #8]
 8001b58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b5a:	183b      	adds	r3, r7, r0
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001b60:	4bb8      	ldr	r3, [pc, #736]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	4bb7      	ldr	r3, [pc, #732]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001b66:	2180      	movs	r1, #128	; 0x80
 8001b68:	0049      	lsls	r1, r1, #1
 8001b6a:	430a      	orrs	r2, r1
 8001b6c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001b6e:	f7ff f81b 	bl	8000ba8 <HAL_GetTick>
 8001b72:	0003      	movs	r3, r0
 8001b74:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001b76:	e00b      	b.n	8001b90 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b78:	f7ff f816 	bl	8000ba8 <HAL_GetTick>
 8001b7c:	0002      	movs	r2, r0
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d904      	bls.n	8001b90 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001b86:	2313      	movs	r3, #19
 8001b88:	18fb      	adds	r3, r7, r3
 8001b8a:	2203      	movs	r2, #3
 8001b8c:	701a      	strb	r2, [r3, #0]
        break;
 8001b8e:	e005      	b.n	8001b9c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001b90:	4bac      	ldr	r3, [pc, #688]	; (8001e44 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	2380      	movs	r3, #128	; 0x80
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	4013      	ands	r3, r2
 8001b9a:	d0ed      	beq.n	8001b78 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001b9c:	2313      	movs	r3, #19
 8001b9e:	18fb      	adds	r3, r7, r3
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d154      	bne.n	8001c50 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001ba6:	4ba6      	ldr	r3, [pc, #664]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ba8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001baa:	23c0      	movs	r3, #192	; 0xc0
 8001bac:	009b      	lsls	r3, r3, #2
 8001bae:	4013      	ands	r3, r2
 8001bb0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001bb2:	697b      	ldr	r3, [r7, #20]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d019      	beq.n	8001bec <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbc:	697a      	ldr	r2, [r7, #20]
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d014      	beq.n	8001bec <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001bc2:	4b9f      	ldr	r3, [pc, #636]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bc4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bc6:	4aa0      	ldr	r2, [pc, #640]	; (8001e48 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001bc8:	4013      	ands	r3, r2
 8001bca:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001bcc:	4b9c      	ldr	r3, [pc, #624]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bd0:	4b9b      	ldr	r3, [pc, #620]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bd2:	2180      	movs	r1, #128	; 0x80
 8001bd4:	0249      	lsls	r1, r1, #9
 8001bd6:	430a      	orrs	r2, r1
 8001bd8:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001bda:	4b99      	ldr	r3, [pc, #612]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bdc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001bde:	4b98      	ldr	r3, [pc, #608]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001be0:	499a      	ldr	r1, [pc, #616]	; (8001e4c <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001be2:	400a      	ands	r2, r1
 8001be4:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001be6:	4b96      	ldr	r3, [pc, #600]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001be8:	697a      	ldr	r2, [r7, #20]
 8001bea:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	d016      	beq.n	8001c22 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bf4:	f7fe ffd8 	bl	8000ba8 <HAL_GetTick>
 8001bf8:	0003      	movs	r3, r0
 8001bfa:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bfc:	e00c      	b.n	8001c18 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bfe:	f7fe ffd3 	bl	8000ba8 <HAL_GetTick>
 8001c02:	0002      	movs	r2, r0
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	4a91      	ldr	r2, [pc, #580]	; (8001e50 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d904      	bls.n	8001c18 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001c0e:	2313      	movs	r3, #19
 8001c10:	18fb      	adds	r3, r7, r3
 8001c12:	2203      	movs	r2, #3
 8001c14:	701a      	strb	r2, [r3, #0]
            break;
 8001c16:	e004      	b.n	8001c22 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c18:	4b89      	ldr	r3, [pc, #548]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c1c:	2202      	movs	r2, #2
 8001c1e:	4013      	ands	r3, r2
 8001c20:	d0ed      	beq.n	8001bfe <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001c22:	2313      	movs	r3, #19
 8001c24:	18fb      	adds	r3, r7, r3
 8001c26:	781b      	ldrb	r3, [r3, #0]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d10a      	bne.n	8001c42 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c2c:	4b84      	ldr	r3, [pc, #528]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c30:	4a85      	ldr	r2, [pc, #532]	; (8001e48 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001c32:	4013      	ands	r3, r2
 8001c34:	0019      	movs	r1, r3
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c3a:	4b81      	ldr	r3, [pc, #516]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c3c:	430a      	orrs	r2, r1
 8001c3e:	65da      	str	r2, [r3, #92]	; 0x5c
 8001c40:	e00c      	b.n	8001c5c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001c42:	2312      	movs	r3, #18
 8001c44:	18fb      	adds	r3, r7, r3
 8001c46:	2213      	movs	r2, #19
 8001c48:	18ba      	adds	r2, r7, r2
 8001c4a:	7812      	ldrb	r2, [r2, #0]
 8001c4c:	701a      	strb	r2, [r3, #0]
 8001c4e:	e005      	b.n	8001c5c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001c50:	2312      	movs	r3, #18
 8001c52:	18fb      	adds	r3, r7, r3
 8001c54:	2213      	movs	r2, #19
 8001c56:	18ba      	adds	r2, r7, r2
 8001c58:	7812      	ldrb	r2, [r2, #0]
 8001c5a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001c5c:	2311      	movs	r3, #17
 8001c5e:	18fb      	adds	r3, r7, r3
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	2b01      	cmp	r3, #1
 8001c64:	d105      	bne.n	8001c72 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c66:	4b76      	ldr	r3, [pc, #472]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c68:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001c6a:	4b75      	ldr	r3, [pc, #468]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c6c:	4979      	ldr	r1, [pc, #484]	; (8001e54 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001c6e:	400a      	ands	r2, r1
 8001c70:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	2201      	movs	r2, #1
 8001c78:	4013      	ands	r3, r2
 8001c7a:	d009      	beq.n	8001c90 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001c7c:	4b70      	ldr	r3, [pc, #448]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c80:	2203      	movs	r2, #3
 8001c82:	4393      	bics	r3, r2
 8001c84:	0019      	movs	r1, r3
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	685a      	ldr	r2, [r3, #4]
 8001c8a:	4b6d      	ldr	r3, [pc, #436]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2202      	movs	r2, #2
 8001c96:	4013      	ands	r3, r2
 8001c98:	d009      	beq.n	8001cae <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001c9a:	4b69      	ldr	r3, [pc, #420]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c9e:	220c      	movs	r2, #12
 8001ca0:	4393      	bics	r3, r2
 8001ca2:	0019      	movs	r1, r3
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	689a      	ldr	r2, [r3, #8]
 8001ca8:	4b65      	ldr	r3, [pc, #404]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001caa:	430a      	orrs	r2, r1
 8001cac:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	2210      	movs	r2, #16
 8001cb4:	4013      	ands	r3, r2
 8001cb6:	d009      	beq.n	8001ccc <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001cb8:	4b61      	ldr	r3, [pc, #388]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cbc:	4a66      	ldr	r2, [pc, #408]	; (8001e58 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	0019      	movs	r1, r3
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	68da      	ldr	r2, [r3, #12]
 8001cc6:	4b5e      	ldr	r3, [pc, #376]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cc8:	430a      	orrs	r2, r1
 8001cca:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681a      	ldr	r2, [r3, #0]
 8001cd0:	2380      	movs	r3, #128	; 0x80
 8001cd2:	009b      	lsls	r3, r3, #2
 8001cd4:	4013      	ands	r3, r2
 8001cd6:	d009      	beq.n	8001cec <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001cd8:	4b59      	ldr	r3, [pc, #356]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cdc:	4a5f      	ldr	r2, [pc, #380]	; (8001e5c <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8001cde:	4013      	ands	r3, r2
 8001ce0:	0019      	movs	r1, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	699a      	ldr	r2, [r3, #24]
 8001ce6:	4b56      	ldr	r3, [pc, #344]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ce8:	430a      	orrs	r2, r1
 8001cea:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	2380      	movs	r3, #128	; 0x80
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	d009      	beq.n	8001d0c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001cf8:	4b51      	ldr	r3, [pc, #324]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cfc:	4a58      	ldr	r2, [pc, #352]	; (8001e60 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001cfe:	4013      	ands	r3, r2
 8001d00:	0019      	movs	r1, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	69da      	ldr	r2, [r3, #28]
 8001d06:	4b4e      	ldr	r3, [pc, #312]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d08:	430a      	orrs	r2, r1
 8001d0a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	2220      	movs	r2, #32
 8001d12:	4013      	ands	r3, r2
 8001d14:	d009      	beq.n	8001d2a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001d16:	4b4a      	ldr	r3, [pc, #296]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d1a:	4a52      	ldr	r2, [pc, #328]	; (8001e64 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	0019      	movs	r1, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	691a      	ldr	r2, [r3, #16]
 8001d24:	4b46      	ldr	r3, [pc, #280]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d26:	430a      	orrs	r2, r1
 8001d28:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	2380      	movs	r3, #128	; 0x80
 8001d30:	01db      	lsls	r3, r3, #7
 8001d32:	4013      	ands	r3, r2
 8001d34:	d015      	beq.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001d36:	4b42      	ldr	r3, [pc, #264]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d3a:	009b      	lsls	r3, r3, #2
 8001d3c:	0899      	lsrs	r1, r3, #2
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6a1a      	ldr	r2, [r3, #32]
 8001d42:	4b3f      	ldr	r3, [pc, #252]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d44:	430a      	orrs	r2, r1
 8001d46:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6a1a      	ldr	r2, [r3, #32]
 8001d4c:	2380      	movs	r3, #128	; 0x80
 8001d4e:	05db      	lsls	r3, r3, #23
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d106      	bne.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001d54:	4b3a      	ldr	r3, [pc, #232]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d56:	68da      	ldr	r2, [r3, #12]
 8001d58:	4b39      	ldr	r3, [pc, #228]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d5a:	2180      	movs	r1, #128	; 0x80
 8001d5c:	0249      	lsls	r1, r1, #9
 8001d5e:	430a      	orrs	r2, r1
 8001d60:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	2380      	movs	r3, #128	; 0x80
 8001d68:	031b      	lsls	r3, r3, #12
 8001d6a:	4013      	ands	r3, r2
 8001d6c:	d009      	beq.n	8001d82 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001d6e:	4b34      	ldr	r3, [pc, #208]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d72:	2240      	movs	r2, #64	; 0x40
 8001d74:	4393      	bics	r3, r2
 8001d76:	0019      	movs	r1, r3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d7c:	4b30      	ldr	r3, [pc, #192]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d7e:	430a      	orrs	r2, r1
 8001d80:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	2380      	movs	r3, #128	; 0x80
 8001d88:	039b      	lsls	r3, r3, #14
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	d016      	beq.n	8001dbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001d8e:	4b2c      	ldr	r3, [pc, #176]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d92:	4a35      	ldr	r2, [pc, #212]	; (8001e68 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8001d94:	4013      	ands	r3, r2
 8001d96:	0019      	movs	r1, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d9c:	4b28      	ldr	r3, [pc, #160]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d9e:	430a      	orrs	r2, r1
 8001da0:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001da6:	2380      	movs	r3, #128	; 0x80
 8001da8:	03db      	lsls	r3, r3, #15
 8001daa:	429a      	cmp	r2, r3
 8001dac:	d106      	bne.n	8001dbc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001dae:	4b24      	ldr	r3, [pc, #144]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001db0:	68da      	ldr	r2, [r3, #12]
 8001db2:	4b23      	ldr	r3, [pc, #140]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001db4:	2180      	movs	r1, #128	; 0x80
 8001db6:	0449      	lsls	r1, r1, #17
 8001db8:	430a      	orrs	r2, r1
 8001dba:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	2380      	movs	r3, #128	; 0x80
 8001dc2:	03db      	lsls	r3, r3, #15
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	d016      	beq.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001dc8:	4b1d      	ldr	r3, [pc, #116]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dcc:	4a27      	ldr	r2, [pc, #156]	; (8001e6c <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8001dce:	4013      	ands	r3, r2
 8001dd0:	0019      	movs	r1, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001dd6:	4b1a      	ldr	r3, [pc, #104]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001de0:	2380      	movs	r3, #128	; 0x80
 8001de2:	045b      	lsls	r3, r3, #17
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d106      	bne.n	8001df6 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001de8:	4b15      	ldr	r3, [pc, #84]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dea:	68da      	ldr	r2, [r3, #12]
 8001dec:	4b14      	ldr	r3, [pc, #80]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dee:	2180      	movs	r1, #128	; 0x80
 8001df0:	0449      	lsls	r1, r1, #17
 8001df2:	430a      	orrs	r2, r1
 8001df4:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	2380      	movs	r3, #128	; 0x80
 8001dfc:	011b      	lsls	r3, r3, #4
 8001dfe:	4013      	ands	r3, r2
 8001e00:	d016      	beq.n	8001e30 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001e02:	4b0f      	ldr	r3, [pc, #60]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e06:	4a1a      	ldr	r2, [pc, #104]	; (8001e70 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8001e08:	4013      	ands	r3, r2
 8001e0a:	0019      	movs	r1, r3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	695a      	ldr	r2, [r3, #20]
 8001e10:	4b0b      	ldr	r3, [pc, #44]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e12:	430a      	orrs	r2, r1
 8001e14:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	695a      	ldr	r2, [r3, #20]
 8001e1a:	2380      	movs	r3, #128	; 0x80
 8001e1c:	01db      	lsls	r3, r3, #7
 8001e1e:	429a      	cmp	r2, r3
 8001e20:	d106      	bne.n	8001e30 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001e22:	4b07      	ldr	r3, [pc, #28]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e24:	68da      	ldr	r2, [r3, #12]
 8001e26:	4b06      	ldr	r3, [pc, #24]	; (8001e40 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e28:	2180      	movs	r1, #128	; 0x80
 8001e2a:	0249      	lsls	r1, r1, #9
 8001e2c:	430a      	orrs	r2, r1
 8001e2e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001e30:	2312      	movs	r3, #18
 8001e32:	18fb      	adds	r3, r7, r3
 8001e34:	781b      	ldrb	r3, [r3, #0]
}
 8001e36:	0018      	movs	r0, r3
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	b006      	add	sp, #24
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	46c0      	nop			; (mov r8, r8)
 8001e40:	40021000 	.word	0x40021000
 8001e44:	40007000 	.word	0x40007000
 8001e48:	fffffcff 	.word	0xfffffcff
 8001e4c:	fffeffff 	.word	0xfffeffff
 8001e50:	00001388 	.word	0x00001388
 8001e54:	efffffff 	.word	0xefffffff
 8001e58:	fffff3ff 	.word	0xfffff3ff
 8001e5c:	fff3ffff 	.word	0xfff3ffff
 8001e60:	ffcfffff 	.word	0xffcfffff
 8001e64:	ffffcfff 	.word	0xffffcfff
 8001e68:	ffbfffff 	.word	0xffbfffff
 8001e6c:	feffffff 	.word	0xfeffffff
 8001e70:	ffff3fff 	.word	0xffff3fff

08001e74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b082      	sub	sp, #8
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d101      	bne.n	8001e86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e82:	2301      	movs	r3, #1
 8001e84:	e04a      	b.n	8001f1c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	223d      	movs	r2, #61	; 0x3d
 8001e8a:	5c9b      	ldrb	r3, [r3, r2]
 8001e8c:	b2db      	uxtb	r3, r3
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d107      	bne.n	8001ea2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	223c      	movs	r2, #60	; 0x3c
 8001e96:	2100      	movs	r1, #0
 8001e98:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	0018      	movs	r0, r3
 8001e9e:	f000 f841 	bl	8001f24 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	223d      	movs	r2, #61	; 0x3d
 8001ea6:	2102      	movs	r1, #2
 8001ea8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	3304      	adds	r3, #4
 8001eb2:	0019      	movs	r1, r3
 8001eb4:	0010      	movs	r0, r2
 8001eb6:	f000 f9eb 	bl	8002290 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2248      	movs	r2, #72	; 0x48
 8001ebe:	2101      	movs	r1, #1
 8001ec0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	223e      	movs	r2, #62	; 0x3e
 8001ec6:	2101      	movs	r1, #1
 8001ec8:	5499      	strb	r1, [r3, r2]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	223f      	movs	r2, #63	; 0x3f
 8001ece:	2101      	movs	r1, #1
 8001ed0:	5499      	strb	r1, [r3, r2]
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2240      	movs	r2, #64	; 0x40
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	5499      	strb	r1, [r3, r2]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2241      	movs	r2, #65	; 0x41
 8001ede:	2101      	movs	r1, #1
 8001ee0:	5499      	strb	r1, [r3, r2]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2242      	movs	r2, #66	; 0x42
 8001ee6:	2101      	movs	r1, #1
 8001ee8:	5499      	strb	r1, [r3, r2]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	2243      	movs	r2, #67	; 0x43
 8001eee:	2101      	movs	r1, #1
 8001ef0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	2244      	movs	r2, #68	; 0x44
 8001ef6:	2101      	movs	r1, #1
 8001ef8:	5499      	strb	r1, [r3, r2]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2245      	movs	r2, #69	; 0x45
 8001efe:	2101      	movs	r1, #1
 8001f00:	5499      	strb	r1, [r3, r2]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2246      	movs	r2, #70	; 0x46
 8001f06:	2101      	movs	r1, #1
 8001f08:	5499      	strb	r1, [r3, r2]
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2247      	movs	r2, #71	; 0x47
 8001f0e:	2101      	movs	r1, #1
 8001f10:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	223d      	movs	r2, #61	; 0x3d
 8001f16:	2101      	movs	r1, #1
 8001f18:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001f1a:	2300      	movs	r3, #0
}
 8001f1c:	0018      	movs	r0, r3
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	b002      	add	sp, #8
 8001f22:	bd80      	pop	{r7, pc}

08001f24 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b082      	sub	sp, #8
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001f2c:	46c0      	nop			; (mov r8, r8)
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	b002      	add	sp, #8
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b084      	sub	sp, #16
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	223d      	movs	r2, #61	; 0x3d
 8001f40:	5c9b      	ldrb	r3, [r3, r2]
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	d001      	beq.n	8001f4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e042      	b.n	8001fd2 <HAL_TIM_Base_Start_IT+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	223d      	movs	r2, #61	; 0x3d
 8001f50:	2102      	movs	r1, #2
 8001f52:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	68da      	ldr	r2, [r3, #12]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	2101      	movs	r1, #1
 8001f60:	430a      	orrs	r2, r1
 8001f62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a1c      	ldr	r2, [pc, #112]	; (8001fdc <HAL_TIM_Base_Start_IT+0xa8>)
 8001f6a:	4293      	cmp	r3, r2
 8001f6c:	d00f      	beq.n	8001f8e <HAL_TIM_Base_Start_IT+0x5a>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	2380      	movs	r3, #128	; 0x80
 8001f74:	05db      	lsls	r3, r3, #23
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d009      	beq.n	8001f8e <HAL_TIM_Base_Start_IT+0x5a>
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a18      	ldr	r2, [pc, #96]	; (8001fe0 <HAL_TIM_Base_Start_IT+0xac>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d004      	beq.n	8001f8e <HAL_TIM_Base_Start_IT+0x5a>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	4a16      	ldr	r2, [pc, #88]	; (8001fe4 <HAL_TIM_Base_Start_IT+0xb0>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d116      	bne.n	8001fbc <HAL_TIM_Base_Start_IT+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	689b      	ldr	r3, [r3, #8]
 8001f94:	4a14      	ldr	r2, [pc, #80]	; (8001fe8 <HAL_TIM_Base_Start_IT+0xb4>)
 8001f96:	4013      	ands	r3, r2
 8001f98:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2b06      	cmp	r3, #6
 8001f9e:	d016      	beq.n	8001fce <HAL_TIM_Base_Start_IT+0x9a>
 8001fa0:	68fa      	ldr	r2, [r7, #12]
 8001fa2:	2380      	movs	r3, #128	; 0x80
 8001fa4:	025b      	lsls	r3, r3, #9
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d011      	beq.n	8001fce <HAL_TIM_Base_Start_IT+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	681a      	ldr	r2, [r3, #0]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	2101      	movs	r1, #1
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fba:	e008      	b.n	8001fce <HAL_TIM_Base_Start_IT+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	2101      	movs	r1, #1
 8001fc8:	430a      	orrs	r2, r1
 8001fca:	601a      	str	r2, [r3, #0]
 8001fcc:	e000      	b.n	8001fd0 <HAL_TIM_Base_Start_IT+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fce:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	0018      	movs	r0, r3
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	b004      	add	sp, #16
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	46c0      	nop			; (mov r8, r8)
 8001fdc:	40012c00 	.word	0x40012c00
 8001fe0:	40000400 	.word	0x40000400
 8001fe4:	40014000 	.word	0x40014000
 8001fe8:	00010007 	.word	0x00010007

08001fec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	691b      	ldr	r3, [r3, #16]
 8001ffa:	2202      	movs	r2, #2
 8001ffc:	4013      	ands	r3, r2
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d124      	bne.n	800204c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	2202      	movs	r2, #2
 800200a:	4013      	ands	r3, r2
 800200c:	2b02      	cmp	r3, #2
 800200e:	d11d      	bne.n	800204c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	2203      	movs	r2, #3
 8002016:	4252      	negs	r2, r2
 8002018:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	2201      	movs	r2, #1
 800201e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	699b      	ldr	r3, [r3, #24]
 8002026:	2203      	movs	r2, #3
 8002028:	4013      	ands	r3, r2
 800202a:	d004      	beq.n	8002036 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	0018      	movs	r0, r3
 8002030:	f000 f916 	bl	8002260 <HAL_TIM_IC_CaptureCallback>
 8002034:	e007      	b.n	8002046 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	0018      	movs	r0, r3
 800203a:	f000 f909 	bl	8002250 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	0018      	movs	r0, r3
 8002042:	f000 f915 	bl	8002270 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	691b      	ldr	r3, [r3, #16]
 8002052:	2204      	movs	r2, #4
 8002054:	4013      	ands	r3, r2
 8002056:	2b04      	cmp	r3, #4
 8002058:	d125      	bne.n	80020a6 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	2204      	movs	r2, #4
 8002062:	4013      	ands	r3, r2
 8002064:	2b04      	cmp	r3, #4
 8002066:	d11e      	bne.n	80020a6 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	2205      	movs	r2, #5
 800206e:	4252      	negs	r2, r2
 8002070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	2202      	movs	r2, #2
 8002076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	699a      	ldr	r2, [r3, #24]
 800207e:	23c0      	movs	r3, #192	; 0xc0
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	4013      	ands	r3, r2
 8002084:	d004      	beq.n	8002090 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	0018      	movs	r0, r3
 800208a:	f000 f8e9 	bl	8002260 <HAL_TIM_IC_CaptureCallback>
 800208e:	e007      	b.n	80020a0 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	0018      	movs	r0, r3
 8002094:	f000 f8dc 	bl	8002250 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	0018      	movs	r0, r3
 800209c:	f000 f8e8 	bl	8002270 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	691b      	ldr	r3, [r3, #16]
 80020ac:	2208      	movs	r2, #8
 80020ae:	4013      	ands	r3, r2
 80020b0:	2b08      	cmp	r3, #8
 80020b2:	d124      	bne.n	80020fe <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	68db      	ldr	r3, [r3, #12]
 80020ba:	2208      	movs	r2, #8
 80020bc:	4013      	ands	r3, r2
 80020be:	2b08      	cmp	r3, #8
 80020c0:	d11d      	bne.n	80020fe <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	2209      	movs	r2, #9
 80020c8:	4252      	negs	r2, r2
 80020ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2204      	movs	r2, #4
 80020d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	69db      	ldr	r3, [r3, #28]
 80020d8:	2203      	movs	r2, #3
 80020da:	4013      	ands	r3, r2
 80020dc:	d004      	beq.n	80020e8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	0018      	movs	r0, r3
 80020e2:	f000 f8bd 	bl	8002260 <HAL_TIM_IC_CaptureCallback>
 80020e6:	e007      	b.n	80020f8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	0018      	movs	r0, r3
 80020ec:	f000 f8b0 	bl	8002250 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	0018      	movs	r0, r3
 80020f4:	f000 f8bc 	bl	8002270 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2200      	movs	r2, #0
 80020fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	691b      	ldr	r3, [r3, #16]
 8002104:	2210      	movs	r2, #16
 8002106:	4013      	ands	r3, r2
 8002108:	2b10      	cmp	r3, #16
 800210a:	d125      	bne.n	8002158 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	68db      	ldr	r3, [r3, #12]
 8002112:	2210      	movs	r2, #16
 8002114:	4013      	ands	r3, r2
 8002116:	2b10      	cmp	r3, #16
 8002118:	d11e      	bne.n	8002158 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2211      	movs	r2, #17
 8002120:	4252      	negs	r2, r2
 8002122:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	2208      	movs	r2, #8
 8002128:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	69da      	ldr	r2, [r3, #28]
 8002130:	23c0      	movs	r3, #192	; 0xc0
 8002132:	009b      	lsls	r3, r3, #2
 8002134:	4013      	ands	r3, r2
 8002136:	d004      	beq.n	8002142 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	0018      	movs	r0, r3
 800213c:	f000 f890 	bl	8002260 <HAL_TIM_IC_CaptureCallback>
 8002140:	e007      	b.n	8002152 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	0018      	movs	r0, r3
 8002146:	f000 f883 	bl	8002250 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	0018      	movs	r0, r3
 800214e:	f000 f88f 	bl	8002270 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2200      	movs	r2, #0
 8002156:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	691b      	ldr	r3, [r3, #16]
 800215e:	2201      	movs	r2, #1
 8002160:	4013      	ands	r3, r2
 8002162:	2b01      	cmp	r3, #1
 8002164:	d10f      	bne.n	8002186 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	68db      	ldr	r3, [r3, #12]
 800216c:	2201      	movs	r2, #1
 800216e:	4013      	ands	r3, r2
 8002170:	2b01      	cmp	r3, #1
 8002172:	d108      	bne.n	8002186 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2202      	movs	r2, #2
 800217a:	4252      	negs	r2, r2
 800217c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	0018      	movs	r0, r3
 8002182:	f7fe fbb7 	bl	80008f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	691b      	ldr	r3, [r3, #16]
 800218c:	2280      	movs	r2, #128	; 0x80
 800218e:	4013      	ands	r3, r2
 8002190:	2b80      	cmp	r3, #128	; 0x80
 8002192:	d10f      	bne.n	80021b4 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	2280      	movs	r2, #128	; 0x80
 800219c:	4013      	ands	r3, r2
 800219e:	2b80      	cmp	r3, #128	; 0x80
 80021a0:	d108      	bne.n	80021b4 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	2281      	movs	r2, #129	; 0x81
 80021a8:	4252      	negs	r2, r2
 80021aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	0018      	movs	r0, r3
 80021b0:	f000 f8f6 	bl	80023a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	691a      	ldr	r2, [r3, #16]
 80021ba:	2380      	movs	r3, #128	; 0x80
 80021bc:	005b      	lsls	r3, r3, #1
 80021be:	401a      	ands	r2, r3
 80021c0:	2380      	movs	r3, #128	; 0x80
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	429a      	cmp	r2, r3
 80021c6:	d10e      	bne.n	80021e6 <HAL_TIM_IRQHandler+0x1fa>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68db      	ldr	r3, [r3, #12]
 80021ce:	2280      	movs	r2, #128	; 0x80
 80021d0:	4013      	ands	r3, r2
 80021d2:	2b80      	cmp	r3, #128	; 0x80
 80021d4:	d107      	bne.n	80021e6 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a1c      	ldr	r2, [pc, #112]	; (800224c <HAL_TIM_IRQHandler+0x260>)
 80021dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	0018      	movs	r0, r3
 80021e2:	f000 f8e5 	bl	80023b0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	691b      	ldr	r3, [r3, #16]
 80021ec:	2240      	movs	r2, #64	; 0x40
 80021ee:	4013      	ands	r3, r2
 80021f0:	2b40      	cmp	r3, #64	; 0x40
 80021f2:	d10f      	bne.n	8002214 <HAL_TIM_IRQHandler+0x228>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	68db      	ldr	r3, [r3, #12]
 80021fa:	2240      	movs	r2, #64	; 0x40
 80021fc:	4013      	ands	r3, r2
 80021fe:	2b40      	cmp	r3, #64	; 0x40
 8002200:	d108      	bne.n	8002214 <HAL_TIM_IRQHandler+0x228>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	2241      	movs	r2, #65	; 0x41
 8002208:	4252      	negs	r2, r2
 800220a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	0018      	movs	r0, r3
 8002210:	f000 f836 	bl	8002280 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	691b      	ldr	r3, [r3, #16]
 800221a:	2220      	movs	r2, #32
 800221c:	4013      	ands	r3, r2
 800221e:	2b20      	cmp	r3, #32
 8002220:	d10f      	bne.n	8002242 <HAL_TIM_IRQHandler+0x256>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	68db      	ldr	r3, [r3, #12]
 8002228:	2220      	movs	r2, #32
 800222a:	4013      	ands	r3, r2
 800222c:	2b20      	cmp	r3, #32
 800222e:	d108      	bne.n	8002242 <HAL_TIM_IRQHandler+0x256>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2221      	movs	r2, #33	; 0x21
 8002236:	4252      	negs	r2, r2
 8002238:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	0018      	movs	r0, r3
 800223e:	f000 f8a7 	bl	8002390 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002242:	46c0      	nop			; (mov r8, r8)
 8002244:	46bd      	mov	sp, r7
 8002246:	b002      	add	sp, #8
 8002248:	bd80      	pop	{r7, pc}
 800224a:	46c0      	nop			; (mov r8, r8)
 800224c:	fffffeff 	.word	0xfffffeff

08002250 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b082      	sub	sp, #8
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002258:	46c0      	nop			; (mov r8, r8)
 800225a:	46bd      	mov	sp, r7
 800225c:	b002      	add	sp, #8
 800225e:	bd80      	pop	{r7, pc}

08002260 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002268:	46c0      	nop			; (mov r8, r8)
 800226a:	46bd      	mov	sp, r7
 800226c:	b002      	add	sp, #8
 800226e:	bd80      	pop	{r7, pc}

08002270 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b082      	sub	sp, #8
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002278:	46c0      	nop			; (mov r8, r8)
 800227a:	46bd      	mov	sp, r7
 800227c:	b002      	add	sp, #8
 800227e:	bd80      	pop	{r7, pc}

08002280 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002288:	46c0      	nop			; (mov r8, r8)
 800228a:	46bd      	mov	sp, r7
 800228c:	b002      	add	sp, #8
 800228e:	bd80      	pop	{r7, pc}

08002290 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	4a34      	ldr	r2, [pc, #208]	; (8002374 <TIM_Base_SetConfig+0xe4>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d008      	beq.n	80022ba <TIM_Base_SetConfig+0x2a>
 80022a8:	687a      	ldr	r2, [r7, #4]
 80022aa:	2380      	movs	r3, #128	; 0x80
 80022ac:	05db      	lsls	r3, r3, #23
 80022ae:	429a      	cmp	r2, r3
 80022b0:	d003      	beq.n	80022ba <TIM_Base_SetConfig+0x2a>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a30      	ldr	r2, [pc, #192]	; (8002378 <TIM_Base_SetConfig+0xe8>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d108      	bne.n	80022cc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2270      	movs	r2, #112	; 0x70
 80022be:	4393      	bics	r3, r2
 80022c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685b      	ldr	r3, [r3, #4]
 80022c6:	68fa      	ldr	r2, [r7, #12]
 80022c8:	4313      	orrs	r3, r2
 80022ca:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4a29      	ldr	r2, [pc, #164]	; (8002374 <TIM_Base_SetConfig+0xe4>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d018      	beq.n	8002306 <TIM_Base_SetConfig+0x76>
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	2380      	movs	r3, #128	; 0x80
 80022d8:	05db      	lsls	r3, r3, #23
 80022da:	429a      	cmp	r2, r3
 80022dc:	d013      	beq.n	8002306 <TIM_Base_SetConfig+0x76>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a25      	ldr	r2, [pc, #148]	; (8002378 <TIM_Base_SetConfig+0xe8>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d00f      	beq.n	8002306 <TIM_Base_SetConfig+0x76>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a24      	ldr	r2, [pc, #144]	; (800237c <TIM_Base_SetConfig+0xec>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d00b      	beq.n	8002306 <TIM_Base_SetConfig+0x76>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a23      	ldr	r2, [pc, #140]	; (8002380 <TIM_Base_SetConfig+0xf0>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d007      	beq.n	8002306 <TIM_Base_SetConfig+0x76>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a22      	ldr	r2, [pc, #136]	; (8002384 <TIM_Base_SetConfig+0xf4>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d003      	beq.n	8002306 <TIM_Base_SetConfig+0x76>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a21      	ldr	r2, [pc, #132]	; (8002388 <TIM_Base_SetConfig+0xf8>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d108      	bne.n	8002318 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	4a20      	ldr	r2, [pc, #128]	; (800238c <TIM_Base_SetConfig+0xfc>)
 800230a:	4013      	ands	r3, r2
 800230c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	68fa      	ldr	r2, [r7, #12]
 8002314:	4313      	orrs	r3, r2
 8002316:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	2280      	movs	r2, #128	; 0x80
 800231c:	4393      	bics	r3, r2
 800231e:	001a      	movs	r2, r3
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	695b      	ldr	r3, [r3, #20]
 8002324:	4313      	orrs	r3, r2
 8002326:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	68fa      	ldr	r2, [r7, #12]
 800232c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	689a      	ldr	r2, [r3, #8]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002336:	683b      	ldr	r3, [r7, #0]
 8002338:	681a      	ldr	r2, [r3, #0]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4a0c      	ldr	r2, [pc, #48]	; (8002374 <TIM_Base_SetConfig+0xe4>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d00b      	beq.n	800235e <TIM_Base_SetConfig+0xce>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	4a0d      	ldr	r2, [pc, #52]	; (8002380 <TIM_Base_SetConfig+0xf0>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d007      	beq.n	800235e <TIM_Base_SetConfig+0xce>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	4a0c      	ldr	r2, [pc, #48]	; (8002384 <TIM_Base_SetConfig+0xf4>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d003      	beq.n	800235e <TIM_Base_SetConfig+0xce>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	4a0b      	ldr	r2, [pc, #44]	; (8002388 <TIM_Base_SetConfig+0xf8>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d103      	bne.n	8002366 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	691a      	ldr	r2, [r3, #16]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2201      	movs	r2, #1
 800236a:	615a      	str	r2, [r3, #20]
}
 800236c:	46c0      	nop			; (mov r8, r8)
 800236e:	46bd      	mov	sp, r7
 8002370:	b004      	add	sp, #16
 8002372:	bd80      	pop	{r7, pc}
 8002374:	40012c00 	.word	0x40012c00
 8002378:	40000400 	.word	0x40000400
 800237c:	40002000 	.word	0x40002000
 8002380:	40014000 	.word	0x40014000
 8002384:	40014400 	.word	0x40014400
 8002388:	40014800 	.word	0x40014800
 800238c:	fffffcff 	.word	0xfffffcff

08002390 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b082      	sub	sp, #8
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002398:	46c0      	nop			; (mov r8, r8)
 800239a:	46bd      	mov	sp, r7
 800239c:	b002      	add	sp, #8
 800239e:	bd80      	pop	{r7, pc}

080023a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80023a8:	46c0      	nop			; (mov r8, r8)
 80023aa:	46bd      	mov	sp, r7
 80023ac:	b002      	add	sp, #8
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80023b8:	46c0      	nop			; (mov r8, r8)
 80023ba:	46bd      	mov	sp, r7
 80023bc:	b002      	add	sp, #8
 80023be:	bd80      	pop	{r7, pc}

080023c0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b082      	sub	sp, #8
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d101      	bne.n	80023d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023ce:	2301      	movs	r3, #1
 80023d0:	e046      	b.n	8002460 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2284      	movs	r2, #132	; 0x84
 80023d6:	589b      	ldr	r3, [r3, r2]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d107      	bne.n	80023ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2280      	movs	r2, #128	; 0x80
 80023e0:	2100      	movs	r1, #0
 80023e2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	0018      	movs	r0, r3
 80023e8:	f7fe fac4 	bl	8000974 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2284      	movs	r2, #132	; 0x84
 80023f0:	2124      	movs	r1, #36	; 0x24
 80023f2:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2101      	movs	r1, #1
 8002400:	438a      	bics	r2, r1
 8002402:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	0018      	movs	r0, r3
 8002408:	f000 f8dc 	bl	80025c4 <UART_SetConfig>
 800240c:	0003      	movs	r3, r0
 800240e:	2b01      	cmp	r3, #1
 8002410:	d101      	bne.n	8002416 <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e024      	b.n	8002460 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800241a:	2b00      	cmp	r3, #0
 800241c:	d003      	beq.n	8002426 <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	0018      	movs	r0, r3
 8002422:	f000 fbab 	bl	8002b7c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	685a      	ldr	r2, [r3, #4]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	490d      	ldr	r1, [pc, #52]	; (8002468 <HAL_UART_Init+0xa8>)
 8002432:	400a      	ands	r2, r1
 8002434:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	689a      	ldr	r2, [r3, #8]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	212a      	movs	r1, #42	; 0x2a
 8002442:	438a      	bics	r2, r1
 8002444:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	2101      	movs	r1, #1
 8002452:	430a      	orrs	r2, r1
 8002454:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	0018      	movs	r0, r3
 800245a:	f000 fc43 	bl	8002ce4 <UART_CheckIdleState>
 800245e:	0003      	movs	r3, r0
}
 8002460:	0018      	movs	r0, r3
 8002462:	46bd      	mov	sp, r7
 8002464:	b002      	add	sp, #8
 8002466:	bd80      	pop	{r7, pc}
 8002468:	ffffb7ff 	.word	0xffffb7ff

0800246c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b08a      	sub	sp, #40	; 0x28
 8002470:	af02      	add	r7, sp, #8
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	60b9      	str	r1, [r7, #8]
 8002476:	603b      	str	r3, [r7, #0]
 8002478:	1dbb      	adds	r3, r7, #6
 800247a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2284      	movs	r2, #132	; 0x84
 8002480:	589b      	ldr	r3, [r3, r2]
 8002482:	2b20      	cmp	r3, #32
 8002484:	d000      	beq.n	8002488 <HAL_UART_Transmit+0x1c>
 8002486:	e097      	b.n	80025b8 <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d003      	beq.n	8002496 <HAL_UART_Transmit+0x2a>
 800248e:	1dbb      	adds	r3, r7, #6
 8002490:	881b      	ldrh	r3, [r3, #0]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d101      	bne.n	800249a <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e08f      	b.n	80025ba <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	689a      	ldr	r2, [r3, #8]
 800249e:	2380      	movs	r3, #128	; 0x80
 80024a0:	015b      	lsls	r3, r3, #5
 80024a2:	429a      	cmp	r2, r3
 80024a4:	d109      	bne.n	80024ba <HAL_UART_Transmit+0x4e>
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	691b      	ldr	r3, [r3, #16]
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d105      	bne.n	80024ba <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	2201      	movs	r2, #1
 80024b2:	4013      	ands	r3, r2
 80024b4:	d001      	beq.n	80024ba <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e07f      	b.n	80025ba <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2280      	movs	r2, #128	; 0x80
 80024be:	5c9b      	ldrb	r3, [r3, r2]
 80024c0:	2b01      	cmp	r3, #1
 80024c2:	d101      	bne.n	80024c8 <HAL_UART_Transmit+0x5c>
 80024c4:	2302      	movs	r3, #2
 80024c6:	e078      	b.n	80025ba <HAL_UART_Transmit+0x14e>
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2280      	movs	r2, #128	; 0x80
 80024cc:	2101      	movs	r1, #1
 80024ce:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	228c      	movs	r2, #140	; 0x8c
 80024d4:	2100      	movs	r1, #0
 80024d6:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2284      	movs	r2, #132	; 0x84
 80024dc:	2121      	movs	r1, #33	; 0x21
 80024de:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024e0:	f7fe fb62 	bl	8000ba8 <HAL_GetTick>
 80024e4:	0003      	movs	r3, r0
 80024e6:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	1dba      	adds	r2, r7, #6
 80024ec:	2154      	movs	r1, #84	; 0x54
 80024ee:	8812      	ldrh	r2, [r2, #0]
 80024f0:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	1dba      	adds	r2, r7, #6
 80024f6:	2156      	movs	r1, #86	; 0x56
 80024f8:	8812      	ldrh	r2, [r2, #0]
 80024fa:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	689a      	ldr	r2, [r3, #8]
 8002500:	2380      	movs	r3, #128	; 0x80
 8002502:	015b      	lsls	r3, r3, #5
 8002504:	429a      	cmp	r2, r3
 8002506:	d108      	bne.n	800251a <HAL_UART_Transmit+0xae>
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	691b      	ldr	r3, [r3, #16]
 800250c:	2b00      	cmp	r3, #0
 800250e:	d104      	bne.n	800251a <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 8002510:	2300      	movs	r3, #0
 8002512:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002514:	68bb      	ldr	r3, [r7, #8]
 8002516:	61bb      	str	r3, [r7, #24]
 8002518:	e003      	b.n	8002522 <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800251e:	2300      	movs	r3, #0
 8002520:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2280      	movs	r2, #128	; 0x80
 8002526:	2100      	movs	r1, #0
 8002528:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800252a:	e02c      	b.n	8002586 <HAL_UART_Transmit+0x11a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800252c:	697a      	ldr	r2, [r7, #20]
 800252e:	68f8      	ldr	r0, [r7, #12]
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	9300      	str	r3, [sp, #0]
 8002534:	0013      	movs	r3, r2
 8002536:	2200      	movs	r2, #0
 8002538:	2180      	movs	r1, #128	; 0x80
 800253a:	f000 fc1d 	bl	8002d78 <UART_WaitOnFlagUntilTimeout>
 800253e:	1e03      	subs	r3, r0, #0
 8002540:	d001      	beq.n	8002546 <HAL_UART_Transmit+0xda>
      {
        return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	e039      	b.n	80025ba <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 8002546:	69fb      	ldr	r3, [r7, #28]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d10b      	bne.n	8002564 <HAL_UART_Transmit+0xf8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800254c:	69bb      	ldr	r3, [r7, #24]
 800254e:	881b      	ldrh	r3, [r3, #0]
 8002550:	001a      	movs	r2, r3
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	05d2      	lsls	r2, r2, #23
 8002558:	0dd2      	lsrs	r2, r2, #23
 800255a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	3302      	adds	r3, #2
 8002560:	61bb      	str	r3, [r7, #24]
 8002562:	e007      	b.n	8002574 <HAL_UART_Transmit+0x108>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002564:	69fb      	ldr	r3, [r7, #28]
 8002566:	781a      	ldrb	r2, [r3, #0]
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	3301      	adds	r3, #1
 8002572:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2256      	movs	r2, #86	; 0x56
 8002578:	5a9b      	ldrh	r3, [r3, r2]
 800257a:	b29b      	uxth	r3, r3
 800257c:	3b01      	subs	r3, #1
 800257e:	b299      	uxth	r1, r3
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	2256      	movs	r2, #86	; 0x56
 8002584:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	2256      	movs	r2, #86	; 0x56
 800258a:	5a9b      	ldrh	r3, [r3, r2]
 800258c:	b29b      	uxth	r3, r3
 800258e:	2b00      	cmp	r3, #0
 8002590:	d1cc      	bne.n	800252c <HAL_UART_Transmit+0xc0>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002592:	697a      	ldr	r2, [r7, #20]
 8002594:	68f8      	ldr	r0, [r7, #12]
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	9300      	str	r3, [sp, #0]
 800259a:	0013      	movs	r3, r2
 800259c:	2200      	movs	r2, #0
 800259e:	2140      	movs	r1, #64	; 0x40
 80025a0:	f000 fbea 	bl	8002d78 <UART_WaitOnFlagUntilTimeout>
 80025a4:	1e03      	subs	r3, r0, #0
 80025a6:	d001      	beq.n	80025ac <HAL_UART_Transmit+0x140>
    {
      return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e006      	b.n	80025ba <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2284      	movs	r2, #132	; 0x84
 80025b0:	2120      	movs	r1, #32
 80025b2:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80025b4:	2300      	movs	r3, #0
 80025b6:	e000      	b.n	80025ba <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 80025b8:	2302      	movs	r3, #2
  }
}
 80025ba:	0018      	movs	r0, r3
 80025bc:	46bd      	mov	sp, r7
 80025be:	b008      	add	sp, #32
 80025c0:	bd80      	pop	{r7, pc}
	...

080025c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025c4:	b5b0      	push	{r4, r5, r7, lr}
 80025c6:	b090      	sub	sp, #64	; 0x40
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80025cc:	231a      	movs	r3, #26
 80025ce:	2220      	movs	r2, #32
 80025d0:	4694      	mov	ip, r2
 80025d2:	44bc      	add	ip, r7
 80025d4:	4463      	add	r3, ip
 80025d6:	2200      	movs	r2, #0
 80025d8:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025dc:	689a      	ldr	r2, [r3, #8]
 80025de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	431a      	orrs	r2, r3
 80025e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e6:	695b      	ldr	r3, [r3, #20]
 80025e8:	431a      	orrs	r2, r3
 80025ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ec:	69db      	ldr	r3, [r3, #28]
 80025ee:	4313      	orrs	r3, r2
 80025f0:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80025f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4ab9      	ldr	r2, [pc, #740]	; (80028e0 <UART_SetConfig+0x31c>)
 80025fa:	4013      	ands	r3, r2
 80025fc:	0019      	movs	r1, r3
 80025fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002604:	430b      	orrs	r3, r1
 8002606:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	4ab5      	ldr	r2, [pc, #724]	; (80028e4 <UART_SetConfig+0x320>)
 8002610:	4013      	ands	r3, r2
 8002612:	0018      	movs	r0, r3
 8002614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002616:	68d9      	ldr	r1, [r3, #12]
 8002618:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	0003      	movs	r3, r0
 800261e:	430b      	orrs	r3, r1
 8002620:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002622:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002624:	699b      	ldr	r3, [r3, #24]
 8002626:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4aae      	ldr	r2, [pc, #696]	; (80028e8 <UART_SetConfig+0x324>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d004      	beq.n	800263c <UART_SetConfig+0x78>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002634:	6a1b      	ldr	r3, [r3, #32]
 8002636:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002638:	4313      	orrs	r3, r2
 800263a:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800263c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	4aaa      	ldr	r2, [pc, #680]	; (80028ec <UART_SetConfig+0x328>)
 8002644:	4013      	ands	r3, r2
 8002646:	0019      	movs	r1, r3
 8002648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800264e:	430b      	orrs	r3, r1
 8002650:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002658:	220f      	movs	r2, #15
 800265a:	4393      	bics	r3, r2
 800265c:	0018      	movs	r0, r3
 800265e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002660:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002662:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	0003      	movs	r3, r0
 8002668:	430b      	orrs	r3, r1
 800266a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800266c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a9f      	ldr	r2, [pc, #636]	; (80028f0 <UART_SetConfig+0x32c>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d136      	bne.n	80026e4 <UART_SetConfig+0x120>
 8002676:	4b9f      	ldr	r3, [pc, #636]	; (80028f4 <UART_SetConfig+0x330>)
 8002678:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800267a:	2203      	movs	r2, #3
 800267c:	4013      	ands	r3, r2
 800267e:	2b03      	cmp	r3, #3
 8002680:	d020      	beq.n	80026c4 <UART_SetConfig+0x100>
 8002682:	d827      	bhi.n	80026d4 <UART_SetConfig+0x110>
 8002684:	2b02      	cmp	r3, #2
 8002686:	d00d      	beq.n	80026a4 <UART_SetConfig+0xe0>
 8002688:	d824      	bhi.n	80026d4 <UART_SetConfig+0x110>
 800268a:	2b00      	cmp	r3, #0
 800268c:	d002      	beq.n	8002694 <UART_SetConfig+0xd0>
 800268e:	2b01      	cmp	r3, #1
 8002690:	d010      	beq.n	80026b4 <UART_SetConfig+0xf0>
 8002692:	e01f      	b.n	80026d4 <UART_SetConfig+0x110>
 8002694:	231b      	movs	r3, #27
 8002696:	2220      	movs	r2, #32
 8002698:	4694      	mov	ip, r2
 800269a:	44bc      	add	ip, r7
 800269c:	4463      	add	r3, ip
 800269e:	2200      	movs	r2, #0
 80026a0:	701a      	strb	r2, [r3, #0]
 80026a2:	e0c5      	b.n	8002830 <UART_SetConfig+0x26c>
 80026a4:	231b      	movs	r3, #27
 80026a6:	2220      	movs	r2, #32
 80026a8:	4694      	mov	ip, r2
 80026aa:	44bc      	add	ip, r7
 80026ac:	4463      	add	r3, ip
 80026ae:	2202      	movs	r2, #2
 80026b0:	701a      	strb	r2, [r3, #0]
 80026b2:	e0bd      	b.n	8002830 <UART_SetConfig+0x26c>
 80026b4:	231b      	movs	r3, #27
 80026b6:	2220      	movs	r2, #32
 80026b8:	4694      	mov	ip, r2
 80026ba:	44bc      	add	ip, r7
 80026bc:	4463      	add	r3, ip
 80026be:	2204      	movs	r2, #4
 80026c0:	701a      	strb	r2, [r3, #0]
 80026c2:	e0b5      	b.n	8002830 <UART_SetConfig+0x26c>
 80026c4:	231b      	movs	r3, #27
 80026c6:	2220      	movs	r2, #32
 80026c8:	4694      	mov	ip, r2
 80026ca:	44bc      	add	ip, r7
 80026cc:	4463      	add	r3, ip
 80026ce:	2208      	movs	r2, #8
 80026d0:	701a      	strb	r2, [r3, #0]
 80026d2:	e0ad      	b.n	8002830 <UART_SetConfig+0x26c>
 80026d4:	231b      	movs	r3, #27
 80026d6:	2220      	movs	r2, #32
 80026d8:	4694      	mov	ip, r2
 80026da:	44bc      	add	ip, r7
 80026dc:	4463      	add	r3, ip
 80026de:	2210      	movs	r2, #16
 80026e0:	701a      	strb	r2, [r3, #0]
 80026e2:	e0a5      	b.n	8002830 <UART_SetConfig+0x26c>
 80026e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a83      	ldr	r2, [pc, #524]	; (80028f8 <UART_SetConfig+0x334>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d136      	bne.n	800275c <UART_SetConfig+0x198>
 80026ee:	4b81      	ldr	r3, [pc, #516]	; (80028f4 <UART_SetConfig+0x330>)
 80026f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026f2:	220c      	movs	r2, #12
 80026f4:	4013      	ands	r3, r2
 80026f6:	2b0c      	cmp	r3, #12
 80026f8:	d020      	beq.n	800273c <UART_SetConfig+0x178>
 80026fa:	d827      	bhi.n	800274c <UART_SetConfig+0x188>
 80026fc:	2b08      	cmp	r3, #8
 80026fe:	d00d      	beq.n	800271c <UART_SetConfig+0x158>
 8002700:	d824      	bhi.n	800274c <UART_SetConfig+0x188>
 8002702:	2b00      	cmp	r3, #0
 8002704:	d002      	beq.n	800270c <UART_SetConfig+0x148>
 8002706:	2b04      	cmp	r3, #4
 8002708:	d010      	beq.n	800272c <UART_SetConfig+0x168>
 800270a:	e01f      	b.n	800274c <UART_SetConfig+0x188>
 800270c:	231b      	movs	r3, #27
 800270e:	2220      	movs	r2, #32
 8002710:	4694      	mov	ip, r2
 8002712:	44bc      	add	ip, r7
 8002714:	4463      	add	r3, ip
 8002716:	2200      	movs	r2, #0
 8002718:	701a      	strb	r2, [r3, #0]
 800271a:	e089      	b.n	8002830 <UART_SetConfig+0x26c>
 800271c:	231b      	movs	r3, #27
 800271e:	2220      	movs	r2, #32
 8002720:	4694      	mov	ip, r2
 8002722:	44bc      	add	ip, r7
 8002724:	4463      	add	r3, ip
 8002726:	2202      	movs	r2, #2
 8002728:	701a      	strb	r2, [r3, #0]
 800272a:	e081      	b.n	8002830 <UART_SetConfig+0x26c>
 800272c:	231b      	movs	r3, #27
 800272e:	2220      	movs	r2, #32
 8002730:	4694      	mov	ip, r2
 8002732:	44bc      	add	ip, r7
 8002734:	4463      	add	r3, ip
 8002736:	2204      	movs	r2, #4
 8002738:	701a      	strb	r2, [r3, #0]
 800273a:	e079      	b.n	8002830 <UART_SetConfig+0x26c>
 800273c:	231b      	movs	r3, #27
 800273e:	2220      	movs	r2, #32
 8002740:	4694      	mov	ip, r2
 8002742:	44bc      	add	ip, r7
 8002744:	4463      	add	r3, ip
 8002746:	2208      	movs	r2, #8
 8002748:	701a      	strb	r2, [r3, #0]
 800274a:	e071      	b.n	8002830 <UART_SetConfig+0x26c>
 800274c:	231b      	movs	r3, #27
 800274e:	2220      	movs	r2, #32
 8002750:	4694      	mov	ip, r2
 8002752:	44bc      	add	ip, r7
 8002754:	4463      	add	r3, ip
 8002756:	2210      	movs	r2, #16
 8002758:	701a      	strb	r2, [r3, #0]
 800275a:	e069      	b.n	8002830 <UART_SetConfig+0x26c>
 800275c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a66      	ldr	r2, [pc, #408]	; (80028fc <UART_SetConfig+0x338>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d107      	bne.n	8002776 <UART_SetConfig+0x1b2>
 8002766:	231b      	movs	r3, #27
 8002768:	2220      	movs	r2, #32
 800276a:	4694      	mov	ip, r2
 800276c:	44bc      	add	ip, r7
 800276e:	4463      	add	r3, ip
 8002770:	2200      	movs	r2, #0
 8002772:	701a      	strb	r2, [r3, #0]
 8002774:	e05c      	b.n	8002830 <UART_SetConfig+0x26c>
 8002776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a61      	ldr	r2, [pc, #388]	; (8002900 <UART_SetConfig+0x33c>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d107      	bne.n	8002790 <UART_SetConfig+0x1cc>
 8002780:	231b      	movs	r3, #27
 8002782:	2220      	movs	r2, #32
 8002784:	4694      	mov	ip, r2
 8002786:	44bc      	add	ip, r7
 8002788:	4463      	add	r3, ip
 800278a:	2200      	movs	r2, #0
 800278c:	701a      	strb	r2, [r3, #0]
 800278e:	e04f      	b.n	8002830 <UART_SetConfig+0x26c>
 8002790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a54      	ldr	r2, [pc, #336]	; (80028e8 <UART_SetConfig+0x324>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d143      	bne.n	8002822 <UART_SetConfig+0x25e>
 800279a:	4b56      	ldr	r3, [pc, #344]	; (80028f4 <UART_SetConfig+0x330>)
 800279c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800279e:	23c0      	movs	r3, #192	; 0xc0
 80027a0:	011b      	lsls	r3, r3, #4
 80027a2:	4013      	ands	r3, r2
 80027a4:	22c0      	movs	r2, #192	; 0xc0
 80027a6:	0112      	lsls	r2, r2, #4
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d02a      	beq.n	8002802 <UART_SetConfig+0x23e>
 80027ac:	22c0      	movs	r2, #192	; 0xc0
 80027ae:	0112      	lsls	r2, r2, #4
 80027b0:	4293      	cmp	r3, r2
 80027b2:	d82e      	bhi.n	8002812 <UART_SetConfig+0x24e>
 80027b4:	2280      	movs	r2, #128	; 0x80
 80027b6:	0112      	lsls	r2, r2, #4
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d012      	beq.n	80027e2 <UART_SetConfig+0x21e>
 80027bc:	2280      	movs	r2, #128	; 0x80
 80027be:	0112      	lsls	r2, r2, #4
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d826      	bhi.n	8002812 <UART_SetConfig+0x24e>
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d004      	beq.n	80027d2 <UART_SetConfig+0x20e>
 80027c8:	2280      	movs	r2, #128	; 0x80
 80027ca:	00d2      	lsls	r2, r2, #3
 80027cc:	4293      	cmp	r3, r2
 80027ce:	d010      	beq.n	80027f2 <UART_SetConfig+0x22e>
 80027d0:	e01f      	b.n	8002812 <UART_SetConfig+0x24e>
 80027d2:	231b      	movs	r3, #27
 80027d4:	2220      	movs	r2, #32
 80027d6:	4694      	mov	ip, r2
 80027d8:	44bc      	add	ip, r7
 80027da:	4463      	add	r3, ip
 80027dc:	2200      	movs	r2, #0
 80027de:	701a      	strb	r2, [r3, #0]
 80027e0:	e026      	b.n	8002830 <UART_SetConfig+0x26c>
 80027e2:	231b      	movs	r3, #27
 80027e4:	2220      	movs	r2, #32
 80027e6:	4694      	mov	ip, r2
 80027e8:	44bc      	add	ip, r7
 80027ea:	4463      	add	r3, ip
 80027ec:	2202      	movs	r2, #2
 80027ee:	701a      	strb	r2, [r3, #0]
 80027f0:	e01e      	b.n	8002830 <UART_SetConfig+0x26c>
 80027f2:	231b      	movs	r3, #27
 80027f4:	2220      	movs	r2, #32
 80027f6:	4694      	mov	ip, r2
 80027f8:	44bc      	add	ip, r7
 80027fa:	4463      	add	r3, ip
 80027fc:	2204      	movs	r2, #4
 80027fe:	701a      	strb	r2, [r3, #0]
 8002800:	e016      	b.n	8002830 <UART_SetConfig+0x26c>
 8002802:	231b      	movs	r3, #27
 8002804:	2220      	movs	r2, #32
 8002806:	4694      	mov	ip, r2
 8002808:	44bc      	add	ip, r7
 800280a:	4463      	add	r3, ip
 800280c:	2208      	movs	r2, #8
 800280e:	701a      	strb	r2, [r3, #0]
 8002810:	e00e      	b.n	8002830 <UART_SetConfig+0x26c>
 8002812:	231b      	movs	r3, #27
 8002814:	2220      	movs	r2, #32
 8002816:	4694      	mov	ip, r2
 8002818:	44bc      	add	ip, r7
 800281a:	4463      	add	r3, ip
 800281c:	2210      	movs	r2, #16
 800281e:	701a      	strb	r2, [r3, #0]
 8002820:	e006      	b.n	8002830 <UART_SetConfig+0x26c>
 8002822:	231b      	movs	r3, #27
 8002824:	2220      	movs	r2, #32
 8002826:	4694      	mov	ip, r2
 8002828:	44bc      	add	ip, r7
 800282a:	4463      	add	r3, ip
 800282c:	2210      	movs	r2, #16
 800282e:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a2c      	ldr	r2, [pc, #176]	; (80028e8 <UART_SetConfig+0x324>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d000      	beq.n	800283c <UART_SetConfig+0x278>
 800283a:	e0ad      	b.n	8002998 <UART_SetConfig+0x3d4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800283c:	231b      	movs	r3, #27
 800283e:	2220      	movs	r2, #32
 8002840:	4694      	mov	ip, r2
 8002842:	44bc      	add	ip, r7
 8002844:	4463      	add	r3, ip
 8002846:	781b      	ldrb	r3, [r3, #0]
 8002848:	2b08      	cmp	r3, #8
 800284a:	d015      	beq.n	8002878 <UART_SetConfig+0x2b4>
 800284c:	dc18      	bgt.n	8002880 <UART_SetConfig+0x2bc>
 800284e:	2b04      	cmp	r3, #4
 8002850:	d00d      	beq.n	800286e <UART_SetConfig+0x2aa>
 8002852:	dc15      	bgt.n	8002880 <UART_SetConfig+0x2bc>
 8002854:	2b00      	cmp	r3, #0
 8002856:	d002      	beq.n	800285e <UART_SetConfig+0x29a>
 8002858:	2b02      	cmp	r3, #2
 800285a:	d005      	beq.n	8002868 <UART_SetConfig+0x2a4>
 800285c:	e010      	b.n	8002880 <UART_SetConfig+0x2bc>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800285e:	f7ff f911 	bl	8001a84 <HAL_RCC_GetPCLK1Freq>
 8002862:	0003      	movs	r3, r0
 8002864:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002866:	e015      	b.n	8002894 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002868:	4b26      	ldr	r3, [pc, #152]	; (8002904 <UART_SetConfig+0x340>)
 800286a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800286c:	e012      	b.n	8002894 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800286e:	f7ff f87d 	bl	800196c <HAL_RCC_GetSysClockFreq>
 8002872:	0003      	movs	r3, r0
 8002874:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002876:	e00d      	b.n	8002894 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002878:	2380      	movs	r3, #128	; 0x80
 800287a:	021b      	lsls	r3, r3, #8
 800287c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800287e:	e009      	b.n	8002894 <UART_SetConfig+0x2d0>
      default:
        pclk = 0U;
 8002880:	2300      	movs	r3, #0
 8002882:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002884:	231a      	movs	r3, #26
 8002886:	2220      	movs	r2, #32
 8002888:	4694      	mov	ip, r2
 800288a:	44bc      	add	ip, r7
 800288c:	4463      	add	r3, ip
 800288e:	2201      	movs	r2, #1
 8002890:	701a      	strb	r2, [r3, #0]
        break;
 8002892:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002894:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002896:	2b00      	cmp	r3, #0
 8002898:	d100      	bne.n	800289c <UART_SetConfig+0x2d8>
 800289a:	e153      	b.n	8002b44 <UART_SetConfig+0x580>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800289c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80028a0:	4b19      	ldr	r3, [pc, #100]	; (8002908 <UART_SetConfig+0x344>)
 80028a2:	0052      	lsls	r2, r2, #1
 80028a4:	5ad3      	ldrh	r3, [r2, r3]
 80028a6:	0019      	movs	r1, r3
 80028a8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80028aa:	f7fd fc2d 	bl	8000108 <__udivsi3>
 80028ae:	0003      	movs	r3, r0
 80028b0:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80028b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b4:	685a      	ldr	r2, [r3, #4]
 80028b6:	0013      	movs	r3, r2
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	189b      	adds	r3, r3, r2
 80028bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80028be:	429a      	cmp	r2, r3
 80028c0:	d305      	bcc.n	80028ce <UART_SetConfig+0x30a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80028c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80028c8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80028ca:	429a      	cmp	r2, r3
 80028cc:	d91e      	bls.n	800290c <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80028ce:	231a      	movs	r3, #26
 80028d0:	2220      	movs	r2, #32
 80028d2:	4694      	mov	ip, r2
 80028d4:	44bc      	add	ip, r7
 80028d6:	4463      	add	r3, ip
 80028d8:	2201      	movs	r2, #1
 80028da:	701a      	strb	r2, [r3, #0]
 80028dc:	e132      	b.n	8002b44 <UART_SetConfig+0x580>
 80028de:	46c0      	nop			; (mov r8, r8)
 80028e0:	cfff69f3 	.word	0xcfff69f3
 80028e4:	ffffcfff 	.word	0xffffcfff
 80028e8:	40008000 	.word	0x40008000
 80028ec:	11fff4ff 	.word	0x11fff4ff
 80028f0:	40013800 	.word	0x40013800
 80028f4:	40021000 	.word	0x40021000
 80028f8:	40004400 	.word	0x40004400
 80028fc:	40004800 	.word	0x40004800
 8002900:	40004c00 	.word	0x40004c00
 8002904:	00f42400 	.word	0x00f42400
 8002908:	08005170 	.word	0x08005170
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800290c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800290e:	61bb      	str	r3, [r7, #24]
 8002910:	2300      	movs	r3, #0
 8002912:	61fb      	str	r3, [r7, #28]
 8002914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002916:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002918:	4b96      	ldr	r3, [pc, #600]	; (8002b74 <UART_SetConfig+0x5b0>)
 800291a:	0052      	lsls	r2, r2, #1
 800291c:	5ad3      	ldrh	r3, [r2, r3]
 800291e:	613b      	str	r3, [r7, #16]
 8002920:	2300      	movs	r3, #0
 8002922:	617b      	str	r3, [r7, #20]
 8002924:	693a      	ldr	r2, [r7, #16]
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	69b8      	ldr	r0, [r7, #24]
 800292a:	69f9      	ldr	r1, [r7, #28]
 800292c:	f7fd fd62 	bl	80003f4 <__aeabi_uldivmod>
 8002930:	0002      	movs	r2, r0
 8002932:	000b      	movs	r3, r1
 8002934:	0e11      	lsrs	r1, r2, #24
 8002936:	021d      	lsls	r5, r3, #8
 8002938:	430d      	orrs	r5, r1
 800293a:	0214      	lsls	r4, r2, #8
 800293c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800293e:	685b      	ldr	r3, [r3, #4]
 8002940:	085b      	lsrs	r3, r3, #1
 8002942:	60bb      	str	r3, [r7, #8]
 8002944:	2300      	movs	r3, #0
 8002946:	60fb      	str	r3, [r7, #12]
 8002948:	68b8      	ldr	r0, [r7, #8]
 800294a:	68f9      	ldr	r1, [r7, #12]
 800294c:	1900      	adds	r0, r0, r4
 800294e:	4169      	adcs	r1, r5
 8002950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	603b      	str	r3, [r7, #0]
 8002956:	2300      	movs	r3, #0
 8002958:	607b      	str	r3, [r7, #4]
 800295a:	683a      	ldr	r2, [r7, #0]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f7fd fd49 	bl	80003f4 <__aeabi_uldivmod>
 8002962:	0002      	movs	r2, r0
 8002964:	000b      	movs	r3, r1
 8002966:	0013      	movs	r3, r2
 8002968:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800296a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800296c:	23c0      	movs	r3, #192	; 0xc0
 800296e:	009b      	lsls	r3, r3, #2
 8002970:	429a      	cmp	r2, r3
 8002972:	d309      	bcc.n	8002988 <UART_SetConfig+0x3c4>
 8002974:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002976:	2380      	movs	r3, #128	; 0x80
 8002978:	035b      	lsls	r3, r3, #13
 800297a:	429a      	cmp	r2, r3
 800297c:	d204      	bcs.n	8002988 <UART_SetConfig+0x3c4>
        {
          huart->Instance->BRR = usartdiv;
 800297e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002984:	60da      	str	r2, [r3, #12]
 8002986:	e0dd      	b.n	8002b44 <UART_SetConfig+0x580>
        }
        else
        {
          ret = HAL_ERROR;
 8002988:	231a      	movs	r3, #26
 800298a:	2220      	movs	r2, #32
 800298c:	4694      	mov	ip, r2
 800298e:	44bc      	add	ip, r7
 8002990:	4463      	add	r3, ip
 8002992:	2201      	movs	r2, #1
 8002994:	701a      	strb	r2, [r3, #0]
 8002996:	e0d5      	b.n	8002b44 <UART_SetConfig+0x580>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002998:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800299a:	69da      	ldr	r2, [r3, #28]
 800299c:	2380      	movs	r3, #128	; 0x80
 800299e:	021b      	lsls	r3, r3, #8
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d000      	beq.n	80029a6 <UART_SetConfig+0x3e2>
 80029a4:	e073      	b.n	8002a8e <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 80029a6:	231b      	movs	r3, #27
 80029a8:	2220      	movs	r2, #32
 80029aa:	4694      	mov	ip, r2
 80029ac:	44bc      	add	ip, r7
 80029ae:	4463      	add	r3, ip
 80029b0:	781b      	ldrb	r3, [r3, #0]
 80029b2:	2b08      	cmp	r3, #8
 80029b4:	d015      	beq.n	80029e2 <UART_SetConfig+0x41e>
 80029b6:	dc18      	bgt.n	80029ea <UART_SetConfig+0x426>
 80029b8:	2b04      	cmp	r3, #4
 80029ba:	d00d      	beq.n	80029d8 <UART_SetConfig+0x414>
 80029bc:	dc15      	bgt.n	80029ea <UART_SetConfig+0x426>
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d002      	beq.n	80029c8 <UART_SetConfig+0x404>
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d005      	beq.n	80029d2 <UART_SetConfig+0x40e>
 80029c6:	e010      	b.n	80029ea <UART_SetConfig+0x426>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80029c8:	f7ff f85c 	bl	8001a84 <HAL_RCC_GetPCLK1Freq>
 80029cc:	0003      	movs	r3, r0
 80029ce:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80029d0:	e015      	b.n	80029fe <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80029d2:	4b69      	ldr	r3, [pc, #420]	; (8002b78 <UART_SetConfig+0x5b4>)
 80029d4:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80029d6:	e012      	b.n	80029fe <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80029d8:	f7fe ffc8 	bl	800196c <HAL_RCC_GetSysClockFreq>
 80029dc:	0003      	movs	r3, r0
 80029de:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80029e0:	e00d      	b.n	80029fe <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80029e2:	2380      	movs	r3, #128	; 0x80
 80029e4:	021b      	lsls	r3, r3, #8
 80029e6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80029e8:	e009      	b.n	80029fe <UART_SetConfig+0x43a>
      default:
        pclk = 0U;
 80029ea:	2300      	movs	r3, #0
 80029ec:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80029ee:	231a      	movs	r3, #26
 80029f0:	2220      	movs	r2, #32
 80029f2:	4694      	mov	ip, r2
 80029f4:	44bc      	add	ip, r7
 80029f6:	4463      	add	r3, ip
 80029f8:	2201      	movs	r2, #1
 80029fa:	701a      	strb	r2, [r3, #0]
        break;
 80029fc:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80029fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d100      	bne.n	8002a06 <UART_SetConfig+0x442>
 8002a04:	e09e      	b.n	8002b44 <UART_SetConfig+0x580>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a0a:	4b5a      	ldr	r3, [pc, #360]	; (8002b74 <UART_SetConfig+0x5b0>)
 8002a0c:	0052      	lsls	r2, r2, #1
 8002a0e:	5ad3      	ldrh	r3, [r2, r3]
 8002a10:	0019      	movs	r1, r3
 8002a12:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002a14:	f7fd fb78 	bl	8000108 <__udivsi3>
 8002a18:	0003      	movs	r3, r0
 8002a1a:	005a      	lsls	r2, r3, #1
 8002a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	085b      	lsrs	r3, r3, #1
 8002a22:	18d2      	adds	r2, r2, r3
 8002a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	0019      	movs	r1, r3
 8002a2a:	0010      	movs	r0, r2
 8002a2c:	f7fd fb6c 	bl	8000108 <__udivsi3>
 8002a30:	0003      	movs	r3, r0
 8002a32:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002a34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a36:	2b0f      	cmp	r3, #15
 8002a38:	d921      	bls.n	8002a7e <UART_SetConfig+0x4ba>
 8002a3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a3c:	2380      	movs	r3, #128	; 0x80
 8002a3e:	025b      	lsls	r3, r3, #9
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d21c      	bcs.n	8002a7e <UART_SetConfig+0x4ba>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002a44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a46:	b29a      	uxth	r2, r3
 8002a48:	200e      	movs	r0, #14
 8002a4a:	2420      	movs	r4, #32
 8002a4c:	193b      	adds	r3, r7, r4
 8002a4e:	181b      	adds	r3, r3, r0
 8002a50:	210f      	movs	r1, #15
 8002a52:	438a      	bics	r2, r1
 8002a54:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a58:	085b      	lsrs	r3, r3, #1
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	2207      	movs	r2, #7
 8002a5e:	4013      	ands	r3, r2
 8002a60:	b299      	uxth	r1, r3
 8002a62:	193b      	adds	r3, r7, r4
 8002a64:	181b      	adds	r3, r3, r0
 8002a66:	193a      	adds	r2, r7, r4
 8002a68:	1812      	adds	r2, r2, r0
 8002a6a:	8812      	ldrh	r2, [r2, #0]
 8002a6c:	430a      	orrs	r2, r1
 8002a6e:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	193a      	adds	r2, r7, r4
 8002a76:	1812      	adds	r2, r2, r0
 8002a78:	8812      	ldrh	r2, [r2, #0]
 8002a7a:	60da      	str	r2, [r3, #12]
 8002a7c:	e062      	b.n	8002b44 <UART_SetConfig+0x580>
      }
      else
      {
        ret = HAL_ERROR;
 8002a7e:	231a      	movs	r3, #26
 8002a80:	2220      	movs	r2, #32
 8002a82:	4694      	mov	ip, r2
 8002a84:	44bc      	add	ip, r7
 8002a86:	4463      	add	r3, ip
 8002a88:	2201      	movs	r2, #1
 8002a8a:	701a      	strb	r2, [r3, #0]
 8002a8c:	e05a      	b.n	8002b44 <UART_SetConfig+0x580>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002a8e:	231b      	movs	r3, #27
 8002a90:	2220      	movs	r2, #32
 8002a92:	4694      	mov	ip, r2
 8002a94:	44bc      	add	ip, r7
 8002a96:	4463      	add	r3, ip
 8002a98:	781b      	ldrb	r3, [r3, #0]
 8002a9a:	2b08      	cmp	r3, #8
 8002a9c:	d015      	beq.n	8002aca <UART_SetConfig+0x506>
 8002a9e:	dc18      	bgt.n	8002ad2 <UART_SetConfig+0x50e>
 8002aa0:	2b04      	cmp	r3, #4
 8002aa2:	d00d      	beq.n	8002ac0 <UART_SetConfig+0x4fc>
 8002aa4:	dc15      	bgt.n	8002ad2 <UART_SetConfig+0x50e>
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d002      	beq.n	8002ab0 <UART_SetConfig+0x4ec>
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d005      	beq.n	8002aba <UART_SetConfig+0x4f6>
 8002aae:	e010      	b.n	8002ad2 <UART_SetConfig+0x50e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ab0:	f7fe ffe8 	bl	8001a84 <HAL_RCC_GetPCLK1Freq>
 8002ab4:	0003      	movs	r3, r0
 8002ab6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002ab8:	e015      	b.n	8002ae6 <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002aba:	4b2f      	ldr	r3, [pc, #188]	; (8002b78 <UART_SetConfig+0x5b4>)
 8002abc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002abe:	e012      	b.n	8002ae6 <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ac0:	f7fe ff54 	bl	800196c <HAL_RCC_GetSysClockFreq>
 8002ac4:	0003      	movs	r3, r0
 8002ac6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002ac8:	e00d      	b.n	8002ae6 <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002aca:	2380      	movs	r3, #128	; 0x80
 8002acc:	021b      	lsls	r3, r3, #8
 8002ace:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002ad0:	e009      	b.n	8002ae6 <UART_SetConfig+0x522>
      default:
        pclk = 0U;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002ad6:	231a      	movs	r3, #26
 8002ad8:	2220      	movs	r2, #32
 8002ada:	4694      	mov	ip, r2
 8002adc:	44bc      	add	ip, r7
 8002ade:	4463      	add	r3, ip
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	701a      	strb	r2, [r3, #0]
        break;
 8002ae4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002ae6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d02b      	beq.n	8002b44 <UART_SetConfig+0x580>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002aec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002af0:	4b20      	ldr	r3, [pc, #128]	; (8002b74 <UART_SetConfig+0x5b0>)
 8002af2:	0052      	lsls	r2, r2, #1
 8002af4:	5ad3      	ldrh	r3, [r2, r3]
 8002af6:	0019      	movs	r1, r3
 8002af8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002afa:	f7fd fb05 	bl	8000108 <__udivsi3>
 8002afe:	0003      	movs	r3, r0
 8002b00:	001a      	movs	r2, r3
 8002b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	085b      	lsrs	r3, r3, #1
 8002b08:	18d2      	adds	r2, r2, r3
 8002b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	0019      	movs	r1, r3
 8002b10:	0010      	movs	r0, r2
 8002b12:	f7fd faf9 	bl	8000108 <__udivsi3>
 8002b16:	0003      	movs	r3, r0
 8002b18:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b1c:	2b0f      	cmp	r3, #15
 8002b1e:	d90a      	bls.n	8002b36 <UART_SetConfig+0x572>
 8002b20:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b22:	2380      	movs	r3, #128	; 0x80
 8002b24:	025b      	lsls	r3, r3, #9
 8002b26:	429a      	cmp	r2, r3
 8002b28:	d205      	bcs.n	8002b36 <UART_SetConfig+0x572>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b2c:	b29a      	uxth	r2, r3
 8002b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	60da      	str	r2, [r3, #12]
 8002b34:	e006      	b.n	8002b44 <UART_SetConfig+0x580>
      }
      else
      {
        ret = HAL_ERROR;
 8002b36:	231a      	movs	r3, #26
 8002b38:	2220      	movs	r2, #32
 8002b3a:	4694      	mov	ip, r2
 8002b3c:	44bc      	add	ip, r7
 8002b3e:	4463      	add	r3, ip
 8002b40:	2201      	movs	r2, #1
 8002b42:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b46:	226a      	movs	r2, #106	; 0x6a
 8002b48:	2101      	movs	r1, #1
 8002b4a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b4e:	2268      	movs	r2, #104	; 0x68
 8002b50:	2101      	movs	r1, #1
 8002b52:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b56:	2200      	movs	r2, #0
 8002b58:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8002b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8002b60:	231a      	movs	r3, #26
 8002b62:	2220      	movs	r2, #32
 8002b64:	4694      	mov	ip, r2
 8002b66:	44bc      	add	ip, r7
 8002b68:	4463      	add	r3, ip
 8002b6a:	781b      	ldrb	r3, [r3, #0]
}
 8002b6c:	0018      	movs	r0, r3
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	b010      	add	sp, #64	; 0x40
 8002b72:	bdb0      	pop	{r4, r5, r7, pc}
 8002b74:	08005170 	.word	0x08005170
 8002b78:	00f42400 	.word	0x00f42400

08002b7c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b082      	sub	sp, #8
 8002b80:	af00      	add	r7, sp, #0
 8002b82:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b88:	2201      	movs	r2, #1
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	d00b      	beq.n	8002ba6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	4a4a      	ldr	r2, [pc, #296]	; (8002cc0 <UART_AdvFeatureConfig+0x144>)
 8002b96:	4013      	ands	r3, r2
 8002b98:	0019      	movs	r1, r3
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	430a      	orrs	r2, r1
 8002ba4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002baa:	2202      	movs	r2, #2
 8002bac:	4013      	ands	r3, r2
 8002bae:	d00b      	beq.n	8002bc8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	4a43      	ldr	r2, [pc, #268]	; (8002cc4 <UART_AdvFeatureConfig+0x148>)
 8002bb8:	4013      	ands	r3, r2
 8002bba:	0019      	movs	r1, r3
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	430a      	orrs	r2, r1
 8002bc6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bcc:	2204      	movs	r2, #4
 8002bce:	4013      	ands	r3, r2
 8002bd0:	d00b      	beq.n	8002bea <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	4a3b      	ldr	r2, [pc, #236]	; (8002cc8 <UART_AdvFeatureConfig+0x14c>)
 8002bda:	4013      	ands	r3, r2
 8002bdc:	0019      	movs	r1, r3
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	430a      	orrs	r2, r1
 8002be8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bee:	2208      	movs	r2, #8
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	d00b      	beq.n	8002c0c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	4a34      	ldr	r2, [pc, #208]	; (8002ccc <UART_AdvFeatureConfig+0x150>)
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	0019      	movs	r1, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	430a      	orrs	r2, r1
 8002c0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c10:	2210      	movs	r2, #16
 8002c12:	4013      	ands	r3, r2
 8002c14:	d00b      	beq.n	8002c2e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	4a2c      	ldr	r2, [pc, #176]	; (8002cd0 <UART_AdvFeatureConfig+0x154>)
 8002c1e:	4013      	ands	r3, r2
 8002c20:	0019      	movs	r1, r3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	430a      	orrs	r2, r1
 8002c2c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c32:	2220      	movs	r2, #32
 8002c34:	4013      	ands	r3, r2
 8002c36:	d00b      	beq.n	8002c50 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	4a25      	ldr	r2, [pc, #148]	; (8002cd4 <UART_AdvFeatureConfig+0x158>)
 8002c40:	4013      	ands	r3, r2
 8002c42:	0019      	movs	r1, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	430a      	orrs	r2, r1
 8002c4e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c54:	2240      	movs	r2, #64	; 0x40
 8002c56:	4013      	ands	r3, r2
 8002c58:	d01d      	beq.n	8002c96 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	4a1d      	ldr	r2, [pc, #116]	; (8002cd8 <UART_AdvFeatureConfig+0x15c>)
 8002c62:	4013      	ands	r3, r2
 8002c64:	0019      	movs	r1, r3
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	430a      	orrs	r2, r1
 8002c70:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c76:	2380      	movs	r3, #128	; 0x80
 8002c78:	035b      	lsls	r3, r3, #13
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d10b      	bne.n	8002c96 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	4a15      	ldr	r2, [pc, #84]	; (8002cdc <UART_AdvFeatureConfig+0x160>)
 8002c86:	4013      	ands	r3, r2
 8002c88:	0019      	movs	r1, r3
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	430a      	orrs	r2, r1
 8002c94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c9a:	2280      	movs	r2, #128	; 0x80
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	d00b      	beq.n	8002cb8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	4a0e      	ldr	r2, [pc, #56]	; (8002ce0 <UART_AdvFeatureConfig+0x164>)
 8002ca8:	4013      	ands	r3, r2
 8002caa:	0019      	movs	r1, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	430a      	orrs	r2, r1
 8002cb6:	605a      	str	r2, [r3, #4]
  }
}
 8002cb8:	46c0      	nop			; (mov r8, r8)
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	b002      	add	sp, #8
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	fffdffff 	.word	0xfffdffff
 8002cc4:	fffeffff 	.word	0xfffeffff
 8002cc8:	fffbffff 	.word	0xfffbffff
 8002ccc:	ffff7fff 	.word	0xffff7fff
 8002cd0:	ffffefff 	.word	0xffffefff
 8002cd4:	ffffdfff 	.word	0xffffdfff
 8002cd8:	ffefffff 	.word	0xffefffff
 8002cdc:	ff9fffff 	.word	0xff9fffff
 8002ce0:	fff7ffff 	.word	0xfff7ffff

08002ce4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b086      	sub	sp, #24
 8002ce8:	af02      	add	r7, sp, #8
 8002cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	228c      	movs	r2, #140	; 0x8c
 8002cf0:	2100      	movs	r1, #0
 8002cf2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002cf4:	f7fd ff58 	bl	8000ba8 <HAL_GetTick>
 8002cf8:	0003      	movs	r3, r0
 8002cfa:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	2208      	movs	r2, #8
 8002d04:	4013      	ands	r3, r2
 8002d06:	2b08      	cmp	r3, #8
 8002d08:	d10c      	bne.n	8002d24 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2280      	movs	r2, #128	; 0x80
 8002d0e:	0391      	lsls	r1, r2, #14
 8002d10:	6878      	ldr	r0, [r7, #4]
 8002d12:	4a18      	ldr	r2, [pc, #96]	; (8002d74 <UART_CheckIdleState+0x90>)
 8002d14:	9200      	str	r2, [sp, #0]
 8002d16:	2200      	movs	r2, #0
 8002d18:	f000 f82e 	bl	8002d78 <UART_WaitOnFlagUntilTimeout>
 8002d1c:	1e03      	subs	r3, r0, #0
 8002d1e:	d001      	beq.n	8002d24 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d20:	2303      	movs	r3, #3
 8002d22:	e023      	b.n	8002d6c <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	2204      	movs	r2, #4
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	2b04      	cmp	r3, #4
 8002d30:	d10c      	bne.n	8002d4c <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2280      	movs	r2, #128	; 0x80
 8002d36:	03d1      	lsls	r1, r2, #15
 8002d38:	6878      	ldr	r0, [r7, #4]
 8002d3a:	4a0e      	ldr	r2, [pc, #56]	; (8002d74 <UART_CheckIdleState+0x90>)
 8002d3c:	9200      	str	r2, [sp, #0]
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f000 f81a 	bl	8002d78 <UART_WaitOnFlagUntilTimeout>
 8002d44:	1e03      	subs	r3, r0, #0
 8002d46:	d001      	beq.n	8002d4c <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e00f      	b.n	8002d6c <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2284      	movs	r2, #132	; 0x84
 8002d50:	2120      	movs	r1, #32
 8002d52:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2288      	movs	r2, #136	; 0x88
 8002d58:	2120      	movs	r1, #32
 8002d5a:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2280      	movs	r2, #128	; 0x80
 8002d66:	2100      	movs	r1, #0
 8002d68:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d6a:	2300      	movs	r3, #0
}
 8002d6c:	0018      	movs	r0, r3
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	b004      	add	sp, #16
 8002d72:	bd80      	pop	{r7, pc}
 8002d74:	01ffffff 	.word	0x01ffffff

08002d78 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b094      	sub	sp, #80	; 0x50
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	603b      	str	r3, [r7, #0]
 8002d84:	1dfb      	adds	r3, r7, #7
 8002d86:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d88:	e0a7      	b.n	8002eda <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d8a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	d100      	bne.n	8002d92 <UART_WaitOnFlagUntilTimeout+0x1a>
 8002d90:	e0a3      	b.n	8002eda <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d92:	f7fd ff09 	bl	8000ba8 <HAL_GetTick>
 8002d96:	0002      	movs	r2, r0
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	1ad3      	subs	r3, r2, r3
 8002d9c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002d9e:	429a      	cmp	r2, r3
 8002da0:	d302      	bcc.n	8002da8 <UART_WaitOnFlagUntilTimeout+0x30>
 8002da2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d13f      	bne.n	8002e28 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002da8:	f3ef 8310 	mrs	r3, PRIMASK
 8002dac:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002db0:	647b      	str	r3, [r7, #68]	; 0x44
 8002db2:	2301      	movs	r3, #1
 8002db4:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002db8:	f383 8810 	msr	PRIMASK, r3
}
 8002dbc:	46c0      	nop			; (mov r8, r8)
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	494e      	ldr	r1, [pc, #312]	; (8002f04 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002dca:	400a      	ands	r2, r1
 8002dcc:	601a      	str	r2, [r3, #0]
 8002dce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002dd0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dd4:	f383 8810 	msr	PRIMASK, r3
}
 8002dd8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dda:	f3ef 8310 	mrs	r3, PRIMASK
 8002dde:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002de0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002de2:	643b      	str	r3, [r7, #64]	; 0x40
 8002de4:	2301      	movs	r3, #1
 8002de6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dea:	f383 8810 	msr	PRIMASK, r3
}
 8002dee:	46c0      	nop			; (mov r8, r8)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	689a      	ldr	r2, [r3, #8]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2101      	movs	r1, #1
 8002dfc:	438a      	bics	r2, r1
 8002dfe:	609a      	str	r2, [r3, #8]
 8002e00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e02:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e04:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e06:	f383 8810 	msr	PRIMASK, r3
}
 8002e0a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2284      	movs	r2, #132	; 0x84
 8002e10:	2120      	movs	r1, #32
 8002e12:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2288      	movs	r2, #136	; 0x88
 8002e18:	2120      	movs	r1, #32
 8002e1a:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	2280      	movs	r2, #128	; 0x80
 8002e20:	2100      	movs	r1, #0
 8002e22:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002e24:	2303      	movs	r3, #3
 8002e26:	e069      	b.n	8002efc <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2204      	movs	r2, #4
 8002e30:	4013      	ands	r3, r2
 8002e32:	d052      	beq.n	8002eda <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	69da      	ldr	r2, [r3, #28]
 8002e3a:	2380      	movs	r3, #128	; 0x80
 8002e3c:	011b      	lsls	r3, r3, #4
 8002e3e:	401a      	ands	r2, r3
 8002e40:	2380      	movs	r3, #128	; 0x80
 8002e42:	011b      	lsls	r3, r3, #4
 8002e44:	429a      	cmp	r2, r3
 8002e46:	d148      	bne.n	8002eda <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	2280      	movs	r2, #128	; 0x80
 8002e4e:	0112      	lsls	r2, r2, #4
 8002e50:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e52:	f3ef 8310 	mrs	r3, PRIMASK
 8002e56:	613b      	str	r3, [r7, #16]
  return(result);
 8002e58:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002e5a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	f383 8810 	msr	PRIMASK, r3
}
 8002e66:	46c0      	nop			; (mov r8, r8)
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	4924      	ldr	r1, [pc, #144]	; (8002f04 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002e74:	400a      	ands	r2, r1
 8002e76:	601a      	str	r2, [r3, #0]
 8002e78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e7a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	f383 8810 	msr	PRIMASK, r3
}
 8002e82:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e84:	f3ef 8310 	mrs	r3, PRIMASK
 8002e88:	61fb      	str	r3, [r7, #28]
  return(result);
 8002e8a:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e8c:	64bb      	str	r3, [r7, #72]	; 0x48
 8002e8e:	2301      	movs	r3, #1
 8002e90:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e92:	6a3b      	ldr	r3, [r7, #32]
 8002e94:	f383 8810 	msr	PRIMASK, r3
}
 8002e98:	46c0      	nop			; (mov r8, r8)
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	689a      	ldr	r2, [r3, #8]
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	438a      	bics	r2, r1
 8002ea8:	609a      	str	r2, [r3, #8]
 8002eaa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002eac:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb0:	f383 8810 	msr	PRIMASK, r3
}
 8002eb4:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2284      	movs	r2, #132	; 0x84
 8002eba:	2120      	movs	r1, #32
 8002ebc:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	2288      	movs	r2, #136	; 0x88
 8002ec2:	2120      	movs	r1, #32
 8002ec4:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	228c      	movs	r2, #140	; 0x8c
 8002eca:	2120      	movs	r1, #32
 8002ecc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	2280      	movs	r2, #128	; 0x80
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e010      	b.n	8002efc <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	69db      	ldr	r3, [r3, #28]
 8002ee0:	68ba      	ldr	r2, [r7, #8]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	68ba      	ldr	r2, [r7, #8]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	425a      	negs	r2, r3
 8002eea:	4153      	adcs	r3, r2
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	001a      	movs	r2, r3
 8002ef0:	1dfb      	adds	r3, r7, #7
 8002ef2:	781b      	ldrb	r3, [r3, #0]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d100      	bne.n	8002efa <UART_WaitOnFlagUntilTimeout+0x182>
 8002ef8:	e747      	b.n	8002d8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002efa:	2300      	movs	r3, #0
}
 8002efc:	0018      	movs	r0, r3
 8002efe:	46bd      	mov	sp, r7
 8002f00:	b014      	add	sp, #80	; 0x50
 8002f02:	bd80      	pop	{r7, pc}
 8002f04:	fffffe5f 	.word	0xfffffe5f

08002f08 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2280      	movs	r2, #128	; 0x80
 8002f14:	5c9b      	ldrb	r3, [r3, r2]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d101      	bne.n	8002f1e <HAL_UARTEx_DisableFifoMode+0x16>
 8002f1a:	2302      	movs	r3, #2
 8002f1c:	e027      	b.n	8002f6e <HAL_UARTEx_DisableFifoMode+0x66>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2280      	movs	r2, #128	; 0x80
 8002f22:	2101      	movs	r1, #1
 8002f24:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2284      	movs	r2, #132	; 0x84
 8002f2a:	2124      	movs	r1, #36	; 0x24
 8002f2c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2101      	movs	r1, #1
 8002f42:	438a      	bics	r2, r1
 8002f44:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	4a0b      	ldr	r2, [pc, #44]	; (8002f78 <HAL_UARTEx_DisableFifoMode+0x70>)
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	2200      	movs	r2, #0
 8002f52:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	68fa      	ldr	r2, [r7, #12]
 8002f5a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2284      	movs	r2, #132	; 0x84
 8002f60:	2120      	movs	r1, #32
 8002f62:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2280      	movs	r2, #128	; 0x80
 8002f68:	2100      	movs	r1, #0
 8002f6a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	0018      	movs	r0, r3
 8002f70:	46bd      	mov	sp, r7
 8002f72:	b004      	add	sp, #16
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	46c0      	nop			; (mov r8, r8)
 8002f78:	dfffffff 	.word	0xdfffffff

08002f7c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
 8002f84:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2280      	movs	r2, #128	; 0x80
 8002f8a:	5c9b      	ldrb	r3, [r3, r2]
 8002f8c:	2b01      	cmp	r3, #1
 8002f8e:	d101      	bne.n	8002f94 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002f90:	2302      	movs	r3, #2
 8002f92:	e02e      	b.n	8002ff2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2280      	movs	r2, #128	; 0x80
 8002f98:	2101      	movs	r1, #1
 8002f9a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2284      	movs	r2, #132	; 0x84
 8002fa0:	2124      	movs	r1, #36	; 0x24
 8002fa2:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	2101      	movs	r1, #1
 8002fb8:	438a      	bics	r2, r1
 8002fba:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	00db      	lsls	r3, r3, #3
 8002fc4:	08d9      	lsrs	r1, r3, #3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	683a      	ldr	r2, [r7, #0]
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	0018      	movs	r0, r3
 8002fd4:	f000 f854 	bl	8003080 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68fa      	ldr	r2, [r7, #12]
 8002fde:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2284      	movs	r2, #132	; 0x84
 8002fe4:	2120      	movs	r1, #32
 8002fe6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2280      	movs	r2, #128	; 0x80
 8002fec:	2100      	movs	r1, #0
 8002fee:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	b004      	add	sp, #16
 8002ff8:	bd80      	pop	{r7, pc}
	...

08002ffc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b084      	sub	sp, #16
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2280      	movs	r2, #128	; 0x80
 800300a:	5c9b      	ldrb	r3, [r3, r2]
 800300c:	2b01      	cmp	r3, #1
 800300e:	d101      	bne.n	8003014 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003010:	2302      	movs	r3, #2
 8003012:	e02f      	b.n	8003074 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2280      	movs	r2, #128	; 0x80
 8003018:	2101      	movs	r1, #1
 800301a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2284      	movs	r2, #132	; 0x84
 8003020:	2124      	movs	r1, #36	; 0x24
 8003022:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	681a      	ldr	r2, [r3, #0]
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	2101      	movs	r1, #1
 8003038:	438a      	bics	r2, r1
 800303a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	4a0e      	ldr	r2, [pc, #56]	; (800307c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003044:	4013      	ands	r3, r2
 8003046:	0019      	movs	r1, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	683a      	ldr	r2, [r7, #0]
 800304e:	430a      	orrs	r2, r1
 8003050:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	0018      	movs	r0, r3
 8003056:	f000 f813 	bl	8003080 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	68fa      	ldr	r2, [r7, #12]
 8003060:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	2284      	movs	r2, #132	; 0x84
 8003066:	2120      	movs	r1, #32
 8003068:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2280      	movs	r2, #128	; 0x80
 800306e:	2100      	movs	r1, #0
 8003070:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003072:	2300      	movs	r3, #0
}
 8003074:	0018      	movs	r0, r3
 8003076:	46bd      	mov	sp, r7
 8003078:	b004      	add	sp, #16
 800307a:	bd80      	pop	{r7, pc}
 800307c:	f1ffffff 	.word	0xf1ffffff

08003080 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003082:	b085      	sub	sp, #20
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800308c:	2b00      	cmp	r3, #0
 800308e:	d108      	bne.n	80030a2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	226a      	movs	r2, #106	; 0x6a
 8003094:	2101      	movs	r1, #1
 8003096:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2268      	movs	r2, #104	; 0x68
 800309c:	2101      	movs	r1, #1
 800309e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80030a0:	e043      	b.n	800312a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80030a2:	260f      	movs	r6, #15
 80030a4:	19bb      	adds	r3, r7, r6
 80030a6:	2208      	movs	r2, #8
 80030a8:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80030aa:	200e      	movs	r0, #14
 80030ac:	183b      	adds	r3, r7, r0
 80030ae:	2208      	movs	r2, #8
 80030b0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	689b      	ldr	r3, [r3, #8]
 80030b8:	0e5b      	lsrs	r3, r3, #25
 80030ba:	b2da      	uxtb	r2, r3
 80030bc:	240d      	movs	r4, #13
 80030be:	193b      	adds	r3, r7, r4
 80030c0:	2107      	movs	r1, #7
 80030c2:	400a      	ands	r2, r1
 80030c4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	0f5b      	lsrs	r3, r3, #29
 80030ce:	b2da      	uxtb	r2, r3
 80030d0:	250c      	movs	r5, #12
 80030d2:	197b      	adds	r3, r7, r5
 80030d4:	2107      	movs	r1, #7
 80030d6:	400a      	ands	r2, r1
 80030d8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80030da:	183b      	adds	r3, r7, r0
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	197a      	adds	r2, r7, r5
 80030e0:	7812      	ldrb	r2, [r2, #0]
 80030e2:	4914      	ldr	r1, [pc, #80]	; (8003134 <UARTEx_SetNbDataToProcess+0xb4>)
 80030e4:	5c8a      	ldrb	r2, [r1, r2]
 80030e6:	435a      	muls	r2, r3
 80030e8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80030ea:	197b      	adds	r3, r7, r5
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	4a12      	ldr	r2, [pc, #72]	; (8003138 <UARTEx_SetNbDataToProcess+0xb8>)
 80030f0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80030f2:	0019      	movs	r1, r3
 80030f4:	f7fd f892 	bl	800021c <__divsi3>
 80030f8:	0003      	movs	r3, r0
 80030fa:	b299      	uxth	r1, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	226a      	movs	r2, #106	; 0x6a
 8003100:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003102:	19bb      	adds	r3, r7, r6
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	193a      	adds	r2, r7, r4
 8003108:	7812      	ldrb	r2, [r2, #0]
 800310a:	490a      	ldr	r1, [pc, #40]	; (8003134 <UARTEx_SetNbDataToProcess+0xb4>)
 800310c:	5c8a      	ldrb	r2, [r1, r2]
 800310e:	435a      	muls	r2, r3
 8003110:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003112:	193b      	adds	r3, r7, r4
 8003114:	781b      	ldrb	r3, [r3, #0]
 8003116:	4a08      	ldr	r2, [pc, #32]	; (8003138 <UARTEx_SetNbDataToProcess+0xb8>)
 8003118:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800311a:	0019      	movs	r1, r3
 800311c:	f7fd f87e 	bl	800021c <__divsi3>
 8003120:	0003      	movs	r3, r0
 8003122:	b299      	uxth	r1, r3
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2268      	movs	r2, #104	; 0x68
 8003128:	5299      	strh	r1, [r3, r2]
}
 800312a:	46c0      	nop			; (mov r8, r8)
 800312c:	46bd      	mov	sp, r7
 800312e:	b005      	add	sp, #20
 8003130:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003132:	46c0      	nop			; (mov r8, r8)
 8003134:	08005188 	.word	0x08005188
 8003138:	08005190 	.word	0x08005190

0800313c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b082      	sub	sp, #8
 8003140:	af00      	add	r7, sp, #0
 8003142:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	3308      	adds	r3, #8
 8003148:	001a      	movs	r2, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	2201      	movs	r2, #1
 8003152:	4252      	negs	r2, r2
 8003154:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	3308      	adds	r3, #8
 800315a:	001a      	movs	r2, r3
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	3308      	adds	r3, #8
 8003164:	001a      	movs	r2, r3
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003170:	46c0      	nop			; (mov r8, r8)
 8003172:	46bd      	mov	sp, r7
 8003174:	b002      	add	sp, #8
 8003176:	bd80      	pop	{r7, pc}

08003178 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b082      	sub	sp, #8
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2200      	movs	r2, #0
 8003184:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003186:	46c0      	nop			; (mov r8, r8)
 8003188:	46bd      	mov	sp, r7
 800318a:	b002      	add	sp, #8
 800318c:	bd80      	pop	{r7, pc}

0800318e <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800318e:	b580      	push	{r7, lr}
 8003190:	b084      	sub	sp, #16
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
 8003196:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003198:	683b      	ldr	r3, [r7, #0]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	3301      	adds	r3, #1
 80031a2:	d103      	bne.n	80031ac <vListInsert+0x1e>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	691b      	ldr	r3, [r3, #16]
 80031a8:	60fb      	str	r3, [r7, #12]
 80031aa:	e00c      	b.n	80031c6 <vListInsert+0x38>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	3308      	adds	r3, #8
 80031b0:	60fb      	str	r3, [r7, #12]
 80031b2:	e002      	b.n	80031ba <vListInsert+0x2c>
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	60fb      	str	r3, [r7, #12]
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	68ba      	ldr	r2, [r7, #8]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d2f6      	bcs.n	80031b4 <vListInsert+0x26>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	685a      	ldr	r2, [r3, #4]
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	685b      	ldr	r3, [r3, #4]
 80031d2:	683a      	ldr	r2, [r7, #0]
 80031d4:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	683a      	ldr	r2, [r7, #0]
 80031e0:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	687a      	ldr	r2, [r7, #4]
 80031e6:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	1c5a      	adds	r2, r3, #1
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	601a      	str	r2, [r3, #0]
}
 80031f2:	46c0      	nop			; (mov r8, r8)
 80031f4:	46bd      	mov	sp, r7
 80031f6:	b004      	add	sp, #16
 80031f8:	bd80      	pop	{r7, pc}

080031fa <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80031fa:	b580      	push	{r7, lr}
 80031fc:	b084      	sub	sp, #16
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	691b      	ldr	r3, [r3, #16]
 8003206:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	687a      	ldr	r2, [r7, #4]
 800320e:	6892      	ldr	r2, [r2, #8]
 8003210:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	689b      	ldr	r3, [r3, #8]
 8003216:	687a      	ldr	r2, [r7, #4]
 8003218:	6852      	ldr	r2, [r2, #4]
 800321a:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	429a      	cmp	r2, r3
 8003224:	d103      	bne.n	800322e <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	689a      	ldr	r2, [r3, #8]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	1e5a      	subs	r2, r3, #1
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
}
 8003242:	0018      	movs	r0, r3
 8003244:	46bd      	mov	sp, r7
 8003246:	b004      	add	sp, #16
 8003248:	bd80      	pop	{r7, pc}

0800324a <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 800324a:	b5b0      	push	{r4, r5, r7, lr}
 800324c:	b084      	sub	sp, #16
 800324e:	af00      	add	r7, sp, #0
 8003250:	6078      	str	r0, [r7, #4]
 8003252:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8003254:	2301      	movs	r3, #1
 8003256:	60fb      	str	r3, [r7, #12]
    Queue_t * const pxQueue = xQueue;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	60bb      	str	r3, [r7, #8]

    configASSERT( pxQueue );
 800325c:	68bb      	ldr	r3, [r7, #8]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d101      	bne.n	8003266 <xQueueGenericReset+0x1c>
 8003262:	b672      	cpsid	i
 8003264:	e7fe      	b.n	8003264 <xQueueGenericReset+0x1a>

    if( ( pxQueue != NULL ) &&
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d100      	bne.n	800326e <xQueueGenericReset+0x24>
 800326c:	e06a      	b.n	8003344 <xQueueGenericReset+0xfa>
        ( pxQueue->uxLength >= 1U ) &&
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8003272:	2b00      	cmp	r3, #0
 8003274:	d066      	beq.n	8003344 <xQueueGenericReset+0xfa>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800327e:	2400      	movs	r4, #0
 8003280:	0c15      	lsrs	r5, r2, #16
 8003282:	0c19      	lsrs	r1, r3, #16
 8003284:	b2a8      	uxth	r0, r5
 8003286:	2800      	cmp	r0, #0
 8003288:	d104      	bne.n	8003294 <xQueueGenericReset+0x4a>
 800328a:	b288      	uxth	r0, r1
 800328c:	2800      	cmp	r0, #0
 800328e:	d013      	beq.n	80032b8 <xQueueGenericReset+0x6e>
 8003290:	1c10      	adds	r0, r2, #0
 8003292:	e004      	b.n	800329e <xQueueGenericReset+0x54>
 8003294:	b289      	uxth	r1, r1
 8003296:	2900      	cmp	r1, #0
 8003298:	d10d      	bne.n	80032b6 <xQueueGenericReset+0x6c>
 800329a:	1c29      	adds	r1, r5, #0
 800329c:	1c18      	adds	r0, r3, #0
 800329e:	b292      	uxth	r2, r2
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	435a      	muls	r2, r3
 80032a4:	b283      	uxth	r3, r0
 80032a6:	b289      	uxth	r1, r1
 80032a8:	434b      	muls	r3, r1
 80032aa:	0c12      	lsrs	r2, r2, #16
 80032ac:	189b      	adds	r3, r3, r2
 80032ae:	141b      	asrs	r3, r3, #16
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d000      	beq.n	80032b8 <xQueueGenericReset+0x6e>
 80032b6:	2401      	movs	r4, #1
 80032b8:	1e23      	subs	r3, r4, #0
        ( pxQueue->uxLength >= 1U ) &&
 80032ba:	d143      	bne.n	8003344 <xQueueGenericReset+0xfa>
    {
        taskENTER_CRITICAL();
 80032bc:	f001 fc80 	bl	8004bc0 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80032c0:	68bb      	ldr	r3, [r7, #8]
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	68bb      	ldr	r3, [r7, #8]
 80032c6:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032cc:	434b      	muls	r3, r1
 80032ce:	18d2      	adds	r2, r2, r3
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	2200      	movs	r2, #0
 80032d8:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80032e2:	68bb      	ldr	r3, [r7, #8]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032ea:	1e59      	subs	r1, r3, #1
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032f0:	434b      	muls	r3, r1
 80032f2:	18d2      	adds	r2, r2, r3
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80032f8:	68bb      	ldr	r3, [r7, #8]
 80032fa:	2244      	movs	r2, #68	; 0x44
 80032fc:	21ff      	movs	r1, #255	; 0xff
 80032fe:	5499      	strb	r1, [r3, r2]
            pxQueue->cTxLock = queueUNLOCKED;
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	2245      	movs	r2, #69	; 0x45
 8003304:	21ff      	movs	r1, #255	; 0xff
 8003306:	5499      	strb	r1, [r3, r2]

            if( xNewQueue == pdFALSE )
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d10d      	bne.n	800332a <xQueueGenericReset+0xe0>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	691b      	ldr	r3, [r3, #16]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d013      	beq.n	800333e <xQueueGenericReset+0xf4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	3310      	adds	r3, #16
 800331a:	0018      	movs	r0, r3
 800331c:	f000 fec2 	bl	80040a4 <xTaskRemoveFromEventList>
 8003320:	1e03      	subs	r3, r0, #0
 8003322:	d00c      	beq.n	800333e <xQueueGenericReset+0xf4>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003324:	f001 fc3c 	bl	8004ba0 <vPortYield>
 8003328:	e009      	b.n	800333e <xQueueGenericReset+0xf4>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	3310      	adds	r3, #16
 800332e:	0018      	movs	r0, r3
 8003330:	f7ff ff04 	bl	800313c <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003334:	68bb      	ldr	r3, [r7, #8]
 8003336:	3324      	adds	r3, #36	; 0x24
 8003338:	0018      	movs	r0, r3
 800333a:	f7ff feff 	bl	800313c <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800333e:	f001 fc51 	bl	8004be4 <vPortExitCritical>
 8003342:	e001      	b.n	8003348 <xQueueGenericReset+0xfe>
    }
    else
    {
        xReturn = pdFAIL;
 8003344:	2300      	movs	r3, #0
 8003346:	60fb      	str	r3, [r7, #12]
    }

    configASSERT( xReturn != pdFAIL );
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2b00      	cmp	r3, #0
 800334c:	d101      	bne.n	8003352 <xQueueGenericReset+0x108>
 800334e:	b672      	cpsid	i
 8003350:	e7fe      	b.n	8003350 <xQueueGenericReset+0x106>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8003352:	68fb      	ldr	r3, [r7, #12]
}
 8003354:	0018      	movs	r0, r3
 8003356:	46bd      	mov	sp, r7
 8003358:	b004      	add	sp, #16
 800335a:	bdb0      	pop	{r4, r5, r7, pc}

0800335c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800335c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800335e:	b08b      	sub	sp, #44	; 0x2c
 8003360:	af02      	add	r7, sp, #8
 8003362:	60f8      	str	r0, [r7, #12]
 8003364:	60b9      	str	r1, [r7, #8]
 8003366:	1dfb      	adds	r3, r7, #7
 8003368:	701a      	strb	r2, [r3, #0]
        Queue_t * pxNewQueue = NULL;
 800336a:	2300      	movs	r3, #0
 800336c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d047      	beq.n	8003404 <xQueueGenericCreate+0xa8>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8003374:	2000      	movs	r0, #0
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	0c19      	lsrs	r1, r3, #16
 800337a:	68bb      	ldr	r3, [r7, #8]
 800337c:	1c1e      	adds	r6, r3, #0
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	0c1b      	lsrs	r3, r3, #16
 8003382:	68fa      	ldr	r2, [r7, #12]
 8003384:	1c15      	adds	r5, r2, #0
 8003386:	b28a      	uxth	r2, r1
 8003388:	2a00      	cmp	r2, #0
 800338a:	d105      	bne.n	8003398 <xQueueGenericCreate+0x3c>
 800338c:	b29a      	uxth	r2, r3
 800338e:	2a00      	cmp	r2, #0
 8003390:	d013      	beq.n	80033ba <xQueueGenericCreate+0x5e>
 8003392:	1c19      	adds	r1, r3, #0
 8003394:	1c34      	adds	r4, r6, #0
 8003396:	e003      	b.n	80033a0 <xQueueGenericCreate+0x44>
 8003398:	b29b      	uxth	r3, r3
 800339a:	2b00      	cmp	r3, #0
 800339c:	d10c      	bne.n	80033b8 <xQueueGenericCreate+0x5c>
 800339e:	1c2c      	adds	r4, r5, #0
 80033a0:	b2b3      	uxth	r3, r6
 80033a2:	b2aa      	uxth	r2, r5
 80033a4:	435a      	muls	r2, r3
 80033a6:	b2a3      	uxth	r3, r4
 80033a8:	b289      	uxth	r1, r1
 80033aa:	434b      	muls	r3, r1
 80033ac:	0c12      	lsrs	r2, r2, #16
 80033ae:	189b      	adds	r3, r3, r2
 80033b0:	141b      	asrs	r3, r3, #16
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d000      	beq.n	80033ba <xQueueGenericCreate+0x5e>
 80033b8:	2001      	movs	r0, #1
 80033ba:	1e03      	subs	r3, r0, #0
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80033bc:	d122      	bne.n	8003404 <xQueueGenericCreate+0xa8>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	68ba      	ldr	r2, [r7, #8]
 80033c2:	4353      	muls	r3, r2
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80033c4:	3351      	adds	r3, #81	; 0x51
 80033c6:	d81d      	bhi.n	8003404 <xQueueGenericCreate+0xa8>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	68ba      	ldr	r2, [r7, #8]
 80033cc:	4353      	muls	r3, r2
 80033ce:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80033d0:	69bb      	ldr	r3, [r7, #24]
 80033d2:	3350      	adds	r3, #80	; 0x50
 80033d4:	0018      	movs	r0, r3
 80033d6:	f001 fc8b 	bl	8004cf0 <pvPortMalloc>
 80033da:	0003      	movs	r3, r0
 80033dc:	61fb      	str	r3, [r7, #28]

            if( pxNewQueue != NULL )
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d014      	beq.n	800340e <xQueueGenericCreate+0xb2>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80033e8:	697b      	ldr	r3, [r7, #20]
 80033ea:	3350      	adds	r3, #80	; 0x50
 80033ec:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80033ee:	1dfb      	adds	r3, r7, #7
 80033f0:	781c      	ldrb	r4, [r3, #0]
 80033f2:	697a      	ldr	r2, [r7, #20]
 80033f4:	68b9      	ldr	r1, [r7, #8]
 80033f6:	68f8      	ldr	r0, [r7, #12]
 80033f8:	69fb      	ldr	r3, [r7, #28]
 80033fa:	9300      	str	r3, [sp, #0]
 80033fc:	0023      	movs	r3, r4
 80033fe:	f000 f80b 	bl	8003418 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8003402:	e004      	b.n	800340e <xQueueGenericCreate+0xb2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d101      	bne.n	800340e <xQueueGenericCreate+0xb2>
 800340a:	b672      	cpsid	i
 800340c:	e7fe      	b.n	800340c <xQueueGenericCreate+0xb0>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800340e:	69fb      	ldr	r3, [r7, #28]
    }
 8003410:	0018      	movs	r0, r3
 8003412:	46bd      	mov	sp, r7
 8003414:	b009      	add	sp, #36	; 0x24
 8003416:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003418 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]
 8003424:	001a      	movs	r2, r3
 8003426:	1cfb      	adds	r3, r7, #3
 8003428:	701a      	strb	r2, [r3, #0]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800342a:	68bb      	ldr	r3, [r7, #8]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d103      	bne.n	8003438 <prvInitialiseNewQueue+0x20>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003430:	69bb      	ldr	r3, [r7, #24]
 8003432:	69ba      	ldr	r2, [r7, #24]
 8003434:	601a      	str	r2, [r3, #0]
 8003436:	e002      	b.n	800343e <prvInitialiseNewQueue+0x26>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	687a      	ldr	r2, [r7, #4]
 800343c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	68fa      	ldr	r2, [r7, #12]
 8003442:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	68ba      	ldr	r2, [r7, #8]
 8003448:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800344a:	69bb      	ldr	r3, [r7, #24]
 800344c:	2101      	movs	r1, #1
 800344e:	0018      	movs	r0, r3
 8003450:	f7ff fefb 	bl	800324a <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8003454:	69bb      	ldr	r3, [r7, #24]
 8003456:	1cfa      	adds	r2, r7, #3
 8003458:	214c      	movs	r1, #76	; 0x4c
 800345a:	7812      	ldrb	r2, [r2, #0]
 800345c:	545a      	strb	r2, [r3, r1]
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800345e:	46c0      	nop			; (mov r8, r8)
 8003460:	46bd      	mov	sp, r7
 8003462:	b004      	add	sp, #16
 8003464:	bd80      	pop	{r7, pc}

08003466 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8003466:	b580      	push	{r7, lr}
 8003468:	b08a      	sub	sp, #40	; 0x28
 800346a:	af00      	add	r7, sp, #0
 800346c:	60f8      	str	r0, [r7, #12]
 800346e:	60b9      	str	r1, [r7, #8]
 8003470:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8003472:	2300      	movs	r3, #0
 8003474:	627b      	str	r3, [r7, #36]	; 0x24
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	623b      	str	r3, [r7, #32]

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800347a:	6a3b      	ldr	r3, [r7, #32]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d101      	bne.n	8003484 <xQueueReceive+0x1e>
 8003480:	b672      	cpsid	i
 8003482:	e7fe      	b.n	8003482 <xQueueReceive+0x1c>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003484:	68bb      	ldr	r3, [r7, #8]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d103      	bne.n	8003492 <xQueueReceive+0x2c>
 800348a:	6a3b      	ldr	r3, [r7, #32]
 800348c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348e:	2b00      	cmp	r3, #0
 8003490:	d101      	bne.n	8003496 <xQueueReceive+0x30>
 8003492:	2301      	movs	r3, #1
 8003494:	e000      	b.n	8003498 <xQueueReceive+0x32>
 8003496:	2300      	movs	r3, #0
 8003498:	2b00      	cmp	r3, #0
 800349a:	d101      	bne.n	80034a0 <xQueueReceive+0x3a>
 800349c:	b672      	cpsid	i
 800349e:	e7fe      	b.n	800349e <xQueueReceive+0x38>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80034a0:	f000 ffea 	bl	8004478 <xTaskGetSchedulerState>
 80034a4:	1e03      	subs	r3, r0, #0
 80034a6:	d102      	bne.n	80034ae <xQueueReceive+0x48>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d101      	bne.n	80034b2 <xQueueReceive+0x4c>
 80034ae:	2301      	movs	r3, #1
 80034b0:	e000      	b.n	80034b4 <xQueueReceive+0x4e>
 80034b2:	2300      	movs	r3, #0
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d101      	bne.n	80034bc <xQueueReceive+0x56>
 80034b8:	b672      	cpsid	i
 80034ba:	e7fe      	b.n	80034ba <xQueueReceive+0x54>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80034bc:	f001 fb80 	bl	8004bc0 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80034c0:	6a3b      	ldr	r3, [r7, #32]
 80034c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034c4:	61fb      	str	r3, [r7, #28]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d01a      	beq.n	8003502 <xQueueReceive+0x9c>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80034cc:	68ba      	ldr	r2, [r7, #8]
 80034ce:	6a3b      	ldr	r3, [r7, #32]
 80034d0:	0011      	movs	r1, r2
 80034d2:	0018      	movs	r0, r3
 80034d4:	f000 f87c 	bl	80035d0 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80034d8:	69fb      	ldr	r3, [r7, #28]
 80034da:	1e5a      	subs	r2, r3, #1
 80034dc:	6a3b      	ldr	r3, [r7, #32]
 80034de:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034e0:	6a3b      	ldr	r3, [r7, #32]
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d008      	beq.n	80034fa <xQueueReceive+0x94>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034e8:	6a3b      	ldr	r3, [r7, #32]
 80034ea:	3310      	adds	r3, #16
 80034ec:	0018      	movs	r0, r3
 80034ee:	f000 fdd9 	bl	80040a4 <xTaskRemoveFromEventList>
 80034f2:	1e03      	subs	r3, r0, #0
 80034f4:	d001      	beq.n	80034fa <xQueueReceive+0x94>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80034f6:	f001 fb53 	bl	8004ba0 <vPortYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80034fa:	f001 fb73 	bl	8004be4 <vPortExitCritical>
                return pdPASS;
 80034fe:	2301      	movs	r3, #1
 8003500:	e062      	b.n	80035c8 <xQueueReceive+0x162>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d103      	bne.n	8003510 <xQueueReceive+0xaa>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8003508:	f001 fb6c 	bl	8004be4 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800350c:	2300      	movs	r3, #0
 800350e:	e05b      	b.n	80035c8 <xQueueReceive+0x162>
                }
                else if( xEntryTimeSet == pdFALSE )
 8003510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003512:	2b00      	cmp	r3, #0
 8003514:	d106      	bne.n	8003524 <xQueueReceive+0xbe>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8003516:	2314      	movs	r3, #20
 8003518:	18fb      	adds	r3, r7, r3
 800351a:	0018      	movs	r0, r3
 800351c:	f000 fe8c 	bl	8004238 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8003520:	2301      	movs	r3, #1
 8003522:	627b      	str	r3, [r7, #36]	; 0x24
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8003524:	f001 fb5e 	bl	8004be4 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8003528:	f000 fb00 	bl	8003b2c <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800352c:	f001 fb48 	bl	8004bc0 <vPortEnterCritical>
 8003530:	6a3b      	ldr	r3, [r7, #32]
 8003532:	2244      	movs	r2, #68	; 0x44
 8003534:	5c9b      	ldrb	r3, [r3, r2]
 8003536:	b25b      	sxtb	r3, r3
 8003538:	3301      	adds	r3, #1
 800353a:	d103      	bne.n	8003544 <xQueueReceive+0xde>
 800353c:	6a3b      	ldr	r3, [r7, #32]
 800353e:	2244      	movs	r2, #68	; 0x44
 8003540:	2100      	movs	r1, #0
 8003542:	5499      	strb	r1, [r3, r2]
 8003544:	6a3b      	ldr	r3, [r7, #32]
 8003546:	2245      	movs	r2, #69	; 0x45
 8003548:	5c9b      	ldrb	r3, [r3, r2]
 800354a:	b25b      	sxtb	r3, r3
 800354c:	3301      	adds	r3, #1
 800354e:	d103      	bne.n	8003558 <xQueueReceive+0xf2>
 8003550:	6a3b      	ldr	r3, [r7, #32]
 8003552:	2245      	movs	r2, #69	; 0x45
 8003554:	2100      	movs	r1, #0
 8003556:	5499      	strb	r1, [r3, r2]
 8003558:	f001 fb44 	bl	8004be4 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800355c:	1d3a      	adds	r2, r7, #4
 800355e:	2314      	movs	r3, #20
 8003560:	18fb      	adds	r3, r7, r3
 8003562:	0011      	movs	r1, r2
 8003564:	0018      	movs	r0, r3
 8003566:	f000 fe7b 	bl	8004260 <xTaskCheckForTimeOut>
 800356a:	1e03      	subs	r3, r0, #0
 800356c:	d11e      	bne.n	80035ac <xQueueReceive+0x146>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800356e:	6a3b      	ldr	r3, [r7, #32]
 8003570:	0018      	movs	r0, r3
 8003572:	f000 f8b1 	bl	80036d8 <prvIsQueueEmpty>
 8003576:	1e03      	subs	r3, r0, #0
 8003578:	d011      	beq.n	800359e <xQueueReceive+0x138>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800357a:	6a3b      	ldr	r3, [r7, #32]
 800357c:	3324      	adds	r3, #36	; 0x24
 800357e:	687a      	ldr	r2, [r7, #4]
 8003580:	0011      	movs	r1, r2
 8003582:	0018      	movs	r0, r3
 8003584:	f000 fd32 	bl	8003fec <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003588:	6a3b      	ldr	r3, [r7, #32]
 800358a:	0018      	movs	r0, r3
 800358c:	f000 f846 	bl	800361c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003590:	f000 fad8 	bl	8003b44 <xTaskResumeAll>
 8003594:	1e03      	subs	r3, r0, #0
 8003596:	d191      	bne.n	80034bc <xQueueReceive+0x56>
                {
                    portYIELD_WITHIN_API();
 8003598:	f001 fb02 	bl	8004ba0 <vPortYield>
 800359c:	e78e      	b.n	80034bc <xQueueReceive+0x56>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800359e:	6a3b      	ldr	r3, [r7, #32]
 80035a0:	0018      	movs	r0, r3
 80035a2:	f000 f83b 	bl	800361c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80035a6:	f000 facd 	bl	8003b44 <xTaskResumeAll>
 80035aa:	e787      	b.n	80034bc <xQueueReceive+0x56>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80035ac:	6a3b      	ldr	r3, [r7, #32]
 80035ae:	0018      	movs	r0, r3
 80035b0:	f000 f834 	bl	800361c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80035b4:	f000 fac6 	bl	8003b44 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80035b8:	6a3b      	ldr	r3, [r7, #32]
 80035ba:	0018      	movs	r0, r3
 80035bc:	f000 f88c 	bl	80036d8 <prvIsQueueEmpty>
 80035c0:	1e03      	subs	r3, r0, #0
 80035c2:	d100      	bne.n	80035c6 <xQueueReceive+0x160>
 80035c4:	e77a      	b.n	80034bc <xQueueReceive+0x56>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80035c6:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80035c8:	0018      	movs	r0, r3
 80035ca:	46bd      	mov	sp, r7
 80035cc:	b00a      	add	sp, #40	; 0x28
 80035ce:	bd80      	pop	{r7, pc}

080035d0 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d018      	beq.n	8003614 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	68da      	ldr	r2, [r3, #12]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ea:	18d2      	adds	r2, r2, r3
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	68da      	ldr	r2, [r3, #12]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	429a      	cmp	r2, r3
 80035fa:	d303      	bcc.n	8003604 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	68d9      	ldr	r1, [r3, #12]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	0018      	movs	r0, r3
 8003610:	f001 fd38 	bl	8005084 <memcpy>
    }
}
 8003614:	46c0      	nop			; (mov r8, r8)
 8003616:	46bd      	mov	sp, r7
 8003618:	b002      	add	sp, #8
 800361a:	bd80      	pop	{r7, pc}

0800361c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8003624:	f001 facc 	bl	8004bc0 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003628:	230f      	movs	r3, #15
 800362a:	18fb      	adds	r3, r7, r3
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	2145      	movs	r1, #69	; 0x45
 8003630:	5c52      	ldrb	r2, [r2, r1]
 8003632:	701a      	strb	r2, [r3, #0]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003634:	e013      	b.n	800365e <prvUnlockQueue+0x42>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363a:	2b00      	cmp	r3, #0
 800363c:	d016      	beq.n	800366c <prvUnlockQueue+0x50>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	3324      	adds	r3, #36	; 0x24
 8003642:	0018      	movs	r0, r3
 8003644:	f000 fd2e 	bl	80040a4 <xTaskRemoveFromEventList>
 8003648:	1e03      	subs	r3, r0, #0
 800364a:	d001      	beq.n	8003650 <prvUnlockQueue+0x34>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800364c:	f000 fe5c 	bl	8004308 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8003650:	210f      	movs	r1, #15
 8003652:	187b      	adds	r3, r7, r1
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	3b01      	subs	r3, #1
 8003658:	b2da      	uxtb	r2, r3
 800365a:	187b      	adds	r3, r7, r1
 800365c:	701a      	strb	r2, [r3, #0]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 800365e:	230f      	movs	r3, #15
 8003660:	18fb      	adds	r3, r7, r3
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	b25b      	sxtb	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	dce5      	bgt.n	8003636 <prvUnlockQueue+0x1a>
 800366a:	e000      	b.n	800366e <prvUnlockQueue+0x52>
                    break;
 800366c:	46c0      	nop			; (mov r8, r8)
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2245      	movs	r2, #69	; 0x45
 8003672:	21ff      	movs	r1, #255	; 0xff
 8003674:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 8003676:	f001 fab5 	bl	8004be4 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800367a:	f001 faa1 	bl	8004bc0 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800367e:	230e      	movs	r3, #14
 8003680:	18fb      	adds	r3, r7, r3
 8003682:	687a      	ldr	r2, [r7, #4]
 8003684:	2144      	movs	r1, #68	; 0x44
 8003686:	5c52      	ldrb	r2, [r2, r1]
 8003688:	701a      	strb	r2, [r3, #0]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800368a:	e013      	b.n	80036b4 <prvUnlockQueue+0x98>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	691b      	ldr	r3, [r3, #16]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d016      	beq.n	80036c2 <prvUnlockQueue+0xa6>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	3310      	adds	r3, #16
 8003698:	0018      	movs	r0, r3
 800369a:	f000 fd03 	bl	80040a4 <xTaskRemoveFromEventList>
 800369e:	1e03      	subs	r3, r0, #0
 80036a0:	d001      	beq.n	80036a6 <prvUnlockQueue+0x8a>
                {
                    vTaskMissedYield();
 80036a2:	f000 fe31 	bl	8004308 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 80036a6:	210e      	movs	r1, #14
 80036a8:	187b      	adds	r3, r7, r1
 80036aa:	781b      	ldrb	r3, [r3, #0]
 80036ac:	3b01      	subs	r3, #1
 80036ae:	b2da      	uxtb	r2, r3
 80036b0:	187b      	adds	r3, r7, r1
 80036b2:	701a      	strb	r2, [r3, #0]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 80036b4:	230e      	movs	r3, #14
 80036b6:	18fb      	adds	r3, r7, r3
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	b25b      	sxtb	r3, r3
 80036bc:	2b00      	cmp	r3, #0
 80036be:	dce5      	bgt.n	800368c <prvUnlockQueue+0x70>
 80036c0:	e000      	b.n	80036c4 <prvUnlockQueue+0xa8>
            }
            else
            {
                break;
 80036c2:	46c0      	nop			; (mov r8, r8)
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2244      	movs	r2, #68	; 0x44
 80036c8:	21ff      	movs	r1, #255	; 0xff
 80036ca:	5499      	strb	r1, [r3, r2]
    }
    taskEXIT_CRITICAL();
 80036cc:	f001 fa8a 	bl	8004be4 <vPortExitCritical>
}
 80036d0:	46c0      	nop			; (mov r8, r8)
 80036d2:	46bd      	mov	sp, r7
 80036d4:	b004      	add	sp, #16
 80036d6:	bd80      	pop	{r7, pc}

080036d8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b084      	sub	sp, #16
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80036e0:	f001 fa6e 	bl	8004bc0 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d102      	bne.n	80036f2 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80036ec:	2301      	movs	r3, #1
 80036ee:	60fb      	str	r3, [r7, #12]
 80036f0:	e001      	b.n	80036f6 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80036f2:	2300      	movs	r3, #0
 80036f4:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80036f6:	f001 fa75 	bl	8004be4 <vPortExitCritical>

    return xReturn;
 80036fa:	68fb      	ldr	r3, [r7, #12]
}
 80036fc:	0018      	movs	r0, r3
 80036fe:	46bd      	mov	sp, r7
 8003700:	b004      	add	sp, #16
 8003702:	bd80      	pop	{r7, pc}

08003704 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8003704:	b580      	push	{r7, lr}
 8003706:	b084      	sub	sp, #16
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 800370e:	2300      	movs	r3, #0
 8003710:	60bb      	str	r3, [r7, #8]

        configASSERT( xQueue );
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d101      	bne.n	800371c <vQueueAddToRegistry+0x18>
 8003718:	b672      	cpsid	i
 800371a:	e7fe      	b.n	800371a <vQueueAddToRegistry+0x16>

        if( pcQueueName != NULL )
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d025      	beq.n	800376e <vQueueAddToRegistry+0x6a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003722:	2300      	movs	r3, #0
 8003724:	60fb      	str	r3, [r7, #12]
 8003726:	e01f      	b.n	8003768 <vQueueAddToRegistry+0x64>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8003728:	4a17      	ldr	r2, [pc, #92]	; (8003788 <vQueueAddToRegistry+0x84>)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	00db      	lsls	r3, r3, #3
 800372e:	18d3      	adds	r3, r2, r3
 8003730:	3304      	adds	r3, #4
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	687a      	ldr	r2, [r7, #4]
 8003736:	429a      	cmp	r2, r3
 8003738:	d105      	bne.n	8003746 <vQueueAddToRegistry+0x42>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	00da      	lsls	r2, r3, #3
 800373e:	4b12      	ldr	r3, [pc, #72]	; (8003788 <vQueueAddToRegistry+0x84>)
 8003740:	18d3      	adds	r3, r2, r3
 8003742:	60bb      	str	r3, [r7, #8]
                    break;
 8003744:	e013      	b.n	800376e <vQueueAddToRegistry+0x6a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8003746:	68bb      	ldr	r3, [r7, #8]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d10a      	bne.n	8003762 <vQueueAddToRegistry+0x5e>
 800374c:	4b0e      	ldr	r3, [pc, #56]	; (8003788 <vQueueAddToRegistry+0x84>)
 800374e:	68fa      	ldr	r2, [r7, #12]
 8003750:	00d2      	lsls	r2, r2, #3
 8003752:	58d3      	ldr	r3, [r2, r3]
 8003754:	2b00      	cmp	r3, #0
 8003756:	d104      	bne.n	8003762 <vQueueAddToRegistry+0x5e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	00da      	lsls	r2, r3, #3
 800375c:	4b0a      	ldr	r3, [pc, #40]	; (8003788 <vQueueAddToRegistry+0x84>)
 800375e:	18d3      	adds	r3, r2, r3
 8003760:	60bb      	str	r3, [r7, #8]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	3301      	adds	r3, #1
 8003766:	60fb      	str	r3, [r7, #12]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2b07      	cmp	r3, #7
 800376c:	d9dc      	bls.n	8003728 <vQueueAddToRegistry+0x24>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800376e:	68bb      	ldr	r3, [r7, #8]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d005      	beq.n	8003780 <vQueueAddToRegistry+0x7c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8003774:	68bb      	ldr	r3, [r7, #8]
 8003776:	683a      	ldr	r2, [r7, #0]
 8003778:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	687a      	ldr	r2, [r7, #4]
 800377e:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8003780:	46c0      	nop			; (mov r8, r8)
 8003782:	46bd      	mov	sp, r7
 8003784:	b004      	add	sp, #16
 8003786:	bd80      	pop	{r7, pc}
 8003788:	20001e68 	.word	0x20001e68

0800378c <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800378c:	b580      	push	{r7, lr}
 800378e:	b086      	sub	sp, #24
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	60b9      	str	r1, [r7, #8]
 8003796:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800379c:	f001 fa10 	bl	8004bc0 <vPortEnterCritical>
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	2244      	movs	r2, #68	; 0x44
 80037a4:	5c9b      	ldrb	r3, [r3, r2]
 80037a6:	b25b      	sxtb	r3, r3
 80037a8:	3301      	adds	r3, #1
 80037aa:	d103      	bne.n	80037b4 <vQueueWaitForMessageRestricted+0x28>
 80037ac:	697b      	ldr	r3, [r7, #20]
 80037ae:	2244      	movs	r2, #68	; 0x44
 80037b0:	2100      	movs	r1, #0
 80037b2:	5499      	strb	r1, [r3, r2]
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	2245      	movs	r2, #69	; 0x45
 80037b8:	5c9b      	ldrb	r3, [r3, r2]
 80037ba:	b25b      	sxtb	r3, r3
 80037bc:	3301      	adds	r3, #1
 80037be:	d103      	bne.n	80037c8 <vQueueWaitForMessageRestricted+0x3c>
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	2245      	movs	r2, #69	; 0x45
 80037c4:	2100      	movs	r1, #0
 80037c6:	5499      	strb	r1, [r3, r2]
 80037c8:	f001 fa0c 	bl	8004be4 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d106      	bne.n	80037e2 <vQueueWaitForMessageRestricted+0x56>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80037d4:	697b      	ldr	r3, [r7, #20]
 80037d6:	3324      	adds	r3, #36	; 0x24
 80037d8:	687a      	ldr	r2, [r7, #4]
 80037da:	68b9      	ldr	r1, [r7, #8]
 80037dc:	0018      	movs	r0, r3
 80037de:	f000 fc23 	bl	8004028 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	0018      	movs	r0, r3
 80037e6:	f7ff ff19 	bl	800361c <prvUnlockQueue>
    }
 80037ea:	46c0      	nop			; (mov r8, r8)
 80037ec:	46bd      	mov	sp, r7
 80037ee:	b006      	add	sp, #24
 80037f0:	bd80      	pop	{r7, pc}

080037f2 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80037f2:	b590      	push	{r4, r7, lr}
 80037f4:	b08d      	sub	sp, #52	; 0x34
 80037f6:	af04      	add	r7, sp, #16
 80037f8:	60f8      	str	r0, [r7, #12]
 80037fa:	60b9      	str	r1, [r7, #8]
 80037fc:	603b      	str	r3, [r7, #0]
 80037fe:	1dbb      	adds	r3, r7, #6
 8003800:	801a      	strh	r2, [r3, #0]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003802:	1dbb      	adds	r3, r7, #6
 8003804:	881b      	ldrh	r3, [r3, #0]
 8003806:	009b      	lsls	r3, r3, #2
 8003808:	0018      	movs	r0, r3
 800380a:	f001 fa71 	bl	8004cf0 <pvPortMalloc>
 800380e:	0003      	movs	r3, r0
 8003810:	617b      	str	r3, [r7, #20]

            if( pxStack != NULL )
 8003812:	697b      	ldr	r3, [r7, #20]
 8003814:	2b00      	cmp	r3, #0
 8003816:	d016      	beq.n	8003846 <xTaskCreate+0x54>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003818:	2064      	movs	r0, #100	; 0x64
 800381a:	f001 fa69 	bl	8004cf0 <pvPortMalloc>
 800381e:	0003      	movs	r3, r0
 8003820:	61fb      	str	r3, [r7, #28]

                if( pxNewTCB != NULL )
 8003822:	69fb      	ldr	r3, [r7, #28]
 8003824:	2b00      	cmp	r3, #0
 8003826:	d009      	beq.n	800383c <xTaskCreate+0x4a>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8003828:	69fb      	ldr	r3, [r7, #28]
 800382a:	2264      	movs	r2, #100	; 0x64
 800382c:	2100      	movs	r1, #0
 800382e:	0018      	movs	r0, r3
 8003830:	f001 fc31 	bl	8005096 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	631a      	str	r2, [r3, #48]	; 0x30
 800383a:	e006      	b.n	800384a <xTaskCreate+0x58>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	0018      	movs	r0, r3
 8003840:	f001 fafe 	bl	8004e40 <vPortFree>
 8003844:	e001      	b.n	800384a <xTaskCreate+0x58>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8003846:	2300      	movs	r3, #0
 8003848:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800384a:	69fb      	ldr	r3, [r7, #28]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d016      	beq.n	800387e <xTaskCreate+0x8c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003850:	1dbb      	adds	r3, r7, #6
 8003852:	881a      	ldrh	r2, [r3, #0]
 8003854:	683c      	ldr	r4, [r7, #0]
 8003856:	68b9      	ldr	r1, [r7, #8]
 8003858:	68f8      	ldr	r0, [r7, #12]
 800385a:	2300      	movs	r3, #0
 800385c:	9303      	str	r3, [sp, #12]
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	9302      	str	r3, [sp, #8]
 8003862:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003864:	9301      	str	r3, [sp, #4]
 8003866:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003868:	9300      	str	r3, [sp, #0]
 800386a:	0023      	movs	r3, r4
 800386c:	f000 f810 	bl	8003890 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003870:	69fb      	ldr	r3, [r7, #28]
 8003872:	0018      	movs	r0, r3
 8003874:	f000 f88c 	bl	8003990 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003878:	2301      	movs	r3, #1
 800387a:	61bb      	str	r3, [r7, #24]
 800387c:	e002      	b.n	8003884 <xTaskCreate+0x92>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800387e:	2301      	movs	r3, #1
 8003880:	425b      	negs	r3, r3
 8003882:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003884:	69bb      	ldr	r3, [r7, #24]
    }
 8003886:	0018      	movs	r0, r3
 8003888:	46bd      	mov	sp, r7
 800388a:	b009      	add	sp, #36	; 0x24
 800388c:	bd90      	pop	{r4, r7, pc}
	...

08003890 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b086      	sub	sp, #24
 8003894:	af00      	add	r7, sp, #0
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	607a      	str	r2, [r7, #4]
 800389c:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800389e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	001a      	movs	r2, r3
 80038a8:	21a5      	movs	r1, #165	; 0xa5
 80038aa:	f001 fbf4 	bl	8005096 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80038ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4935      	ldr	r1, [pc, #212]	; (800398c <prvInitialiseNewTask+0xfc>)
 80038b6:	468c      	mov	ip, r1
 80038b8:	4463      	add	r3, ip
 80038ba:	009b      	lsls	r3, r3, #2
 80038bc:	18d3      	adds	r3, r2, r3
 80038be:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	2207      	movs	r2, #7
 80038c4:	4393      	bics	r3, r2
 80038c6:	613b      	str	r3, [r7, #16]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80038c8:	693b      	ldr	r3, [r7, #16]
 80038ca:	2207      	movs	r2, #7
 80038cc:	4013      	ands	r3, r2
 80038ce:	d001      	beq.n	80038d4 <prvInitialiseNewTask+0x44>
 80038d0:	b672      	cpsid	i
 80038d2:	e7fe      	b.n	80038d2 <prvInitialiseNewTask+0x42>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d01f      	beq.n	800391a <prvInitialiseNewTask+0x8a>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80038da:	2300      	movs	r3, #0
 80038dc:	617b      	str	r3, [r7, #20]
 80038de:	e013      	b.n	8003908 <prvInitialiseNewTask+0x78>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80038e0:	68ba      	ldr	r2, [r7, #8]
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	18d3      	adds	r3, r2, r3
 80038e6:	7818      	ldrb	r0, [r3, #0]
 80038e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038ea:	2134      	movs	r1, #52	; 0x34
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	18d3      	adds	r3, r2, r3
 80038f0:	185b      	adds	r3, r3, r1
 80038f2:	1c02      	adds	r2, r0, #0
 80038f4:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80038f6:	68ba      	ldr	r2, [r7, #8]
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	18d3      	adds	r3, r2, r3
 80038fc:	781b      	ldrb	r3, [r3, #0]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d006      	beq.n	8003910 <prvInitialiseNewTask+0x80>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003902:	697b      	ldr	r3, [r7, #20]
 8003904:	3301      	adds	r3, #1
 8003906:	617b      	str	r3, [r7, #20]
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	2b0f      	cmp	r3, #15
 800390c:	d9e8      	bls.n	80038e0 <prvInitialiseNewTask+0x50>
 800390e:	e000      	b.n	8003912 <prvInitialiseNewTask+0x82>
            {
                break;
 8003910:	46c0      	nop			; (mov r8, r8)
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003914:	2243      	movs	r2, #67	; 0x43
 8003916:	2100      	movs	r1, #0
 8003918:	5499      	strb	r1, [r3, r2]
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800391a:	6a3b      	ldr	r3, [r7, #32]
 800391c:	2b37      	cmp	r3, #55	; 0x37
 800391e:	d901      	bls.n	8003924 <prvInitialiseNewTask+0x94>
 8003920:	b672      	cpsid	i
 8003922:	e7fe      	b.n	8003922 <prvInitialiseNewTask+0x92>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003924:	6a3b      	ldr	r3, [r7, #32]
 8003926:	2b37      	cmp	r3, #55	; 0x37
 8003928:	d901      	bls.n	800392e <prvInitialiseNewTask+0x9e>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800392a:	2337      	movs	r3, #55	; 0x37
 800392c:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800392e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003930:	6a3a      	ldr	r2, [r7, #32]
 8003932:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8003934:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003936:	6a3a      	ldr	r2, [r7, #32]
 8003938:	64da      	str	r2, [r3, #76]	; 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800393a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800393c:	3304      	adds	r3, #4
 800393e:	0018      	movs	r0, r3
 8003940:	f7ff fc1a 	bl	8003178 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003946:	3318      	adds	r3, #24
 8003948:	0018      	movs	r0, r3
 800394a:	f7ff fc15 	bl	8003178 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800394e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003950:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003952:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003954:	6a3b      	ldr	r3, [r7, #32]
 8003956:	2238      	movs	r2, #56	; 0x38
 8003958:	1ad2      	subs	r2, r2, r3
 800395a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800395c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800395e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003960:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003962:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003964:	683a      	ldr	r2, [r7, #0]
 8003966:	68f9      	ldr	r1, [r7, #12]
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	0018      	movs	r0, r3
 800396c:	f001 f890 	bl	8004a90 <pxPortInitialiseStack>
 8003970:	0002      	movs	r2, r0
 8003972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003974:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8003976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003978:	2b00      	cmp	r3, #0
 800397a:	d002      	beq.n	8003982 <prvInitialiseNewTask+0xf2>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800397c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003980:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003982:	46c0      	nop			; (mov r8, r8)
 8003984:	46bd      	mov	sp, r7
 8003986:	b006      	add	sp, #24
 8003988:	bd80      	pop	{r7, pc}
 800398a:	46c0      	nop			; (mov r8, r8)
 800398c:	3fffffff 	.word	0x3fffffff

08003990 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b084      	sub	sp, #16
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003998:	f001 f912 	bl	8004bc0 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800399c:	4b3d      	ldr	r3, [pc, #244]	; (8003a94 <prvAddNewTaskToReadyList+0x104>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	1c5a      	adds	r2, r3, #1
 80039a2:	4b3c      	ldr	r3, [pc, #240]	; (8003a94 <prvAddNewTaskToReadyList+0x104>)
 80039a4:	601a      	str	r2, [r3, #0]

        if( pxCurrentTCB == NULL )
 80039a6:	4b3c      	ldr	r3, [pc, #240]	; (8003a98 <prvAddNewTaskToReadyList+0x108>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d109      	bne.n	80039c2 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 80039ae:	4b3a      	ldr	r3, [pc, #232]	; (8003a98 <prvAddNewTaskToReadyList+0x108>)
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	601a      	str	r2, [r3, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80039b4:	4b37      	ldr	r3, [pc, #220]	; (8003a94 <prvAddNewTaskToReadyList+0x104>)
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d110      	bne.n	80039de <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80039bc:	f000 fcbe 	bl	800433c <prvInitialiseTaskLists>
 80039c0:	e00d      	b.n	80039de <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80039c2:	4b36      	ldr	r3, [pc, #216]	; (8003a9c <prvAddNewTaskToReadyList+0x10c>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d109      	bne.n	80039de <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80039ca:	4b33      	ldr	r3, [pc, #204]	; (8003a98 <prvAddNewTaskToReadyList+0x108>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d4:	429a      	cmp	r2, r3
 80039d6:	d802      	bhi.n	80039de <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80039d8:	4b2f      	ldr	r3, [pc, #188]	; (8003a98 <prvAddNewTaskToReadyList+0x108>)
 80039da:	687a      	ldr	r2, [r7, #4]
 80039dc:	601a      	str	r2, [r3, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80039de:	4b30      	ldr	r3, [pc, #192]	; (8003aa0 <prvAddNewTaskToReadyList+0x110>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	1c5a      	adds	r2, r3, #1
 80039e4:	4b2e      	ldr	r3, [pc, #184]	; (8003aa0 <prvAddNewTaskToReadyList+0x110>)
 80039e6:	601a      	str	r2, [r3, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 80039e8:	4b2d      	ldr	r3, [pc, #180]	; (8003aa0 <prvAddNewTaskToReadyList+0x110>)
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	645a      	str	r2, [r3, #68]	; 0x44
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80039f4:	4b2b      	ldr	r3, [pc, #172]	; (8003aa4 <prvAddNewTaskToReadyList+0x114>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d903      	bls.n	8003a04 <prvAddNewTaskToReadyList+0x74>
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a00:	4b28      	ldr	r3, [pc, #160]	; (8003aa4 <prvAddNewTaskToReadyList+0x114>)
 8003a02:	601a      	str	r2, [r3, #0]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a08:	4927      	ldr	r1, [pc, #156]	; (8003aa8 <prvAddNewTaskToReadyList+0x118>)
 8003a0a:	0013      	movs	r3, r2
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	189b      	adds	r3, r3, r2
 8003a10:	009b      	lsls	r3, r3, #2
 8003a12:	18cb      	adds	r3, r1, r3
 8003a14:	3304      	adds	r3, #4
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	60fb      	str	r3, [r7, #12]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	68fa      	ldr	r2, [r7, #12]
 8003a1e:	609a      	str	r2, [r3, #8]
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	689a      	ldr	r2, [r3, #8]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	60da      	str	r2, [r3, #12]
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	3204      	adds	r2, #4
 8003a30:	605a      	str	r2, [r3, #4]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	1d1a      	adds	r2, r3, #4
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	609a      	str	r2, [r3, #8]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a3e:	0013      	movs	r3, r2
 8003a40:	009b      	lsls	r3, r3, #2
 8003a42:	189b      	adds	r3, r3, r2
 8003a44:	009b      	lsls	r3, r3, #2
 8003a46:	4a18      	ldr	r2, [pc, #96]	; (8003aa8 <prvAddNewTaskToReadyList+0x118>)
 8003a48:	189a      	adds	r2, r3, r2
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	615a      	str	r2, [r3, #20]
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a52:	4915      	ldr	r1, [pc, #84]	; (8003aa8 <prvAddNewTaskToReadyList+0x118>)
 8003a54:	0013      	movs	r3, r2
 8003a56:	009b      	lsls	r3, r3, #2
 8003a58:	189b      	adds	r3, r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	585b      	ldr	r3, [r3, r1]
 8003a5e:	1c58      	adds	r0, r3, #1
 8003a60:	4911      	ldr	r1, [pc, #68]	; (8003aa8 <prvAddNewTaskToReadyList+0x118>)
 8003a62:	0013      	movs	r3, r2
 8003a64:	009b      	lsls	r3, r3, #2
 8003a66:	189b      	adds	r3, r3, r2
 8003a68:	009b      	lsls	r3, r3, #2
 8003a6a:	5058      	str	r0, [r3, r1]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8003a6c:	f001 f8ba 	bl	8004be4 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003a70:	4b0a      	ldr	r3, [pc, #40]	; (8003a9c <prvAddNewTaskToReadyList+0x10c>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d008      	beq.n	8003a8a <prvAddNewTaskToReadyList+0xfa>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003a78:	4b07      	ldr	r3, [pc, #28]	; (8003a98 <prvAddNewTaskToReadyList+0x108>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d201      	bcs.n	8003a8a <prvAddNewTaskToReadyList+0xfa>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8003a86:	f001 f88b 	bl	8004ba0 <vPortYield>
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003a8a:	46c0      	nop			; (mov r8, r8)
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	b004      	add	sp, #16
 8003a90:	bd80      	pop	{r7, pc}
 8003a92:	46c0      	nop			; (mov r8, r8)
 8003a94:	20000504 	.word	0x20000504
 8003a98:	20000030 	.word	0x20000030
 8003a9c:	20000510 	.word	0x20000510
 8003aa0:	20000520 	.word	0x20000520
 8003aa4:	2000050c 	.word	0x2000050c
 8003aa8:	20000034 	.word	0x20000034

08003aac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b084      	sub	sp, #16
 8003ab0:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8003ab2:	4917      	ldr	r1, [pc, #92]	; (8003b10 <vTaskStartScheduler+0x64>)
 8003ab4:	4817      	ldr	r0, [pc, #92]	; (8003b14 <vTaskStartScheduler+0x68>)
 8003ab6:	4b18      	ldr	r3, [pc, #96]	; (8003b18 <vTaskStartScheduler+0x6c>)
 8003ab8:	9301      	str	r3, [sp, #4]
 8003aba:	2300      	movs	r3, #0
 8003abc:	9300      	str	r3, [sp, #0]
 8003abe:	2300      	movs	r3, #0
 8003ac0:	2280      	movs	r2, #128	; 0x80
 8003ac2:	f7ff fe96 	bl	80037f2 <xTaskCreate>
 8003ac6:	0003      	movs	r3, r0
 8003ac8:	607b      	str	r3, [r7, #4]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d103      	bne.n	8003ad8 <vTaskStartScheduler+0x2c>
        {
            xReturn = xTimerCreateTimerTask();
 8003ad0:	f000 fd5c 	bl	800458c <xTimerCreateTimerTask>
 8003ad4:	0003      	movs	r3, r0
 8003ad6:	607b      	str	r3, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d10d      	bne.n	8003afa <vTaskStartScheduler+0x4e>
        /* Interrupts are turned off here, to ensure a tick does not occur
         * before or during the call to xPortStartScheduler().  The stacks of
         * the created tasks contain a status word with interrupts switched on
         * so interrupts will automatically get re-enabled when the first task
         * starts to run. */
        portDISABLE_INTERRUPTS();
 8003ade:	b672      	cpsid	i
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8003ae0:	4b0e      	ldr	r3, [pc, #56]	; (8003b1c <vTaskStartScheduler+0x70>)
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	4252      	negs	r2, r2
 8003ae6:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003ae8:	4b0d      	ldr	r3, [pc, #52]	; (8003b20 <vTaskStartScheduler+0x74>)
 8003aea:	2201      	movs	r2, #1
 8003aec:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003aee:	4b0d      	ldr	r3, [pc, #52]	; (8003b24 <vTaskStartScheduler+0x78>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8003af4:	f001 f830 	bl	8004b58 <xPortStartScheduler>
 8003af8:	e004      	b.n	8003b04 <vTaskStartScheduler+0x58>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	3301      	adds	r3, #1
 8003afe:	d101      	bne.n	8003b04 <vTaskStartScheduler+0x58>
 8003b00:	b672      	cpsid	i
 8003b02:	e7fe      	b.n	8003b02 <vTaskStartScheduler+0x56>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003b04:	4b08      	ldr	r3, [pc, #32]	; (8003b28 <vTaskStartScheduler+0x7c>)
 8003b06:	681b      	ldr	r3, [r3, #0]
}
 8003b08:	46c0      	nop			; (mov r8, r8)
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	b002      	add	sp, #8
 8003b0e:	bd80      	pop	{r7, pc}
 8003b10:	080050f8 	.word	0x080050f8
 8003b14:	0800431d 	.word	0x0800431d
 8003b18:	20000528 	.word	0x20000528
 8003b1c:	20000524 	.word	0x20000524
 8003b20:	20000510 	.word	0x20000510
 8003b24:	20000508 	.word	0x20000508
 8003b28:	2000000c 	.word	0x2000000c

08003b2c <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003b30:	4b03      	ldr	r3, [pc, #12]	; (8003b40 <vTaskSuspendAll+0x14>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	1c5a      	adds	r2, r3, #1
 8003b36:	4b02      	ldr	r3, [pc, #8]	; (8003b40 <vTaskSuspendAll+0x14>)
 8003b38:	601a      	str	r2, [r3, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8003b3a:	46c0      	nop			; (mov r8, r8)
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	2000052c 	.word	0x2000052c

08003b44 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b086      	sub	sp, #24
 8003b48:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	617b      	str	r3, [r7, #20]
    BaseType_t xAlreadyYielded = pdFALSE;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	613b      	str	r3, [r7, #16]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8003b52:	4b68      	ldr	r3, [pc, #416]	; (8003cf4 <xTaskResumeAll+0x1b0>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d101      	bne.n	8003b5e <xTaskResumeAll+0x1a>
 8003b5a:	b672      	cpsid	i
 8003b5c:	e7fe      	b.n	8003b5c <xTaskResumeAll+0x18>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003b5e:	f001 f82f 	bl	8004bc0 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003b62:	4b64      	ldr	r3, [pc, #400]	; (8003cf4 <xTaskResumeAll+0x1b0>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	1e5a      	subs	r2, r3, #1
 8003b68:	4b62      	ldr	r3, [pc, #392]	; (8003cf4 <xTaskResumeAll+0x1b0>)
 8003b6a:	601a      	str	r2, [r3, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b6c:	4b61      	ldr	r3, [pc, #388]	; (8003cf4 <xTaskResumeAll+0x1b0>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d000      	beq.n	8003b76 <xTaskResumeAll+0x32>
 8003b74:	e0b7      	b.n	8003ce6 <xTaskResumeAll+0x1a2>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003b76:	4b60      	ldr	r3, [pc, #384]	; (8003cf8 <xTaskResumeAll+0x1b4>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d100      	bne.n	8003b80 <xTaskResumeAll+0x3c>
 8003b7e:	e0b2      	b.n	8003ce6 <xTaskResumeAll+0x1a2>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b80:	e089      	b.n	8003c96 <xTaskResumeAll+0x152>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b82:	4b5e      	ldr	r3, [pc, #376]	; (8003cfc <xTaskResumeAll+0x1b8>)
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	617b      	str	r3, [r7, #20]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b8e:	60bb      	str	r3, [r7, #8]
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	69db      	ldr	r3, [r3, #28]
 8003b94:	697a      	ldr	r2, [r7, #20]
 8003b96:	6a12      	ldr	r2, [r2, #32]
 8003b98:	609a      	str	r2, [r3, #8]
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	6a1b      	ldr	r3, [r3, #32]
 8003b9e:	697a      	ldr	r2, [r7, #20]
 8003ba0:	69d2      	ldr	r2, [r2, #28]
 8003ba2:	605a      	str	r2, [r3, #4]
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	685a      	ldr	r2, [r3, #4]
 8003ba8:	697b      	ldr	r3, [r7, #20]
 8003baa:	3318      	adds	r3, #24
 8003bac:	429a      	cmp	r2, r3
 8003bae:	d103      	bne.n	8003bb8 <xTaskResumeAll+0x74>
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	6a1a      	ldr	r2, [r3, #32]
 8003bb4:	68bb      	ldr	r3, [r7, #8]
 8003bb6:	605a      	str	r2, [r3, #4]
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	629a      	str	r2, [r3, #40]	; 0x28
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	1e5a      	subs	r2, r3, #1
 8003bc4:	68bb      	ldr	r3, [r7, #8]
 8003bc6:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	607b      	str	r3, [r7, #4]
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	689b      	ldr	r3, [r3, #8]
 8003bd2:	697a      	ldr	r2, [r7, #20]
 8003bd4:	68d2      	ldr	r2, [r2, #12]
 8003bd6:	609a      	str	r2, [r3, #8]
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	697a      	ldr	r2, [r7, #20]
 8003bde:	6892      	ldr	r2, [r2, #8]
 8003be0:	605a      	str	r2, [r3, #4]
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685a      	ldr	r2, [r3, #4]
 8003be6:	697b      	ldr	r3, [r7, #20]
 8003be8:	3304      	adds	r3, #4
 8003bea:	429a      	cmp	r2, r3
 8003bec:	d103      	bne.n	8003bf6 <xTaskResumeAll+0xb2>
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	68da      	ldr	r2, [r3, #12]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	605a      	str	r2, [r3, #4]
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	615a      	str	r2, [r3, #20]
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	1e5a      	subs	r2, r3, #1
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8003c06:	697b      	ldr	r3, [r7, #20]
 8003c08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c0a:	4b3d      	ldr	r3, [pc, #244]	; (8003d00 <xTaskResumeAll+0x1bc>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d903      	bls.n	8003c1a <xTaskResumeAll+0xd6>
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c16:	4b3a      	ldr	r3, [pc, #232]	; (8003d00 <xTaskResumeAll+0x1bc>)
 8003c18:	601a      	str	r2, [r3, #0]
 8003c1a:	697b      	ldr	r3, [r7, #20]
 8003c1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c1e:	4939      	ldr	r1, [pc, #228]	; (8003d04 <xTaskResumeAll+0x1c0>)
 8003c20:	0013      	movs	r3, r2
 8003c22:	009b      	lsls	r3, r3, #2
 8003c24:	189b      	adds	r3, r3, r2
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	18cb      	adds	r3, r1, r3
 8003c2a:	3304      	adds	r3, #4
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	603b      	str	r3, [r7, #0]
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	683a      	ldr	r2, [r7, #0]
 8003c34:	609a      	str	r2, [r3, #8]
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	689a      	ldr	r2, [r3, #8]
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	60da      	str	r2, [r3, #12]
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	689b      	ldr	r3, [r3, #8]
 8003c42:	697a      	ldr	r2, [r7, #20]
 8003c44:	3204      	adds	r2, #4
 8003c46:	605a      	str	r2, [r3, #4]
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	1d1a      	adds	r2, r3, #4
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	609a      	str	r2, [r3, #8]
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c54:	0013      	movs	r3, r2
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	189b      	adds	r3, r3, r2
 8003c5a:	009b      	lsls	r3, r3, #2
 8003c5c:	4a29      	ldr	r2, [pc, #164]	; (8003d04 <xTaskResumeAll+0x1c0>)
 8003c5e:	189a      	adds	r2, r3, r2
 8003c60:	697b      	ldr	r3, [r7, #20]
 8003c62:	615a      	str	r2, [r3, #20]
 8003c64:	697b      	ldr	r3, [r7, #20]
 8003c66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c68:	4926      	ldr	r1, [pc, #152]	; (8003d04 <xTaskResumeAll+0x1c0>)
 8003c6a:	0013      	movs	r3, r2
 8003c6c:	009b      	lsls	r3, r3, #2
 8003c6e:	189b      	adds	r3, r3, r2
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	585b      	ldr	r3, [r3, r1]
 8003c74:	1c58      	adds	r0, r3, #1
 8003c76:	4923      	ldr	r1, [pc, #140]	; (8003d04 <xTaskResumeAll+0x1c0>)
 8003c78:	0013      	movs	r3, r2
 8003c7a:	009b      	lsls	r3, r3, #2
 8003c7c:	189b      	adds	r3, r3, r2
 8003c7e:	009b      	lsls	r3, r3, #2
 8003c80:	5058      	str	r0, [r3, r1]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c86:	4b20      	ldr	r3, [pc, #128]	; (8003d08 <xTaskResumeAll+0x1c4>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d302      	bcc.n	8003c96 <xTaskResumeAll+0x152>
                    {
                        xYieldPending = pdTRUE;
 8003c90:	4b1e      	ldr	r3, [pc, #120]	; (8003d0c <xTaskResumeAll+0x1c8>)
 8003c92:	2201      	movs	r2, #1
 8003c94:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003c96:	4b19      	ldr	r3, [pc, #100]	; (8003cfc <xTaskResumeAll+0x1b8>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d000      	beq.n	8003ca0 <xTaskResumeAll+0x15c>
 8003c9e:	e770      	b.n	8003b82 <xTaskResumeAll+0x3e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d001      	beq.n	8003caa <xTaskResumeAll+0x166>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003ca6:	f000 fbcd 	bl	8004444 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003caa:	4b19      	ldr	r3, [pc, #100]	; (8003d10 <xTaskResumeAll+0x1cc>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	60fb      	str	r3, [r7, #12]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d00f      	beq.n	8003cd6 <xTaskResumeAll+0x192>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003cb6:	f000 f83b 	bl	8003d30 <xTaskIncrementTick>
 8003cba:	1e03      	subs	r3, r0, #0
 8003cbc:	d002      	beq.n	8003cc4 <xTaskResumeAll+0x180>
                            {
                                xYieldPending = pdTRUE;
 8003cbe:	4b13      	ldr	r3, [pc, #76]	; (8003d0c <xTaskResumeAll+0x1c8>)
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	60fb      	str	r3, [r7, #12]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d1f2      	bne.n	8003cb6 <xTaskResumeAll+0x172>

                        xPendedTicks = 0;
 8003cd0:	4b0f      	ldr	r3, [pc, #60]	; (8003d10 <xTaskResumeAll+0x1cc>)
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003cd6:	4b0d      	ldr	r3, [pc, #52]	; (8003d0c <xTaskResumeAll+0x1c8>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d003      	beq.n	8003ce6 <xTaskResumeAll+0x1a2>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	613b      	str	r3, [r7, #16]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8003ce2:	f000 ff5d 	bl	8004ba0 <vPortYield>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8003ce6:	f000 ff7d 	bl	8004be4 <vPortExitCritical>

    return xAlreadyYielded;
 8003cea:	693b      	ldr	r3, [r7, #16]
}
 8003cec:	0018      	movs	r0, r3
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	b006      	add	sp, #24
 8003cf2:	bd80      	pop	{r7, pc}
 8003cf4:	2000052c 	.word	0x2000052c
 8003cf8:	20000504 	.word	0x20000504
 8003cfc:	200004c4 	.word	0x200004c4
 8003d00:	2000050c 	.word	0x2000050c
 8003d04:	20000034 	.word	0x20000034
 8003d08:	20000030 	.word	0x20000030
 8003d0c:	20000518 	.word	0x20000518
 8003d10:	20000514 	.word	0x20000514

08003d14 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b082      	sub	sp, #8
 8003d18:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003d1a:	4b04      	ldr	r3, [pc, #16]	; (8003d2c <xTaskGetTickCount+0x18>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003d20:	687b      	ldr	r3, [r7, #4]
}
 8003d22:	0018      	movs	r0, r3
 8003d24:	46bd      	mov	sp, r7
 8003d26:	b002      	add	sp, #8
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	46c0      	nop			; (mov r8, r8)
 8003d2c:	20000508 	.word	0x20000508

08003d30 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b088      	sub	sp, #32
 8003d34:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003d36:	2300      	movs	r3, #0
 8003d38:	61fb      	str	r3, [r7, #28]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d3a:	4b78      	ldr	r3, [pc, #480]	; (8003f1c <xTaskIncrementTick+0x1ec>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d000      	beq.n	8003d44 <xTaskIncrementTick+0x14>
 8003d42:	e0e0      	b.n	8003f06 <xTaskIncrementTick+0x1d6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003d44:	4b76      	ldr	r3, [pc, #472]	; (8003f20 <xTaskIncrementTick+0x1f0>)
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	3301      	adds	r3, #1
 8003d4a:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003d4c:	4b74      	ldr	r3, [pc, #464]	; (8003f20 <xTaskIncrementTick+0x1f0>)
 8003d4e:	69ba      	ldr	r2, [r7, #24]
 8003d50:	601a      	str	r2, [r3, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d117      	bne.n	8003d88 <xTaskIncrementTick+0x58>
        {
            taskSWITCH_DELAYED_LISTS();
 8003d58:	4b72      	ldr	r3, [pc, #456]	; (8003f24 <xTaskIncrementTick+0x1f4>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d001      	beq.n	8003d66 <xTaskIncrementTick+0x36>
 8003d62:	b672      	cpsid	i
 8003d64:	e7fe      	b.n	8003d64 <xTaskIncrementTick+0x34>
 8003d66:	4b6f      	ldr	r3, [pc, #444]	; (8003f24 <xTaskIncrementTick+0x1f4>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	617b      	str	r3, [r7, #20]
 8003d6c:	4b6e      	ldr	r3, [pc, #440]	; (8003f28 <xTaskIncrementTick+0x1f8>)
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	4b6c      	ldr	r3, [pc, #432]	; (8003f24 <xTaskIncrementTick+0x1f4>)
 8003d72:	601a      	str	r2, [r3, #0]
 8003d74:	4b6c      	ldr	r3, [pc, #432]	; (8003f28 <xTaskIncrementTick+0x1f8>)
 8003d76:	697a      	ldr	r2, [r7, #20]
 8003d78:	601a      	str	r2, [r3, #0]
 8003d7a:	4b6c      	ldr	r3, [pc, #432]	; (8003f2c <xTaskIncrementTick+0x1fc>)
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	1c5a      	adds	r2, r3, #1
 8003d80:	4b6a      	ldr	r3, [pc, #424]	; (8003f2c <xTaskIncrementTick+0x1fc>)
 8003d82:	601a      	str	r2, [r3, #0]
 8003d84:	f000 fb5e 	bl	8004444 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003d88:	4b69      	ldr	r3, [pc, #420]	; (8003f30 <xTaskIncrementTick+0x200>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	69ba      	ldr	r2, [r7, #24]
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d200      	bcs.n	8003d94 <xTaskIncrementTick+0x64>
 8003d92:	e0a4      	b.n	8003ede <xTaskIncrementTick+0x1ae>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d94:	4b63      	ldr	r3, [pc, #396]	; (8003f24 <xTaskIncrementTick+0x1f4>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d104      	bne.n	8003da8 <xTaskIncrementTick+0x78>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d9e:	4b64      	ldr	r3, [pc, #400]	; (8003f30 <xTaskIncrementTick+0x200>)
 8003da0:	2201      	movs	r2, #1
 8003da2:	4252      	negs	r2, r2
 8003da4:	601a      	str	r2, [r3, #0]
                    break;
 8003da6:	e09a      	b.n	8003ede <xTaskIncrementTick+0x1ae>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003da8:	4b5e      	ldr	r3, [pc, #376]	; (8003f24 <xTaskIncrementTick+0x1f4>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 8003db8:	69ba      	ldr	r2, [r7, #24]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d203      	bcs.n	8003dc8 <xTaskIncrementTick+0x98>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003dc0:	4b5b      	ldr	r3, [pc, #364]	; (8003f30 <xTaskIncrementTick+0x200>)
 8003dc2:	68fa      	ldr	r2, [r7, #12]
 8003dc4:	601a      	str	r2, [r3, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8003dc6:	e08a      	b.n	8003ede <xTaskIncrementTick+0x1ae>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	695b      	ldr	r3, [r3, #20]
 8003dcc:	60bb      	str	r3, [r7, #8]
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	689b      	ldr	r3, [r3, #8]
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	68d2      	ldr	r2, [r2, #12]
 8003dd6:	609a      	str	r2, [r3, #8]
 8003dd8:	693b      	ldr	r3, [r7, #16]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	693a      	ldr	r2, [r7, #16]
 8003dde:	6892      	ldr	r2, [r2, #8]
 8003de0:	605a      	str	r2, [r3, #4]
 8003de2:	68bb      	ldr	r3, [r7, #8]
 8003de4:	685a      	ldr	r2, [r3, #4]
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	3304      	adds	r3, #4
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d103      	bne.n	8003df6 <xTaskIncrementTick+0xc6>
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	68da      	ldr	r2, [r3, #12]
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	605a      	str	r2, [r3, #4]
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	2200      	movs	r2, #0
 8003dfa:	615a      	str	r2, [r3, #20]
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	1e5a      	subs	r2, r3, #1
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d01e      	beq.n	8003e4c <xTaskIncrementTick+0x11c>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e12:	607b      	str	r3, [r7, #4]
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	69db      	ldr	r3, [r3, #28]
 8003e18:	693a      	ldr	r2, [r7, #16]
 8003e1a:	6a12      	ldr	r2, [r2, #32]
 8003e1c:	609a      	str	r2, [r3, #8]
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	6a1b      	ldr	r3, [r3, #32]
 8003e22:	693a      	ldr	r2, [r7, #16]
 8003e24:	69d2      	ldr	r2, [r2, #28]
 8003e26:	605a      	str	r2, [r3, #4]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685a      	ldr	r2, [r3, #4]
 8003e2c:	693b      	ldr	r3, [r7, #16]
 8003e2e:	3318      	adds	r3, #24
 8003e30:	429a      	cmp	r2, r3
 8003e32:	d103      	bne.n	8003e3c <xTaskIncrementTick+0x10c>
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	6a1a      	ldr	r2, [r3, #32]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	605a      	str	r2, [r3, #4]
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	629a      	str	r2, [r3, #40]	; 0x28
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	1e5a      	subs	r2, r3, #1
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e50:	4b38      	ldr	r3, [pc, #224]	; (8003f34 <xTaskIncrementTick+0x204>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d903      	bls.n	8003e60 <xTaskIncrementTick+0x130>
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e5c:	4b35      	ldr	r3, [pc, #212]	; (8003f34 <xTaskIncrementTick+0x204>)
 8003e5e:	601a      	str	r2, [r3, #0]
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e64:	4934      	ldr	r1, [pc, #208]	; (8003f38 <xTaskIncrementTick+0x208>)
 8003e66:	0013      	movs	r3, r2
 8003e68:	009b      	lsls	r3, r3, #2
 8003e6a:	189b      	adds	r3, r3, r2
 8003e6c:	009b      	lsls	r3, r3, #2
 8003e6e:	18cb      	adds	r3, r1, r3
 8003e70:	3304      	adds	r3, #4
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	603b      	str	r3, [r7, #0]
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	683a      	ldr	r2, [r7, #0]
 8003e7a:	609a      	str	r2, [r3, #8]
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	689a      	ldr	r2, [r3, #8]
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	60da      	str	r2, [r3, #12]
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	3204      	adds	r2, #4
 8003e8c:	605a      	str	r2, [r3, #4]
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	1d1a      	adds	r2, r3, #4
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	609a      	str	r2, [r3, #8]
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e9a:	0013      	movs	r3, r2
 8003e9c:	009b      	lsls	r3, r3, #2
 8003e9e:	189b      	adds	r3, r3, r2
 8003ea0:	009b      	lsls	r3, r3, #2
 8003ea2:	4a25      	ldr	r2, [pc, #148]	; (8003f38 <xTaskIncrementTick+0x208>)
 8003ea4:	189a      	adds	r2, r3, r2
 8003ea6:	693b      	ldr	r3, [r7, #16]
 8003ea8:	615a      	str	r2, [r3, #20]
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003eae:	4922      	ldr	r1, [pc, #136]	; (8003f38 <xTaskIncrementTick+0x208>)
 8003eb0:	0013      	movs	r3, r2
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	189b      	adds	r3, r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	585b      	ldr	r3, [r3, r1]
 8003eba:	1c58      	adds	r0, r3, #1
 8003ebc:	491e      	ldr	r1, [pc, #120]	; (8003f38 <xTaskIncrementTick+0x208>)
 8003ebe:	0013      	movs	r3, r2
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	189b      	adds	r3, r3, r2
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	5058      	str	r0, [r3, r1]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ecc:	4b1b      	ldr	r3, [pc, #108]	; (8003f3c <xTaskIncrementTick+0x20c>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d800      	bhi.n	8003ed8 <xTaskIncrementTick+0x1a8>
 8003ed6:	e75d      	b.n	8003d94 <xTaskIncrementTick+0x64>
                        {
                            xSwitchRequired = pdTRUE;
 8003ed8:	2301      	movs	r3, #1
 8003eda:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003edc:	e75a      	b.n	8003d94 <xTaskIncrementTick+0x64>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003ede:	4b17      	ldr	r3, [pc, #92]	; (8003f3c <xTaskIncrementTick+0x20c>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ee4:	4914      	ldr	r1, [pc, #80]	; (8003f38 <xTaskIncrementTick+0x208>)
 8003ee6:	0013      	movs	r3, r2
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	189b      	adds	r3, r3, r2
 8003eec:	009b      	lsls	r3, r3, #2
 8003eee:	585b      	ldr	r3, [r3, r1]
 8003ef0:	2b01      	cmp	r3, #1
 8003ef2:	d901      	bls.n	8003ef8 <xTaskIncrementTick+0x1c8>
            {
                xSwitchRequired = pdTRUE;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	61fb      	str	r3, [r7, #28]
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8003ef8:	4b11      	ldr	r3, [pc, #68]	; (8003f40 <xTaskIncrementTick+0x210>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d007      	beq.n	8003f10 <xTaskIncrementTick+0x1e0>
            {
                xSwitchRequired = pdTRUE;
 8003f00:	2301      	movs	r3, #1
 8003f02:	61fb      	str	r3, [r7, #28]
 8003f04:	e004      	b.n	8003f10 <xTaskIncrementTick+0x1e0>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003f06:	4b0f      	ldr	r3, [pc, #60]	; (8003f44 <xTaskIncrementTick+0x214>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	1c5a      	adds	r2, r3, #1
 8003f0c:	4b0d      	ldr	r3, [pc, #52]	; (8003f44 <xTaskIncrementTick+0x214>)
 8003f0e:	601a      	str	r2, [r3, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8003f10:	69fb      	ldr	r3, [r7, #28]
}
 8003f12:	0018      	movs	r0, r3
 8003f14:	46bd      	mov	sp, r7
 8003f16:	b008      	add	sp, #32
 8003f18:	bd80      	pop	{r7, pc}
 8003f1a:	46c0      	nop			; (mov r8, r8)
 8003f1c:	2000052c 	.word	0x2000052c
 8003f20:	20000508 	.word	0x20000508
 8003f24:	200004bc 	.word	0x200004bc
 8003f28:	200004c0 	.word	0x200004c0
 8003f2c:	2000051c 	.word	0x2000051c
 8003f30:	20000524 	.word	0x20000524
 8003f34:	2000050c 	.word	0x2000050c
 8003f38:	20000034 	.word	0x20000034
 8003f3c:	20000030 	.word	0x20000030
 8003f40:	20000518 	.word	0x20000518
 8003f44:	20000514 	.word	0x20000514

08003f48 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b082      	sub	sp, #8
 8003f4c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003f4e:	4b22      	ldr	r3, [pc, #136]	; (8003fd8 <vTaskSwitchContext+0x90>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d003      	beq.n	8003f5e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003f56:	4b21      	ldr	r3, [pc, #132]	; (8003fdc <vTaskSwitchContext+0x94>)
 8003f58:	2201      	movs	r2, #1
 8003f5a:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8003f5c:	e037      	b.n	8003fce <vTaskSwitchContext+0x86>
        xYieldPending = pdFALSE;
 8003f5e:	4b1f      	ldr	r3, [pc, #124]	; (8003fdc <vTaskSwitchContext+0x94>)
 8003f60:	2200      	movs	r2, #0
 8003f62:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f64:	4b1e      	ldr	r3, [pc, #120]	; (8003fe0 <vTaskSwitchContext+0x98>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	607b      	str	r3, [r7, #4]
 8003f6a:	e007      	b.n	8003f7c <vTaskSwitchContext+0x34>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d101      	bne.n	8003f76 <vTaskSwitchContext+0x2e>
 8003f72:	b672      	cpsid	i
 8003f74:	e7fe      	b.n	8003f74 <vTaskSwitchContext+0x2c>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	3b01      	subs	r3, #1
 8003f7a:	607b      	str	r3, [r7, #4]
 8003f7c:	4919      	ldr	r1, [pc, #100]	; (8003fe4 <vTaskSwitchContext+0x9c>)
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	0013      	movs	r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	189b      	adds	r3, r3, r2
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	585b      	ldr	r3, [r3, r1]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d0ee      	beq.n	8003f6c <vTaskSwitchContext+0x24>
 8003f8e:	687a      	ldr	r2, [r7, #4]
 8003f90:	0013      	movs	r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	189b      	adds	r3, r3, r2
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	4a12      	ldr	r2, [pc, #72]	; (8003fe4 <vTaskSwitchContext+0x9c>)
 8003f9a:	189b      	adds	r3, r3, r2
 8003f9c:	603b      	str	r3, [r7, #0]
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	685a      	ldr	r2, [r3, #4]
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	605a      	str	r2, [r3, #4]
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	685a      	ldr	r2, [r3, #4]
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	3308      	adds	r3, #8
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d104      	bne.n	8003fbe <vTaskSwitchContext+0x76>
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	685a      	ldr	r2, [r3, #4]
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	605a      	str	r2, [r3, #4]
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	68da      	ldr	r2, [r3, #12]
 8003fc4:	4b08      	ldr	r3, [pc, #32]	; (8003fe8 <vTaskSwitchContext+0xa0>)
 8003fc6:	601a      	str	r2, [r3, #0]
 8003fc8:	4b05      	ldr	r3, [pc, #20]	; (8003fe0 <vTaskSwitchContext+0x98>)
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	601a      	str	r2, [r3, #0]
}
 8003fce:	46c0      	nop			; (mov r8, r8)
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	b002      	add	sp, #8
 8003fd4:	bd80      	pop	{r7, pc}
 8003fd6:	46c0      	nop			; (mov r8, r8)
 8003fd8:	2000052c 	.word	0x2000052c
 8003fdc:	20000518 	.word	0x20000518
 8003fe0:	2000050c 	.word	0x2000050c
 8003fe4:	20000034 	.word	0x20000034
 8003fe8:	20000030 	.word	0x20000030

08003fec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003fec:	b580      	push	{r7, lr}
 8003fee:	b082      	sub	sp, #8
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d101      	bne.n	8004000 <vTaskPlaceOnEventList+0x14>
 8003ffc:	b672      	cpsid	i
 8003ffe:	e7fe      	b.n	8003ffe <vTaskPlaceOnEventList+0x12>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004000:	4b08      	ldr	r3, [pc, #32]	; (8004024 <vTaskPlaceOnEventList+0x38>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	3318      	adds	r3, #24
 8004006:	001a      	movs	r2, r3
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	0011      	movs	r1, r2
 800400c:	0018      	movs	r0, r3
 800400e:	f7ff f8be 	bl	800318e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	2101      	movs	r1, #1
 8004016:	0018      	movs	r0, r3
 8004018:	f000 fa4a 	bl	80044b0 <prvAddCurrentTaskToDelayedList>
}
 800401c:	46c0      	nop			; (mov r8, r8)
 800401e:	46bd      	mov	sp, r7
 8004020:	b002      	add	sp, #8
 8004022:	bd80      	pop	{r7, pc}
 8004024:	20000030 	.word	0x20000030

08004028 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8004028:	b580      	push	{r7, lr}
 800402a:	b086      	sub	sp, #24
 800402c:	af00      	add	r7, sp, #0
 800402e:	60f8      	str	r0, [r7, #12]
 8004030:	60b9      	str	r1, [r7, #8]
 8004032:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d101      	bne.n	800403e <vTaskPlaceOnEventListRestricted+0x16>
 800403a:	b672      	cpsid	i
 800403c:	e7fe      	b.n	800403c <vTaskPlaceOnEventListRestricted+0x14>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	617b      	str	r3, [r7, #20]
 8004044:	4b16      	ldr	r3, [pc, #88]	; (80040a0 <vTaskPlaceOnEventListRestricted+0x78>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	697a      	ldr	r2, [r7, #20]
 800404a:	61da      	str	r2, [r3, #28]
 800404c:	4b14      	ldr	r3, [pc, #80]	; (80040a0 <vTaskPlaceOnEventListRestricted+0x78>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	697a      	ldr	r2, [r7, #20]
 8004052:	6892      	ldr	r2, [r2, #8]
 8004054:	621a      	str	r2, [r3, #32]
 8004056:	4b12      	ldr	r3, [pc, #72]	; (80040a0 <vTaskPlaceOnEventListRestricted+0x78>)
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	3218      	adds	r2, #24
 8004060:	605a      	str	r2, [r3, #4]
 8004062:	4b0f      	ldr	r3, [pc, #60]	; (80040a0 <vTaskPlaceOnEventListRestricted+0x78>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	3318      	adds	r3, #24
 8004068:	001a      	movs	r2, r3
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	609a      	str	r2, [r3, #8]
 800406e:	4b0c      	ldr	r3, [pc, #48]	; (80040a0 <vTaskPlaceOnEventListRestricted+0x78>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	629a      	str	r2, [r3, #40]	; 0x28
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	1c5a      	adds	r2, r3, #1
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d002      	beq.n	800408c <vTaskPlaceOnEventListRestricted+0x64>
        {
            xTicksToWait = portMAX_DELAY;
 8004086:	2301      	movs	r3, #1
 8004088:	425b      	negs	r3, r3
 800408a:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	0011      	movs	r1, r2
 8004092:	0018      	movs	r0, r3
 8004094:	f000 fa0c 	bl	80044b0 <prvAddCurrentTaskToDelayedList>
    }
 8004098:	46c0      	nop			; (mov r8, r8)
 800409a:	46bd      	mov	sp, r7
 800409c:	b006      	add	sp, #24
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	20000030 	.word	0x20000030

080040a4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b088      	sub	sp, #32
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	68db      	ldr	r3, [r3, #12]
 80040b2:	61bb      	str	r3, [r7, #24]
    configASSERT( pxUnblockedTCB );
 80040b4:	69bb      	ldr	r3, [r7, #24]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d101      	bne.n	80040be <xTaskRemoveFromEventList+0x1a>
 80040ba:	b672      	cpsid	i
 80040bc:	e7fe      	b.n	80040bc <xTaskRemoveFromEventList+0x18>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040c2:	617b      	str	r3, [r7, #20]
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	69db      	ldr	r3, [r3, #28]
 80040c8:	69ba      	ldr	r2, [r7, #24]
 80040ca:	6a12      	ldr	r2, [r2, #32]
 80040cc:	609a      	str	r2, [r3, #8]
 80040ce:	69bb      	ldr	r3, [r7, #24]
 80040d0:	6a1b      	ldr	r3, [r3, #32]
 80040d2:	69ba      	ldr	r2, [r7, #24]
 80040d4:	69d2      	ldr	r2, [r2, #28]
 80040d6:	605a      	str	r2, [r3, #4]
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	685a      	ldr	r2, [r3, #4]
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	3318      	adds	r3, #24
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d103      	bne.n	80040ec <xTaskRemoveFromEventList+0x48>
 80040e4:	69bb      	ldr	r3, [r7, #24]
 80040e6:	6a1a      	ldr	r2, [r3, #32]
 80040e8:	697b      	ldr	r3, [r7, #20]
 80040ea:	605a      	str	r2, [r3, #4]
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	2200      	movs	r2, #0
 80040f0:	629a      	str	r2, [r3, #40]	; 0x28
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	1e5a      	subs	r2, r3, #1
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80040fc:	4b48      	ldr	r3, [pc, #288]	; (8004220 <xTaskRemoveFromEventList+0x17c>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2b00      	cmp	r3, #0
 8004102:	d15d      	bne.n	80041c0 <xTaskRemoveFromEventList+0x11c>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	60fb      	str	r3, [r7, #12]
 800410a:	69bb      	ldr	r3, [r7, #24]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	69ba      	ldr	r2, [r7, #24]
 8004110:	68d2      	ldr	r2, [r2, #12]
 8004112:	609a      	str	r2, [r3, #8]
 8004114:	69bb      	ldr	r3, [r7, #24]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	69ba      	ldr	r2, [r7, #24]
 800411a:	6892      	ldr	r2, [r2, #8]
 800411c:	605a      	str	r2, [r3, #4]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	685a      	ldr	r2, [r3, #4]
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	3304      	adds	r3, #4
 8004126:	429a      	cmp	r2, r3
 8004128:	d103      	bne.n	8004132 <xTaskRemoveFromEventList+0x8e>
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	68da      	ldr	r2, [r3, #12]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	605a      	str	r2, [r3, #4]
 8004132:	69bb      	ldr	r3, [r7, #24]
 8004134:	2200      	movs	r2, #0
 8004136:	615a      	str	r2, [r3, #20]
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	1e5a      	subs	r2, r3, #1
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004142:	69bb      	ldr	r3, [r7, #24]
 8004144:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004146:	4b37      	ldr	r3, [pc, #220]	; (8004224 <xTaskRemoveFromEventList+0x180>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	429a      	cmp	r2, r3
 800414c:	d903      	bls.n	8004156 <xTaskRemoveFromEventList+0xb2>
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004152:	4b34      	ldr	r3, [pc, #208]	; (8004224 <xTaskRemoveFromEventList+0x180>)
 8004154:	601a      	str	r2, [r3, #0]
 8004156:	69bb      	ldr	r3, [r7, #24]
 8004158:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800415a:	4933      	ldr	r1, [pc, #204]	; (8004228 <xTaskRemoveFromEventList+0x184>)
 800415c:	0013      	movs	r3, r2
 800415e:	009b      	lsls	r3, r3, #2
 8004160:	189b      	adds	r3, r3, r2
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	18cb      	adds	r3, r1, r3
 8004166:	3304      	adds	r3, #4
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	60bb      	str	r3, [r7, #8]
 800416c:	69bb      	ldr	r3, [r7, #24]
 800416e:	68ba      	ldr	r2, [r7, #8]
 8004170:	609a      	str	r2, [r3, #8]
 8004172:	68bb      	ldr	r3, [r7, #8]
 8004174:	689a      	ldr	r2, [r3, #8]
 8004176:	69bb      	ldr	r3, [r7, #24]
 8004178:	60da      	str	r2, [r3, #12]
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	69ba      	ldr	r2, [r7, #24]
 8004180:	3204      	adds	r2, #4
 8004182:	605a      	str	r2, [r3, #4]
 8004184:	69bb      	ldr	r3, [r7, #24]
 8004186:	1d1a      	adds	r2, r3, #4
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	609a      	str	r2, [r3, #8]
 800418c:	69bb      	ldr	r3, [r7, #24]
 800418e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004190:	0013      	movs	r3, r2
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	189b      	adds	r3, r3, r2
 8004196:	009b      	lsls	r3, r3, #2
 8004198:	4a23      	ldr	r2, [pc, #140]	; (8004228 <xTaskRemoveFromEventList+0x184>)
 800419a:	189a      	adds	r2, r3, r2
 800419c:	69bb      	ldr	r3, [r7, #24]
 800419e:	615a      	str	r2, [r3, #20]
 80041a0:	69bb      	ldr	r3, [r7, #24]
 80041a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041a4:	4920      	ldr	r1, [pc, #128]	; (8004228 <xTaskRemoveFromEventList+0x184>)
 80041a6:	0013      	movs	r3, r2
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	189b      	adds	r3, r3, r2
 80041ac:	009b      	lsls	r3, r3, #2
 80041ae:	585b      	ldr	r3, [r3, r1]
 80041b0:	1c58      	adds	r0, r3, #1
 80041b2:	491d      	ldr	r1, [pc, #116]	; (8004228 <xTaskRemoveFromEventList+0x184>)
 80041b4:	0013      	movs	r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	189b      	adds	r3, r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	5058      	str	r0, [r3, r1]
 80041be:	e01b      	b.n	80041f8 <xTaskRemoveFromEventList+0x154>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80041c0:	4b1a      	ldr	r3, [pc, #104]	; (800422c <xTaskRemoveFromEventList+0x188>)
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	613b      	str	r3, [r7, #16]
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	693a      	ldr	r2, [r7, #16]
 80041ca:	61da      	str	r2, [r3, #28]
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	689a      	ldr	r2, [r3, #8]
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	621a      	str	r2, [r3, #32]
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	69ba      	ldr	r2, [r7, #24]
 80041da:	3218      	adds	r2, #24
 80041dc:	605a      	str	r2, [r3, #4]
 80041de:	69bb      	ldr	r3, [r7, #24]
 80041e0:	3318      	adds	r3, #24
 80041e2:	001a      	movs	r2, r3
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	609a      	str	r2, [r3, #8]
 80041e8:	69bb      	ldr	r3, [r7, #24]
 80041ea:	4a10      	ldr	r2, [pc, #64]	; (800422c <xTaskRemoveFromEventList+0x188>)
 80041ec:	629a      	str	r2, [r3, #40]	; 0x28
 80041ee:	4b0f      	ldr	r3, [pc, #60]	; (800422c <xTaskRemoveFromEventList+0x188>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	1c5a      	adds	r2, r3, #1
 80041f4:	4b0d      	ldr	r3, [pc, #52]	; (800422c <xTaskRemoveFromEventList+0x188>)
 80041f6:	601a      	str	r2, [r3, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80041f8:	69bb      	ldr	r3, [r7, #24]
 80041fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041fc:	4b0c      	ldr	r3, [pc, #48]	; (8004230 <xTaskRemoveFromEventList+0x18c>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004202:	429a      	cmp	r2, r3
 8004204:	d905      	bls.n	8004212 <xTaskRemoveFromEventList+0x16e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8004206:	2301      	movs	r3, #1
 8004208:	61fb      	str	r3, [r7, #28]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800420a:	4b0a      	ldr	r3, [pc, #40]	; (8004234 <xTaskRemoveFromEventList+0x190>)
 800420c:	2201      	movs	r2, #1
 800420e:	601a      	str	r2, [r3, #0]
 8004210:	e001      	b.n	8004216 <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        xReturn = pdFALSE;
 8004212:	2300      	movs	r3, #0
 8004214:	61fb      	str	r3, [r7, #28]
    }

    return xReturn;
 8004216:	69fb      	ldr	r3, [r7, #28]
}
 8004218:	0018      	movs	r0, r3
 800421a:	46bd      	mov	sp, r7
 800421c:	b008      	add	sp, #32
 800421e:	bd80      	pop	{r7, pc}
 8004220:	2000052c 	.word	0x2000052c
 8004224:	2000050c 	.word	0x2000050c
 8004228:	20000034 	.word	0x20000034
 800422c:	200004c4 	.word	0x200004c4
 8004230:	20000030 	.word	0x20000030
 8004234:	20000518 	.word	0x20000518

08004238 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004240:	4b05      	ldr	r3, [pc, #20]	; (8004258 <vTaskInternalSetTimeOutState+0x20>)
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004248:	4b04      	ldr	r3, [pc, #16]	; (800425c <vTaskInternalSetTimeOutState+0x24>)
 800424a:	681a      	ldr	r2, [r3, #0]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	605a      	str	r2, [r3, #4]
}
 8004250:	46c0      	nop			; (mov r8, r8)
 8004252:	46bd      	mov	sp, r7
 8004254:	b002      	add	sp, #8
 8004256:	bd80      	pop	{r7, pc}
 8004258:	2000051c 	.word	0x2000051c
 800425c:	20000508 	.word	0x20000508

08004260 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b086      	sub	sp, #24
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2b00      	cmp	r3, #0
 800426e:	d101      	bne.n	8004274 <xTaskCheckForTimeOut+0x14>
 8004270:	b672      	cpsid	i
 8004272:	e7fe      	b.n	8004272 <xTaskCheckForTimeOut+0x12>
    configASSERT( pxTicksToWait );
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d101      	bne.n	800427e <xTaskCheckForTimeOut+0x1e>
 800427a:	b672      	cpsid	i
 800427c:	e7fe      	b.n	800427c <xTaskCheckForTimeOut+0x1c>

    taskENTER_CRITICAL();
 800427e:	f000 fc9f 	bl	8004bc0 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004282:	4b1f      	ldr	r3, [pc, #124]	; (8004300 <xTaskCheckForTimeOut+0xa0>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	613b      	str	r3, [r7, #16]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	1ad3      	subs	r3, r2, r3
 8004290:	60fb      	str	r3, [r7, #12]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	3301      	adds	r3, #1
 8004298:	d102      	bne.n	80042a0 <xTaskCheckForTimeOut+0x40>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800429a:	2300      	movs	r3, #0
 800429c:	617b      	str	r3, [r7, #20]
 800429e:	e027      	b.n	80042f0 <xTaskCheckForTimeOut+0x90>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	4b17      	ldr	r3, [pc, #92]	; (8004304 <xTaskCheckForTimeOut+0xa4>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	429a      	cmp	r2, r3
 80042aa:	d00a      	beq.n	80042c2 <xTaskCheckForTimeOut+0x62>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	685b      	ldr	r3, [r3, #4]
 80042b0:	693a      	ldr	r2, [r7, #16]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d305      	bcc.n	80042c2 <xTaskCheckForTimeOut+0x62>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80042b6:	2301      	movs	r3, #1
 80042b8:	617b      	str	r3, [r7, #20]
            *pxTicksToWait = ( TickType_t ) 0;
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	2200      	movs	r2, #0
 80042be:	601a      	str	r2, [r3, #0]
 80042c0:	e016      	b.n	80042f0 <xTaskCheckForTimeOut+0x90>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	68fa      	ldr	r2, [r7, #12]
 80042c8:	429a      	cmp	r2, r3
 80042ca:	d20c      	bcs.n	80042e6 <xTaskCheckForTimeOut+0x86>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	1ad2      	subs	r2, r2, r3
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	0018      	movs	r0, r3
 80042dc:	f7ff ffac 	bl	8004238 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80042e0:	2300      	movs	r3, #0
 80042e2:	617b      	str	r3, [r7, #20]
 80042e4:	e004      	b.n	80042f0 <xTaskCheckForTimeOut+0x90>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	2200      	movs	r2, #0
 80042ea:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80042ec:	2301      	movs	r3, #1
 80042ee:	617b      	str	r3, [r7, #20]
        }
    }
    taskEXIT_CRITICAL();
 80042f0:	f000 fc78 	bl	8004be4 <vPortExitCritical>

    return xReturn;
 80042f4:	697b      	ldr	r3, [r7, #20]
}
 80042f6:	0018      	movs	r0, r3
 80042f8:	46bd      	mov	sp, r7
 80042fa:	b006      	add	sp, #24
 80042fc:	bd80      	pop	{r7, pc}
 80042fe:	46c0      	nop			; (mov r8, r8)
 8004300:	20000508 	.word	0x20000508
 8004304:	2000051c 	.word	0x2000051c

08004308 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004308:	b580      	push	{r7, lr}
 800430a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800430c:	4b02      	ldr	r3, [pc, #8]	; (8004318 <vTaskMissedYield+0x10>)
 800430e:	2201      	movs	r2, #1
 8004310:	601a      	str	r2, [r3, #0]
}
 8004312:	46c0      	nop			; (mov r8, r8)
 8004314:	46bd      	mov	sp, r7
 8004316:	bd80      	pop	{r7, pc}
 8004318:	20000518 	.word	0x20000518

0800431c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004324:	f000 f84e 	bl	80043c4 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004328:	4b03      	ldr	r3, [pc, #12]	; (8004338 <prvIdleTask+0x1c>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d9f9      	bls.n	8004324 <prvIdleTask+0x8>
            {
                taskYIELD();
 8004330:	f000 fc36 	bl	8004ba0 <vPortYield>
        prvCheckTasksWaitingTermination();
 8004334:	e7f6      	b.n	8004324 <prvIdleTask+0x8>
 8004336:	46c0      	nop			; (mov r8, r8)
 8004338:	20000034 	.word	0x20000034

0800433c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004342:	2300      	movs	r3, #0
 8004344:	607b      	str	r3, [r7, #4]
 8004346:	e00c      	b.n	8004362 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004348:	687a      	ldr	r2, [r7, #4]
 800434a:	0013      	movs	r3, r2
 800434c:	009b      	lsls	r3, r3, #2
 800434e:	189b      	adds	r3, r3, r2
 8004350:	009b      	lsls	r3, r3, #2
 8004352:	4a14      	ldr	r2, [pc, #80]	; (80043a4 <prvInitialiseTaskLists+0x68>)
 8004354:	189b      	adds	r3, r3, r2
 8004356:	0018      	movs	r0, r3
 8004358:	f7fe fef0 	bl	800313c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	3301      	adds	r3, #1
 8004360:	607b      	str	r3, [r7, #4]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	2b37      	cmp	r3, #55	; 0x37
 8004366:	d9ef      	bls.n	8004348 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8004368:	4b0f      	ldr	r3, [pc, #60]	; (80043a8 <prvInitialiseTaskLists+0x6c>)
 800436a:	0018      	movs	r0, r3
 800436c:	f7fe fee6 	bl	800313c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004370:	4b0e      	ldr	r3, [pc, #56]	; (80043ac <prvInitialiseTaskLists+0x70>)
 8004372:	0018      	movs	r0, r3
 8004374:	f7fe fee2 	bl	800313c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004378:	4b0d      	ldr	r3, [pc, #52]	; (80043b0 <prvInitialiseTaskLists+0x74>)
 800437a:	0018      	movs	r0, r3
 800437c:	f7fe fede 	bl	800313c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8004380:	4b0c      	ldr	r3, [pc, #48]	; (80043b4 <prvInitialiseTaskLists+0x78>)
 8004382:	0018      	movs	r0, r3
 8004384:	f7fe feda 	bl	800313c <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8004388:	4b0b      	ldr	r3, [pc, #44]	; (80043b8 <prvInitialiseTaskLists+0x7c>)
 800438a:	0018      	movs	r0, r3
 800438c:	f7fe fed6 	bl	800313c <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8004390:	4b0a      	ldr	r3, [pc, #40]	; (80043bc <prvInitialiseTaskLists+0x80>)
 8004392:	4a05      	ldr	r2, [pc, #20]	; (80043a8 <prvInitialiseTaskLists+0x6c>)
 8004394:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004396:	4b0a      	ldr	r3, [pc, #40]	; (80043c0 <prvInitialiseTaskLists+0x84>)
 8004398:	4a04      	ldr	r2, [pc, #16]	; (80043ac <prvInitialiseTaskLists+0x70>)
 800439a:	601a      	str	r2, [r3, #0]
}
 800439c:	46c0      	nop			; (mov r8, r8)
 800439e:	46bd      	mov	sp, r7
 80043a0:	b002      	add	sp, #8
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	20000034 	.word	0x20000034
 80043a8:	20000494 	.word	0x20000494
 80043ac:	200004a8 	.word	0x200004a8
 80043b0:	200004c4 	.word	0x200004c4
 80043b4:	200004d8 	.word	0x200004d8
 80043b8:	200004f0 	.word	0x200004f0
 80043bc:	200004bc 	.word	0x200004bc
 80043c0:	200004c0 	.word	0x200004c0

080043c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b082      	sub	sp, #8
 80043c8:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80043ca:	e01a      	b.n	8004402 <prvCheckTasksWaitingTermination+0x3e>
        {
            taskENTER_CRITICAL();
 80043cc:	f000 fbf8 	bl	8004bc0 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80043d0:	4b10      	ldr	r3, [pc, #64]	; (8004414 <prvCheckTasksWaitingTermination+0x50>)
 80043d2:	68db      	ldr	r3, [r3, #12]
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	3304      	adds	r3, #4
 80043dc:	0018      	movs	r0, r3
 80043de:	f7fe ff0c 	bl	80031fa <uxListRemove>
                --uxCurrentNumberOfTasks;
 80043e2:	4b0d      	ldr	r3, [pc, #52]	; (8004418 <prvCheckTasksWaitingTermination+0x54>)
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	1e5a      	subs	r2, r3, #1
 80043e8:	4b0b      	ldr	r3, [pc, #44]	; (8004418 <prvCheckTasksWaitingTermination+0x54>)
 80043ea:	601a      	str	r2, [r3, #0]
                --uxDeletedTasksWaitingCleanUp;
 80043ec:	4b0b      	ldr	r3, [pc, #44]	; (800441c <prvCheckTasksWaitingTermination+0x58>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	1e5a      	subs	r2, r3, #1
 80043f2:	4b0a      	ldr	r3, [pc, #40]	; (800441c <prvCheckTasksWaitingTermination+0x58>)
 80043f4:	601a      	str	r2, [r3, #0]
            }
            taskEXIT_CRITICAL();
 80043f6:	f000 fbf5 	bl	8004be4 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	0018      	movs	r0, r3
 80043fe:	f000 f80f 	bl	8004420 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004402:	4b06      	ldr	r3, [pc, #24]	; (800441c <prvCheckTasksWaitingTermination+0x58>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d1e0      	bne.n	80043cc <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800440a:	46c0      	nop			; (mov r8, r8)
 800440c:	46c0      	nop			; (mov r8, r8)
 800440e:	46bd      	mov	sp, r7
 8004410:	b002      	add	sp, #8
 8004412:	bd80      	pop	{r7, pc}
 8004414:	200004d8 	.word	0x200004d8
 8004418:	20000504 	.word	0x20000504
 800441c:	200004ec 	.word	0x200004ec

08004420 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8004420:	b580      	push	{r7, lr}
 8004422:	b082      	sub	sp, #8
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800442c:	0018      	movs	r0, r3
 800442e:	f000 fd07 	bl	8004e40 <vPortFree>
            vPortFree( pxTCB );
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	0018      	movs	r0, r3
 8004436:	f000 fd03 	bl	8004e40 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800443a:	46c0      	nop			; (mov r8, r8)
 800443c:	46bd      	mov	sp, r7
 800443e:	b002      	add	sp, #8
 8004440:	bd80      	pop	{r7, pc}
	...

08004444 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004444:	b580      	push	{r7, lr}
 8004446:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004448:	4b09      	ldr	r3, [pc, #36]	; (8004470 <prvResetNextTaskUnblockTime+0x2c>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d104      	bne.n	800445c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8004452:	4b08      	ldr	r3, [pc, #32]	; (8004474 <prvResetNextTaskUnblockTime+0x30>)
 8004454:	2201      	movs	r2, #1
 8004456:	4252      	negs	r2, r2
 8004458:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800445a:	e005      	b.n	8004468 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800445c:	4b04      	ldr	r3, [pc, #16]	; (8004470 <prvResetNextTaskUnblockTime+0x2c>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	4b03      	ldr	r3, [pc, #12]	; (8004474 <prvResetNextTaskUnblockTime+0x30>)
 8004466:	601a      	str	r2, [r3, #0]
}
 8004468:	46c0      	nop			; (mov r8, r8)
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	46c0      	nop			; (mov r8, r8)
 8004470:	200004bc 	.word	0x200004bc
 8004474:	20000524 	.word	0x20000524

08004478 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8004478:	b580      	push	{r7, lr}
 800447a:	b082      	sub	sp, #8
 800447c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800447e:	4b0a      	ldr	r3, [pc, #40]	; (80044a8 <xTaskGetSchedulerState+0x30>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d102      	bne.n	800448c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8004486:	2301      	movs	r3, #1
 8004488:	607b      	str	r3, [r7, #4]
 800448a:	e008      	b.n	800449e <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800448c:	4b07      	ldr	r3, [pc, #28]	; (80044ac <xTaskGetSchedulerState+0x34>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d102      	bne.n	800449a <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8004494:	2302      	movs	r3, #2
 8004496:	607b      	str	r3, [r7, #4]
 8004498:	e001      	b.n	800449e <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 800449a:	2300      	movs	r3, #0
 800449c:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800449e:	687b      	ldr	r3, [r7, #4]
    }
 80044a0:	0018      	movs	r0, r3
 80044a2:	46bd      	mov	sp, r7
 80044a4:	b002      	add	sp, #8
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	20000510 	.word	0x20000510
 80044ac:	2000052c 	.word	0x2000052c

080044b0 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b086      	sub	sp, #24
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 80044ba:	4b2e      	ldr	r3, [pc, #184]	; (8004574 <prvAddCurrentTaskToDelayedList+0xc4>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80044c0:	4b2d      	ldr	r3, [pc, #180]	; (8004578 <prvAddCurrentTaskToDelayedList+0xc8>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	3304      	adds	r3, #4
 80044c6:	0018      	movs	r0, r3
 80044c8:	f7fe fe97 	bl	80031fa <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	3301      	adds	r3, #1
 80044d0:	d124      	bne.n	800451c <prvAddCurrentTaskToDelayedList+0x6c>
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d021      	beq.n	800451c <prvAddCurrentTaskToDelayedList+0x6c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80044d8:	4b28      	ldr	r3, [pc, #160]	; (800457c <prvAddCurrentTaskToDelayedList+0xcc>)
 80044da:	685b      	ldr	r3, [r3, #4]
 80044dc:	613b      	str	r3, [r7, #16]
 80044de:	4b26      	ldr	r3, [pc, #152]	; (8004578 <prvAddCurrentTaskToDelayedList+0xc8>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	693a      	ldr	r2, [r7, #16]
 80044e4:	609a      	str	r2, [r3, #8]
 80044e6:	4b24      	ldr	r3, [pc, #144]	; (8004578 <prvAddCurrentTaskToDelayedList+0xc8>)
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	693a      	ldr	r2, [r7, #16]
 80044ec:	6892      	ldr	r2, [r2, #8]
 80044ee:	60da      	str	r2, [r3, #12]
 80044f0:	4b21      	ldr	r3, [pc, #132]	; (8004578 <prvAddCurrentTaskToDelayedList+0xc8>)
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	3204      	adds	r2, #4
 80044fa:	605a      	str	r2, [r3, #4]
 80044fc:	4b1e      	ldr	r3, [pc, #120]	; (8004578 <prvAddCurrentTaskToDelayedList+0xc8>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	1d1a      	adds	r2, r3, #4
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	609a      	str	r2, [r3, #8]
 8004506:	4b1c      	ldr	r3, [pc, #112]	; (8004578 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4a1c      	ldr	r2, [pc, #112]	; (800457c <prvAddCurrentTaskToDelayedList+0xcc>)
 800450c:	615a      	str	r2, [r3, #20]
 800450e:	4b1b      	ldr	r3, [pc, #108]	; (800457c <prvAddCurrentTaskToDelayedList+0xcc>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	1c5a      	adds	r2, r3, #1
 8004514:	4b19      	ldr	r3, [pc, #100]	; (800457c <prvAddCurrentTaskToDelayedList+0xcc>)
 8004516:	601a      	str	r2, [r3, #0]
 8004518:	46c0      	nop			; (mov r8, r8)

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800451a:	e026      	b.n	800456a <prvAddCurrentTaskToDelayedList+0xba>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800451c:	697a      	ldr	r2, [r7, #20]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	18d3      	adds	r3, r2, r3
 8004522:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004524:	4b14      	ldr	r3, [pc, #80]	; (8004578 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68fa      	ldr	r2, [r7, #12]
 800452a:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800452c:	68fa      	ldr	r2, [r7, #12]
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	429a      	cmp	r2, r3
 8004532:	d209      	bcs.n	8004548 <prvAddCurrentTaskToDelayedList+0x98>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004534:	4b12      	ldr	r3, [pc, #72]	; (8004580 <prvAddCurrentTaskToDelayedList+0xd0>)
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	4b0f      	ldr	r3, [pc, #60]	; (8004578 <prvAddCurrentTaskToDelayedList+0xc8>)
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	3304      	adds	r3, #4
 800453e:	0019      	movs	r1, r3
 8004540:	0010      	movs	r0, r2
 8004542:	f7fe fe24 	bl	800318e <vListInsert>
}
 8004546:	e010      	b.n	800456a <prvAddCurrentTaskToDelayedList+0xba>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004548:	4b0e      	ldr	r3, [pc, #56]	; (8004584 <prvAddCurrentTaskToDelayedList+0xd4>)
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	4b0a      	ldr	r3, [pc, #40]	; (8004578 <prvAddCurrentTaskToDelayedList+0xc8>)
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	3304      	adds	r3, #4
 8004552:	0019      	movs	r1, r3
 8004554:	0010      	movs	r0, r2
 8004556:	f7fe fe1a 	bl	800318e <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800455a:	4b0b      	ldr	r3, [pc, #44]	; (8004588 <prvAddCurrentTaskToDelayedList+0xd8>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	68fa      	ldr	r2, [r7, #12]
 8004560:	429a      	cmp	r2, r3
 8004562:	d202      	bcs.n	800456a <prvAddCurrentTaskToDelayedList+0xba>
                    xNextTaskUnblockTime = xTimeToWake;
 8004564:	4b08      	ldr	r3, [pc, #32]	; (8004588 <prvAddCurrentTaskToDelayedList+0xd8>)
 8004566:	68fa      	ldr	r2, [r7, #12]
 8004568:	601a      	str	r2, [r3, #0]
}
 800456a:	46c0      	nop			; (mov r8, r8)
 800456c:	46bd      	mov	sp, r7
 800456e:	b006      	add	sp, #24
 8004570:	bd80      	pop	{r7, pc}
 8004572:	46c0      	nop			; (mov r8, r8)
 8004574:	20000508 	.word	0x20000508
 8004578:	20000030 	.word	0x20000030
 800457c:	200004f0 	.word	0x200004f0
 8004580:	200004c0 	.word	0x200004c0
 8004584:	200004bc 	.word	0x200004bc
 8004588:	20000524 	.word	0x20000524

0800458c <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8004592:	2300      	movs	r3, #0
 8004594:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8004596:	f000 fa41 	bl	8004a1c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800459a:	4b0d      	ldr	r3, [pc, #52]	; (80045d0 <xTimerCreateTimerTask+0x44>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00c      	beq.n	80045bc <xTimerCreateTimerTask+0x30>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 80045a2:	2380      	movs	r3, #128	; 0x80
 80045a4:	005a      	lsls	r2, r3, #1
 80045a6:	490b      	ldr	r1, [pc, #44]	; (80045d4 <xTimerCreateTimerTask+0x48>)
 80045a8:	480b      	ldr	r0, [pc, #44]	; (80045d8 <xTimerCreateTimerTask+0x4c>)
 80045aa:	4b0c      	ldr	r3, [pc, #48]	; (80045dc <xTimerCreateTimerTask+0x50>)
 80045ac:	9301      	str	r3, [sp, #4]
 80045ae:	2302      	movs	r3, #2
 80045b0:	9300      	str	r3, [sp, #0]
 80045b2:	2300      	movs	r3, #0
 80045b4:	f7ff f91d 	bl	80037f2 <xTaskCreate>
 80045b8:	0003      	movs	r3, r0
 80045ba:	607b      	str	r3, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d101      	bne.n	80045c6 <xTimerCreateTimerTask+0x3a>
 80045c2:	b672      	cpsid	i
 80045c4:	e7fe      	b.n	80045c4 <xTimerCreateTimerTask+0x38>
        return xReturn;
 80045c6:	687b      	ldr	r3, [r7, #4]
    }
 80045c8:	0018      	movs	r0, r3
 80045ca:	46bd      	mov	sp, r7
 80045cc:	b002      	add	sp, #8
 80045ce:	bd80      	pop	{r7, pc}
 80045d0:	20000560 	.word	0x20000560
 80045d4:	08005100 	.word	0x08005100
 80045d8:	08004689 	.word	0x08004689
 80045dc:	20000564 	.word	0x20000564

080045e0 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b084      	sub	sp, #16
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	60f8      	str	r0, [r7, #12]
 80045e8:	60b9      	str	r1, [r7, #8]
 80045ea:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80045ec:	e009      	b.n	8004602 <prvReloadTimer+0x22>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	699b      	ldr	r3, [r3, #24]
 80045f2:	68ba      	ldr	r2, [r7, #8]
 80045f4:	18d3      	adds	r3, r2, r3
 80045f6:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6a1b      	ldr	r3, [r3, #32]
 80045fc:	68fa      	ldr	r2, [r7, #12]
 80045fe:	0010      	movs	r0, r2
 8004600:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	699a      	ldr	r2, [r3, #24]
 8004606:	68bb      	ldr	r3, [r7, #8]
 8004608:	18d1      	adds	r1, r2, r3
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	687a      	ldr	r2, [r7, #4]
 800460e:	68f8      	ldr	r0, [r7, #12]
 8004610:	f000 f8d8 	bl	80047c4 <prvInsertTimerInActiveList>
 8004614:	1e03      	subs	r3, r0, #0
 8004616:	d1ea      	bne.n	80045ee <prvReloadTimer+0xe>
        }
    }
 8004618:	46c0      	nop			; (mov r8, r8)
 800461a:	46c0      	nop			; (mov r8, r8)
 800461c:	46bd      	mov	sp, r7
 800461e:	b004      	add	sp, #16
 8004620:	bd80      	pop	{r7, pc}
	...

08004624 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004624:	b580      	push	{r7, lr}
 8004626:	b084      	sub	sp, #16
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
 800462c:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800462e:	4b15      	ldr	r3, [pc, #84]	; (8004684 <prvProcessExpiredTimer+0x60>)
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	3304      	adds	r3, #4
 800463c:	0018      	movs	r0, r3
 800463e:	f7fe fddc 	bl	80031fa <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2228      	movs	r2, #40	; 0x28
 8004646:	5c9b      	ldrb	r3, [r3, r2]
 8004648:	001a      	movs	r2, r3
 800464a:	2304      	movs	r3, #4
 800464c:	4013      	ands	r3, r2
 800464e:	d006      	beq.n	800465e <prvProcessExpiredTimer+0x3a>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8004650:	683a      	ldr	r2, [r7, #0]
 8004652:	6879      	ldr	r1, [r7, #4]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	0018      	movs	r0, r3
 8004658:	f7ff ffc2 	bl	80045e0 <prvReloadTimer>
 800465c:	e008      	b.n	8004670 <prvProcessExpiredTimer+0x4c>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2228      	movs	r2, #40	; 0x28
 8004662:	5c9b      	ldrb	r3, [r3, r2]
 8004664:	2201      	movs	r2, #1
 8004666:	4393      	bics	r3, r2
 8004668:	b2d9      	uxtb	r1, r3
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2228      	movs	r2, #40	; 0x28
 800466e:	5499      	strb	r1, [r3, r2]
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6a1b      	ldr	r3, [r3, #32]
 8004674:	68fa      	ldr	r2, [r7, #12]
 8004676:	0010      	movs	r0, r2
 8004678:	4798      	blx	r3
    }
 800467a:	46c0      	nop			; (mov r8, r8)
 800467c:	46bd      	mov	sp, r7
 800467e:	b004      	add	sp, #16
 8004680:	bd80      	pop	{r7, pc}
 8004682:	46c0      	nop			; (mov r8, r8)
 8004684:	20000558 	.word	0x20000558

08004688 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8004688:	b580      	push	{r7, lr}
 800468a:	b084      	sub	sp, #16
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004690:	2308      	movs	r3, #8
 8004692:	18fb      	adds	r3, r7, r3
 8004694:	0018      	movs	r0, r3
 8004696:	f000 f853 	bl	8004740 <prvGetNextExpireTime>
 800469a:	0003      	movs	r3, r0
 800469c:	60fb      	str	r3, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800469e:	68ba      	ldr	r2, [r7, #8]
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	0011      	movs	r1, r2
 80046a4:	0018      	movs	r0, r3
 80046a6:	f000 f803 	bl	80046b0 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80046aa:	f000 f8cd 	bl	8004848 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80046ae:	e7ef      	b.n	8004690 <prvTimerTask+0x8>

080046b0 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b084      	sub	sp, #16
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
 80046b8:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80046ba:	f7ff fa37 	bl	8003b2c <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80046be:	2308      	movs	r3, #8
 80046c0:	18fb      	adds	r3, r7, r3
 80046c2:	0018      	movs	r0, r3
 80046c4:	f000 f85e 	bl	8004784 <prvSampleTimeNow>
 80046c8:	0003      	movs	r3, r0
 80046ca:	60fb      	str	r3, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d12b      	bne.n	800472a <prvProcessTimerOrBlockTask+0x7a>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d10c      	bne.n	80046f2 <prvProcessTimerOrBlockTask+0x42>
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	429a      	cmp	r2, r3
 80046de:	d808      	bhi.n	80046f2 <prvProcessTimerOrBlockTask+0x42>
                {
                    ( void ) xTaskResumeAll();
 80046e0:	f7ff fa30 	bl	8003b44 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80046e4:	68fa      	ldr	r2, [r7, #12]
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	0011      	movs	r1, r2
 80046ea:	0018      	movs	r0, r3
 80046ec:	f7ff ff9a 	bl	8004624 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80046f0:	e01d      	b.n	800472e <prvProcessTimerOrBlockTask+0x7e>
                    if( xListWasEmpty != pdFALSE )
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d008      	beq.n	800470a <prvProcessTimerOrBlockTask+0x5a>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80046f8:	4b0f      	ldr	r3, [pc, #60]	; (8004738 <prvProcessTimerOrBlockTask+0x88>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d101      	bne.n	8004706 <prvProcessTimerOrBlockTask+0x56>
 8004702:	2301      	movs	r3, #1
 8004704:	e000      	b.n	8004708 <prvProcessTimerOrBlockTask+0x58>
 8004706:	2300      	movs	r3, #0
 8004708:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800470a:	4b0c      	ldr	r3, [pc, #48]	; (800473c <prvProcessTimerOrBlockTask+0x8c>)
 800470c:	6818      	ldr	r0, [r3, #0]
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	683a      	ldr	r2, [r7, #0]
 8004716:	0019      	movs	r1, r3
 8004718:	f7ff f838 	bl	800378c <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800471c:	f7ff fa12 	bl	8003b44 <xTaskResumeAll>
 8004720:	1e03      	subs	r3, r0, #0
 8004722:	d104      	bne.n	800472e <prvProcessTimerOrBlockTask+0x7e>
                        portYIELD_WITHIN_API();
 8004724:	f000 fa3c 	bl	8004ba0 <vPortYield>
    }
 8004728:	e001      	b.n	800472e <prvProcessTimerOrBlockTask+0x7e>
                ( void ) xTaskResumeAll();
 800472a:	f7ff fa0b 	bl	8003b44 <xTaskResumeAll>
    }
 800472e:	46c0      	nop			; (mov r8, r8)
 8004730:	46bd      	mov	sp, r7
 8004732:	b004      	add	sp, #16
 8004734:	bd80      	pop	{r7, pc}
 8004736:	46c0      	nop			; (mov r8, r8)
 8004738:	2000055c 	.word	0x2000055c
 800473c:	20000560 	.word	0x20000560

08004740 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004748:	4b0d      	ldr	r3, [pc, #52]	; (8004780 <prvGetNextExpireTime+0x40>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d101      	bne.n	8004756 <prvGetNextExpireTime+0x16>
 8004752:	2201      	movs	r2, #1
 8004754:	e000      	b.n	8004758 <prvGetNextExpireTime+0x18>
 8004756:	2200      	movs	r2, #0
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2b00      	cmp	r3, #0
 8004762:	d105      	bne.n	8004770 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004764:	4b06      	ldr	r3, [pc, #24]	; (8004780 <prvGetNextExpireTime+0x40>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	60fb      	str	r3, [r7, #12]
 800476e:	e001      	b.n	8004774 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8004770:	2300      	movs	r3, #0
 8004772:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8004774:	68fb      	ldr	r3, [r7, #12]
    }
 8004776:	0018      	movs	r0, r3
 8004778:	46bd      	mov	sp, r7
 800477a:	b004      	add	sp, #16
 800477c:	bd80      	pop	{r7, pc}
 800477e:	46c0      	nop			; (mov r8, r8)
 8004780:	20000558 	.word	0x20000558

08004784 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8004784:	b580      	push	{r7, lr}
 8004786:	b084      	sub	sp, #16
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 800478c:	f7ff fac2 	bl	8003d14 <xTaskGetTickCount>
 8004790:	0003      	movs	r3, r0
 8004792:	60fb      	str	r3, [r7, #12]

        if( xTimeNow < xLastTime )
 8004794:	4b0a      	ldr	r3, [pc, #40]	; (80047c0 <prvSampleTimeNow+0x3c>)
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68fa      	ldr	r2, [r7, #12]
 800479a:	429a      	cmp	r2, r3
 800479c:	d205      	bcs.n	80047aa <prvSampleTimeNow+0x26>
        {
            prvSwitchTimerLists();
 800479e:	f000 f915 	bl	80049cc <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	2201      	movs	r2, #1
 80047a6:	601a      	str	r2, [r3, #0]
 80047a8:	e002      	b.n	80047b0 <prvSampleTimeNow+0x2c>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80047b0:	4b03      	ldr	r3, [pc, #12]	; (80047c0 <prvSampleTimeNow+0x3c>)
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	601a      	str	r2, [r3, #0]

        return xTimeNow;
 80047b6:	68fb      	ldr	r3, [r7, #12]
    }
 80047b8:	0018      	movs	r0, r3
 80047ba:	46bd      	mov	sp, r7
 80047bc:	b004      	add	sp, #16
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	20000568 	.word	0x20000568

080047c4 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b086      	sub	sp, #24
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	60f8      	str	r0, [r7, #12]
 80047cc:	60b9      	str	r1, [r7, #8]
 80047ce:	607a      	str	r2, [r7, #4]
 80047d0:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80047d2:	2300      	movs	r3, #0
 80047d4:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	68ba      	ldr	r2, [r7, #8]
 80047da:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80047e2:	68ba      	ldr	r2, [r7, #8]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d812      	bhi.n	8004810 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	1ad2      	subs	r2, r2, r3
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	699b      	ldr	r3, [r3, #24]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	d302      	bcc.n	80047fe <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80047f8:	2301      	movs	r3, #1
 80047fa:	617b      	str	r3, [r7, #20]
 80047fc:	e01b      	b.n	8004836 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80047fe:	4b10      	ldr	r3, [pc, #64]	; (8004840 <prvInsertTimerInActiveList+0x7c>)
 8004800:	681a      	ldr	r2, [r3, #0]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	3304      	adds	r3, #4
 8004806:	0019      	movs	r1, r3
 8004808:	0010      	movs	r0, r2
 800480a:	f7fe fcc0 	bl	800318e <vListInsert>
 800480e:	e012      	b.n	8004836 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004810:	687a      	ldr	r2, [r7, #4]
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	429a      	cmp	r2, r3
 8004816:	d206      	bcs.n	8004826 <prvInsertTimerInActiveList+0x62>
 8004818:	68ba      	ldr	r2, [r7, #8]
 800481a:	683b      	ldr	r3, [r7, #0]
 800481c:	429a      	cmp	r2, r3
 800481e:	d302      	bcc.n	8004826 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8004820:	2301      	movs	r3, #1
 8004822:	617b      	str	r3, [r7, #20]
 8004824:	e007      	b.n	8004836 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004826:	4b07      	ldr	r3, [pc, #28]	; (8004844 <prvInsertTimerInActiveList+0x80>)
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	3304      	adds	r3, #4
 800482e:	0019      	movs	r1, r3
 8004830:	0010      	movs	r0, r2
 8004832:	f7fe fcac 	bl	800318e <vListInsert>
            }
        }

        return xProcessTimerNow;
 8004836:	697b      	ldr	r3, [r7, #20]
    }
 8004838:	0018      	movs	r0, r3
 800483a:	46bd      	mov	sp, r7
 800483c:	b006      	add	sp, #24
 800483e:	bd80      	pop	{r7, pc}
 8004840:	2000055c 	.word	0x2000055c
 8004844:	20000558 	.word	0x20000558

08004848 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8004848:	b580      	push	{r7, lr}
 800484a:	b088      	sub	sp, #32
 800484c:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800484e:	e0a9      	b.n	80049a4 <prvProcessReceivedCommands+0x15c>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004850:	1d3b      	adds	r3, r7, #4
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2b00      	cmp	r3, #0
 8004856:	da0f      	bge.n	8004878 <prvProcessReceivedCommands+0x30>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004858:	1d3b      	adds	r3, r7, #4
 800485a:	3304      	adds	r3, #4
 800485c:	61fb      	str	r3, [r7, #28]

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 800485e:	69fb      	ldr	r3, [r7, #28]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d101      	bne.n	8004868 <prvProcessReceivedCommands+0x20>
 8004864:	b672      	cpsid	i
 8004866:	e7fe      	b.n	8004866 <prvProcessReceivedCommands+0x1e>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004868:	69fb      	ldr	r3, [r7, #28]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	69fb      	ldr	r3, [r7, #28]
 800486e:	6858      	ldr	r0, [r3, #4]
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	0019      	movs	r1, r3
 8004876:	4790      	blx	r2
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004878:	1d3b      	adds	r3, r7, #4
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	2b00      	cmp	r3, #0
 800487e:	da00      	bge.n	8004882 <prvProcessReceivedCommands+0x3a>
 8004880:	e08f      	b.n	80049a2 <prvProcessReceivedCommands+0x15a>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004882:	1d3b      	adds	r3, r7, #4
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	61bb      	str	r3, [r7, #24]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004888:	69bb      	ldr	r3, [r7, #24]
 800488a:	695b      	ldr	r3, [r3, #20]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d004      	beq.n	800489a <prvProcessReceivedCommands+0x52>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004890:	69bb      	ldr	r3, [r7, #24]
 8004892:	3304      	adds	r3, #4
 8004894:	0018      	movs	r0, r3
 8004896:	f7fe fcb0 	bl	80031fa <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800489a:	003b      	movs	r3, r7
 800489c:	0018      	movs	r0, r3
 800489e:	f7ff ff71 	bl	8004784 <prvSampleTimeNow>
 80048a2:	0003      	movs	r3, r0
 80048a4:	617b      	str	r3, [r7, #20]

                switch( xMessage.xMessageID )
 80048a6:	1d3b      	adds	r3, r7, #4
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	2b09      	cmp	r3, #9
 80048ac:	d900      	bls.n	80048b0 <prvProcessReceivedCommands+0x68>
 80048ae:	e079      	b.n	80049a4 <prvProcessReceivedCommands+0x15c>
 80048b0:	009a      	lsls	r2, r3, #2
 80048b2:	4b44      	ldr	r3, [pc, #272]	; (80049c4 <prvProcessReceivedCommands+0x17c>)
 80048b4:	18d3      	adds	r3, r2, r3
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	469f      	mov	pc, r3
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80048ba:	69bb      	ldr	r3, [r7, #24]
 80048bc:	2228      	movs	r2, #40	; 0x28
 80048be:	5c9b      	ldrb	r3, [r3, r2]
 80048c0:	2201      	movs	r2, #1
 80048c2:	4313      	orrs	r3, r2
 80048c4:	b2d9      	uxtb	r1, r3
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	2228      	movs	r2, #40	; 0x28
 80048ca:	5499      	strb	r1, [r3, r2]

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80048cc:	1d3b      	adds	r3, r7, #4
 80048ce:	685a      	ldr	r2, [r3, #4]
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	699b      	ldr	r3, [r3, #24]
 80048d4:	18d1      	adds	r1, r2, r3
 80048d6:	1d3b      	adds	r3, r7, #4
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	697a      	ldr	r2, [r7, #20]
 80048dc:	69b8      	ldr	r0, [r7, #24]
 80048de:	f7ff ff71 	bl	80047c4 <prvInsertTimerInActiveList>
 80048e2:	1e03      	subs	r3, r0, #0
 80048e4:	d05e      	beq.n	80049a4 <prvProcessReceivedCommands+0x15c>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80048e6:	69bb      	ldr	r3, [r7, #24]
 80048e8:	2228      	movs	r2, #40	; 0x28
 80048ea:	5c9b      	ldrb	r3, [r3, r2]
 80048ec:	001a      	movs	r2, r3
 80048ee:	2304      	movs	r3, #4
 80048f0:	4013      	ands	r3, r2
 80048f2:	d00a      	beq.n	800490a <prvProcessReceivedCommands+0xc2>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80048f4:	1d3b      	adds	r3, r7, #4
 80048f6:	685a      	ldr	r2, [r3, #4]
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	699b      	ldr	r3, [r3, #24]
 80048fc:	18d1      	adds	r1, r2, r3
 80048fe:	697a      	ldr	r2, [r7, #20]
 8004900:	69bb      	ldr	r3, [r7, #24]
 8004902:	0018      	movs	r0, r3
 8004904:	f7ff fe6c 	bl	80045e0 <prvReloadTimer>
 8004908:	e008      	b.n	800491c <prvProcessReceivedCommands+0xd4>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800490a:	69bb      	ldr	r3, [r7, #24]
 800490c:	2228      	movs	r2, #40	; 0x28
 800490e:	5c9b      	ldrb	r3, [r3, r2]
 8004910:	2201      	movs	r2, #1
 8004912:	4393      	bics	r3, r2
 8004914:	b2d9      	uxtb	r1, r3
 8004916:	69bb      	ldr	r3, [r7, #24]
 8004918:	2228      	movs	r2, #40	; 0x28
 800491a:	5499      	strb	r1, [r3, r2]
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800491c:	69bb      	ldr	r3, [r7, #24]
 800491e:	6a1b      	ldr	r3, [r3, #32]
 8004920:	69ba      	ldr	r2, [r7, #24]
 8004922:	0010      	movs	r0, r2
 8004924:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8004926:	e03d      	b.n	80049a4 <prvProcessReceivedCommands+0x15c>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004928:	69bb      	ldr	r3, [r7, #24]
 800492a:	2228      	movs	r2, #40	; 0x28
 800492c:	5c9b      	ldrb	r3, [r3, r2]
 800492e:	2201      	movs	r2, #1
 8004930:	4393      	bics	r3, r2
 8004932:	b2d9      	uxtb	r1, r3
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	2228      	movs	r2, #40	; 0x28
 8004938:	5499      	strb	r1, [r3, r2]
                        break;
 800493a:	e033      	b.n	80049a4 <prvProcessReceivedCommands+0x15c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800493c:	69bb      	ldr	r3, [r7, #24]
 800493e:	2228      	movs	r2, #40	; 0x28
 8004940:	5c9b      	ldrb	r3, [r3, r2]
 8004942:	2201      	movs	r2, #1
 8004944:	4313      	orrs	r3, r2
 8004946:	b2d9      	uxtb	r1, r3
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	2228      	movs	r2, #40	; 0x28
 800494c:	5499      	strb	r1, [r3, r2]
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800494e:	1d3b      	adds	r3, r7, #4
 8004950:	685a      	ldr	r2, [r3, #4]
 8004952:	69bb      	ldr	r3, [r7, #24]
 8004954:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004956:	69bb      	ldr	r3, [r7, #24]
 8004958:	699b      	ldr	r3, [r3, #24]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d101      	bne.n	8004962 <prvProcessReceivedCommands+0x11a>
 800495e:	b672      	cpsid	i
 8004960:	e7fe      	b.n	8004960 <prvProcessReceivedCommands+0x118>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004962:	69bb      	ldr	r3, [r7, #24]
 8004964:	699a      	ldr	r2, [r3, #24]
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	18d1      	adds	r1, r2, r3
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	697a      	ldr	r2, [r7, #20]
 800496e:	69b8      	ldr	r0, [r7, #24]
 8004970:	f7ff ff28 	bl	80047c4 <prvInsertTimerInActiveList>
                        break;
 8004974:	e016      	b.n	80049a4 <prvProcessReceivedCommands+0x15c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004976:	69bb      	ldr	r3, [r7, #24]
 8004978:	2228      	movs	r2, #40	; 0x28
 800497a:	5c9b      	ldrb	r3, [r3, r2]
 800497c:	001a      	movs	r2, r3
 800497e:	2302      	movs	r3, #2
 8004980:	4013      	ands	r3, r2
 8004982:	d104      	bne.n	800498e <prvProcessReceivedCommands+0x146>
                            {
                                vPortFree( pxTimer );
 8004984:	69bb      	ldr	r3, [r7, #24]
 8004986:	0018      	movs	r0, r3
 8004988:	f000 fa5a 	bl	8004e40 <vPortFree>
 800498c:	e00a      	b.n	80049a4 <prvProcessReceivedCommands+0x15c>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800498e:	69bb      	ldr	r3, [r7, #24]
 8004990:	2228      	movs	r2, #40	; 0x28
 8004992:	5c9b      	ldrb	r3, [r3, r2]
 8004994:	2201      	movs	r2, #1
 8004996:	4393      	bics	r3, r2
 8004998:	b2d9      	uxtb	r1, r3
 800499a:	69bb      	ldr	r3, [r7, #24]
 800499c:	2228      	movs	r2, #40	; 0x28
 800499e:	5499      	strb	r1, [r3, r2]
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 80049a0:	e000      	b.n	80049a4 <prvProcessReceivedCommands+0x15c>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 80049a2:	46c0      	nop			; (mov r8, r8)
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80049a4:	4b08      	ldr	r3, [pc, #32]	; (80049c8 <prvProcessReceivedCommands+0x180>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	1d39      	adds	r1, r7, #4
 80049aa:	2200      	movs	r2, #0
 80049ac:	0018      	movs	r0, r3
 80049ae:	f7fe fd5a 	bl	8003466 <xQueueReceive>
 80049b2:	1e03      	subs	r3, r0, #0
 80049b4:	d000      	beq.n	80049b8 <prvProcessReceivedCommands+0x170>
 80049b6:	e74b      	b.n	8004850 <prvProcessReceivedCommands+0x8>
        }
    }
 80049b8:	46c0      	nop			; (mov r8, r8)
 80049ba:	46c0      	nop			; (mov r8, r8)
 80049bc:	46bd      	mov	sp, r7
 80049be:	b008      	add	sp, #32
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	46c0      	nop			; (mov r8, r8)
 80049c4:	08005198 	.word	0x08005198
 80049c8:	20000560 	.word	0x20000560

080049cc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80049d2:	e00b      	b.n	80049ec <prvSwitchTimerLists+0x20>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80049d4:	4b0f      	ldr	r3, [pc, #60]	; (8004a14 <prvSwitchTimerLists+0x48>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80049de:	2301      	movs	r3, #1
 80049e0:	425a      	negs	r2, r3
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	0011      	movs	r1, r2
 80049e6:	0018      	movs	r0, r3
 80049e8:	f7ff fe1c 	bl	8004624 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80049ec:	4b09      	ldr	r3, [pc, #36]	; (8004a14 <prvSwitchTimerLists+0x48>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d1ee      	bne.n	80049d4 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80049f6:	4b07      	ldr	r3, [pc, #28]	; (8004a14 <prvSwitchTimerLists+0x48>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80049fc:	4b06      	ldr	r3, [pc, #24]	; (8004a18 <prvSwitchTimerLists+0x4c>)
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	4b04      	ldr	r3, [pc, #16]	; (8004a14 <prvSwitchTimerLists+0x48>)
 8004a02:	601a      	str	r2, [r3, #0]
        pxOverflowTimerList = pxTemp;
 8004a04:	4b04      	ldr	r3, [pc, #16]	; (8004a18 <prvSwitchTimerLists+0x4c>)
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	601a      	str	r2, [r3, #0]
    }
 8004a0a:	46c0      	nop			; (mov r8, r8)
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	b002      	add	sp, #8
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	46c0      	nop			; (mov r8, r8)
 8004a14:	20000558 	.word	0x20000558
 8004a18:	2000055c 	.word	0x2000055c

08004a1c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004a20:	f000 f8ce 	bl	8004bc0 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004a24:	4b14      	ldr	r3, [pc, #80]	; (8004a78 <prvCheckForValidListAndQueue+0x5c>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d120      	bne.n	8004a6e <prvCheckForValidListAndQueue+0x52>
            {
                vListInitialise( &xActiveTimerList1 );
 8004a2c:	4b13      	ldr	r3, [pc, #76]	; (8004a7c <prvCheckForValidListAndQueue+0x60>)
 8004a2e:	0018      	movs	r0, r3
 8004a30:	f7fe fb84 	bl	800313c <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004a34:	4b12      	ldr	r3, [pc, #72]	; (8004a80 <prvCheckForValidListAndQueue+0x64>)
 8004a36:	0018      	movs	r0, r3
 8004a38:	f7fe fb80 	bl	800313c <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004a3c:	4b11      	ldr	r3, [pc, #68]	; (8004a84 <prvCheckForValidListAndQueue+0x68>)
 8004a3e:	4a0f      	ldr	r2, [pc, #60]	; (8004a7c <prvCheckForValidListAndQueue+0x60>)
 8004a40:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8004a42:	4b11      	ldr	r3, [pc, #68]	; (8004a88 <prvCheckForValidListAndQueue+0x6c>)
 8004a44:	4a0e      	ldr	r2, [pc, #56]	; (8004a80 <prvCheckForValidListAndQueue+0x64>)
 8004a46:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004a48:	2200      	movs	r2, #0
 8004a4a:	2110      	movs	r1, #16
 8004a4c:	200a      	movs	r0, #10
 8004a4e:	f7fe fc85 	bl	800335c <xQueueGenericCreate>
 8004a52:	0002      	movs	r2, r0
 8004a54:	4b08      	ldr	r3, [pc, #32]	; (8004a78 <prvCheckForValidListAndQueue+0x5c>)
 8004a56:	601a      	str	r2, [r3, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8004a58:	4b07      	ldr	r3, [pc, #28]	; (8004a78 <prvCheckForValidListAndQueue+0x5c>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d006      	beq.n	8004a6e <prvCheckForValidListAndQueue+0x52>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004a60:	4b05      	ldr	r3, [pc, #20]	; (8004a78 <prvCheckForValidListAndQueue+0x5c>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a09      	ldr	r2, [pc, #36]	; (8004a8c <prvCheckForValidListAndQueue+0x70>)
 8004a66:	0011      	movs	r1, r2
 8004a68:	0018      	movs	r0, r3
 8004a6a:	f7fe fe4b 	bl	8003704 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004a6e:	f000 f8b9 	bl	8004be4 <vPortExitCritical>
    }
 8004a72:	46c0      	nop			; (mov r8, r8)
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}
 8004a78:	20000560 	.word	0x20000560
 8004a7c:	20000530 	.word	0x20000530
 8004a80:	20000544 	.word	0x20000544
 8004a84:	20000558 	.word	0x20000558
 8004a88:	2000055c 	.word	0x2000055c
 8004a8c:	08005108 	.word	0x08005108

08004a90 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	b084      	sub	sp, #16
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                          /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	3b04      	subs	r3, #4
 8004aa0:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                        /* xPSR */
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2280      	movs	r2, #128	; 0x80
 8004aa6:	0452      	lsls	r2, r2, #17
 8004aa8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	3b04      	subs	r3, #4
 8004aae:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pxCode;                  /* PC */
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	3b04      	subs	r3, #4
 8004aba:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS; /* LR */
 8004abc:	4a08      	ldr	r2, [pc, #32]	; (8004ae0 <pxPortInitialiseStack+0x50>)
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                       /* R12, R3, R2 and R1. */
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	3b14      	subs	r3, #20
 8004ac6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;            /* R0 */
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                       /* R11..R4. */
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	3b20      	subs	r3, #32
 8004ad2:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8004ad4:	68fb      	ldr	r3, [r7, #12]
}
 8004ad6:	0018      	movs	r0, r3
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	b004      	add	sp, #16
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	46c0      	nop			; (mov r8, r8)
 8004ae0:	08004ae5 	.word	0x08004ae5

08004ae4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 8004aea:	2300      	movs	r3, #0
 8004aec:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8004aee:	4b08      	ldr	r3, [pc, #32]	; (8004b10 <prvTaskExitError+0x2c>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	3301      	adds	r3, #1
 8004af4:	d001      	beq.n	8004afa <prvTaskExitError+0x16>
 8004af6:	b672      	cpsid	i
 8004af8:	e7fe      	b.n	8004af8 <prvTaskExitError+0x14>
    portDISABLE_INTERRUPTS();
 8004afa:	b672      	cpsid	i

    while( ulDummy == 0 )
 8004afc:	46c0      	nop			; (mov r8, r8)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d0fc      	beq.n	8004afe <prvTaskExitError+0x1a>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8004b04:	46c0      	nop			; (mov r8, r8)
 8004b06:	46c0      	nop			; (mov r8, r8)
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	b002      	add	sp, #8
 8004b0c:	bd80      	pop	{r7, pc}
 8004b0e:	46c0      	nop			; (mov r8, r8)
 8004b10:	20000010 	.word	0x20000010

08004b14 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	af00      	add	r7, sp, #0
    /* This function is no longer used, but retained for backward
     * compatibility. */
}
 8004b18:	46c0      	nop			; (mov r8, r8)
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}
	...

08004b20 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
    /* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
     * table offset register that can be used to locate the initial stack value.
     * Not all M0 parts have the application vector table at address 0. */
    __asm volatile (
 8004b20:	4a0b      	ldr	r2, [pc, #44]	; (8004b50 <pxCurrentTCBConst2>)
 8004b22:	6813      	ldr	r3, [r2, #0]
 8004b24:	6818      	ldr	r0, [r3, #0]
 8004b26:	3020      	adds	r0, #32
 8004b28:	f380 8809 	msr	PSP, r0
 8004b2c:	2002      	movs	r0, #2
 8004b2e:	f380 8814 	msr	CONTROL, r0
 8004b32:	f3bf 8f6f 	isb	sy
 8004b36:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8004b38:	46ae      	mov	lr, r5
 8004b3a:	bc08      	pop	{r3}
 8004b3c:	bc04      	pop	{r2}
 8004b3e:	b662      	cpsie	i
 8004b40:	4718      	bx	r3
 8004b42:	46c0      	nop			; (mov r8, r8)
 8004b44:	46c0      	nop			; (mov r8, r8)
 8004b46:	46c0      	nop			; (mov r8, r8)
 8004b48:	46c0      	nop			; (mov r8, r8)
 8004b4a:	46c0      	nop			; (mov r8, r8)
 8004b4c:	46c0      	nop			; (mov r8, r8)
 8004b4e:	46c0      	nop			; (mov r8, r8)

08004b50 <pxCurrentTCBConst2>:
 8004b50:	20000030 	.word	0x20000030
        "	bx   r3						\n"/* Finally, jump to the user defined task code. */
        "								\n"
        "	.align 4					\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB	  "
        );
}
 8004b54:	46c0      	nop			; (mov r8, r8)
 8004b56:	46c0      	nop			; (mov r8, r8)

08004b58 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	af00      	add	r7, sp, #0
    /* Make PendSV, CallSV and SysTick the same priority as the kernel. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8004b5c:	4b0e      	ldr	r3, [pc, #56]	; (8004b98 <xPortStartScheduler+0x40>)
 8004b5e:	681a      	ldr	r2, [r3, #0]
 8004b60:	4b0d      	ldr	r3, [pc, #52]	; (8004b98 <xPortStartScheduler+0x40>)
 8004b62:	21ff      	movs	r1, #255	; 0xff
 8004b64:	0409      	lsls	r1, r1, #16
 8004b66:	430a      	orrs	r2, r1
 8004b68:	601a      	str	r2, [r3, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8004b6a:	4b0b      	ldr	r3, [pc, #44]	; (8004b98 <xPortStartScheduler+0x40>)
 8004b6c:	681a      	ldr	r2, [r3, #0]
 8004b6e:	4b0a      	ldr	r3, [pc, #40]	; (8004b98 <xPortStartScheduler+0x40>)
 8004b70:	21ff      	movs	r1, #255	; 0xff
 8004b72:	0609      	lsls	r1, r1, #24
 8004b74:	430a      	orrs	r2, r1
 8004b76:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8004b78:	f000 f898 	bl	8004cac <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8004b7c:	4b07      	ldr	r3, [pc, #28]	; (8004b9c <xPortStartScheduler+0x44>)
 8004b7e:	2200      	movs	r2, #0
 8004b80:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    vPortStartFirstTask();
 8004b82:	f7ff ffcd 	bl	8004b20 <vPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8004b86:	f7ff f9df 	bl	8003f48 <vTaskSwitchContext>
    prvTaskExitError();
 8004b8a:	f7ff ffab 	bl	8004ae4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8004b8e:	2300      	movs	r3, #0
}
 8004b90:	0018      	movs	r0, r3
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	46c0      	nop			; (mov r8, r8)
 8004b98:	e000ed20 	.word	0xe000ed20
 8004b9c:	20000010 	.word	0x20000010

08004ba0 <vPortYield>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	af00      	add	r7, sp, #0
    /* Set a PendSV to request a context switch. */
    portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004ba4:	4b05      	ldr	r3, [pc, #20]	; (8004bbc <vPortYield+0x1c>)
 8004ba6:	2280      	movs	r2, #128	; 0x80
 8004ba8:	0552      	lsls	r2, r2, #21
 8004baa:	601a      	str	r2, [r3, #0]

    /* Barriers are normally not required but do ensure the code is completely
     * within the specified behaviour for the architecture. */
    __asm volatile ( "dsb" ::: "memory" );
 8004bac:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8004bb0:	f3bf 8f6f 	isb	sy
}
 8004bb4:	46c0      	nop			; (mov r8, r8)
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	46c0      	nop			; (mov r8, r8)
 8004bbc:	e000ed04 	.word	0xe000ed04

08004bc0 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8004bc4:	b672      	cpsid	i
    uxCriticalNesting++;
 8004bc6:	4b06      	ldr	r3, [pc, #24]	; (8004be0 <vPortEnterCritical+0x20>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	1c5a      	adds	r2, r3, #1
 8004bcc:	4b04      	ldr	r3, [pc, #16]	; (8004be0 <vPortEnterCritical+0x20>)
 8004bce:	601a      	str	r2, [r3, #0]
    __asm volatile ( "dsb" ::: "memory" );
 8004bd0:	f3bf 8f4f 	dsb	sy
    __asm volatile ( "isb" );
 8004bd4:	f3bf 8f6f 	isb	sy
}
 8004bd8:	46c0      	nop			; (mov r8, r8)
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}
 8004bde:	46c0      	nop			; (mov r8, r8)
 8004be0:	20000010 	.word	0x20000010

08004be4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8004be8:	4b09      	ldr	r3, [pc, #36]	; (8004c10 <vPortExitCritical+0x2c>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d101      	bne.n	8004bf4 <vPortExitCritical+0x10>
 8004bf0:	b672      	cpsid	i
 8004bf2:	e7fe      	b.n	8004bf2 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8004bf4:	4b06      	ldr	r3, [pc, #24]	; (8004c10 <vPortExitCritical+0x2c>)
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	1e5a      	subs	r2, r3, #1
 8004bfa:	4b05      	ldr	r3, [pc, #20]	; (8004c10 <vPortExitCritical+0x2c>)
 8004bfc:	601a      	str	r2, [r3, #0]

    if( uxCriticalNesting == 0 )
 8004bfe:	4b04      	ldr	r3, [pc, #16]	; (8004c10 <vPortExitCritical+0x2c>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d100      	bne.n	8004c08 <vPortExitCritical+0x24>
    {
        portENABLE_INTERRUPTS();
 8004c06:	b662      	cpsie	i
    }
}
 8004c08:	46c0      	nop			; (mov r8, r8)
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}
 8004c0e:	46c0      	nop			; (mov r8, r8)
 8004c10:	20000010 	.word	0x20000010

08004c14 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
    __asm volatile (
 8004c14:	f3ef 8010 	mrs	r0, PRIMASK
 8004c18:	b672      	cpsid	i
 8004c1a:	4770      	bx	lr
        " mrs r0, PRIMASK	\n"
        " cpsid i			\n"
        " bx lr				  "
        ::: "memory"
        );
}
 8004c1c:	46c0      	nop			; (mov r8, r8)
 8004c1e:	0018      	movs	r0, r3

08004c20 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
    __asm volatile (
 8004c20:	f380 8810 	msr	PRIMASK, r0
 8004c24:	4770      	bx	lr
        " msr PRIMASK, r0	\n"
        " bx lr				  "
        ::: "memory"
        );
}
 8004c26:	46c0      	nop			; (mov r8, r8)
	...

08004c30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8004c30:	f3ef 8009 	mrs	r0, PSP
 8004c34:	4b0e      	ldr	r3, [pc, #56]	; (8004c70 <pxCurrentTCBConst>)
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	3820      	subs	r0, #32
 8004c3a:	6010      	str	r0, [r2, #0]
 8004c3c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8004c3e:	4644      	mov	r4, r8
 8004c40:	464d      	mov	r5, r9
 8004c42:	4656      	mov	r6, sl
 8004c44:	465f      	mov	r7, fp
 8004c46:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8004c48:	b508      	push	{r3, lr}
 8004c4a:	b672      	cpsid	i
 8004c4c:	f7ff f97c 	bl	8003f48 <vTaskSwitchContext>
 8004c50:	b662      	cpsie	i
 8004c52:	bc0c      	pop	{r2, r3}
 8004c54:	6811      	ldr	r1, [r2, #0]
 8004c56:	6808      	ldr	r0, [r1, #0]
 8004c58:	3010      	adds	r0, #16
 8004c5a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8004c5c:	46a0      	mov	r8, r4
 8004c5e:	46a9      	mov	r9, r5
 8004c60:	46b2      	mov	sl, r6
 8004c62:	46bb      	mov	fp, r7
 8004c64:	f380 8809 	msr	PSP, r0
 8004c68:	3820      	subs	r0, #32
 8004c6a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8004c6c:	4718      	bx	r3
 8004c6e:	46c0      	nop			; (mov r8, r8)

08004c70 <pxCurrentTCBConst>:
 8004c70:	20000030 	.word	0x20000030
        "	bx r3								\n"
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	  "
    );
}
 8004c74:	46c0      	nop			; (mov r8, r8)
 8004c76:	46c0      	nop			; (mov r8, r8)

08004c78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b082      	sub	sp, #8
 8004c7c:	af00      	add	r7, sp, #0
    uint32_t ulPreviousMask;

    ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8004c7e:	f7ff ffc9 	bl	8004c14 <ulSetInterruptMaskFromISR>
 8004c82:	0003      	movs	r3, r0
 8004c84:	607b      	str	r3, [r7, #4]
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8004c86:	f7ff f853 	bl	8003d30 <xTaskIncrementTick>
 8004c8a:	1e03      	subs	r3, r0, #0
 8004c8c:	d003      	beq.n	8004c96 <SysTick_Handler+0x1e>
        {
            /* Pend a context switch. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004c8e:	4b06      	ldr	r3, [pc, #24]	; (8004ca8 <SysTick_Handler+0x30>)
 8004c90:	2280      	movs	r2, #128	; 0x80
 8004c92:	0552      	lsls	r2, r2, #21
 8004c94:	601a      	str	r2, [r3, #0]
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	0018      	movs	r0, r3
 8004c9a:	f7ff ffc1 	bl	8004c20 <vClearInterruptMaskFromISR>
}
 8004c9e:	46c0      	nop			; (mov r8, r8)
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	b002      	add	sp, #8
 8004ca4:	bd80      	pop	{r7, pc}
 8004ca6:	46c0      	nop			; (mov r8, r8)
 8004ca8:	e000ed04 	.word	0xe000ed04

08004cac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and reset the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004cb0:	4b0b      	ldr	r3, [pc, #44]	; (8004ce0 <vPortSetupTimerInterrupt+0x34>)
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004cb6:	4b0b      	ldr	r3, [pc, #44]	; (8004ce4 <vPortSetupTimerInterrupt+0x38>)
 8004cb8:	2200      	movs	r2, #0
 8004cba:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004cbc:	4b0a      	ldr	r3, [pc, #40]	; (8004ce8 <vPortSetupTimerInterrupt+0x3c>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	22fa      	movs	r2, #250	; 0xfa
 8004cc2:	0091      	lsls	r1, r2, #2
 8004cc4:	0018      	movs	r0, r3
 8004cc6:	f7fb fa1f 	bl	8000108 <__udivsi3>
 8004cca:	0003      	movs	r3, r0
 8004ccc:	001a      	movs	r2, r3
 8004cce:	4b07      	ldr	r3, [pc, #28]	; (8004cec <vPortSetupTimerInterrupt+0x40>)
 8004cd0:	3a01      	subs	r2, #1
 8004cd2:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004cd4:	4b02      	ldr	r3, [pc, #8]	; (8004ce0 <vPortSetupTimerInterrupt+0x34>)
 8004cd6:	2207      	movs	r2, #7
 8004cd8:	601a      	str	r2, [r3, #0]
}
 8004cda:	46c0      	nop			; (mov r8, r8)
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bd80      	pop	{r7, pc}
 8004ce0:	e000e010 	.word	0xe000e010
 8004ce4:	e000e018 	.word	0xe000e018
 8004ce8:	20000000 	.word	0x20000000
 8004cec:	e000e014 	.word	0xe000e014

08004cf0 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b088      	sub	sp, #32
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	617b      	str	r3, [r7, #20]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8004cfc:	f7fe ff16 	bl	8003b2c <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8004d00:	4b4a      	ldr	r3, [pc, #296]	; (8004e2c <pvPortMalloc+0x13c>)
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d101      	bne.n	8004d0c <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8004d08:	f000 f8e6 	bl	8004ed8 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d012      	beq.n	8004d38 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8004d12:	2208      	movs	r2, #8
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2107      	movs	r1, #7
 8004d18:	400b      	ands	r3, r1
 8004d1a:	1ad3      	subs	r3, r2, r3
 8004d1c:	3308      	adds	r3, #8
 8004d1e:	613b      	str	r3, [r7, #16]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8004d20:	693b      	ldr	r3, [r7, #16]
 8004d22:	43db      	mvns	r3, r3
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d804      	bhi.n	8004d34 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	18d3      	adds	r3, r2, r3
 8004d30:	607b      	str	r3, [r7, #4]
 8004d32:	e001      	b.n	8004d38 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8004d34:	2300      	movs	r3, #0
 8004d36:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	db68      	blt.n	8004e10 <pvPortMalloc+0x120>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d065      	beq.n	8004e10 <pvPortMalloc+0x120>
 8004d44:	4b3a      	ldr	r3, [pc, #232]	; (8004e30 <pvPortMalloc+0x140>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	687a      	ldr	r2, [r7, #4]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d860      	bhi.n	8004e10 <pvPortMalloc+0x120>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8004d4e:	4b39      	ldr	r3, [pc, #228]	; (8004e34 <pvPortMalloc+0x144>)
 8004d50:	61bb      	str	r3, [r7, #24]
                pxBlock = xStart.pxNextFreeBlock;
 8004d52:	4b38      	ldr	r3, [pc, #224]	; (8004e34 <pvPortMalloc+0x144>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	61fb      	str	r3, [r7, #28]

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004d58:	e004      	b.n	8004d64 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8004d5a:	69fb      	ldr	r3, [r7, #28]
 8004d5c:	61bb      	str	r3, [r7, #24]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8004d5e:	69fb      	ldr	r3, [r7, #28]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	61fb      	str	r3, [r7, #28]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004d64:	69fb      	ldr	r3, [r7, #28]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	687a      	ldr	r2, [r7, #4]
 8004d6a:	429a      	cmp	r2, r3
 8004d6c:	d903      	bls.n	8004d76 <pvPortMalloc+0x86>
 8004d6e:	69fb      	ldr	r3, [r7, #28]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d1f1      	bne.n	8004d5a <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8004d76:	4b2d      	ldr	r3, [pc, #180]	; (8004e2c <pvPortMalloc+0x13c>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	69fa      	ldr	r2, [r7, #28]
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d047      	beq.n	8004e10 <pvPortMalloc+0x120>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004d80:	69bb      	ldr	r3, [r7, #24]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2208      	movs	r2, #8
 8004d86:	189b      	adds	r3, r3, r2
 8004d88:	617b      	str	r3, [r7, #20]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	681a      	ldr	r2, [r3, #0]
 8004d8e:	69bb      	ldr	r3, [r7, #24]
 8004d90:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004d92:	69fb      	ldr	r3, [r7, #28]
 8004d94:	685a      	ldr	r2, [r3, #4]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	1ad2      	subs	r2, r2, r3
 8004d9a:	2308      	movs	r3, #8
 8004d9c:	005b      	lsls	r3, r3, #1
 8004d9e:	429a      	cmp	r2, r3
 8004da0:	d916      	bls.n	8004dd0 <pvPortMalloc+0xe0>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004da2:	69fa      	ldr	r2, [r7, #28]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	18d3      	adds	r3, r2, r3
 8004da8:	60fb      	str	r3, [r7, #12]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2207      	movs	r2, #7
 8004dae:	4013      	ands	r3, r2
 8004db0:	d001      	beq.n	8004db6 <pvPortMalloc+0xc6>
 8004db2:	b672      	cpsid	i
 8004db4:	e7fe      	b.n	8004db4 <pvPortMalloc+0xc4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004db6:	69fb      	ldr	r3, [r7, #28]
 8004db8:	685a      	ldr	r2, [r3, #4]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	1ad2      	subs	r2, r2, r3
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8004dc2:	69fb      	ldr	r3, [r7, #28]
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	0018      	movs	r0, r3
 8004dcc:	f000 f8de 	bl	8004f8c <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004dd0:	4b17      	ldr	r3, [pc, #92]	; (8004e30 <pvPortMalloc+0x140>)
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	685b      	ldr	r3, [r3, #4]
 8004dd8:	1ad2      	subs	r2, r2, r3
 8004dda:	4b15      	ldr	r3, [pc, #84]	; (8004e30 <pvPortMalloc+0x140>)
 8004ddc:	601a      	str	r2, [r3, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004dde:	4b14      	ldr	r3, [pc, #80]	; (8004e30 <pvPortMalloc+0x140>)
 8004de0:	681a      	ldr	r2, [r3, #0]
 8004de2:	4b15      	ldr	r3, [pc, #84]	; (8004e38 <pvPortMalloc+0x148>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	429a      	cmp	r2, r3
 8004de8:	d203      	bcs.n	8004df2 <pvPortMalloc+0x102>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004dea:	4b11      	ldr	r3, [pc, #68]	; (8004e30 <pvPortMalloc+0x140>)
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	4b12      	ldr	r3, [pc, #72]	; (8004e38 <pvPortMalloc+0x148>)
 8004df0:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8004df2:	69fb      	ldr	r3, [r7, #28]
 8004df4:	685b      	ldr	r3, [r3, #4]
 8004df6:	2280      	movs	r2, #128	; 0x80
 8004df8:	0612      	lsls	r2, r2, #24
 8004dfa:	431a      	orrs	r2, r3
 8004dfc:	69fb      	ldr	r3, [r7, #28]
 8004dfe:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	2200      	movs	r2, #0
 8004e04:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8004e06:	4b0d      	ldr	r3, [pc, #52]	; (8004e3c <pvPortMalloc+0x14c>)
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	1c5a      	adds	r2, r3, #1
 8004e0c:	4b0b      	ldr	r3, [pc, #44]	; (8004e3c <pvPortMalloc+0x14c>)
 8004e0e:	601a      	str	r2, [r3, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8004e10:	f7fe fe98 	bl	8003b44 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	2207      	movs	r2, #7
 8004e18:	4013      	ands	r3, r2
 8004e1a:	d001      	beq.n	8004e20 <pvPortMalloc+0x130>
 8004e1c:	b672      	cpsid	i
 8004e1e:	e7fe      	b.n	8004e1e <pvPortMalloc+0x12e>
    return pvReturn;
 8004e20:	697b      	ldr	r3, [r7, #20]
}
 8004e22:	0018      	movs	r0, r3
 8004e24:	46bd      	mov	sp, r7
 8004e26:	b008      	add	sp, #32
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	46c0      	nop			; (mov r8, r8)
 8004e2c:	20001d74 	.word	0x20001d74
 8004e30:	20001d78 	.word	0x20001d78
 8004e34:	20001d6c 	.word	0x20001d6c
 8004e38:	20001d7c 	.word	0x20001d7c
 8004e3c:	20001d80 	.word	0x20001d80

08004e40 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b084      	sub	sp, #16
 8004e44:	af00      	add	r7, sp, #0
 8004e46:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d039      	beq.n	8004ec6 <vPortFree+0x86>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8004e52:	2308      	movs	r3, #8
 8004e54:	425b      	negs	r3, r3
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	18d3      	adds	r3, r2, r3
 8004e5a:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	60bb      	str	r3, [r7, #8]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8004e60:	68bb      	ldr	r3, [r7, #8]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	db01      	blt.n	8004e6c <vPortFree+0x2c>
 8004e68:	b672      	cpsid	i
 8004e6a:	e7fe      	b.n	8004e6a <vPortFree+0x2a>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d001      	beq.n	8004e78 <vPortFree+0x38>
 8004e74:	b672      	cpsid	i
 8004e76:	e7fe      	b.n	8004e76 <vPortFree+0x36>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	0fdb      	lsrs	r3, r3, #31
 8004e7e:	1c1a      	adds	r2, r3, #0
 8004e80:	2301      	movs	r3, #1
 8004e82:	4013      	ands	r3, r2
 8004e84:	b2db      	uxtb	r3, r3
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d01d      	beq.n	8004ec6 <vPortFree+0x86>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d119      	bne.n	8004ec6 <vPortFree+0x86>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	005b      	lsls	r3, r3, #1
 8004e98:	085a      	lsrs	r2, r3, #1
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8004e9e:	f7fe fe45 	bl	8003b2c <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	685a      	ldr	r2, [r3, #4]
 8004ea6:	4b0a      	ldr	r3, [pc, #40]	; (8004ed0 <vPortFree+0x90>)
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	18d2      	adds	r2, r2, r3
 8004eac:	4b08      	ldr	r3, [pc, #32]	; (8004ed0 <vPortFree+0x90>)
 8004eae:	601a      	str	r2, [r3, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	0018      	movs	r0, r3
 8004eb4:	f000 f86a 	bl	8004f8c <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8004eb8:	4b06      	ldr	r3, [pc, #24]	; (8004ed4 <vPortFree+0x94>)
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	1c5a      	adds	r2, r3, #1
 8004ebe:	4b05      	ldr	r3, [pc, #20]	; (8004ed4 <vPortFree+0x94>)
 8004ec0:	601a      	str	r2, [r3, #0]
                }
                ( void ) xTaskResumeAll();
 8004ec2:	f7fe fe3f 	bl	8003b44 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8004ec6:	46c0      	nop			; (mov r8, r8)
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	b004      	add	sp, #16
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	46c0      	nop			; (mov r8, r8)
 8004ed0:	20001d78 	.word	0x20001d78
 8004ed4:	20001d84 	.word	0x20001d84

08004ed8 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004ede:	23c0      	movs	r3, #192	; 0xc0
 8004ee0:	015b      	lsls	r3, r3, #5
 8004ee2:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8004ee4:	4b24      	ldr	r3, [pc, #144]	; (8004f78 <prvHeapInit+0xa0>)
 8004ee6:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2207      	movs	r2, #7
 8004eec:	4013      	ands	r3, r2
 8004eee:	d00c      	beq.n	8004f0a <prvHeapInit+0x32>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004ef0:	68fb      	ldr	r3, [r7, #12]
 8004ef2:	3307      	adds	r3, #7
 8004ef4:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2207      	movs	r2, #7
 8004efa:	4393      	bics	r3, r2
 8004efc:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8004efe:	68ba      	ldr	r2, [r7, #8]
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	1ad2      	subs	r2, r2, r3
 8004f04:	4b1c      	ldr	r3, [pc, #112]	; (8004f78 <prvHeapInit+0xa0>)
 8004f06:	18d3      	adds	r3, r2, r3
 8004f08:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004f0e:	4b1b      	ldr	r3, [pc, #108]	; (8004f7c <prvHeapInit+0xa4>)
 8004f10:	687a      	ldr	r2, [r7, #4]
 8004f12:	601a      	str	r2, [r3, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8004f14:	4b19      	ldr	r3, [pc, #100]	; (8004f7c <prvHeapInit+0xa4>)
 8004f16:	2200      	movs	r2, #0
 8004f18:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	68ba      	ldr	r2, [r7, #8]
 8004f1e:	18d3      	adds	r3, r2, r3
 8004f20:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8004f22:	2208      	movs	r2, #8
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	1a9b      	subs	r3, r3, r2
 8004f28:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2207      	movs	r2, #7
 8004f2e:	4393      	bics	r3, r2
 8004f30:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8004f32:	68fa      	ldr	r2, [r7, #12]
 8004f34:	4b12      	ldr	r3, [pc, #72]	; (8004f80 <prvHeapInit+0xa8>)
 8004f36:	601a      	str	r2, [r3, #0]
    pxEnd->xBlockSize = 0;
 8004f38:	4b11      	ldr	r3, [pc, #68]	; (8004f80 <prvHeapInit+0xa8>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8004f40:	4b0f      	ldr	r3, [pc, #60]	; (8004f80 <prvHeapInit+0xa8>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2200      	movs	r2, #0
 8004f46:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	68fa      	ldr	r2, [r7, #12]
 8004f50:	1ad2      	subs	r2, r2, r3
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004f56:	4b0a      	ldr	r3, [pc, #40]	; (8004f80 <prvHeapInit+0xa8>)
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	685a      	ldr	r2, [r3, #4]
 8004f62:	4b08      	ldr	r3, [pc, #32]	; (8004f84 <prvHeapInit+0xac>)
 8004f64:	601a      	str	r2, [r3, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	685a      	ldr	r2, [r3, #4]
 8004f6a:	4b07      	ldr	r3, [pc, #28]	; (8004f88 <prvHeapInit+0xb0>)
 8004f6c:	601a      	str	r2, [r3, #0]
}
 8004f6e:	46c0      	nop			; (mov r8, r8)
 8004f70:	46bd      	mov	sp, r7
 8004f72:	b004      	add	sp, #16
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	46c0      	nop			; (mov r8, r8)
 8004f78:	2000056c 	.word	0x2000056c
 8004f7c:	20001d6c 	.word	0x20001d6c
 8004f80:	20001d74 	.word	0x20001d74
 8004f84:	20001d7c 	.word	0x20001d7c
 8004f88:	20001d78 	.word	0x20001d78

08004f8c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b084      	sub	sp, #16
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004f94:	4b27      	ldr	r3, [pc, #156]	; (8005034 <prvInsertBlockIntoFreeList+0xa8>)
 8004f96:	60fb      	str	r3, [r7, #12]
 8004f98:	e002      	b.n	8004fa0 <prvInsertBlockIntoFreeList+0x14>
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	60fb      	str	r3, [r7, #12]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	429a      	cmp	r2, r3
 8004fa8:	d8f7      	bhi.n	8004f9a <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	68ba      	ldr	r2, [r7, #8]
 8004fb4:	18d3      	adds	r3, r2, r3
 8004fb6:	687a      	ldr	r2, [r7, #4]
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d108      	bne.n	8004fce <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	685a      	ldr	r2, [r3, #4]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	18d2      	adds	r2, r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	68ba      	ldr	r2, [r7, #8]
 8004fd8:	18d2      	adds	r2, r2, r3
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d118      	bne.n	8005014 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681a      	ldr	r2, [r3, #0]
 8004fe6:	4b14      	ldr	r3, [pc, #80]	; (8005038 <prvInsertBlockIntoFreeList+0xac>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	429a      	cmp	r2, r3
 8004fec:	d00d      	beq.n	800500a <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	685a      	ldr	r2, [r3, #4]
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	18d2      	adds	r2, r2, r3
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	601a      	str	r2, [r3, #0]
 8005008:	e008      	b.n	800501c <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800500a:	4b0b      	ldr	r3, [pc, #44]	; (8005038 <prvInsertBlockIntoFreeList+0xac>)
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	601a      	str	r2, [r3, #0]
 8005012:	e003      	b.n	800501c <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681a      	ldr	r2, [r3, #0]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800501c:	68fa      	ldr	r2, [r7, #12]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	429a      	cmp	r2, r3
 8005022:	d002      	beq.n	800502a <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	687a      	ldr	r2, [r7, #4]
 8005028:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800502a:	46c0      	nop			; (mov r8, r8)
 800502c:	46bd      	mov	sp, r7
 800502e:	b004      	add	sp, #16
 8005030:	bd80      	pop	{r7, pc}
 8005032:	46c0      	nop			; (mov r8, r8)
 8005034:	20001d6c 	.word	0x20001d6c
 8005038:	20001d74 	.word	0x20001d74

0800503c <__libc_init_array>:
 800503c:	b570      	push	{r4, r5, r6, lr}
 800503e:	2600      	movs	r6, #0
 8005040:	4d0c      	ldr	r5, [pc, #48]	; (8005074 <__libc_init_array+0x38>)
 8005042:	4c0d      	ldr	r4, [pc, #52]	; (8005078 <__libc_init_array+0x3c>)
 8005044:	1b64      	subs	r4, r4, r5
 8005046:	10a4      	asrs	r4, r4, #2
 8005048:	42a6      	cmp	r6, r4
 800504a:	d109      	bne.n	8005060 <__libc_init_array+0x24>
 800504c:	2600      	movs	r6, #0
 800504e:	f000 f82b 	bl	80050a8 <_init>
 8005052:	4d0a      	ldr	r5, [pc, #40]	; (800507c <__libc_init_array+0x40>)
 8005054:	4c0a      	ldr	r4, [pc, #40]	; (8005080 <__libc_init_array+0x44>)
 8005056:	1b64      	subs	r4, r4, r5
 8005058:	10a4      	asrs	r4, r4, #2
 800505a:	42a6      	cmp	r6, r4
 800505c:	d105      	bne.n	800506a <__libc_init_array+0x2e>
 800505e:	bd70      	pop	{r4, r5, r6, pc}
 8005060:	00b3      	lsls	r3, r6, #2
 8005062:	58eb      	ldr	r3, [r5, r3]
 8005064:	4798      	blx	r3
 8005066:	3601      	adds	r6, #1
 8005068:	e7ee      	b.n	8005048 <__libc_init_array+0xc>
 800506a:	00b3      	lsls	r3, r6, #2
 800506c:	58eb      	ldr	r3, [r5, r3]
 800506e:	4798      	blx	r3
 8005070:	3601      	adds	r6, #1
 8005072:	e7f2      	b.n	800505a <__libc_init_array+0x1e>
 8005074:	080051c8 	.word	0x080051c8
 8005078:	080051c8 	.word	0x080051c8
 800507c:	080051c8 	.word	0x080051c8
 8005080:	080051cc 	.word	0x080051cc

08005084 <memcpy>:
 8005084:	2300      	movs	r3, #0
 8005086:	b510      	push	{r4, lr}
 8005088:	429a      	cmp	r2, r3
 800508a:	d100      	bne.n	800508e <memcpy+0xa>
 800508c:	bd10      	pop	{r4, pc}
 800508e:	5ccc      	ldrb	r4, [r1, r3]
 8005090:	54c4      	strb	r4, [r0, r3]
 8005092:	3301      	adds	r3, #1
 8005094:	e7f8      	b.n	8005088 <memcpy+0x4>

08005096 <memset>:
 8005096:	0003      	movs	r3, r0
 8005098:	1882      	adds	r2, r0, r2
 800509a:	4293      	cmp	r3, r2
 800509c:	d100      	bne.n	80050a0 <memset+0xa>
 800509e:	4770      	bx	lr
 80050a0:	7019      	strb	r1, [r3, #0]
 80050a2:	3301      	adds	r3, #1
 80050a4:	e7f9      	b.n	800509a <memset+0x4>
	...

080050a8 <_init>:
 80050a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050aa:	46c0      	nop			; (mov r8, r8)
 80050ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050ae:	bc08      	pop	{r3}
 80050b0:	469e      	mov	lr, r3
 80050b2:	4770      	bx	lr

080050b4 <_fini>:
 80050b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050b6:	46c0      	nop			; (mov r8, r8)
 80050b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050ba:	bc08      	pop	{r3}
 80050bc:	469e      	mov	lr, r3
 80050be:	4770      	bx	lr
