INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/alu_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/imm_extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/instr_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/load_extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/main_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/reset_ff.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reset_ff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/riscv_cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/store_extend.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_extend
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.srcs/sources_1/imports/FINAL_PROJECT_RISCV/riscv_cpu_full.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module riscv_cpu_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pandi/College/Projects/RISCV_SOC/src/RISCV/RISCV.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
