// Seed: 2987534202
module module_0;
  module_2 modCall_1 ();
  id_1(
      .id_0(), .id_1(1), .id_2(id_2++), .id_3(id_2)
  );
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output wor   id_0,
    input  tri0  id_1,
    output uwire id_2
);
  id_4 :
  assert property (@(posedge id_4) 1 !=? id_1)
  else $display;
  module_0 modCall_1 ();
  wire id_5;
endmodule
module module_2 ();
  assign id_1 = 1;
  assign id_1 = 1;
  supply1 id_2;
  always #(id_1) id_2 = id_2;
  wire id_3;
  wire id_6;
  wor  id_7 = 1;
endmodule
