// Seed: 1806343783
module module_0 (
    input tri0 id_0,
    output wire id_1,
    input tri1 id_2,
    output tri0 id_3,
    input supply0 id_4
    , id_15,
    input uwire id_5,
    input wand id_6,
    output tri id_7,
    output uwire id_8,
    output uwire id_9,
    input wire id_10,
    output wor id_11,
    input tri0 id_12,
    output wire id_13
);
  wire id_16;
  ;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input  wor  id_0,
    output wand id_1,
    input  tri0 id_2
);
  logic ["" +  1 : 1 'h0] id_4 = -1;
  uwire id_5 = 1'h0;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_0,
      id_1
  );
endmodule
