// Seed: 3067819544
module module_0 ();
  assign id_1 = ~id_1;
  wire id_2;
  wire id_3;
  assign id_2 = ~id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_5 = 32'd36,
    parameter id_6 = 32'd32
) (
    output uwire id_0,
    output tri0  id_1
);
  wire id_4;
  module_0(); defparam id_5.id_6 = id_3;
  wire id_7;
  wire id_8, id_9;
  wire id_10, id_11 = id_11;
  wire id_12;
  always_comb @(posedge 1);
endmodule
module module_2 (
    input tri0 id_0,
    input tri1 id_1
);
  assign id_3 = 1'b0;
  module_0();
endmodule
