<stg><name>convert_axis_to_net_axis<64></name>


<trans_list>

<trans id="20" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ttlIn_internal, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="64" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_V_last_V, i8 %input_V_strb_V, i8 %input_V_keep_V, i64 %input_V_data_V, void @empty_0, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="32">
<![CDATA[
:3 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A, i64 %input_V_data_V, i8 %input_V_keep_V, i8 %input_V_strb_V, i1 %input_V_last_V, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln101 = br i1 %tmp, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln101"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="81" op_0_bw="81" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0">
<![CDATA[
:0 %empty = read i81 @_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %input_V_data_V, i8 %input_V_keep_V, i8 %input_V_strb_V, i1 %input_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="81">
<![CDATA[
:1 %ref_tmp_data = extractvalue i81 %empty

]]></Node>
<StgValue><ssdm name="ref_tmp_data"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="81">
<![CDATA[
:2 %ref_tmp_keep = extractvalue i81 %empty

]]></Node>
<StgValue><ssdm name="ref_tmp_keep"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="81">
<![CDATA[
:3 %ref_tmp_last = extractvalue i81 %empty

]]></Node>
<StgValue><ssdm name="ref_tmp_last"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="73" op_0_bw="73" op_1_bw="1" op_2_bw="8" op_3_bw="64">
<![CDATA[
:4 %tmp_s = bitconcatenate i73 @_ssdm_op_BitConcatenate.i73.i1.i8.i64, i1 %ref_tmp_last, i8 %ref_tmp_keep, i64 %ref_tmp_data

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="128" op_0_bw="73">
<![CDATA[
:5 %zext_ln174 = zext i73 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
:6 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %ttlIn_internal, i128 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln108 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln109 = ret

]]></Node>
<StgValue><ssdm name="ret_ln109"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="21" name="input_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_V_data_V"/></StgValue>
</port>
<port id="22" name="input_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_V_keep_V"/></StgValue>
</port>
<port id="23" name="input_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_V_strb_V"/></StgValue>
</port>
<port id="24" name="input_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_V_last_V"/></StgValue>
</port>
<port id="25" name="ttlIn_internal" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="ttlIn_internal"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="27" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="26" toId="3">
</dataflow>
<dataflow id="28" from="ttlIn_internal" to="specinterface_ln0" fromId="25" toId="3">
</dataflow>
<dataflow id="30" from="empty_2" to="specinterface_ln0" fromId="29" toId="3">
</dataflow>
<dataflow id="32" from="StgValue_31" to="specinterface_ln0" fromId="31" toId="3">
</dataflow>
<dataflow id="33" from="StgValue_31" to="specinterface_ln0" fromId="31" toId="3">
</dataflow>
<dataflow id="35" from="empty_1" to="specinterface_ln0" fromId="34" toId="3">
</dataflow>
<dataflow id="36" from="StgValue_31" to="specinterface_ln0" fromId="31" toId="3">
</dataflow>
<dataflow id="37" from="StgValue_31" to="specinterface_ln0" fromId="31" toId="3">
</dataflow>
<dataflow id="38" from="empty_1" to="specinterface_ln0" fromId="34" toId="3">
</dataflow>
<dataflow id="39" from="empty_1" to="specinterface_ln0" fromId="34" toId="3">
</dataflow>
<dataflow id="40" from="empty_1" to="specinterface_ln0" fromId="34" toId="3">
</dataflow>
<dataflow id="41" from="StgValue_31" to="specinterface_ln0" fromId="31" toId="3">
</dataflow>
<dataflow id="42" from="StgValue_31" to="specinterface_ln0" fromId="31" toId="3">
</dataflow>
<dataflow id="43" from="StgValue_31" to="specinterface_ln0" fromId="31" toId="3">
</dataflow>
<dataflow id="44" from="StgValue_31" to="specinterface_ln0" fromId="31" toId="3">
</dataflow>
<dataflow id="45" from="empty_1" to="specinterface_ln0" fromId="34" toId="3">
</dataflow>
<dataflow id="46" from="empty_1" to="specinterface_ln0" fromId="34" toId="3">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="26" toId="4">
</dataflow>
<dataflow id="48" from="input_V_last_V" to="specinterface_ln0" fromId="24" toId="4">
</dataflow>
<dataflow id="49" from="input_V_strb_V" to="specinterface_ln0" fromId="23" toId="4">
</dataflow>
<dataflow id="50" from="input_V_keep_V" to="specinterface_ln0" fromId="22" toId="4">
</dataflow>
<dataflow id="51" from="input_V_data_V" to="specinterface_ln0" fromId="21" toId="4">
</dataflow>
<dataflow id="53" from="empty_0" to="specinterface_ln0" fromId="52" toId="4">
</dataflow>
<dataflow id="55" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="4">
</dataflow>
<dataflow id="56" from="StgValue_54" to="specinterface_ln0" fromId="54" toId="4">
</dataflow>
<dataflow id="58" from="empty" to="specinterface_ln0" fromId="57" toId="4">
</dataflow>
<dataflow id="59" from="StgValue_31" to="specinterface_ln0" fromId="31" toId="4">
</dataflow>
<dataflow id="60" from="StgValue_31" to="specinterface_ln0" fromId="31" toId="4">
</dataflow>
<dataflow id="61" from="empty_1" to="specinterface_ln0" fromId="34" toId="4">
</dataflow>
<dataflow id="62" from="empty_1" to="specinterface_ln0" fromId="34" toId="4">
</dataflow>
<dataflow id="63" from="empty_1" to="specinterface_ln0" fromId="34" toId="4">
</dataflow>
<dataflow id="64" from="StgValue_31" to="specinterface_ln0" fromId="31" toId="4">
</dataflow>
<dataflow id="65" from="StgValue_31" to="specinterface_ln0" fromId="31" toId="4">
</dataflow>
<dataflow id="66" from="StgValue_31" to="specinterface_ln0" fromId="31" toId="4">
</dataflow>
<dataflow id="67" from="StgValue_31" to="specinterface_ln0" fromId="31" toId="4">
</dataflow>
<dataflow id="68" from="empty_1" to="specinterface_ln0" fromId="34" toId="4">
</dataflow>
<dataflow id="69" from="empty_1" to="specinterface_ln0" fromId="34" toId="4">
</dataflow>
<dataflow id="71" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="70" toId="5">
</dataflow>
<dataflow id="72" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="5">
</dataflow>
<dataflow id="73" from="StgValue_31" to="specpipeline_ln0" fromId="31" toId="5">
</dataflow>
<dataflow id="74" from="StgValue_31" to="specpipeline_ln0" fromId="31" toId="5">
</dataflow>
<dataflow id="75" from="StgValue_31" to="specpipeline_ln0" fromId="31" toId="5">
</dataflow>
<dataflow id="76" from="empty_1" to="specpipeline_ln0" fromId="34" toId="5">
</dataflow>
<dataflow id="78" from="_ssdm_op_NbReadReq.axis.i64P0A.i8P0A.i8P0A.i1P0A" to="tmp" fromId="77" toId="6">
</dataflow>
<dataflow id="79" from="input_V_data_V" to="tmp" fromId="21" toId="6">
</dataflow>
<dataflow id="80" from="input_V_keep_V" to="tmp" fromId="22" toId="6">
</dataflow>
<dataflow id="81" from="input_V_strb_V" to="tmp" fromId="23" toId="6">
</dataflow>
<dataflow id="82" from="input_V_last_V" to="tmp" fromId="24" toId="6">
</dataflow>
<dataflow id="83" from="StgValue_54" to="tmp" fromId="54" toId="6">
</dataflow>
<dataflow id="84" from="tmp" to="br_ln101" fromId="6" toId="7">
</dataflow>
<dataflow id="86" from="_ssdm_op_Read.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A" to="empty" fromId="85" toId="8">
</dataflow>
<dataflow id="87" from="input_V_data_V" to="empty" fromId="21" toId="8">
</dataflow>
<dataflow id="88" from="input_V_keep_V" to="empty" fromId="22" toId="8">
</dataflow>
<dataflow id="89" from="input_V_strb_V" to="empty" fromId="23" toId="8">
</dataflow>
<dataflow id="90" from="input_V_last_V" to="empty" fromId="24" toId="8">
</dataflow>
<dataflow id="91" from="empty" to="ref_tmp_data" fromId="8" toId="9">
</dataflow>
<dataflow id="92" from="empty" to="ref_tmp_keep" fromId="8" toId="10">
</dataflow>
<dataflow id="93" from="empty" to="ref_tmp_last" fromId="8" toId="11">
</dataflow>
<dataflow id="95" from="_ssdm_op_BitConcatenate.i73.i1.i8.i64" to="tmp_s" fromId="94" toId="12">
</dataflow>
<dataflow id="96" from="ref_tmp_last" to="tmp_s" fromId="11" toId="12">
</dataflow>
<dataflow id="97" from="ref_tmp_keep" to="tmp_s" fromId="10" toId="12">
</dataflow>
<dataflow id="98" from="ref_tmp_data" to="tmp_s" fromId="9" toId="12">
</dataflow>
<dataflow id="99" from="tmp_s" to="zext_ln174" fromId="12" toId="13">
</dataflow>
<dataflow id="101" from="_ssdm_op_Write.ap_fifo.volatile.i128P0A" to="write_ln174" fromId="100" toId="14">
</dataflow>
<dataflow id="102" from="ttlIn_internal" to="write_ln174" fromId="25" toId="14">
</dataflow>
<dataflow id="103" from="zext_ln174" to="write_ln174" fromId="13" toId="14">
</dataflow>
<dataflow id="104" from="tmp" to="StgValue_1" fromId="6" toId="1">
</dataflow>
<dataflow id="105" from="tmp" to="StgValue_2" fromId="6" toId="2">
</dataflow>
</dataflows>


</stg>
