[03/15 15:02:10      0s] 
[03/15 15:02:10      0s] Cadence Innovus(TM) Implementation System.
[03/15 15:02:10      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/15 15:02:10      0s] 
[03/15 15:02:10      0s] Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
[03/15 15:02:10      0s] Options:	
[03/15 15:02:10      0s] Date:		Tue Mar 15 15:02:10 2022
[03/15 15:02:10      0s] Host:		ieng6-ece-20.ucsd.edu (x86_64 w/Linux 3.10.0-1160.49.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
[03/15 15:02:10      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/15 15:02:10      0s] 
[03/15 15:02:10      0s] License:
[03/15 15:02:10      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[03/15 15:02:10      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/15 15:02:28     15s] @(#)CDS: Innovus v19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/15 15:02:28     15s] @(#)CDS: NanoRoute 19.17-s077_1 NR201130-0207/19_17-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[03/15 15:02:28     15s] @(#)CDS: AAE 19.17-s018 (64bit) 12/01/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/15 15:02:28     15s] @(#)CDS: CTE 19.17-s022_1 () Nov 18 2020 03:10:35 ( )
[03/15 15:02:28     15s] @(#)CDS: SYNTECH 19.17-s005_1 () Oct 28 2020 05:12:49 ( )
[03/15 15:02:28     15s] @(#)CDS: CPE v19.17-s044
[03/15 15:02:28     15s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/15 15:02:28     15s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[03/15 15:02:28     15s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/15 15:02:28     15s] @(#)CDS: RCDB 11.14.18
[03/15 15:02:28     15s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[03/15 15:02:28     15s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV.

[03/15 15:02:28     15s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[03/15 15:02:29     16s] 
[03/15 15:02:29     16s] **INFO:  MMMC transition support version v31-84 
[03/15 15:02:29     16s] 
[03/15 15:02:29     16s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/15 15:02:29     16s] <CMD> suppressMessage ENCEXT-2799
[03/15 15:02:29     16s] <CMD> win
[03/15 15:02:44     19s] <CMD> encMessage warning 0
[03/15 15:02:44     19s] Suppress "**WARN ..." messages.
[03/15 15:02:44     19s] <CMD> encMessage debug 0
[03/15 15:02:44     19s] <CMD> encMessage info 0
[03/15 15:02:45     20s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/15 15:02:45     20s] Loading view definition file from /home/linux/ieng6/ee260bwi22/qic013/dual-core-accelerator/part2/pnr/placement.enc.dat/viewDefinition.tcl
[03/15 15:02:48     23s] *** End library_loading (cpu=0.05min, real=0.05min, mem=23.0M, fe_cpu=0.39min, fe_real=0.63min, fe_mem=756.7M) ***
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/15 15:02:48     23s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/15 15:02:48     23s] To increase the message display limit, refer to the product command reference manual.
[03/15 15:02:49     24s] *** Netlist is unique.
[03/15 15:02:49     24s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/15 15:02:49     24s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/15 15:02:49     24s] Loading preference file /home/linux/ieng6/ee260bwi22/qic013/dual-core-accelerator/part2/pnr/placement.enc.dat/gui.pref.tcl ...
[03/15 15:02:51     26s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/15 15:02:51     26s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/15 15:02:51     26s] Loading place ...
[03/15 15:02:54     29s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:02:54     29s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:02:54     29s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 15:02:54     29s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 15:02:54     29s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:02:54     29s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:02:54     29s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 15:02:54     29s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 15:02:57     31s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.17-s077_1. They will be removed in the next release. 
[03/15 15:02:57     31s] timing_enable_default_delay_arc
[03/15 15:03:31     37s] <CMD> setDrawView place
[03/15 15:03:40     39s] <CMD> set_ccopt_property -update_io_latency false
[03/15 15:03:40     39s] can't read "design": no such variable
[03/15 15:03:47     40s] <CMD> set init_pwr_net VDD
[03/15 15:03:47     40s] <CMD> set init_gnd_net VSS
[03/15 15:03:47     40s] <CMD> set init_verilog ./netlist/core.out.v
[03/15 15:03:47     40s] <CMD> set init_design_netlisttype Verilog
[03/15 15:03:47     40s] <CMD> set init_design_settop 1
[03/15 15:03:47     40s] <CMD> set init_top_cell core
[03/15 15:03:47     40s] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi22/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/15 15:03:47     40s] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/15 15:03:47     40s] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/15 15:03:47     40s] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/15 15:03:47     40s] Extraction setup Started 
[03/15 15:03:47     40s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/15 15:03:47     40s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/15 15:03:47     40s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:03:47     40s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:03:47     40s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 15:03:47     40s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 15:03:47     40s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/qic013/dual-core-accelerator/part2/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/15 15:03:47     40s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:03:47     40s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:03:47     40s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 15:03:47     40s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 15:03:47     40s] Importing multi-corner RC tables ... 
[03/15 15:03:47     40s] Summary of Active RC-Corners : 
[03/15 15:03:47     40s]  
[03/15 15:03:47     40s]  Analysis View: WC_VIEW
[03/15 15:03:47     40s]     RC-Corner Name        : Cmax
[03/15 15:03:47     40s]     RC-Corner Index       : 0
[03/15 15:03:47     40s]     RC-Corner Temperature : 125 Celsius
[03/15 15:03:47     40s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/15 15:03:47     40s]     RC-Corner PreRoute Res Factor         : 1
[03/15 15:03:47     40s]     RC-Corner PreRoute Cap Factor         : 1
[03/15 15:03:47     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/15 15:03:47     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/15 15:03:47     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/15 15:03:47     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/15 15:03:47     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/15 15:03:47     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/15 15:03:47     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/15 15:03:47     40s]  
[03/15 15:03:47     40s]  Analysis View: BC_VIEW
[03/15 15:03:47     40s]     RC-Corner Name        : Cmin
[03/15 15:03:47     40s]     RC-Corner Index       : 1
[03/15 15:03:47     40s]     RC-Corner Temperature : -40 Celsius
[03/15 15:03:47     40s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/qic013/dual-core-accelerator/part2/pnr/placement.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/15 15:03:47     40s]     RC-Corner PreRoute Res Factor         : 1
[03/15 15:03:47     40s]     RC-Corner PreRoute Cap Factor         : 1
[03/15 15:03:47     40s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/15 15:03:47     40s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/15 15:03:47     40s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/15 15:03:47     40s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/15 15:03:47     40s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/15 15:03:47     40s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/15 15:03:47     40s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/15 15:03:47     40s] RC Grid backup saved.
[03/15 15:03:47     40s] LayerId::1 widthSet size::4
[03/15 15:03:47     40s] LayerId::2 widthSet size::4
[03/15 15:03:47     40s] LayerId::3 widthSet size::4
[03/15 15:03:47     40s] LayerId::4 widthSet size::4
[03/15 15:03:47     40s] LayerId::5 widthSet size::4
[03/15 15:03:47     40s] LayerId::6 widthSet size::4
[03/15 15:03:47     40s] LayerId::7 widthSet size::4
[03/15 15:03:47     40s] LayerId::8 widthSet size::4
[03/15 15:03:47     40s] Skipped RC grid update for preRoute extraction.
[03/15 15:03:47     40s] Initializing multi-corner capacitance tables ... 
[03/15 15:03:47     40s] Initializing multi-corner resistance tables ...
[03/15 15:03:48     41s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304374 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.843600 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 81 ; 
[03/15 15:03:48     41s] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/15 15:03:48     41s] Extraction setup Started 
[03/15 15:03:48     41s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/15 15:03:48     41s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/15 15:03:48     41s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:03:48     41s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:03:48     41s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 15:03:48     41s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 15:03:48     41s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/15 15:03:48     41s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:03:48     41s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:03:48     41s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 15:03:48     41s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 15:03:48     41s] Importing multi-corner RC tables ... 
[03/15 15:03:48     41s] Summary of Active RC-Corners : 
[03/15 15:03:48     41s]  
[03/15 15:03:48     41s]  Analysis View: WC_VIEW
[03/15 15:03:48     41s]     RC-Corner Name        : Cmax
[03/15 15:03:48     41s]     RC-Corner Index       : 0
[03/15 15:03:48     41s]     RC-Corner Temperature : 125 Celsius
[03/15 15:03:48     41s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/15 15:03:48     41s]     RC-Corner PreRoute Res Factor         : 1
[03/15 15:03:48     41s]     RC-Corner PreRoute Cap Factor         : 1
[03/15 15:03:48     41s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/15 15:03:48     41s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/15 15:03:48     41s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/15 15:03:48     41s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/15 15:03:48     41s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/15 15:03:48     41s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/15 15:03:48     41s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/15 15:03:48     41s]  
[03/15 15:03:48     41s]  Analysis View: BC_VIEW
[03/15 15:03:48     41s]     RC-Corner Name        : Cmin
[03/15 15:03:48     41s]     RC-Corner Index       : 1
[03/15 15:03:48     41s]     RC-Corner Temperature : -40 Celsius
[03/15 15:03:48     41s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/15 15:03:48     41s]     RC-Corner PreRoute Res Factor         : 1
[03/15 15:03:48     41s]     RC-Corner PreRoute Cap Factor         : 1
[03/15 15:03:48     41s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/15 15:03:48     41s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/15 15:03:48     41s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/15 15:03:48     41s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/15 15:03:48     41s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/15 15:03:48     41s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/15 15:03:48     41s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/15 15:03:48     41s] LayerId::1 widthSet size::4
[03/15 15:03:48     41s] LayerId::2 widthSet size::4
[03/15 15:03:48     41s] LayerId::3 widthSet size::4
[03/15 15:03:48     41s] LayerId::4 widthSet size::4
[03/15 15:03:48     41s] LayerId::5 widthSet size::4
[03/15 15:03:48     41s] LayerId::6 widthSet size::4
[03/15 15:03:48     41s] LayerId::7 widthSet size::4
[03/15 15:03:48     41s] LayerId::8 widthSet size::4
[03/15 15:03:48     41s] Skipped RC grid update for preRoute extraction.
[03/15 15:03:48     41s] Initializing multi-corner capacitance tables ... 
[03/15 15:03:48     41s] Initializing multi-corner resistance tables ...
[03/15 15:03:48     41s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304374 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.843600 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 81 ; 
[03/15 15:03:48     41s] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/15 15:03:48     41s] Extraction setup Started 
[03/15 15:03:48     41s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/15 15:03:48     41s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/15 15:03:48     41s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:03:48     41s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:03:48     41s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 15:03:48     41s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 15:03:48     41s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/15 15:03:48     41s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:03:48     41s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:03:48     41s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 15:03:48     41s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 15:03:48     41s] Importing multi-corner RC tables ... 
[03/15 15:03:48     41s] Summary of Active RC-Corners : 
[03/15 15:03:48     41s]  
[03/15 15:03:48     41s]  Analysis View: WC_VIEW
[03/15 15:03:48     41s]     RC-Corner Name        : Cmax
[03/15 15:03:48     41s]     RC-Corner Index       : 0
[03/15 15:03:48     41s]     RC-Corner Temperature : 125 Celsius
[03/15 15:03:48     41s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/15 15:03:48     41s]     RC-Corner PreRoute Res Factor         : 1
[03/15 15:03:48     41s]     RC-Corner PreRoute Cap Factor         : 1
[03/15 15:03:48     41s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/15 15:03:48     41s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/15 15:03:48     41s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/15 15:03:48     41s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/15 15:03:48     41s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/15 15:03:48     41s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/15 15:03:48     41s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/15 15:03:48     41s]  
[03/15 15:03:48     41s]  Analysis View: BC_VIEW
[03/15 15:03:48     41s]     RC-Corner Name        : Cmin
[03/15 15:03:48     41s]     RC-Corner Index       : 1
[03/15 15:03:48     41s]     RC-Corner Temperature : -40 Celsius
[03/15 15:03:48     41s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/15 15:03:48     41s]     RC-Corner PreRoute Res Factor         : 1
[03/15 15:03:48     41s]     RC-Corner PreRoute Cap Factor         : 1
[03/15 15:03:48     41s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/15 15:03:48     41s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/15 15:03:48     41s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/15 15:03:48     41s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/15 15:03:48     41s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/15 15:03:48     41s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/15 15:03:48     41s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/15 15:03:49     41s] LayerId::1 widthSet size::4
[03/15 15:03:49     41s] LayerId::2 widthSet size::4
[03/15 15:03:49     41s] LayerId::3 widthSet size::4
[03/15 15:03:49     41s] LayerId::4 widthSet size::4
[03/15 15:03:49     41s] LayerId::5 widthSet size::4
[03/15 15:03:49     41s] LayerId::6 widthSet size::4
[03/15 15:03:49     41s] LayerId::7 widthSet size::4
[03/15 15:03:49     41s] LayerId::8 widthSet size::4
[03/15 15:03:49     41s] Skipped RC grid update for preRoute extraction.
[03/15 15:03:49     41s] Initializing multi-corner capacitance tables ... 
[03/15 15:03:49     42s] Initializing multi-corner resistance tables ...
[03/15 15:03:49     42s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304374 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.843600 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 81 ; 
[03/15 15:03:49     42s] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/15 15:03:49     42s] Extraction setup Started 
[03/15 15:03:49     42s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/15 15:03:49     42s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/15 15:03:49     42s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:03:49     42s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:03:49     42s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 15:03:49     42s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 15:03:49     42s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/15 15:03:49     42s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:03:49     42s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/15 15:03:49     42s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/15 15:03:49     42s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/15 15:03:49     42s] Importing multi-corner RC tables ... 
[03/15 15:03:49     42s] Summary of Active RC-Corners : 
[03/15 15:03:49     42s]  
[03/15 15:03:49     42s]  Analysis View: WC_VIEW
[03/15 15:03:49     42s]     RC-Corner Name        : Cmax
[03/15 15:03:49     42s]     RC-Corner Index       : 0
[03/15 15:03:49     42s]     RC-Corner Temperature : 125 Celsius
[03/15 15:03:49     42s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/15 15:03:49     42s]     RC-Corner PreRoute Res Factor         : 1
[03/15 15:03:49     42s]     RC-Corner PreRoute Cap Factor         : 1
[03/15 15:03:49     42s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/15 15:03:49     42s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/15 15:03:49     42s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/15 15:03:49     42s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/15 15:03:49     42s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/15 15:03:49     42s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/15 15:03:49     42s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/15 15:03:49     42s]  
[03/15 15:03:49     42s]  Analysis View: BC_VIEW
[03/15 15:03:49     42s]     RC-Corner Name        : Cmin
[03/15 15:03:49     42s]     RC-Corner Index       : 1
[03/15 15:03:49     42s]     RC-Corner Temperature : -40 Celsius
[03/15 15:03:49     42s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi22/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/15 15:03:49     42s]     RC-Corner PreRoute Res Factor         : 1
[03/15 15:03:49     42s]     RC-Corner PreRoute Cap Factor         : 1
[03/15 15:03:49     42s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/15 15:03:49     42s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/15 15:03:49     42s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/15 15:03:49     42s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/15 15:03:49     42s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/15 15:03:49     42s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/15 15:03:49     42s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/15 15:03:49     42s] LayerId::1 widthSet size::4
[03/15 15:03:49     42s] LayerId::2 widthSet size::4
[03/15 15:03:49     42s] LayerId::3 widthSet size::4
[03/15 15:03:49     42s] LayerId::4 widthSet size::4
[03/15 15:03:49     42s] LayerId::5 widthSet size::4
[03/15 15:03:49     42s] LayerId::6 widthSet size::4
[03/15 15:03:49     42s] LayerId::7 widthSet size::4
[03/15 15:03:49     42s] LayerId::8 widthSet size::4
[03/15 15:03:49     42s] Skipped RC grid update for preRoute extraction.
[03/15 15:03:49     42s] Initializing multi-corner capacitance tables ... 
[03/15 15:03:49     42s] Initializing multi-corner resistance tables ...
[03/15 15:03:50     43s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304374 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.843600 ; wcR: 0.636400 ; newSi: 0.089000 ; pMod: 81 ; 
[03/15 15:03:50     43s] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/15 15:03:50     43s] Reading timing constraints file './constraints/core.sdc' ...
[03/15 15:03:50     43s] Current (total cpu=0:00:43.5, real=0:01:40, peak res=1072.0M, current mem=1037.9M)
[03/15 15:03:50     43s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/core.sdc, Line 9).
[03/15 15:03:50     43s] 
[03/15 15:03:50     43s] INFO (CTE): Reading of timing constraints file ./constraints/core.sdc completed, with 1 WARNING
[03/15 15:03:50     43s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1049.0M, current mem=1049.0M)
[03/15 15:03:50     43s] Current (total cpu=0:00:43.7, real=0:01:40, peak res=1072.0M, current mem=1049.0M)
[03/15 15:03:50     43s] Reading latency file '/home/linux/ieng6/ee260bwi22/qic013/dual-core-accelerator/part2/pnr/placement.enc.dat/mmmc/views/WC_VIEW/latency.sdc' ...
[03/15 15:03:50     43s] Reading latency file '/home/linux/ieng6/ee260bwi22/qic013/dual-core-accelerator/part2/pnr/placement.enc.dat/mmmc/views/BC_VIEW/latency.sdc' ...
[03/15 15:03:50     43s] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/15 15:03:50     43s] The existing analysis_view 'WC_VIEW' has been replaced with new attributes.
[03/15 15:03:51     43s] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/15 15:03:51     43s] The existing analysis_view 'BC_VIEW' has been replaced with new attributes.
[03/15 15:03:51     44s] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/15 15:03:51     44s] **WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.
[03/15 15:03:51     44s] 
[03/15 15:03:51     44s] *** Summary of all messages that are not suppressed in this session:
[03/15 15:03:51     44s] Severity  ID               Count  Summary                                  
[03/15 15:03:51     44s] WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
[03/15 15:03:51     44s] *** Message Summary: 1 warning(s), 0 error(s)
[03/15 15:03:51     44s] 
[03/15 15:03:51     44s] <CMD> set_interactive_constraint_modes {CON}
[03/15 15:03:51     44s] <CMD> setDesignMode -process 65
[03/15 15:03:51     44s] ##  Process: 65            (User Set)               
[03/15 15:03:51     44s] ##     Node: (not set)                           
[03/15 15:03:51     44s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/15 15:03:51     44s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/15 15:03:51     44s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/15 15:03:51     44s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/15 15:03:51     44s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/15 15:03:51     44s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/15 15:04:47     53s] <CMD> set_ccopt_property -update_io_latency false
[03/15 15:04:47     53s] <CMD> create_ccopt_clock_tree_spec -file ./constraints/core.ccopt
[03/15 15:04:47     53s] Creating clock tree spec for modes (timing configs): CON
[03/15 15:04:47     53s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/15 15:04:47     53s] Creating Cell Server ...(0, 0, 0, 0)
[03/15 15:04:47     53s] Summary for sequential cells identification: 
[03/15 15:04:47     53s]   Identified SBFF number: 199
[03/15 15:04:47     53s]   Identified MBFF number: 0
[03/15 15:04:47     53s]   Identified SB Latch number: 0
[03/15 15:04:47     53s]   Identified MB Latch number: 0
[03/15 15:04:47     53s]   Not identified SBFF number: 0
[03/15 15:04:47     53s]   Not identified MBFF number: 0
[03/15 15:04:47     53s]   Not identified SB Latch number: 0
[03/15 15:04:47     53s]   Not identified MB Latch number: 0
[03/15 15:04:47     53s]   Number of sequential cells which are not FFs: 104
[03/15 15:04:47     53s]  Visiting view : WC_VIEW
[03/15 15:04:47     53s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/15 15:04:47     53s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/15 15:04:47     53s]  Visiting view : BC_VIEW
[03/15 15:04:47     53s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/15 15:04:47     53s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 15:04:47     53s]  Setting StdDelay to 14.50
[03/15 15:04:47     53s] Creating Cell Server, finished. 
[03/15 15:04:47     53s] 
[03/15 15:04:47     53s] Reset timing graph...
[03/15 15:04:47     53s] Ignoring AAE DB Resetting ...
[03/15 15:04:47     53s] Reset timing graph done.
[03/15 15:04:47     53s] Ignoring AAE DB Resetting ...
[03/15 15:04:50     56s] Analyzing clock structure...
[03/15 15:04:51     57s] Analyzing clock structure done.
[03/15 15:04:51     57s] Reset timing graph...
[03/15 15:04:51     57s] Ignoring AAE DB Resetting ...
[03/15 15:04:51     57s] Reset timing graph done.
[03/15 15:04:51     57s] Wrote: ./constraints/core.ccopt
[03/15 15:04:51     57s] <CMD> ccopt_design
[03/15 15:04:52     57s] #% Begin ccopt_design (date=03/15 15:04:51, mem=1095.0M)
[03/15 15:04:52     57s] Setting ::DelayCal::PrerouteDcFastMode 0
[03/15 15:04:52     57s] Runtime...
[03/15 15:04:52     57s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/15 15:04:52     57s] (ccopt_design): create_ccopt_clock_tree_spec
[03/15 15:04:52     57s] Creating clock tree spec for modes (timing configs): CON
[03/15 15:04:52     57s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/15 15:04:52     57s] Reset timing graph...
[03/15 15:04:52     57s] Ignoring AAE DB Resetting ...
[03/15 15:04:52     57s] Reset timing graph done.
[03/15 15:04:52     58s] Ignoring AAE DB Resetting ...
[03/15 15:04:55     61s] Analyzing clock structure...
[03/15 15:04:55     61s] Analyzing clock structure done.
[03/15 15:04:55     61s] Reset timing graph...
[03/15 15:04:56     62s] Ignoring AAE DB Resetting ...
[03/15 15:04:56     62s] Reset timing graph done.
[03/15 15:04:56     62s] Extracting original clock gating for clk...
[03/15 15:04:56     62s]   clock_tree clk contains 11984 sinks and 0 clock gates.
[03/15 15:04:56     62s]   Extraction for clk complete.
[03/15 15:04:56     62s] Extracting original clock gating for clk done.
[03/15 15:04:56     62s] The skew group clk/CON was created. It contains 11984 sinks and 1 sources.
[03/15 15:04:56     62s] Checking clock tree convergence...
[03/15 15:04:56     62s] Checking clock tree convergence done.
[03/15 15:04:56     62s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/15 15:04:56     62s] Set place::cacheFPlanSiteMark to 1
[03/15 15:04:56     62s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[03/15 15:04:56     62s] Using CCOpt effort standard.
[03/15 15:04:56     62s] CCOpt::Phase::Initialization...
[03/15 15:04:56     62s] Check Prerequisites...
[03/15 15:04:56     62s] Leaving CCOpt scope - CheckPlace...
[03/15 15:04:56     62s] OPERPROF: Starting checkPlace at level 1, MEM:1378.5M
[03/15 15:04:56     62s] z: 2, totalTracks: 1
[03/15 15:04:56     62s] z: 4, totalTracks: 1
[03/15 15:04:56     62s] z: 6, totalTracks: 1
[03/15 15:04:56     62s] z: 8, totalTracks: 1
[03/15 15:04:56     62s] #spOpts: N=65 
[03/15 15:04:56     62s] # Building core llgBox search-tree.
[03/15 15:04:56     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1378.5M
[03/15 15:04:56     62s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1378.5M
[03/15 15:04:56     62s] Core basic site is core
[03/15 15:04:56     62s] Use non-trimmed site array because memory saving is not enough.
[03/15 15:04:56     62s] SiteArray: non-trimmed site array dimensions = 410 x 3701
[03/15 15:04:56     62s] SiteArray: use 6,299,648 bytes
[03/15 15:04:56     62s] SiteArray: current memory after site array memory allocation 1384.6M
[03/15 15:04:56     62s] SiteArray: FP blocked sites are writable
[03/15 15:04:56     62s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:1384.6M
[03/15 15:04:56     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.042, MEM:1384.6M
[03/15 15:04:56     62s] Begin checking placement ... (start mem=1378.5M, init mem=1384.6M)
[03/15 15:04:56     62s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1384.6M
[03/15 15:04:56     62s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.004, MEM:1384.6M
[03/15 15:04:56     62s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1384.6M
[03/15 15:04:56     62s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.004, MEM:1384.6M
[03/15 15:04:56     62s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1384.6M
[03/15 15:04:57     63s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.230, REAL:0.235, MEM:1387.6M
[03/15 15:04:57     63s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1387.6M
[03/15 15:04:57     63s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.040, REAL:0.036, MEM:1387.6M
[03/15 15:04:57     63s] *info: Placed = 81939         
[03/15 15:04:57     63s] *info: Unplaced = 0           
[03/15 15:04:57     63s] Placement Density:63.22%(345363/546268)
[03/15 15:04:57     63s] Placement Density (including fixed std cells):63.22%(345363/546268)
[03/15 15:04:57     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1387.6M
[03/15 15:04:57     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.030, REAL:0.029, MEM:1381.5M
[03/15 15:04:57     63s] Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:01.0; mem=1381.5M)
[03/15 15:04:57     63s] OPERPROF: Finished checkPlace at level 1, CPU:0.630, REAL:0.634, MEM:1381.5M
[03/15 15:04:57     63s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/15 15:04:57     63s] Validating CTS configuration...
[03/15 15:04:57     63s] Checking module port directions...
[03/15 15:04:57     63s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 15:04:57     63s] Non-default CCOpt properties:
[03/15 15:04:57     63s] route_type is set for at least one key
[03/15 15:04:57     63s] update_io_latency: 0 (default: true)
[03/15 15:04:57     63s] Using cell based legalization.
[03/15 15:04:57     63s] OPERPROF: Starting DPlace-Init at level 1, MEM:1381.5M
[03/15 15:04:57     63s] z: 2, totalTracks: 1
[03/15 15:04:57     63s] z: 4, totalTracks: 1
[03/15 15:04:57     63s] z: 6, totalTracks: 1
[03/15 15:04:57     63s] z: 8, totalTracks: 1
[03/15 15:04:57     63s] #spOpts: N=65 
[03/15 15:04:57     63s] All LLGs are deleted
[03/15 15:04:57     63s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1381.5M
[03/15 15:04:57     63s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1381.5M
[03/15 15:04:57     63s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1381.5M
[03/15 15:04:57     63s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1381.5M
[03/15 15:04:57     63s] Core basic site is core
[03/15 15:04:57     63s] SiteArray: non-trimmed site array dimensions = 410 x 3701
[03/15 15:04:57     63s] SiteArray: use 6,299,648 bytes
[03/15 15:04:57     63s] SiteArray: current memory after site array memory allocation 1387.6M
[03/15 15:04:57     63s] SiteArray: FP blocked sites are writable
[03/15 15:04:57     63s] Estimated cell power/ground rail width = 0.365 um
[03/15 15:04:57     63s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 15:04:57     63s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1387.6M
[03/15 15:04:57     63s] Process 13583 wires and vias for routing blockage and capacity analysis
[03/15 15:04:57     63s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.022, MEM:1387.6M
[03/15 15:04:57     63s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.140, REAL:0.137, MEM:1387.6M
[03/15 15:04:57     63s] OPERPROF:     Starting CMU at level 3, MEM:1387.6M
[03/15 15:04:57     63s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.008, MEM:1387.6M
[03/15 15:04:57     63s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.170, REAL:0.169, MEM:1387.6M
[03/15 15:04:57     63s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1387.6MB).
[03/15 15:04:57     63s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.264, MEM:1387.6M
[03/15 15:04:57     63s] (I)       Load db... (mem=1387.6M)
[03/15 15:04:57     63s] (I)       Read data from FE... (mem=1387.6M)
[03/15 15:04:57     63s] (I)       Read nodes and places... (mem=1387.6M)
[03/15 15:04:57     63s] (I)       Number of ignored instance 0
[03/15 15:04:57     63s] (I)       Number of inbound cells 0
[03/15 15:04:57     63s] (I)       numMoveCells=81939, numMacros=0  numPads=332  numMultiRowHeightInsts=0
[03/15 15:04:57     63s] (I)       cell height: 3600, count: 81939
[03/15 15:04:57     63s] (I)       Done Read nodes and places (cpu=0.130s, mem=1419.4M)
[03/15 15:04:57     63s] (I)       Read rows... (mem=1419.4M)
[03/15 15:04:57     63s] (I)       Done Read rows (cpu=0.000s, mem=1419.4M)
[03/15 15:04:57     63s] (I)       Done Read data from FE (cpu=0.130s, mem=1419.4M)
[03/15 15:04:57     63s] (I)       Done Load db (cpu=0.130s, mem=1419.4M)
[03/15 15:04:57     63s] (I)       Constructing placeable region... (mem=1419.4M)
[03/15 15:04:57     63s] (I)       Constructing bin map
[03/15 15:04:57     63s] (I)       Initialize bin information with width=36000 height=36000
[03/15 15:04:57     63s] (I)       Done constructing bin map
[03/15 15:04:57     63s] (I)       Removing 0 blocked bin with high fixed inst density
[03/15 15:04:57     63s] (I)       Compute region effective width... (mem=1419.4M)
[03/15 15:04:57     63s] (I)       Done Compute region effective width (cpu=0.000s, mem=1419.4M)
[03/15 15:04:57     63s] (I)       Done Constructing placeable region (cpu=0.030s, mem=1419.4M)
[03/15 15:04:57     63s] Route type trimming info:
[03/15 15:04:57     63s]   No route type modifications were made.
[03/15 15:04:57     63s] Accumulated time to calculate placeable region: 0
[03/15 15:04:57     63s] (I)       Initializing Steiner engine. 
[03/15 15:04:58     64s] AAE DB initialization (MEM=1497.46 CPU=0:00:00.3 REAL=0:00:00.0) 
[03/15 15:04:58     64s] Start AAE Lib Loading. (MEM=1497.46)
[03/15 15:04:58     64s] End AAE Lib Loading. (MEM=1526.07 CPU=0:00:00.0 Real=0:00:00.0)
[03/15 15:04:58     64s] End AAE Lib Interpolated Model. (MEM=1526.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:04:59     64s] Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/15 15:04:59     64s] Original list had 9 cells:
[03/15 15:04:59     64s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 15:04:59     64s] Library trimming was not able to trim any cells:
[03/15 15:04:59     64s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 15:04:59     64s] Accumulated time to calculate placeable region: 0
[03/15 15:04:59     65s] Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/15 15:04:59     65s] Original list had 8 cells:
[03/15 15:04:59     65s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 15:04:59     65s] Library trimming was not able to trim any cells:
[03/15 15:04:59     65s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 15:04:59     65s] Accumulated time to calculate placeable region: 0
[03/15 15:04:59     65s] Clock tree balancer configuration for clock_tree clk:
[03/15 15:04:59     65s] Non-default CCOpt properties:
[03/15 15:04:59     65s]   route_type (leaf): default_route_type_leaf (default: default)
[03/15 15:04:59     65s]   route_type (trunk): default_route_type_nonleaf (default: default)
[03/15 15:04:59     65s]   route_type (top): default_route_type_nonleaf (default: default)
[03/15 15:04:59     65s] For power domain auto-default:
[03/15 15:04:59     65s]   Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 15:04:59     65s]   Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 15:04:59     65s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/15 15:04:59     65s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 546267.600um^2
[03/15 15:04:59     65s] Top Routing info:
[03/15 15:04:59     65s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/15 15:04:59     65s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/15 15:04:59     65s] Trunk Routing info:
[03/15 15:04:59     65s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/15 15:04:59     65s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/15 15:04:59     65s] Leaf Routing info:
[03/15 15:04:59     65s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/15 15:04:59     65s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/15 15:04:59     65s] For timing_corner WC:setup, late and power domain auto-default:
[03/15 15:04:59     65s]   Slew time target (leaf):    0.105ns
[03/15 15:04:59     65s]   Slew time target (trunk):   0.105ns
[03/15 15:04:59     65s]   Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/15 15:04:59     65s]   Buffer unit delay: 0.057ns
[03/15 15:04:59     65s]   Buffer max distance: 562.449um
[03/15 15:04:59     65s] Fastest wire driving cells and distances:
[03/15 15:04:59     65s]   Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/15 15:04:59     65s]   Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/15 15:04:59     65s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/15 15:04:59     65s] 
[03/15 15:04:59     65s] 
[03/15 15:04:59     65s] Logic Sizing Table:
[03/15 15:04:59     65s] 
[03/15 15:04:59     65s] ----------------------------------------------------------
[03/15 15:04:59     65s] Cell    Instance count    Source    Eligible library cells
[03/15 15:04:59     65s] ----------------------------------------------------------
[03/15 15:04:59     65s]   (empty table)
[03/15 15:04:59     65s] ----------------------------------------------------------
[03/15 15:04:59     65s] 
[03/15 15:04:59     65s] 
[03/15 15:05:00     65s] Clock tree balancer configuration for skew_group clk/CON:
[03/15 15:05:00     65s]   Sources:                     pin clk
[03/15 15:05:00     65s]   Total number of sinks:       11984
[03/15 15:05:00     65s]   Delay constrained sinks:     11984
[03/15 15:05:00     65s]   Non-leaf sinks:              0
[03/15 15:05:00     65s]   Ignore pins:                 0
[03/15 15:05:00     65s]  Timing corner WC:setup.late:
[03/15 15:05:00     65s]   Skew target:                 0.057ns
[03/15 15:05:00     65s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 15:05:00     65s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 15:05:00     65s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 15:05:00     66s] Primary reporting skew groups are:
[03/15 15:05:00     66s] skew_group clk/CON with 11984 clock sinks
[03/15 15:05:00     66s] 
[03/15 15:05:00     66s] Via Selection for Estimated Routes (rule default):
[03/15 15:05:00     66s] 
[03/15 15:05:00     66s] --------------------------------------------------------------------
[03/15 15:05:00     66s] Layer    Via Cell            Res.     Cap.     RC       Top of Stack
[03/15 15:05:00     66s] Range                        (Ohm)    (fF)     (fs)     Only
[03/15 15:05:00     66s] --------------------------------------------------------------------
[03/15 15:05:00     66s] M1-M2    VIA12_1cut          1.500    0.017    0.025    false
[03/15 15:05:00     66s] M2-M3    VIA23_1cut          1.500    0.015    0.023    false
[03/15 15:05:00     66s] M3-M4    VIA34_1cut          1.500    0.015    0.023    false
[03/15 15:05:00     66s] M4-M5    VIA45_1cut          1.500    0.015    0.023    false
[03/15 15:05:00     66s] M5-M6    VIA56_1cut          1.500    0.014    0.021    false
[03/15 15:05:00     66s] M6-M7    VIA67_1cut_FAT_C    0.220    0.071    0.016    false
[03/15 15:05:00     66s] M7-M8    VIA78_1cut_FAT_C    0.220    0.060    0.013    false
[03/15 15:05:00     66s] --------------------------------------------------------------------
[03/15 15:05:00     66s] 
[03/15 15:05:00     66s] No ideal or dont_touch nets found in the clock tree
[03/15 15:05:00     66s] No dont_touch hnets found in the clock tree
[03/15 15:05:00     66s] 
[03/15 15:05:00     66s] Filtering reasons for cell type: buffer
[03/15 15:05:00     66s] =======================================
[03/15 15:05:00     66s] 
[03/15 15:05:00     66s] ----------------------------------------------------------------------------------------------------------------------------------
[03/15 15:05:00     66s] Clock trees    Power domain    Reason                         Library cells
[03/15 15:05:00     66s] ----------------------------------------------------------------------------------------------------------------------------------
[03/15 15:05:00     66s] all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/15 15:05:00     66s] ----------------------------------------------------------------------------------------------------------------------------------
[03/15 15:05:00     66s] 
[03/15 15:05:00     66s] Filtering reasons for cell type: inverter
[03/15 15:05:00     66s] =========================================
[03/15 15:05:00     66s] 
[03/15 15:05:00     66s] --------------------------------------------------------------------------------------------------------------------------------
[03/15 15:05:00     66s] Clock trees    Power domain    Reason                         Library cells
[03/15 15:05:00     66s] --------------------------------------------------------------------------------------------------------------------------------
[03/15 15:05:00     66s] all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/15 15:05:00     66s] --------------------------------------------------------------------------------------------------------------------------------
[03/15 15:05:00     66s] 
[03/15 15:05:00     66s] 
[03/15 15:05:00     66s] Validating CTS configuration done. (took cpu=0:00:02.7 real=0:00:02.7)
[03/15 15:05:00     66s] CCOpt configuration status: all checks passed.
[03/15 15:05:00     66s] External - Set all clocks to propagated mode...
[03/15 15:05:00     66s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/15 15:05:00     66s]  * CCOpt property update_io_latency is false
[03/15 15:05:00     66s] 
[03/15 15:05:00     66s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 15:05:00     66s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[03/15 15:05:00     66s] 
[03/15 15:05:00     66s] 
[03/15 15:05:00     66s] 
[03/15 15:05:00     66s] Check Prerequisites done. (took cpu=0:00:03.4 real=0:00:03.4)
[03/15 15:05:00     66s] CCOpt::Phase::Initialization done. (took cpu=0:00:03.4 real=0:00:03.4)
[03/15 15:05:00     66s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1573.8M
[03/15 15:05:00     66s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.170, REAL:0.167, MEM:1573.8M
[03/15 15:05:00     66s] 
[03/15 15:05:00     66s] Power Net Detected:
[03/15 15:05:00     66s]         Voltage	    Name
[03/15 15:05:00     66s]              0V	    VSS
[03/15 15:05:00     66s]            0.9V	    VDD
[03/15 15:05:00     66s] #################################################################################
[03/15 15:05:00     66s] # Design Stage: PreRoute
[03/15 15:05:00     66s] # Design Name: core
[03/15 15:05:00     66s] # Design Mode: 65nm
[03/15 15:05:00     66s] # Analysis Mode: MMMC Non-OCV 
[03/15 15:05:00     66s] # Parasitics Mode: No SPEF/RCDB
[03/15 15:05:00     66s] # Signoff Settings: SI Off 
[03/15 15:05:00     66s] #################################################################################
[03/15 15:05:03     69s] *** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 1573.8M) ***
[03/15 15:05:04     70s]              0V	    VSS
[03/15 15:05:04     70s]            0.9V	    VDD
[03/15 15:05:04     70s] clk(1000MHz) Processing average sequential pin duty cycle 
[03/15 15:05:12     78s] Processing average sequential pin duty cycle 
[03/15 15:05:12     78s] Initializing cpe interface
[03/15 15:05:12     78s] Executing ccopt post-processing.
[03/15 15:05:12     78s] Synthesizing clock trees with CCOpt...
[03/15 15:05:12     78s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/15 15:05:12     78s] CCOpt::Phase::PreparingToBalance...
[03/15 15:05:12     78s] Leaving CCOpt scope - Initializing power interface...
[03/15 15:05:12     78s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 15:05:12     78s] Leaving CCOpt scope - Initializing activity data...
[03/15 15:05:12     78s] Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/15 15:05:12     78s] 
[03/15 15:05:12     78s] Positive (advancing) pin insertion delays
[03/15 15:05:12     78s] =========================================
[03/15 15:05:12     78s] 
[03/15 15:05:12     78s] -----------------------------
[03/15 15:05:12     78s] From (ns)    To (ns)    Count
[03/15 15:05:12     78s] -----------------------------
[03/15 15:05:12     78s] below         0.200      155
[03/15 15:05:12     78s]   0.200       0.210        0
[03/15 15:05:12     78s] -----------------------------
[03/15 15:05:12     78s] 
[03/15 15:05:12     78s] Total            : 31.000ns
[03/15 15:05:12     78s] Mean             :  0.200ns
[03/15 15:05:12     78s] Std.Dev          :  0.000ns
[03/15 15:05:12     78s]                     
[03/15 15:05:12     78s] Smallest advance : 0.200ns at psum_mem_instance/Q_reg_152_/CP
[03/15 15:05:12     78s] Largest advance  : 0.200ns at psum_mem_instance/Q_reg_152_/CP
[03/15 15:05:12     78s] 
[03/15 15:05:12     78s] Found 155 advancing pin insertion delay (1.293% of 11984 clock tree sinks)
[03/15 15:05:12     78s] 
[03/15 15:05:12     78s] Negative (delaying) pin insertion delays
[03/15 15:05:12     78s] ========================================
[03/15 15:05:12     78s] 
[03/15 15:05:12     78s] Found 0 delaying pin insertion delay (0.000% of 11984 clock tree sinks)
[03/15 15:05:12     78s] Notify start of optimization...
[03/15 15:05:12     78s] Notify start of optimization done.
[03/15 15:05:12     78s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[03/15 15:05:12     78s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1573.8M
[03/15 15:05:12     78s] All LLGs are deleted
[03/15 15:05:12     78s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1573.8M
[03/15 15:05:12     78s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1567.8M
[03/15 15:05:12     78s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1567.8M
[03/15 15:05:12     78s] ### Creating LA Mngr. totSessionCpu=0:01:18 mem=1567.8M
[03/15 15:05:12     78s] ### Creating LA Mngr, finished. totSessionCpu=0:01:18 mem=1567.8M
[03/15 15:05:12     78s] (I)       Started Loading and Dumping File ( Curr Mem: 1567.77 MB )
[03/15 15:05:12     78s] (I)       Reading DB...
[03/15 15:05:12     78s] (I)       Read data from FE... (mem=1567.8M)
[03/15 15:05:12     78s] (I)       Read nodes and places... (mem=1567.8M)
[03/15 15:05:12     78s] (I)       Done Read nodes and places (cpu=0.110s, mem=1584.8M)
[03/15 15:05:12     78s] (I)       Read nets... (mem=1584.8M)
[03/15 15:05:12     78s] (I)       Done Read nets (cpu=0.300s, mem=1610.8M)
[03/15 15:05:12     78s] (I)       Done Read data from FE (cpu=0.410s, mem=1610.8M)
[03/15 15:05:12     78s] (I)       before initializing RouteDB syMemory usage = 1610.8 MB
[03/15 15:05:12     78s] (I)       Honor MSV route constraint: false
[03/15 15:05:12     78s] (I)       Maximum routing layer  : 127
[03/15 15:05:12     78s] (I)       Minimum routing layer  : 2
[03/15 15:05:12     78s] (I)       Supply scale factor H  : 1.00
[03/15 15:05:12     78s] (I)       Supply scale factor V  : 1.00
[03/15 15:05:12     78s] (I)       Tracks used by clock wire: 0
[03/15 15:05:12     78s] (I)       Reverse direction      : 
[03/15 15:05:12     78s] (I)       Honor partition pin guides: true
[03/15 15:05:12     78s] (I)       Route selected nets only: false
[03/15 15:05:12     78s] (I)       Route secondary PG pins: false
[03/15 15:05:12     78s] (I)       Second PG max fanout   : 2147483647
[03/15 15:05:12     78s] (I)       Apply function for special wires: true
[03/15 15:05:12     78s] (I)       Layer by layer blockage reading: true
[03/15 15:05:12     78s] (I)       Offset calculation fix : true
[03/15 15:05:12     78s] (I)       Route stripe layer range: 
[03/15 15:05:12     78s] (I)       Honor partition fences : 
[03/15 15:05:12     78s] (I)       Honor partition pin    : 
[03/15 15:05:12     78s] (I)       Honor partition fences with feedthrough: 
[03/15 15:05:12     78s] (I)       Counted 14541 PG shapes. We will not process PG shapes layer by layer.
[03/15 15:05:12     78s] (I)       Use row-based GCell size
[03/15 15:05:12     78s] (I)       Use row-based GCell align
[03/15 15:05:12     78s] (I)       GCell unit size   : 3600
[03/15 15:05:12     78s] (I)       GCell multiplier  : 1
[03/15 15:05:12     78s] (I)       GCell row height  : 3600
[03/15 15:05:12     78s] (I)       Actual row height : 3600
[03/15 15:05:12     78s] (I)       GCell align ref   : 20000 20000
[03/15 15:05:12     78s] [NR-eGR] Track table information for default rule: 
[03/15 15:05:12     78s] [NR-eGR] M1 has no routable track
[03/15 15:05:12     78s] [NR-eGR] M2 has single uniform track structure
[03/15 15:05:12     78s] [NR-eGR] M3 has single uniform track structure
[03/15 15:05:12     78s] [NR-eGR] M4 has single uniform track structure
[03/15 15:05:12     78s] [NR-eGR] M5 has single uniform track structure
[03/15 15:05:12     78s] [NR-eGR] M6 has single uniform track structure
[03/15 15:05:12     78s] [NR-eGR] M7 has single uniform track structure
[03/15 15:05:12     78s] [NR-eGR] M8 has single uniform track structure
[03/15 15:05:12     78s] (I)       ===========================================================================
[03/15 15:05:12     78s] (I)       == Report All Rule Vias ==
[03/15 15:05:12     78s] (I)       ===========================================================================
[03/15 15:05:12     78s] (I)        Via Rule : (Default)
[03/15 15:05:12     78s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 15:05:12     78s] (I)       ---------------------------------------------------------------------------
[03/15 15:05:12     78s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/15 15:05:12     78s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/15 15:05:12     78s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/15 15:05:12     78s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/15 15:05:12     78s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/15 15:05:12     78s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/15 15:05:12     78s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/15 15:05:12     78s] (I)        8    0 : ---                         0 : ---                      
[03/15 15:05:12     78s] (I)       ===========================================================================
[03/15 15:05:12     78s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1610.77 MB )
[03/15 15:05:12     78s] [NR-eGR] Read 21604 PG shapes
[03/15 15:05:12     78s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1610.77 MB )
[03/15 15:05:12     78s] [NR-eGR] #Routing Blockages  : 0
[03/15 15:05:12     78s] [NR-eGR] #Instance Blockages : 0
[03/15 15:05:12     78s] [NR-eGR] #PG Blockages       : 21604
[03/15 15:05:12     78s] [NR-eGR] #Bump Blockages     : 0
[03/15 15:05:12     78s] [NR-eGR] #Boundary Blockages : 0
[03/15 15:05:12     78s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 15:05:12     78s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/15 15:05:12     78s] (I)       readDataFromPlaceDB
[03/15 15:05:12     78s] (I)       Read net information..
[03/15 15:05:13     78s] [NR-eGR] Read numTotalNets=86878  numIgnoredNets=0
[03/15 15:05:13     78s] (I)       Read testcase time = 0.040 seconds
[03/15 15:05:13     78s] 
[03/15 15:05:13     78s] (I)       early_global_route_priority property id does not exist.
[03/15 15:05:13     78s] (I)       Start initializing grid graph
[03/15 15:05:13     78s] (I)       End initializing grid graph
[03/15 15:05:13     78s] (I)       Model blockages into capacity
[03/15 15:05:13     78s] (I)       Read Num Blocks=21604  Num Prerouted Wires=0  Num CS=0
[03/15 15:05:13     78s] (I)       Started Modeling ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     78s] (I)       Started Modeling Layer 1 ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     78s] (I)       Started Modeling Layer 2 ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Layer 1 (V) : #blockages 9134 : #preroutes 0
[03/15 15:05:13     79s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Started Modeling Layer 3 ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Layer 2 (H) : #blockages 8300 : #preroutes 0
[03/15 15:05:13     79s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Started Modeling Layer 4 ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Layer 3 (V) : #blockages 4170 : #preroutes 0
[03/15 15:05:13     79s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Started Modeling Layer 5 ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/15 15:05:13     79s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Started Modeling Layer 6 ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/15 15:05:13     79s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Started Modeling Layer 7 ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 15:05:13     79s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Started Modeling Layer 8 ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 15:05:13     79s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Finished Modeling ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       -- layer congestion ratio --
[03/15 15:05:13     79s] (I)       Layer 1 : 0.100000
[03/15 15:05:13     79s] (I)       Layer 2 : 0.700000
[03/15 15:05:13     79s] (I)       Layer 3 : 0.700000
[03/15 15:05:13     79s] (I)       Layer 4 : 0.700000
[03/15 15:05:13     79s] (I)       Layer 5 : 0.700000
[03/15 15:05:13     79s] (I)       Layer 6 : 0.700000
[03/15 15:05:13     79s] (I)       Layer 7 : 0.700000
[03/15 15:05:13     79s] (I)       Layer 8 : 0.700000
[03/15 15:05:13     79s] (I)       ----------------------------
[03/15 15:05:13     79s] (I)       Number of ignored nets = 0
[03/15 15:05:13     79s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 15:05:13     79s] (I)       Number of clock nets = 1.  Ignored: No
[03/15 15:05:13     79s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 15:05:13     79s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 15:05:13     79s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 15:05:13     79s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 15:05:13     79s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 15:05:13     79s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 15:05:13     79s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 15:05:13     79s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/15 15:05:13     79s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1630.0 MB
[03/15 15:05:13     79s] (I)       Ndr track 0 does not exist
[03/15 15:05:13     79s] (I)       Layer1  viaCost=300.00
[03/15 15:05:13     79s] (I)       Layer2  viaCost=100.00
[03/15 15:05:13     79s] (I)       Layer3  viaCost=100.00
[03/15 15:05:13     79s] (I)       Layer4  viaCost=100.00
[03/15 15:05:13     79s] (I)       Layer5  viaCost=100.00
[03/15 15:05:13     79s] (I)       Layer6  viaCost=200.00
[03/15 15:05:13     79s] (I)       Layer7  viaCost=100.00
[03/15 15:05:13     79s] (I)       ---------------------Grid Graph Info--------------------
[03/15 15:05:13     79s] (I)       Routing area        : (0, 0) - (1520400, 1516000)
[03/15 15:05:13     79s] (I)       Core area           : (20000, 20000) - (1500400, 1496000)
[03/15 15:05:13     79s] (I)       Site width          :   400  (dbu)
[03/15 15:05:13     79s] (I)       Row height          :  3600  (dbu)
[03/15 15:05:13     79s] (I)       GCell row height    :  3600  (dbu)
[03/15 15:05:13     79s] (I)       GCell width         :  3600  (dbu)
[03/15 15:05:13     79s] (I)       GCell height        :  3600  (dbu)
[03/15 15:05:13     79s] (I)       Grid                :   422   421     8
[03/15 15:05:13     79s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 15:05:13     79s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 15:05:13     79s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 15:05:13     79s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 15:05:13     79s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 15:05:13     79s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 15:05:13     79s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 15:05:13     79s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 15:05:13     79s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 15:05:13     79s] (I)       Total num of tracks :     0  3801  3789  3801  3789  3801   947   950
[03/15 15:05:13     79s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 15:05:13     79s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 15:05:13     79s] (I)       --------------------------------------------------------
[03/15 15:05:13     79s] 
[03/15 15:05:13     79s] [NR-eGR] ============ Routing rule table ============
[03/15 15:05:13     79s] [NR-eGR] Rule id: 0  Nets: 86878 
[03/15 15:05:13     79s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 15:05:13     79s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 15:05:13     79s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 15:05:13     79s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 15:05:13     79s] [NR-eGR] ========================================
[03/15 15:05:13     79s] [NR-eGR] 
[03/15 15:05:13     79s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 15:05:13     79s] (I)       blocked tracks on layer2 : = 133027 / 1600221 (8.31%)
[03/15 15:05:13     79s] (I)       blocked tracks on layer3 : = 28883 / 1598958 (1.81%)
[03/15 15:05:13     79s] (I)       blocked tracks on layer4 : = 129735 / 1600221 (8.11%)
[03/15 15:05:13     79s] (I)       blocked tracks on layer5 : = 0 / 1598958 (0.00%)
[03/15 15:05:13     79s] (I)       blocked tracks on layer6 : = 0 / 1600221 (0.00%)
[03/15 15:05:13     79s] (I)       blocked tracks on layer7 : = 0 / 399634 (0.00%)
[03/15 15:05:13     79s] (I)       blocked tracks on layer8 : = 0 / 399950 (0.00%)
[03/15 15:05:13     79s] (I)       After initializing earlyGlobalRoute syMemory usage = 1630.0 MB
[03/15 15:05:13     79s] (I)       Finished Loading and Dumping File ( CPU: 0.63 sec, Real: 0.63 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Started Global Routing ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       ============= Initialization =============
[03/15 15:05:13     79s] (I)       totalPins=289922  totalGlobalPin=274062 (94.53%)
[03/15 15:05:13     79s] (I)       Started Build MST ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Generate topology with single threads
[03/15 15:05:13     79s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       total 2D Cap : 799584 = (399634 H, 399950 V)
[03/15 15:05:13     79s] [NR-eGR] Layer group 1: route 1486 net(s) in layer range [7, 8]
[03/15 15:05:13     79s] (I)       ============  Phase 1a Route ============
[03/15 15:05:13     79s] (I)       Started Phase 1a ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 15:05:13     79s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Usage: 54823 = (23297 H, 31526 V) = (5.83% H, 7.88% V) = (4.193e+04um H, 5.675e+04um V)
[03/15 15:05:13     79s] (I)       
[03/15 15:05:13     79s] (I)       ============  Phase 1b Route ============
[03/15 15:05:13     79s] (I)       Started Phase 1b ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Usage: 54853 = (23312 H, 31541 V) = (5.83% H, 7.89% V) = (4.196e+04um H, 5.677e+04um V)
[03/15 15:05:13     79s] (I)       
[03/15 15:05:13     79s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.11% V. EstWL: 9.873540e+04um
[03/15 15:05:13     79s] (I)       ============  Phase 1c Route ============
[03/15 15:05:13     79s] (I)       Started Phase 1c ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Level2 Grid: 85 x 85
[03/15 15:05:13     79s] (I)       Started Two Level Routing ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Usage: 54854 = (23313 H, 31541 V) = (5.83% H, 7.89% V) = (4.196e+04um H, 5.677e+04um V)
[03/15 15:05:13     79s] (I)       
[03/15 15:05:13     79s] (I)       ============  Phase 1d Route ============
[03/15 15:05:13     79s] (I)       Started Phase 1d ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Usage: 54862 = (23321 H, 31541 V) = (5.84% H, 7.89% V) = (4.198e+04um H, 5.677e+04um V)
[03/15 15:05:13     79s] (I)       
[03/15 15:05:13     79s] (I)       ============  Phase 1e Route ============
[03/15 15:05:13     79s] (I)       Started Phase 1e ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Usage: 54862 = (23321 H, 31541 V) = (5.84% H, 7.89% V) = (4.198e+04um H, 5.677e+04um V)
[03/15 15:05:13     79s] (I)       
[03/15 15:05:13     79s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.07% V. EstWL: 9.875160e+04um
[03/15 15:05:13     79s] [NR-eGR] 
[03/15 15:05:13     79s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Running layer assignment with 1 threads
[03/15 15:05:13     79s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Started Build MST ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Generate topology with single threads
[03/15 15:05:13     79s] (I)       Finished Build MST ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       total 2D Cap : 8560703 = (3570991 H, 4989712 V)
[03/15 15:05:13     79s] [NR-eGR] Layer group 2: route 85392 net(s) in layer range [2, 8]
[03/15 15:05:13     79s] (I)       ============  Phase 1a Route ============
[03/15 15:05:13     79s] (I)       Started Phase 1a ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Finished Phase 1a ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 15:05:13     79s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Usage: 894215 = (415354 H, 478861 V) = (11.63% H, 9.60% V) = (7.476e+05um H, 8.619e+05um V)
[03/15 15:05:13     79s] (I)       
[03/15 15:05:13     79s] (I)       ============  Phase 1b Route ============
[03/15 15:05:13     79s] (I)       Started Phase 1b ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Usage: 894220 = (415355 H, 478865 V) = (11.63% H, 9.60% V) = (7.476e+05um H, 8.620e+05um V)
[03/15 15:05:13     79s] (I)       
[03/15 15:05:13     79s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.609596e+06um
[03/15 15:05:13     79s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/15 15:05:13     79s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 15:05:13     79s] (I)       ============  Phase 1c Route ============
[03/15 15:05:13     79s] (I)       Started Phase 1c ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Level2 Grid: 85 x 85
[03/15 15:05:13     79s] (I)       Started Two Level Routing ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:13     79s] (I)       Usage: 894220 = (415355 H, 478865 V) = (11.63% H, 9.60% V) = (7.476e+05um H, 8.620e+05um V)
[03/15 15:05:13     79s] (I)       
[03/15 15:05:13     79s] (I)       ============  Phase 1d Route ============
[03/15 15:05:13     79s] (I)       Started Phase 1d ( Curr Mem: 1629.99 MB )
[03/15 15:05:14     80s] (I)       Finished Phase 1d ( CPU: 0.41 sec, Real: 0.40 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:14     80s] (I)       Usage: 894238 = (415364 H, 478874 V) = (11.63% H, 9.60% V) = (7.477e+05um H, 8.620e+05um V)
[03/15 15:05:14     80s] (I)       
[03/15 15:05:14     80s] (I)       ============  Phase 1e Route ============
[03/15 15:05:14     80s] (I)       Started Phase 1e ( Curr Mem: 1629.99 MB )
[03/15 15:05:14     80s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:14     80s] (I)       Usage: 894238 = (415364 H, 478874 V) = (11.63% H, 9.60% V) = (7.477e+05um H, 8.620e+05um V)
[03/15 15:05:14     80s] (I)       
[03/15 15:05:14     80s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.609628e+06um
[03/15 15:05:14     80s] [NR-eGR] 
[03/15 15:05:14     80s] (I)       Current Phase 1l[Initialization] ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:14     80s] (I)       Running layer assignment with 1 threads
[03/15 15:05:14     80s] (I)       Finished Phase 1l ( CPU: 0.52 sec, Real: 0.52 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:14     80s] (I)       ============  Phase 1l Route ============
[03/15 15:05:14     80s] (I)       
[03/15 15:05:14     80s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 15:05:14     80s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/15 15:05:14     80s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/15 15:05:14     80s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[03/15 15:05:14     80s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/15 15:05:14     80s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 15:05:14     80s] [NR-eGR]      M2  (2)       276( 0.16%)        36( 0.02%)         3( 0.00%)         1( 0.00%)   ( 0.18%) 
[03/15 15:05:14     80s] [NR-eGR]      M3  (3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 15:05:14     80s] [NR-eGR]      M4  (4)        25( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/15 15:05:14     80s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 15:05:14     80s] [NR-eGR]      M6  (6)        17( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/15 15:05:14     80s] [NR-eGR]      M7  (7)       100( 0.06%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[03/15 15:05:14     80s] [NR-eGR]      M8  (8)       120( 0.07%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[03/15 15:05:14     80s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/15 15:05:14     80s] [NR-eGR] Total              539( 0.04%)        38( 0.00%)         3( 0.00%)         1( 0.00%)   ( 0.05%) 
[03/15 15:05:14     80s] [NR-eGR] 
[03/15 15:05:14     80s] (I)       Finished Global Routing ( CPU: 1.63 sec, Real: 1.62 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:14     80s] (I)       total 2D Cap : 8576236 = (3573721 H, 5002515 V)
[03/15 15:05:14     80s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 15:05:14     80s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 15:05:14     80s] (I)       ============= track Assignment ============
[03/15 15:05:14     80s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1629.99 MB )
[03/15 15:05:14     80s] (I)       Finished Extract Global 3D Wires ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:14     80s] (I)       Started Greedy Track Assignment ( Curr Mem: 1629.99 MB )
[03/15 15:05:14     80s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 15:05:14     80s] (I)       Running track assignment with 1 threads
[03/15 15:05:14     80s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:14     80s] (I)       Run Multi-thread track assignment
[03/15 15:05:15     81s] (I)       Finished Greedy Track Assignment ( CPU: 1.00 sec, Real: 1.00 sec, Curr Mem: 1629.99 MB )
[03/15 15:05:16     82s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:05:16     82s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 289614
[03/15 15:05:16     82s] [NR-eGR]     M2  (2V) length: 5.135500e+05um, number of vias: 410043
[03/15 15:05:16     82s] [NR-eGR]     M3  (3H) length: 5.552626e+05um, number of vias: 34081
[03/15 15:05:16     82s] [NR-eGR]     M4  (4V) length: 2.900552e+05um, number of vias: 15110
[03/15 15:05:16     82s] [NR-eGR]     M5  (5H) length: 1.651049e+05um, number of vias: 9593
[03/15 15:05:16     82s] [NR-eGR]     M6  (6V) length: 3.678770e+04um, number of vias: 8217
[03/15 15:05:16     82s] [NR-eGR]     M7  (7H) length: 4.572060e+04um, number of vias: 10170
[03/15 15:05:16     82s] [NR-eGR]     M8  (8V) length: 5.833428e+04um, number of vias: 0
[03/15 15:05:16     82s] [NR-eGR] Total length: 1.664815e+06um, number of vias: 776828
[03/15 15:05:16     82s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:05:16     82s] [NR-eGR] Total eGR-routed clock nets wire length: 4.048290e+04um 
[03/15 15:05:16     82s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:05:16     82s] Saved RC grid cleaned up.
[03/15 15:05:16     82s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.12 sec, Real: 4.11 sec, Curr Mem: 1634.99 MB )
[03/15 15:05:16     82s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:04.3 real=0:00:04.3)
[03/15 15:05:16     82s] Rebuilding timing graph...
[03/15 15:05:19     85s] Rebuilding timing graph done.
[03/15 15:05:19     85s] Legalization setup...
[03/15 15:05:19     85s] Using cell based legalization.
[03/15 15:05:19     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:1636.9M
[03/15 15:05:19     85s] z: 2, totalTracks: 1
[03/15 15:05:19     85s] z: 4, totalTracks: 1
[03/15 15:05:19     85s] z: 6, totalTracks: 1
[03/15 15:05:19     85s] z: 8, totalTracks: 1
[03/15 15:05:19     85s] #spOpts: N=65 mergeVia=F 
[03/15 15:05:19     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1636.9M
[03/15 15:05:19     85s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1636.9M
[03/15 15:05:19     85s] Core basic site is core
[03/15 15:05:19     85s] SiteArray: non-trimmed site array dimensions = 410 x 3701
[03/15 15:05:19     85s] SiteArray: use 6,299,648 bytes
[03/15 15:05:19     85s] SiteArray: current memory after site array memory allocation 1642.9M
[03/15 15:05:19     85s] SiteArray: FP blocked sites are writable
[03/15 15:05:19     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 15:05:19     85s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1642.9M
[03/15 15:05:19     85s] Process 13583 wires and vias for routing blockage and capacity analysis
[03/15 15:05:19     85s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.028, MEM:1642.9M
[03/15 15:05:19     85s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.150, REAL:0.146, MEM:1642.9M
[03/15 15:05:19     85s] OPERPROF:     Starting CMU at level 3, MEM:1642.9M
[03/15 15:05:19     85s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.009, MEM:1642.9M
[03/15 15:05:19     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.179, MEM:1642.9M
[03/15 15:05:19     85s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1642.9MB).
[03/15 15:05:19     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.315, MEM:1642.9M
[03/15 15:05:19     85s] (I)       Load db... (mem=1642.9M)
[03/15 15:05:19     85s] (I)       Read data from FE... (mem=1642.9M)
[03/15 15:05:19     85s] (I)       Read nodes and places... (mem=1642.9M)
[03/15 15:05:19     85s] (I)       Number of ignored instance 0
[03/15 15:05:19     85s] (I)       Number of inbound cells 0
[03/15 15:05:19     85s] (I)       numMoveCells=81939, numMacros=0  numPads=332  numMultiRowHeightInsts=0
[03/15 15:05:19     85s] (I)       cell height: 3600, count: 81939
[03/15 15:05:19     85s] (I)       Done Read nodes and places (cpu=0.140s, mem=1675.8M)
[03/15 15:05:19     85s] (I)       Read rows... (mem=1675.8M)
[03/15 15:05:19     85s] (I)       Done Read rows (cpu=0.000s, mem=1675.8M)
[03/15 15:05:19     85s] (I)       Done Read data from FE (cpu=0.140s, mem=1675.8M)
[03/15 15:05:19     85s] (I)       Done Load db (cpu=0.140s, mem=1675.8M)
[03/15 15:05:19     85s] (I)       Constructing placeable region... (mem=1675.8M)
[03/15 15:05:19     85s] (I)       Constructing bin map
[03/15 15:05:19     85s] (I)       Initialize bin information with width=36000 height=36000
[03/15 15:05:19     85s] (I)       Done constructing bin map
[03/15 15:05:19     85s] (I)       Removing 0 blocked bin with high fixed inst density
[03/15 15:05:19     85s] (I)       Compute region effective width... (mem=1675.8M)
[03/15 15:05:19     85s] (I)       Done Compute region effective width (cpu=0.000s, mem=1675.8M)
[03/15 15:05:19     85s] (I)       Done Constructing placeable region (cpu=0.040s, mem=1675.8M)
[03/15 15:05:19     85s] Legalization setup done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/15 15:05:19     85s] Validating CTS configuration...
[03/15 15:05:19     85s] Checking module port directions...
[03/15 15:05:19     85s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 15:05:19     85s] Non-default CCOpt properties:
[03/15 15:05:19     85s] cloning_copy_activity: 1 (default: false)
[03/15 15:05:19     85s] cts_merge_clock_gates is set for at least one key
[03/15 15:05:19     85s] cts_merge_clock_logic is set for at least one key
[03/15 15:05:19     85s] route_type is set for at least one key
[03/15 15:05:19     85s] update_io_latency: 0 (default: true)
[03/15 15:05:20     86s] Route type trimming info:
[03/15 15:05:20     86s]   No route type modifications were made.
[03/15 15:05:20     86s] Accumulated time to calculate placeable region: 0
[03/15 15:05:20     86s] (I)       Initializing Steiner engine. 
[03/15 15:05:20     86s] LayerId::1 widthSet size::4
[03/15 15:05:20     86s] LayerId::2 widthSet size::4
[03/15 15:05:20     86s] LayerId::3 widthSet size::4
[03/15 15:05:20     86s] LayerId::4 widthSet size::4
[03/15 15:05:20     86s] LayerId::5 widthSet size::4
[03/15 15:05:20     86s] LayerId::6 widthSet size::4
[03/15 15:05:20     86s] LayerId::7 widthSet size::4
[03/15 15:05:20     86s] LayerId::8 widthSet size::4
[03/15 15:05:20     86s] Updating RC grid for preRoute extraction ...
[03/15 15:05:20     86s] Initializing multi-corner capacitance tables ... 
[03/15 15:05:20     86s] Initializing multi-corner resistance tables ...
[03/15 15:05:21     87s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296298 ; uaWl: 0.938265 ; uaWlH: 0.296964 ; aWlH: 0.061035 ; Pmax: 0.840300 ; wcR: 0.636400 ; newSi: 0.095700 ; pMod: 81 ; 
[03/15 15:05:21     87s] End AAE Lib Interpolated Model. (MEM=1692.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:05:21     87s] Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/15 15:05:21     87s] Original list had 9 cells:
[03/15 15:05:21     87s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 15:05:21     87s] Library trimming was not able to trim any cells:
[03/15 15:05:21     87s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 15:05:21     87s] Accumulated time to calculate placeable region: 0
[03/15 15:05:21     87s] Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/15 15:05:21     87s] Original list had 8 cells:
[03/15 15:05:21     87s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 15:05:21     87s] Library trimming was not able to trim any cells:
[03/15 15:05:21     87s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 15:05:21     87s] Accumulated time to calculate placeable region: 0
[03/15 15:05:22     88s] Clock tree balancer configuration for clock_tree clk:
[03/15 15:05:22     88s] Non-default CCOpt properties:
[03/15 15:05:22     88s]   cts_merge_clock_gates: true (default: false)
[03/15 15:05:22     88s]   cts_merge_clock_logic: true (default: false)
[03/15 15:05:22     88s]   route_type (leaf): default_route_type_leaf (default: default)
[03/15 15:05:22     88s]   route_type (trunk): default_route_type_nonleaf (default: default)
[03/15 15:05:22     88s]   route_type (top): default_route_type_nonleaf (default: default)
[03/15 15:05:22     88s] For power domain auto-default:
[03/15 15:05:22     88s]   Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/15 15:05:22     88s]   Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/15 15:05:22     88s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/15 15:05:22     88s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 546267.600um^2
[03/15 15:05:22     88s] Top Routing info:
[03/15 15:05:22     88s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/15 15:05:22     88s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/15 15:05:22     88s] Trunk Routing info:
[03/15 15:05:22     88s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/15 15:05:22     88s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/15 15:05:22     88s] Leaf Routing info:
[03/15 15:05:22     88s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/15 15:05:22     88s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/15 15:05:22     88s] For timing_corner WC:setup, late and power domain auto-default:
[03/15 15:05:22     88s]   Slew time target (leaf):    0.105ns
[03/15 15:05:22     88s]   Slew time target (trunk):   0.105ns
[03/15 15:05:22     88s]   Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/15 15:05:22     88s]   Buffer unit delay: 0.057ns
[03/15 15:05:22     88s]   Buffer max distance: 562.449um
[03/15 15:05:22     88s] Fastest wire driving cells and distances:
[03/15 15:05:22     88s]   Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/15 15:05:22     88s]   Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/15 15:05:22     88s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/15 15:05:22     88s] 
[03/15 15:05:22     88s] 
[03/15 15:05:22     88s] Logic Sizing Table:
[03/15 15:05:22     88s] 
[03/15 15:05:22     88s] ----------------------------------------------------------
[03/15 15:05:22     88s] Cell    Instance count    Source    Eligible library cells
[03/15 15:05:22     88s] ----------------------------------------------------------
[03/15 15:05:22     88s]   (empty table)
[03/15 15:05:22     88s] ----------------------------------------------------------
[03/15 15:05:22     88s] 
[03/15 15:05:22     88s] 
[03/15 15:05:22     88s] Clock tree balancer configuration for skew_group clk/CON:
[03/15 15:05:22     88s]   Sources:                     pin clk
[03/15 15:05:22     88s]   Total number of sinks:       11984
[03/15 15:05:22     88s]   Delay constrained sinks:     11984
[03/15 15:05:22     88s]   Non-leaf sinks:              0
[03/15 15:05:22     88s]   Ignore pins:                 0
[03/15 15:05:22     88s]  Timing corner WC:setup.late:
[03/15 15:05:22     88s]   Skew target:                 0.057ns
[03/15 15:05:22     88s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 15:05:22     88s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 15:05:22     88s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/15 15:05:22     88s] Primary reporting skew groups are:
[03/15 15:05:22     88s] skew_group clk/CON with 11984 clock sinks
[03/15 15:05:22     88s] 
[03/15 15:05:22     88s] Via Selection for Estimated Routes (rule default):
[03/15 15:05:22     88s] 
[03/15 15:05:22     88s] ----------------------------------------------------------------
[03/15 15:05:22     88s] Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/15 15:05:22     88s] Range                    (Ohm)    (fF)     (fs)     Only
[03/15 15:05:22     88s] ----------------------------------------------------------------
[03/15 15:05:22     88s] M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
[03/15 15:05:22     88s] M2-M3    VIA23_1cut      1.500    0.015    0.023    false
[03/15 15:05:22     88s] M3-M4    VIA34_1cut      1.500    0.015    0.023    false
[03/15 15:05:22     88s] M4-M5    VIA45_1cut      1.500    0.015    0.023    false
[03/15 15:05:22     88s] M5-M6    VIA56_1cut      1.500    0.014    0.021    false
[03/15 15:05:22     88s] M6-M7    VIA67_1cut      0.220    0.071    0.016    false
[03/15 15:05:22     88s] M7-M8    VIA78_1cut      0.220    0.060    0.013    false
[03/15 15:05:22     88s] ----------------------------------------------------------------
[03/15 15:05:22     88s] 
[03/15 15:05:22     88s] No ideal or dont_touch nets found in the clock tree
[03/15 15:05:22     88s] No dont_touch hnets found in the clock tree
[03/15 15:05:22     88s] 
[03/15 15:05:22     88s] Filtering reasons for cell type: buffer
[03/15 15:05:22     88s] =======================================
[03/15 15:05:22     88s] 
[03/15 15:05:22     88s] ----------------------------------------------------------------------------------------------------------------------------------
[03/15 15:05:22     88s] Clock trees    Power domain    Reason                         Library cells
[03/15 15:05:22     88s] ----------------------------------------------------------------------------------------------------------------------------------
[03/15 15:05:22     88s] all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/15 15:05:22     88s] ----------------------------------------------------------------------------------------------------------------------------------
[03/15 15:05:22     88s] 
[03/15 15:05:22     88s] Filtering reasons for cell type: inverter
[03/15 15:05:22     88s] =========================================
[03/15 15:05:22     88s] 
[03/15 15:05:22     88s] --------------------------------------------------------------------------------------------------------------------------------
[03/15 15:05:22     88s] Clock trees    Power domain    Reason                         Library cells
[03/15 15:05:22     88s] --------------------------------------------------------------------------------------------------------------------------------
[03/15 15:05:22     88s] all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/15 15:05:22     88s] --------------------------------------------------------------------------------------------------------------------------------
[03/15 15:05:22     88s] 
[03/15 15:05:22     88s] 
[03/15 15:05:22     88s] Validating CTS configuration done. (took cpu=0:00:02.4 real=0:00:02.4)
[03/15 15:05:22     88s] CCOpt configuration status: all checks passed.
[03/15 15:05:22     88s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[03/15 15:05:22     88s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[03/15 15:05:22     88s]   No exclusion drivers are needed.
[03/15 15:05:22     88s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[03/15 15:05:22     88s] Antenna diode management...
[03/15 15:05:22     88s]   Found 0 antenna diodes in the clock trees.
[03/15 15:05:22     88s]   
[03/15 15:05:22     88s] Antenna diode management done.
[03/15 15:05:22     88s] Adding driver cells for primary IOs...
[03/15 15:05:22     88s]   
[03/15 15:05:22     88s]   ----------------------------------------------------------------------------------------------
[03/15 15:05:22     88s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[03/15 15:05:22     88s]   ----------------------------------------------------------------------------------------------
[03/15 15:05:22     88s]     (empty table)
[03/15 15:05:22     88s]   ----------------------------------------------------------------------------------------------
[03/15 15:05:22     88s]   
[03/15 15:05:22     88s]   
[03/15 15:05:22     88s] Adding driver cells for primary IOs done.
[03/15 15:05:22     88s] Adding driver cell for primary IO roots...
[03/15 15:05:22     88s] Adding driver cell for primary IO roots done.
[03/15 15:05:22     88s] Maximizing clock DAG abstraction...
[03/15 15:05:22     88s] Maximizing clock DAG abstraction done.
[03/15 15:05:22     88s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:10.3 real=0:00:10.3)
[03/15 15:05:22     88s] Synthesizing clock trees...
[03/15 15:05:22     88s]   Preparing To Balance...
[03/15 15:05:22     88s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1740.5M
[03/15 15:05:22     88s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.190, REAL:0.186, MEM:1740.5M
[03/15 15:05:22     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:1740.5M
[03/15 15:05:22     88s] z: 2, totalTracks: 1
[03/15 15:05:22     88s] z: 4, totalTracks: 1
[03/15 15:05:22     88s] z: 6, totalTracks: 1
[03/15 15:05:22     88s] z: 8, totalTracks: 1
[03/15 15:05:22     88s] #spOpts: N=65 mergeVia=F 
[03/15 15:05:22     88s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1740.5M
[03/15 15:05:22     88s] OPERPROF:     Starting CMU at level 3, MEM:1740.5M
[03/15 15:05:22     88s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.008, MEM:1740.5M
[03/15 15:05:22     88s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.117, MEM:1740.5M
[03/15 15:05:22     88s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1740.5MB).
[03/15 15:05:22     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.216, MEM:1740.5M
[03/15 15:05:22     88s]   Checking for inverting clock gates...
[03/15 15:05:22     88s]   Checking for inverting clock gates done.
[03/15 15:05:22     88s]   Merging duplicate siblings in DAG...
[03/15 15:05:22     88s]     Clock DAG stats before merging:
[03/15 15:05:22     88s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[03/15 15:05:22     88s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/15 15:05:22     88s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/15 15:05:22     88s]     Resynthesising clock tree into netlist...
[03/15 15:05:22     88s]       Reset timing graph...
[03/15 15:05:23     89s] Ignoring AAE DB Resetting ...
[03/15 15:05:23     89s]       Reset timing graph done.
[03/15 15:05:23     89s]     Resynthesising clock tree into netlist done.
[03/15 15:05:23     89s]     
[03/15 15:05:23     89s]     Disconnecting clock tree from netlist...
[03/15 15:05:23     89s]     Disconnecting clock tree from netlist done.
[03/15 15:05:23     89s]   Merging duplicate siblings in DAG done.
[03/15 15:05:23     89s]   Preparing To Balance done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/15 15:05:23     89s]   CCOpt::Phase::Construction...
[03/15 15:05:23     89s]   Stage::Clustering...
[03/15 15:05:23     89s]   Clustering...
[03/15 15:05:23     89s]     Initialize for clustering...
[03/15 15:05:23     89s]     Clock DAG stats before clustering:
[03/15 15:05:23     89s]       cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
[03/15 15:05:23     89s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
[03/15 15:05:23     89s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[03/15 15:05:23     89s]     Computing max distances from locked parents...
[03/15 15:05:23     89s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[03/15 15:05:23     89s]     Computing max distances from locked parents done.
[03/15 15:05:23     89s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 15:05:23     89s]     Bottom-up phase...
[03/15 15:05:23     89s]     Clustering clock_tree clk...
[03/15 15:05:25     91s] End AAE Lib Interpolated Model. (MEM=1731 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:05:27     93s]         Accumulated time to calculate placeable region: 0
[03/15 15:05:27     93s]         Accumulated time to calculate placeable region: 0
[03/15 15:05:28     94s]         Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 15:05:29     95s]         Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/15 15:05:29     95s]     Clustering clock_tree clk done.
[03/15 15:05:29     95s]     Clock DAG stats after bottom-up phase:
[03/15 15:05:29     95s]       cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
[03/15 15:05:29     95s]       cell areas       : b=1428.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1428.480um^2
[03/15 15:05:29     95s]       hp wire lengths  : top=0.000um, trunk=4288.800um, leaf=12178.900um, total=16467.700um
[03/15 15:05:29     95s]     Clock DAG library cell distribution after bottom-up phase {count}:
[03/15 15:05:29     95s]        Bufs: CKBD16: 138 CKBD12: 4 CKBD8: 1 
[03/15 15:05:29     95s]     Bottom-up phase done. (took cpu=0:00:06.6 real=0:00:06.6)
[03/15 15:05:29     95s]     Legalizing clock trees...
[03/15 15:05:29     95s]     Resynthesising clock tree into netlist...
[03/15 15:05:30     96s]       Reset timing graph...
[03/15 15:05:30     96s] Ignoring AAE DB Resetting ...
[03/15 15:05:30     96s]       Reset timing graph done.
[03/15 15:05:30     96s]     Resynthesising clock tree into netlist done.
[03/15 15:05:30     96s]     Commiting net attributes....
[03/15 15:05:30     96s]     Commiting net attributes. done.
[03/15 15:05:30     96s]     Leaving CCOpt scope - ClockRefiner...
[03/15 15:05:30     96s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1731.0M
[03/15 15:05:30     96s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.190, REAL:0.191, MEM:1731.0M
[03/15 15:05:30     96s]     Assigned high priority to 12127 cells.
[03/15 15:05:30     96s]     Performing a single pass refine place with FGC disabled for clock sinks and datapath.
[03/15 15:05:30     96s]     Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Short Checks only, Datapath : Short Checks Only
[03/15 15:05:30     96s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1731.0M
[03/15 15:05:30     96s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1731.0M
[03/15 15:05:30     96s] z: 2, totalTracks: 1
[03/15 15:05:30     96s] z: 4, totalTracks: 1
[03/15 15:05:30     96s] z: 6, totalTracks: 1
[03/15 15:05:30     96s] z: 8, totalTracks: 1
[03/15 15:05:30     96s] #spOpts: N=65 mergeVia=F 
[03/15 15:05:30     96s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1731.0M
[03/15 15:05:30     96s] OPERPROF:       Starting CMU at level 4, MEM:1731.0M
[03/15 15:05:30     96s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.008, MEM:1731.0M
[03/15 15:05:30     96s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.120, REAL:0.124, MEM:1731.0M
[03/15 15:05:30     96s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1731.0MB).
[03/15 15:05:30     96s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.221, MEM:1731.0M
[03/15 15:05:30     96s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.221, MEM:1731.0M
[03/15 15:05:30     96s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.1
[03/15 15:05:30     96s] OPERPROF: Starting RefinePlace at level 1, MEM:1731.0M
[03/15 15:05:30     96s] *** Starting refinePlace (0:01:37 mem=1731.0M) ***
[03/15 15:05:30     96s] Total net bbox length = 1.438e+06 (6.602e+05 7.783e+05) (ext = 4.714e+04)
[03/15 15:05:30     96s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:05:30     96s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1731.0M
[03/15 15:05:30     96s] Starting refinePlace ...
[03/15 15:05:31     97s] ** Cut row section cpu time 0:00:00.0.
[03/15 15:05:31     97s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 15:05:32     98s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.8, real=0:00:02.0, mem=1731.0MB) @(0:01:37 - 0:01:39).
[03/15 15:05:32     98s] Move report: preRPlace moves 2140 insts, mean move: 1.09 um, max move: 6.00 um
[03/15 15:05:32     98s] 	Max move on inst (psum_mem_instance/Q_reg_98_): (486.40, 407.80) --> (484.00, 411.40)
[03/15 15:05:32     98s] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
[03/15 15:05:32     98s] wireLenOptFixPriorityInst 11984 inst fixed
[03/15 15:05:33     98s] 
[03/15 15:05:33     98s] Running Spiral with 1 thread in Normal Mode  fetchWidth=400 
[03/15 15:05:34    100s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:05:34    100s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:02.0, mem=1731.0MB) @(0:01:39 - 0:01:40).
[03/15 15:05:34    100s] Move report: Detail placement moves 2140 insts, mean move: 1.09 um, max move: 6.00 um
[03/15 15:05:34    100s] 	Max move on inst (psum_mem_instance/Q_reg_98_): (486.40, 407.80) --> (484.00, 411.40)
[03/15 15:05:34    100s] 	Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1731.0MB
[03/15 15:05:34    100s] Statistics of distance of Instance movement in refine placement:
[03/15 15:05:34    100s]   maximum (X+Y) =         6.00 um
[03/15 15:05:34    100s]   inst (psum_mem_instance/Q_reg_98_) with max move: (486.4, 407.8) -> (484, 411.4)
[03/15 15:05:34    100s]   mean    (X+Y) =         1.09 um
[03/15 15:05:34    100s] Summary Report:
[03/15 15:05:34    100s] Instances move: 2140 (out of 82082 movable)
[03/15 15:05:34    100s] Instances flipped: 0
[03/15 15:05:34    100s] Mean displacement: 1.09 um
[03/15 15:05:34    100s] Max displacement: 6.00 um (Instance: psum_mem_instance/Q_reg_98_) (486.4, 407.8) -> (484, 411.4)
[03/15 15:05:34    100s] 	Length: 30 sites, height: 1 rows, site name: core, cell type: EDFQD4
[03/15 15:05:34    100s] Total instances moved : 2140
[03/15 15:05:34    100s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.610, REAL:3.610, MEM:1731.0M
[03/15 15:05:34    100s] Total net bbox length = 1.439e+06 (6.607e+05 7.786e+05) (ext = 4.713e+04)
[03/15 15:05:34    100s] Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 1731.0MB
[03/15 15:05:34    100s] [CPU] RefinePlace/total (cpu=0:00:03.8, real=0:00:04.0, mem=1731.0MB) @(0:01:37 - 0:01:40).
[03/15 15:05:34    100s] *** Finished refinePlace (0:01:40 mem=1731.0M) ***
[03/15 15:05:34    100s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.1
[03/15 15:05:34    100s] OPERPROF: Finished RefinePlace at level 1, CPU:3.820, REAL:3.817, MEM:1731.0M
[03/15 15:05:34    100s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1731.0M
[03/15 15:05:34    100s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.180, REAL:0.181, MEM:1731.0M
[03/15 15:05:34    100s]     Moved 806, flipped 210 and cell swapped 0 of 12127 clock instance(s) during refinement.
[03/15 15:05:34    100s]     The largest move was 6 microns for psum_mem_instance/Q_reg_98_.
[03/15 15:05:34    100s]     Moved 15 and flipped 0 of 143 clock instances (excluding sinks) during refinement
[03/15 15:05:34    100s]     The largest move for clock insts (excluding sinks) was 5.6 microns. The inst with this movement was CTS_ccl_a_buf_00356
[03/15 15:05:34    100s]     Moved 791 and flipped 210 of 11984 clock sinks during refinement.
[03/15 15:05:34    100s]     The largest move for clock sinks was 6 microns. The inst with this movement was psum_mem_instance/Q_reg_98_
[03/15 15:05:34    100s]     Revert refine place priority changes on 0 cells.
[03/15 15:05:34    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:1731.0M
[03/15 15:05:34    100s] z: 2, totalTracks: 1
[03/15 15:05:34    100s] z: 4, totalTracks: 1
[03/15 15:05:34    100s] z: 6, totalTracks: 1
[03/15 15:05:34    100s] z: 8, totalTracks: 1
[03/15 15:05:34    100s] #spOpts: N=65 mergeVia=F 
[03/15 15:05:34    100s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1731.0M
[03/15 15:05:34    100s] OPERPROF:     Starting CMU at level 3, MEM:1731.0M
[03/15 15:05:34    100s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.009, MEM:1731.0M
[03/15 15:05:34    100s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.149, MEM:1731.0M
[03/15 15:05:34    100s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1731.0MB).
[03/15 15:05:34    100s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.247, MEM:1731.0M
[03/15 15:05:34    100s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.7 real=0:00:04.7)
[03/15 15:05:34    100s]     Disconnecting clock tree from netlist...
[03/15 15:05:34    100s]     Disconnecting clock tree from netlist done.
[03/15 15:05:34    100s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1731.0M
[03/15 15:05:35    101s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.200, REAL:0.192, MEM:1731.0M
[03/15 15:05:35    101s] OPERPROF: Starting DPlace-Init at level 1, MEM:1731.0M
[03/15 15:05:35    101s] z: 2, totalTracks: 1
[03/15 15:05:35    101s] z: 4, totalTracks: 1
[03/15 15:05:35    101s] z: 6, totalTracks: 1
[03/15 15:05:35    101s] z: 8, totalTracks: 1
[03/15 15:05:35    101s] #spOpts: N=65 mergeVia=F 
[03/15 15:05:35    101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1731.0M
[03/15 15:05:35    101s] OPERPROF:     Starting CMU at level 3, MEM:1731.0M
[03/15 15:05:35    101s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.010, MEM:1731.0M
[03/15 15:05:35    101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.153, MEM:1731.0M
[03/15 15:05:35    101s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1731.0MB).
[03/15 15:05:35    101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.248, MEM:1731.0M
[03/15 15:05:35    101s]     Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 15:05:35    101s] End AAE Lib Interpolated Model. (MEM=1731 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:05:35    101s]     Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/15 15:05:35    101s]     
[03/15 15:05:35    101s]     Clock tree legalization - Histogram:
[03/15 15:05:35    101s]     ====================================
[03/15 15:05:35    101s]     
[03/15 15:05:35    101s]     --------------------------------
[03/15 15:05:35    101s]     Movement (um)    Number of cells
[03/15 15:05:35    101s]     --------------------------------
[03/15 15:05:35    101s]     [1.6,2)                 2
[03/15 15:05:35    101s]     [2,2.4)                 0
[03/15 15:05:35    101s]     [2.4,2.8)               1
[03/15 15:05:35    101s]     [2.8,3.2)               0
[03/15 15:05:35    101s]     [3.2,3.6)               1
[03/15 15:05:35    101s]     [3.6,4)                10
[03/15 15:05:35    101s]     [4,4.4)                 0
[03/15 15:05:35    101s]     [4.4,4.8)               0
[03/15 15:05:35    101s]     [4.8,5.2)               0
[03/15 15:05:35    101s]     [5.2,5.6)               1
[03/15 15:05:35    101s]     --------------------------------
[03/15 15:05:35    101s]     
[03/15 15:05:35    101s]     
[03/15 15:05:35    101s]     Clock tree legalization - Top 10 Movements:
[03/15 15:05:35    101s]     ===========================================
[03/15 15:05:35    101s]     
[03/15 15:05:35    101s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 15:05:35    101s]     Movement (um)    Desired              Achieved             Node
[03/15 15:05:35    101s]                      location             location             
[03/15 15:05:35    101s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 15:05:35    101s]          5.6         (199.600,465.400)    (205.200,465.400)    CTS_ccl_a_buf_00356 (a lib_cell CKBD16) at (205.200,465.400), in power domain auto-default
[03/15 15:05:35    101s]          3.6         (502.200,443.800)    (502.200,440.200)    CTS_ccl_a_buf_00101 (a lib_cell CKBD16) at (502.200,440.200), in power domain auto-default
[03/15 15:05:35    101s]          3.6         (91.400,249.400)     (91.400,245.800)     CTS_ccl_a_buf_00271 (a lib_cell CKBD16) at (91.400,245.800), in power domain auto-default
[03/15 15:05:35    101s]          3.6         (502.200,559.000)    (502.200,562.600)    CTS_ccl_a_buf_00517 (a lib_cell CKBD16) at (502.200,562.600), in power domain auto-default
[03/15 15:05:35    101s]          3.6         (502.200,418.600)    (502.200,415.000)    CTS_ccl_a_buf_00499 (a lib_cell CKBD16) at (502.200,415.000), in power domain auto-default
[03/15 15:05:35    101s]          3.6         (157.400,249.400)    (157.400,245.800)    CTS_ccl_a_buf_00507 (a lib_cell CKBD16) at (157.400,245.800), in power domain auto-default
[03/15 15:05:35    101s]          3.6         (270.600,249.400)    (270.600,245.800)    CTS_ccl_a_buf_00497 (a lib_cell CKBD16) at (270.600,245.800), in power domain auto-default
[03/15 15:05:35    101s]          3.6         (502.200,418.600)    (502.200,422.200)    CTS_ccl_buf_00528 (a lib_cell CKBD16) at (502.200,422.200), in power domain auto-default
[03/15 15:05:35    101s]          3.6         (197.600,465.400)    (197.600,461.800)    CTS_ccl_buf_00527 (a lib_cell CKBD16) at (197.600,461.800), in power domain auto-default
[03/15 15:05:35    101s]          3.6         (197.600,416.800)    (197.600,413.200)    CTS_ccl_a_buf_00538 (a lib_cell CKBD16) at (197.600,413.200), in power domain auto-default
[03/15 15:05:35    101s]     -----------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 15:05:35    101s]     
[03/15 15:05:35    101s]     Legalizing clock trees done. (took cpu=0:00:06.0 real=0:00:06.0)
[03/15 15:05:36    102s]     Clock DAG stats after 'Clustering':
[03/15 15:05:36    102s]       cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
[03/15 15:05:36    102s]       cell areas       : b=1428.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1428.480um^2
[03/15 15:05:36    102s]       cell capacitance : b=0.780pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.780pF
[03/15 15:05:36    102s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:36    102s]       wire capacitance : top=0.000pF, trunk=0.912pF, leaf=7.460pF, total=8.372pF
[03/15 15:05:36    102s]       wire lengths     : top=0.000um, trunk=5862.595um, leaf=42985.317um, total=48847.912um
[03/15 15:05:36    102s]       hp wire lengths  : top=0.000um, trunk=4306.800um, leaf=12231.900um, total=16538.700um
[03/15 15:05:36    102s]     Clock DAG net violations after 'Clustering': none
[03/15 15:05:36    102s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[03/15 15:05:36    102s]       Trunk : target=0.105ns count=18 avg=0.063ns sd=0.023ns min=0.011ns max=0.095ns {8 <= 0.063ns, 6 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:36    102s]       Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 87 <= 0.094ns, 24 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:36    102s]     Clock DAG library cell distribution after 'Clustering' {count}:
[03/15 15:05:36    102s]        Bufs: CKBD16: 138 CKBD12: 4 CKBD8: 1 
[03/15 15:05:36    102s]     Primary reporting skew groups after 'Clustering':
[03/15 15:05:36    102s]       skew_group clk/CON: insertion delay [min=0.317, max=0.418, avg=0.356, sd=0.010], skew [0.101 vs 0.057*], 98.3% {0.329, 0.386} (wid=0.042 ws=0.033) (gid=0.389 gs=0.082)
[03/15 15:05:36    102s]           min path sink: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_68_/CP
[03/15 15:05:36    102s]           max path sink: psum_mem_instance/Q_reg_61_/CP
[03/15 15:05:36    102s]     Skew group summary after 'Clustering':
[03/15 15:05:36    102s]       skew_group clk/CON: insertion delay [min=0.317, max=0.418, avg=0.356, sd=0.010], skew [0.101 vs 0.057*], 98.3% {0.329, 0.386} (wid=0.042 ws=0.033) (gid=0.389 gs=0.082)
[03/15 15:05:36    102s]     Legalizer API calls during this step: 2715 succeeded with high effort: 2715 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:36    102s]   Clustering done. (took cpu=0:00:13.0 real=0:00:13.0)
[03/15 15:05:36    102s]   
[03/15 15:05:36    102s]   Post-Clustering Statistics Report
[03/15 15:05:36    102s]   =================================
[03/15 15:05:36    102s]   
[03/15 15:05:36    102s]   Fanout Statistics:
[03/15 15:05:36    102s]   
[03/15 15:05:36    102s]   ----------------------------------------------------------------------------------------------------------------
[03/15 15:05:36    102s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[03/15 15:05:36    102s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[03/15 15:05:36    102s]   ----------------------------------------------------------------------------------------------------------------
[03/15 15:05:36    102s]   Trunk         19      7.579       1        15        4.857      {5 <= 3, 3 <= 6, 3 <= 9, 3 <= 12, 5 <= 15}
[03/15 15:05:36    102s]   Leaf         126     95.111      46       100       11.505      {4 <= 56, 2 <= 67, 5 <= 78, 9 <= 89, 106 <= 100}
[03/15 15:05:36    102s]   ----------------------------------------------------------------------------------------------------------------
[03/15 15:05:36    102s]   
[03/15 15:05:36    102s]   Clustering Failure Statistics:
[03/15 15:05:36    102s]   
[03/15 15:05:36    102s]   ----------------------------------------------------------
[03/15 15:05:36    102s]   Net Type    Clusters    Clusters    Net Skew    Transition
[03/15 15:05:36    102s]               Tried       Failed      Failures    Failures
[03/15 15:05:36    102s]   ----------------------------------------------------------
[03/15 15:05:36    102s]   Trunk          99          47          20           47
[03/15 15:05:36    102s]   Leaf          323          12           0           12
[03/15 15:05:36    102s]   ----------------------------------------------------------
[03/15 15:05:36    102s]   
[03/15 15:05:36    102s]   Clustering Partition Statistics:
[03/15 15:05:36    102s]   
[03/15 15:05:36    102s]   ---------------------------------------------------------------------------------------
[03/15 15:05:36    102s]   Net Type    Case B      Case C      Partition    Mean        Min     Max      Std. Dev.
[03/15 15:05:36    102s]               Fraction    Fraction    Count        Size        Size    Size     Size
[03/15 15:05:36    102s]   ---------------------------------------------------------------------------------------
[03/15 15:05:36    102s]   Trunk        0.500       0.500          4          35.500      2       123      58.449
[03/15 15:05:36    102s]   Leaf         1.000       0.000          2        5992.000    155     11829    8254.765
[03/15 15:05:36    102s]   ---------------------------------------------------------------------------------------
[03/15 15:05:36    102s]   
[03/15 15:05:36    102s]   
[03/15 15:05:36    102s]   Looking for fanout violations...
[03/15 15:05:36    102s]   Looking for fanout violations done.
[03/15 15:05:36    102s]   CongRepair After Initial Clustering...
[03/15 15:05:36    102s]   Reset timing graph...
[03/15 15:05:36    102s] Ignoring AAE DB Resetting ...
[03/15 15:05:36    102s]   Reset timing graph done.
[03/15 15:05:36    102s]   Leaving CCOpt scope - Early Global Route...
[03/15 15:05:36    102s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1769.2M
[03/15 15:05:36    102s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1769.2M
[03/15 15:05:36    102s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.005, MEM:1763.1M
[03/15 15:05:36    102s] All LLGs are deleted
[03/15 15:05:36    102s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1763.1M
[03/15 15:05:36    102s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1763.1M
[03/15 15:05:36    102s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.190, REAL:0.190, MEM:1763.1M
[03/15 15:05:36    102s]   Clock implementation routing...
[03/15 15:05:36    102s] Net route status summary:
[03/15 15:05:36    102s]   Clock:       144 (unrouted=144, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:05:36    102s]   Non-clock: 91232 (unrouted=4355, trialRouted=86877, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4355, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:05:37    103s]     Routing using eGR only...
[03/15 15:05:37    103s]       Early Global Route - eGR->NR step...
[03/15 15:05:37    103s] (ccopt eGR): There are 144 nets for routing of which 144 have one or more fixed wires.
[03/15 15:05:37    103s] (ccopt eGR): Start to route 144 all nets
[03/15 15:05:37    103s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1763.15 MB )
[03/15 15:05:37    103s] (I)       Started Loading and Dumping File ( Curr Mem: 1763.15 MB )
[03/15 15:05:37    103s] (I)       Reading DB...
[03/15 15:05:37    103s] (I)       Read data from FE... (mem=1763.1M)
[03/15 15:05:37    103s] (I)       Read nodes and places... (mem=1763.1M)
[03/15 15:05:37    103s] (I)       Done Read nodes and places (cpu=0.120s, mem=1763.1M)
[03/15 15:05:37    103s] (I)       Read nets... (mem=1763.1M)
[03/15 15:05:37    103s] (I)       Done Read nets (cpu=0.300s, mem=1789.1M)
[03/15 15:05:37    103s] (I)       Done Read data from FE (cpu=0.420s, mem=1789.1M)
[03/15 15:05:37    103s] (I)       before initializing RouteDB syMemory usage = 1789.1 MB
[03/15 15:05:37    103s] (I)       Clean congestion better: true
[03/15 15:05:37    103s] (I)       Estimate vias on DPT layer: true
[03/15 15:05:37    103s] (I)       Clean congestion LA rounds: 5
[03/15 15:05:37    103s] (I)       Layer constraints as soft constraints: true
[03/15 15:05:37    103s] (I)       Soft top layer         : true
[03/15 15:05:37    103s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[03/15 15:05:37    103s] (I)       Better NDR handling    : true
[03/15 15:05:37    103s] (I)       Routing cost fix for NDR handling: true
[03/15 15:05:37    103s] (I)       Update initial WL after Phase 1a: true
[03/15 15:05:37    103s] (I)       Block tracks for preroutes: true
[03/15 15:05:37    103s] (I)       Assign IRoute by net group key: true
[03/15 15:05:37    103s] (I)       Block unroutable channels: true
[03/15 15:05:37    103s] (I)       Block unroutable channel fix: true
[03/15 15:05:37    103s] (I)       Block unroutable channels 3D: true
[03/15 15:05:37    103s] (I)       Check blockage within NDR space in TA: true
[03/15 15:05:37    103s] (I)       Handle EOL spacing     : true
[03/15 15:05:37    103s] (I)       Honor MSV route constraint: false
[03/15 15:05:37    103s] (I)       Maximum routing layer  : 127
[03/15 15:05:37    103s] (I)       Minimum routing layer  : 2
[03/15 15:05:37    103s] (I)       Supply scale factor H  : 1.00
[03/15 15:05:37    103s] (I)       Supply scale factor V  : 1.00
[03/15 15:05:37    103s] (I)       Tracks used by clock wire: 0
[03/15 15:05:37    103s] (I)       Reverse direction      : 
[03/15 15:05:37    103s] (I)       Honor partition pin guides: true
[03/15 15:05:37    103s] (I)       Route selected nets only: true
[03/15 15:05:37    103s] (I)       Route secondary PG pins: false
[03/15 15:05:37    103s] (I)       Second PG max fanout   : 2147483647
[03/15 15:05:37    103s] (I)       Refine MST             : true
[03/15 15:05:37    103s] (I)       Honor PRL              : true
[03/15 15:05:37    103s] (I)       Strong congestion aware: true
[03/15 15:05:37    103s] (I)       Improved initial location for IRoutes: true
[03/15 15:05:37    103s] (I)       Multi panel TA         : true
[03/15 15:05:37    103s] (I)       Penalize wire overlap  : true
[03/15 15:05:37    103s] (I)       Expand small instance blockage: true
[03/15 15:05:37    103s] (I)       Reduce via in TA       : true
[03/15 15:05:37    103s] (I)       SS-aware routing       : true
[03/15 15:05:37    103s] (I)       Improve tree edge sharing: true
[03/15 15:05:37    103s] (I)       Improve 2D via estimation: true
[03/15 15:05:37    103s] (I)       Refine Steiner tree    : true
[03/15 15:05:37    103s] (I)       Build spine tree       : true
[03/15 15:05:37    103s] (I)       Model pass through capacity: true
[03/15 15:05:37    103s] (I)       Extend blockages by a half GCell: true
[03/15 15:05:37    103s] (I)       Partial layer blockage modeling: true
[03/15 15:05:37    103s] (I)       Consider pin shapes    : true
[03/15 15:05:37    103s] (I)       Consider pin shapes for all nodes: true
[03/15 15:05:37    103s] (I)       Consider NR APA        : true
[03/15 15:05:37    103s] (I)       Consider IO pin shape  : true
[03/15 15:05:37    103s] (I)       Fix pin connection bug : true
[03/15 15:05:37    103s] (I)       Consider layer RC for local wires: true
[03/15 15:05:37    103s] (I)       LA-aware pin escape length: 2
[03/15 15:05:37    103s] (I)       Split for must join    : true
[03/15 15:05:37    103s] (I)       Route guide main branches file: /tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/.rgfNxCgPu.trunk.1
[03/15 15:05:37    103s] (I)       Route guide min downstream WL type: SUBTREE
[03/15 15:05:37    103s] (I)       Routing effort level   : 10000
[03/15 15:05:37    103s] (I)       Special modeling for N7: 0
[03/15 15:05:37    103s] (I)       Special modeling for N6: 0
[03/15 15:05:37    103s] (I)       N3 special modeling    : 0
[03/15 15:05:37    103s] (I)       Special modeling for N5 v6: 0
[03/15 15:05:37    103s] (I)       Special settings for S3: 0
[03/15 15:05:37    103s] (I)       Special settings for S4: 0
[03/15 15:05:37    103s] (I)       Special settings for S5 v2: 0
[03/15 15:05:37    103s] (I)       Special settings for S7: 0
[03/15 15:05:37    103s] (I)       Special settings for S8: 0
[03/15 15:05:37    103s] (I)       Prefer layer length threshold: 8
[03/15 15:05:37    103s] (I)       Overflow penalty cost  : 10
[03/15 15:05:37    103s] (I)       A-star cost            : 0.30
[03/15 15:05:37    103s] (I)       Misalignment cost      : 10.00
[03/15 15:05:37    103s] (I)       Threshold for short IRoute: 6
[03/15 15:05:37    103s] (I)       Via cost during post routing: 1.00
[03/15 15:05:37    103s] (I)       source-to-sink ratio   : 0.30
[03/15 15:05:37    103s] (I)       Scenic ratio bound     : 3.00
[03/15 15:05:37    103s] (I)       Segment layer relax scenic ratio: 1.25
[03/15 15:05:37    103s] (I)       Source-sink aware LA ratio: 0.50
[03/15 15:05:37    103s] (I)       PG-aware similar topology routing: true
[03/15 15:05:37    103s] (I)       Maze routing via cost fix: true
[03/15 15:05:37    103s] (I)       Apply PRL on PG terms  : true
[03/15 15:05:37    103s] (I)       Apply PRL on obs objects: true
[03/15 15:05:37    103s] (I)       Handle range-type spacing rules: true
[03/15 15:05:37    103s] (I)       Apply function for special wires: true
[03/15 15:05:37    103s] (I)       Layer by layer blockage reading: true
[03/15 15:05:37    103s] (I)       Offset calculation fix : true
[03/15 15:05:37    103s] (I)       Parallel spacing query fix: true
[03/15 15:05:37    103s] (I)       Force source to root IR: true
[03/15 15:05:37    103s] (I)       Layer Weights          : L2:4 L3:2.5
[03/15 15:05:37    103s] (I)       Route stripe layer range: 
[03/15 15:05:37    103s] (I)       Honor partition fences : 
[03/15 15:05:37    103s] (I)       Honor partition pin    : 
[03/15 15:05:37    103s] (I)       Honor partition fences with feedthrough: 
[03/15 15:05:37    103s] (I)       Do not relax to DPT layer: true
[03/15 15:05:37    103s] (I)       Pass through capacity modeling: true
[03/15 15:05:37    103s] (I)       Counted 14541 PG shapes. We will not process PG shapes layer by layer.
[03/15 15:05:37    103s] (I)       Use row-based GCell size
[03/15 15:05:37    103s] (I)       Use row-based GCell align
[03/15 15:05:37    103s] (I)       GCell unit size   : 3600
[03/15 15:05:37    103s] (I)       GCell multiplier  : 1
[03/15 15:05:37    103s] (I)       GCell row height  : 3600
[03/15 15:05:37    103s] (I)       Actual row height : 3600
[03/15 15:05:37    103s] (I)       GCell align ref   : 20000 20000
[03/15 15:05:37    103s] [NR-eGR] Track table information for default rule: 
[03/15 15:05:37    103s] [NR-eGR] M1 has no routable track
[03/15 15:05:37    103s] [NR-eGR] M2 has single uniform track structure
[03/15 15:05:37    103s] [NR-eGR] M3 has single uniform track structure
[03/15 15:05:37    103s] [NR-eGR] M4 has single uniform track structure
[03/15 15:05:37    103s] [NR-eGR] M5 has single uniform track structure
[03/15 15:05:37    103s] [NR-eGR] M6 has single uniform track structure
[03/15 15:05:37    103s] [NR-eGR] M7 has single uniform track structure
[03/15 15:05:37    103s] [NR-eGR] M8 has single uniform track structure
[03/15 15:05:37    103s] (I)       ===========================================================================
[03/15 15:05:37    103s] (I)       == Report All Rule Vias ==
[03/15 15:05:37    103s] (I)       ===========================================================================
[03/15 15:05:37    103s] (I)        Via Rule : (Default)
[03/15 15:05:37    103s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 15:05:37    103s] (I)       ---------------------------------------------------------------------------
[03/15 15:05:37    103s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/15 15:05:37    103s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/15 15:05:37    103s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/15 15:05:37    103s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/15 15:05:37    103s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/15 15:05:37    103s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/15 15:05:37    103s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/15 15:05:37    103s] (I)        8    0 : ---                         0 : ---                      
[03/15 15:05:37    103s] (I)       ===========================================================================
[03/15 15:05:37    103s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] [NR-eGR] Read 38508 PG shapes
[03/15 15:05:37    103s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] [NR-eGR] #Routing Blockages  : 0
[03/15 15:05:37    103s] [NR-eGR] #Instance Blockages : 0
[03/15 15:05:37    103s] [NR-eGR] #PG Blockages       : 38508
[03/15 15:05:37    103s] [NR-eGR] #Bump Blockages     : 0
[03/15 15:05:37    103s] [NR-eGR] #Boundary Blockages : 0
[03/15 15:05:37    103s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 15:05:37    103s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/15 15:05:37    103s] (I)       readDataFromPlaceDB
[03/15 15:05:37    103s] (I)       Read net information..
[03/15 15:05:37    103s] [NR-eGR] Read numTotalNets=87021  numIgnoredNets=86877
[03/15 15:05:37    103s] (I)       Read testcase time = 0.000 seconds
[03/15 15:05:37    103s] 
[03/15 15:05:37    103s] [NR-eGR] Connected 0 must-join pins/ports
[03/15 15:05:37    103s] (I)       early_global_route_priority property id does not exist.
[03/15 15:05:37    103s] (I)       Start initializing grid graph
[03/15 15:05:37    103s] (I)       End initializing grid graph
[03/15 15:05:37    103s] (I)       Model blockages into capacity
[03/15 15:05:37    103s] (I)       Read Num Blocks=38508  Num Prerouted Wires=0  Num CS=0
[03/15 15:05:37    103s] (I)       Started Modeling ( Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Started Modeling Layer 1 ( Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Started Modeling Layer 2 ( Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Layer 1 (V) : #blockages 9318 : #preroutes 0
[03/15 15:05:37    103s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Started Modeling Layer 3 ( Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Layer 2 (H) : #blockages 24900 : #preroutes 0
[03/15 15:05:37    103s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Started Modeling Layer 4 ( Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Layer 3 (V) : #blockages 4290 : #preroutes 0
[03/15 15:05:37    103s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Started Modeling Layer 5 ( Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/15 15:05:37    103s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Started Modeling Layer 6 ( Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/15 15:05:37    103s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Started Modeling Layer 7 ( Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 15:05:37    103s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Started Modeling Layer 8 ( Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 15:05:37    103s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Finished Modeling ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       -- layer congestion ratio --
[03/15 15:05:37    103s] (I)       Layer 1 : 0.100000
[03/15 15:05:37    103s] (I)       Layer 2 : 0.700000
[03/15 15:05:37    103s] (I)       Layer 3 : 0.700000
[03/15 15:05:37    103s] (I)       Layer 4 : 1.000000
[03/15 15:05:37    103s] (I)       Layer 5 : 1.000000
[03/15 15:05:37    103s] (I)       Layer 6 : 1.000000
[03/15 15:05:37    103s] (I)       Layer 7 : 1.000000
[03/15 15:05:37    103s] (I)       Layer 8 : 1.000000
[03/15 15:05:37    103s] (I)       ----------------------------
[03/15 15:05:37    103s] (I)       Moved 0 terms for better access 
[03/15 15:05:37    103s] (I)       Number of ignored nets = 0
[03/15 15:05:37    103s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 15:05:37    103s] (I)       Number of clock nets = 144.  Ignored: No
[03/15 15:05:37    103s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 15:05:37    103s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 15:05:37    103s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 15:05:37    103s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 15:05:37    103s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 15:05:37    103s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 15:05:37    103s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 15:05:37    103s] [NR-eGR] There are 144 clock nets ( 144 with NDR ).
[03/15 15:05:37    103s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1789.1 MB
[03/15 15:05:37    103s] (I)       Ndr track 0 does not exist
[03/15 15:05:37    103s] (I)       Ndr track 0 does not exist
[03/15 15:05:37    103s] (I)       Layer1  viaCost=300.00
[03/15 15:05:37    103s] (I)       Layer2  viaCost=100.00
[03/15 15:05:37    103s] (I)       Layer3  viaCost=100.00
[03/15 15:05:37    103s] (I)       Layer4  viaCost=100.00
[03/15 15:05:37    103s] (I)       Layer5  viaCost=100.00
[03/15 15:05:37    103s] (I)       Layer6  viaCost=200.00
[03/15 15:05:37    103s] (I)       Layer7  viaCost=100.00
[03/15 15:05:37    103s] (I)       ---------------------Grid Graph Info--------------------
[03/15 15:05:37    103s] (I)       Routing area        : (0, 0) - (1520400, 1516000)
[03/15 15:05:37    103s] (I)       Core area           : (20000, 20000) - (1500400, 1496000)
[03/15 15:05:37    103s] (I)       Site width          :   400  (dbu)
[03/15 15:05:37    103s] (I)       Row height          :  3600  (dbu)
[03/15 15:05:37    103s] (I)       GCell row height    :  3600  (dbu)
[03/15 15:05:37    103s] (I)       GCell width         :  3600  (dbu)
[03/15 15:05:37    103s] (I)       GCell height        :  3600  (dbu)
[03/15 15:05:37    103s] (I)       Grid                :   422   421     8
[03/15 15:05:37    103s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 15:05:37    103s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 15:05:37    103s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 15:05:37    103s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 15:05:37    103s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 15:05:37    103s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 15:05:37    103s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 15:05:37    103s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 15:05:37    103s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 15:05:37    103s] (I)       Total num of tracks :     0  3801  3789  3801  3789  3801   947   950
[03/15 15:05:37    103s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 15:05:37    103s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 15:05:37    103s] (I)       --------------------------------------------------------
[03/15 15:05:37    103s] 
[03/15 15:05:37    103s] [NR-eGR] ============ Routing rule table ============
[03/15 15:05:37    103s] [NR-eGR] Rule id: 0  Nets: 144 
[03/15 15:05:37    103s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/15 15:05:37    103s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/15 15:05:37    103s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/15 15:05:37    103s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 15:05:37    103s] [NR-eGR] Rule id: 1  Nets: 0 
[03/15 15:05:37    103s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 15:05:37    103s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 15:05:37    103s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 15:05:37    103s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 15:05:37    103s] [NR-eGR] ========================================
[03/15 15:05:37    103s] [NR-eGR] 
[03/15 15:05:37    103s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 15:05:37    103s] (I)       blocked tracks on layer2 : = 131335 / 1600221 (8.21%)
[03/15 15:05:37    103s] (I)       blocked tracks on layer3 : = 28859 / 1598958 (1.80%)
[03/15 15:05:37    103s] (I)       blocked tracks on layer4 : = 129695 / 1600221 (8.10%)
[03/15 15:05:37    103s] (I)       blocked tracks on layer5 : = 0 / 1598958 (0.00%)
[03/15 15:05:37    103s] (I)       blocked tracks on layer6 : = 0 / 1600221 (0.00%)
[03/15 15:05:37    103s] (I)       blocked tracks on layer7 : = 0 / 399634 (0.00%)
[03/15 15:05:37    103s] (I)       blocked tracks on layer8 : = 0 / 399950 (0.00%)
[03/15 15:05:37    103s] (I)       After initializing earlyGlobalRoute syMemory usage = 1789.1 MB
[03/15 15:05:37    103s] (I)       Finished Loading and Dumping File ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Started Global Routing ( Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       ============= Initialization =============
[03/15 15:05:37    103s] (I)       totalPins=12271  totalGlobalPin=12221 (99.59%)
[03/15 15:05:37    103s] (I)       Started Build MST ( Curr Mem: 1789.15 MB )
[03/15 15:05:37    103s] (I)       Generate topology with single threads
[03/15 15:05:38    103s] (I)       Finished Build MST ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    103s] (I)       total 2D Cap : 3042444 = (1571753 H, 1470691 V)
[03/15 15:05:38    103s] [NR-eGR] Layer group 1: route 144 net(s) in layer range [3, 4]
[03/15 15:05:38    103s] (I)       ============  Phase 1a Route ============
[03/15 15:05:38    103s] (I)       Started Phase 1a ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    103s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    103s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    103s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 94
[03/15 15:05:38    103s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    103s] (I)       Usage: 25849 = (11570 H, 14279 V) = (0.74% H, 0.97% V) = (2.083e+04um H, 2.570e+04um V)
[03/15 15:05:38    103s] (I)       
[03/15 15:05:38    103s] (I)       ============  Phase 1b Route ============
[03/15 15:05:38    103s] (I)       Started Phase 1b ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    103s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    103s] (I)       Usage: 25846 = (11566 H, 14280 V) = (0.74% H, 0.97% V) = (2.082e+04um H, 2.570e+04um V)
[03/15 15:05:38    103s] (I)       
[03/15 15:05:38    103s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.23% V. EstWL: 4.652280e+04um
[03/15 15:05:38    103s] (I)       ============  Phase 1c Route ============
[03/15 15:05:38    103s] (I)       Started Phase 1c ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Level2 Grid: 85 x 85
[03/15 15:05:38    104s] (I)       Started Two Level Routing ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Usage: 25846 = (11566 H, 14280 V) = (0.74% H, 0.97% V) = (2.082e+04um H, 2.570e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       ============  Phase 1d Route ============
[03/15 15:05:38    104s] (I)       Started Phase 1d ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Usage: 26192 = (11917 H, 14275 V) = (0.76% H, 0.97% V) = (2.145e+04um H, 2.570e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       ============  Phase 1e Route ============
[03/15 15:05:38    104s] (I)       Started Phase 1e ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Usage: 26192 = (11917 H, 14275 V) = (0.76% H, 0.97% V) = (2.145e+04um H, 2.570e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 4.714560e+04um
[03/15 15:05:38    104s] [NR-eGR] 
[03/15 15:05:38    104s] (I)       ============  Phase 1f Route ============
[03/15 15:05:38    104s] (I)       Started Phase 1f ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Usage: 26166 = (11889 H, 14277 V) = (0.76% H, 0.97% V) = (2.140e+04um H, 2.570e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       ============  Phase 1g Route ============
[03/15 15:05:38    104s] (I)       Started Post Routing ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Finished Post Routing ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Usage: 26018 = (11812 H, 14206 V) = (0.75% H, 0.97% V) = (2.126e+04um H, 2.557e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       numNets=144  numFullyRipUpNets=103  numPartialRipUpNets=103 routedWL=6932
[03/15 15:05:38    104s] [NR-eGR] Create a new net group with 103 nets and layer range [3, 6]
[03/15 15:05:38    104s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Running layer assignment with 1 threads
[03/15 15:05:38    104s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Started Build MST ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Generate topology with single threads
[03/15 15:05:38    104s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       total 2D Cap : 6241668 = (3170756 H, 3070912 V)
[03/15 15:05:38    104s] [NR-eGR] Layer group 2: route 103 net(s) in layer range [3, 6]
[03/15 15:05:38    104s] (I)       ============  Phase 1a Route ============
[03/15 15:05:38    104s] (I)       Started Phase 1a ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Usage: 44824 = (20020 H, 24804 V) = (0.63% H, 0.81% V) = (3.604e+04um H, 4.465e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       ============  Phase 1b Route ============
[03/15 15:05:38    104s] (I)       Usage: 44824 = (20020 H, 24804 V) = (0.63% H, 0.81% V) = (3.604e+04um H, 4.465e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.068320e+04um
[03/15 15:05:38    104s] (I)       ============  Phase 1c Route ============
[03/15 15:05:38    104s] (I)       Usage: 44824 = (20020 H, 24804 V) = (0.63% H, 0.81% V) = (3.604e+04um H, 4.465e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       ============  Phase 1d Route ============
[03/15 15:05:38    104s] (I)       Usage: 44824 = (20020 H, 24804 V) = (0.63% H, 0.81% V) = (3.604e+04um H, 4.465e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       ============  Phase 1e Route ============
[03/15 15:05:38    104s] (I)       Started Phase 1e ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Usage: 44824 = (20020 H, 24804 V) = (0.63% H, 0.81% V) = (3.604e+04um H, 4.465e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.068320e+04um
[03/15 15:05:38    104s] [NR-eGR] 
[03/15 15:05:38    104s] (I)       ============  Phase 1f Route ============
[03/15 15:05:38    104s] (I)       Usage: 44824 = (20020 H, 24804 V) = (0.63% H, 0.81% V) = (3.604e+04um H, 4.465e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       ============  Phase 1g Route ============
[03/15 15:05:38    104s] (I)       Started Post Routing ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Usage: 44782 = (20058 H, 24724 V) = (0.63% H, 0.81% V) = (3.610e+04um H, 4.450e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       numNets=103  numFullyRipUpNets=77  numPartialRipUpNets=77 routedWL=4831
[03/15 15:05:38    104s] [NR-eGR] Create a new net group with 77 nets and layer range [3, 8]
[03/15 15:05:38    104s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Running layer assignment with 1 threads
[03/15 15:05:38    104s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Started Build MST ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Generate topology with single threads
[03/15 15:05:38    104s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       total 2D Cap : 7041252 = (3570390 H, 3470862 V)
[03/15 15:05:38    104s] [NR-eGR] Layer group 3: route 77 net(s) in layer range [3, 8]
[03/15 15:05:38    104s] (I)       ============  Phase 1a Route ============
[03/15 15:05:38    104s] (I)       Started Phase 1a ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Usage: 58749 = (26184 H, 32565 V) = (0.73% H, 0.94% V) = (4.713e+04um H, 5.862e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       ============  Phase 1b Route ============
[03/15 15:05:38    104s] (I)       Usage: 58749 = (26184 H, 32565 V) = (0.73% H, 0.94% V) = (4.713e+04um H, 5.862e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.057482e+05um
[03/15 15:05:38    104s] (I)       ============  Phase 1c Route ============
[03/15 15:05:38    104s] (I)       Usage: 58749 = (26184 H, 32565 V) = (0.73% H, 0.94% V) = (4.713e+04um H, 5.862e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       ============  Phase 1d Route ============
[03/15 15:05:38    104s] (I)       Usage: 58749 = (26184 H, 32565 V) = (0.73% H, 0.94% V) = (4.713e+04um H, 5.862e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       ============  Phase 1e Route ============
[03/15 15:05:38    104s] (I)       Started Phase 1e ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Usage: 58749 = (26184 H, 32565 V) = (0.73% H, 0.94% V) = (4.713e+04um H, 5.862e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.057482e+05um
[03/15 15:05:38    104s] [NR-eGR] 
[03/15 15:05:38    104s] (I)       ============  Phase 1f Route ============
[03/15 15:05:38    104s] (I)       Usage: 58749 = (26184 H, 32565 V) = (0.73% H, 0.94% V) = (4.713e+04um H, 5.862e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       ============  Phase 1g Route ============
[03/15 15:05:38    104s] (I)       Started Post Routing ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Usage: 58715 = (26203 H, 32512 V) = (0.73% H, 0.94% V) = (4.717e+04um H, 5.852e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       numNets=77  numFullyRipUpNets=0  numPartialRipUpNets=34 routedWL=7809
[03/15 15:05:38    104s] [NR-eGR] Create a new net group with 34 nets and layer range [2, 8]
[03/15 15:05:38    104s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Running layer assignment with 1 threads
[03/15 15:05:38    104s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Started Build MST ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Generate topology with single threads
[03/15 15:05:38    104s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       total 2D Cap : 8561355 = (3570390 H, 4990965 V)
[03/15 15:05:38    104s] [NR-eGR] Layer group 4: route 34 net(s) in layer range [2, 8]
[03/15 15:05:38    104s] (I)       ============  Phase 1a Route ============
[03/15 15:05:38    104s] (I)       Started Phase 1a ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Usage: 70870 = (31418 H, 39452 V) = (0.88% H, 0.79% V) = (5.655e+04um H, 7.101e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       ============  Phase 1b Route ============
[03/15 15:05:38    104s] (I)       Usage: 70870 = (31418 H, 39452 V) = (0.88% H, 0.79% V) = (5.655e+04um H, 7.101e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.275660e+05um
[03/15 15:05:38    104s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/15 15:05:38    104s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 15:05:38    104s] (I)       ============  Phase 1c Route ============
[03/15 15:05:38    104s] (I)       Usage: 70870 = (31418 H, 39452 V) = (0.88% H, 0.79% V) = (5.655e+04um H, 7.101e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       ============  Phase 1d Route ============
[03/15 15:05:38    104s] (I)       Usage: 70870 = (31418 H, 39452 V) = (0.88% H, 0.79% V) = (5.655e+04um H, 7.101e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       ============  Phase 1e Route ============
[03/15 15:05:38    104s] (I)       Started Phase 1e ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Usage: 70870 = (31418 H, 39452 V) = (0.88% H, 0.79% V) = (5.655e+04um H, 7.101e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.275660e+05um
[03/15 15:05:38    104s] [NR-eGR] 
[03/15 15:05:38    104s] (I)       ============  Phase 1f Route ============
[03/15 15:05:38    104s] (I)       Usage: 70870 = (31418 H, 39452 V) = (0.88% H, 0.79% V) = (5.655e+04um H, 7.101e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       ============  Phase 1g Route ============
[03/15 15:05:38    104s] (I)       Started Post Routing ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Usage: 70861 = (31421 H, 39440 V) = (0.88% H, 0.79% V) = (5.656e+04um H, 7.099e+04um V)
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Running layer assignment with 1 threads
[03/15 15:05:38    104s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       
[03/15 15:05:38    104s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 15:05:38    104s] [NR-eGR]                        OverCon            
[03/15 15:05:38    104s] [NR-eGR]                         #Gcell     %Gcell
[03/15 15:05:38    104s] [NR-eGR]       Layer                (1)    OverCon 
[03/15 15:05:38    104s] [NR-eGR] ----------------------------------------------
[03/15 15:05:38    104s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/15 15:05:38    104s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/15 15:05:38    104s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/15 15:05:38    104s] [NR-eGR]      M4  (4)        28( 0.02%)   ( 0.02%) 
[03/15 15:05:38    104s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/15 15:05:38    104s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/15 15:05:38    104s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/15 15:05:38    104s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/15 15:05:38    104s] [NR-eGR] ----------------------------------------------
[03/15 15:05:38    104s] [NR-eGR] Total               28( 0.00%)   ( 0.00%) 
[03/15 15:05:38    104s] [NR-eGR] 
[03/15 15:05:38    104s] (I)       Finished Global Routing ( CPU: 0.55 sec, Real: 0.56 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       total 2D Cap : 8575648 = (3572306 H, 5003342 V)
[03/15 15:05:38    104s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 15:05:38    104s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 15:05:38    104s] (I)       ============= track Assignment ============
[03/15 15:05:38    104s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Started Greedy Track Assignment ( Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 15:05:38    104s] (I)       Running track assignment with 1 threads
[03/15 15:05:38    104s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] (I)       Run Multi-thread track assignment
[03/15 15:05:38    104s] (I)       Finished Greedy Track Assignment ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1789.15 MB )
[03/15 15:05:38    104s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:05:38    104s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 289900
[03/15 15:05:38    104s] [NR-eGR]     M2  (2V) length: 5.030025e+05um, number of vias: 402712
[03/15 15:05:38    104s] [NR-eGR]     M3  (3H) length: 5.575195e+05um, number of vias: 40036
[03/15 15:05:38    104s] [NR-eGR]     M4  (4V) length: 3.037768e+05um, number of vias: 15695
[03/15 15:05:38    104s] [NR-eGR]     M5  (5H) length: 1.668951e+05um, number of vias: 9917
[03/15 15:05:38    104s] [NR-eGR]     M6  (6V) length: 3.752250e+04um, number of vias: 8217
[03/15 15:05:38    104s] [NR-eGR]     M7  (7H) length: 4.572060e+04um, number of vias: 10170
[03/15 15:05:38    104s] [NR-eGR]     M8  (8V) length: 5.833428e+04um, number of vias: 0
[03/15 15:05:38    104s] [NR-eGR] Total length: 1.672771e+06um, number of vias: 776647
[03/15 15:05:38    104s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:05:38    104s] [NR-eGR] Total eGR-routed clock nets wire length: 4.843880e+04um 
[03/15 15:05:38    104s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:05:38    104s] [NR-eGR] Report for selected net(s) only.
[03/15 15:05:38    104s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12270
[03/15 15:05:38    104s] [NR-eGR]     M2  (2V) length: 1.177880e+04um, number of vias: 14893
[03/15 15:05:38    104s] [NR-eGR]     M3  (3H) length: 2.037340e+04um, number of vias: 6127
[03/15 15:05:38    104s] [NR-eGR]     M4  (4V) length: 1.376160e+04um, number of vias: 585
[03/15 15:05:38    104s] [NR-eGR]     M5  (5H) length: 1.790200e+03um, number of vias: 324
[03/15 15:05:38    104s] [NR-eGR]     M6  (6V) length: 7.348000e+02um, number of vias: 0
[03/15 15:05:38    104s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/15 15:05:38    104s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/15 15:05:38    104s] [NR-eGR] Total length: 4.843880e+04um, number of vias: 34199
[03/15 15:05:38    104s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:05:38    104s] [NR-eGR] Total routed clock nets wire length: 4.843880e+04um, number of vias: 34199
[03/15 15:05:38    104s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:05:38    104s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.75 sec, Real: 1.75 sec, Curr Mem: 1710.15 MB )
[03/15 15:05:39    105s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/.rgfNxCgPu
[03/15 15:05:39    105s]       Early Global Route - eGR->NR step done. (took cpu=0:00:02.0 real=0:00:02.0)
[03/15 15:05:39    105s]     Routing using eGR only done.
[03/15 15:05:39    105s] Net route status summary:
[03/15 15:05:39    105s]   Clock:       144 (unrouted=0, trialRouted=0, noStatus=0, routed=144, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:05:39    105s]   Non-clock: 91232 (unrouted=4355, trialRouted=86877, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4355, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:05:39    105s] 
[03/15 15:05:39    105s] CCOPT: Done with clock implementation routing.
[03/15 15:05:39    105s] 
[03/15 15:05:39    105s]   Clock implementation routing done.
[03/15 15:05:39    105s]   Fixed 144 wires.
[03/15 15:05:39    105s]   CCOpt: Starting congestion repair using flow wrapper...
[03/15 15:05:39    105s]     Congestion Repair...
[03/15 15:05:39    105s] 
[03/15 15:05:39    105s] Starting congRepair ...
[03/15 15:05:39    105s] User Input Parameters:
[03/15 15:05:39    105s] - Congestion Driven    : On
[03/15 15:05:39    105s] - Timing Driven        : Off
[03/15 15:05:39    105s] - Area-Violation Based : On
[03/15 15:05:39    105s] - Start Rollback Level : -5
[03/15 15:05:39    105s] - Legalized            : On
[03/15 15:05:39    105s] - Window Based         : Off
[03/15 15:05:39    105s] - eDen incr mode       : Off
[03/15 15:05:39    105s] - Small incr mode      : Off
[03/15 15:05:39    105s] 
[03/15 15:05:39    105s] Collecting buffer chain nets ...
[03/15 15:05:39    105s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1710.1M
[03/15 15:05:39    105s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.030, REAL:0.026, MEM:1710.1M
[03/15 15:05:39    105s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1710.1M
[03/15 15:05:39    105s] Starting Early Global Route congestion estimation: mem = 1710.1M
[03/15 15:05:39    105s] (I)       Started Loading and Dumping File ( Curr Mem: 1710.15 MB )
[03/15 15:05:39    105s] (I)       Reading DB...
[03/15 15:05:39    105s] (I)       Read data from FE... (mem=1710.1M)
[03/15 15:05:39    105s] (I)       Read nodes and places... (mem=1710.1M)
[03/15 15:05:39    105s] (I)       Done Read nodes and places (cpu=0.120s, mem=1742.0M)
[03/15 15:05:39    105s] (I)       Read nets... (mem=1742.0M)
[03/15 15:05:39    105s] (I)       Done Read nets (cpu=0.300s, mem=1776.0M)
[03/15 15:05:39    105s] (I)       Done Read data from FE (cpu=0.420s, mem=1776.0M)
[03/15 15:05:39    105s] (I)       before initializing RouteDB syMemory usage = 1776.0 MB
[03/15 15:05:39    105s] (I)       Honor MSV route constraint: false
[03/15 15:05:39    105s] (I)       Maximum routing layer  : 127
[03/15 15:05:39    105s] (I)       Minimum routing layer  : 2
[03/15 15:05:39    105s] (I)       Supply scale factor H  : 1.00
[03/15 15:05:39    105s] (I)       Supply scale factor V  : 1.00
[03/15 15:05:39    105s] (I)       Tracks used by clock wire: 0
[03/15 15:05:39    105s] (I)       Reverse direction      : 
[03/15 15:05:39    105s] (I)       Honor partition pin guides: true
[03/15 15:05:39    105s] (I)       Route selected nets only: false
[03/15 15:05:39    105s] (I)       Route secondary PG pins: false
[03/15 15:05:39    105s] (I)       Second PG max fanout   : 2147483647
[03/15 15:05:39    105s] (I)       Apply function for special wires: true
[03/15 15:05:39    105s] (I)       Layer by layer blockage reading: true
[03/15 15:05:39    105s] (I)       Offset calculation fix : true
[03/15 15:05:39    105s] (I)       Route stripe layer range: 
[03/15 15:05:39    105s] (I)       Honor partition fences : 
[03/15 15:05:39    105s] (I)       Honor partition pin    : 
[03/15 15:05:39    105s] (I)       Honor partition fences with feedthrough: 
[03/15 15:05:39    105s] (I)       Counted 14541 PG shapes. We will not process PG shapes layer by layer.
[03/15 15:05:39    105s] (I)       Use row-based GCell size
[03/15 15:05:39    105s] (I)       Use row-based GCell align
[03/15 15:05:39    105s] (I)       GCell unit size   : 3600
[03/15 15:05:39    105s] (I)       GCell multiplier  : 1
[03/15 15:05:39    105s] (I)       GCell row height  : 3600
[03/15 15:05:39    105s] (I)       Actual row height : 3600
[03/15 15:05:39    105s] (I)       GCell align ref   : 20000 20000
[03/15 15:05:39    105s] [NR-eGR] Track table information for default rule: 
[03/15 15:05:39    105s] [NR-eGR] M1 has no routable track
[03/15 15:05:39    105s] [NR-eGR] M2 has single uniform track structure
[03/15 15:05:39    105s] [NR-eGR] M3 has single uniform track structure
[03/15 15:05:39    105s] [NR-eGR] M4 has single uniform track structure
[03/15 15:05:39    105s] [NR-eGR] M5 has single uniform track structure
[03/15 15:05:39    105s] [NR-eGR] M6 has single uniform track structure
[03/15 15:05:39    105s] [NR-eGR] M7 has single uniform track structure
[03/15 15:05:39    105s] [NR-eGR] M8 has single uniform track structure
[03/15 15:05:39    105s] (I)       ===========================================================================
[03/15 15:05:39    105s] (I)       == Report All Rule Vias ==
[03/15 15:05:39    105s] (I)       ===========================================================================
[03/15 15:05:39    105s] (I)        Via Rule : (Default)
[03/15 15:05:39    105s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 15:05:39    105s] (I)       ---------------------------------------------------------------------------
[03/15 15:05:39    105s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/15 15:05:39    105s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/15 15:05:39    105s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/15 15:05:39    105s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/15 15:05:39    105s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/15 15:05:39    105s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/15 15:05:39    105s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/15 15:05:39    105s] (I)        8    0 : ---                         0 : ---                      
[03/15 15:05:39    105s] (I)       ===========================================================================
[03/15 15:05:39    105s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1776.02 MB )
[03/15 15:05:39    105s] [NR-eGR] Read 21604 PG shapes
[03/15 15:05:39    105s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1776.02 MB )
[03/15 15:05:39    105s] [NR-eGR] #Routing Blockages  : 0
[03/15 15:05:39    105s] [NR-eGR] #Instance Blockages : 0
[03/15 15:05:39    105s] [NR-eGR] #PG Blockages       : 21604
[03/15 15:05:39    105s] [NR-eGR] #Bump Blockages     : 0
[03/15 15:05:39    105s] [NR-eGR] #Boundary Blockages : 0
[03/15 15:05:39    105s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 15:05:39    105s] [NR-eGR] Num Prerouted Nets = 144  Num Prerouted Wires = 34485
[03/15 15:05:39    105s] (I)       readDataFromPlaceDB
[03/15 15:05:39    105s] (I)       Read net information..
[03/15 15:05:39    105s] [NR-eGR] Read numTotalNets=87021  numIgnoredNets=144
[03/15 15:05:39    105s] (I)       Read testcase time = 0.040 seconds
[03/15 15:05:39    105s] 
[03/15 15:05:39    105s] (I)       early_global_route_priority property id does not exist.
[03/15 15:05:39    105s] (I)       Start initializing grid graph
[03/15 15:05:39    105s] (I)       End initializing grid graph
[03/15 15:05:39    105s] (I)       Model blockages into capacity
[03/15 15:05:39    105s] (I)       Read Num Blocks=21604  Num Prerouted Wires=34485  Num CS=0
[03/15 15:05:39    105s] (I)       Started Modeling ( Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Started Modeling Layer 1 ( Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Started Modeling Layer 2 ( Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Layer 1 (V) : #blockages 9134 : #preroutes 18615
[03/15 15:05:39    105s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Started Modeling Layer 3 ( Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Layer 2 (H) : #blockages 8300 : #preroutes 12998
[03/15 15:05:39    105s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Started Modeling Layer 4 ( Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Layer 3 (V) : #blockages 4170 : #preroutes 2124
[03/15 15:05:39    105s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Started Modeling Layer 5 ( Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 664
[03/15 15:05:39    105s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Started Modeling Layer 6 ( Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 84
[03/15 15:05:39    105s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Started Modeling Layer 7 ( Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 15:05:39    105s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Started Modeling Layer 8 ( Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 15:05:39    105s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Finished Modeling ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       -- layer congestion ratio --
[03/15 15:05:39    105s] (I)       Layer 1 : 0.100000
[03/15 15:05:39    105s] (I)       Layer 2 : 0.700000
[03/15 15:05:39    105s] (I)       Layer 3 : 0.700000
[03/15 15:05:39    105s] (I)       Layer 4 : 0.700000
[03/15 15:05:39    105s] (I)       Layer 5 : 0.700000
[03/15 15:05:39    105s] (I)       Layer 6 : 0.700000
[03/15 15:05:39    105s] (I)       Layer 7 : 0.700000
[03/15 15:05:39    105s] (I)       Layer 8 : 0.700000
[03/15 15:05:39    105s] (I)       ----------------------------
[03/15 15:05:39    105s] (I)       Number of ignored nets = 144
[03/15 15:05:39    105s] (I)       Number of fixed nets = 144.  Ignored: Yes
[03/15 15:05:39    105s] (I)       Number of clock nets = 144.  Ignored: No
[03/15 15:05:39    105s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 15:05:39    105s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 15:05:39    105s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 15:05:39    105s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 15:05:39    105s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 15:05:39    105s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 15:05:39    105s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 15:05:39    105s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1795.2 MB
[03/15 15:05:39    105s] (I)       Ndr track 0 does not exist
[03/15 15:05:39    105s] (I)       Ndr track 0 does not exist
[03/15 15:05:39    105s] (I)       Layer1  viaCost=300.00
[03/15 15:05:39    105s] (I)       Layer2  viaCost=100.00
[03/15 15:05:39    105s] (I)       Layer3  viaCost=100.00
[03/15 15:05:39    105s] (I)       Layer4  viaCost=100.00
[03/15 15:05:39    105s] (I)       Layer5  viaCost=100.00
[03/15 15:05:39    105s] (I)       Layer6  viaCost=200.00
[03/15 15:05:39    105s] (I)       Layer7  viaCost=100.00
[03/15 15:05:39    105s] (I)       ---------------------Grid Graph Info--------------------
[03/15 15:05:39    105s] (I)       Routing area        : (0, 0) - (1520400, 1516000)
[03/15 15:05:39    105s] (I)       Core area           : (20000, 20000) - (1500400, 1496000)
[03/15 15:05:39    105s] (I)       Site width          :   400  (dbu)
[03/15 15:05:39    105s] (I)       Row height          :  3600  (dbu)
[03/15 15:05:39    105s] (I)       GCell row height    :  3600  (dbu)
[03/15 15:05:39    105s] (I)       GCell width         :  3600  (dbu)
[03/15 15:05:39    105s] (I)       GCell height        :  3600  (dbu)
[03/15 15:05:39    105s] (I)       Grid                :   422   421     8
[03/15 15:05:39    105s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 15:05:39    105s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 15:05:39    105s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 15:05:39    105s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 15:05:39    105s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 15:05:39    105s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 15:05:39    105s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 15:05:39    105s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 15:05:39    105s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 15:05:39    105s] (I)       Total num of tracks :     0  3801  3789  3801  3789  3801   947   950
[03/15 15:05:39    105s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 15:05:39    105s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 15:05:39    105s] (I)       --------------------------------------------------------
[03/15 15:05:39    105s] 
[03/15 15:05:39    105s] [NR-eGR] ============ Routing rule table ============
[03/15 15:05:39    105s] [NR-eGR] Rule id: 0  Nets: 0 
[03/15 15:05:39    105s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/15 15:05:39    105s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/15 15:05:39    105s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/15 15:05:39    105s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 15:05:39    105s] [NR-eGR] Rule id: 1  Nets: 86877 
[03/15 15:05:39    105s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 15:05:39    105s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 15:05:39    105s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 15:05:39    105s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 15:05:39    105s] [NR-eGR] ========================================
[03/15 15:05:39    105s] [NR-eGR] 
[03/15 15:05:39    105s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 15:05:39    105s] (I)       blocked tracks on layer2 : = 133027 / 1600221 (8.31%)
[03/15 15:05:39    105s] (I)       blocked tracks on layer3 : = 28883 / 1598958 (1.81%)
[03/15 15:05:39    105s] (I)       blocked tracks on layer4 : = 129735 / 1600221 (8.11%)
[03/15 15:05:39    105s] (I)       blocked tracks on layer5 : = 0 / 1598958 (0.00%)
[03/15 15:05:39    105s] (I)       blocked tracks on layer6 : = 0 / 1600221 (0.00%)
[03/15 15:05:39    105s] (I)       blocked tracks on layer7 : = 0 / 399634 (0.00%)
[03/15 15:05:39    105s] (I)       blocked tracks on layer8 : = 0 / 399950 (0.00%)
[03/15 15:05:39    105s] (I)       After initializing earlyGlobalRoute syMemory usage = 1795.2 MB
[03/15 15:05:39    105s] (I)       Finished Loading and Dumping File ( CPU: 0.69 sec, Real: 0.69 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Started Global Routing ( Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       ============= Initialization =============
[03/15 15:05:39    105s] (I)       totalPins=277937  totalGlobalPin=262087 (94.30%)
[03/15 15:05:39    105s] (I)       Started Build MST ( Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Generate topology with single threads
[03/15 15:05:39    105s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       total 2D Cap : 799584 = (399634 H, 399950 V)
[03/15 15:05:39    105s] [NR-eGR] Layer group 1: route 1486 net(s) in layer range [7, 8]
[03/15 15:05:39    105s] (I)       ============  Phase 1a Route ============
[03/15 15:05:39    105s] (I)       Started Phase 1a ( Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:39    105s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1795.25 MB )
[03/15 15:05:40    105s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 15:05:40    105s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    105s] (I)       Usage: 54836 = (23303 H, 31533 V) = (5.83% H, 7.88% V) = (4.195e+04um H, 5.676e+04um V)
[03/15 15:05:40    105s] (I)       
[03/15 15:05:40    105s] (I)       ============  Phase 1b Route ============
[03/15 15:05:40    105s] (I)       Started Phase 1b ( Curr Mem: 1795.25 MB )
[03/15 15:05:40    105s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    105s] (I)       Usage: 54862 = (23314 H, 31548 V) = (5.83% H, 7.89% V) = (4.197e+04um H, 5.679e+04um V)
[03/15 15:05:40    105s] (I)       
[03/15 15:05:40    105s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.11% V. EstWL: 9.875160e+04um
[03/15 15:05:40    105s] (I)       ============  Phase 1c Route ============
[03/15 15:05:40    105s] (I)       Started Phase 1c ( Curr Mem: 1795.25 MB )
[03/15 15:05:40    105s] (I)       Level2 Grid: 85 x 85
[03/15 15:05:40    105s] (I)       Started Two Level Routing ( Curr Mem: 1795.25 MB )
[03/15 15:05:40    105s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1795.25 MB )
[03/15 15:05:40    105s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    105s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    105s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    105s] (I)       Usage: 54863 = (23315 H, 31548 V) = (5.83% H, 7.89% V) = (4.197e+04um H, 5.679e+04um V)
[03/15 15:05:40    105s] (I)       
[03/15 15:05:40    105s] (I)       ============  Phase 1d Route ============
[03/15 15:05:40    105s] (I)       Started Phase 1d ( Curr Mem: 1795.25 MB )
[03/15 15:05:40    105s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    105s] (I)       Usage: 54871 = (23323 H, 31548 V) = (5.84% H, 7.89% V) = (4.198e+04um H, 5.679e+04um V)
[03/15 15:05:40    105s] (I)       
[03/15 15:05:40    105s] (I)       ============  Phase 1e Route ============
[03/15 15:05:40    105s] (I)       Started Phase 1e ( Curr Mem: 1795.25 MB )
[03/15 15:05:40    105s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    105s] (I)       Usage: 54871 = (23323 H, 31548 V) = (5.84% H, 7.89% V) = (4.198e+04um H, 5.679e+04um V)
[03/15 15:05:40    105s] (I)       
[03/15 15:05:40    105s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.07% V. EstWL: 9.876780e+04um
[03/15 15:05:40    105s] [NR-eGR] 
[03/15 15:05:40    106s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Running layer assignment with 1 threads
[03/15 15:05:40    106s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Started Build MST ( Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Generate topology with single threads
[03/15 15:05:40    106s] (I)       Finished Build MST ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       total 2D Cap : 8560703 = (3570991 H, 4989712 V)
[03/15 15:05:40    106s] [NR-eGR] Layer group 2: route 85391 net(s) in layer range [2, 8]
[03/15 15:05:40    106s] (I)       ============  Phase 1a Route ============
[03/15 15:05:40    106s] (I)       Started Phase 1a ( Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Finished Phase 1a ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 15:05:40    106s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Usage: 874015 = (406579 H, 467436 V) = (11.39% H, 9.37% V) = (7.318e+05um H, 8.414e+05um V)
[03/15 15:05:40    106s] (I)       
[03/15 15:05:40    106s] (I)       ============  Phase 1b Route ============
[03/15 15:05:40    106s] (I)       Started Phase 1b ( Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Usage: 874021 = (406581 H, 467440 V) = (11.39% H, 9.37% V) = (7.318e+05um H, 8.414e+05um V)
[03/15 15:05:40    106s] (I)       
[03/15 15:05:40    106s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 1.573238e+06um
[03/15 15:05:40    106s] (I)       Congestion metric : 0.00%H 0.01%V, 0.01%HV
[03/15 15:05:40    106s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 15:05:40    106s] (I)       ============  Phase 1c Route ============
[03/15 15:05:40    106s] (I)       Started Phase 1c ( Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Level2 Grid: 85 x 85
[03/15 15:05:40    106s] (I)       Started Two Level Routing ( Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Usage: 874021 = (406581 H, 467440 V) = (11.39% H, 9.37% V) = (7.318e+05um H, 8.414e+05um V)
[03/15 15:05:40    106s] (I)       
[03/15 15:05:40    106s] (I)       ============  Phase 1d Route ============
[03/15 15:05:40    106s] (I)       Started Phase 1d ( Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Finished Phase 1d ( CPU: 0.40 sec, Real: 0.38 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Usage: 874038 = (406585 H, 467453 V) = (11.39% H, 9.37% V) = (7.319e+05um H, 8.414e+05um V)
[03/15 15:05:40    106s] (I)       
[03/15 15:05:40    106s] (I)       ============  Phase 1e Route ============
[03/15 15:05:40    106s] (I)       Started Phase 1e ( Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:40    106s] (I)       Usage: 874038 = (406585 H, 467453 V) = (11.39% H, 9.37% V) = (7.319e+05um H, 8.414e+05um V)
[03/15 15:05:40    106s] (I)       
[03/15 15:05:40    106s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.573268e+06um
[03/15 15:05:40    106s] [NR-eGR] 
[03/15 15:05:41    107s] (I)       Current Phase 1l[Initialization] ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:41    107s] (I)       Running layer assignment with 1 threads
[03/15 15:05:41    107s] (I)       Finished Phase 1l ( CPU: 0.52 sec, Real: 0.52 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:41    107s] (I)       ============  Phase 1l Route ============
[03/15 15:05:41    107s] (I)       
[03/15 15:05:41    107s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 15:05:41    107s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/15 15:05:41    107s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/15 15:05:41    107s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[03/15 15:05:41    107s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/15 15:05:41    107s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 15:05:41    107s] [NR-eGR]      M2  (2)       280( 0.16%)        34( 0.02%)         6( 0.00%)         1( 0.00%)   ( 0.18%) 
[03/15 15:05:41    107s] [NR-eGR]      M3  (3)         4( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 15:05:41    107s] [NR-eGR]      M4  (4)       122( 0.07%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[03/15 15:05:41    107s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 15:05:41    107s] [NR-eGR]      M6  (6)        15( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/15 15:05:41    107s] [NR-eGR]      M7  (7)       104( 0.06%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[03/15 15:05:41    107s] [NR-eGR]      M8  (8)       119( 0.07%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[03/15 15:05:41    107s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/15 15:05:41    107s] [NR-eGR] Total              644( 0.05%)        36( 0.00%)         6( 0.00%)         1( 0.00%)   ( 0.06%) 
[03/15 15:05:41    107s] [NR-eGR] 
[03/15 15:05:41    107s] (I)       Finished Global Routing ( CPU: 1.62 sec, Real: 1.58 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:41    107s] (I)       total 2D Cap : 8576236 = (3573721 H, 5002515 V)
[03/15 15:05:41    107s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 15:05:41    107s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 15:05:41    107s] Early Global Route congestion estimation runtime: 2.33 seconds, mem = 1795.2M
[03/15 15:05:41    107s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:2.360, REAL:2.327, MEM:1795.2M
[03/15 15:05:41    107s] OPERPROF: Starting HotSpotCal at level 1, MEM:1795.2M
[03/15 15:05:41    107s] [hotspot] +------------+---------------+---------------+
[03/15 15:05:41    107s] [hotspot] |            |   max hotspot | total hotspot |
[03/15 15:05:41    107s] [hotspot] +------------+---------------+---------------+
[03/15 15:05:41    107s] [hotspot] | normalized |          0.00 |          0.00 |
[03/15 15:05:41    107s] [hotspot] +------------+---------------+---------------+
[03/15 15:05:41    107s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 15:05:41    107s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/15 15:05:41    107s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.017, MEM:1795.2M
[03/15 15:05:41    107s] Skipped repairing congestion.
[03/15 15:05:41    107s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1795.2M
[03/15 15:05:41    107s] Starting Early Global Route wiring: mem = 1795.2M
[03/15 15:05:41    107s] (I)       ============= track Assignment ============
[03/15 15:05:41    107s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1795.25 MB )
[03/15 15:05:41    107s] (I)       Finished Extract Global 3D Wires ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:41    107s] (I)       Started Greedy Track Assignment ( Curr Mem: 1795.25 MB )
[03/15 15:05:41    107s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 15:05:41    107s] (I)       Running track assignment with 1 threads
[03/15 15:05:41    107s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:41    107s] (I)       Run Multi-thread track assignment
[03/15 15:05:42    108s] (I)       Finished Greedy Track Assignment ( CPU: 0.93 sec, Real: 0.93 sec, Curr Mem: 1795.25 MB )
[03/15 15:05:43    109s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:05:43    109s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 289900
[03/15 15:05:43    109s] [NR-eGR]     M2  (2V) length: 4.921749e+05um, number of vias: 401079
[03/15 15:05:43    109s] [NR-eGR]     M3  (3H) length: 5.433539e+05um, number of vias: 42178
[03/15 15:05:43    109s] [NR-eGR]     M4  (4V) length: 3.068908e+05um, number of vias: 16791
[03/15 15:05:43    109s] [NR-eGR]     M5  (5H) length: 1.808981e+05um, number of vias: 10205
[03/15 15:05:43    109s] [NR-eGR]     M6  (6V) length: 4.523762e+04um, number of vias: 8215
[03/15 15:05:43    109s] [NR-eGR]     M7  (7H) length: 4.649890e+04um, number of vias: 10167
[03/15 15:05:43    109s] [NR-eGR]     M8  (8V) length: 5.818108e+04um, number of vias: 0
[03/15 15:05:43    109s] [NR-eGR] Total length: 1.673235e+06um, number of vias: 778535
[03/15 15:05:43    109s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:05:43    109s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[03/15 15:05:43    109s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:05:43    109s] Early Global Route wiring runtime: 1.81 seconds, mem = 1741.2M
[03/15 15:05:43    109s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.810, REAL:1.809, MEM:1741.2M
[03/15 15:05:43    109s] End of congRepair (cpu=0:00:04.2, real=0:00:04.0)
[03/15 15:05:43    109s]     Congestion Repair done. (took cpu=0:00:04.3 real=0:00:04.3)
[03/15 15:05:43    109s]   CCOpt: Starting congestion repair using flow wrapper done.
[03/15 15:05:43    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:1741.2M
[03/15 15:05:43    109s] z: 2, totalTracks: 1
[03/15 15:05:43    109s] z: 4, totalTracks: 1
[03/15 15:05:43    109s] z: 6, totalTracks: 1
[03/15 15:05:43    109s] z: 8, totalTracks: 1
[03/15 15:05:43    109s] #spOpts: N=65 
[03/15 15:05:43    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1741.2M
[03/15 15:05:43    109s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1741.2M
[03/15 15:05:43    109s] Core basic site is core
[03/15 15:05:43    109s] SiteArray: non-trimmed site array dimensions = 410 x 3701
[03/15 15:05:43    109s] SiteArray: use 6,299,648 bytes
[03/15 15:05:43    109s] SiteArray: current memory after site array memory allocation 1747.3M
[03/15 15:05:43    109s] SiteArray: FP blocked sites are writable
[03/15 15:05:43    109s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 15:05:43    109s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1747.3M
[03/15 15:05:43    109s] Process 13583 wires and vias for routing blockage and capacity analysis
[03/15 15:05:43    109s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.023, MEM:1747.3M
[03/15 15:05:43    109s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.140, REAL:0.140, MEM:1747.3M
[03/15 15:05:43    109s] OPERPROF:     Starting CMU at level 3, MEM:1747.3M
[03/15 15:05:43    109s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.009, MEM:1747.3M
[03/15 15:05:43    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.199, MEM:1747.3M
[03/15 15:05:43    109s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1747.3MB).
[03/15 15:05:43    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.293, MEM:1747.3M
[03/15 15:05:43    109s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:07.2 real=0:00:07.2)
[03/15 15:05:43    109s]   Leaving CCOpt scope - extractRC...
[03/15 15:05:43    109s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/15 15:05:43    109s] Extraction called for design 'core' of instances=82082 and nets=91376 using extraction engine 'preRoute' .
[03/15 15:05:43    109s] PreRoute RC Extraction called for design core.
[03/15 15:05:43    109s] RC Extraction called in multi-corner(2) mode.
[03/15 15:05:43    109s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 15:05:43    109s] RCMode: PreRoute
[03/15 15:05:43    109s]       RC Corner Indexes            0       1   
[03/15 15:05:43    109s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 15:05:43    109s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 15:05:43    109s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 15:05:43    109s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 15:05:43    109s] Shrink Factor                : 1.00000
[03/15 15:05:43    109s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 15:05:43    109s] Using capacitance table file ...
[03/15 15:05:43    109s] LayerId::1 widthSet size::4
[03/15 15:05:43    109s] LayerId::2 widthSet size::4
[03/15 15:05:43    109s] LayerId::3 widthSet size::4
[03/15 15:05:43    109s] LayerId::4 widthSet size::4
[03/15 15:05:43    109s] LayerId::5 widthSet size::4
[03/15 15:05:43    109s] LayerId::6 widthSet size::4
[03/15 15:05:43    109s] LayerId::7 widthSet size::4
[03/15 15:05:43    109s] LayerId::8 widthSet size::4
[03/15 15:05:43    109s] Updating RC grid for preRoute extraction ...
[03/15 15:05:43    109s] Initializing multi-corner capacitance tables ... 
[03/15 15:05:44    110s] Initializing multi-corner resistance tables ...
[03/15 15:05:44    110s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.295936 ; uaWl: 0.936731 ; uaWlH: 0.319911 ; aWlH: 0.062549 ; Pmax: 0.845200 ; wcR: 0.636400 ; newSi: 0.095900 ; pMod: 81 ; 
[03/15 15:05:44    110s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1747.258M)
[03/15 15:05:44    110s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/15 15:05:44    110s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.1 real=0:00:01.1)
[03/15 15:05:44    110s]   Not writing Steiner routes to the DB after clustering cong repair call.
[03/15 15:05:44    110s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 15:05:44    110s] End AAE Lib Interpolated Model. (MEM=1747.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:05:45    111s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/15 15:05:45    111s]   Clock DAG stats after clustering cong repair call:
[03/15 15:05:45    111s]     cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
[03/15 15:05:45    111s]     cell areas       : b=1428.480um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1428.480um^2
[03/15 15:05:45    111s]     cell capacitance : b=0.780pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.780pF
[03/15 15:05:45    111s]     sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:45    111s]     wire capacitance : top=0.000pF, trunk=0.926pF, leaf=7.574pF, total=8.500pF
[03/15 15:05:45    111s]     wire lengths     : top=0.000um, trunk=5862.595um, leaf=42985.317um, total=48847.912um
[03/15 15:05:45    111s]     hp wire lengths  : top=0.000um, trunk=4306.800um, leaf=12231.900um, total=16538.700um
[03/15 15:05:45    111s]   Clock DAG net violations after clustering cong repair call:
[03/15 15:05:45    111s]     Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[03/15 15:05:45    111s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[03/15 15:05:45    111s]     Trunk : target=0.105ns count=18 avg=0.063ns sd=0.023ns min=0.011ns max=0.095ns {8 <= 0.063ns, 6 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:45    111s]     Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.005ns min=0.073ns max=0.105ns {0 <= 0.063ns, 3 <= 0.084ns, 81 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns} {1 <= 0.110ns, 0 <= 0.115ns, 0 <= 0.126ns, 0 <= 0.158ns, 0 > 0.158ns}
[03/15 15:05:45    111s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[03/15 15:05:45    111s]      Bufs: CKBD16: 138 CKBD12: 4 CKBD8: 1 
[03/15 15:05:45    111s]   Primary reporting skew groups after clustering cong repair call:
[03/15 15:05:45    111s]     skew_group clk/CON: insertion delay [min=0.318, max=0.419, avg=0.357, sd=0.010], skew [0.100 vs 0.057*], 98.3% {0.328, 0.385} (wid=0.042 ws=0.034) (gid=0.389 gs=0.081)
[03/15 15:05:45    111s]         min path sink: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/15 15:05:45    111s]         max path sink: psum_mem_instance/Q_reg_61_/CP
[03/15 15:05:45    111s]   Skew group summary after clustering cong repair call:
[03/15 15:05:45    111s]     skew_group clk/CON: insertion delay [min=0.318, max=0.419, avg=0.357, sd=0.010], skew [0.100 vs 0.057*], 98.3% {0.328, 0.385} (wid=0.042 ws=0.034) (gid=0.389 gs=0.081)
[03/15 15:05:45    111s]   CongRepair After Initial Clustering done. (took cpu=0:00:09.4 real=0:00:09.4)
[03/15 15:05:45    111s]   Stage::Clustering done. (took cpu=0:00:22.5 real=0:00:22.5)
[03/15 15:05:45    111s]   Stage::DRV Fixing...
[03/15 15:05:45    111s]   Fixing clock tree slew time and max cap violations...
[03/15 15:05:45    111s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/15 15:05:46    112s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[03/15 15:05:46    112s]       cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
[03/15 15:05:46    112s]       cell areas       : b=1430.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1430.640um^2
[03/15 15:05:46    112s]       cell capacitance : b=0.781pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.781pF
[03/15 15:05:46    112s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:46    112s]       wire capacitance : top=0.000pF, trunk=0.926pF, leaf=7.574pF, total=8.500pF
[03/15 15:05:46    112s]       wire lengths     : top=0.000um, trunk=5862.595um, leaf=42985.917um, total=48848.512um
[03/15 15:05:46    112s]       hp wire lengths  : top=0.000um, trunk=4306.800um, leaf=12231.900um, total=16538.700um
[03/15 15:05:46    112s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[03/15 15:05:46    112s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[03/15 15:05:46    112s]       Trunk : target=0.105ns count=18 avg=0.064ns sd=0.023ns min=0.011ns max=0.095ns {8 <= 0.063ns, 6 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:46    112s]       Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 82 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:46    112s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[03/15 15:05:46    112s]        Bufs: CKBD16: 139 CKBD12: 3 CKBD8: 1 
[03/15 15:05:46    112s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[03/15 15:05:46    112s]       skew_group clk/CON: insertion delay [min=0.318, max=0.419], skew [0.100 vs 0.057*]
[03/15 15:05:46    112s]           min path sink: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/15 15:05:46    112s]           max path sink: psum_mem_instance/Q_reg_61_/CP
[03/15 15:05:46    112s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[03/15 15:05:46    112s]       skew_group clk/CON: insertion delay [min=0.318, max=0.419], skew [0.100 vs 0.057*]
[03/15 15:05:46    112s]     Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:46    112s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/15 15:05:46    112s]   Fixing clock tree slew time and max cap violations - detailed pass...
[03/15 15:05:46    112s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/15 15:05:46    112s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/15 15:05:46    112s]       cell counts      : b=143, i=0, icg=0, nicg=0, l=0, total=143
[03/15 15:05:46    112s]       cell areas       : b=1430.640um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1430.640um^2
[03/15 15:05:46    112s]       cell capacitance : b=0.781pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.781pF
[03/15 15:05:46    112s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:46    112s]       wire capacitance : top=0.000pF, trunk=0.926pF, leaf=7.574pF, total=8.500pF
[03/15 15:05:46    112s]       wire lengths     : top=0.000um, trunk=5862.595um, leaf=42985.917um, total=48848.512um
[03/15 15:05:46    112s]       hp wire lengths  : top=0.000um, trunk=4306.800um, leaf=12231.900um, total=16538.700um
[03/15 15:05:46    112s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[03/15 15:05:46    112s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/15 15:05:46    112s]       Trunk : target=0.105ns count=18 avg=0.064ns sd=0.023ns min=0.011ns max=0.095ns {8 <= 0.063ns, 6 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:46    112s]       Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 82 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:46    112s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[03/15 15:05:46    112s]        Bufs: CKBD16: 139 CKBD12: 3 CKBD8: 1 
[03/15 15:05:46    112s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/15 15:05:46    112s]       skew_group clk/CON: insertion delay [min=0.318, max=0.419, avg=0.357, sd=0.010], skew [0.100 vs 0.057*], 98.3% {0.328, 0.385} (wid=0.042 ws=0.034) (gid=0.389 gs=0.081)
[03/15 15:05:46    112s]           min path sink: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/15 15:05:46    112s]           max path sink: psum_mem_instance/Q_reg_61_/CP
[03/15 15:05:46    112s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[03/15 15:05:46    112s]       skew_group clk/CON: insertion delay [min=0.318, max=0.419, avg=0.357, sd=0.010], skew [0.100 vs 0.057*], 98.3% {0.328, 0.385} (wid=0.042 ws=0.034) (gid=0.389 gs=0.081)
[03/15 15:05:46    112s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:46    112s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/15 15:05:46    112s]   Stage::DRV Fixing done. (took cpu=0:00:00.6 real=0:00:00.6)
[03/15 15:05:46    112s]   Stage::Insertion Delay Reduction...
[03/15 15:05:46    112s]   Removing unnecessary root buffering...
[03/15 15:05:46    112s]     Clock DAG stats after 'Removing unnecessary root buffering':
[03/15 15:05:46    112s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:46    112s]       cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
[03/15 15:05:46    112s]       cell capacitance : b=0.773pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.773pF
[03/15 15:05:46    112s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:46    112s]       wire capacitance : top=0.000pF, trunk=0.954pF, leaf=7.574pF, total=8.528pF
[03/15 15:05:46    112s]       wire lengths     : top=0.000um, trunk=6033.295um, leaf=42985.917um, total=49019.212um
[03/15 15:05:46    112s]       hp wire lengths  : top=0.000um, trunk=4268.800um, leaf=12231.900um, total=16500.700um
[03/15 15:05:46    112s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[03/15 15:05:46    112s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[03/15 15:05:46    112s]       Trunk : target=0.105ns count=17 avg=0.070ns sd=0.020ns min=0.036ns max=0.095ns {6 <= 0.063ns, 6 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:46    112s]       Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 82 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:46    112s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[03/15 15:05:46    112s]        Bufs: CKBD16: 137 CKBD12: 3 CKBD8: 2 
[03/15 15:05:46    112s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[03/15 15:05:46    112s]       skew_group clk/CON: insertion delay [min=0.304, max=0.376], skew [0.072 vs 0.057*]
[03/15 15:05:46    112s]           min path sink: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/15 15:05:46    112s]           max path sink: psum_mem_instance/Q_reg_123_/CP
[03/15 15:05:46    112s]     Skew group summary after 'Removing unnecessary root buffering':
[03/15 15:05:46    112s]       skew_group clk/CON: insertion delay [min=0.304, max=0.376], skew [0.072 vs 0.057*]
[03/15 15:05:46    112s]     Legalizer API calls during this step: 15 succeeded with high effort: 15 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:46    112s]   Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/15 15:05:46    112s]   Removing unconstrained drivers...
[03/15 15:05:46    112s]     Clock DAG stats after 'Removing unconstrained drivers':
[03/15 15:05:46    112s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:46    112s]       cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
[03/15 15:05:46    112s]       cell capacitance : b=0.773pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.773pF
[03/15 15:05:46    112s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:46    112s]       wire capacitance : top=0.000pF, trunk=0.954pF, leaf=7.574pF, total=8.528pF
[03/15 15:05:46    112s]       wire lengths     : top=0.000um, trunk=6033.295um, leaf=42985.917um, total=49019.212um
[03/15 15:05:46    112s]       hp wire lengths  : top=0.000um, trunk=4268.800um, leaf=12231.900um, total=16500.700um
[03/15 15:05:46    112s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[03/15 15:05:46    112s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[03/15 15:05:46    112s]       Trunk : target=0.105ns count=17 avg=0.070ns sd=0.020ns min=0.036ns max=0.095ns {6 <= 0.063ns, 6 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:46    112s]       Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 82 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:46    112s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[03/15 15:05:46    112s]        Bufs: CKBD16: 137 CKBD12: 3 CKBD8: 2 
[03/15 15:05:46    112s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[03/15 15:05:46    112s]       skew_group clk/CON: insertion delay [min=0.304, max=0.376], skew [0.072 vs 0.057*]
[03/15 15:05:46    112s]           min path sink: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/15 15:05:46    112s]           max path sink: psum_mem_instance/Q_reg_123_/CP
[03/15 15:05:46    112s]     Skew group summary after 'Removing unconstrained drivers':
[03/15 15:05:46    112s]       skew_group clk/CON: insertion delay [min=0.304, max=0.376], skew [0.072 vs 0.057*]
[03/15 15:05:46    112s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:46    112s]   Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 15:05:46    112s]   Checking for inverting clock gates...
[03/15 15:05:46    112s]   Checking for inverting clock gates done.
[03/15 15:05:46    112s]   Reducing insertion delay 1...
[03/15 15:05:46    112s]     Accumulated time to calculate placeable region: 0
[03/15 15:05:46    112s]     Accumulated time to calculate placeable region: 0
[03/15 15:05:46    112s]     Accumulated time to calculate placeable region: 0
[03/15 15:05:46    112s]     Accumulated time to calculate placeable region: 0
[03/15 15:05:46    112s]     Accumulated time to calculate placeable region: 0
[03/15 15:05:46    112s]     Accumulated time to calculate placeable region: 0
[03/15 15:05:46    112s]     Clock DAG stats after 'Reducing insertion delay 1':
[03/15 15:05:46    112s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:46    112s]       cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
[03/15 15:05:46    112s]       cell capacitance : b=0.773pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.773pF
[03/15 15:05:46    112s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:46    112s]       wire capacitance : top=0.000pF, trunk=0.954pF, leaf=7.574pF, total=8.528pF
[03/15 15:05:46    112s]       wire lengths     : top=0.000um, trunk=6033.295um, leaf=42985.917um, total=49019.212um
[03/15 15:05:46    112s]       hp wire lengths  : top=0.000um, trunk=4268.800um, leaf=12231.900um, total=16500.700um
[03/15 15:05:46    112s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[03/15 15:05:46    112s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[03/15 15:05:46    112s]       Trunk : target=0.105ns count=17 avg=0.070ns sd=0.020ns min=0.036ns max=0.095ns {6 <= 0.063ns, 6 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:46    112s]       Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 82 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:46    112s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[03/15 15:05:46    112s]        Bufs: CKBD16: 137 CKBD12: 3 CKBD8: 2 
[03/15 15:05:46    112s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[03/15 15:05:46    112s]       skew_group clk/CON: insertion delay [min=0.304, max=0.376], skew [0.072 vs 0.057*]
[03/15 15:05:46    112s]           min path sink: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/15 15:05:46    112s]           max path sink: psum_mem_instance/Q_reg_123_/CP
[03/15 15:05:46    112s]     Skew group summary after 'Reducing insertion delay 1':
[03/15 15:05:46    112s]       skew_group clk/CON: insertion delay [min=0.304, max=0.376], skew [0.072 vs 0.057*]
[03/15 15:05:46    112s]     Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:46    112s]   Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/15 15:05:46    112s]   Removing longest path buffering...
[03/15 15:05:47    113s]     Clock DAG stats after 'Removing longest path buffering':
[03/15 15:05:47    113s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:47    113s]       cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
[03/15 15:05:47    113s]       cell capacitance : b=0.773pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.773pF
[03/15 15:05:47    113s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:47    113s]       wire capacitance : top=0.000pF, trunk=0.954pF, leaf=7.574pF, total=8.528pF
[03/15 15:05:47    113s]       wire lengths     : top=0.000um, trunk=6033.295um, leaf=42985.917um, total=49019.212um
[03/15 15:05:47    113s]       hp wire lengths  : top=0.000um, trunk=4268.800um, leaf=12231.900um, total=16500.700um
[03/15 15:05:47    113s]     Clock DAG net violations after 'Removing longest path buffering': none
[03/15 15:05:47    113s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[03/15 15:05:47    113s]       Trunk : target=0.105ns count=17 avg=0.070ns sd=0.020ns min=0.036ns max=0.095ns {6 <= 0.063ns, 6 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:47    113s]       Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 82 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:47    113s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[03/15 15:05:47    113s]        Bufs: CKBD16: 137 CKBD12: 3 CKBD8: 2 
[03/15 15:05:47    113s]     Primary reporting skew groups after 'Removing longest path buffering':
[03/15 15:05:47    113s]       skew_group clk/CON: insertion delay [min=0.304, max=0.376], skew [0.072 vs 0.057*]
[03/15 15:05:47    113s]           min path sink: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/15 15:05:47    113s]           max path sink: psum_mem_instance/Q_reg_123_/CP
[03/15 15:05:47    113s]     Skew group summary after 'Removing longest path buffering':
[03/15 15:05:47    113s]       skew_group clk/CON: insertion delay [min=0.304, max=0.376], skew [0.072 vs 0.057*]
[03/15 15:05:47    113s]     Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:47    113s]   Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 15:05:47    113s]   Reducing insertion delay 2...
[03/15 15:05:47    113s]     Path optimization required 164 stage delay updates 
[03/15 15:05:47    113s]     Clock DAG stats after 'Reducing insertion delay 2':
[03/15 15:05:47    113s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:47    113s]       cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
[03/15 15:05:47    113s]       cell capacitance : b=0.773pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.773pF
[03/15 15:05:47    113s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:47    113s]       wire capacitance : top=0.000pF, trunk=0.944pF, leaf=7.578pF, total=8.522pF
[03/15 15:05:47    113s]       wire lengths     : top=0.000um, trunk=5969.695um, leaf=43014.617um, total=48984.312um
[03/15 15:05:47    113s]       hp wire lengths  : top=0.000um, trunk=4211.600um, leaf=12231.900um, total=16443.500um
[03/15 15:05:47    113s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[03/15 15:05:47    113s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[03/15 15:05:47    113s]       Trunk : target=0.105ns count=17 avg=0.069ns sd=0.020ns min=0.036ns max=0.095ns {6 <= 0.063ns, 6 <= 0.084ns, 4 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:47    113s]       Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 82 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:47    113s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[03/15 15:05:47    113s]        Bufs: CKBD16: 137 CKBD12: 3 CKBD8: 2 
[03/15 15:05:47    113s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[03/15 15:05:47    113s]       skew_group clk/CON: insertion delay [min=0.300, max=0.371, avg=0.332, sd=0.016], skew [0.071 vs 0.057*], 97.2% {0.304, 0.361} (wid=0.047 ws=0.031) (gid=0.335 gs=0.064)
[03/15 15:05:47    113s]           min path sink: norm_inst/sfp_out_sign0_reg_11_/CP
[03/15 15:05:47    113s]           max path sink: psum_mem_instance/Q_reg_30_/CP
[03/15 15:05:48    114s]     Skew group summary after 'Reducing insertion delay 2':
[03/15 15:05:48    114s]       skew_group clk/CON: insertion delay [min=0.300, max=0.371, avg=0.332, sd=0.016], skew [0.071 vs 0.057*], 97.2% {0.304, 0.361} (wid=0.047 ws=0.031) (gid=0.335 gs=0.064)
[03/15 15:05:48    114s]     Legalizer API calls during this step: 74 succeeded with high effort: 74 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:48    114s]   Reducing insertion delay 2 done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/15 15:05:48    114s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:01.6 real=0:00:01.6)
[03/15 15:05:48    114s]   CCOpt::Phase::Construction done. (took cpu=0:00:24.7 real=0:00:24.7)
[03/15 15:05:48    114s]   CCOpt::Phase::Implementation...
[03/15 15:05:48    114s]   Stage::Reducing Power...
[03/15 15:05:48    114s]   Improving clock tree routing...
[03/15 15:05:48    114s]     Iteration 1...
[03/15 15:05:48    114s]     Iteration 1 done.
[03/15 15:05:48    114s]     Clock DAG stats after 'Improving clock tree routing':
[03/15 15:05:48    114s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:48    114s]       cell areas       : b=1416.240um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1416.240um^2
[03/15 15:05:48    114s]       cell capacitance : b=0.773pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.773pF
[03/15 15:05:48    114s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:48    114s]       wire capacitance : top=0.000pF, trunk=0.934pF, leaf=7.578pF, total=8.512pF
[03/15 15:05:48    114s]       wire lengths     : top=0.000um, trunk=5885.594um, leaf=43014.617um, total=48900.211um
[03/15 15:05:48    114s]       hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
[03/15 15:05:48    114s]     Clock DAG net violations after 'Improving clock tree routing': none
[03/15 15:05:48    114s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[03/15 15:05:48    114s]       Trunk : target=0.105ns count=17 avg=0.069ns sd=0.019ns min=0.036ns max=0.095ns {6 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:48    114s]       Leaf  : target=0.105ns count=126 avg=0.093ns sd=0.005ns min=0.073ns max=0.104ns {0 <= 0.063ns, 3 <= 0.084ns, 82 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:48    114s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[03/15 15:05:48    114s]        Bufs: CKBD16: 137 CKBD12: 3 CKBD8: 2 
[03/15 15:05:48    114s]     Primary reporting skew groups after 'Improving clock tree routing':
[03/15 15:05:48    114s]       skew_group clk/CON: insertion delay [min=0.300, max=0.371], skew [0.071 vs 0.057*]
[03/15 15:05:48    114s]           min path sink: norm_inst/sfp_out_sign0_reg_11_/CP
[03/15 15:05:48    114s]           max path sink: psum_mem_instance/Q_reg_30_/CP
[03/15 15:05:48    114s]     Skew group summary after 'Improving clock tree routing':
[03/15 15:05:48    114s]       skew_group clk/CON: insertion delay [min=0.300, max=0.371], skew [0.071 vs 0.057*]
[03/15 15:05:48    114s]     Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:48    114s]   Improving clock tree routing done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 15:05:48    114s]   Reducing clock tree power 1...
[03/15 15:05:48    114s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/15 15:05:50    116s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 15:05:50    116s]     100% 
[03/15 15:05:50    116s]     Clock DAG stats after 'Reducing clock tree power 1':
[03/15 15:05:50    116s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:50    116s]       cell areas       : b=1388.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1388.880um^2
[03/15 15:05:50    116s]       cell capacitance : b=0.759pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.759pF
[03/15 15:05:50    116s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:50    116s]       wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.578pF, total=8.511pF
[03/15 15:05:50    116s]       wire lengths     : top=0.000um, trunk=5881.193um, leaf=43014.017um, total=48895.211um
[03/15 15:05:50    116s]       hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
[03/15 15:05:50    116s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[03/15 15:05:50    116s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[03/15 15:05:50    116s]       Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:50    116s]       Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 2 <= 0.084ns, 83 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:50    116s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[03/15 15:05:50    116s]        Bufs: CKBD16: 127 CKBD12: 11 CKBD8: 3 CKBD6: 1 
[03/15 15:05:50    116s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[03/15 15:05:50    116s]       skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
[03/15 15:05:50    116s]           min path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_114_/CP
[03/15 15:05:50    116s]           max path sink: kmem_instance/memory5_reg_5_/CP
[03/15 15:05:50    116s]     Skew group summary after 'Reducing clock tree power 1':
[03/15 15:05:50    116s]       skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
[03/15 15:05:50    116s]     Legalizer API calls during this step: 304 succeeded with high effort: 304 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:50    116s]   Reducing clock tree power 1 done. (took cpu=0:00:02.1 real=0:00:02.1)
[03/15 15:05:50    116s]   Reducing clock tree power 2...
[03/15 15:05:50    116s]     Path optimization required 0 stage delay updates 
[03/15 15:05:50    116s]     Clock DAG stats after 'Reducing clock tree power 2':
[03/15 15:05:50    116s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:50    116s]       cell areas       : b=1388.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1388.880um^2
[03/15 15:05:50    116s]       cell capacitance : b=0.759pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.759pF
[03/15 15:05:50    116s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:50    116s]       wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.578pF, total=8.511pF
[03/15 15:05:50    116s]       wire lengths     : top=0.000um, trunk=5881.193um, leaf=43014.017um, total=48895.211um
[03/15 15:05:50    116s]       hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
[03/15 15:05:50    116s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[03/15 15:05:50    116s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[03/15 15:05:50    116s]       Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:50    116s]       Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 2 <= 0.084ns, 83 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:50    116s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[03/15 15:05:50    116s]        Bufs: CKBD16: 127 CKBD12: 11 CKBD8: 3 CKBD6: 1 
[03/15 15:05:50    116s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[03/15 15:05:50    116s]       skew_group clk/CON: insertion delay [min=0.334, max=0.370, avg=0.358, sd=0.006], skew [0.036 vs 0.057], 100% {0.334, 0.370} (wid=0.047 ws=0.032) (gid=0.342 gs=0.028)
[03/15 15:05:50    116s]           min path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_114_/CP
[03/15 15:05:50    116s]           max path sink: kmem_instance/memory5_reg_5_/CP
[03/15 15:05:50    116s]     Skew group summary after 'Reducing clock tree power 2':
[03/15 15:05:50    116s]       skew_group clk/CON: insertion delay [min=0.334, max=0.370, avg=0.358, sd=0.006], skew [0.036 vs 0.057], 100% {0.334, 0.370} (wid=0.047 ws=0.032) (gid=0.342 gs=0.028)
[03/15 15:05:50    116s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:50    116s]   Reducing clock tree power 2 done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 15:05:50    116s]   Stage::Reducing Power done. (took cpu=0:00:02.8 real=0:00:02.8)
[03/15 15:05:50    116s]   Stage::Balancing...
[03/15 15:05:50    116s]   Approximately balancing fragments step...
[03/15 15:05:50    116s]     Resolve constraints - Approximately balancing fragments...
[03/15 15:05:50    116s]     Resolving skew group constraints...
[03/15 15:05:51    117s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/15 15:05:51    117s]     Resolving skew group constraints done.
[03/15 15:05:51    117s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.2 real=0:00:01.2)
[03/15 15:05:51    118s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[03/15 15:05:52    118s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[03/15 15:05:52    118s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/15 15:05:52    118s]     Approximately balancing fragments...
[03/15 15:05:52    118s]       Moving gates to improve sub-tree skew...
[03/15 15:05:52    118s]         Tried: 144 Succeeded: 0
[03/15 15:05:52    118s]         Topology Tried: 0 Succeeded: 0
[03/15 15:05:52    118s]         0 Succeeded with SS ratio
[03/15 15:05:52    118s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[03/15 15:05:52    118s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[03/15 15:05:52    118s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[03/15 15:05:52    118s]           cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:52    118s]           cell areas       : b=1388.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1388.880um^2
[03/15 15:05:52    118s]           cell capacitance : b=0.759pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.759pF
[03/15 15:05:52    118s]           sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:52    118s]           wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.578pF, total=8.511pF
[03/15 15:05:52    118s]           wire lengths     : top=0.000um, trunk=5881.193um, leaf=43014.017um, total=48895.211um
[03/15 15:05:52    118s]           hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
[03/15 15:05:52    118s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[03/15 15:05:52    118s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[03/15 15:05:52    118s]           Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:52    118s]           Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 2 <= 0.084ns, 83 <= 0.094ns, 29 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:52    118s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[03/15 15:05:52    118s]            Bufs: CKBD16: 127 CKBD12: 11 CKBD8: 3 CKBD6: 1 
[03/15 15:05:52    118s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:52    118s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/15 15:05:52    118s]       Approximately balancing fragments bottom up...
[03/15 15:05:52    118s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[03/15 15:05:54    120s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[03/15 15:05:54    120s]           cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:54    120s]           cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
[03/15 15:05:54    120s]           cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
[03/15 15:05:54    120s]           sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:54    120s]           wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
[03/15 15:05:54    120s]           wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
[03/15 15:05:54    120s]           hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
[03/15 15:05:54    120s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[03/15 15:05:54    120s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[03/15 15:05:54    120s]           Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:54    120s]           Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:54    120s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[03/15 15:05:54    120s]            Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
[03/15 15:05:54    120s]         Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:54    120s]       Approximately balancing fragments bottom up done. (took cpu=0:00:01.5 real=0:00:01.5)
[03/15 15:05:54    120s]       Approximately balancing fragments, wire and cell delays...
[03/15 15:05:54    120s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[03/15 15:05:54    120s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/15 15:05:54    120s]           cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:54    120s]           cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
[03/15 15:05:54    120s]           cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
[03/15 15:05:54    120s]           sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:54    120s]           wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
[03/15 15:05:54    120s]           wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
[03/15 15:05:54    120s]           hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
[03/15 15:05:54    120s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[03/15 15:05:54    120s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[03/15 15:05:54    120s]           Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:54    120s]           Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:54    120s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[03/15 15:05:54    120s]            Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
[03/15 15:05:54    120s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[03/15 15:05:54    120s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/15 15:05:54    120s]     Approximately balancing fragments done.
[03/15 15:05:54    120s]     Clock DAG stats after 'Approximately balancing fragments step':
[03/15 15:05:54    120s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:54    120s]       cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
[03/15 15:05:54    120s]       cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
[03/15 15:05:54    120s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:54    120s]       wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
[03/15 15:05:54    120s]       wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
[03/15 15:05:54    120s]       hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
[03/15 15:05:54    120s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[03/15 15:05:54    120s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[03/15 15:05:54    120s]       Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:54    120s]       Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:54    120s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[03/15 15:05:54    120s]        Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
[03/15 15:05:54    120s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:54    120s]   Approximately balancing fragments step done. (took cpu=0:00:03.6 real=0:00:03.6)
[03/15 15:05:54    120s]   Clock DAG stats after Approximately balancing fragments:
[03/15 15:05:54    120s]     cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:54    120s]     cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
[03/15 15:05:54    120s]     cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
[03/15 15:05:54    120s]     sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:54    120s]     wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
[03/15 15:05:54    120s]     wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
[03/15 15:05:54    120s]     hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
[03/15 15:05:54    120s]   Clock DAG net violations after Approximately balancing fragments: none
[03/15 15:05:54    120s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[03/15 15:05:54    120s]     Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:54    120s]     Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:54    120s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[03/15 15:05:54    120s]      Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
[03/15 15:05:54    120s]   Primary reporting skew groups after Approximately balancing fragments:
[03/15 15:05:54    120s]     skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
[03/15 15:05:54    120s]         min path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_114_/CP
[03/15 15:05:54    120s]         max path sink: kmem_instance/memory5_reg_5_/CP
[03/15 15:05:54    120s]   Skew group summary after Approximately balancing fragments:
[03/15 15:05:54    120s]     skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
[03/15 15:05:54    120s]   Improving fragments clock skew...
[03/15 15:05:54    121s]     Clock DAG stats after 'Improving fragments clock skew':
[03/15 15:05:54    121s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:54    121s]       cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
[03/15 15:05:54    121s]       cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
[03/15 15:05:54    121s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:54    121s]       wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
[03/15 15:05:54    121s]       wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
[03/15 15:05:54    121s]       hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
[03/15 15:05:54    121s]     Clock DAG net violations after 'Improving fragments clock skew': none
[03/15 15:05:54    121s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[03/15 15:05:54    121s]       Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:54    121s]       Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:54    121s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[03/15 15:05:54    121s]        Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
[03/15 15:05:54    121s]     Primary reporting skew groups after 'Improving fragments clock skew':
[03/15 15:05:54    121s]       skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
[03/15 15:05:55    121s]           min path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_114_/CP
[03/15 15:05:55    121s]           max path sink: kmem_instance/memory5_reg_5_/CP
[03/15 15:05:55    121s]     Skew group summary after 'Improving fragments clock skew':
[03/15 15:05:55    121s]       skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
[03/15 15:05:55    121s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:55    121s]   Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 15:05:55    121s]   Approximately balancing step...
[03/15 15:05:55    121s]     Resolve constraints - Approximately balancing...
[03/15 15:05:55    121s]     Resolving skew group constraints...
[03/15 15:05:55    121s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[03/15 15:05:55    121s]     Resolving skew group constraints done.
[03/15 15:05:55    121s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/15 15:05:55    121s]     Approximately balancing...
[03/15 15:05:55    121s]       Approximately balancing, wire and cell delays...
[03/15 15:05:55    121s]       Approximately balancing, wire and cell delays, iteration 1...
[03/15 15:05:55    121s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[03/15 15:05:55    121s]           cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:55    121s]           cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
[03/15 15:05:55    121s]           cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
[03/15 15:05:55    121s]           sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:55    121s]           wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
[03/15 15:05:55    121s]           wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
[03/15 15:05:55    121s]           hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
[03/15 15:05:55    121s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[03/15 15:05:55    121s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[03/15 15:05:55    121s]           Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:55    121s]           Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:55    121s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[03/15 15:05:55    121s]            Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
[03/15 15:05:55    121s]       Approximately balancing, wire and cell delays, iteration 1 done.
[03/15 15:05:55    121s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/15 15:05:55    121s]     Approximately balancing done.
[03/15 15:05:56    122s]     Clock DAG stats after 'Approximately balancing step':
[03/15 15:05:56    122s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:56    122s]       cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
[03/15 15:05:56    122s]       cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
[03/15 15:05:56    122s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:56    122s]       wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
[03/15 15:05:56    122s]       wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
[03/15 15:05:56    122s]       hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
[03/15 15:05:56    122s]     Clock DAG net violations after 'Approximately balancing step': none
[03/15 15:05:56    122s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[03/15 15:05:56    122s]       Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:56    122s]       Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:56    122s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[03/15 15:05:56    122s]        Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
[03/15 15:05:56    122s]     Primary reporting skew groups after 'Approximately balancing step':
[03/15 15:05:56    122s]       skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
[03/15 15:05:56    122s]           min path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_114_/CP
[03/15 15:05:56    122s]           max path sink: kmem_instance/memory5_reg_5_/CP
[03/15 15:05:56    122s]     Skew group summary after 'Approximately balancing step':
[03/15 15:05:56    122s]       skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
[03/15 15:05:56    122s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:56    122s]   Approximately balancing step done. (took cpu=0:00:01.0 real=0:00:01.0)
[03/15 15:05:56    122s]   Fixing clock tree overload...
[03/15 15:05:56    122s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[03/15 15:05:56    122s]     Clock DAG stats after 'Fixing clock tree overload':
[03/15 15:05:56    122s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:56    122s]       cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
[03/15 15:05:56    122s]       cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
[03/15 15:05:56    122s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:56    122s]       wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
[03/15 15:05:56    122s]       wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
[03/15 15:05:56    122s]       hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
[03/15 15:05:56    122s]     Clock DAG net violations after 'Fixing clock tree overload': none
[03/15 15:05:56    122s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[03/15 15:05:56    122s]       Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:56    122s]       Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:56    122s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[03/15 15:05:56    122s]        Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
[03/15 15:05:56    122s]     Primary reporting skew groups after 'Fixing clock tree overload':
[03/15 15:05:56    122s]       skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
[03/15 15:05:56    122s]           min path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_114_/CP
[03/15 15:05:56    122s]           max path sink: kmem_instance/memory5_reg_5_/CP
[03/15 15:05:56    122s]     Skew group summary after 'Fixing clock tree overload':
[03/15 15:05:56    122s]       skew_group clk/CON: insertion delay [min=0.334, max=0.370], skew [0.036 vs 0.057]
[03/15 15:05:56    122s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:56    122s]   Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 15:05:56    122s]   Approximately balancing paths...
[03/15 15:05:56    122s]     Added 0 buffers.
[03/15 15:05:56    122s]     Clock DAG stats after 'Approximately balancing paths':
[03/15 15:05:56    122s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:56    122s]       cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
[03/15 15:05:56    122s]       cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
[03/15 15:05:56    122s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:56    122s]       wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
[03/15 15:05:56    122s]       wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
[03/15 15:05:56    122s]       hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
[03/15 15:05:56    122s]     Clock DAG net violations after 'Approximately balancing paths': none
[03/15 15:05:56    122s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[03/15 15:05:56    122s]       Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:56    122s]       Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:56    122s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[03/15 15:05:56    122s]        Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
[03/15 15:05:56    122s]     Primary reporting skew groups after 'Approximately balancing paths':
[03/15 15:05:56    122s]       skew_group clk/CON: insertion delay [min=0.334, max=0.370, avg=0.358, sd=0.006], skew [0.036 vs 0.057], 100% {0.334, 0.370} (wid=0.047 ws=0.032) (gid=0.342 gs=0.028)
[03/15 15:05:56    122s]           min path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_114_/CP
[03/15 15:05:56    122s]           max path sink: kmem_instance/memory5_reg_5_/CP
[03/15 15:05:56    122s]     Skew group summary after 'Approximately balancing paths':
[03/15 15:05:56    122s]       skew_group clk/CON: insertion delay [min=0.334, max=0.370, avg=0.358, sd=0.006], skew [0.036 vs 0.057], 100% {0.334, 0.370} (wid=0.047 ws=0.032) (gid=0.342 gs=0.028)
[03/15 15:05:56    122s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:56    122s]   Approximately balancing paths done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 15:05:56    122s]   Stage::Balancing done. (took cpu=0:00:05.7 real=0:00:05.7)
[03/15 15:05:56    122s]   Stage::Polishing...
[03/15 15:05:56    122s]   Merging balancing drivers for power...
[03/15 15:05:56    122s]     Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 15:05:56    122s]     Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/15 15:05:57    123s]     Tried: 144 Succeeded: 0
[03/15 15:05:57    123s]     Clock DAG stats after 'Merging balancing drivers for power':
[03/15 15:05:57    123s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:57    123s]       cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
[03/15 15:05:57    123s]       cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
[03/15 15:05:57    123s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:57    123s]       wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
[03/15 15:05:57    123s]       wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
[03/15 15:05:57    123s]       hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
[03/15 15:05:57    123s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[03/15 15:05:57    123s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[03/15 15:05:57    123s]       Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:57    123s]       Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:57    123s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[03/15 15:05:57    123s]        Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
[03/15 15:05:57    123s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[03/15 15:05:57    123s]       skew_group clk/CON: insertion delay [min=0.333, max=0.370], skew [0.037 vs 0.057]
[03/15 15:05:57    123s]           min path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_114_/CP
[03/15 15:05:57    123s]           max path sink: psum_mem_instance/Q_reg_30_/CP
[03/15 15:05:57    123s]     Skew group summary after 'Merging balancing drivers for power':
[03/15 15:05:57    123s]       skew_group clk/CON: insertion delay [min=0.333, max=0.370], skew [0.037 vs 0.057]
[03/15 15:05:57    123s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:57    123s]   Merging balancing drivers for power done. (took cpu=0:00:00.7 real=0:00:00.7)
[03/15 15:05:57    123s]   Checking for inverting clock gates...
[03/15 15:05:57    123s]   Checking for inverting clock gates done.
[03/15 15:05:57    123s]   Improving clock skew...
[03/15 15:05:57    123s]     Clock DAG stats after 'Improving clock skew':
[03/15 15:05:57    123s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:57    123s]       cell areas       : b=1386.720um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1386.720um^2
[03/15 15:05:57    123s]       cell capacitance : b=0.758pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.758pF
[03/15 15:05:57    123s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:57    123s]       wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
[03/15 15:05:57    123s]       wire lengths     : top=0.000um, trunk=5881.193um, leaf=43007.817um, total=48889.011um
[03/15 15:05:57    123s]       hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
[03/15 15:05:57    123s]     Clock DAG net violations after 'Improving clock skew': none
[03/15 15:05:57    123s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[03/15 15:05:57    123s]       Trunk : target=0.105ns count=17 avg=0.079ns sd=0.018ns min=0.036ns max=0.100ns {3 <= 0.063ns, 5 <= 0.084ns, 6 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:57    123s]       Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:57    123s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[03/15 15:05:57    123s]        Bufs: CKBD16: 126 CKBD12: 12 CKBD8: 3 CKBD6: 1 
[03/15 15:05:57    123s]     Primary reporting skew groups after 'Improving clock skew':
[03/15 15:05:57    123s]       skew_group clk/CON: insertion delay [min=0.333, max=0.370, avg=0.357, sd=0.006], skew [0.037 vs 0.057], 100% {0.333, 0.370} (wid=0.047 ws=0.032) (gid=0.341 gs=0.029)
[03/15 15:05:57    123s]           min path sink: mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_114_/CP
[03/15 15:05:57    123s]           max path sink: psum_mem_instance/Q_reg_30_/CP
[03/15 15:05:57    123s]     Skew group summary after 'Improving clock skew':
[03/15 15:05:57    123s]       skew_group clk/CON: insertion delay [min=0.333, max=0.370, avg=0.357, sd=0.006], skew [0.037 vs 0.057], 100% {0.333, 0.370} (wid=0.047 ws=0.032) (gid=0.341 gs=0.029)
[03/15 15:05:57    123s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:05:57    123s]   Improving clock skew done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/15 15:05:57    123s]   Reducing clock tree power 3...
[03/15 15:05:57    123s]     Initial gate capacitance is (rise=12.009pF fall=11.830pF).
[03/15 15:05:57    123s]     Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[03/15 15:05:59    125s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 15:05:59    125s]     100% 
[03/15 15:05:59    125s]     Stopping in iteration 1: unable to make further power recovery in this step.
[03/15 15:05:59    125s]     Iteration 1: gate capacitance is (rise=12.006pF fall=11.827pF).
[03/15 15:05:59    125s]     Clock DAG stats after 'Reducing clock tree power 3':
[03/15 15:05:59    125s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:05:59    125s]       cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
[03/15 15:05:59    125s]       cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
[03/15 15:05:59    125s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:05:59    125s]       wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
[03/15 15:05:59    125s]       wire lengths     : top=0.000um, trunk=5879.793um, leaf=43007.817um, total=48887.611um
[03/15 15:05:59    125s]       hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
[03/15 15:05:59    125s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[03/15 15:05:59    125s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[03/15 15:05:59    125s]       Trunk : target=0.105ns count=17 avg=0.081ns sd=0.016ns min=0.035ns max=0.099ns {2 <= 0.063ns, 5 <= 0.084ns, 7 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:05:59    125s]       Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:05:59    125s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[03/15 15:05:59    125s]        Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
[03/15 15:06:00    126s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[03/15 15:06:00    126s]       skew_group clk/CON: insertion delay [min=0.347, max=0.387, avg=0.370, sd=0.007], skew [0.040 vs 0.057], 100% {0.347, 0.387} (wid=0.046 ws=0.032) (gid=0.359 gs=0.035)
[03/15 15:06:00    126s]           min path sink: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/15 15:06:00    126s]           max path sink: kmem_instance/memory5_reg_5_/CP
[03/15 15:06:00    126s]     Skew group summary after 'Reducing clock tree power 3':
[03/15 15:06:00    126s]       skew_group clk/CON: insertion delay [min=0.347, max=0.387, avg=0.370, sd=0.007], skew [0.040 vs 0.057], 100% {0.347, 0.387} (wid=0.046 ws=0.032) (gid=0.359 gs=0.035)
[03/15 15:06:00    126s]     BalancingStep Reducing clock tree power 3 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/15 15:06:00    126s]     {clk/CON,WC: 0.371 -> 0.387}Legalizer API calls during this step: 294 succeeded with high effort: 294 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:06:00    126s]   Reducing clock tree power 3 done. (took cpu=0:00:02.6 real=0:00:02.6)
[03/15 15:06:00    126s]   Improving insertion delay...
[03/15 15:06:00    126s]     Clock DAG stats after 'Improving insertion delay':
[03/15 15:06:00    126s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:06:00    126s]       cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
[03/15 15:06:00    126s]       cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
[03/15 15:06:00    126s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:06:00    126s]       wire capacitance : top=0.000pF, trunk=0.933pF, leaf=7.577pF, total=8.510pF
[03/15 15:06:00    126s]       wire lengths     : top=0.000um, trunk=5879.793um, leaf=43007.817um, total=48887.611um
[03/15 15:06:00    126s]       hp wire lengths  : top=0.000um, trunk=4215.800um, leaf=12231.900um, total=16447.700um
[03/15 15:06:00    126s]     Clock DAG net violations after 'Improving insertion delay': none
[03/15 15:06:00    126s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[03/15 15:06:00    126s]       Trunk : target=0.105ns count=17 avg=0.081ns sd=0.016ns min=0.035ns max=0.099ns {2 <= 0.063ns, 5 <= 0.084ns, 7 <= 0.094ns, 3 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:06:00    126s]       Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 83 <= 0.094ns, 30 <= 0.100ns, 12 <= 0.105ns}
[03/15 15:06:00    126s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[03/15 15:06:00    126s]        Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
[03/15 15:06:00    126s]     Primary reporting skew groups after 'Improving insertion delay':
[03/15 15:06:00    126s]       skew_group clk/CON: insertion delay [min=0.347, max=0.387, avg=0.370, sd=0.007], skew [0.040 vs 0.057], 100% {0.347, 0.387} (wid=0.046 ws=0.032) (gid=0.359 gs=0.035)
[03/15 15:06:00    126s]           min path sink: mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_56_/CP
[03/15 15:06:00    126s]           max path sink: kmem_instance/memory5_reg_5_/CP
[03/15 15:06:00    126s]     Skew group summary after 'Improving insertion delay':
[03/15 15:06:00    126s]       skew_group clk/CON: insertion delay [min=0.347, max=0.387, avg=0.370, sd=0.007], skew [0.040 vs 0.057], 100% {0.347, 0.387} (wid=0.046 ws=0.032) (gid=0.359 gs=0.035)
[03/15 15:06:00    126s]     BalancingStep Improving insertion delay has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/15 15:06:00    126s]     {clk/CON,WC: 0.371 -> 0.387}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:06:00    126s]   Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 15:06:00    126s]   Wire Opt OverFix...
[03/15 15:06:00    126s]     Wire Reduction extra effort...
[03/15 15:06:00    126s]       Artificially removing short and long paths...
[03/15 15:06:00    126s]         BalancingStep Artificially removing short and long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/15 15:06:00    126s]         {clk/CON,WC: 0.371 -> 0.387}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:06:00    126s]       Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 15:06:00    126s]       Global shorten wires A0...
[03/15 15:06:00    126s]         BalancingStep Global shorten wires A0 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/15 15:06:00    126s]         {clk/CON,WC: 0.371 -> 0.378}Legalizer API calls during this step: 84 succeeded with high effort: 84 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:06:00    126s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 15:06:00    126s]       Move For Wirelength - core...
[03/15 15:06:02    128s]         Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=9, resolved=132, predictFail=0, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=14, ignoredLeafDriver=0, worse=89, accepted=28
[03/15 15:06:02    128s]         Max accepted move=73.200um, total accepted move=763.000um, average move=27.250um
[03/15 15:06:04    130s]         Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=23, resolved=117, predictFail=10, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=20, ignoredLeafDriver=0, worse=67, accepted=19
[03/15 15:06:04    130s]         Max accepted move=43.800um, total accepted move=282.800um, average move=14.884um
[03/15 15:06:05    131s]         Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=41, resolved=93, predictFail=2, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=31, ignoredLeafDriver=0, worse=39, accepted=20
[03/15 15:06:05    131s]         Max accepted move=30.600um, total accepted move=231.800um, average move=11.590um
[03/15 15:06:05    131s]         BalancingStep Move For Wirelength - core has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/15 15:06:05    131s]         {clk/CON,WC: 0.371 -> 0.377}Legalizer API calls during this step: 330 succeeded with high effort: 330 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:06:05    131s]       Move For Wirelength - core done. (took cpu=0:00:04.6 real=0:00:04.6)
[03/15 15:06:05    131s]       Global shorten wires A1...
[03/15 15:06:05    131s]         BalancingStep Global shorten wires A1 has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/15 15:06:05    131s]         {clk/CON,WC: 0.371 -> 0.377}Legalizer API calls during this step: 88 succeeded with high effort: 88 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:06:05    131s]       Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 15:06:05    131s]       Move For Wirelength - core...
[03/15 15:06:05    131s]         Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=13, resolved=10, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=6, accepted=1
[03/15 15:06:05    131s]         Max accepted move=3.600um, total accepted move=3.600um, average move=3.600um
[03/15 15:06:06    132s]         Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=11, resolved=5, predictFail=1, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=2, accepted=1
[03/15 15:06:06    132s]         Max accepted move=2.800um, total accepted move=2.800um, average move=2.800um
[03/15 15:06:06    132s]         Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=11, resolved=2, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=1, accepted=0
[03/15 15:06:06    132s]         Max accepted move=0.000um, total accepted move=0.000um
[03/15 15:06:06    132s]         BalancingStep Move For Wirelength - core has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/15 15:06:06    132s]         {clk/CON,WC: 0.371 -> 0.377}Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:06:06    132s]       Move For Wirelength - core done. (took cpu=0:00:01.5 real=0:00:01.5)
[03/15 15:06:06    132s]       Global shorten wires B...
[03/15 15:06:06    132s]         Modifying slew-target multiplier from 1 to 0.95
[03/15 15:06:08    134s]         Reverting slew-target multiplier from 0.95 to 1
[03/15 15:06:08    134s]         BalancingStep Global shorten wires B has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/15 15:06:08    134s]         {clk/CON,WC: 0.371 -> 0.376}Legalizer API calls during this step: 662 succeeded with high effort: 662 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:06:08    134s]       Global shorten wires B done. (took cpu=0:00:01.4 real=0:00:01.4)
[03/15 15:06:08    134s]       Move For Wirelength - branch...
[03/15 15:06:08    134s]         Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=0, resolved=11, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=5, accepted=6
[03/15 15:06:08    134s]         Max accepted move=1.200um, total accepted move=3.800um, average move=0.633um
[03/15 15:06:08    134s]         Move for wirelength. considered=143, filtered=143, permitted=142, cannotCompute=0, computed=142, moveTooSmall=0, resolved=7, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
[03/15 15:06:08    134s]         Max accepted move=0.000um, total accepted move=0.000um
[03/15 15:06:08    134s]         BalancingStep Move For Wirelength - branch has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/15 15:06:08    134s]         {clk/CON,WC: 0.371 -> 0.376}Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:06:08    134s]       Move For Wirelength - branch done. (took cpu=0:00:00.2 real=0:00:00.2)
[03/15 15:06:08    134s]       Clock DAG stats after 'Wire Reduction extra effort':
[03/15 15:06:08    134s]         cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:06:08    134s]         cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
[03/15 15:06:08    134s]         cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
[03/15 15:06:08    134s]         sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:06:08    134s]         wire capacitance : top=0.000pF, trunk=0.780pF, leaf=7.589pF, total=8.369pF
[03/15 15:06:08    134s]         wire lengths     : top=0.000um, trunk=4922.200um, leaf=43089.714um, total=48011.914um
[03/15 15:06:08    134s]         hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12526.700um, total=16225.900um
[03/15 15:06:08    134s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[03/15 15:06:08    134s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[03/15 15:06:08    134s]         Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.031ns max=0.097ns {3 <= 0.063ns, 9 <= 0.084ns, 3 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:06:08    134s]         Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 80 <= 0.094ns, 28 <= 0.100ns, 17 <= 0.105ns}
[03/15 15:06:08    134s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[03/15 15:06:08    134s]          Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
[03/15 15:06:08    134s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[03/15 15:06:08    134s]         skew_group clk/CON: insertion delay [min=0.320, max=0.376, avg=0.349, sd=0.007], skew [0.056 vs 0.057], 100% {0.320, 0.376} (wid=0.049 ws=0.038) (gid=0.344 gs=0.043)
[03/15 15:06:08    134s]             min path sink: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/15 15:06:08    134s]             max path sink: psum_mem_instance/Q_reg_30_/CP
[03/15 15:06:08    134s]       Skew group summary after 'Wire Reduction extra effort':
[03/15 15:06:08    134s]         skew_group clk/CON: insertion delay [min=0.320, max=0.376, avg=0.349, sd=0.007], skew [0.056 vs 0.057], 100% {0.320, 0.376} (wid=0.049 ws=0.038) (gid=0.344 gs=0.043)
[03/15 15:06:08    134s]       BalancingStep Wire Reduction extra effort has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/15 15:06:08    134s]       {clk/CON,WC: 0.371 -> 0.376}Legalizer API calls during this step: 1193 succeeded with high effort: 1193 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:06:08    134s]     Wire Reduction extra effort done. (took cpu=0:00:08.4 real=0:00:08.4)
[03/15 15:06:08    134s]     Optimizing orientation...
[03/15 15:06:08    134s]     FlipOpt...
[03/15 15:06:08    134s]     Optimizing orientation on clock cells...
[03/15 15:06:09    135s]       Orientation Wirelength Optimization: Attempted = 144 , Succeeded = 44 , Wirelength increased = 98 , CannotMove = 2 , Illegal = 0 , Other = 0
[03/15 15:06:09    135s]     Optimizing orientation on clock cells done.
[03/15 15:06:09    135s]     FlipOpt done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 15:06:09    135s]     Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 15:06:09    135s]     Clock DAG stats after 'Wire Opt OverFix':
[03/15 15:06:09    135s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:06:09    135s]       cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
[03/15 15:06:09    135s]       cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
[03/15 15:06:09    135s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:06:09    135s]       wire capacitance : top=0.000pF, trunk=0.767pF, leaf=7.584pF, total=8.350pF
[03/15 15:06:09    135s]       wire lengths     : top=0.000um, trunk=4844.499um, leaf=43054.914um, total=47899.414um
[03/15 15:06:09    135s]       hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12526.700um, total=16225.900um
[03/15 15:06:09    135s]     Clock DAG net violations after 'Wire Opt OverFix': none
[03/15 15:06:09    135s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[03/15 15:06:09    135s]       Trunk : target=0.105ns count=17 avg=0.074ns sd=0.018ns min=0.031ns max=0.097ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:06:09    135s]       Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.075ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 82 <= 0.094ns, 26 <= 0.100ns, 17 <= 0.105ns}
[03/15 15:06:09    135s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[03/15 15:06:09    135s]        Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
[03/15 15:06:09    135s]     Primary reporting skew groups after 'Wire Opt OverFix':
[03/15 15:06:09    135s]       skew_group clk/CON: insertion delay [min=0.319, max=0.376, avg=0.348, sd=0.007], skew [0.057 vs 0.057], 100% {0.319, 0.376} (wid=0.049 ws=0.038) (gid=0.344 gs=0.044)
[03/15 15:06:09    135s]           min path sink: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/15 15:06:09    135s]           max path sink: psum_mem_instance/Q_reg_30_/CP
[03/15 15:06:10    136s]     Skew group summary after 'Wire Opt OverFix':
[03/15 15:06:10    136s]       skew_group clk/CON: insertion delay [min=0.319, max=0.376, avg=0.348, sd=0.007], skew [0.057 vs 0.057], 100% {0.319, 0.376} (wid=0.049 ws=0.038) (gid=0.344 gs=0.044)
[03/15 15:06:10    136s]     BalancingStep Wire Opt OverFix has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/15 15:06:10    136s]     {clk/CON,WC: 0.371 -> 0.376}Legalizer API calls during this step: 1193 succeeded with high effort: 1193 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:06:10    136s]   Wire Opt OverFix done. (took cpu=0:00:09.6 real=0:00:09.6)
[03/15 15:06:10    136s]   Total capacitance is (rise=20.357pF fall=20.177pF), of which (rise=8.350pF fall=8.350pF) is wire, and (rise=12.006pF fall=11.827pF) is gate.
[03/15 15:06:10    136s]   Stage::Polishing done. (took cpu=0:00:13.6 real=0:00:13.6)
[03/15 15:06:10    136s]   Stage::Updating netlist...
[03/15 15:06:10    136s]   Reset timing graph...
[03/15 15:06:10    136s] Ignoring AAE DB Resetting ...
[03/15 15:06:10    136s]   Reset timing graph done.
[03/15 15:06:10    136s]   Setting non-default rules before calling refine place.
[03/15 15:06:10    136s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1788.4M
[03/15 15:06:10    136s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.180, REAL:0.188, MEM:1788.4M
[03/15 15:06:10    136s]   Leaving CCOpt scope - ClockRefiner...
[03/15 15:06:10    136s]   Assigned high priority to 142 cells.
[03/15 15:06:10    136s]   Performing Clock Only Refine Place.
[03/15 15:06:10    136s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : Skipped, Datapath : Skipped
[03/15 15:06:10    136s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1788.4M
[03/15 15:06:10    136s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1788.4M
[03/15 15:06:10    136s] z: 2, totalTracks: 1
[03/15 15:06:10    136s] z: 4, totalTracks: 1
[03/15 15:06:10    136s] z: 6, totalTracks: 1
[03/15 15:06:10    136s] z: 8, totalTracks: 1
[03/15 15:06:10    136s] #spOpts: N=65 mergeVia=F 
[03/15 15:06:10    136s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1788.4M
[03/15 15:06:10    136s] Info: 142 insts are soft-fixed.
[03/15 15:06:10    136s] OPERPROF:       Starting CMU at level 4, MEM:1788.4M
[03/15 15:06:10    136s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.009, MEM:1788.4M
[03/15 15:06:10    136s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.145, MEM:1788.4M
[03/15 15:06:10    136s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1788.4MB).
[03/15 15:06:10    136s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.240, REAL:0.242, MEM:1788.4M
[03/15 15:06:10    136s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.240, REAL:0.242, MEM:1788.4M
[03/15 15:06:10    136s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.2
[03/15 15:06:10    136s] OPERPROF: Starting RefinePlace at level 1, MEM:1788.4M
[03/15 15:06:10    136s] *** Starting refinePlace (0:02:17 mem=1788.4M) ***
[03/15 15:06:10    136s] Total net bbox length = 1.439e+06 (6.605e+05 7.786e+05) (ext = 4.706e+04)
[03/15 15:06:10    136s] Info: 142 insts are soft-fixed.
[03/15 15:06:10    136s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:06:10    137s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:06:10    137s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1788.4M
[03/15 15:06:10    137s] Starting refinePlace ...
[03/15 15:06:11    137s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:06:11    137s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1788.4MB
[03/15 15:06:11    137s] Statistics of distance of Instance movement in refine placement:
[03/15 15:06:11    137s]   maximum (X+Y) =         0.00 um
[03/15 15:06:11    137s]   mean    (X+Y) =         0.00 um
[03/15 15:06:11    137s] Summary Report:
[03/15 15:06:11    137s] Instances move: 0 (out of 82081 movable)
[03/15 15:06:11    137s] Instances flipped: 0
[03/15 15:06:11    137s] Mean displacement: 0.00 um
[03/15 15:06:11    137s] Max displacement: 0.00 um 
[03/15 15:06:11    137s] Total instances moved : 0
[03/15 15:06:11    137s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.050, REAL:0.051, MEM:1788.4M
[03/15 15:06:11    137s] Total net bbox length = 1.439e+06 (6.605e+05 7.786e+05) (ext = 4.706e+04)
[03/15 15:06:11    137s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1788.4MB
[03/15 15:06:11    137s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=1788.4MB) @(0:02:17 - 0:02:17).
[03/15 15:06:11    137s] *** Finished refinePlace (0:02:17 mem=1788.4M) ***
[03/15 15:06:11    137s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.2
[03/15 15:06:11    137s] OPERPROF: Finished RefinePlace at level 1, CPU:0.330, REAL:0.300, MEM:1788.4M
[03/15 15:06:11    137s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1788.4M
[03/15 15:06:11    137s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.190, REAL:0.190, MEM:1788.4M
[03/15 15:06:11    137s]   Moved 0, flipped 0 and cell swapped 0 of 12126 clock instance(s) during refinement.
[03/15 15:06:11    137s]   The largest move was 0 microns for .
[03/15 15:06:11    137s]   Moved 0 and flipped 0 of 142 clock instances (excluding sinks) during refinement
[03/15 15:06:11    137s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/15 15:06:11    137s]   Moved 0 and flipped 0 of 11984 clock sinks during refinement.
[03/15 15:06:11    137s]   The largest move for clock sinks was 0 microns. The inst with this movement was 
[03/15 15:06:11    137s]   Revert refine place priority changes on 0 cells.
[03/15 15:06:11    137s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.8 real=0:00:00.7)
[03/15 15:06:11    137s]   Stage::Updating netlist done. (took cpu=0:00:01.2 real=0:00:01.2)
[03/15 15:06:11    137s]   CCOpt::Phase::Implementation done. (took cpu=0:00:23.3 real=0:00:23.3)
[03/15 15:06:11    137s]   CCOpt::Phase::eGRPC...
[03/15 15:06:11    137s]   eGR Post Conditioning loop iteration 0...
[03/15 15:06:11    137s]     Clock implementation routing...
[03/15 15:06:11    137s]       Leaving CCOpt scope - Routing Tools...
[03/15 15:06:11    137s] Net route status summary:
[03/15 15:06:11    137s]   Clock:       143 (unrouted=143, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:06:11    137s]   Non-clock: 91232 (unrouted=4355, trialRouted=86877, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4355, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:06:11    137s]       Routing using eGR only...
[03/15 15:06:11    137s]         Early Global Route - eGR->NR step...
[03/15 15:06:11    137s] (ccopt eGR): There are 143 nets for routing of which 143 have one or more fixed wires.
[03/15 15:06:11    137s] (ccopt eGR): Start to route 143 all nets
[03/15 15:06:11    137s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1788.39 MB )
[03/15 15:06:11    137s] (I)       Started Loading and Dumping File ( Curr Mem: 1788.39 MB )
[03/15 15:06:11    137s] (I)       Reading DB...
[03/15 15:06:11    137s] (I)       Read data from FE... (mem=1788.4M)
[03/15 15:06:11    137s] (I)       Read nodes and places... (mem=1788.4M)
[03/15 15:06:11    137s] (I)       Done Read nodes and places (cpu=0.120s, mem=1788.4M)
[03/15 15:06:11    137s] (I)       Read nets... (mem=1788.4M)
[03/15 15:06:12    138s] (I)       Done Read nets (cpu=0.310s, mem=1814.4M)
[03/15 15:06:12    138s] (I)       Done Read data from FE (cpu=0.430s, mem=1814.4M)
[03/15 15:06:12    138s] (I)       before initializing RouteDB syMemory usage = 1814.4 MB
[03/15 15:06:12    138s] (I)       Clean congestion better: true
[03/15 15:06:12    138s] (I)       Estimate vias on DPT layer: true
[03/15 15:06:12    138s] (I)       Clean congestion LA rounds: 5
[03/15 15:06:12    138s] (I)       Layer constraints as soft constraints: true
[03/15 15:06:12    138s] (I)       Soft top layer         : true
[03/15 15:06:12    138s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[03/15 15:06:12    138s] (I)       Better NDR handling    : true
[03/15 15:06:12    138s] (I)       Routing cost fix for NDR handling: true
[03/15 15:06:12    138s] (I)       Update initial WL after Phase 1a: true
[03/15 15:06:12    138s] (I)       Block tracks for preroutes: true
[03/15 15:06:12    138s] (I)       Assign IRoute by net group key: true
[03/15 15:06:12    138s] (I)       Block unroutable channels: true
[03/15 15:06:12    138s] (I)       Block unroutable channel fix: true
[03/15 15:06:12    138s] (I)       Block unroutable channels 3D: true
[03/15 15:06:12    138s] (I)       Check blockage within NDR space in TA: true
[03/15 15:06:12    138s] (I)       Handle EOL spacing     : true
[03/15 15:06:12    138s] (I)       Honor MSV route constraint: false
[03/15 15:06:12    138s] (I)       Maximum routing layer  : 127
[03/15 15:06:12    138s] (I)       Minimum routing layer  : 2
[03/15 15:06:12    138s] (I)       Supply scale factor H  : 1.00
[03/15 15:06:12    138s] (I)       Supply scale factor V  : 1.00
[03/15 15:06:12    138s] (I)       Tracks used by clock wire: 0
[03/15 15:06:12    138s] (I)       Reverse direction      : 
[03/15 15:06:12    138s] (I)       Honor partition pin guides: true
[03/15 15:06:12    138s] (I)       Route selected nets only: true
[03/15 15:06:12    138s] (I)       Route secondary PG pins: false
[03/15 15:06:12    138s] (I)       Second PG max fanout   : 2147483647
[03/15 15:06:12    138s] (I)       Refine MST             : true
[03/15 15:06:12    138s] (I)       Honor PRL              : true
[03/15 15:06:12    138s] (I)       Strong congestion aware: true
[03/15 15:06:12    138s] (I)       Improved initial location for IRoutes: true
[03/15 15:06:12    138s] (I)       Multi panel TA         : true
[03/15 15:06:12    138s] (I)       Penalize wire overlap  : true
[03/15 15:06:12    138s] (I)       Expand small instance blockage: true
[03/15 15:06:12    138s] (I)       Reduce via in TA       : true
[03/15 15:06:12    138s] (I)       SS-aware routing       : true
[03/15 15:06:12    138s] (I)       Improve tree edge sharing: true
[03/15 15:06:12    138s] (I)       Improve 2D via estimation: true
[03/15 15:06:12    138s] (I)       Refine Steiner tree    : true
[03/15 15:06:12    138s] (I)       Build spine tree       : true
[03/15 15:06:12    138s] (I)       Model pass through capacity: true
[03/15 15:06:12    138s] (I)       Extend blockages by a half GCell: true
[03/15 15:06:12    138s] (I)       Partial layer blockage modeling: true
[03/15 15:06:12    138s] (I)       Consider pin shapes    : true
[03/15 15:06:12    138s] (I)       Consider pin shapes for all nodes: true
[03/15 15:06:12    138s] (I)       Consider NR APA        : true
[03/15 15:06:12    138s] (I)       Consider IO pin shape  : true
[03/15 15:06:12    138s] (I)       Fix pin connection bug : true
[03/15 15:06:12    138s] (I)       Consider layer RC for local wires: true
[03/15 15:06:12    138s] (I)       LA-aware pin escape length: 2
[03/15 15:06:12    138s] (I)       Split for must join    : true
[03/15 15:06:12    138s] (I)       Route guide main branches file: /tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/.rgfh3aYm2.trunk.1
[03/15 15:06:12    138s] (I)       Route guide min downstream WL type: SUBTREE
[03/15 15:06:12    138s] (I)       Routing effort level   : 10000
[03/15 15:06:12    138s] (I)       Special modeling for N7: 0
[03/15 15:06:12    138s] (I)       Special modeling for N6: 0
[03/15 15:06:12    138s] (I)       N3 special modeling    : 0
[03/15 15:06:12    138s] (I)       Special modeling for N5 v6: 0
[03/15 15:06:12    138s] (I)       Special settings for S3: 0
[03/15 15:06:12    138s] (I)       Special settings for S4: 0
[03/15 15:06:12    138s] (I)       Special settings for S5 v2: 0
[03/15 15:06:12    138s] (I)       Special settings for S7: 0
[03/15 15:06:12    138s] (I)       Special settings for S8: 0
[03/15 15:06:12    138s] (I)       Prefer layer length threshold: 8
[03/15 15:06:12    138s] (I)       Overflow penalty cost  : 10
[03/15 15:06:12    138s] (I)       A-star cost            : 0.30
[03/15 15:06:12    138s] (I)       Misalignment cost      : 10.00
[03/15 15:06:12    138s] (I)       Threshold for short IRoute: 6
[03/15 15:06:12    138s] (I)       Via cost during post routing: 1.00
[03/15 15:06:12    138s] (I)       source-to-sink ratio   : 0.30
[03/15 15:06:12    138s] (I)       Scenic ratio bound     : 3.00
[03/15 15:06:12    138s] (I)       Segment layer relax scenic ratio: 1.25
[03/15 15:06:12    138s] (I)       Source-sink aware LA ratio: 0.50
[03/15 15:06:12    138s] (I)       PG-aware similar topology routing: true
[03/15 15:06:12    138s] (I)       Maze routing via cost fix: true
[03/15 15:06:12    138s] (I)       Apply PRL on PG terms  : true
[03/15 15:06:12    138s] (I)       Apply PRL on obs objects: true
[03/15 15:06:12    138s] (I)       Handle range-type spacing rules: true
[03/15 15:06:12    138s] (I)       Apply function for special wires: true
[03/15 15:06:12    138s] (I)       Layer by layer blockage reading: true
[03/15 15:06:12    138s] (I)       Offset calculation fix : true
[03/15 15:06:12    138s] (I)       Parallel spacing query fix: true
[03/15 15:06:12    138s] (I)       Force source to root IR: true
[03/15 15:06:12    138s] (I)       Layer Weights          : L2:4 L3:2.5
[03/15 15:06:12    138s] (I)       Route stripe layer range: 
[03/15 15:06:12    138s] (I)       Honor partition fences : 
[03/15 15:06:12    138s] (I)       Honor partition pin    : 
[03/15 15:06:12    138s] (I)       Honor partition fences with feedthrough: 
[03/15 15:06:12    138s] (I)       Do not relax to DPT layer: true
[03/15 15:06:12    138s] (I)       Pass through capacity modeling: true
[03/15 15:06:12    138s] (I)       Counted 14541 PG shapes. We will not process PG shapes layer by layer.
[03/15 15:06:12    138s] (I)       Use row-based GCell size
[03/15 15:06:12    138s] (I)       Use row-based GCell align
[03/15 15:06:12    138s] (I)       GCell unit size   : 3600
[03/15 15:06:12    138s] (I)       GCell multiplier  : 1
[03/15 15:06:12    138s] (I)       GCell row height  : 3600
[03/15 15:06:12    138s] (I)       Actual row height : 3600
[03/15 15:06:12    138s] (I)       GCell align ref   : 20000 20000
[03/15 15:06:12    138s] [NR-eGR] Track table information for default rule: 
[03/15 15:06:12    138s] [NR-eGR] M1 has no routable track
[03/15 15:06:12    138s] [NR-eGR] M2 has single uniform track structure
[03/15 15:06:12    138s] [NR-eGR] M3 has single uniform track structure
[03/15 15:06:12    138s] [NR-eGR] M4 has single uniform track structure
[03/15 15:06:12    138s] [NR-eGR] M5 has single uniform track structure
[03/15 15:06:12    138s] [NR-eGR] M6 has single uniform track structure
[03/15 15:06:12    138s] [NR-eGR] M7 has single uniform track structure
[03/15 15:06:12    138s] [NR-eGR] M8 has single uniform track structure
[03/15 15:06:12    138s] (I)       ===========================================================================
[03/15 15:06:12    138s] (I)       == Report All Rule Vias ==
[03/15 15:06:12    138s] (I)       ===========================================================================
[03/15 15:06:12    138s] (I)        Via Rule : (Default)
[03/15 15:06:12    138s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 15:06:12    138s] (I)       ---------------------------------------------------------------------------
[03/15 15:06:12    138s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/15 15:06:12    138s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/15 15:06:12    138s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/15 15:06:12    138s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/15 15:06:12    138s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/15 15:06:12    138s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/15 15:06:12    138s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/15 15:06:12    138s] (I)        8    0 : ---                         0 : ---                      
[03/15 15:06:12    138s] (I)       ===========================================================================
[03/15 15:06:12    138s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] [NR-eGR] Read 38508 PG shapes
[03/15 15:06:12    138s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] [NR-eGR] #Routing Blockages  : 0
[03/15 15:06:12    138s] [NR-eGR] #Instance Blockages : 0
[03/15 15:06:12    138s] [NR-eGR] #PG Blockages       : 38508
[03/15 15:06:12    138s] [NR-eGR] #Bump Blockages     : 0
[03/15 15:06:12    138s] [NR-eGR] #Boundary Blockages : 0
[03/15 15:06:12    138s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 15:06:12    138s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/15 15:06:12    138s] (I)       readDataFromPlaceDB
[03/15 15:06:12    138s] (I)       Read net information..
[03/15 15:06:12    138s] [NR-eGR] Read numTotalNets=87020  numIgnoredNets=86877
[03/15 15:06:12    138s] (I)       Read testcase time = 0.000 seconds
[03/15 15:06:12    138s] 
[03/15 15:06:12    138s] [NR-eGR] Connected 0 must-join pins/ports
[03/15 15:06:12    138s] (I)       early_global_route_priority property id does not exist.
[03/15 15:06:12    138s] (I)       Start initializing grid graph
[03/15 15:06:12    138s] (I)       End initializing grid graph
[03/15 15:06:12    138s] (I)       Model blockages into capacity
[03/15 15:06:12    138s] (I)       Read Num Blocks=38508  Num Prerouted Wires=0  Num CS=0
[03/15 15:06:12    138s] (I)       Started Modeling ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Started Modeling Layer 1 ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Started Modeling Layer 2 ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Layer 1 (V) : #blockages 9318 : #preroutes 0
[03/15 15:06:12    138s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Started Modeling Layer 3 ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Layer 2 (H) : #blockages 24900 : #preroutes 0
[03/15 15:06:12    138s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Started Modeling Layer 4 ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Layer 3 (V) : #blockages 4290 : #preroutes 0
[03/15 15:06:12    138s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Started Modeling Layer 5 ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/15 15:06:12    138s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Started Modeling Layer 6 ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/15 15:06:12    138s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Started Modeling Layer 7 ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 15:06:12    138s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Started Modeling Layer 8 ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 15:06:12    138s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       -- layer congestion ratio --
[03/15 15:06:12    138s] (I)       Layer 1 : 0.100000
[03/15 15:06:12    138s] (I)       Layer 2 : 0.700000
[03/15 15:06:12    138s] (I)       Layer 3 : 0.700000
[03/15 15:06:12    138s] (I)       Layer 4 : 1.000000
[03/15 15:06:12    138s] (I)       Layer 5 : 1.000000
[03/15 15:06:12    138s] (I)       Layer 6 : 1.000000
[03/15 15:06:12    138s] (I)       Layer 7 : 1.000000
[03/15 15:06:12    138s] (I)       Layer 8 : 1.000000
[03/15 15:06:12    138s] (I)       ----------------------------
[03/15 15:06:12    138s] (I)       Moved 0 terms for better access 
[03/15 15:06:12    138s] (I)       Number of ignored nets = 0
[03/15 15:06:12    138s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 15:06:12    138s] (I)       Number of clock nets = 143.  Ignored: No
[03/15 15:06:12    138s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 15:06:12    138s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 15:06:12    138s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 15:06:12    138s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 15:06:12    138s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 15:06:12    138s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 15:06:12    138s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 15:06:12    138s] [NR-eGR] There are 143 clock nets ( 143 with NDR ).
[03/15 15:06:12    138s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1814.4 MB
[03/15 15:06:12    138s] (I)       Ndr track 0 does not exist
[03/15 15:06:12    138s] (I)       Ndr track 0 does not exist
[03/15 15:06:12    138s] (I)       Layer1  viaCost=300.00
[03/15 15:06:12    138s] (I)       Layer2  viaCost=100.00
[03/15 15:06:12    138s] (I)       Layer3  viaCost=100.00
[03/15 15:06:12    138s] (I)       Layer4  viaCost=100.00
[03/15 15:06:12    138s] (I)       Layer5  viaCost=100.00
[03/15 15:06:12    138s] (I)       Layer6  viaCost=200.00
[03/15 15:06:12    138s] (I)       Layer7  viaCost=100.00
[03/15 15:06:12    138s] (I)       ---------------------Grid Graph Info--------------------
[03/15 15:06:12    138s] (I)       Routing area        : (0, 0) - (1520400, 1516000)
[03/15 15:06:12    138s] (I)       Core area           : (20000, 20000) - (1500400, 1496000)
[03/15 15:06:12    138s] (I)       Site width          :   400  (dbu)
[03/15 15:06:12    138s] (I)       Row height          :  3600  (dbu)
[03/15 15:06:12    138s] (I)       GCell row height    :  3600  (dbu)
[03/15 15:06:12    138s] (I)       GCell width         :  3600  (dbu)
[03/15 15:06:12    138s] (I)       GCell height        :  3600  (dbu)
[03/15 15:06:12    138s] (I)       Grid                :   422   421     8
[03/15 15:06:12    138s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 15:06:12    138s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 15:06:12    138s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 15:06:12    138s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 15:06:12    138s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 15:06:12    138s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 15:06:12    138s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 15:06:12    138s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 15:06:12    138s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 15:06:12    138s] (I)       Total num of tracks :     0  3801  3789  3801  3789  3801   947   950
[03/15 15:06:12    138s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 15:06:12    138s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 15:06:12    138s] (I)       --------------------------------------------------------
[03/15 15:06:12    138s] 
[03/15 15:06:12    138s] [NR-eGR] ============ Routing rule table ============
[03/15 15:06:12    138s] [NR-eGR] Rule id: 0  Nets: 143 
[03/15 15:06:12    138s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/15 15:06:12    138s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/15 15:06:12    138s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/15 15:06:12    138s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 15:06:12    138s] [NR-eGR] Rule id: 1  Nets: 0 
[03/15 15:06:12    138s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 15:06:12    138s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 15:06:12    138s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 15:06:12    138s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 15:06:12    138s] [NR-eGR] ========================================
[03/15 15:06:12    138s] [NR-eGR] 
[03/15 15:06:12    138s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 15:06:12    138s] (I)       blocked tracks on layer2 : = 131335 / 1600221 (8.21%)
[03/15 15:06:12    138s] (I)       blocked tracks on layer3 : = 28859 / 1598958 (1.80%)
[03/15 15:06:12    138s] (I)       blocked tracks on layer4 : = 129695 / 1600221 (8.10%)
[03/15 15:06:12    138s] (I)       blocked tracks on layer5 : = 0 / 1598958 (0.00%)
[03/15 15:06:12    138s] (I)       blocked tracks on layer6 : = 0 / 1600221 (0.00%)
[03/15 15:06:12    138s] (I)       blocked tracks on layer7 : = 0 / 399634 (0.00%)
[03/15 15:06:12    138s] (I)       blocked tracks on layer8 : = 0 / 399950 (0.00%)
[03/15 15:06:12    138s] (I)       After initializing earlyGlobalRoute syMemory usage = 1814.4 MB
[03/15 15:06:12    138s] (I)       Finished Loading and Dumping File ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Started Global Routing ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       ============= Initialization =============
[03/15 15:06:12    138s] (I)       totalPins=12269  totalGlobalPin=12219 (99.59%)
[03/15 15:06:12    138s] (I)       Started Build MST ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Generate topology with single threads
[03/15 15:06:12    138s] (I)       Finished Build MST ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       total 2D Cap : 3042444 = (1571753 H, 1470691 V)
[03/15 15:06:12    138s] [NR-eGR] Layer group 1: route 143 net(s) in layer range [3, 4]
[03/15 15:06:12    138s] (I)       ============  Phase 1a Route ============
[03/15 15:06:12    138s] (I)       Started Phase 1a ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 79
[03/15 15:06:12    138s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Usage: 25431 = (11365 H, 14066 V) = (0.72% H, 0.96% V) = (2.046e+04um H, 2.532e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       ============  Phase 1b Route ============
[03/15 15:06:12    138s] (I)       Started Phase 1b ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Usage: 25428 = (11362 H, 14066 V) = (0.72% H, 0.96% V) = (2.045e+04um H, 2.532e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.22% V. EstWL: 4.577040e+04um
[03/15 15:06:12    138s] (I)       ============  Phase 1c Route ============
[03/15 15:06:12    138s] (I)       Started Phase 1c ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Level2 Grid: 85 x 85
[03/15 15:06:12    138s] (I)       Started Two Level Routing ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Usage: 25428 = (11362 H, 14066 V) = (0.72% H, 0.96% V) = (2.045e+04um H, 2.532e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       ============  Phase 1d Route ============
[03/15 15:06:12    138s] (I)       Started Phase 1d ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Usage: 25778 = (11716 H, 14062 V) = (0.75% H, 0.96% V) = (2.109e+04um H, 2.531e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       ============  Phase 1e Route ============
[03/15 15:06:12    138s] (I)       Started Phase 1e ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Usage: 25778 = (11716 H, 14062 V) = (0.75% H, 0.96% V) = (2.109e+04um H, 2.531e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.640040e+04um
[03/15 15:06:12    138s] [NR-eGR] 
[03/15 15:06:12    138s] (I)       ============  Phase 1f Route ============
[03/15 15:06:12    138s] (I)       Started Phase 1f ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Phase 1f ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Usage: 25750 = (11687 H, 14063 V) = (0.74% H, 0.96% V) = (2.104e+04um H, 2.531e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       ============  Phase 1g Route ============
[03/15 15:06:12    138s] (I)       Started Post Routing ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Post Routing ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Usage: 25609 = (11610 H, 13999 V) = (0.74% H, 0.95% V) = (2.090e+04um H, 2.520e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       numNets=143  numFullyRipUpNets=100  numPartialRipUpNets=100 routedWL=7362
[03/15 15:06:12    138s] [NR-eGR] Create a new net group with 100 nets and layer range [3, 6]
[03/15 15:06:12    138s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Running layer assignment with 1 threads
[03/15 15:06:12    138s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Started Build MST ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Generate topology with single threads
[03/15 15:06:12    138s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       total 2D Cap : 6241668 = (3170756 H, 3070912 V)
[03/15 15:06:12    138s] [NR-eGR] Layer group 2: route 100 net(s) in layer range [3, 6]
[03/15 15:06:12    138s] (I)       ============  Phase 1a Route ============
[03/15 15:06:12    138s] (I)       Started Phase 1a ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Usage: 43601 = (19461 H, 24140 V) = (0.61% H, 0.79% V) = (3.503e+04um H, 4.345e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       ============  Phase 1b Route ============
[03/15 15:06:12    138s] (I)       Usage: 43601 = (19461 H, 24140 V) = (0.61% H, 0.79% V) = (3.503e+04um H, 4.345e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.848180e+04um
[03/15 15:06:12    138s] (I)       ============  Phase 1c Route ============
[03/15 15:06:12    138s] (I)       Usage: 43601 = (19461 H, 24140 V) = (0.61% H, 0.79% V) = (3.503e+04um H, 4.345e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       ============  Phase 1d Route ============
[03/15 15:06:12    138s] (I)       Usage: 43601 = (19461 H, 24140 V) = (0.61% H, 0.79% V) = (3.503e+04um H, 4.345e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       ============  Phase 1e Route ============
[03/15 15:06:12    138s] (I)       Started Phase 1e ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Usage: 43601 = (19461 H, 24140 V) = (0.61% H, 0.79% V) = (3.503e+04um H, 4.345e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.848180e+04um
[03/15 15:06:12    138s] [NR-eGR] 
[03/15 15:06:12    138s] (I)       ============  Phase 1f Route ============
[03/15 15:06:12    138s] (I)       Usage: 43601 = (19461 H, 24140 V) = (0.61% H, 0.79% V) = (3.503e+04um H, 4.345e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       ============  Phase 1g Route ============
[03/15 15:06:12    138s] (I)       Started Post Routing ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Usage: 43556 = (19494 H, 24062 V) = (0.61% H, 0.78% V) = (3.509e+04um H, 4.331e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       numNets=100  numFullyRipUpNets=73  numPartialRipUpNets=73 routedWL=4831
[03/15 15:06:12    138s] [NR-eGR] Create a new net group with 73 nets and layer range [3, 8]
[03/15 15:06:12    138s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Running layer assignment with 1 threads
[03/15 15:06:12    138s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Started Build MST ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Generate topology with single threads
[03/15 15:06:12    138s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       total 2D Cap : 7041252 = (3570390 H, 3470862 V)
[03/15 15:06:12    138s] [NR-eGR] Layer group 3: route 73 net(s) in layer range [3, 8]
[03/15 15:06:12    138s] (I)       ============  Phase 1a Route ============
[03/15 15:06:12    138s] (I)       Started Phase 1a ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Usage: 56707 = (25266 H, 31441 V) = (0.71% H, 0.91% V) = (4.548e+04um H, 5.659e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       ============  Phase 1b Route ============
[03/15 15:06:12    138s] (I)       Usage: 56707 = (25266 H, 31441 V) = (0.71% H, 0.91% V) = (4.548e+04um H, 5.659e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.020726e+05um
[03/15 15:06:12    138s] (I)       ============  Phase 1c Route ============
[03/15 15:06:12    138s] (I)       Usage: 56707 = (25266 H, 31441 V) = (0.71% H, 0.91% V) = (4.548e+04um H, 5.659e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       ============  Phase 1d Route ============
[03/15 15:06:12    138s] (I)       Usage: 56707 = (25266 H, 31441 V) = (0.71% H, 0.91% V) = (4.548e+04um H, 5.659e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       ============  Phase 1e Route ============
[03/15 15:06:12    138s] (I)       Started Phase 1e ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Usage: 56707 = (25266 H, 31441 V) = (0.71% H, 0.91% V) = (4.548e+04um H, 5.659e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.020726e+05um
[03/15 15:06:12    138s] [NR-eGR] 
[03/15 15:06:12    138s] (I)       ============  Phase 1f Route ============
[03/15 15:06:12    138s] (I)       Usage: 56707 = (25266 H, 31441 V) = (0.71% H, 0.91% V) = (4.548e+04um H, 5.659e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       ============  Phase 1g Route ============
[03/15 15:06:12    138s] (I)       Started Post Routing ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Usage: 56674 = (25287 H, 31387 V) = (0.71% H, 0.90% V) = (4.552e+04um H, 5.650e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       numNets=73  numFullyRipUpNets=0  numPartialRipUpNets=31 routedWL=7615
[03/15 15:06:12    138s] [NR-eGR] Create a new net group with 31 nets and layer range [2, 8]
[03/15 15:06:12    138s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Running layer assignment with 1 threads
[03/15 15:06:12    138s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Started Build MST ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Generate topology with single threads
[03/15 15:06:12    138s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       total 2D Cap : 8561351 = (3570390 H, 4990961 V)
[03/15 15:06:12    138s] [NR-eGR] Layer group 4: route 31 net(s) in layer range [2, 8]
[03/15 15:06:12    138s] (I)       ============  Phase 1a Route ============
[03/15 15:06:12    138s] (I)       Started Phase 1a ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Usage: 67586 = (30037 H, 37549 V) = (0.84% H, 0.75% V) = (5.407e+04um H, 6.759e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       ============  Phase 1b Route ============
[03/15 15:06:12    138s] (I)       Usage: 67586 = (30037 H, 37549 V) = (0.84% H, 0.75% V) = (5.407e+04um H, 6.759e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.216548e+05um
[03/15 15:06:12    138s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/15 15:06:12    138s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 15:06:12    138s] (I)       ============  Phase 1c Route ============
[03/15 15:06:12    138s] (I)       Usage: 67586 = (30037 H, 37549 V) = (0.84% H, 0.75% V) = (5.407e+04um H, 6.759e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       ============  Phase 1d Route ============
[03/15 15:06:12    138s] (I)       Usage: 67586 = (30037 H, 37549 V) = (0.84% H, 0.75% V) = (5.407e+04um H, 6.759e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       ============  Phase 1e Route ============
[03/15 15:06:12    138s] (I)       Started Phase 1e ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Usage: 67586 = (30037 H, 37549 V) = (0.84% H, 0.75% V) = (5.407e+04um H, 6.759e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.216548e+05um
[03/15 15:06:12    138s] [NR-eGR] 
[03/15 15:06:12    138s] (I)       ============  Phase 1f Route ============
[03/15 15:06:12    138s] (I)       Usage: 67586 = (30037 H, 37549 V) = (0.84% H, 0.75% V) = (5.407e+04um H, 6.759e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       ============  Phase 1g Route ============
[03/15 15:06:12    138s] (I)       Started Post Routing ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Finished Post Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Usage: 67580 = (30037 H, 37543 V) = (0.84% H, 0.75% V) = (5.407e+04um H, 6.758e+04um V)
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       Running layer assignment with 1 threads
[03/15 15:06:12    138s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       
[03/15 15:06:12    138s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 15:06:12    138s] [NR-eGR]                        OverCon            
[03/15 15:06:12    138s] [NR-eGR]                         #Gcell     %Gcell
[03/15 15:06:12    138s] [NR-eGR]       Layer                (1)    OverCon 
[03/15 15:06:12    138s] [NR-eGR] ----------------------------------------------
[03/15 15:06:12    138s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/15 15:06:12    138s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/15 15:06:12    138s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/15 15:06:12    138s] [NR-eGR]      M4  (4)        29( 0.02%)   ( 0.02%) 
[03/15 15:06:12    138s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/15 15:06:12    138s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/15 15:06:12    138s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/15 15:06:12    138s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/15 15:06:12    138s] [NR-eGR] ----------------------------------------------
[03/15 15:06:12    138s] [NR-eGR] Total               29( 0.00%)   ( 0.00%) 
[03/15 15:06:12    138s] [NR-eGR] 
[03/15 15:06:12    138s] (I)       Finished Global Routing ( CPU: 0.55 sec, Real: 0.55 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    138s] (I)       total 2D Cap : 8575644 = (3572306 H, 5003338 V)
[03/15 15:06:12    139s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 15:06:12    139s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 15:06:12    139s] (I)       ============= track Assignment ============
[03/15 15:06:12    139s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    139s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    139s] (I)       Started Greedy Track Assignment ( Curr Mem: 1814.39 MB )
[03/15 15:06:12    139s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 15:06:12    139s] (I)       Running track assignment with 1 threads
[03/15 15:06:12    139s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:12    139s] (I)       Run Multi-thread track assignment
[03/15 15:06:13    139s] (I)       Finished Greedy Track Assignment ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1814.39 MB )
[03/15 15:06:13    139s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:06:13    139s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 289898
[03/15 15:06:13    139s] [NR-eGR]     M2  (2V) length: 4.922025e+05um, number of vias: 401101
[03/15 15:06:13    139s] [NR-eGR]     M3  (3H) length: 5.433526e+05um, number of vias: 42139
[03/15 15:06:13    139s] [NR-eGR]     M4  (4V) length: 3.067424e+05um, number of vias: 16732
[03/15 15:06:13    139s] [NR-eGR]     M5  (5H) length: 1.805411e+05um, number of vias: 10145
[03/15 15:06:13    139s] [NR-eGR]     M6  (6V) length: 4.498702e+04um, number of vias: 8215
[03/15 15:06:13    139s] [NR-eGR]     M7  (7H) length: 4.649890e+04um, number of vias: 10167
[03/15 15:06:13    139s] [NR-eGR]     M8  (8V) length: 5.818108e+04um, number of vias: 0
[03/15 15:06:13    139s] [NR-eGR] Total length: 1.672506e+06um, number of vias: 778397
[03/15 15:06:13    139s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:06:13    139s] [NR-eGR] Total eGR-routed clock nets wire length: 4.770910e+04um 
[03/15 15:06:13    139s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:06:13    139s] [NR-eGR] Report for selected net(s) only.
[03/15 15:06:13    139s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12268
[03/15 15:06:13    139s] [NR-eGR]     M2  (2V) length: 1.180640e+04um, number of vias: 14915
[03/15 15:06:13    139s] [NR-eGR]     M3  (3H) length: 2.037210e+04um, number of vias: 6088
[03/15 15:06:13    139s] [NR-eGR]     M4  (4V) length: 1.361320e+04um, number of vias: 526
[03/15 15:06:13    139s] [NR-eGR]     M5  (5H) length: 1.433200e+03um, number of vias: 264
[03/15 15:06:13    139s] [NR-eGR]     M6  (6V) length: 4.842000e+02um, number of vias: 0
[03/15 15:06:13    139s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/15 15:06:13    139s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/15 15:06:13    139s] [NR-eGR] Total length: 4.770910e+04um, number of vias: 34061
[03/15 15:06:13    139s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:06:13    139s] [NR-eGR] Total routed clock nets wire length: 4.770910e+04um, number of vias: 34061
[03/15 15:06:13    139s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:06:13    139s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.76 sec, Real: 1.76 sec, Curr Mem: 1741.39 MB )
[03/15 15:06:13    139s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/.rgfh3aYm2
[03/15 15:06:13    139s]         Early Global Route - eGR->NR step done. (took cpu=0:00:02.0 real=0:00:02.0)
[03/15 15:06:13    139s] Set FIXED routing status on 143 net(s)
[03/15 15:06:13    139s]       Routing using eGR only done.
[03/15 15:06:13    139s] Net route status summary:
[03/15 15:06:13    139s]   Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:06:13    139s]   Non-clock: 91232 (unrouted=4355, trialRouted=86877, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4355, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:06:13    139s] 
[03/15 15:06:13    139s] CCOPT: Done with clock implementation routing.
[03/15 15:06:13    139s] 
[03/15 15:06:13    139s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.3 real=0:00:02.3)
[03/15 15:06:13    139s]     Clock implementation routing done.
[03/15 15:06:13    139s]     Leaving CCOpt scope - extractRC...
[03/15 15:06:13    139s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/15 15:06:13    139s] Extraction called for design 'core' of instances=82081 and nets=91375 using extraction engine 'preRoute' .
[03/15 15:06:13    139s] PreRoute RC Extraction called for design core.
[03/15 15:06:13    139s] RC Extraction called in multi-corner(2) mode.
[03/15 15:06:13    139s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 15:06:13    139s] RCMode: PreRoute
[03/15 15:06:13    139s]       RC Corner Indexes            0       1   
[03/15 15:06:13    139s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 15:06:13    139s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 15:06:13    139s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 15:06:13    139s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 15:06:13    139s] Shrink Factor                : 1.00000
[03/15 15:06:13    139s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 15:06:13    139s] Using capacitance table file ...
[03/15 15:06:13    139s] LayerId::1 widthSet size::4
[03/15 15:06:13    139s] LayerId::2 widthSet size::4
[03/15 15:06:13    139s] LayerId::3 widthSet size::4
[03/15 15:06:13    139s] LayerId::4 widthSet size::4
[03/15 15:06:13    139s] LayerId::5 widthSet size::4
[03/15 15:06:13    139s] LayerId::6 widthSet size::4
[03/15 15:06:13    139s] LayerId::7 widthSet size::4
[03/15 15:06:13    139s] LayerId::8 widthSet size::4
[03/15 15:06:13    139s] Updating RC grid for preRoute extraction ...
[03/15 15:06:13    139s] Initializing multi-corner capacitance tables ... 
[03/15 15:06:13    140s] Initializing multi-corner resistance tables ...
[03/15 15:06:14    140s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.296379 ; uaWl: 0.936731 ; uaWlH: 0.319911 ; aWlH: 0.062549 ; Pmax: 0.845200 ; wcR: 0.636400 ; newSi: 0.095900 ; pMod: 81 ; 
[03/15 15:06:14    140s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 1741.391M)
[03/15 15:06:14    140s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/15 15:06:14    140s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.2 real=0:00:01.2)
[03/15 15:06:14    140s] OPERPROF: Starting DPlace-Init at level 1, MEM:1741.4M
[03/15 15:06:14    140s] z: 2, totalTracks: 1
[03/15 15:06:14    140s] z: 4, totalTracks: 1
[03/15 15:06:14    140s] z: 6, totalTracks: 1
[03/15 15:06:14    140s] z: 8, totalTracks: 1
[03/15 15:06:14    140s] #spOpts: N=65 mergeVia=F 
[03/15 15:06:14    140s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1741.4M
[03/15 15:06:15    141s] OPERPROF:     Starting CMU at level 3, MEM:1741.4M
[03/15 15:06:15    141s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.009, MEM:1741.4M
[03/15 15:06:15    141s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.116, MEM:1741.4M
[03/15 15:06:15    141s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=1741.4MB).
[03/15 15:06:15    141s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.220, MEM:1741.4M
[03/15 15:06:15    141s]     Calling post conditioning for eGRPC...
[03/15 15:06:15    141s]       eGRPC...
[03/15 15:06:15    141s]         eGRPC active optimizations:
[03/15 15:06:15    141s]          - Move Down
[03/15 15:06:15    141s]          - Downsizing before DRV sizing
[03/15 15:06:15    141s]          - DRV fixing with cell sizing
[03/15 15:06:15    141s]          - Move to fanout
[03/15 15:06:15    141s]          - Cloning
[03/15 15:06:15    141s]         
[03/15 15:06:15    141s]         Currently running CTS, using active skew data
[03/15 15:06:15    141s]         Reset bufferability constraints...
[03/15 15:06:15    141s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[03/15 15:06:15    141s]         Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 15:06:15    141s] End AAE Lib Interpolated Model. (MEM=1741.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:06:15    141s]         Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/15 15:06:15    141s]         Reset bufferability constraints done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/15 15:06:15    141s]         Clock DAG stats eGRPC initial state:
[03/15 15:06:15    141s]           cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:06:15    141s]           cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
[03/15 15:06:15    141s]           cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
[03/15 15:06:15    141s]           sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:06:15    141s]           wire capacitance : top=0.000pF, trunk=0.768pF, leaf=7.639pF, total=8.407pF
[03/15 15:06:15    141s]           wire lengths     : top=0.000um, trunk=4889.300um, leaf=42819.800um, total=47709.100um
[03/15 15:06:15    141s]           hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12526.700um, total=16225.900um
[03/15 15:06:15    141s]         Clock DAG net violations eGRPC initial state: none
[03/15 15:06:15    141s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[03/15 15:06:15    141s]           Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.095ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:06:15    141s]           Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 26 <= 0.100ns, 15 <= 0.105ns}
[03/15 15:06:15    141s]         Clock DAG library cell distribution eGRPC initial state {count}:
[03/15 15:06:15    141s]            Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
[03/15 15:06:15    141s]         Primary reporting skew groups eGRPC initial state:
[03/15 15:06:15    141s]           skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
[03/15 15:06:15    141s]               min path sink: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/15 15:06:15    141s]               max path sink: psum_mem_instance/Q_reg_14_/CP
[03/15 15:06:16    142s]         Skew group summary eGRPC initial state:
[03/15 15:06:16    142s]           skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
[03/15 15:06:16    142s]         Moving buffers...
[03/15 15:06:16    142s]         Violation analysis...
[03/15 15:06:16    142s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 15:06:16    142s]         Clock DAG stats eGRPC after moving buffers:
[03/15 15:06:16    142s]           cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:06:16    142s]           cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
[03/15 15:06:16    142s]           cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
[03/15 15:06:16    142s]           sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:06:16    142s]           wire capacitance : top=0.000pF, trunk=0.768pF, leaf=7.639pF, total=8.407pF
[03/15 15:06:16    142s]           wire lengths     : top=0.000um, trunk=4889.300um, leaf=42819.800um, total=47709.100um
[03/15 15:06:16    142s]           hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12526.700um, total=16225.900um
[03/15 15:06:16    142s]         Clock DAG net violations eGRPC after moving buffers: none
[03/15 15:06:16    142s]         Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
[03/15 15:06:16    142s]           Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.095ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:06:16    142s]           Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 26 <= 0.100ns, 15 <= 0.105ns}
[03/15 15:06:16    142s]         Clock DAG library cell distribution eGRPC after moving buffers {count}:
[03/15 15:06:16    142s]            Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
[03/15 15:06:16    142s]         Primary reporting skew groups eGRPC after moving buffers:
[03/15 15:06:16    142s]           skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
[03/15 15:06:16    142s]               min path sink: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/15 15:06:16    142s]               max path sink: psum_mem_instance/Q_reg_14_/CP
[03/15 15:06:16    142s]         Skew group summary eGRPC after moving buffers:
[03/15 15:06:16    142s]           skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
[03/15 15:06:16    142s]         Moving buffers done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/15 15:06:16    142s]         Initial Pass of Downsizing Clock Tree Cells...
[03/15 15:06:16    142s]         Artificially removing long paths...
[03/15 15:06:16    142s]           Artificially shortened 184 long paths. The largest offset applied was 0.013ns.
[03/15 15:06:16    142s]           
[03/15 15:06:16    142s]           
[03/15 15:06:16    142s]           Skew Group Offsets:
[03/15 15:06:16    142s]           
[03/15 15:06:16    142s]           ----------------------------------------------------------------------------------------
[03/15 15:06:16    142s]           Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
[03/15 15:06:16    142s]                         Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[03/15 15:06:16    142s]           ----------------------------------------------------------------------------------------
[03/15 15:06:16    142s]           clk/CON       11984      184        1.535%      0.013ns       0.375ns         0.362ns
[03/15 15:06:16    142s]           ----------------------------------------------------------------------------------------
[03/15 15:06:16    142s]           
[03/15 15:06:16    142s]           Offsets Histogram:
[03/15 15:06:16    142s]           
[03/15 15:06:16    142s]           -------------------------------
[03/15 15:06:16    142s]           From (ns)    To (ns)      Count
[03/15 15:06:16    142s]           -------------------------------
[03/15 15:06:16    142s]           below          0.000        3
[03/15 15:06:16    142s]             0.000        0.005       46
[03/15 15:06:16    142s]             0.005        0.010       87
[03/15 15:06:16    142s]             0.010      and above     48
[03/15 15:06:16    142s]           -------------------------------
[03/15 15:06:16    142s]           
[03/15 15:06:16    142s]           Mean=0.007ns Median=0.008ns Std.Dev=0.004ns
[03/15 15:06:16    142s]           
[03/15 15:06:16    142s]           
[03/15 15:06:16    142s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:06:16    142s]         Artificially removing long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 15:06:16    142s]         Modifying slew-target multiplier from 1 to 0.9
[03/15 15:06:16    142s]         Downsizing prefiltering...
[03/15 15:06:16    142s]         Downsizing prefiltering done.
[03/15 15:06:16    142s]         Downsizing: ...20% ...40% ...60% ...80% ...100% 
[03/15 15:06:16    142s]         DoDownSizing Summary : numSized = 0, numUnchanged = 7, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 128, numSkippedDueToCloseToSkewTarget = 8
[03/15 15:06:16    142s]         CCOpt-eGRPC Downsizing: considered: 7, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 7, unsuccessful: 0, sized: 0
[03/15 15:06:16    142s]         Reverting slew-target multiplier from 0.9 to 1
[03/15 15:06:16    142s]         Reverting Artificially removing long paths...
[03/15 15:06:16    142s]           BalancingStep Reverting Artificially removing long paths has increased max latencies (wire and cell) to be greater than the max desired latencies
[03/15 15:06:16    142s]           {clk/CON,WC: 0.371 -> 0.375}Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[03/15 15:06:16    142s]         Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 15:06:17    143s]         Clock DAG stats eGRPC after downsizing:
[03/15 15:06:17    143s]           cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:06:17    143s]           cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
[03/15 15:06:17    143s]           cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
[03/15 15:06:17    143s]           sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:06:17    143s]           wire capacitance : top=0.000pF, trunk=0.768pF, leaf=7.639pF, total=8.407pF
[03/15 15:06:17    143s]           wire lengths     : top=0.000um, trunk=4889.300um, leaf=42819.800um, total=47709.100um
[03/15 15:06:17    143s]           hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12526.700um, total=16225.900um
[03/15 15:06:17    143s]         Clock DAG net violations eGRPC after downsizing: none
[03/15 15:06:17    143s]         Clock DAG primary half-corner transition distribution eGRPC after downsizing:
[03/15 15:06:17    143s]           Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.095ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:06:17    143s]           Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 26 <= 0.100ns, 15 <= 0.105ns}
[03/15 15:06:17    143s]         Clock DAG library cell distribution eGRPC after downsizing {count}:
[03/15 15:06:17    143s]            Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
[03/15 15:06:17    143s]         Primary reporting skew groups eGRPC after downsizing:
[03/15 15:06:17    143s]           skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
[03/15 15:06:17    143s]               min path sink: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/15 15:06:17    143s]               max path sink: psum_mem_instance/Q_reg_14_/CP
[03/15 15:06:17    143s]         Skew group summary eGRPC after downsizing:
[03/15 15:06:17    143s]           skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
[03/15 15:06:17    143s]         Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/15 15:06:17    143s]         Fixing DRVs...
[03/15 15:06:17    143s]         Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/15 15:06:17    143s]         CCOpt-eGRPC: considered: 143, tested: 143, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/15 15:06:17    143s]         
[03/15 15:06:17    143s]         PRO Statistics: Fix DRVs (cell sizing):
[03/15 15:06:17    143s]         =======================================
[03/15 15:06:17    143s]         
[03/15 15:06:17    143s]         Cell changes by Net Type:
[03/15 15:06:17    143s]         
[03/15 15:06:17    143s]         -------------------------------------------------------------------------------------------------
[03/15 15:06:17    143s]         Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/15 15:06:17    143s]         -------------------------------------------------------------------------------------------------
[03/15 15:06:17    143s]         top                0            0           0            0                    0                0
[03/15 15:06:17    143s]         trunk              0            0           0            0                    0                0
[03/15 15:06:17    143s]         leaf               0            0           0            0                    0                0
[03/15 15:06:17    143s]         -------------------------------------------------------------------------------------------------
[03/15 15:06:17    143s]         Total              0            0           0            0                    0                0
[03/15 15:06:17    143s]         -------------------------------------------------------------------------------------------------
[03/15 15:06:17    143s]         
[03/15 15:06:17    143s]         Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/15 15:06:17    143s]         Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/15 15:06:17    143s]         
[03/15 15:06:17    143s]         Clock DAG stats eGRPC after DRV fixing:
[03/15 15:06:17    143s]           cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:06:17    143s]           cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
[03/15 15:06:17    143s]           cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
[03/15 15:06:17    143s]           sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:06:17    143s]           wire capacitance : top=0.000pF, trunk=0.768pF, leaf=7.639pF, total=8.407pF
[03/15 15:06:17    143s]           wire lengths     : top=0.000um, trunk=4889.300um, leaf=42819.800um, total=47709.100um
[03/15 15:06:17    143s]           hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12526.700um, total=16225.900um
[03/15 15:06:17    143s]         Clock DAG net violations eGRPC after DRV fixing: none
[03/15 15:06:17    143s]         Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
[03/15 15:06:17    143s]           Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.095ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:06:17    143s]           Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 26 <= 0.100ns, 15 <= 0.105ns}
[03/15 15:06:17    143s]         Clock DAG library cell distribution eGRPC after DRV fixing {count}:
[03/15 15:06:17    143s]            Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
[03/15 15:06:17    143s]         Primary reporting skew groups eGRPC after DRV fixing:
[03/15 15:06:17    143s]           skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
[03/15 15:06:17    143s]               min path sink: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/15 15:06:17    143s]               max path sink: psum_mem_instance/Q_reg_14_/CP
[03/15 15:06:17    143s]         Skew group summary eGRPC after DRV fixing:
[03/15 15:06:17    143s]           skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
[03/15 15:06:17    143s]         Fixing DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/15 15:06:17    143s]         
[03/15 15:06:17    143s]         Slew Diagnostics: After DRV fixing
[03/15 15:06:17    143s]         ==================================
[03/15 15:06:17    143s]         
[03/15 15:06:17    143s]         Global Causes:
[03/15 15:06:17    143s]         
[03/15 15:06:17    143s]         -------------------------------------
[03/15 15:06:17    143s]         Cause
[03/15 15:06:17    143s]         -------------------------------------
[03/15 15:06:17    143s]         DRV fixing with buffering is disabled
[03/15 15:06:17    143s]         -------------------------------------
[03/15 15:06:17    143s]         
[03/15 15:06:17    143s]         Top 5 overslews:
[03/15 15:06:17    143s]         
[03/15 15:06:17    143s]         ---------------------------------
[03/15 15:06:17    143s]         Overslew    Causes    Driving Pin
[03/15 15:06:17    143s]         ---------------------------------
[03/15 15:06:17    143s]           (empty table)
[03/15 15:06:17    143s]         ---------------------------------
[03/15 15:06:17    143s]         
[03/15 15:06:17    143s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/15 15:06:17    143s]         
[03/15 15:06:17    143s]         -------------------
[03/15 15:06:17    143s]         Cause    Occurences
[03/15 15:06:17    143s]         -------------------
[03/15 15:06:17    143s]           (empty table)
[03/15 15:06:17    143s]         -------------------
[03/15 15:06:17    143s]         
[03/15 15:06:17    143s]         Violation diagnostics counts from the 0 nodes that have violations:
[03/15 15:06:17    143s]         
[03/15 15:06:17    143s]         -------------------
[03/15 15:06:17    143s]         Cause    Occurences
[03/15 15:06:17    143s]         -------------------
[03/15 15:06:17    143s]           (empty table)
[03/15 15:06:17    143s]         -------------------
[03/15 15:06:17    143s]         
[03/15 15:06:17    143s]         Reconnecting optimized routes...
[03/15 15:06:17    143s]         Reset timing graph...
[03/15 15:06:17    143s] Ignoring AAE DB Resetting ...
[03/15 15:06:17    143s]         Reset timing graph done.
[03/15 15:06:17    143s]         Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 15:06:17    143s]         Violation analysis...
[03/15 15:06:17    143s] End AAE Lib Interpolated Model. (MEM=1779.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:06:17    143s]         Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 15:06:17    143s]         Clock instances to consider for cloning: 0
[03/15 15:06:17    143s]         Reset timing graph...
[03/15 15:06:17    143s] Ignoring AAE DB Resetting ...
[03/15 15:06:17    143s]         Reset timing graph done.
[03/15 15:06:17    143s]         Set dirty flag on 10 insts, 20 nets
[03/15 15:06:18    144s]         Clock DAG stats before routing clock trees:
[03/15 15:06:18    144s]           cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:06:18    144s]           cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
[03/15 15:06:18    144s]           cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
[03/15 15:06:18    144s]           sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:06:18    144s]           wire capacitance : top=0.000pF, trunk=0.768pF, leaf=7.639pF, total=8.407pF
[03/15 15:06:18    144s]           wire lengths     : top=0.000um, trunk=4889.300um, leaf=42819.800um, total=47709.100um
[03/15 15:06:18    144s]           hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12526.700um, total=16225.900um
[03/15 15:06:18    144s]         Clock DAG net violations before routing clock trees: none
[03/15 15:06:18    144s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[03/15 15:06:18    144s]           Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.095ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:06:18    144s]           Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.105ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 26 <= 0.100ns, 15 <= 0.105ns}
[03/15 15:06:18    144s]         Clock DAG library cell distribution before routing clock trees {count}:
[03/15 15:06:18    144s]            Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
[03/15 15:06:18    144s]         Primary reporting skew groups before routing clock trees:
[03/15 15:06:18    144s]           skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
[03/15 15:06:18    144s]               min path sink: mac_array_instance/col_idx_8__mac_col_inst/query_q_reg_34_/CP
[03/15 15:06:18    144s]               max path sink: psum_mem_instance/Q_reg_14_/CP
[03/15 15:06:18    144s]         Skew group summary before routing clock trees:
[03/15 15:06:18    144s]           skew_group clk/CON: insertion delay [min=0.320, max=0.375, avg=0.348, sd=0.007], skew [0.055 vs 0.057], 100% {0.320, 0.375} (wid=0.046 ws=0.035) (gid=0.345 gs=0.044)
[03/15 15:06:18    144s]       eGRPC done.
[03/15 15:06:18    144s]     Calling post conditioning for eGRPC done.
[03/15 15:06:18    144s]   eGR Post Conditioning loop iteration 0 done.
[03/15 15:06:18    144s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[03/15 15:06:18    144s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1779.5M
[03/15 15:06:18    144s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.190, REAL:0.187, MEM:1779.5M
[03/15 15:06:18    144s]   Leaving CCOpt scope - ClockRefiner...
[03/15 15:06:18    144s]   Assigned high priority to 0 cells.
[03/15 15:06:18    144s]   Performing Single Pass Refine Place.
[03/15 15:06:18    144s]   Refine Place Checks - Clock Cells : FGC enabled, Clock Sinks : FGC enabled, Datapath : FGC enabled
[03/15 15:06:18    144s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1779.5M
[03/15 15:06:18    144s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1779.5M
[03/15 15:06:18    144s] z: 2, totalTracks: 1
[03/15 15:06:18    144s] z: 4, totalTracks: 1
[03/15 15:06:18    144s] z: 6, totalTracks: 1
[03/15 15:06:18    144s] z: 8, totalTracks: 1
[03/15 15:06:18    144s] #spOpts: N=65 mergeVia=F 
[03/15 15:06:18    144s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1779.5M
[03/15 15:06:18    144s] Info: 142 insts are soft-fixed.
[03/15 15:06:18    144s] OPERPROF:       Starting CMU at level 4, MEM:1779.5M
[03/15 15:06:18    144s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.008, MEM:1779.5M
[03/15 15:06:18    144s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.130, REAL:0.122, MEM:1779.5M
[03/15 15:06:18    144s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1779.5MB).
[03/15 15:06:18    144s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.220, REAL:0.219, MEM:1779.5M
[03/15 15:06:18    144s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.220, REAL:0.219, MEM:1779.5M
[03/15 15:06:18    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.3
[03/15 15:06:18    144s] OPERPROF: Starting RefinePlace at level 1, MEM:1779.5M
[03/15 15:06:18    144s] *** Starting refinePlace (0:02:25 mem=1779.5M) ***
[03/15 15:06:18    144s] Total net bbox length = 1.439e+06 (6.605e+05 7.786e+05) (ext = 4.706e+04)
[03/15 15:06:18    144s] Info: 142 insts are soft-fixed.
[03/15 15:06:18    144s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:06:18    144s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:06:18    144s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1779.5M
[03/15 15:06:18    144s] Starting refinePlace ...
[03/15 15:06:19    145s] ** Cut row section cpu time 0:00:00.0.
[03/15 15:06:19    145s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 15:06:20    146s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.8, real=0:00:02.0, mem=1779.5MB) @(0:02:25 - 0:02:27).
[03/15 15:06:20    146s] Move report: preRPlace moves 864 insts, mean move: 0.91 um, max move: 6.00 um
[03/15 15:06:20    146s] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1885): (333.20, 235.00) --> (335.60, 231.40)
[03/15 15:06:20    146s] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/15 15:06:20    146s] wireLenOptFixPriorityInst 11984 inst fixed
[03/15 15:06:21    147s] 
[03/15 15:06:21    147s] Running Spiral with 1 thread in Normal Mode  fetchWidth=400 
[03/15 15:06:22    148s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:06:22    148s] [CPU] RefinePlace/Legalization (cpu=0:00:01.6, real=0:00:02.0, mem=1779.5MB) @(0:02:27 - 0:02:28).
[03/15 15:06:22    148s] Move report: Detail placement moves 864 insts, mean move: 0.91 um, max move: 6.00 um
[03/15 15:06:22    148s] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1885): (333.20, 235.00) --> (335.60, 231.40)
[03/15 15:06:22    148s] 	Runtime: CPU: 0:00:03.6 REAL: 0:00:04.0 MEM: 1779.5MB
[03/15 15:06:22    148s] Statistics of distance of Instance movement in refine placement:
[03/15 15:06:22    148s]   maximum (X+Y) =         6.00 um
[03/15 15:06:22    148s]   inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1885) with max move: (333.2, 235) -> (335.6, 231.4)
[03/15 15:06:22    148s]   mean    (X+Y) =         0.91 um
[03/15 15:06:22    148s] Summary Report:
[03/15 15:06:22    148s] Instances move: 864 (out of 82081 movable)
[03/15 15:06:22    148s] Instances flipped: 0
[03/15 15:06:22    148s] Mean displacement: 0.91 um
[03/15 15:06:22    148s] Max displacement: 6.00 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1885) (333.2, 235) -> (335.6, 231.4)
[03/15 15:06:22    148s] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/15 15:06:22    148s] Total instances moved : 864
[03/15 15:06:22    148s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.590, REAL:3.588, MEM:1779.5M
[03/15 15:06:22    148s] Total net bbox length = 1.439e+06 (6.608e+05 7.787e+05) (ext = 4.706e+04)
[03/15 15:06:22    148s] Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 1779.5MB
[03/15 15:06:22    148s] [CPU] RefinePlace/total (cpu=0:00:03.8, real=0:00:04.0, mem=1779.5MB) @(0:02:25 - 0:02:28).
[03/15 15:06:22    148s] *** Finished refinePlace (0:02:28 mem=1779.5M) ***
[03/15 15:06:22    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.3
[03/15 15:06:22    148s] OPERPROF: Finished RefinePlace at level 1, CPU:3.810, REAL:3.818, MEM:1779.5M
[03/15 15:06:22    148s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1779.5M
[03/15 15:06:22    148s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.190, REAL:0.187, MEM:1779.5M
[03/15 15:06:22    148s]   Moved 212, flipped 5 and cell swapped 0 of 12126 clock instance(s) during refinement.
[03/15 15:06:22    148s]   The largest move was 3.4 microns for psum_mem_instance/memory4_reg_86_.
[03/15 15:06:22    148s]   Moved 0 and flipped 0 of 142 clock instances (excluding sinks) during refinement
[03/15 15:06:22    148s]   The largest move for clock insts (excluding sinks) was 0 microns. The inst with this movement was 
[03/15 15:06:22    148s]   Moved 212 and flipped 5 of 11984 clock sinks during refinement.
[03/15 15:06:22    148s]   The largest move for clock sinks was 3.4 microns. The inst with this movement was psum_mem_instance/memory4_reg_86_
[03/15 15:06:22    148s]   Revert refine place priority changes on 0 cells.
[03/15 15:06:22    148s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.2 real=0:00:04.2)
[03/15 15:06:22    148s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:11.4 real=0:00:11.4)
[03/15 15:06:22    148s]   CCOpt::Phase::Routing...
[03/15 15:06:22    148s]   Clock implementation routing...
[03/15 15:06:22    148s]     Leaving CCOpt scope - Routing Tools...
[03/15 15:06:22    148s] Net route status summary:
[03/15 15:06:22    148s]   Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:06:22    148s]   Non-clock: 91232 (unrouted=4355, trialRouted=86877, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4355, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:06:23    149s]     Routing using eGR in eGR->NR Step...
[03/15 15:06:23    149s]       Early Global Route - eGR->NR step...
[03/15 15:06:23    149s] (ccopt eGR): There are 143 nets for routing of which 143 have one or more fixed wires.
[03/15 15:06:23    149s] (ccopt eGR): Start to route 143 all nets
[03/15 15:06:23    149s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1779.55 MB )
[03/15 15:06:23    149s] (I)       Started Loading and Dumping File ( Curr Mem: 1779.55 MB )
[03/15 15:06:23    149s] (I)       Reading DB...
[03/15 15:06:23    149s] (I)       Read data from FE... (mem=1779.5M)
[03/15 15:06:23    149s] (I)       Read nodes and places... (mem=1779.5M)
[03/15 15:06:23    149s] (I)       Done Read nodes and places (cpu=0.110s, mem=1796.5M)
[03/15 15:06:23    149s] (I)       Read nets... (mem=1796.5M)
[03/15 15:06:23    149s] (I)       Done Read nets (cpu=0.310s, mem=1822.5M)
[03/15 15:06:23    149s] (I)       Done Read data from FE (cpu=0.420s, mem=1822.5M)
[03/15 15:06:23    149s] (I)       before initializing RouteDB syMemory usage = 1822.5 MB
[03/15 15:06:23    149s] (I)       Clean congestion better: true
[03/15 15:06:23    149s] (I)       Estimate vias on DPT layer: true
[03/15 15:06:23    149s] (I)       Clean congestion LA rounds: 5
[03/15 15:06:23    149s] (I)       Layer constraints as soft constraints: true
[03/15 15:06:23    149s] (I)       Soft top layer         : true
[03/15 15:06:23    149s] (I)       Skip the nets whose the layer will be relaxed in phase 1f: true
[03/15 15:06:23    149s] (I)       Better NDR handling    : true
[03/15 15:06:23    149s] (I)       Routing cost fix for NDR handling: true
[03/15 15:06:23    149s] (I)       Update initial WL after Phase 1a: true
[03/15 15:06:23    149s] (I)       Block tracks for preroutes: true
[03/15 15:06:23    149s] (I)       Assign IRoute by net group key: true
[03/15 15:06:23    149s] (I)       Block unroutable channels: true
[03/15 15:06:23    149s] (I)       Block unroutable channel fix: true
[03/15 15:06:23    149s] (I)       Block unroutable channels 3D: true
[03/15 15:06:23    149s] (I)       Check blockage within NDR space in TA: true
[03/15 15:06:23    149s] (I)       Handle EOL spacing     : true
[03/15 15:06:23    149s] (I)       Honor MSV route constraint: false
[03/15 15:06:23    149s] (I)       Maximum routing layer  : 127
[03/15 15:06:23    149s] (I)       Minimum routing layer  : 2
[03/15 15:06:23    149s] (I)       Supply scale factor H  : 1.00
[03/15 15:06:23    149s] (I)       Supply scale factor V  : 1.00
[03/15 15:06:23    149s] (I)       Tracks used by clock wire: 0
[03/15 15:06:23    149s] (I)       Reverse direction      : 
[03/15 15:06:23    149s] (I)       Honor partition pin guides: true
[03/15 15:06:23    149s] (I)       Route selected nets only: true
[03/15 15:06:23    149s] (I)       Route secondary PG pins: false
[03/15 15:06:23    149s] (I)       Second PG max fanout   : 2147483647
[03/15 15:06:23    149s] (I)       Refine MST             : true
[03/15 15:06:23    149s] (I)       Honor PRL              : true
[03/15 15:06:23    149s] (I)       Strong congestion aware: true
[03/15 15:06:23    149s] (I)       Improved initial location for IRoutes: true
[03/15 15:06:23    149s] (I)       Multi panel TA         : true
[03/15 15:06:23    149s] (I)       Penalize wire overlap  : true
[03/15 15:06:23    149s] (I)       Expand small instance blockage: true
[03/15 15:06:23    149s] (I)       Reduce via in TA       : true
[03/15 15:06:23    149s] (I)       SS-aware routing       : true
[03/15 15:06:23    149s] (I)       Improve tree edge sharing: true
[03/15 15:06:23    149s] (I)       Improve 2D via estimation: true
[03/15 15:06:23    149s] (I)       Refine Steiner tree    : true
[03/15 15:06:23    149s] (I)       Build spine tree       : true
[03/15 15:06:23    149s] (I)       Model pass through capacity: true
[03/15 15:06:23    149s] (I)       Extend blockages by a half GCell: true
[03/15 15:06:23    149s] (I)       Partial layer blockage modeling: true
[03/15 15:06:23    149s] (I)       Consider pin shapes    : true
[03/15 15:06:23    149s] (I)       Consider pin shapes for all nodes: true
[03/15 15:06:23    149s] (I)       Consider NR APA        : true
[03/15 15:06:23    149s] (I)       Consider IO pin shape  : true
[03/15 15:06:23    149s] (I)       Fix pin connection bug : true
[03/15 15:06:23    149s] (I)       Consider layer RC for local wires: true
[03/15 15:06:23    149s] (I)       LA-aware pin escape length: 2
[03/15 15:06:23    149s] (I)       Split for must join    : true
[03/15 15:06:23    149s] (I)       Route guide main branches file: /tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/.rgfpfKEZs.trunk.1
[03/15 15:06:23    149s] (I)       Route guide min downstream WL type: SUBTREE
[03/15 15:06:23    149s] (I)       Routing effort level   : 10000
[03/15 15:06:23    149s] (I)       Special modeling for N7: 0
[03/15 15:06:23    149s] (I)       Special modeling for N6: 0
[03/15 15:06:23    149s] (I)       N3 special modeling    : 0
[03/15 15:06:23    149s] (I)       Special modeling for N5 v6: 0
[03/15 15:06:23    149s] (I)       Special settings for S3: 0
[03/15 15:06:23    149s] (I)       Special settings for S4: 0
[03/15 15:06:23    149s] (I)       Special settings for S5 v2: 0
[03/15 15:06:23    149s] (I)       Special settings for S7: 0
[03/15 15:06:23    149s] (I)       Special settings for S8: 0
[03/15 15:06:23    149s] (I)       Prefer layer length threshold: 8
[03/15 15:06:23    149s] (I)       Overflow penalty cost  : 10
[03/15 15:06:23    149s] (I)       A-star cost            : 0.30
[03/15 15:06:23    149s] (I)       Misalignment cost      : 10.00
[03/15 15:06:23    149s] (I)       Threshold for short IRoute: 6
[03/15 15:06:23    149s] (I)       Via cost during post routing: 1.00
[03/15 15:06:23    149s] (I)       source-to-sink ratio   : 0.30
[03/15 15:06:23    149s] (I)       Scenic ratio bound     : 3.00
[03/15 15:06:23    149s] (I)       Segment layer relax scenic ratio: 1.25
[03/15 15:06:23    149s] (I)       Source-sink aware LA ratio: 0.50
[03/15 15:06:23    149s] (I)       PG-aware similar topology routing: true
[03/15 15:06:23    149s] (I)       Maze routing via cost fix: true
[03/15 15:06:23    149s] (I)       Apply PRL on PG terms  : true
[03/15 15:06:23    149s] (I)       Apply PRL on obs objects: true
[03/15 15:06:23    149s] (I)       Handle range-type spacing rules: true
[03/15 15:06:23    149s] (I)       Apply function for special wires: true
[03/15 15:06:23    149s] (I)       Layer by layer blockage reading: true
[03/15 15:06:23    149s] (I)       Offset calculation fix : true
[03/15 15:06:23    149s] (I)       Parallel spacing query fix: true
[03/15 15:06:23    149s] (I)       Force source to root IR: true
[03/15 15:06:23    149s] (I)       Layer Weights          : L2:4 L3:2.5
[03/15 15:06:23    149s] (I)       Route stripe layer range: 
[03/15 15:06:23    149s] (I)       Honor partition fences : 
[03/15 15:06:23    149s] (I)       Honor partition pin    : 
[03/15 15:06:23    149s] (I)       Honor partition fences with feedthrough: 
[03/15 15:06:23    149s] (I)       Do not relax to DPT layer: true
[03/15 15:06:23    149s] (I)       Pass through capacity modeling: true
[03/15 15:06:23    149s] (I)       Counted 14541 PG shapes. We will not process PG shapes layer by layer.
[03/15 15:06:23    149s] (I)       Use row-based GCell size
[03/15 15:06:23    149s] (I)       Use row-based GCell align
[03/15 15:06:23    149s] (I)       GCell unit size   : 3600
[03/15 15:06:23    149s] (I)       GCell multiplier  : 1
[03/15 15:06:23    149s] (I)       GCell row height  : 3600
[03/15 15:06:23    149s] (I)       Actual row height : 3600
[03/15 15:06:23    149s] (I)       GCell align ref   : 20000 20000
[03/15 15:06:23    149s] [NR-eGR] Track table information for default rule: 
[03/15 15:06:23    149s] [NR-eGR] M1 has no routable track
[03/15 15:06:23    149s] [NR-eGR] M2 has single uniform track structure
[03/15 15:06:23    149s] [NR-eGR] M3 has single uniform track structure
[03/15 15:06:23    149s] [NR-eGR] M4 has single uniform track structure
[03/15 15:06:23    149s] [NR-eGR] M5 has single uniform track structure
[03/15 15:06:23    149s] [NR-eGR] M6 has single uniform track structure
[03/15 15:06:23    149s] [NR-eGR] M7 has single uniform track structure
[03/15 15:06:23    149s] [NR-eGR] M8 has single uniform track structure
[03/15 15:06:23    149s] (I)       ===========================================================================
[03/15 15:06:23    149s] (I)       == Report All Rule Vias ==
[03/15 15:06:23    149s] (I)       ===========================================================================
[03/15 15:06:23    149s] (I)        Via Rule : (Default)
[03/15 15:06:23    149s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 15:06:23    149s] (I)       ---------------------------------------------------------------------------
[03/15 15:06:23    149s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/15 15:06:23    149s] (I)        2   15 : VIA23_1cut                 26 : VIA23_2cut_N             
[03/15 15:06:23    149s] (I)        3   29 : VIA34_1cut                 39 : VIA34_2cut_W             
[03/15 15:06:23    149s] (I)        4   43 : VIA45_1cut                 54 : VIA45_2cut_N             
[03/15 15:06:23    149s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/15 15:06:23    149s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/15 15:06:23    149s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/15 15:06:23    149s] (I)        8    0 : ---                         0 : ---                      
[03/15 15:06:23    149s] (I)       ===========================================================================
[03/15 15:06:23    149s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] [NR-eGR] Read 38508 PG shapes
[03/15 15:06:23    149s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] [NR-eGR] #Routing Blockages  : 0
[03/15 15:06:23    149s] [NR-eGR] #Instance Blockages : 0
[03/15 15:06:23    149s] [NR-eGR] #PG Blockages       : 38508
[03/15 15:06:23    149s] [NR-eGR] #Bump Blockages     : 0
[03/15 15:06:23    149s] [NR-eGR] #Boundary Blockages : 0
[03/15 15:06:23    149s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 15:06:23    149s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/15 15:06:23    149s] (I)       readDataFromPlaceDB
[03/15 15:06:23    149s] (I)       Read net information..
[03/15 15:06:23    149s] [NR-eGR] Read numTotalNets=87020  numIgnoredNets=86877
[03/15 15:06:23    149s] (I)       Read testcase time = 0.000 seconds
[03/15 15:06:23    149s] 
[03/15 15:06:23    149s] [NR-eGR] Connected 0 must-join pins/ports
[03/15 15:06:23    149s] (I)       early_global_route_priority property id does not exist.
[03/15 15:06:23    149s] (I)       Start initializing grid graph
[03/15 15:06:23    149s] (I)       End initializing grid graph
[03/15 15:06:23    149s] (I)       Model blockages into capacity
[03/15 15:06:23    149s] (I)       Read Num Blocks=38508  Num Prerouted Wires=0  Num CS=0
[03/15 15:06:23    149s] (I)       Started Modeling ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Started Modeling Layer 1 ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Started Modeling Layer 2 ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Layer 1 (V) : #blockages 9318 : #preroutes 0
[03/15 15:06:23    149s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Started Modeling Layer 3 ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Layer 2 (H) : #blockages 24900 : #preroutes 0
[03/15 15:06:23    149s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Started Modeling Layer 4 ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Layer 3 (V) : #blockages 4290 : #preroutes 0
[03/15 15:06:23    149s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Started Modeling Layer 5 ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/15 15:06:23    149s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Started Modeling Layer 6 ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/15 15:06:23    149s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Started Modeling Layer 7 ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 15:06:23    149s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Started Modeling Layer 8 ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 15:06:23    149s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       -- layer congestion ratio --
[03/15 15:06:23    149s] (I)       Layer 1 : 0.100000
[03/15 15:06:23    149s] (I)       Layer 2 : 0.700000
[03/15 15:06:23    149s] (I)       Layer 3 : 0.700000
[03/15 15:06:23    149s] (I)       Layer 4 : 1.000000
[03/15 15:06:23    149s] (I)       Layer 5 : 1.000000
[03/15 15:06:23    149s] (I)       Layer 6 : 1.000000
[03/15 15:06:23    149s] (I)       Layer 7 : 1.000000
[03/15 15:06:23    149s] (I)       Layer 8 : 1.000000
[03/15 15:06:23    149s] (I)       ----------------------------
[03/15 15:06:23    149s] (I)       Moved 0 terms for better access 
[03/15 15:06:23    149s] (I)       Number of ignored nets = 0
[03/15 15:06:23    149s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/15 15:06:23    149s] (I)       Number of clock nets = 143.  Ignored: No
[03/15 15:06:23    149s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 15:06:23    149s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 15:06:23    149s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 15:06:23    149s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 15:06:23    149s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 15:06:23    149s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 15:06:23    149s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 15:06:23    149s] [NR-eGR] There are 143 clock nets ( 143 with NDR ).
[03/15 15:06:23    149s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1822.5 MB
[03/15 15:06:23    149s] (I)       Ndr track 0 does not exist
[03/15 15:06:23    149s] (I)       Ndr track 0 does not exist
[03/15 15:06:23    149s] (I)       Layer1  viaCost=300.00
[03/15 15:06:23    149s] (I)       Layer2  viaCost=100.00
[03/15 15:06:23    149s] (I)       Layer3  viaCost=100.00
[03/15 15:06:23    149s] (I)       Layer4  viaCost=100.00
[03/15 15:06:23    149s] (I)       Layer5  viaCost=100.00
[03/15 15:06:23    149s] (I)       Layer6  viaCost=200.00
[03/15 15:06:23    149s] (I)       Layer7  viaCost=100.00
[03/15 15:06:23    149s] (I)       ---------------------Grid Graph Info--------------------
[03/15 15:06:23    149s] (I)       Routing area        : (0, 0) - (1520400, 1516000)
[03/15 15:06:23    149s] (I)       Core area           : (20000, 20000) - (1500400, 1496000)
[03/15 15:06:23    149s] (I)       Site width          :   400  (dbu)
[03/15 15:06:23    149s] (I)       Row height          :  3600  (dbu)
[03/15 15:06:23    149s] (I)       GCell row height    :  3600  (dbu)
[03/15 15:06:23    149s] (I)       GCell width         :  3600  (dbu)
[03/15 15:06:23    149s] (I)       GCell height        :  3600  (dbu)
[03/15 15:06:23    149s] (I)       Grid                :   422   421     8
[03/15 15:06:23    149s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 15:06:23    149s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 15:06:23    149s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 15:06:23    149s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 15:06:23    149s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 15:06:23    149s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 15:06:23    149s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 15:06:23    149s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 15:06:23    149s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 15:06:23    149s] (I)       Total num of tracks :     0  3801  3789  3801  3789  3801   947   950
[03/15 15:06:23    149s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 15:06:23    149s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 15:06:23    149s] (I)       --------------------------------------------------------
[03/15 15:06:23    149s] 
[03/15 15:06:23    149s] [NR-eGR] ============ Routing rule table ============
[03/15 15:06:23    149s] [NR-eGR] Rule id: 0  Nets: 143 
[03/15 15:06:23    149s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/15 15:06:23    149s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/15 15:06:23    149s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/15 15:06:23    149s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 15:06:23    149s] [NR-eGR] Rule id: 1  Nets: 0 
[03/15 15:06:23    149s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 15:06:23    149s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 15:06:23    149s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 15:06:23    149s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 15:06:23    149s] [NR-eGR] ========================================
[03/15 15:06:23    149s] [NR-eGR] 
[03/15 15:06:23    149s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 15:06:23    149s] (I)       blocked tracks on layer2 : = 131335 / 1600221 (8.21%)
[03/15 15:06:23    149s] (I)       blocked tracks on layer3 : = 28859 / 1598958 (1.80%)
[03/15 15:06:23    149s] (I)       blocked tracks on layer4 : = 129695 / 1600221 (8.10%)
[03/15 15:06:23    149s] (I)       blocked tracks on layer5 : = 0 / 1598958 (0.00%)
[03/15 15:06:23    149s] (I)       blocked tracks on layer6 : = 0 / 1600221 (0.00%)
[03/15 15:06:23    149s] (I)       blocked tracks on layer7 : = 0 / 399634 (0.00%)
[03/15 15:06:23    149s] (I)       blocked tracks on layer8 : = 0 / 399950 (0.00%)
[03/15 15:06:23    149s] (I)       After initializing earlyGlobalRoute syMemory usage = 1822.5 MB
[03/15 15:06:23    149s] (I)       Finished Loading and Dumping File ( CPU: 0.64 sec, Real: 0.64 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Started Global Routing ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       ============= Initialization =============
[03/15 15:06:23    149s] (I)       totalPins=12269  totalGlobalPin=12220 (99.60%)
[03/15 15:06:23    149s] (I)       Started Build MST ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Generate topology with single threads
[03/15 15:06:23    149s] (I)       Finished Build MST ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       total 2D Cap : 3042444 = (1571753 H, 1470691 V)
[03/15 15:06:23    149s] [NR-eGR] Layer group 1: route 143 net(s) in layer range [3, 4]
[03/15 15:06:23    149s] (I)       ============  Phase 1a Route ============
[03/15 15:06:23    149s] (I)       Started Phase 1a ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 78
[03/15 15:06:23    149s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Usage: 25439 = (11360 H, 14079 V) = (0.72% H, 0.96% V) = (2.045e+04um H, 2.534e+04um V)
[03/15 15:06:23    149s] (I)       
[03/15 15:06:23    149s] (I)       ============  Phase 1b Route ============
[03/15 15:06:23    149s] (I)       Started Phase 1b ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Usage: 25437 = (11358 H, 14079 V) = (0.72% H, 0.96% V) = (2.044e+04um H, 2.534e+04um V)
[03/15 15:06:23    149s] (I)       
[03/15 15:06:23    149s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.23% V. EstWL: 4.578660e+04um
[03/15 15:06:23    149s] (I)       ============  Phase 1c Route ============
[03/15 15:06:23    149s] (I)       Started Phase 1c ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Level2 Grid: 85 x 85
[03/15 15:06:23    149s] (I)       Started Two Level Routing ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Usage: 25437 = (11358 H, 14079 V) = (0.72% H, 0.96% V) = (2.044e+04um H, 2.534e+04um V)
[03/15 15:06:23    149s] (I)       
[03/15 15:06:23    149s] (I)       ============  Phase 1d Route ============
[03/15 15:06:23    149s] (I)       Started Phase 1d ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Finished Phase 1d ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Usage: 25784 = (11711 H, 14073 V) = (0.75% H, 0.96% V) = (2.108e+04um H, 2.533e+04um V)
[03/15 15:06:23    149s] (I)       
[03/15 15:06:23    149s] (I)       ============  Phase 1e Route ============
[03/15 15:06:23    149s] (I)       Started Phase 1e ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Started Legalize Blockage Violations ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Usage: 25784 = (11711 H, 14073 V) = (0.75% H, 0.96% V) = (2.108e+04um H, 2.533e+04um V)
[03/15 15:06:23    149s] (I)       
[03/15 15:06:23    149s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 4.641120e+04um
[03/15 15:06:23    149s] [NR-eGR] 
[03/15 15:06:23    149s] (I)       ============  Phase 1f Route ============
[03/15 15:06:23    149s] (I)       Started Phase 1f ( Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Finished Phase 1f ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:23    149s] (I)       Usage: 25754 = (11681 H, 14073 V) = (0.74% H, 0.96% V) = (2.103e+04um H, 2.533e+04um V)
[03/15 15:06:23    149s] (I)       
[03/15 15:06:23    149s] (I)       ============  Phase 1g Route ============
[03/15 15:06:23    149s] (I)       Started Post Routing ( Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Finished Post Routing ( CPU: 0.07 sec, Real: 0.06 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Usage: 25617 = (11609 H, 14008 V) = (0.74% H, 0.95% V) = (2.090e+04um H, 2.521e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       numNets=143  numFullyRipUpNets=100  numPartialRipUpNets=100 routedWL=7366
[03/15 15:06:24    150s] [NR-eGR] Create a new net group with 100 nets and layer range [3, 6]
[03/15 15:06:24    150s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Running layer assignment with 1 threads
[03/15 15:06:24    150s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Started Build MST ( Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Generate topology with single threads
[03/15 15:06:24    150s] (I)       Finished Build MST ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       total 2D Cap : 6241668 = (3170756 H, 3070912 V)
[03/15 15:06:24    150s] [NR-eGR] Layer group 2: route 100 net(s) in layer range [3, 6]
[03/15 15:06:24    150s] (I)       ============  Phase 1a Route ============
[03/15 15:06:24    150s] (I)       Started Phase 1a ( Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Usage: 43613 = (19447 H, 24166 V) = (0.61% H, 0.79% V) = (3.500e+04um H, 4.350e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       ============  Phase 1b Route ============
[03/15 15:06:24    150s] (I)       Usage: 43613 = (19447 H, 24166 V) = (0.61% H, 0.79% V) = (3.500e+04um H, 4.350e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.850340e+04um
[03/15 15:06:24    150s] (I)       ============  Phase 1c Route ============
[03/15 15:06:24    150s] (I)       Usage: 43613 = (19447 H, 24166 V) = (0.61% H, 0.79% V) = (3.500e+04um H, 4.350e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       ============  Phase 1d Route ============
[03/15 15:06:24    150s] (I)       Usage: 43613 = (19447 H, 24166 V) = (0.61% H, 0.79% V) = (3.500e+04um H, 4.350e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       ============  Phase 1e Route ============
[03/15 15:06:24    150s] (I)       Started Phase 1e ( Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Usage: 43613 = (19447 H, 24166 V) = (0.61% H, 0.79% V) = (3.500e+04um H, 4.350e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.850340e+04um
[03/15 15:06:24    150s] [NR-eGR] 
[03/15 15:06:24    150s] (I)       ============  Phase 1f Route ============
[03/15 15:06:24    150s] (I)       Usage: 43613 = (19447 H, 24166 V) = (0.61% H, 0.79% V) = (3.500e+04um H, 4.350e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       ============  Phase 1g Route ============
[03/15 15:06:24    150s] (I)       Started Post Routing ( Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Finished Post Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Usage: 43566 = (19482 H, 24084 V) = (0.61% H, 0.78% V) = (3.507e+04um H, 4.335e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       numNets=100  numFullyRipUpNets=75  numPartialRipUpNets=75 routedWL=4476
[03/15 15:06:24    150s] [NR-eGR] Create a new net group with 75 nets and layer range [3, 8]
[03/15 15:06:24    150s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Running layer assignment with 1 threads
[03/15 15:06:24    150s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Started Build MST ( Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Generate topology with single threads
[03/15 15:06:24    150s] (I)       Finished Build MST ( CPU: 0.06 sec, Real: 0.06 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       total 2D Cap : 7041252 = (3570390 H, 3470862 V)
[03/15 15:06:24    150s] [NR-eGR] Layer group 3: route 75 net(s) in layer range [3, 8]
[03/15 15:06:24    150s] (I)       ============  Phase 1a Route ============
[03/15 15:06:24    150s] (I)       Started Phase 1a ( Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Usage: 57078 = (25400 H, 31678 V) = (0.71% H, 0.91% V) = (4.572e+04um H, 5.702e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       ============  Phase 1b Route ============
[03/15 15:06:24    150s] (I)       Usage: 57078 = (25400 H, 31678 V) = (0.71% H, 0.91% V) = (4.572e+04um H, 5.702e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.027404e+05um
[03/15 15:06:24    150s] (I)       ============  Phase 1c Route ============
[03/15 15:06:24    150s] (I)       Usage: 57078 = (25400 H, 31678 V) = (0.71% H, 0.91% V) = (4.572e+04um H, 5.702e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       ============  Phase 1d Route ============
[03/15 15:06:24    150s] (I)       Usage: 57078 = (25400 H, 31678 V) = (0.71% H, 0.91% V) = (4.572e+04um H, 5.702e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       ============  Phase 1e Route ============
[03/15 15:06:24    150s] (I)       Started Phase 1e ( Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Usage: 57078 = (25400 H, 31678 V) = (0.71% H, 0.91% V) = (4.572e+04um H, 5.702e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.027404e+05um
[03/15 15:06:24    150s] [NR-eGR] 
[03/15 15:06:24    150s] (I)       ============  Phase 1f Route ============
[03/15 15:06:24    150s] (I)       Usage: 57078 = (25400 H, 31678 V) = (0.71% H, 0.91% V) = (4.572e+04um H, 5.702e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       ============  Phase 1g Route ============
[03/15 15:06:24    150s] (I)       Started Post Routing ( Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Usage: 57041 = (25421 H, 31620 V) = (0.71% H, 0.91% V) = (4.576e+04um H, 5.692e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       numNets=75  numFullyRipUpNets=0  numPartialRipUpNets=34 routedWL=7430
[03/15 15:06:24    150s] [NR-eGR] Create a new net group with 34 nets and layer range [2, 8]
[03/15 15:06:24    150s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Running layer assignment with 1 threads
[03/15 15:06:24    150s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Started Build MST ( Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Generate topology with single threads
[03/15 15:06:24    150s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       total 2D Cap : 8561348 = (3570390 H, 4990958 V)
[03/15 15:06:24    150s] [NR-eGR] Layer group 4: route 34 net(s) in layer range [2, 8]
[03/15 15:06:24    150s] (I)       ============  Phase 1a Route ============
[03/15 15:06:24    150s] (I)       Started Phase 1a ( Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Usage: 69029 = (30629 H, 38400 V) = (0.86% H, 0.77% V) = (5.513e+04um H, 6.912e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       ============  Phase 1b Route ============
[03/15 15:06:24    150s] (I)       Usage: 69029 = (30629 H, 38400 V) = (0.86% H, 0.77% V) = (5.513e+04um H, 6.912e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.242522e+05um
[03/15 15:06:24    150s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/15 15:06:24    150s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 15:06:24    150s] (I)       ============  Phase 1c Route ============
[03/15 15:06:24    150s] (I)       Usage: 69029 = (30629 H, 38400 V) = (0.86% H, 0.77% V) = (5.513e+04um H, 6.912e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       ============  Phase 1d Route ============
[03/15 15:06:24    150s] (I)       Usage: 69029 = (30629 H, 38400 V) = (0.86% H, 0.77% V) = (5.513e+04um H, 6.912e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       ============  Phase 1e Route ============
[03/15 15:06:24    150s] (I)       Started Phase 1e ( Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Usage: 69029 = (30629 H, 38400 V) = (0.86% H, 0.77% V) = (5.513e+04um H, 6.912e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] [NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.242522e+05um
[03/15 15:06:24    150s] [NR-eGR] 
[03/15 15:06:24    150s] (I)       ============  Phase 1f Route ============
[03/15 15:06:24    150s] (I)       Usage: 69029 = (30629 H, 38400 V) = (0.86% H, 0.77% V) = (5.513e+04um H, 6.912e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       ============  Phase 1g Route ============
[03/15 15:06:24    150s] (I)       Started Post Routing ( Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Finished Post Routing ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Usage: 69020 = (30626 H, 38394 V) = (0.86% H, 0.77% V) = (5.513e+04um H, 6.911e+04um V)
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Running layer assignment with 1 threads
[03/15 15:06:24    150s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       
[03/15 15:06:24    150s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 15:06:24    150s] [NR-eGR]                        OverCon            
[03/15 15:06:24    150s] [NR-eGR]                         #Gcell     %Gcell
[03/15 15:06:24    150s] [NR-eGR]       Layer                (1)    OverCon 
[03/15 15:06:24    150s] [NR-eGR] ----------------------------------------------
[03/15 15:06:24    150s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/15 15:06:24    150s] [NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[03/15 15:06:24    150s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/15 15:06:24    150s] [NR-eGR]      M4  (4)        32( 0.02%)   ( 0.02%) 
[03/15 15:06:24    150s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/15 15:06:24    150s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/15 15:06:24    150s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/15 15:06:24    150s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/15 15:06:24    150s] [NR-eGR] ----------------------------------------------
[03/15 15:06:24    150s] [NR-eGR] Total               32( 0.00%)   ( 0.00%) 
[03/15 15:06:24    150s] [NR-eGR] 
[03/15 15:06:24    150s] (I)       Finished Global Routing ( CPU: 0.53 sec, Real: 0.53 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       total 2D Cap : 8575641 = (3572306 H, 5003335 V)
[03/15 15:06:24    150s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 15:06:24    150s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 15:06:24    150s] (I)       ============= track Assignment ============
[03/15 15:06:24    150s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Started Greedy Track Assignment ( Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 15:06:24    150s] (I)       Running track assignment with 1 threads
[03/15 15:06:24    150s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] (I)       Run Multi-thread track assignment
[03/15 15:06:24    150s] (I)       Finished Greedy Track Assignment ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 1822.55 MB )
[03/15 15:06:24    150s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:06:24    150s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 289898
[03/15 15:06:24    150s] [NR-eGR]     M2  (2V) length: 4.921595e+05um, number of vias: 401098
[03/15 15:06:24    150s] [NR-eGR]     M3  (3H) length: 5.433622e+05um, number of vias: 42179
[03/15 15:06:24    150s] [NR-eGR]     M4  (4V) length: 3.068174e+05um, number of vias: 16722
[03/15 15:06:24    150s] [NR-eGR]     M5  (5H) length: 1.805339e+05um, number of vias: 10142
[03/15 15:06:24    150s] [NR-eGR]     M6  (6V) length: 4.499042e+04um, number of vias: 8215
[03/15 15:06:24    150s] [NR-eGR]     M7  (7H) length: 4.649890e+04um, number of vias: 10167
[03/15 15:06:24    150s] [NR-eGR]     M8  (8V) length: 5.818108e+04um, number of vias: 0
[03/15 15:06:24    150s] [NR-eGR] Total length: 1.672543e+06um, number of vias: 778421
[03/15 15:06:24    150s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:06:24    150s] [NR-eGR] Total eGR-routed clock nets wire length: 4.774690e+04um 
[03/15 15:06:24    150s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:06:24    150s] [NR-eGR] Report for selected net(s) only.
[03/15 15:06:24    150s] [NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 12268
[03/15 15:06:24    150s] [NR-eGR]     M2  (2V) length: 1.176340e+04um, number of vias: 14912
[03/15 15:06:24    150s] [NR-eGR]     M3  (3H) length: 2.038170e+04um, number of vias: 6128
[03/15 15:06:24    150s] [NR-eGR]     M4  (4V) length: 1.368820e+04um, number of vias: 516
[03/15 15:06:24    150s] [NR-eGR]     M5  (5H) length: 1.426000e+03um, number of vias: 261
[03/15 15:06:24    150s] [NR-eGR]     M6  (6V) length: 4.876000e+02um, number of vias: 0
[03/15 15:06:24    150s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/15 15:06:24    150s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/15 15:06:24    150s] [NR-eGR] Total length: 4.774690e+04um, number of vias: 34085
[03/15 15:06:24    150s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:06:24    150s] [NR-eGR] Total routed clock nets wire length: 4.774690e+04um, number of vias: 34085
[03/15 15:06:24    150s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:06:24    150s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.74 sec, Real: 1.74 sec, Curr Mem: 1751.55 MB )
[03/15 15:06:24    150s] Generated NR early global route guides for clocks to: /tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/.rgfpfKEZs
[03/15 15:06:24    151s]       Early Global Route - eGR->NR step done. (took cpu=0:00:01.9 real=0:00:01.9)
[03/15 15:06:24    151s]     Routing using eGR in eGR->NR Step done.
[03/15 15:06:24    151s]     Routing using NR in eGR->NR Step...
[03/15 15:06:25    151s] 
[03/15 15:06:25    151s] CCOPT: Preparing to route 143 clock nets with NanoRoute.
[03/15 15:06:25    151s]   All net are default rule.
[03/15 15:06:25    151s]   Removed pre-existing routes for 143 nets.
[03/15 15:06:25    151s]   Preferred NanoRoute mode settings: Current
[03/15 15:06:25    151s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/15 15:06:25    151s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[03/15 15:06:25    151s] #WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
[03/15 15:06:25    151s]       Clock detailed routing...
[03/15 15:06:25    151s]         NanoRoute...
[03/15 15:06:25    151s] % Begin globalDetailRoute (date=03/15 15:06:25, mem=1440.8M)
[03/15 15:06:25    151s] 
[03/15 15:06:25    151s] globalDetailRoute
[03/15 15:06:25    151s] 
[03/15 15:06:25    151s] #setNanoRouteMode -drouteAutoStop false
[03/15 15:06:25    151s] #setNanoRouteMode -drouteEndIteration 20
[03/15 15:06:25    151s] #setNanoRouteMode -routeAllowPinAsFeedthrough "false"
[03/15 15:06:25    151s] #setNanoRouteMode -routeSelectedNetOnly true
[03/15 15:06:25    151s] #setNanoRouteMode -routeWithEco true
[03/15 15:06:25    151s] #setNanoRouteMode -routeWithSiDriven false
[03/15 15:06:25    151s] #setNanoRouteMode -routeWithTimingDriven false
[03/15 15:06:25    151s] ### Time Record (globalDetailRoute) is installed.
[03/15 15:06:25    151s] #Start globalDetailRoute on Tue Mar 15 15:06:25 2022
[03/15 15:06:25    151s] #
[03/15 15:06:25    151s] ### Time Record (Pre Callback) is installed.
[03/15 15:06:25    151s] ### Time Record (Pre Callback) is uninstalled.
[03/15 15:06:25    151s] ### Time Record (DB Import) is installed.
[03/15 15:06:25    151s] ### Time Record (Timing Data Generation) is installed.
[03/15 15:06:25    151s] ### Time Record (Timing Data Generation) is uninstalled.
[03/15 15:06:26    152s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/15 15:06:27    153s] ### Net info: total nets: 91375
[03/15 15:06:27    153s] ### Net info: dirty nets: 143
[03/15 15:06:27    153s] ### Net info: marked as disconnected nets: 0
[03/15 15:06:27    153s] #num needed restored net=0
[03/15 15:06:27    153s] #need_extraction net=0 (total=91375)
[03/15 15:06:27    153s] ### Net info: fully routed nets: 0
[03/15 15:06:27    153s] ### Net info: trivial (< 2 pins) nets: 4355
[03/15 15:06:27    153s] ### Net info: unrouted nets: 87020
[03/15 15:06:27    153s] ### Net info: re-extraction nets: 0
[03/15 15:06:27    153s] ### Net info: selected nets: 143
[03/15 15:06:27    153s] ### Net info: ignored nets: 0
[03/15 15:06:27    153s] ### Net info: skip routing nets: 0
[03/15 15:06:29    155s] ### Time Record (DB Import) is uninstalled.
[03/15 15:06:29    155s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/15 15:06:29    155s] #RTESIG:78da8d91b16e833010863bf7294e4e062a15b8b3716cd648992a3555d43274b1d2c42024
[03/15 15:06:29    155s] #       82293691faf6a5ed9a02276ff7e9bf5f9f57eb6277004679422af6a89421783e70241218
[03/15 15:06:29    155s] #       234795526ec6d5db96ddafd6fb9757121994c7c65b883e9c6b1e61f0b6076f43a8dbeae1
[03/15 15:06:29    155s] #       8fe11c617c51dd065bd9fe36930b08fd30159369012cb8ce35aefa6210f9d08fcb9ba896
[03/15 15:06:29    155s] #       38db2ad7728c1b4f8e51b61d2e37214291cff5222124509648fc1988cac61dc33fa49ab7
[03/15 15:06:29    155s] #       4519f20510570b20a180a5e1d2a575dbbaebe04db097ce70a9509bdab6d526b6271b734c
[03/15 15:06:29    155s] #       86933f27f63c98cffa84244cb6df6e8a224dfaaaeccaa7ddbb9ff64d9267c07efb4cda94
[03/15 15:06:29    155s] #       5a03bb8a99308d72d6b9def005cc829c253fa2d5a4ecbb6f0505fadd
[03/15 15:06:29    155s] #
[03/15 15:06:29    155s] #Skip comparing routing design signature in db-snapshot flow
[03/15 15:06:29    155s] #RTESIG:78da8d913d6f833010863bf7579c9c0c542a70fec2668d94a95253452d43162b4d0c4222
[03/15 15:06:29    155s] #       986213a9ffbeb45d3aa48075db3d7a7c7adfd5bad8ee81d03ca12af6a894a1f0bc674829
[03/15 15:06:29    155s] #       c71819aa94e6665cbd6dc8fd6abd7b79a55c40796cbc85e8ddb9e611066f7bf03684baad
[03/15 15:06:29    155s] #       1e7e19c610c689ea36d8caf6b7999c43e887298dd01c48709d6b5cf54920f2a11f973751
[03/15 15:06:29    155s] #       2d71f6aa5ccb51377e39aa6c3b5c6e4214793e7717e55c021589c4ef0751d9b863f88754
[03/15 15:06:29    155s] #       f36951816c01c4d402882b2069b87469ddb6ee3a7813eca5334c2ad4a6b66d95c5f66463
[03/15 15:06:29    155s] #       86c970f2e7c49e07f3519f907223769bac28d2a4afcaae7cda1efc74de543201e4e79ec9
[03/15 15:06:29    155s] #       34a5d640ae7c4696893fb22950a39c2d47676c01b3c0b3a43aad265bb9fb02283e079f
[03/15 15:06:29    155s] #
[03/15 15:06:29    155s] ### Time Record (Global Routing) is installed.
[03/15 15:06:29    155s] ### Time Record (Global Routing) is uninstalled.
[03/15 15:06:29    155s] ### Time Record (Data Preparation) is installed.
[03/15 15:06:29    155s] #Start routing data preparation on Tue Mar 15 15:06:29 2022
[03/15 15:06:29    155s] #
[03/15 15:06:29    156s] #Minimum voltage of a net in the design = 0.000.
[03/15 15:06:29    156s] #Maximum voltage of a net in the design = 1.100.
[03/15 15:06:29    156s] #Voltage range [0.000 - 1.100] has 91372 nets.
[03/15 15:06:29    156s] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 15:06:29    156s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/15 15:06:30    156s] ### Time Record (Cell Pin Access) is installed.
[03/15 15:06:30    156s] #Initial pin access analysis.
[03/15 15:07:00    186s] #Detail pin access analysis.
[03/15 15:07:00    187s] ### Time Record (Cell Pin Access) is uninstalled.
[03/15 15:07:02    188s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/15 15:07:02    188s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 15:07:02    188s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 15:07:02    188s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 15:07:02    188s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 15:07:02    188s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 15:07:02    188s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 15:07:02    188s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 15:07:02    189s] #Regenerating Ggrids automatically.
[03/15 15:07:02    189s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/15 15:07:02    189s] #Using automatically generated G-grids.
[03/15 15:07:03    189s] #Done routing data preparation.
[03/15 15:07:03    189s] #cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1587.85 (MB), peak = 1618.38 (MB)
[03/15 15:07:03    189s] ### Time Record (Data Preparation) is uninstalled.
[03/15 15:07:03    189s] ### Time Record (Special Wire Merging) is installed.
[03/15 15:07:03    189s] #Merging special wires: starts on Tue Mar 15 15:07:03 2022 with memory = 1588.05 (MB), peak = 1618.38 (MB)
[03/15 15:07:03    189s] #
[03/15 15:07:03    189s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:03    189s] ### Time Record (Special Wire Merging) is uninstalled.
[03/15 15:07:03    190s] #reading routing guides ......
[03/15 15:07:03    190s] #
[03/15 15:07:03    190s] #Finished routing data preparation on Tue Mar 15 15:07:03 2022
[03/15 15:07:03    190s] #
[03/15 15:07:03    190s] #Cpu time = 00:00:34
[03/15 15:07:03    190s] #Elapsed time = 00:00:34
[03/15 15:07:03    190s] #Increased memory = 41.82 (MB)
[03/15 15:07:03    190s] #Total memory = 1588.16 (MB)
[03/15 15:07:03    190s] #Peak memory = 1618.38 (MB)
[03/15 15:07:03    190s] #
[03/15 15:07:03    190s] ### Time Record (Global Routing) is installed.
[03/15 15:07:03    190s] #
[03/15 15:07:03    190s] #Start global routing on Tue Mar 15 15:07:03 2022
[03/15 15:07:03    190s] #
[03/15 15:07:03    190s] #
[03/15 15:07:03    190s] #Start global routing initialization on Tue Mar 15 15:07:03 2022
[03/15 15:07:03    190s] #
[03/15 15:07:03    190s] #Number of eco nets is 0
[03/15 15:07:03    190s] #
[03/15 15:07:03    190s] #Start global routing data preparation on Tue Mar 15 15:07:03 2022
[03/15 15:07:03    190s] #
[03/15 15:07:04    190s] ### build_merged_routing_blockage_rect_list starts on Tue Mar 15 15:07:04 2022 with memory = 1588.45 (MB), peak = 1618.38 (MB)
[03/15 15:07:04    190s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:04    190s] #Start routing resource analysis on Tue Mar 15 15:07:04 2022
[03/15 15:07:04    190s] #
[03/15 15:07:04    190s] ### init_is_bin_blocked starts on Tue Mar 15 15:07:04 2022 with memory = 1588.47 (MB), peak = 1618.38 (MB)
[03/15 15:07:04    190s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:04    190s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Mar 15 15:07:04 2022 with memory = 1595.01 (MB), peak = 1618.38 (MB)
[03/15 15:07:05    191s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:05    191s] ### adjust_flow_cap starts on Tue Mar 15 15:07:05 2022 with memory = 1595.18 (MB), peak = 1618.38 (MB)
[03/15 15:07:05    191s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:05    191s] ### adjust_partial_route_blockage starts on Tue Mar 15 15:07:05 2022 with memory = 1595.18 (MB), peak = 1618.38 (MB)
[03/15 15:07:05    191s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:05    191s] ### set_via_blocked starts on Tue Mar 15 15:07:05 2022 with memory = 1595.18 (MB), peak = 1618.38 (MB)
[03/15 15:07:05    191s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:05    191s] ### copy_flow starts on Tue Mar 15 15:07:05 2022 with memory = 1595.18 (MB), peak = 1618.38 (MB)
[03/15 15:07:05    191s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:05    191s] #Routing resource analysis is done on Tue Mar 15 15:07:05 2022
[03/15 15:07:05    191s] #
[03/15 15:07:05    191s] ### report_flow_cap starts on Tue Mar 15 15:07:05 2022 with memory = 1595.19 (MB), peak = 1618.38 (MB)
[03/15 15:07:05    191s] #  Resource Analysis:
[03/15 15:07:05    191s] #
[03/15 15:07:05    191s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 15:07:05    191s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 15:07:05    191s] #  --------------------------------------------------------------
[03/15 15:07:05    191s] #  M1             H        3709          80       64009    69.19%
[03/15 15:07:05    191s] #  M2             V        3717          84       64009     0.41%
[03/15 15:07:05    191s] #  M3             H        3789           0       64009     0.02%
[03/15 15:07:05    191s] #  M4             V        3492         309       64009     0.78%
[03/15 15:07:05    191s] #  M5             H        3789           0       64009     0.00%
[03/15 15:07:05    191s] #  M6             V        3801           0       64009     0.00%
[03/15 15:07:05    191s] #  M7             H         947           0       64009     0.00%
[03/15 15:07:05    191s] #  M8             V         950           0       64009     0.00%
[03/15 15:07:05    191s] #  --------------------------------------------------------------
[03/15 15:07:05    191s] #  Total                  24194       1.55%      512072     8.80%
[03/15 15:07:05    191s] #
[03/15 15:07:05    191s] #  143 nets (0.16%) with 1 preferred extra spacing.
[03/15 15:07:05    191s] #
[03/15 15:07:05    191s] #
[03/15 15:07:05    191s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:05    191s] ### analyze_m2_tracks starts on Tue Mar 15 15:07:05 2022 with memory = 1595.20 (MB), peak = 1618.38 (MB)
[03/15 15:07:05    191s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:05    191s] ### report_initial_resource starts on Tue Mar 15 15:07:05 2022 with memory = 1595.20 (MB), peak = 1618.38 (MB)
[03/15 15:07:05    191s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:05    191s] ### mark_pg_pins_accessibility starts on Tue Mar 15 15:07:05 2022 with memory = 1595.21 (MB), peak = 1618.38 (MB)
[03/15 15:07:05    191s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:05    191s] ### set_net_region starts on Tue Mar 15 15:07:05 2022 with memory = 1595.21 (MB), peak = 1618.38 (MB)
[03/15 15:07:05    191s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:05    191s] #
[03/15 15:07:05    191s] #Global routing data preparation is done on Tue Mar 15 15:07:05 2022
[03/15 15:07:05    191s] #
[03/15 15:07:05    191s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1595.21 (MB), peak = 1618.38 (MB)
[03/15 15:07:05    191s] #
[03/15 15:07:05    191s] ### prepare_level starts on Tue Mar 15 15:07:05 2022 with memory = 1595.23 (MB), peak = 1618.38 (MB)
[03/15 15:07:05    191s] #Routing guide is on.
[03/15 15:07:05    191s] ### init level 1 starts on Tue Mar 15 15:07:05 2022 with memory = 1595.24 (MB), peak = 1618.38 (MB)
[03/15 15:07:05    191s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:05    191s] ### Level 1 hgrid = 253 X 253
[03/15 15:07:05    191s] ### prepare_level_flow starts on Tue Mar 15 15:07:05 2022 with memory = 1595.77 (MB), peak = 1618.38 (MB)
[03/15 15:07:05    191s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:05    191s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:05    191s] #
[03/15 15:07:05    191s] #Global routing initialization is done on Tue Mar 15 15:07:05 2022
[03/15 15:07:05    191s] #
[03/15 15:07:05    191s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1595.77 (MB), peak = 1618.38 (MB)
[03/15 15:07:05    191s] #
[03/15 15:07:05    191s] #start global routing iteration 1...
[03/15 15:07:05    191s] ### init_flow_edge starts on Tue Mar 15 15:07:05 2022 with memory = 1595.83 (MB), peak = 1618.38 (MB)
[03/15 15:07:05    191s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:05    191s] ### routing at level 1 (topmost level) iter 0
[03/15 15:07:09    195s] ### measure_qor starts on Tue Mar 15 15:07:09 2022 with memory = 1605.29 (MB), peak = 1618.38 (MB)
[03/15 15:07:09    195s] ### measure_congestion starts on Tue Mar 15 15:07:09 2022 with memory = 1605.29 (MB), peak = 1618.38 (MB)
[03/15 15:07:09    195s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:09    195s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:09    195s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1605.30 (MB), peak = 1618.38 (MB)
[03/15 15:07:09    195s] #
[03/15 15:07:09    195s] #start global routing iteration 2...
[03/15 15:07:09    195s] ### routing at level 1 (topmost level) iter 1
[03/15 15:07:13    199s] ### measure_qor starts on Tue Mar 15 15:07:13 2022 with memory = 1607.32 (MB), peak = 1618.38 (MB)
[03/15 15:07:13    199s] ### measure_congestion starts on Tue Mar 15 15:07:13 2022 with memory = 1607.32 (MB), peak = 1618.38 (MB)
[03/15 15:07:13    199s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:13    199s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:13    199s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1607.32 (MB), peak = 1618.38 (MB)
[03/15 15:07:13    199s] #
[03/15 15:07:13    199s] ### route_end starts on Tue Mar 15 15:07:13 2022 with memory = 1607.32 (MB), peak = 1618.38 (MB)
[03/15 15:07:13    200s] #
[03/15 15:07:13    200s] #Total number of trivial nets (e.g. < 2 pins) = 4355 (skipped).
[03/15 15:07:13    200s] #Total number of selected nets for routing = 143.
[03/15 15:07:13    200s] #Total number of unselected nets (but routable) for routing = 86877 (skipped).
[03/15 15:07:13    200s] #Total number of nets in the design = 91375.
[03/15 15:07:13    200s] #
[03/15 15:07:13    200s] #86877 skipped nets do not have any wires.
[03/15 15:07:13    200s] #143 routable nets have only global wires.
[03/15 15:07:13    200s] #143 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 15:07:13    200s] #
[03/15 15:07:13    200s] #Routed net constraints summary:
[03/15 15:07:13    200s] #------------------------------------------------
[03/15 15:07:13    200s] #        Rules   Pref Extra Space   Unconstrained  
[03/15 15:07:13    200s] #------------------------------------------------
[03/15 15:07:13    200s] #      Default                143               0  
[03/15 15:07:13    200s] #------------------------------------------------
[03/15 15:07:13    200s] #        Total                143               0  
[03/15 15:07:13    200s] #------------------------------------------------
[03/15 15:07:13    200s] #
[03/15 15:07:13    200s] #Routing constraints summary of the whole design:
[03/15 15:07:13    200s] #-------------------------------------------------------------
[03/15 15:07:13    200s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[03/15 15:07:13    200s] #-------------------------------------------------------------
[03/15 15:07:13    200s] #      Default                143         1486           85391  
[03/15 15:07:13    200s] #-------------------------------------------------------------
[03/15 15:07:13    200s] #        Total                143         1486           85391  
[03/15 15:07:13    200s] #-------------------------------------------------------------
[03/15 15:07:13    200s] #
[03/15 15:07:13    200s] ### cal_base_flow starts on Tue Mar 15 15:07:13 2022 with memory = 1607.34 (MB), peak = 1618.38 (MB)
[03/15 15:07:13    200s] ### init_flow_edge starts on Tue Mar 15 15:07:13 2022 with memory = 1607.34 (MB), peak = 1618.38 (MB)
[03/15 15:07:13    200s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:13    200s] ### cal_flow starts on Tue Mar 15 15:07:13 2022 with memory = 1609.82 (MB), peak = 1618.38 (MB)
[03/15 15:07:13    200s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:13    200s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:13    200s] ### report_overcon starts on Tue Mar 15 15:07:13 2022 with memory = 1609.83 (MB), peak = 1618.38 (MB)
[03/15 15:07:13    200s] #
[03/15 15:07:13    200s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 15:07:13    200s] #
[03/15 15:07:13    200s] #                 OverCon          
[03/15 15:07:13    200s] #                  #Gcell    %Gcell
[03/15 15:07:13    200s] #     Layer           (1)   OverCon  Flow/Cap
[03/15 15:07:13    200s] #  ----------------------------------------------
[03/15 15:07:13    200s] #  M1            0(0.00%)   (0.00%)     0.49  
[03/15 15:07:13    200s] #  M2            0(0.00%)   (0.00%)     0.06  
[03/15 15:07:13    200s] #  M3            0(0.00%)   (0.00%)     0.04  
[03/15 15:07:13    200s] #  M4           36(0.06%)   (0.06%)     0.01  
[03/15 15:07:13    200s] #  M5            0(0.00%)   (0.00%)     0.00  
[03/15 15:07:13    200s] #  M6            0(0.00%)   (0.00%)     0.00  
[03/15 15:07:13    200s] #  M7            0(0.00%)   (0.00%)     0.00  
[03/15 15:07:13    200s] #  M8            0(0.00%)   (0.00%)     0.00  
[03/15 15:07:13    200s] #  ----------------------------------------------
[03/15 15:07:13    200s] #     Total     36(0.01%)   (0.01%)
[03/15 15:07:13    200s] #
[03/15 15:07:13    200s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/15 15:07:13    200s] #  Overflow after GR: 0.00% H + 0.01% V
[03/15 15:07:13    200s] #
[03/15 15:07:13    200s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:13    200s] ### cal_base_flow starts on Tue Mar 15 15:07:13 2022 with memory = 1609.85 (MB), peak = 1618.38 (MB)
[03/15 15:07:13    200s] ### init_flow_edge starts on Tue Mar 15 15:07:13 2022 with memory = 1609.85 (MB), peak = 1618.38 (MB)
[03/15 15:07:13    200s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:13    200s] ### cal_flow starts on Tue Mar 15 15:07:13 2022 with memory = 1609.85 (MB), peak = 1618.38 (MB)
[03/15 15:07:13    200s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:13    200s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:13    200s] ### export_cong_map starts on Tue Mar 15 15:07:13 2022 with memory = 1609.85 (MB), peak = 1618.38 (MB)
[03/15 15:07:13    200s] ### PDZT_Export::export_cong_map starts on Tue Mar 15 15:07:13 2022 with memory = 1611.04 (MB), peak = 1618.38 (MB)
[03/15 15:07:13    200s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:13    200s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:13    200s] ### import_cong_map starts on Tue Mar 15 15:07:13 2022 with memory = 1611.05 (MB), peak = 1618.38 (MB)
[03/15 15:07:13    200s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:13    200s] ### update starts on Tue Mar 15 15:07:13 2022 with memory = 1611.05 (MB), peak = 1618.38 (MB)
[03/15 15:07:13    200s] #Complete Global Routing.
[03/15 15:07:13    200s] #Total number of nets with non-default rule or having extra spacing = 143
[03/15 15:07:13    200s] #Total wire length = 45294 um.
[03/15 15:07:13    200s] #Total half perimeter of net bounding box = 16862 um.
[03/15 15:07:13    200s] #Total wire length on LAYER M1 = 0 um.
[03/15 15:07:13    200s] #Total wire length on LAYER M2 = 10515 um.
[03/15 15:07:13    200s] #Total wire length on LAYER M3 = 19365 um.
[03/15 15:07:13    200s] #Total wire length on LAYER M4 = 13575 um.
[03/15 15:07:13    200s] #Total wire length on LAYER M5 = 1356 um.
[03/15 15:07:13    200s] #Total wire length on LAYER M6 = 483 um.
[03/15 15:07:13    200s] #Total wire length on LAYER M7 = 0 um.
[03/15 15:07:13    200s] #Total wire length on LAYER M8 = 0 um.
[03/15 15:07:13    200s] #Total number of vias = 26071
[03/15 15:07:13    200s] #Up-Via Summary (total 26071):
[03/15 15:07:13    200s] #           
[03/15 15:07:13    200s] #-----------------------
[03/15 15:07:13    200s] # M1              12268
[03/15 15:07:13    200s] # M2               8497
[03/15 15:07:13    200s] # M3               4646
[03/15 15:07:13    200s] # M4                443
[03/15 15:07:13    200s] # M5                217
[03/15 15:07:13    200s] #-----------------------
[03/15 15:07:13    200s] #                 26071 
[03/15 15:07:13    200s] #
[03/15 15:07:13    200s] #Total number of involved priority nets 143
[03/15 15:07:13    200s] #Maximum src to sink distance for priority net 463.5
[03/15 15:07:13    200s] #Average of max src_to_sink distance for priority net 100.3
[03/15 15:07:13    200s] #Average of ave src_to_sink distance for priority net 55.0
[03/15 15:07:13    200s] ### update cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:13    200s] ### report_overcon starts on Tue Mar 15 15:07:13 2022 with memory = 1611.49 (MB), peak = 1618.38 (MB)
[03/15 15:07:13    200s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:13    200s] ### report_overcon starts on Tue Mar 15 15:07:13 2022 with memory = 1611.49 (MB), peak = 1618.38 (MB)
[03/15 15:07:13    200s] #Max overcon = 1 tracks.
[03/15 15:07:13    200s] #Total overcon = 0.01%.
[03/15 15:07:13    200s] #Worst layer Gcell overcon rate = 0.06%.
[03/15 15:07:13    200s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:13    200s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.6 GB
[03/15 15:07:13    200s] #
[03/15 15:07:13    200s] #Global routing statistics:
[03/15 15:07:13    200s] #Cpu time = 00:00:10
[03/15 15:07:13    200s] #Elapsed time = 00:00:10
[03/15 15:07:13    200s] #Increased memory = 23.33 (MB)
[03/15 15:07:13    200s] #Total memory = 1611.49 (MB)
[03/15 15:07:13    200s] #Peak memory = 1618.38 (MB)
[03/15 15:07:13    200s] #
[03/15 15:07:13    200s] #Finished global routing on Tue Mar 15 15:07:13 2022
[03/15 15:07:13    200s] #
[03/15 15:07:13    200s] #
[03/15 15:07:13    200s] ### Time Record (Global Routing) is uninstalled.
[03/15 15:07:14    200s] ### Time Record (Track Assignment) is installed.
[03/15 15:07:14    200s] #reading routing guides ......
[03/15 15:07:14    200s] ### Time Record (Track Assignment) is uninstalled.
[03/15 15:07:14    200s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1600.01 (MB), peak = 1618.38 (MB)
[03/15 15:07:14    200s] ### Time Record (Track Assignment) is installed.
[03/15 15:07:14    200s] #Start Track Assignment.
[03/15 15:07:15    201s] #Done with 5335 horizontal wires in 2 hboxes and 7006 vertical wires in 2 hboxes.
[03/15 15:07:16    202s] #Done with 5232 horizontal wires in 2 hboxes and 6882 vertical wires in 2 hboxes.
[03/15 15:07:16    202s] #Complete Track Assignment.
[03/15 15:07:16    202s] #Total number of nets with non-default rule or having extra spacing = 143
[03/15 15:07:16    202s] #Total wire length = 49340 um.
[03/15 15:07:16    202s] #Total half perimeter of net bounding box = 16862 um.
[03/15 15:07:16    202s] #Total wire length on LAYER M1 = 3907 um.
[03/15 15:07:16    202s] #Total wire length on LAYER M2 = 10395 um.
[03/15 15:07:16    202s] #Total wire length on LAYER M3 = 19000 um.
[03/15 15:07:16    202s] #Total wire length on LAYER M4 = 14119 um.
[03/15 15:07:16    202s] #Total wire length on LAYER M5 = 1388 um.
[03/15 15:07:16    202s] #Total wire length on LAYER M6 = 531 um.
[03/15 15:07:16    202s] #Total wire length on LAYER M7 = 0 um.
[03/15 15:07:16    202s] #Total wire length on LAYER M8 = 0 um.
[03/15 15:07:16    202s] #Total number of vias = 26071
[03/15 15:07:16    202s] #Up-Via Summary (total 26071):
[03/15 15:07:16    202s] #           
[03/15 15:07:16    202s] #-----------------------
[03/15 15:07:16    202s] # M1              12268
[03/15 15:07:16    202s] # M2               8497
[03/15 15:07:16    202s] # M3               4646
[03/15 15:07:16    202s] # M4                443
[03/15 15:07:16    202s] # M5                217
[03/15 15:07:16    202s] #-----------------------
[03/15 15:07:16    202s] #                 26071 
[03/15 15:07:16    202s] #
[03/15 15:07:16    203s] ### Time Record (Track Assignment) is uninstalled.
[03/15 15:07:16    203s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1615.13 (MB), peak = 1618.38 (MB)
[03/15 15:07:16    203s] #
[03/15 15:07:16    203s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/15 15:07:16    203s] #Cpu time = 00:00:48
[03/15 15:07:16    203s] #Elapsed time = 00:00:47
[03/15 15:07:16    203s] #Increased memory = 69.02 (MB)
[03/15 15:07:16    203s] #Total memory = 1615.20 (MB)
[03/15 15:07:16    203s] #Peak memory = 1618.38 (MB)
[03/15 15:07:16    203s] ### Time Record (Detail Routing) is installed.
[03/15 15:07:17    203s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 15:07:18    204s] #
[03/15 15:07:18    204s] #Start Detail Routing..
[03/15 15:07:18    204s] #start initial detail routing ...
[03/15 15:07:18    204s] ### Design has 2 dirty nets
[03/15 15:08:24    271s] # ECO: 4.9% of the total area was rechecked for DRC, and 45.4% required routing.
[03/15 15:08:24    271s] #   number of violations = 0
[03/15 15:08:24    271s] #cpu time = 00:01:07, elapsed time = 00:01:07, memory = 1632.93 (MB), peak = 1634.61 (MB)
[03/15 15:08:25    271s] #Complete Detail Routing.
[03/15 15:08:25    271s] #Total number of nets with non-default rule or having extra spacing = 143
[03/15 15:08:25    271s] #Total wire length = 48098 um.
[03/15 15:08:25    271s] #Total half perimeter of net bounding box = 16862 um.
[03/15 15:08:25    271s] #Total wire length on LAYER M1 = 1 um.
[03/15 15:08:25    271s] #Total wire length on LAYER M2 = 853 um.
[03/15 15:08:25    271s] #Total wire length on LAYER M3 = 22463 um.
[03/15 15:08:25    271s] #Total wire length on LAYER M4 = 23146 um.
[03/15 15:08:25    271s] #Total wire length on LAYER M5 = 1311 um.
[03/15 15:08:25    271s] #Total wire length on LAYER M6 = 325 um.
[03/15 15:08:25    271s] #Total wire length on LAYER M7 = 0 um.
[03/15 15:08:25    271s] #Total wire length on LAYER M8 = 0 um.
[03/15 15:08:25    271s] #Total number of vias = 37799
[03/15 15:08:25    271s] #Total number of multi-cut vias = 142 (  0.4%)
[03/15 15:08:25    271s] #Total number of single cut vias = 37657 ( 99.6%)
[03/15 15:08:25    271s] #Up-Via Summary (total 37799):
[03/15 15:08:25    271s] #                   single-cut          multi-cut      Total
[03/15 15:08:25    271s] #-----------------------------------------------------------
[03/15 15:08:25    271s] # M1             12126 ( 98.8%)       142 (  1.2%)      12268
[03/15 15:08:25    271s] # M2             12231 (100.0%)         0 (  0.0%)      12231
[03/15 15:08:25    271s] # M3             12893 (100.0%)         0 (  0.0%)      12893
[03/15 15:08:25    271s] # M4               323 (100.0%)         0 (  0.0%)        323
[03/15 15:08:25    271s] # M5                84 (100.0%)         0 (  0.0%)         84
[03/15 15:08:25    271s] #-----------------------------------------------------------
[03/15 15:08:25    271s] #                37657 ( 99.6%)       142 (  0.4%)      37799 
[03/15 15:08:25    271s] #
[03/15 15:08:25    271s] #Total number of DRC violations = 0
[03/15 15:08:25    271s] ### Time Record (Detail Routing) is uninstalled.
[03/15 15:08:25    271s] #Cpu time = 00:01:08
[03/15 15:08:25    271s] #Elapsed time = 00:01:08
[03/15 15:08:25    271s] #Increased memory = -11.51 (MB)
[03/15 15:08:25    271s] #Total memory = 1603.70 (MB)
[03/15 15:08:25    271s] #Peak memory = 1634.61 (MB)
[03/15 15:08:25    271s] #detailRoute Statistics:
[03/15 15:08:25    271s] #Cpu time = 00:01:08
[03/15 15:08:25    271s] #Elapsed time = 00:01:08
[03/15 15:08:25    271s] #Increased memory = -11.51 (MB)
[03/15 15:08:25    271s] #Total memory = 1603.70 (MB)
[03/15 15:08:25    271s] #Peak memory = 1634.61 (MB)
[03/15 15:08:25    271s] #Skip updating routing design signature in db-snapshot flow
[03/15 15:08:25    271s] ### Time Record (DB Export) is installed.
[03/15 15:08:25    272s] ### Time Record (DB Export) is uninstalled.
[03/15 15:08:25    272s] ### Time Record (Post Callback) is installed.
[03/15 15:08:25    272s] ### Time Record (Post Callback) is uninstalled.
[03/15 15:08:25    272s] #
[03/15 15:08:25    272s] #globalDetailRoute statistics:
[03/15 15:08:25    272s] #Cpu time = 00:02:01
[03/15 15:08:25    272s] #Elapsed time = 00:02:01
[03/15 15:08:25    272s] #Increased memory = 120.15 (MB)
[03/15 15:08:25    272s] #Total memory = 1560.96 (MB)
[03/15 15:08:25    272s] #Peak memory = 1652.53 (MB)
[03/15 15:08:25    272s] #Number of warnings = 1
[03/15 15:08:25    272s] #Total number of warnings = 3
[03/15 15:08:25    272s] #Number of fails = 0
[03/15 15:08:25    272s] #Total number of fails = 0
[03/15 15:08:25    272s] #Complete globalDetailRoute on Tue Mar 15 15:08:25 2022
[03/15 15:08:25    272s] #
[03/15 15:08:25    272s] ### Time Record (globalDetailRoute) is uninstalled.
[03/15 15:08:25    272s] ### 
[03/15 15:08:25    272s] ###   Scalability Statistics
[03/15 15:08:25    272s] ### 
[03/15 15:08:25    272s] ### --------------------------------+----------------+----------------+----------------+
[03/15 15:08:25    272s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/15 15:08:25    272s] ### --------------------------------+----------------+----------------+----------------+
[03/15 15:08:25    272s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/15 15:08:25    272s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/15 15:08:25    272s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/15 15:08:25    272s] ###   DB Import                     |        00:00:04|        00:00:04|             1.1|
[03/15 15:08:25    272s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[03/15 15:08:25    272s] ###   Cell Pin Access               |        00:00:31|        00:00:31|             1.0|
[03/15 15:08:25    272s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/15 15:08:25    272s] ###   Data Preparation              |        00:00:03|        00:00:03|             1.0|
[03/15 15:08:25    272s] ###   Global Routing                |        00:00:10|        00:00:10|             1.0|
[03/15 15:08:25    272s] ###   Track Assignment              |        00:00:03|        00:00:03|             1.0|
[03/15 15:08:25    272s] ###   Detail Routing                |        00:01:08|        00:01:08|             1.0|
[03/15 15:08:25    272s] ###   Entire Command                |        00:02:01|        00:02:01|             1.0|
[03/15 15:08:25    272s] ### --------------------------------+----------------+----------------+----------------+
[03/15 15:08:25    272s] ### 
[03/15 15:08:25    272s] % End globalDetailRoute (date=03/15 15:08:25, total cpu=0:02:01, real=0:02:00, peak res=1652.5M, current mem=1560.3M)
[03/15 15:08:25    272s]         NanoRoute done. (took cpu=0:02:01 real=0:02:01)
[03/15 15:08:25    272s]       Clock detailed routing done.
[03/15 15:08:25    272s] Checking guided vs. routed lengths for 143 nets...
[03/15 15:08:25    272s] 
[03/15 15:08:25    272s]       
[03/15 15:08:25    272s]       Guided max path lengths
[03/15 15:08:25    272s]       =======================
[03/15 15:08:25    272s]       
[03/15 15:08:25    272s]       ---------------------------------------
[03/15 15:08:25    272s]       From (um)    To (um)    Number of paths
[03/15 15:08:25    272s]       ---------------------------------------
[03/15 15:08:25    272s]          0.000      50.000           4
[03/15 15:08:25    272s]         50.000     100.000          99
[03/15 15:08:25    272s]        100.000     150.000          20
[03/15 15:08:25    272s]        150.000     200.000          11
[03/15 15:08:25    272s]        200.000     250.000           8
[03/15 15:08:25    272s]        250.000     300.000           0
[03/15 15:08:25    272s]        300.000     350.000           0
[03/15 15:08:25    272s]        350.000     400.000           0
[03/15 15:08:25    272s]        400.000     450.000           0
[03/15 15:08:25    272s]        450.000     500.000           1
[03/15 15:08:25    272s]       ---------------------------------------
[03/15 15:08:25    272s]       
[03/15 15:08:25    272s]       Deviation of routing from guided max path lengths
[03/15 15:08:25    272s]       =================================================
[03/15 15:08:25    272s]       
[03/15 15:08:25    272s]       -------------------------------------
[03/15 15:08:25    272s]       From (%)    To (%)    Number of paths
[03/15 15:08:25    272s]       -------------------------------------
[03/15 15:08:25    272s]       below        0.000          110
[03/15 15:08:25    272s]         0.000      5.000           21
[03/15 15:08:25    272s]         5.000     10.000            7
[03/15 15:08:25    272s]        10.000     15.000            2
[03/15 15:08:25    272s]        15.000     20.000            1
[03/15 15:08:25    272s]        20.000     25.000            1
[03/15 15:08:25    272s]        25.000     30.000            1
[03/15 15:08:25    272s]       -------------------------------------
[03/15 15:08:25    272s]       
[03/15 15:08:25    272s] 
[03/15 15:08:25    272s]     Top 10 notable deviations of routed length from guided length
[03/15 15:08:25    272s]     =============================================================
[03/15 15:08:25    272s] 
[03/15 15:08:25    272s]     Net CTS_77 (101 terminals)
[03/15 15:08:25    272s]     Guided length:  max path =    85.600um, total =   346.397um
[03/15 15:08:25    272s]     Routed length:  max path =    83.400um, total =   450.380um
[03/15 15:08:25    272s]     Deviation:      max path =    -2.570%,  total =    30.018%
[03/15 15:08:25    272s] 
[03/15 15:08:25    272s]     Net CTS_23 (101 terminals)
[03/15 15:08:25    272s]     Guided length:  max path =    70.600um, total =   339.701um
[03/15 15:08:25    272s]     Routed length:  max path =    62.200um, total =   432.560um
[03/15 15:08:25    272s]     Deviation:      max path =   -11.898%,  total =    27.336%
[03/15 15:08:25    272s] 
[03/15 15:08:25    272s]     Net psum_mem_instance/CTS_5 (101 terminals)
[03/15 15:08:25    272s]     Guided length:  max path =    87.800um, total =   317.000um
[03/15 15:08:25    272s]     Routed length:  max path =    84.000um, total =   403.270um
[03/15 15:08:25    272s]     Deviation:      max path =    -4.328%,  total =    27.215%
[03/15 15:08:25    272s] 
[03/15 15:08:25    272s]     Net CTS_85 (101 terminals)
[03/15 15:08:25    272s]     Guided length:  max path =    69.200um, total =   331.500um
[03/15 15:08:25    272s]     Routed length:  max path =    87.400um, total =   395.600um
[03/15 15:08:25    272s]     Deviation:      max path =    26.301%,  total =    19.336%
[03/15 15:08:25    272s] 
[03/15 15:08:25    272s]     Net CTS_62 (101 terminals)
[03/15 15:08:25    272s]     Guided length:  max path =    74.400um, total =   340.498um
[03/15 15:08:25    272s]     Routed length:  max path =    73.800um, total =   427.300um
[03/15 15:08:25    272s]     Deviation:      max path =    -0.806%,  total =    25.493%
[03/15 15:08:25    272s] 
[03/15 15:08:25    272s]     Net CTS_86 (101 terminals)
[03/15 15:08:25    272s]     Guided length:  max path =    68.600um, total =   346.200um
[03/15 15:08:25    272s]     Routed length:  max path =    65.600um, total =   430.520um
[03/15 15:08:25    272s]     Deviation:      max path =    -4.373%,  total =    24.356%
[03/15 15:08:25    272s] 
[03/15 15:08:25    272s]     Net CTS_24 (90 terminals)
[03/15 15:08:25    272s]     Guided length:  max path =    83.800um, total =   289.401um
[03/15 15:08:25    272s]     Routed length:  max path =    83.000um, total =   359.390um
[03/15 15:08:25    272s]     Deviation:      max path =    -0.955%,  total =    24.184%
[03/15 15:08:25    272s] 
[03/15 15:08:25    272s]     Net CTS_20 (93 terminals)
[03/15 15:08:25    272s]     Guided length:  max path =    98.000um, total =   320.398um
[03/15 15:08:25    272s]     Routed length:  max path =    93.000um, total =   394.810um
[03/15 15:08:25    272s]     Deviation:      max path =    -5.102%,  total =    23.225%
[03/15 15:08:25    272s] 
[03/15 15:08:25    272s]     Net mac_array_instance/CTS_6 (88 terminals)
[03/15 15:08:25    272s]     Guided length:  max path =    72.400um, total =   354.799um
[03/15 15:08:25    272s]     Routed length:  max path =    88.400um, total =   378.540um
[03/15 15:08:25    272s]     Deviation:      max path =    22.099%,  total =     6.691%
[03/15 15:08:25    272s] 
[03/15 15:08:25    272s]     Net CTS_15 (101 terminals)
[03/15 15:08:25    272s]     Guided length:  max path =    80.800um, total =   356.400um
[03/15 15:08:25    272s]     Routed length:  max path =    75.800um, total =   434.830um
[03/15 15:08:25    272s]     Deviation:      max path =    -6.188%,  total =    22.006%
[03/15 15:08:25    272s] 
[03/15 15:08:25    272s] Set FIXED routing status on 143 net(s)
[03/15 15:08:25    272s] Set FIXED placed status on 142 instance(s)
[03/15 15:08:25    272s]       Route Remaining Unrouted Nets...
[03/15 15:08:25    272s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[03/15 15:08:25    272s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1895.4M
[03/15 15:08:25    272s] All LLGs are deleted
[03/15 15:08:25    272s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1895.4M
[03/15 15:08:25    272s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.040, REAL:0.034, MEM:1889.4M
[03/15 15:08:25    272s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.040, REAL:0.034, MEM:1889.4M
[03/15 15:08:26    272s] ### Creating LA Mngr. totSessionCpu=0:04:32 mem=1889.4M
[03/15 15:08:26    272s] LayerId::1 widthSet size::4
[03/15 15:08:26    272s] LayerId::2 widthSet size::4
[03/15 15:08:26    272s] LayerId::3 widthSet size::4
[03/15 15:08:26    272s] LayerId::4 widthSet size::4
[03/15 15:08:26    272s] LayerId::5 widthSet size::4
[03/15 15:08:26    272s] LayerId::6 widthSet size::4
[03/15 15:08:26    272s] LayerId::7 widthSet size::4
[03/15 15:08:26    272s] LayerId::8 widthSet size::4
[03/15 15:08:26    272s] Updating RC grid for preRoute extraction ...
[03/15 15:08:26    272s] Initializing multi-corner capacitance tables ... 
[03/15 15:08:26    272s] Initializing multi-corner resistance tables ...
[03/15 15:08:26    272s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.845200 ; wcR: 0.636400 ; newSi: 0.095900 ; pMod: 81 ; 
[03/15 15:08:26    272s] ### Creating LA Mngr, finished. totSessionCpu=0:04:33 mem=1882.4M
[03/15 15:08:26    272s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1882.43 MB )
[03/15 15:08:26    272s] (I)       Started Loading and Dumping File ( Curr Mem: 1882.43 MB )
[03/15 15:08:26    272s] (I)       Reading DB...
[03/15 15:08:26    272s] (I)       Read data from FE... (mem=1882.4M)
[03/15 15:08:26    272s] (I)       Read nodes and places... (mem=1882.4M)
[03/15 15:08:26    272s] (I)       Done Read nodes and places (cpu=0.120s, mem=1914.3M)
[03/15 15:08:26    272s] (I)       Read nets... (mem=1914.3M)
[03/15 15:08:26    273s] (I)       Done Read nets (cpu=0.290s, mem=1948.3M)
[03/15 15:08:26    273s] (I)       Done Read data from FE (cpu=0.410s, mem=1948.3M)
[03/15 15:08:26    273s] (I)       before initializing RouteDB syMemory usage = 1948.3 MB
[03/15 15:08:26    273s] (I)       Honor MSV route constraint: false
[03/15 15:08:26    273s] (I)       Maximum routing layer  : 127
[03/15 15:08:26    273s] (I)       Minimum routing layer  : 2
[03/15 15:08:26    273s] (I)       Supply scale factor H  : 1.00
[03/15 15:08:26    273s] (I)       Supply scale factor V  : 1.00
[03/15 15:08:26    273s] (I)       Tracks used by clock wire: 0
[03/15 15:08:26    273s] (I)       Reverse direction      : 
[03/15 15:08:26    273s] (I)       Honor partition pin guides: true
[03/15 15:08:26    273s] (I)       Route selected nets only: false
[03/15 15:08:26    273s] (I)       Route secondary PG pins: false
[03/15 15:08:26    273s] (I)       Second PG max fanout   : 2147483647
[03/15 15:08:26    273s] (I)       Apply function for special wires: true
[03/15 15:08:26    273s] (I)       Layer by layer blockage reading: true
[03/15 15:08:26    273s] (I)       Offset calculation fix : true
[03/15 15:08:26    273s] (I)       Route stripe layer range: 
[03/15 15:08:26    273s] (I)       Honor partition fences : 
[03/15 15:08:26    273s] (I)       Honor partition pin    : 
[03/15 15:08:26    273s] (I)       Honor partition fences with feedthrough: 
[03/15 15:08:26    273s] (I)       Counted 14541 PG shapes. We will not process PG shapes layer by layer.
[03/15 15:08:26    273s] (I)       Use row-based GCell size
[03/15 15:08:26    273s] (I)       Use row-based GCell align
[03/15 15:08:26    273s] (I)       GCell unit size   : 3600
[03/15 15:08:26    273s] (I)       GCell multiplier  : 1
[03/15 15:08:26    273s] (I)       GCell row height  : 3600
[03/15 15:08:26    273s] (I)       Actual row height : 3600
[03/15 15:08:26    273s] (I)       GCell align ref   : 20000 20000
[03/15 15:08:26    273s] [NR-eGR] Track table information for default rule: 
[03/15 15:08:26    273s] [NR-eGR] M1 has no routable track
[03/15 15:08:26    273s] [NR-eGR] M2 has single uniform track structure
[03/15 15:08:26    273s] [NR-eGR] M3 has single uniform track structure
[03/15 15:08:26    273s] [NR-eGR] M4 has single uniform track structure
[03/15 15:08:26    273s] [NR-eGR] M5 has single uniform track structure
[03/15 15:08:26    273s] [NR-eGR] M6 has single uniform track structure
[03/15 15:08:26    273s] [NR-eGR] M7 has single uniform track structure
[03/15 15:08:26    273s] [NR-eGR] M8 has single uniform track structure
[03/15 15:08:26    273s] (I)       ===========================================================================
[03/15 15:08:26    273s] (I)       == Report All Rule Vias ==
[03/15 15:08:26    273s] (I)       ===========================================================================
[03/15 15:08:26    273s] (I)        Via Rule : (Default)
[03/15 15:08:26    273s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 15:08:26    273s] (I)       ---------------------------------------------------------------------------
[03/15 15:08:26    273s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/15 15:08:26    273s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/15 15:08:26    273s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/15 15:08:26    273s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/15 15:08:26    273s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/15 15:08:26    273s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/15 15:08:26    273s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/15 15:08:26    273s] (I)        8    0 : ---                         0 : ---                      
[03/15 15:08:26    273s] (I)       ===========================================================================
[03/15 15:08:26    273s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1948.30 MB )
[03/15 15:08:26    273s] [NR-eGR] Read 21604 PG shapes
[03/15 15:08:26    273s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1948.30 MB )
[03/15 15:08:26    273s] [NR-eGR] #Routing Blockages  : 0
[03/15 15:08:26    273s] [NR-eGR] #Instance Blockages : 0
[03/15 15:08:26    273s] [NR-eGR] #PG Blockages       : 21604
[03/15 15:08:26    273s] [NR-eGR] #Bump Blockages     : 0
[03/15 15:08:26    273s] [NR-eGR] #Boundary Blockages : 0
[03/15 15:08:26    273s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 15:08:26    273s] [NR-eGR] Num Prerouted Nets = 143  Num Prerouted Wires = 37227
[03/15 15:08:26    273s] (I)       readDataFromPlaceDB
[03/15 15:08:26    273s] (I)       Read net information..
[03/15 15:08:26    273s] [NR-eGR] Read numTotalNets=87020  numIgnoredNets=143
[03/15 15:08:26    273s] (I)       Read testcase time = 0.040 seconds
[03/15 15:08:26    273s] 
[03/15 15:08:26    273s] (I)       early_global_route_priority property id does not exist.
[03/15 15:08:26    273s] (I)       Start initializing grid graph
[03/15 15:08:26    273s] (I)       End initializing grid graph
[03/15 15:08:26    273s] (I)       Model blockages into capacity
[03/15 15:08:26    273s] (I)       Read Num Blocks=21604  Num Prerouted Wires=37227  Num CS=0
[03/15 15:08:26    273s] (I)       Started Modeling ( Curr Mem: 1967.53 MB )
[03/15 15:08:26    273s] (I)       Started Modeling Layer 1 ( Curr Mem: 1967.53 MB )
[03/15 15:08:26    273s] (I)       Started Modeling Layer 2 ( Curr Mem: 1967.53 MB )
[03/15 15:08:26    273s] (I)       Layer 1 (V) : #blockages 9134 : #preroutes 13162
[03/15 15:08:26    273s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:26    273s] (I)       Started Modeling Layer 3 ( Curr Mem: 1967.53 MB )
[03/15 15:08:26    273s] (I)       Layer 2 (H) : #blockages 8300 : #preroutes 20049
[03/15 15:08:26    273s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:26    273s] (I)       Started Modeling Layer 4 ( Curr Mem: 1967.53 MB )
[03/15 15:08:26    273s] (I)       Layer 3 (V) : #blockages 4170 : #preroutes 3743
[03/15 15:08:26    273s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:26    273s] (I)       Started Modeling Layer 5 ( Curr Mem: 1967.53 MB )
[03/15 15:08:26    273s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 239
[03/15 15:08:26    273s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:26    273s] (I)       Started Modeling Layer 6 ( Curr Mem: 1967.53 MB )
[03/15 15:08:26    273s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 34
[03/15 15:08:26    273s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:26    273s] (I)       Started Modeling Layer 7 ( Curr Mem: 1967.53 MB )
[03/15 15:08:26    273s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 15:08:26    273s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:26    273s] (I)       Started Modeling Layer 8 ( Curr Mem: 1967.53 MB )
[03/15 15:08:26    273s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 15:08:26    273s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:26    273s] (I)       Finished Modeling ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:26    273s] (I)       -- layer congestion ratio --
[03/15 15:08:26    273s] (I)       Layer 1 : 0.100000
[03/15 15:08:26    273s] (I)       Layer 2 : 0.700000
[03/15 15:08:26    273s] (I)       Layer 3 : 0.700000
[03/15 15:08:26    273s] (I)       Layer 4 : 0.700000
[03/15 15:08:26    273s] (I)       Layer 5 : 0.700000
[03/15 15:08:26    273s] (I)       Layer 6 : 0.700000
[03/15 15:08:26    273s] (I)       Layer 7 : 0.700000
[03/15 15:08:26    273s] (I)       Layer 8 : 0.700000
[03/15 15:08:26    273s] (I)       ----------------------------
[03/15 15:08:26    273s] (I)       Number of ignored nets = 143
[03/15 15:08:26    273s] (I)       Number of fixed nets = 143.  Ignored: Yes
[03/15 15:08:26    273s] (I)       Number of clock nets = 143.  Ignored: No
[03/15 15:08:26    273s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 15:08:26    273s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 15:08:26    273s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 15:08:26    273s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 15:08:26    273s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 15:08:26    273s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 15:08:26    273s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 15:08:26    273s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1967.5 MB
[03/15 15:08:26    273s] (I)       Ndr track 0 does not exist
[03/15 15:08:26    273s] (I)       Ndr track 0 does not exist
[03/15 15:08:26    273s] (I)       Layer1  viaCost=300.00
[03/15 15:08:26    273s] (I)       Layer2  viaCost=100.00
[03/15 15:08:26    273s] (I)       Layer3  viaCost=100.00
[03/15 15:08:26    273s] (I)       Layer4  viaCost=100.00
[03/15 15:08:26    273s] (I)       Layer5  viaCost=100.00
[03/15 15:08:26    273s] (I)       Layer6  viaCost=200.00
[03/15 15:08:26    273s] (I)       Layer7  viaCost=100.00
[03/15 15:08:26    273s] (I)       ---------------------Grid Graph Info--------------------
[03/15 15:08:26    273s] (I)       Routing area        : (0, 0) - (1520400, 1516000)
[03/15 15:08:26    273s] (I)       Core area           : (20000, 20000) - (1500400, 1496000)
[03/15 15:08:26    273s] (I)       Site width          :   400  (dbu)
[03/15 15:08:26    273s] (I)       Row height          :  3600  (dbu)
[03/15 15:08:26    273s] (I)       GCell row height    :  3600  (dbu)
[03/15 15:08:26    273s] (I)       GCell width         :  3600  (dbu)
[03/15 15:08:26    273s] (I)       GCell height        :  3600  (dbu)
[03/15 15:08:26    273s] (I)       Grid                :   422   421     8
[03/15 15:08:26    273s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 15:08:26    273s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 15:08:26    273s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 15:08:26    273s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 15:08:26    273s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 15:08:26    273s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 15:08:26    273s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 15:08:26    273s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 15:08:26    273s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 15:08:26    273s] (I)       Total num of tracks :     0  3801  3789  3801  3789  3801   947   950
[03/15 15:08:26    273s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 15:08:26    273s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 15:08:26    273s] (I)       --------------------------------------------------------
[03/15 15:08:26    273s] 
[03/15 15:08:26    273s] [NR-eGR] ============ Routing rule table ============
[03/15 15:08:26    273s] [NR-eGR] Rule id: 0  Nets: 0 
[03/15 15:08:26    273s] (I)       ID:0  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/15 15:08:26    273s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/15 15:08:26    273s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/15 15:08:26    273s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 15:08:26    273s] [NR-eGR] Rule id: 1  Nets: 86877 
[03/15 15:08:26    273s] (I)       ID:1  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 15:08:26    273s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 15:08:26    273s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 15:08:26    273s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 15:08:26    273s] [NR-eGR] ========================================
[03/15 15:08:26    273s] [NR-eGR] 
[03/15 15:08:26    273s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 15:08:26    273s] (I)       blocked tracks on layer2 : = 133027 / 1600221 (8.31%)
[03/15 15:08:26    273s] (I)       blocked tracks on layer3 : = 28883 / 1598958 (1.81%)
[03/15 15:08:26    273s] (I)       blocked tracks on layer4 : = 129735 / 1600221 (8.11%)
[03/15 15:08:26    273s] (I)       blocked tracks on layer5 : = 0 / 1598958 (0.00%)
[03/15 15:08:26    273s] (I)       blocked tracks on layer6 : = 0 / 1600221 (0.00%)
[03/15 15:08:26    273s] (I)       blocked tracks on layer7 : = 0 / 399634 (0.00%)
[03/15 15:08:26    273s] (I)       blocked tracks on layer8 : = 0 / 399950 (0.00%)
[03/15 15:08:26    273s] (I)       After initializing earlyGlobalRoute syMemory usage = 1967.5 MB
[03/15 15:08:26    273s] (I)       Finished Loading and Dumping File ( CPU: 0.65 sec, Real: 0.64 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Started Global Routing ( Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       ============= Initialization =============
[03/15 15:08:27    273s] (I)       totalPins=277937  totalGlobalPin=262101 (94.30%)
[03/15 15:08:27    273s] (I)       Started Build MST ( Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Generate topology with single threads
[03/15 15:08:27    273s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       total 2D Cap : 799584 = (399634 H, 399950 V)
[03/15 15:08:27    273s] [NR-eGR] Layer group 1: route 1486 net(s) in layer range [7, 8]
[03/15 15:08:27    273s] (I)       ============  Phase 1a Route ============
[03/15 15:08:27    273s] (I)       Started Phase 1a ( Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Finished Phase 1a ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 15:08:27    273s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Usage: 54840 = (23318 H, 31522 V) = (5.83% H, 7.88% V) = (4.197e+04um H, 5.674e+04um V)
[03/15 15:08:27    273s] (I)       
[03/15 15:08:27    273s] (I)       ============  Phase 1b Route ============
[03/15 15:08:27    273s] (I)       Started Phase 1b ( Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Usage: 54867 = (23330 H, 31537 V) = (5.84% H, 7.89% V) = (4.199e+04um H, 5.677e+04um V)
[03/15 15:08:27    273s] (I)       
[03/15 15:08:27    273s] (I)       earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.11% V. EstWL: 9.876060e+04um
[03/15 15:08:27    273s] (I)       ============  Phase 1c Route ============
[03/15 15:08:27    273s] (I)       Started Phase 1c ( Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Level2 Grid: 85 x 85
[03/15 15:08:27    273s] (I)       Started Two Level Routing ( Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Usage: 54868 = (23331 H, 31537 V) = (5.84% H, 7.89% V) = (4.200e+04um H, 5.677e+04um V)
[03/15 15:08:27    273s] (I)       
[03/15 15:08:27    273s] (I)       ============  Phase 1d Route ============
[03/15 15:08:27    273s] (I)       Started Phase 1d ( Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Usage: 54876 = (23339 H, 31537 V) = (5.84% H, 7.89% V) = (4.201e+04um H, 5.677e+04um V)
[03/15 15:08:27    273s] (I)       
[03/15 15:08:27    273s] (I)       ============  Phase 1e Route ============
[03/15 15:08:27    273s] (I)       Started Phase 1e ( Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Usage: 54876 = (23339 H, 31537 V) = (5.84% H, 7.89% V) = (4.201e+04um H, 5.677e+04um V)
[03/15 15:08:27    273s] (I)       
[03/15 15:08:27    273s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.02% H + 0.07% V. EstWL: 9.877680e+04um
[03/15 15:08:27    273s] [NR-eGR] 
[03/15 15:08:27    273s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Running layer assignment with 1 threads
[03/15 15:08:27    273s] (I)       Finished Phase 1l ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Started Build MST ( Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Generate topology with single threads
[03/15 15:08:27    273s] (I)       Finished Build MST ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       total 2D Cap : 8560703 = (3570991 H, 4989712 V)
[03/15 15:08:27    273s] [NR-eGR] Layer group 2: route 85391 net(s) in layer range [2, 8]
[03/15 15:08:27    273s] (I)       ============  Phase 1a Route ============
[03/15 15:08:27    273s] (I)       Started Phase 1a ( Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Finished Phase 1a ( CPU: 0.24 sec, Real: 0.23 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 15:08:27    273s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Usage: 874312 = (406719 H, 467593 V) = (11.39% H, 9.37% V) = (7.321e+05um H, 8.417e+05um V)
[03/15 15:08:27    273s] (I)       
[03/15 15:08:27    273s] (I)       ============  Phase 1b Route ============
[03/15 15:08:27    273s] (I)       Started Phase 1b ( Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Usage: 874316 = (406719 H, 467597 V) = (11.39% H, 9.37% V) = (7.321e+05um H, 8.417e+05um V)
[03/15 15:08:27    273s] (I)       
[03/15 15:08:27    273s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.573769e+06um
[03/15 15:08:27    273s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/15 15:08:27    273s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 15:08:27    273s] (I)       ============  Phase 1c Route ============
[03/15 15:08:27    273s] (I)       Started Phase 1c ( Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Level2 Grid: 85 x 85
[03/15 15:08:27    273s] (I)       Started Two Level Routing ( Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:27    273s] (I)       Usage: 874316 = (406719 H, 467597 V) = (11.39% H, 9.37% V) = (7.321e+05um H, 8.417e+05um V)
[03/15 15:08:27    273s] (I)       
[03/15 15:08:27    273s] (I)       ============  Phase 1d Route ============
[03/15 15:08:27    273s] (I)       Started Phase 1d ( Curr Mem: 1967.53 MB )
[03/15 15:08:28    274s] (I)       Finished Phase 1d ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:28    274s] (I)       Usage: 874322 = (406721 H, 467601 V) = (11.39% H, 9.37% V) = (7.321e+05um H, 8.417e+05um V)
[03/15 15:08:28    274s] (I)       
[03/15 15:08:28    274s] (I)       ============  Phase 1e Route ============
[03/15 15:08:28    274s] (I)       Started Phase 1e ( Curr Mem: 1967.53 MB )
[03/15 15:08:28    274s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:28    274s] (I)       Usage: 874322 = (406721 H, 467601 V) = (11.39% H, 9.37% V) = (7.321e+05um H, 8.417e+05um V)
[03/15 15:08:28    274s] (I)       
[03/15 15:08:28    274s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.573780e+06um
[03/15 15:08:28    274s] [NR-eGR] 
[03/15 15:08:28    274s] (I)       Current Phase 1l[Initialization] ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:28    274s] (I)       Running layer assignment with 1 threads
[03/15 15:08:28    274s] (I)       Finished Phase 1l ( CPU: 0.50 sec, Real: 0.51 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:28    274s] (I)       ============  Phase 1l Route ============
[03/15 15:08:28    274s] (I)       
[03/15 15:08:28    274s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 15:08:28    274s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[03/15 15:08:28    274s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[03/15 15:08:28    274s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[03/15 15:08:28    274s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/15 15:08:28    274s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 15:08:28    274s] [NR-eGR]      M2  (2)       280( 0.16%)        41( 0.02%)         5( 0.00%)         1( 0.00%)   ( 0.19%) 
[03/15 15:08:28    274s] [NR-eGR]      M3  (3)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 15:08:28    274s] [NR-eGR]      M4  (4)       167( 0.10%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[03/15 15:08:28    274s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 15:08:28    274s] [NR-eGR]      M6  (6)        14( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/15 15:08:28    274s] [NR-eGR]      M7  (7)       106( 0.06%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[03/15 15:08:28    274s] [NR-eGR]      M8  (8)       127( 0.07%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.07%) 
[03/15 15:08:28    274s] [NR-eGR] -------------------------------------------------------------------------------------------------
[03/15 15:08:28    274s] [NR-eGR] Total              697( 0.06%)        44( 0.00%)         5( 0.00%)         1( 0.00%)   ( 0.06%) 
[03/15 15:08:28    274s] [NR-eGR] 
[03/15 15:08:28    274s] (I)       Finished Global Routing ( CPU: 1.56 sec, Real: 1.56 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:28    274s] (I)       total 2D Cap : 8576236 = (3573721 H, 5002515 V)
[03/15 15:08:28    274s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 15:08:28    274s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 15:08:28    274s] (I)       ============= track Assignment ============
[03/15 15:08:28    274s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1967.53 MB )
[03/15 15:08:28    274s] (I)       Finished Extract Global 3D Wires ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:28    274s] (I)       Started Greedy Track Assignment ( Curr Mem: 1967.53 MB )
[03/15 15:08:28    274s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 15:08:28    274s] (I)       Running track assignment with 1 threads
[03/15 15:08:28    274s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:28    274s] (I)       Run Multi-thread track assignment
[03/15 15:08:29    275s] (I)       Finished Greedy Track Assignment ( CPU: 0.92 sec, Real: 0.92 sec, Curr Mem: 1967.53 MB )
[03/15 15:08:30    276s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:08:30    276s] [NR-eGR]     M1  (1F) length: 4.000000e-01um, number of vias: 289898
[03/15 15:08:30    276s] [NR-eGR]     M2  (2V) length: 4.897871e+05um, number of vias: 399712
[03/15 15:08:30    276s] [NR-eGR]     M3  (3H) length: 5.432828e+05um, number of vias: 47639
[03/15 15:08:30    276s] [NR-eGR]     M4  (4V) length: 3.059734e+05um, number of vias: 16779
[03/15 15:08:30    276s] [NR-eGR]     M5  (5H) length: 1.830180e+05um, number of vias: 9951
[03/15 15:08:30    276s] [NR-eGR]     M6  (6V) length: 4.652637e+04um, number of vias: 8224
[03/15 15:08:30    276s] [NR-eGR]     M7  (7H) length: 4.639340e+04um, number of vias: 10153
[03/15 15:08:30    276s] [NR-eGR]     M8  (8V) length: 5.858048e+04um, number of vias: 0
[03/15 15:08:30    276s] [NR-eGR] Total length: 1.673562e+06um, number of vias: 782356
[03/15 15:08:30    276s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:08:30    276s] [NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[03/15 15:08:30    276s] [NR-eGR] --------------------------------------------------------------------------
[03/15 15:08:30    276s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.95 sec, Real: 3.95 sec, Curr Mem: 1913.53 MB )
[03/15 15:08:30    276s]       Route Remaining Unrouted Nets done. (took cpu=0:00:04.4 real=0:00:04.4)
[03/15 15:08:30    276s]     Routing using NR in eGR->NR Step done.
[03/15 15:08:30    276s] Net route status summary:
[03/15 15:08:30    276s]   Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:08:30    276s]   Non-clock: 91232 (unrouted=4355, trialRouted=86877, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4355, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:08:30    276s] 
[03/15 15:08:30    276s] CCOPT: Done with clock implementation routing.
[03/15 15:08:30    276s] 
[03/15 15:08:30    276s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:02:08 real=0:02:08)
[03/15 15:08:30    276s]   Clock implementation routing done.
[03/15 15:08:30    276s]   Leaving CCOpt scope - extractRC...
[03/15 15:08:30    276s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[03/15 15:08:30    276s] Extraction called for design 'core' of instances=82081 and nets=91375 using extraction engine 'preRoute' .
[03/15 15:08:30    276s] PreRoute RC Extraction called for design core.
[03/15 15:08:30    276s] RC Extraction called in multi-corner(2) mode.
[03/15 15:08:30    276s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 15:08:30    276s] RCMode: PreRoute
[03/15 15:08:30    276s]       RC Corner Indexes            0       1   
[03/15 15:08:30    276s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 15:08:30    276s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 15:08:30    276s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 15:08:30    276s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 15:08:30    276s] Shrink Factor                : 1.00000
[03/15 15:08:30    276s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 15:08:30    276s] Using capacitance table file ...
[03/15 15:08:30    276s] LayerId::1 widthSet size::4
[03/15 15:08:30    276s] LayerId::2 widthSet size::4
[03/15 15:08:30    276s] LayerId::3 widthSet size::4
[03/15 15:08:30    276s] LayerId::4 widthSet size::4
[03/15 15:08:30    276s] LayerId::5 widthSet size::4
[03/15 15:08:30    276s] LayerId::6 widthSet size::4
[03/15 15:08:30    276s] LayerId::7 widthSet size::4
[03/15 15:08:30    276s] LayerId::8 widthSet size::4
[03/15 15:08:30    276s] Updating RC grid for preRoute extraction ...
[03/15 15:08:30    276s] Initializing multi-corner capacitance tables ... 
[03/15 15:08:30    276s] Initializing multi-corner resistance tables ...
[03/15 15:08:31    277s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.297676 ; uaWl: 0.936747 ; uaWlH: 0.316261 ; aWlH: 0.062536 ; Pmax: 0.844400 ; wcR: 0.636400 ; newSi: 0.095900 ; pMod: 81 ; 
[03/15 15:08:31    277s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:01.0  MEM: 1888.531M)
[03/15 15:08:31    277s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[03/15 15:08:31    277s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.2 real=0:00:01.2)
[03/15 15:08:31    277s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 15:08:31    277s] End AAE Lib Interpolated Model. (MEM=1888.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:08:31    278s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/15 15:08:32    278s]   Clock DAG stats after routing clock trees:
[03/15 15:08:32    278s]     cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:08:32    278s]     cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
[03/15 15:08:32    278s]     cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
[03/15 15:08:32    278s]     sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:08:32    278s]     wire capacitance : top=0.000pF, trunk=0.767pF, leaf=7.691pF, total=8.459pF
[03/15 15:08:32    278s]     wire lengths     : top=0.000um, trunk=4879.100um, leaf=43218.800um, total=48097.900um
[03/15 15:08:32    278s]     hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12530.800um, total=16230.000um
[03/15 15:08:32    278s]   Clock DAG net violations after routing clock trees: none
[03/15 15:08:32    278s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[03/15 15:08:32    278s]     Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.097ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:08:32    278s]     Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 23 <= 0.100ns, 18 <= 0.105ns}
[03/15 15:08:32    278s]   Clock DAG library cell distribution after routing clock trees {count}:
[03/15 15:08:32    278s]      Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
[03/15 15:08:32    278s]   Primary reporting skew groups after routing clock trees:
[03/15 15:08:32    278s]     skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
[03/15 15:08:32    278s]         min path sink: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/15 15:08:32    278s]         max path sink: psum_mem_instance/Q_reg_14_/CP
[03/15 15:08:32    278s]   Skew group summary after routing clock trees:
[03/15 15:08:32    278s]     skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
[03/15 15:08:32    278s]   CCOpt::Phase::Routing done. (took cpu=0:02:10 real=0:02:10)
[03/15 15:08:32    278s]   CCOpt::Phase::PostConditioning...
[03/15 15:08:32    278s]   Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
[03/15 15:08:32    278s] OPERPROF: Starting DPlace-Init at level 1, MEM:1936.2M
[03/15 15:08:32    278s] z: 2, totalTracks: 1
[03/15 15:08:32    278s] z: 4, totalTracks: 1
[03/15 15:08:32    278s] z: 6, totalTracks: 1
[03/15 15:08:32    278s] z: 8, totalTracks: 1
[03/15 15:08:32    278s] #spOpts: N=65 mergeVia=F 
[03/15 15:08:32    278s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1936.2M
[03/15 15:08:32    278s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1936.2M
[03/15 15:08:32    278s] Core basic site is core
[03/15 15:08:32    278s] SiteArray: non-trimmed site array dimensions = 410 x 3701
[03/15 15:08:32    278s] SiteArray: use 6,299,648 bytes
[03/15 15:08:32    278s] SiteArray: current memory after site array memory allocation 1942.2M
[03/15 15:08:32    278s] SiteArray: FP blocked sites are writable
[03/15 15:08:32    278s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 15:08:32    278s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1942.2M
[03/15 15:08:32    278s] Process 13583 wires and vias for routing blockage and capacity analysis
[03/15 15:08:32    278s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.022, MEM:1942.2M
[03/15 15:08:32    278s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.140, REAL:0.142, MEM:1942.2M
[03/15 15:08:32    279s] OPERPROF:     Starting CMU at level 3, MEM:1942.2M
[03/15 15:08:32    279s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.009, MEM:1942.2M
[03/15 15:08:32    279s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.200, REAL:0.203, MEM:1942.2M
[03/15 15:08:32    279s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1942.2MB).
[03/15 15:08:32    279s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.296, MEM:1942.2M
[03/15 15:08:32    279s]   Removing CTS place status from clock tree and sinks.
[03/15 15:08:32    279s]   Removed CTS place status from 142 clock cells (out of 144 ) and 0 clock sinks (out of 0 ).
[03/15 15:08:32    279s]   Switching to inst based legalization.
[03/15 15:08:32    279s]   PostConditioning...
[03/15 15:08:32    279s]     PostConditioning active optimizations:
[03/15 15:08:32    279s]      - DRV fixing with cell sizing and buffering
[03/15 15:08:32    279s]      - Skew fixing with cell sizing
[03/15 15:08:32    279s]     
[03/15 15:08:32    279s]     Currently running CTS, using active skew data
[03/15 15:08:32    279s]     Reset bufferability constraints...
[03/15 15:08:32    279s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[03/15 15:08:32    279s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 15:08:32    279s]     Upsizing to fix DRVs...
[03/15 15:08:32    279s]     Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[03/15 15:08:32    279s]     CCOpt-PostConditioning: considered: 143, tested: 143, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/15 15:08:32    279s]     
[03/15 15:08:32    279s]     PRO Statistics: Fix DRVs (initial upsizing):
[03/15 15:08:32    279s]     ============================================
[03/15 15:08:32    279s]     
[03/15 15:08:32    279s]     Cell changes by Net Type:
[03/15 15:08:32    279s]     
[03/15 15:08:32    279s]     -------------------------------------------------------------------------------------------------
[03/15 15:08:32    279s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/15 15:08:32    279s]     -------------------------------------------------------------------------------------------------
[03/15 15:08:32    279s]     top                0            0           0            0                    0                0
[03/15 15:08:32    279s]     trunk              0            0           0            0                    0                0
[03/15 15:08:32    279s]     leaf               0            0           0            0                    0                0
[03/15 15:08:32    279s]     -------------------------------------------------------------------------------------------------
[03/15 15:08:32    279s]     Total              0            0           0            0                    0                0
[03/15 15:08:32    279s]     -------------------------------------------------------------------------------------------------
[03/15 15:08:32    279s]     
[03/15 15:08:32    279s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/15 15:08:32    279s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/15 15:08:32    279s]     
[03/15 15:08:33    279s]     Clock DAG stats PostConditioning after Upsizing to fix DRVs:
[03/15 15:08:33    279s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:08:33    279s]       cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
[03/15 15:08:33    279s]       cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
[03/15 15:08:33    279s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:08:33    279s]       wire capacitance : top=0.000pF, trunk=0.767pF, leaf=7.691pF, total=8.459pF
[03/15 15:08:33    279s]       wire lengths     : top=0.000um, trunk=4879.100um, leaf=43218.800um, total=48097.900um
[03/15 15:08:33    279s]       hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12530.800um, total=16230.000um
[03/15 15:08:33    279s]     Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
[03/15 15:08:33    279s]     Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
[03/15 15:08:33    279s]       Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.097ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:08:33    279s]       Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 23 <= 0.100ns, 18 <= 0.105ns}
[03/15 15:08:33    279s]     Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
[03/15 15:08:33    279s]        Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
[03/15 15:08:33    279s]     Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
[03/15 15:08:33    279s]       skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
[03/15 15:08:33    279s]           min path sink: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/15 15:08:33    279s]           max path sink: psum_mem_instance/Q_reg_14_/CP
[03/15 15:08:33    279s]     Skew group summary PostConditioning after Upsizing to fix DRVs:
[03/15 15:08:33    279s]       skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
[03/15 15:08:33    279s]     Upsizing to fix DRVs done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/15 15:08:33    279s]     Recomputing CTS skew targets...
[03/15 15:08:33    279s]     Resolving skew group constraints...
[03/15 15:08:34    280s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
[03/15 15:08:34    280s]     Resolving skew group constraints done.
[03/15 15:08:34    280s]     Recomputing CTS skew targets done. (took cpu=0:00:00.9 real=0:00:00.9)
[03/15 15:08:34    280s]     Fixing DRVs...
[03/15 15:08:34    280s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/15 15:08:34    280s]     CCOpt-PostConditioning: considered: 143, tested: 143, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[03/15 15:08:34    280s]     
[03/15 15:08:34    280s]     PRO Statistics: Fix DRVs (cell sizing):
[03/15 15:08:34    280s]     =======================================
[03/15 15:08:34    280s]     
[03/15 15:08:34    280s]     Cell changes by Net Type:
[03/15 15:08:34    280s]     
[03/15 15:08:34    280s]     -------------------------------------------------------------------------------------------------
[03/15 15:08:34    280s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/15 15:08:34    280s]     -------------------------------------------------------------------------------------------------
[03/15 15:08:34    280s]     top                0            0           0            0                    0                0
[03/15 15:08:34    280s]     trunk              0            0           0            0                    0                0
[03/15 15:08:34    280s]     leaf               0            0           0            0                    0                0
[03/15 15:08:34    280s]     -------------------------------------------------------------------------------------------------
[03/15 15:08:34    280s]     Total              0            0           0            0                    0                0
[03/15 15:08:34    280s]     -------------------------------------------------------------------------------------------------
[03/15 15:08:34    280s]     
[03/15 15:08:34    280s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/15 15:08:34    280s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/15 15:08:34    280s]     
[03/15 15:08:34    280s]     Clock DAG stats PostConditioning after DRV fixing:
[03/15 15:08:34    280s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:08:34    280s]       cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
[03/15 15:08:34    280s]       cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
[03/15 15:08:34    280s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:08:34    280s]       wire capacitance : top=0.000pF, trunk=0.767pF, leaf=7.691pF, total=8.459pF
[03/15 15:08:34    280s]       wire lengths     : top=0.000um, trunk=4879.100um, leaf=43218.800um, total=48097.900um
[03/15 15:08:34    280s]       hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12530.800um, total=16230.000um
[03/15 15:08:34    280s]     Clock DAG net violations PostConditioning after DRV fixing: none
[03/15 15:08:34    280s]     Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
[03/15 15:08:34    280s]       Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.097ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:08:34    280s]       Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 23 <= 0.100ns, 18 <= 0.105ns}
[03/15 15:08:34    280s]     Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
[03/15 15:08:34    280s]        Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
[03/15 15:08:34    280s]     Primary reporting skew groups PostConditioning after DRV fixing:
[03/15 15:08:34    280s]       skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
[03/15 15:08:34    280s]           min path sink: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/15 15:08:34    280s]           max path sink: psum_mem_instance/Q_reg_14_/CP
[03/15 15:08:34    280s]     Skew group summary PostConditioning after DRV fixing:
[03/15 15:08:34    280s]       skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
[03/15 15:08:34    280s]     Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 15:08:34    280s]     Buffering to fix DRVs...
[03/15 15:08:34    280s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[03/15 15:08:34    280s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[03/15 15:08:34    280s]     Inserted 0 buffers and inverters.
[03/15 15:08:34    280s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[03/15 15:08:34    280s]     CCOpt-PostConditioning: nets considered: 143, nets tested: 143, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[03/15 15:08:34    280s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[03/15 15:08:34    280s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:08:34    280s]       cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
[03/15 15:08:34    280s]       cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
[03/15 15:08:34    280s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:08:34    280s]       wire capacitance : top=0.000pF, trunk=0.767pF, leaf=7.691pF, total=8.459pF
[03/15 15:08:34    280s]       wire lengths     : top=0.000um, trunk=4879.100um, leaf=43218.800um, total=48097.900um
[03/15 15:08:34    280s]       hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12530.800um, total=16230.000um
[03/15 15:08:34    280s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[03/15 15:08:34    280s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[03/15 15:08:34    280s]       Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.097ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:08:34    280s]       Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 23 <= 0.100ns, 18 <= 0.105ns}
[03/15 15:08:34    280s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[03/15 15:08:34    280s]        Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
[03/15 15:08:34    281s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[03/15 15:08:34    281s]       skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
[03/15 15:08:34    281s]           min path sink: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/15 15:08:34    281s]           max path sink: psum_mem_instance/Q_reg_14_/CP
[03/15 15:08:34    281s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[03/15 15:08:34    281s]       skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
[03/15 15:08:34    281s]     Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 15:08:34    281s]     
[03/15 15:08:34    281s]     Slew Diagnostics: After DRV fixing
[03/15 15:08:34    281s]     ==================================
[03/15 15:08:34    281s]     
[03/15 15:08:34    281s]     Global Causes:
[03/15 15:08:34    281s]     
[03/15 15:08:34    281s]     -----
[03/15 15:08:34    281s]     Cause
[03/15 15:08:34    281s]     -----
[03/15 15:08:34    281s]       (empty table)
[03/15 15:08:34    281s]     -----
[03/15 15:08:34    281s]     
[03/15 15:08:34    281s]     Top 5 overslews:
[03/15 15:08:34    281s]     
[03/15 15:08:34    281s]     ---------------------------------
[03/15 15:08:34    281s]     Overslew    Causes    Driving Pin
[03/15 15:08:34    281s]     ---------------------------------
[03/15 15:08:34    281s]       (empty table)
[03/15 15:08:34    281s]     ---------------------------------
[03/15 15:08:34    281s]     
[03/15 15:08:34    281s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[03/15 15:08:34    281s]     
[03/15 15:08:34    281s]     -------------------
[03/15 15:08:34    281s]     Cause    Occurences
[03/15 15:08:34    281s]     -------------------
[03/15 15:08:34    281s]       (empty table)
[03/15 15:08:34    281s]     -------------------
[03/15 15:08:34    281s]     
[03/15 15:08:34    281s]     Violation diagnostics counts from the 0 nodes that have violations:
[03/15 15:08:34    281s]     
[03/15 15:08:34    281s]     -------------------
[03/15 15:08:34    281s]     Cause    Occurences
[03/15 15:08:34    281s]     -------------------
[03/15 15:08:34    281s]       (empty table)
[03/15 15:08:34    281s]     -------------------
[03/15 15:08:34    281s]     
[03/15 15:08:34    281s]     Fixing Skew by cell sizing...
[03/15 15:08:34    281s]     Path optimization required 0 stage delay updates 
[03/15 15:08:34    281s]     Resized 0 clock insts to decrease delay.
[03/15 15:08:34    281s]     Fixing short paths with downsize only
[03/15 15:08:34    281s]     Path optimization required 0 stage delay updates 
[03/15 15:08:34    281s]     Resized 0 clock insts to increase delay.
[03/15 15:08:34    281s]     
[03/15 15:08:34    281s]     PRO Statistics: Fix Skew (cell sizing):
[03/15 15:08:34    281s]     =======================================
[03/15 15:08:34    281s]     
[03/15 15:08:34    281s]     Cell changes by Net Type:
[03/15 15:08:34    281s]     
[03/15 15:08:34    281s]     -------------------------------------------------------------------------------------------------
[03/15 15:08:34    281s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[03/15 15:08:34    281s]     -------------------------------------------------------------------------------------------------
[03/15 15:08:34    281s]     top                0            0           0            0                    0                0
[03/15 15:08:34    281s]     trunk              0            0           0            0                    0                0
[03/15 15:08:34    281s]     leaf               0            0           0            0                    0                0
[03/15 15:08:34    281s]     -------------------------------------------------------------------------------------------------
[03/15 15:08:34    281s]     Total              0            0           0            0                    0                0
[03/15 15:08:34    281s]     -------------------------------------------------------------------------------------------------
[03/15 15:08:34    281s]     
[03/15 15:08:34    281s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[03/15 15:08:34    281s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[03/15 15:08:34    281s]     
[03/15 15:08:34    281s]     Clock DAG stats PostConditioning after skew fixing by cell sizing:
[03/15 15:08:34    281s]       cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:08:34    281s]       cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
[03/15 15:08:34    281s]       cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
[03/15 15:08:34    281s]       sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:08:34    281s]       wire capacitance : top=0.000pF, trunk=0.767pF, leaf=7.691pF, total=8.459pF
[03/15 15:08:34    281s]       wire lengths     : top=0.000um, trunk=4879.100um, leaf=43218.800um, total=48097.900um
[03/15 15:08:34    281s]       hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12530.800um, total=16230.000um
[03/15 15:08:34    281s]     Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
[03/15 15:08:34    281s]     Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
[03/15 15:08:34    281s]       Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.097ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:08:34    281s]       Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 23 <= 0.100ns, 18 <= 0.105ns}
[03/15 15:08:34    281s]     Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
[03/15 15:08:34    281s]        Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
[03/15 15:08:35    281s]     Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
[03/15 15:08:35    281s]       skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
[03/15 15:08:35    281s]           min path sink: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/15 15:08:35    281s]           max path sink: psum_mem_instance/Q_reg_14_/CP
[03/15 15:08:35    281s]     Skew group summary PostConditioning after skew fixing by cell sizing:
[03/15 15:08:35    281s]       skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
[03/15 15:08:35    281s]     Fixing Skew by cell sizing done. (took cpu=0:00:00.3 real=0:00:00.3)
[03/15 15:08:35    281s]     Reconnecting optimized routes...
[03/15 15:08:35    281s]     Reset timing graph...
[03/15 15:08:35    281s] Ignoring AAE DB Resetting ...
[03/15 15:08:35    281s]     Reset timing graph done.
[03/15 15:08:35    281s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/15 15:08:35    281s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
[03/15 15:08:35    281s]     Set dirty flag on 0 insts, 0 nets
[03/15 15:08:35    281s]   PostConditioning done.
[03/15 15:08:35    281s] Net route status summary:
[03/15 15:08:35    281s]   Clock:       143 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=143, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:08:35    281s]   Non-clock: 91232 (unrouted=4355, trialRouted=86877, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4355, (crossesIlmBoundary AND tooFewTerms=0)])
[03/15 15:08:35    281s]   Update timing and DAG stats after post-conditioning...
[03/15 15:08:35    281s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/15 15:08:35    281s]   Clock tree timing engine global stage delay update for WC:setup.late...
[03/15 15:08:35    281s] End AAE Lib Interpolated Model. (MEM=1932.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:08:35    282s]   Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.5)
[03/15 15:08:35    282s]   Clock DAG stats after post-conditioning:
[03/15 15:08:35    282s]     cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:08:35    282s]     cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
[03/15 15:08:35    282s]     cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
[03/15 15:08:35    282s]     sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:08:35    282s]     wire capacitance : top=0.000pF, trunk=0.767pF, leaf=7.691pF, total=8.459pF
[03/15 15:08:35    282s]     wire lengths     : top=0.000um, trunk=4879.100um, leaf=43218.800um, total=48097.900um
[03/15 15:08:35    282s]     hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12530.800um, total=16230.000um
[03/15 15:08:35    282s]   Clock DAG net violations after post-conditioning: none
[03/15 15:08:35    282s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[03/15 15:08:35    282s]     Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.097ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:08:35    282s]     Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 23 <= 0.100ns, 18 <= 0.105ns}
[03/15 15:08:35    282s]   Clock DAG library cell distribution after post-conditioning {count}:
[03/15 15:08:35    282s]      Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
[03/15 15:08:36    282s]   Primary reporting skew groups after post-conditioning:
[03/15 15:08:36    282s]     skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
[03/15 15:08:36    282s]         min path sink: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/15 15:08:36    282s]         max path sink: psum_mem_instance/Q_reg_14_/CP
[03/15 15:08:36    282s]   Skew group summary after post-conditioning:
[03/15 15:08:36    282s]     skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
[03/15 15:08:36    282s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:03.9 real=0:00:03.9)
[03/15 15:08:36    282s]   Setting CTS place status to fixed for clock tree and sinks.
[03/15 15:08:36    282s]   numClockCells = 144, numClockCellsFixed = 144, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/15 15:08:36    282s]   Post-balance tidy up or trial balance steps...
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   Clock DAG stats at end of CTS:
[03/15 15:08:36    282s]   ==============================
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   --------------------------------------------------------------
[03/15 15:08:36    282s]   Cell type                     Count    Area        Capacitance
[03/15 15:08:36    282s]   --------------------------------------------------------------
[03/15 15:08:36    282s]   Buffers                        142     1380.960       0.754
[03/15 15:08:36    282s]   Inverters                        0        0.000       0.000
[03/15 15:08:36    282s]   Integrated Clock Gates           0        0.000       0.000
[03/15 15:08:36    282s]   Non-Integrated Clock Gates       0        0.000       0.000
[03/15 15:08:36    282s]   Clock Logic                      0        0.000       0.000
[03/15 15:08:36    282s]   All                            142     1380.960       0.754
[03/15 15:08:36    282s]   --------------------------------------------------------------
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   Clock DAG wire lengths at end of CTS:
[03/15 15:08:36    282s]   =====================================
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   --------------------
[03/15 15:08:36    282s]   Type     Wire Length
[03/15 15:08:36    282s]   --------------------
[03/15 15:08:36    282s]   Top           0.000
[03/15 15:08:36    282s]   Trunk      4879.100
[03/15 15:08:36    282s]   Leaf      43218.800
[03/15 15:08:36    282s]   Total     48097.900
[03/15 15:08:36    282s]   --------------------
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   Clock DAG hp wire lengths at end of CTS:
[03/15 15:08:36    282s]   ========================================
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   -----------------------
[03/15 15:08:36    282s]   Type     hp Wire Length
[03/15 15:08:36    282s]   -----------------------
[03/15 15:08:36    282s]   Top            0.000
[03/15 15:08:36    282s]   Trunk       3699.200
[03/15 15:08:36    282s]   Leaf       12530.800
[03/15 15:08:36    282s]   Total      16230.000
[03/15 15:08:36    282s]   -----------------------
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   Clock DAG capacitances at end of CTS:
[03/15 15:08:36    282s]   =====================================
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   ----------------------------------
[03/15 15:08:36    282s]   Type     Gate      Wire     Total
[03/15 15:08:36    282s]   ----------------------------------
[03/15 15:08:36    282s]   Top       0.000    0.000     0.000
[03/15 15:08:36    282s]   Trunk     0.754    0.767     1.522
[03/15 15:08:36    282s]   Leaf     11.252    7.691    18.943
[03/15 15:08:36    282s]   Total    12.006    8.459    20.465
[03/15 15:08:36    282s]   ----------------------------------
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   Clock DAG sink capacitances at end of CTS:
[03/15 15:08:36    282s]   ==========================================
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   ---------------------------------------------------------
[03/15 15:08:36    282s]   Count    Total     Average    Std. Dev.    Min      Max
[03/15 15:08:36    282s]   ---------------------------------------------------------
[03/15 15:08:36    282s]   11984    11.252     0.001       0.000      0.001    0.001
[03/15 15:08:36    282s]   ---------------------------------------------------------
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   Clock DAG net violations at end of CTS:
[03/15 15:08:36    282s]   =======================================
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   None
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   Clock DAG primary half-corner transition distribution at end of CTS:
[03/15 15:08:36    282s]   ====================================================================
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 15:08:36    282s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                 Over Target
[03/15 15:08:36    282s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 15:08:36    282s]   Trunk       0.105       17      0.074       0.017      0.031    0.097    {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}           -
[03/15 15:08:36    282s]   Leaf        0.105      126      0.094       0.004      0.074    0.104    {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 23 <= 0.100ns, 18 <= 0.105ns}         -
[03/15 15:08:36    282s]   -----------------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   Clock DAG library cell distribution at end of CTS:
[03/15 15:08:36    282s]   ==================================================
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   ---------------------------------------
[03/15 15:08:36    282s]   Name      Type      Inst     Inst Area 
[03/15 15:08:36    282s]                       Count    (um^2)
[03/15 15:08:36    282s]   ---------------------------------------
[03/15 15:08:36    282s]   CKBD16    buffer     125      1260.000
[03/15 15:08:36    282s]   CKBD12    buffer      12        95.040
[03/15 15:08:36    282s]   CKBD8     buffer       3        17.280
[03/15 15:08:36    282s]   CKBD6     buffer       2         8.640
[03/15 15:08:36    282s]   ---------------------------------------
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   Primary reporting skew groups summary at end of CTS:
[03/15 15:08:36    282s]   ====================================================
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 15:08:36    282s]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/15 15:08:36    282s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 15:08:36    282s]   WC:setup.late    clk/CON       0.320     0.374     0.054       0.057         0.034           0.016           0.348        0.008     100% {0.320, 0.374}
[03/15 15:08:36    282s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   Skew group summary at end of CTS:
[03/15 15:08:36    282s]   =================================
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 15:08:36    282s]   Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[03/15 15:08:36    282s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 15:08:36    282s]   WC:setup.late    clk/CON       0.320     0.374     0.054       0.057         0.034           0.016           0.348        0.008     100% {0.320, 0.374}
[03/15 15:08:36    282s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   
[03/15 15:08:36    282s]   Found a total of 0 clock tree pins with a slew violation.
[03/15 15:08:36    282s]   
[03/15 15:08:36    283s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.4 real=0:00:00.4)
[03/15 15:08:36    283s] Synthesizing clock trees done.
[03/15 15:08:36    283s] Tidy Up And Update Timing...
[03/15 15:08:36    283s] External - Set all clocks to propagated mode...
[03/15 15:08:36    283s] **WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
[03/15 15:08:36    283s]  * CCOpt property update_io_latency is false
[03/15 15:08:36    283s] 
[03/15 15:08:36    283s] Setting all clocks to propagated mode.
[03/15 15:08:39    285s] External - Set all clocks to propagated mode done. (took cpu=0:00:02.7 real=0:00:02.7)
[03/15 15:08:39    285s] Clock DAG stats after update timingGraph:
[03/15 15:08:39    285s]   cell counts      : b=142, i=0, icg=0, nicg=0, l=0, total=142
[03/15 15:08:39    285s]   cell areas       : b=1380.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1380.960um^2
[03/15 15:08:39    285s]   cell capacitance : b=0.754pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.754pF
[03/15 15:08:39    285s]   sink capacitance : count=11984, total=11.252pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[03/15 15:08:39    285s]   wire capacitance : top=0.000pF, trunk=0.767pF, leaf=7.691pF, total=8.459pF
[03/15 15:08:39    285s]   wire lengths     : top=0.000um, trunk=4879.100um, leaf=43218.800um, total=48097.900um
[03/15 15:08:39    285s]   hp wire lengths  : top=0.000um, trunk=3699.200um, leaf=12530.800um, total=16230.000um
[03/15 15:08:39    285s] Clock DAG net violations after update timingGraph: none
[03/15 15:08:39    285s] Clock DAG primary half-corner transition distribution after update timingGraph:
[03/15 15:08:39    285s]   Trunk : target=0.105ns count=17 avg=0.074ns sd=0.017ns min=0.031ns max=0.097ns {3 <= 0.063ns, 10 <= 0.084ns, 2 <= 0.094ns, 2 <= 0.100ns, 0 <= 0.105ns}
[03/15 15:08:39    285s]   Leaf  : target=0.105ns count=126 avg=0.094ns sd=0.004ns min=0.074ns max=0.104ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 23 <= 0.100ns, 18 <= 0.105ns}
[03/15 15:08:39    285s] Clock DAG library cell distribution after update timingGraph {count}:
[03/15 15:08:39    285s]    Bufs: CKBD16: 125 CKBD12: 12 CKBD8: 3 CKBD6: 2 
[03/15 15:08:39    286s] Primary reporting skew groups after update timingGraph:
[03/15 15:08:39    286s]   skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
[03/15 15:08:39    286s]       min path sink: mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_33_/CP
[03/15 15:08:39    286s]       max path sink: psum_mem_instance/Q_reg_14_/CP
[03/15 15:08:39    286s] Skew group summary after update timingGraph:
[03/15 15:08:39    286s]   skew_group clk/CON: insertion delay [min=0.320, max=0.374, avg=0.348, sd=0.008], skew [0.054 vs 0.057], 100% {0.320, 0.374} (wid=0.045 ws=0.034) (gid=0.345 gs=0.044)
[03/15 15:08:39    286s] Logging CTS constraint violations...
[03/15 15:08:39    286s]   No violations found.
[03/15 15:08:39    286s] Logging CTS constraint violations done.
[03/15 15:08:39    286s] Tidy Up And Update Timing done. (took cpu=0:00:03.2 real=0:00:03.2)
[03/15 15:08:39    286s] Runtime done. (took cpu=0:03:48 real=0:03:48)
[03/15 15:08:39    286s] Runtime Report Coverage % = 92.7
[03/15 15:08:39    286s] Runtime Summary
[03/15 15:08:39    286s] ===============
[03/15 15:08:39    286s] Clock Runtime:  (25%) Core CTS          54.10 (Init 9.51, Construction 11.65, Implementation 22.52, eGRPC 3.99, PostConditioning 3.87, Other 2.55)
[03/15 15:08:39    286s] Clock Runtime:  (66%) CTS services     140.64 (RefinePlace 9.71, EarlyGlobalClock 6.80, NanoRoute 120.69, ExtractRC 3.44, TimingAnalysis 0.00)
[03/15 15:08:39    286s] Clock Runtime:   (7%) Other CTS         16.46 (Init 5.13, CongRepair/EGR-DP 8.66, TimingUpdate 2.66, Other 0.00)
[03/15 15:08:39    286s] Clock Runtime: (100%) Total            211.19
[03/15 15:08:39    286s] 
[03/15 15:08:39    286s] 
[03/15 15:08:39    286s] Runtime Summary:
[03/15 15:08:39    286s] ================
[03/15 15:08:39    286s] 
[03/15 15:08:39    286s] -------------------------------------------------------------------------------------------------------------------
[03/15 15:08:39    286s] wall    % time  children  called  name
[03/15 15:08:39    286s] -------------------------------------------------------------------------------------------------------------------
[03/15 15:08:39    286s] 227.88  100.00   227.88     0       
[03/15 15:08:39    286s] 227.88  100.00   211.19     1     Runtime
[03/15 15:08:39    286s]   3.41    1.50     3.41     1     CCOpt::Phase::Initialization
[03/15 15:08:39    286s]   3.41    1.50     3.39     1       Check Prerequisites
[03/15 15:08:39    286s]   0.66    0.29     0.00     1         Leaving CCOpt scope - CheckPlace
[03/15 15:08:39    286s]   2.73    1.20     0.00     1         Validating CTS configuration
[03/15 15:08:39    286s]   0.00    0.00     0.00     1           Checking module port directions
[03/15 15:08:39    286s]   0.00    0.00     0.00     1         External - Set all clocks to propagated mode
[03/15 15:08:39    286s]  10.34    4.54     7.42     1     CCOpt::Phase::PreparingToBalance
[03/15 15:08:39    286s]   0.00    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[03/15 15:08:39    286s]   0.20    0.09     0.00     1       Leaving CCOpt scope - Initializing activity data
[03/15 15:08:39    286s]   4.28    1.88     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[03/15 15:08:39    286s]   0.54    0.23     0.00     1       Legalization setup
[03/15 15:08:39    286s]   2.41    1.06     0.00     1       Validating CTS configuration
[03/15 15:08:39    286s]   0.00    0.00     0.00     1         Checking module port directions
[03/15 15:08:39    286s]   0.90    0.39     0.00     1     Preparing To Balance
[03/15 15:08:39    286s]  24.68   10.83    24.68     1     CCOpt::Phase::Construction
[03/15 15:08:39    286s]  22.49    9.87    22.42     1       Stage::Clustering
[03/15 15:08:39    286s]  13.04    5.72    12.55     1         Clustering
[03/15 15:08:39    286s]   0.00    0.00     0.00     1           Initialize for clustering
[03/15 15:08:39    286s]   6.56    2.88     0.39     1           Bottom-up phase
[03/15 15:08:39    286s]   0.39    0.17     0.00     1             Clock tree timing engine global stage delay update for WC:setup.late
[03/15 15:08:39    286s]   5.99    2.63     5.14     1           Legalizing clock trees
[03/15 15:08:39    286s]   4.72    2.07     0.00     1             Leaving CCOpt scope - ClockRefiner
[03/15 15:08:39    286s]   0.42    0.18     0.00     1             Clock tree timing engine global stage delay update for WC:setup.late
[03/15 15:08:39    286s]   9.38    4.12     8.73     1         CongRepair After Initial Clustering
[03/15 15:08:39    286s]   7.18    3.15     6.26     1           Leaving CCOpt scope - Early Global Route
[03/15 15:08:39    286s]   1.96    0.86     0.00     1             Early Global Route - eGR->NR step
[03/15 15:08:39    286s]   4.30    1.89     0.00     1             Congestion Repair
[03/15 15:08:39    286s]   1.13    0.50     0.00     1           Leaving CCOpt scope - extractRC
[03/15 15:08:39    286s]   0.42    0.18     0.00     1           Clock tree timing engine global stage delay update for WC:setup.late
[03/15 15:08:39    286s]   0.61    0.27     0.61     1       Stage::DRV Fixing
[03/15 15:08:39    286s]   0.24    0.11     0.00     1         Fixing clock tree slew time and max cap violations
[03/15 15:08:39    286s]   0.36    0.16     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[03/15 15:08:39    286s]   1.59    0.70     1.54     1       Stage::Insertion Delay Reduction
[03/15 15:08:39    286s]   0.16    0.07     0.00     1         Removing unnecessary root buffering
[03/15 15:08:39    286s]   0.11    0.05     0.00     1         Removing unconstrained drivers
[03/15 15:08:39    286s]   0.16    0.07     0.00     1         Reducing insertion delay 1
[03/15 15:08:39    286s]   0.32    0.14     0.00     1         Removing longest path buffering
[03/15 15:08:39    286s]   0.78    0.34     0.00     1         Reducing insertion delay 2
[03/15 15:08:39    286s]  23.27   10.21    23.25     1     CCOpt::Phase::Implementation
[03/15 15:08:39    286s]   2.76    1.21     2.72     1       Stage::Reducing Power
[03/15 15:08:39    286s]   0.26    0.12     0.00     1         Improving clock tree routing
[03/15 15:08:39    286s]   2.15    0.94     0.01     1         Reducing clock tree power 1
[03/15 15:08:39    286s]   0.01    0.00     0.00     1           Legalizing clock trees
[03/15 15:08:39    286s]   0.30    0.13     0.00     1         Reducing clock tree power 2
[03/15 15:08:39    286s]   5.73    2.52     5.44     1       Stage::Balancing
[03/15 15:08:39    286s]   3.64    1.60     3.52     1         Approximately balancing fragments step
[03/15 15:08:39    286s]   1.18    0.52     0.00     1           Resolve constraints - Approximately balancing fragments
[03/15 15:08:39    286s]   0.41    0.18     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[03/15 15:08:39    286s]   0.22    0.10     0.00     1           Moving gates to improve sub-tree skew
[03/15 15:08:39    286s]   1.51    0.66     0.00     1           Approximately balancing fragments bottom up
[03/15 15:08:39    286s]   0.20    0.09     0.00     1           Approximately balancing fragments, wire and cell delays
[03/15 15:08:39    286s]   0.35    0.15     0.00     1         Improving fragments clock skew
[03/15 15:08:39    286s]   1.01    0.44     0.89     1         Approximately balancing step
[03/15 15:08:39    286s]   0.69    0.30     0.00     1           Resolve constraints - Approximately balancing
[03/15 15:08:39    286s]   0.20    0.09     0.00     1           Approximately balancing, wire and cell delays
[03/15 15:08:39    286s]   0.13    0.06     0.00     1         Fixing clock tree overload
[03/15 15:08:39    286s]   0.30    0.13     0.00     1         Approximately balancing paths
[03/15 15:08:39    286s]  13.56    5.95    13.52     1       Stage::Polishing
[03/15 15:08:39    286s]   0.73    0.32     0.38     1         Merging balancing drivers for power
[03/15 15:08:39    286s]   0.38    0.17     0.00     1           Clock tree timing engine global stage delay update for WC:setup.late
[03/15 15:08:39    286s]   0.36    0.16     0.00     1         Improving clock skew
[03/15 15:08:39    286s]   2.58    1.13     0.01     1         Reducing clock tree power 3
[03/15 15:08:39    286s]   0.01    0.00     0.00     1           Legalizing clock trees
[03/15 15:08:39    286s]   0.31    0.14     0.00     1         Improving insertion delay
[03/15 15:08:39    286s]   9.55    4.19     8.75     1         Wire Opt OverFix
[03/15 15:08:39    286s]   8.41    3.69     7.98     1           Wire Reduction extra effort
[03/15 15:08:39    286s]   0.14    0.06     0.00     1             Artificially removing short and long paths
[03/15 15:08:39    286s]   0.04    0.02     0.00     1             Global shorten wires A0
[03/15 15:08:39    286s]   6.15    2.70     0.00     2             Move For Wirelength - core
[03/15 15:08:39    286s]   0.10    0.04     0.00     1             Global shorten wires A1
[03/15 15:08:39    286s]   1.38    0.60     0.00     1             Global shorten wires B
[03/15 15:08:39    286s]   0.17    0.07     0.00     1             Move For Wirelength - branch
[03/15 15:08:39    286s]   0.34    0.15     0.34     1           Optimizing orientation
[03/15 15:08:39    286s]   0.34    0.15     0.00     1             FlipOpt
[03/15 15:08:39    286s]   1.20    0.53     0.75     1       Stage::Updating netlist
[03/15 15:08:39    286s]   0.75    0.33     0.00     1         Leaving CCOpt scope - ClockRefiner
[03/15 15:08:39    286s]  11.36    4.99     9.88     1     CCOpt::Phase::eGRPC
[03/15 15:08:39    286s]   2.30    1.01     1.98     1       Leaving CCOpt scope - Routing Tools
[03/15 15:08:39    286s]   1.98    0.87     0.00     1         Early Global Route - eGR->NR step
[03/15 15:08:39    286s]   1.15    0.51     0.00     1       Leaving CCOpt scope - extractRC
[03/15 15:08:39    286s]   0.39    0.17     0.39     1       Reset bufferability constraints
[03/15 15:08:39    286s]   0.39    0.17     0.00     1         Clock tree timing engine global stage delay update for WC:setup.late
[03/15 15:08:39    286s]   0.42    0.18     0.11     1       Moving buffers
[03/15 15:08:39    286s]   0.11    0.05     0.00     1         Violation analysis
[03/15 15:08:39    286s]   0.82    0.36     0.05     1       Initial Pass of Downsizing Clock Tree Cells
[03/15 15:08:39    286s]   0.05    0.02     0.00     1         Artificially removing long paths
[03/15 15:08:39    286s]   0.00    0.00     0.00     1         Reverting Artificially removing long paths
[03/15 15:08:39    286s]   0.36    0.16     0.00     1       Fixing DRVs
[03/15 15:08:39    286s]   0.10    0.04     0.00     1       Reconnecting optimized routes
[03/15 15:08:39    286s]   0.10    0.04     0.00     1       Violation analysis
[03/15 15:08:39    286s]   4.24    1.86     0.00     1       Leaving CCOpt scope - ClockRefiner
[03/15 15:08:39    286s] 129.76   56.94   129.19     1     CCOpt::Phase::Routing
[03/15 15:08:39    286s] 127.59   55.99   127.00     1       Leaving CCOpt scope - Routing Tools
[03/15 15:08:39    286s]   1.94    0.85     0.00     1         Early Global Route - eGR->NR step
[03/15 15:08:39    286s] 120.69   52.96     0.00     1         NanoRoute
[03/15 15:08:39    286s]   4.37    1.92     0.00     1         Route Remaining Unrouted Nets
[03/15 15:08:39    286s]   1.15    0.51     0.00     1       Leaving CCOpt scope - extractRC
[03/15 15:08:39    286s]   0.44    0.19     0.00     1       Clock tree timing engine global stage delay update for WC:setup.late
[03/15 15:08:39    286s]   3.87    1.70     2.97     1     CCOpt::Phase::PostConditioning
[03/15 15:08:39    286s]   0.00    0.00     0.00     1       Reset bufferability constraints
[03/15 15:08:39    286s]   0.47    0.21     0.00     1       Upsizing to fix DRVs
[03/15 15:08:39    286s]   0.90    0.39     0.00     1       Recomputing CTS skew targets
[03/15 15:08:39    286s]   0.34    0.15     0.00     1       Fixing DRVs
[03/15 15:08:39    286s]   0.33    0.14     0.00     1       Buffering to fix DRVs
[03/15 15:08:39    286s]   0.35    0.15     0.00     1       Fixing Skew by cell sizing
[03/15 15:08:39    286s]   0.12    0.05     0.00     1       Reconnecting optimized routes
[03/15 15:08:39    286s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[03/15 15:08:39    286s]   0.47    0.21     0.00     1       Clock tree timing engine global stage delay update for WC:setup.late
[03/15 15:08:39    286s]   0.40    0.18     0.00     1     Post-balance tidy up or trial balance steps
[03/15 15:08:39    286s]   3.20    1.40     2.66     1     Tidy Up And Update Timing
[03/15 15:08:39    286s]   2.66    1.17     0.00     1       External - Set all clocks to propagated mode
[03/15 15:08:39    286s] -------------------------------------------------------------------------------------------------------------------
[03/15 15:08:39    286s] 
[03/15 15:08:39    286s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/15 15:08:39    286s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1959.1M
[03/15 15:08:40    286s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.230, REAL:0.221, MEM:1959.1M
[03/15 15:08:40    286s] Synthesizing clock trees with CCOpt done.
[03/15 15:08:40    286s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1537.7M, totSessionCpu=0:04:47 **
[03/15 15:08:40    286s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 15:08:43    289s] Need call spDPlaceInit before registerPrioInstLoc.
[03/15 15:08:43    289s] GigaOpt running with 1 threads.
[03/15 15:08:43    289s] Info: 1 threads available for lower-level modules during optimization.
[03/15 15:08:43    289s] OPERPROF: Starting DPlace-Init at level 1, MEM:1886.1M
[03/15 15:08:43    289s] z: 2, totalTracks: 1
[03/15 15:08:43    289s] z: 4, totalTracks: 1
[03/15 15:08:43    289s] z: 6, totalTracks: 1
[03/15 15:08:43    289s] z: 8, totalTracks: 1
[03/15 15:08:43    289s] #spOpts: N=65 mergeVia=F 
[03/15 15:08:43    289s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1886.1M
[03/15 15:08:43    289s] OPERPROF:     Starting CMU at level 3, MEM:1886.1M
[03/15 15:08:43    289s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.007, MEM:1886.1M
[03/15 15:08:43    290s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.117, MEM:1886.1M
[03/15 15:08:43    290s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1886.1MB).
[03/15 15:08:43    290s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.207, MEM:1886.1M
[03/15 15:08:43    290s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:43    290s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:43    290s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:43    290s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:43    290s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:43    290s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:43    290s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:43    290s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:43    290s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:43    290s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:43    290s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/15 15:08:43    290s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/15 15:08:43    290s] 	Cell FILL1_LL, site bcore.
[03/15 15:08:43    290s] 	Cell FILL_NW_HH, site bcore.
[03/15 15:08:43    290s] 	Cell FILL_NW_LL, site bcore.
[03/15 15:08:43    290s] 	Cell LVLLHCD1, site bcore.
[03/15 15:08:43    290s] 	Cell LVLLHCD2, site bcore.
[03/15 15:08:43    290s] 	Cell LVLLHCD4, site bcore.
[03/15 15:08:43    290s] 	Cell LVLLHCD8, site bcore.
[03/15 15:08:43    290s] 	Cell LVLLHD1, site bcore.
[03/15 15:08:43    290s] 	Cell LVLLHD2, site bcore.
[03/15 15:08:43    290s] 	Cell LVLLHD4, site bcore.
[03/15 15:08:43    290s] 	Cell LVLLHD8, site bcore.
[03/15 15:08:43    290s] .
[03/15 15:08:43    290s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1886.1M
[03/15 15:08:43    290s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.200, REAL:0.200, MEM:1886.1M
[03/15 15:08:43    290s] 
[03/15 15:08:43    290s] Creating Lib Analyzer ...
[03/15 15:08:43    290s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 15:08:43    290s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 15:08:43    290s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 15:08:43    290s] 
[03/15 15:08:45    291s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:51 mem=1910.1M
[03/15 15:08:45    291s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:51 mem=1910.1M
[03/15 15:08:45    291s] Creating Lib Analyzer, finished. 
[03/15 15:08:45    291s] Effort level <high> specified for reg2reg path_group
[03/15 15:08:48    295s] Processing average sequential pin duty cycle 
[03/15 15:08:51    298s] **optDesign ... cpu = 0:00:12, real = 0:00:11, mem = 1542.3M, totSessionCpu=0:04:58 **
[03/15 15:08:51    298s] *** optDesign -postCTS ***
[03/15 15:08:51    298s] DRC Margin: user margin 0.0; extra margin 0.2
[03/15 15:08:51    298s] Hold Target Slack: user slack 0
[03/15 15:08:51    298s] Setup Target Slack: user slack 0; extra slack 0.0
[03/15 15:08:51    298s] setUsefulSkewMode -ecoRoute false
[03/15 15:08:51    298s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 15:08:51    298s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1916.4M
[03/15 15:08:51    298s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.106, MEM:1916.4M
[03/15 15:08:51    298s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1916.4M
[03/15 15:08:51    298s] All LLGs are deleted
[03/15 15:08:51    298s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1916.4M
[03/15 15:08:51    298s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1910.4M
[03/15 15:08:51    298s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1910.4M
[03/15 15:08:51    298s] Start to check current routing status for nets...
[03/15 15:08:52    298s] All nets are already routed correctly.
[03/15 15:08:52    298s] End to check current routing status for nets (mem=1910.4M)
[03/15 15:08:52    298s] ### Creating TopoMgr, started
[03/15 15:08:52    298s] ### Creating TopoMgr, finished
[03/15 15:08:52    298s] 
[03/15 15:08:52    298s] Footprint cell information for calculating maxBufDist
[03/15 15:08:52    298s] *info: There are 18 candidate Buffer cells
[03/15 15:08:52    298s] *info: There are 18 candidate Inverter cells
[03/15 15:08:52    298s] 
[03/15 15:08:55    301s] Compute RC Scale Done ...
[03/15 15:08:55    301s] ** Profile ** Start :  cpu=0:00:00.0, mem=2041.7M
[03/15 15:08:55    301s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2041.7M
[03/15 15:08:55    301s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2041.7M
[03/15 15:08:55    302s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2047.7M
[03/15 15:08:55    302s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.022, MEM:2047.7M
[03/15 15:08:55    302s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.120, REAL:0.130, MEM:2047.7M
[03/15 15:08:55    302s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.152, MEM:2047.7M
[03/15 15:08:55    302s] ** Profile ** Other data :  cpu=0:00:00.3, mem=2047.7M
[03/15 15:08:55    302s] Starting delay calculation for Setup views
[03/15 15:08:55    302s] #################################################################################
[03/15 15:08:55    302s] # Design Stage: PreRoute
[03/15 15:08:55    302s] # Design Name: core
[03/15 15:08:55    302s] # Design Mode: 65nm
[03/15 15:08:55    302s] # Analysis Mode: MMMC Non-OCV 
[03/15 15:08:55    302s] # Parasitics Mode: No SPEF/RCDB
[03/15 15:08:55    302s] # Signoff Settings: SI Off 
[03/15 15:08:55    302s] #################################################################################
[03/15 15:08:57    303s] Calculate delays in BcWc mode...
[03/15 15:08:57    303s] Topological Sorting (REAL = 0:00:00.0, MEM = 2047.7M, InitMEM = 2047.7M)
[03/15 15:08:57    303s] Start delay calculation (fullDC) (1 T). (MEM=2047.67)
[03/15 15:08:57    304s] End AAE Lib Interpolated Model. (MEM=2060.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:08:57    304s] First Iteration Infinite Tw... 
[03/15 15:09:13    320s] Total number of fetched objects 87042
[03/15 15:09:13    320s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/15 15:09:13    320s] End delay calculation. (MEM=2068.18 CPU=0:00:13.1 REAL=0:00:13.0)
[03/15 15:09:14    320s] End delay calculation (fullDC). (MEM=2041.1 CPU=0:00:16.6 REAL=0:00:17.0)
[03/15 15:09:14    320s] *** CDM Built up (cpu=0:00:18.3  real=0:00:19.0  mem= 2041.1M) ***
[03/15 15:09:15    322s] *** Done Building Timing Graph (cpu=0:00:20.1 real=0:00:20.0 totSessionCpu=0:05:22 mem=2041.1M)
[03/15 15:09:16    322s] ** Profile ** Overall slacks :  cpu=0:00:20.8, mem=2041.1M
[03/15 15:09:18    325s] ** Profile ** DRVs :  cpu=0:00:02.1, mem=2041.1M
[03/15 15:09:18    325s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -4.078  | -4.078  | -0.251  |
|           TNS (ns):| -3696.2 | -3692.3 | -3.903  |
|    Violating Paths:|  2888   |  2868   |   20    |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 63.475%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2041.1M
[03/15 15:09:18    325s] **optDesign ... cpu = 0:00:39, real = 0:00:38, mem = 1629.0M, totSessionCpu=0:05:25 **
[03/15 15:09:18    325s] ** INFO : this run is activating low effort ccoptDesign flow
[03/15 15:09:18    325s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 15:09:18    325s] ### Creating PhyDesignMc. totSessionCpu=0:05:25 mem=1992.1M
[03/15 15:09:18    325s] OPERPROF: Starting DPlace-Init at level 1, MEM:1992.1M
[03/15 15:09:18    325s] z: 2, totalTracks: 1
[03/15 15:09:18    325s] z: 4, totalTracks: 1
[03/15 15:09:18    325s] z: 6, totalTracks: 1
[03/15 15:09:18    325s] z: 8, totalTracks: 1
[03/15 15:09:18    325s] #spOpts: N=65 mergeVia=F 
[03/15 15:09:18    325s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1992.1M
[03/15 15:09:18    325s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.107, MEM:1992.1M
[03/15 15:09:18    325s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1992.1MB).
[03/15 15:09:18    325s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.206, MEM:1992.1M
[03/15 15:09:19    325s] TotalInstCnt at PhyDesignMc Initialization: 82,081
[03/15 15:09:19    325s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:26 mem=1992.1M
[03/15 15:09:19    325s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1992.1M
[03/15 15:09:19    325s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.190, REAL:0.190, MEM:1992.1M
[03/15 15:09:19    325s] TotalInstCnt at PhyDesignMc Destruction: 82,081
[03/15 15:09:19    325s] 
[03/15 15:09:19    325s] Power view               = WC_VIEW
[03/15 15:09:19    325s] Number of VT partitions  = 2
[03/15 15:09:19    325s] Standard cells in design = 811
[03/15 15:09:19    325s] Instances in design      = 82081
[03/15 15:09:19    325s] 
[03/15 15:09:19    325s] Instance distribution across the VT partitions:
[03/15 15:09:19    325s] 
[03/15 15:09:19    325s]  LVT : inst = 41686 (50.8%), cells = 335 (41.31%)
[03/15 15:09:19    325s]    Lib tcbn65gpluswc        : inst = 41686 (50.8%)
[03/15 15:09:19    325s] 
[03/15 15:09:19    325s]  HVT : inst = 40395 (49.2%), cells = 461 (56.84%)
[03/15 15:09:19    325s]    Lib tcbn65gpluswc        : inst = 40395 (49.2%)
[03/15 15:09:19    325s] 
[03/15 15:09:19    325s] Reporting took 0 sec
[03/15 15:09:19    325s] #optDebug: fT-E <X 2 0 0 1>
[03/15 15:09:21    327s] *** Starting optimizing excluded clock nets MEM= 1993.1M) ***
[03/15 15:09:21    327s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1993.1M) ***
[03/15 15:09:21    327s] *** Starting optimizing excluded clock nets MEM= 1993.1M) ***
[03/15 15:09:21    327s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1993.1M) ***
[03/15 15:09:21    327s] Info: Done creating the CCOpt slew target map.
[03/15 15:09:21    327s] Begin: GigaOpt high fanout net optimization
[03/15 15:09:21    327s] GigaOpt HFN: use maxLocalDensity 1.2
[03/15 15:09:21    327s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/15 15:09:21    327s] Info: 143 nets with fixed/cover wires excluded.
[03/15 15:09:21    328s] Info: 143 clock nets excluded from IPO operation.
[03/15 15:09:21    328s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:28.1/0:07:09.2 (0.8), mem = 1993.1M
[03/15 15:09:21    328s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25708.1
[03/15 15:09:22    329s] (I,S,L,T): WC_VIEW: 256.255, 192.057, 3.14733, 451.459
[03/15 15:09:22    329s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 15:09:22    329s] ### Creating PhyDesignMc. totSessionCpu=0:05:29 mem=2001.1M
[03/15 15:09:22    329s] OPERPROF: Starting DPlace-Init at level 1, MEM:2001.1M
[03/15 15:09:22    329s] z: 2, totalTracks: 1
[03/15 15:09:22    329s] z: 4, totalTracks: 1
[03/15 15:09:22    329s] z: 6, totalTracks: 1
[03/15 15:09:22    329s] z: 8, totalTracks: 1
[03/15 15:09:22    329s] #spOpts: N=65 mergeVia=F 
[03/15 15:09:22    329s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2001.1M
[03/15 15:09:22    329s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.106, MEM:2001.1M
[03/15 15:09:22    329s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2001.1MB).
[03/15 15:09:22    329s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.199, MEM:2001.1M
[03/15 15:09:23    329s] TotalInstCnt at PhyDesignMc Initialization: 82,081
[03/15 15:09:23    329s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:30 mem=2001.1M
[03/15 15:09:23    329s] ### Creating RouteCongInterface, started
[03/15 15:09:23    329s] ### Creating LA Mngr. totSessionCpu=0:05:30 mem=2001.1M
[03/15 15:09:23    329s] ### Creating LA Mngr, finished. totSessionCpu=0:05:30 mem=2001.1M
[03/15 15:09:23    330s] 
[03/15 15:09:23    330s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/15 15:09:23    330s] 
[03/15 15:09:23    330s] #optDebug: {0, 1.200}
[03/15 15:09:23    330s] ### Creating RouteCongInterface, finished
[03/15 15:09:23    330s] ### Creating LA Mngr. totSessionCpu=0:05:30 mem=2001.1M
[03/15 15:09:23    330s] ### Creating LA Mngr, finished. totSessionCpu=0:05:30 mem=2001.1M
[03/15 15:09:30    336s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 15:09:30    336s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2001.1M
[03/15 15:09:30    336s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.190, REAL:0.188, MEM:2001.1M
[03/15 15:09:30    336s] TotalInstCnt at PhyDesignMc Destruction: 82,081
[03/15 15:09:30    337s] (I,S,L,T): WC_VIEW: 256.255, 192.057, 3.14733, 451.459
[03/15 15:09:30    337s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25708.1
[03/15 15:09:30    337s] *** DrvOpt [finish] : cpu/real = 0:00:09.4/0:00:09.4 (1.0), totSession cpu/real = 0:05:37.5/0:07:18.6 (0.8), mem = 2001.1M
[03/15 15:09:30    337s] 
[03/15 15:09:30    337s] =============================================================================================
[03/15 15:09:30    337s]  Step TAT Report for DrvOpt #1
[03/15 15:09:30    337s] =============================================================================================
[03/15 15:09:30    337s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 15:09:30    337s] ---------------------------------------------------------------------------------------------
[03/15 15:09:30    337s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:09:30    337s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   6.9 % )     0:00:00.7 /  0:00:00.7    1.0
[03/15 15:09:30    337s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   2.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 15:09:30    337s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:09:30    337s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[03/15 15:09:30    337s] [ MISC                   ]          0:00:08.7  (  90.1 % )     0:00:08.7 /  0:00:08.7    1.0
[03/15 15:09:30    337s] ---------------------------------------------------------------------------------------------
[03/15 15:09:30    337s]  DrvOpt #1 TOTAL                    0:00:09.7  ( 100.0 % )     0:00:09.7 /  0:00:09.7    1.0
[03/15 15:09:30    337s] ---------------------------------------------------------------------------------------------
[03/15 15:09:30    337s] 
[03/15 15:09:30    337s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/15 15:09:30    337s] End: GigaOpt high fanout net optimization
[03/15 15:09:30    337s] skipped the cell partition in DRV
[03/15 15:09:33    340s] *** Timing NOT met, worst failing slack is -4.078
[03/15 15:09:33    340s] *** Check timing (0:00:00.0)
[03/15 15:09:33    340s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/15 15:09:33    340s] optDesignOneStep: Power Flow
[03/15 15:09:33    340s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/15 15:09:33    340s] Deleting Lib Analyzer.
[03/15 15:09:33    340s] Begin: GigaOpt Optimization in TNS mode
[03/15 15:09:33    340s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/15 15:09:33    340s] Info: 143 nets with fixed/cover wires excluded.
[03/15 15:09:34    340s] Info: 143 clock nets excluded from IPO operation.
[03/15 15:09:34    340s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:40.6/0:07:21.7 (0.8), mem = 2001.1M
[03/15 15:09:34    340s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25708.2
[03/15 15:09:35    341s] (I,S,L,T): WC_VIEW: 256.255, 192.057, 3.14733, 451.459
[03/15 15:09:35    341s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 15:09:35    341s] ### Creating PhyDesignMc. totSessionCpu=0:05:42 mem=2001.1M
[03/15 15:09:35    341s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/15 15:09:35    341s] OPERPROF: Starting DPlace-Init at level 1, MEM:2001.1M
[03/15 15:09:35    341s] z: 2, totalTracks: 1
[03/15 15:09:35    341s] z: 4, totalTracks: 1
[03/15 15:09:35    341s] z: 6, totalTracks: 1
[03/15 15:09:35    341s] z: 8, totalTracks: 1
[03/15 15:09:35    341s] #spOpts: N=65 mergeVia=F 
[03/15 15:09:35    341s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2001.1M
[03/15 15:09:35    341s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.109, MEM:2001.1M
[03/15 15:09:35    341s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2001.1MB).
[03/15 15:09:35    341s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.205, MEM:2001.1M
[03/15 15:09:35    342s] TotalInstCnt at PhyDesignMc Initialization: 82,081
[03/15 15:09:35    342s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:42 mem=2001.1M
[03/15 15:09:35    342s] ### Creating RouteCongInterface, started
[03/15 15:09:35    342s] 
[03/15 15:09:35    342s] Creating Lib Analyzer ...
[03/15 15:09:36    342s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 15:09:36    342s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 15:09:36    342s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 15:09:36    342s] 
[03/15 15:09:37    343s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:44 mem=2001.1M
[03/15 15:09:37    343s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:44 mem=2001.1M
[03/15 15:09:37    343s] Creating Lib Analyzer, finished. 
[03/15 15:09:37    343s] 
[03/15 15:09:37    343s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 15:09:37    343s] 
[03/15 15:09:37    343s] #optDebug: {0, 1.200}
[03/15 15:09:37    343s] ### Creating RouteCongInterface, finished
[03/15 15:09:37    343s] ### Creating LA Mngr. totSessionCpu=0:05:44 mem=2001.1M
[03/15 15:09:37    343s] ### Creating LA Mngr, finished. totSessionCpu=0:05:44 mem=2001.1M
[03/15 15:09:42    348s] *info: 143 clock nets excluded
[03/15 15:09:42    348s] *info: 2 special nets excluded.
[03/15 15:09:42    349s] *info: 224 no-driver nets excluded.
[03/15 15:09:42    349s] *info: 143 nets with fixed/cover wires excluded.
[03/15 15:09:44    351s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25708.1
[03/15 15:09:44    351s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 15:09:45    351s] ** GigaOpt Optimizer WNS Slack -4.078 TNS Slack -3696.244 Density 63.48
[03/15 15:09:45    351s] Optimizer TNS Opt
[03/15 15:09:45    351s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.251|   -3.904|
|reg2reg   |-4.078|-3692.340|
|HEPG      |-4.078|-3692.340|
|All Paths |-4.078|-3696.244|
+----------+------+---------+

[03/15 15:09:45    351s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -4.078ns TNS -3692.344ns; HEPG WNS -4.078ns TNS -3692.344ns; all paths WNS -4.078ns TNS -3696.248ns; Real time 0:04:53
[03/15 15:09:45    351s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2020.2M
[03/15 15:09:45    351s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2020.2M
[03/15 15:09:45    352s] Active Path Group: reg2reg  
[03/15 15:09:46    352s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:09:46    352s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:09:46    352s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:09:46    352s] |  -4.078|   -4.078|-3692.340|-3696.244|    63.48%|   0:00:01.0| 2036.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:09:47    353s] |  -4.059|   -4.059|-3691.809|-3695.713|    63.48%|   0:00:01.0| 2084.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:09:47    353s] |  -4.054|   -4.054|-3691.637|-3695.541|    63.48%|   0:00:00.0| 2084.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:09:47    354s] |  -4.048|   -4.048|-3691.817|-3695.721|    63.48%|   0:00:00.0| 2085.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:09:48    355s] |  -4.044|   -4.044|-3691.758|-3695.661|    63.48%|   0:00:01.0| 2085.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:09:49    355s] |  -4.040|   -4.040|-3691.680|-3695.583|    63.48%|   0:00:01.0| 2085.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:09:50    357s] |  -4.030|   -4.030|-3691.353|-3695.256|    63.48%|   0:00:01.0| 2085.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:09:51    357s] |  -4.025|   -4.025|-3691.089|-3694.992|    63.48%|   0:00:01.0| 2086.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:09:51    358s] |  -4.012|   -4.012|-3690.842|-3694.745|    63.48%|   0:00:00.0| 2086.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:09:53    359s] |  -4.012|   -4.012|-3690.777|-3694.681|    63.48%|   0:00:02.0| 2086.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:09:53    360s] |  -3.999|   -3.999|-3690.007|-3693.910|    63.48%|   0:00:00.0| 2086.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:09:56    362s] |  -3.998|   -3.998|-3689.278|-3693.182|    63.48%|   0:00:03.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:09:56    362s] |  -3.998|   -3.998|-3689.221|-3693.125|    63.48%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:09:57    363s] |  -3.984|   -3.984|-3688.586|-3692.490|    63.48%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:09:58    364s] |  -3.979|   -3.979|-3689.372|-3693.275|    63.49%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:09:59    366s] |  -3.979|   -3.979|-3688.979|-3692.883|    63.48%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:10:00    366s] |  -3.968|   -3.968|-3688.869|-3692.772|    63.49%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:10:01    368s] |  -3.962|   -3.962|-3688.543|-3692.446|    63.50%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
[03/15 15:10:02    368s] |  -3.961|   -3.961|-3687.565|-3691.469|    63.50%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
[03/15 15:10:02    369s] |  -3.961|   -3.961|-3687.500|-3691.404|    63.51%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
[03/15 15:10:03    370s] |  -3.962|   -3.962|-3687.480|-3691.383|    63.51%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_18_/D                  |
[03/15 15:10:04    370s] |  -3.962|   -3.962|-3687.384|-3691.288|    63.51%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_3_/D                   |
[03/15 15:10:04    371s] |  -3.962|   -3.962|-3687.182|-3691.086|    63.52%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_3_/D                   |
[03/15 15:10:05    371s] |  -3.962|   -3.962|-3687.137|-3691.040|    63.52%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_3_/D                   |
[03/15 15:10:06    373s] |  -3.963|   -3.963|-3686.466|-3690.369|    63.53%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_15_/D                  |
[03/15 15:10:07    373s] |  -3.963|   -3.963|-3686.226|-3690.130|    63.53%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_15_/D                  |
[03/15 15:10:07    374s] |  -3.963|   -3.963|-3686.139|-3690.042|    63.53%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
[03/15 15:10:07    374s] |  -3.963|   -3.963|-3686.112|-3690.015|    63.53%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
[03/15 15:10:08    374s] |  -3.963|   -3.963|-3685.760|-3689.664|    63.53%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
[03/15 15:10:09    375s] |  -3.963|   -3.963|-3685.759|-3689.662|    63.53%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
[03/15 15:10:09    376s] |  -3.963|   -3.963|-3685.342|-3689.246|    63.54%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
[03/15 15:10:09    376s] |  -3.963|   -3.963|-3685.333|-3689.237|    63.54%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
[03/15 15:10:09    376s] |  -3.963|   -3.963|-3685.327|-3689.230|    63.54%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
[03/15 15:10:11    378s] |  -3.963|   -3.963|-3684.963|-3688.866|    63.54%|   0:00:02.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_4_/D                   |
[03/15 15:10:11    378s] |  -3.963|   -3.963|-3684.672|-3688.575|    63.55%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_4_/D                   |
[03/15 15:10:12    378s] |  -3.963|   -3.963|-3684.640|-3688.543|    63.55%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_4_/D                   |
[03/15 15:10:12    379s] |  -3.963|   -3.963|-3684.602|-3688.506|    63.55%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_4_/D                   |
[03/15 15:10:13    380s] |  -3.963|   -3.963|-3684.381|-3688.285|    63.55%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_11_/D                  |
[03/15 15:10:14    380s] |  -3.963|   -3.963|-3684.125|-3688.029|    63.55%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
[03/15 15:10:15    381s] |  -3.963|   -3.963|-3683.566|-3687.470|    63.57%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
[03/15 15:10:15    381s] |  -3.963|   -3.963|-3683.552|-3687.456|    63.57%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
[03/15 15:10:15    382s] |  -3.963|   -3.963|-3683.518|-3687.421|    63.57%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
[03/15 15:10:16    382s] |  -3.964|   -3.964|-3683.475|-3687.378|    63.58%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
[03/15 15:10:17    384s] |  -3.964|   -3.964|-3683.006|-3686.909|    63.58%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_18_/D                  |
[03/15 15:10:17    384s] |  -3.964|   -3.964|-3682.981|-3686.884|    63.58%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_18_/D                  |
[03/15 15:10:18    385s] |  -3.964|   -3.964|-3682.733|-3686.636|    63.59%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_18_/D                  |
[03/15 15:10:19    385s] |  -3.964|   -3.964|-3682.730|-3686.634|    63.59%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_18_/D                  |
[03/15 15:10:19    386s] |  -3.964|   -3.964|-3682.627|-3686.530|    63.59%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_18_/D                  |
[03/15 15:10:20    387s] |  -3.964|   -3.964|-3682.578|-3686.481|    63.60%|   0:00:01.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_17_/D                  |
[03/15 15:10:23    389s] |  -3.964|   -3.964|-3682.762|-3686.666|    63.60%|   0:00:03.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_17_/D                  |
[03/15 15:10:23    390s] |  -3.964|   -3.964|-3682.590|-3686.494|    63.61%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_17_/D                  |
[03/15 15:10:25    392s] |  -3.964|   -3.964|-3682.533|-3686.437|    63.61%|   0:00:02.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
[03/15 15:10:25    392s] |  -3.964|   -3.964|-3682.524|-3686.428|    63.61%|   0:00:00.0| 2114.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
[03/15 15:10:26    393s] |  -3.964|   -3.964|-3682.485|-3686.388|    63.62%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
[03/15 15:10:26    393s] |  -3.964|   -3.964|-3682.352|-3686.256|    63.62%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
[03/15 15:10:27    394s] |  -3.964|   -3.964|-3682.335|-3686.238|    63.62%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
[03/15 15:10:28    394s] |  -3.964|   -3.964|-3682.177|-3686.081|    63.63%|   0:00:01.0| 2100.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_17_/D                  |
[03/15 15:10:28    395s] |  -3.964|   -3.964|-3682.138|-3686.042|    63.63%|   0:00:00.0| 2100.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_17_/D                  |
[03/15 15:10:30    397s] |  -3.964|   -3.964|-3682.125|-3686.028|    63.63%|   0:00:02.0| 2107.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_17_/D                  |
[03/15 15:10:33    400s] |  -3.964|   -3.964|-3682.056|-3685.959|    63.64%|   0:00:03.0| 2160.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_17_/D                  |
[03/15 15:10:33    400s] |  -3.964|   -3.964|-3682.040|-3685.944|    63.64%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_17_/D                  |
[03/15 15:10:34    400s] |  -3.964|   -3.964|-3682.019|-3685.923|    63.64%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_17_/D                  |
[03/15 15:10:34    401s] |  -3.964|   -3.964|-3682.004|-3685.908|    63.64%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_6_/D                   |
[03/15 15:10:35    402s] |  -3.964|   -3.964|-3681.898|-3685.801|    63.65%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_16_/D                  |
[03/15 15:10:36    403s] |  -3.964|   -3.964|-3681.864|-3685.767|    63.65%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_16_/D                  |
[03/15 15:10:38    405s] |  -3.964|   -3.964|-3673.760|-3677.663|    63.65%|   0:00:02.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:10:39    406s] |  -3.964|   -3.964|-3668.560|-3672.463|    63.65%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:10:40    407s] |  -3.964|   -3.964|-3664.943|-3668.847|    63.66%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:10:41    407s] |  -3.964|   -3.964|-3660.192|-3664.096|    63.66%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:10:42    408s] |  -3.964|   -3.964|-3654.561|-3658.465|    63.66%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:10:43    410s] |  -3.964|   -3.964|-3647.772|-3651.675|    63.66%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:10:44    411s] |  -3.964|   -3.964|-3642.891|-3646.795|    63.67%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:10:45    411s] |  -3.964|   -3.964|-3640.451|-3644.355|    63.67%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:10:45    411s] |  -3.964|   -3.964|-3639.744|-3643.647|    63.67%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:10:45    412s] |  -3.964|   -3.964|-3637.222|-3641.125|    63.68%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:10:46    413s] |  -3.964|   -3.964|-3636.655|-3640.559|    63.68%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:10:46    413s] |  -3.964|   -3.964|-3636.477|-3640.381|    63.68%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:10:46    413s] |  -3.964|   -3.964|-3636.379|-3640.282|    63.68%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:10:47    413s] |  -3.964|   -3.964|-3634.030|-3637.933|    63.68%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:10:49    415s] |  -3.964|   -3.964|-3631.894|-3635.798|    63.69%|   0:00:02.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:10:50    417s] |  -3.964|   -3.964|-3628.683|-3632.586|    63.69%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:10:51    418s] |  -3.964|   -3.964|-3627.150|-3631.053|    63.70%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:10:52    418s] |  -3.964|   -3.964|-3626.009|-3629.913|    63.70%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:10:54    421s] |  -3.964|   -3.964|-3625.079|-3628.983|    63.71%|   0:00:02.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:10:59    425s] |  -3.964|   -3.964|-3624.143|-3628.046|    63.71%|   0:00:05.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:10:59    425s] |  -3.964|   -3.964|-3623.425|-3627.328|    63.72%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:10:59    426s] |  -3.964|   -3.964|-3621.210|-3625.113|    63.72%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_18_/D  |
[03/15 15:11:00    426s] |  -3.964|   -3.964|-3617.918|-3621.821|    63.72%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:11:00    426s] |  -3.964|   -3.964|-3617.412|-3621.315|    63.72%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:11:01    427s] |  -3.964|   -3.964|-3615.981|-3619.885|    63.73%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:11:03    430s] |  -3.964|   -3.964|-3613.048|-3616.952|    63.74%|   0:00:02.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:11:06    433s] |  -3.964|   -3.964|-3612.386|-3616.289|    63.75%|   0:00:03.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:11:07    433s] |  -3.964|   -3.964|-3611.126|-3615.030|    63.75%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_18_/D  |
[03/15 15:11:12    438s] |  -3.964|   -3.964|-3608.861|-3612.764|    63.75%|   0:00:05.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:11:59    486s] |  -3.964|   -3.964|-3607.580|-3611.484|    63.76%|   0:00:47.0| 2159.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:12:04    491s] |  -3.964|   -3.964|-3607.383|-3611.287|    63.76%|   0:00:05.0| 2159.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:12:05    491s] |  -3.964|   -3.964|-3604.647|-3608.551|    63.77%|   0:00:01.0| 2159.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:12:13    500s] |  -3.964|   -3.964|-3596.827|-3600.730|    63.78%|   0:00:08.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:12:14    501s] |  -3.964|   -3.964|-3593.359|-3597.263|    63.78%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:12:17    504s] |  -3.964|   -3.964|-3591.902|-3595.805|    63.79%|   0:00:03.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:12:17    504s] |  -3.964|   -3.964|-3591.851|-3595.755|    63.79%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:12:20    507s] |  -3.964|   -3.964|-3588.638|-3592.542|    63.82%|   0:00:03.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:12:26    513s] |  -3.964|   -3.964|-3587.217|-3591.121|    63.82%|   0:00:06.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:12:27    514s] |  -3.964|   -3.964|-3585.443|-3589.346|    63.84%|   0:00:01.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:12:30    516s] |  -3.964|   -3.964|-3583.938|-3587.841|    63.84%|   0:00:03.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:12:30    517s] |  -3.964|   -3.964|-3582.694|-3586.597|    63.85%|   0:00:00.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
[03/15 15:12:32    519s] |  -3.964|   -3.964|-3580.452|-3584.356|    63.86%|   0:00:02.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:12:42    529s] |  -3.964|   -3.964|-3579.605|-3583.509|    63.86%|   0:00:10.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_18_/D   |
[03/15 15:12:45    531s] |  -3.964|   -3.964|-3577.784|-3581.687|    63.88%|   0:00:03.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
[03/15 15:12:48    534s] |  -3.964|   -3.964|-3577.235|-3581.138|    63.88%|   0:00:03.0| 2160.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
[03/15 15:12:48    535s] |  -3.964|   -3.964|-3573.013|-3576.916|    63.89%|   0:00:00.0| 2163.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:12:49    536s] |  -3.964|   -3.964|-3572.410|-3576.314|    63.89%|   0:00:01.0| 2165.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:12:49    536s] |  -3.964|   -3.964|-3572.383|-3576.287|    63.89%|   0:00:00.0| 2165.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 15:12:50    537s] |  -3.964|   -3.964|-3571.261|-3575.165|    63.90%|   0:00:01.0| 2165.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D  |
[03/15 15:13:18    565s] |  -3.964|   -3.964|-3568.752|-3572.655|    63.91%|   0:00:28.0| 2166.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_18_/D  |
[03/15 15:13:20    567s] |  -3.964|   -3.964|-3566.094|-3569.997|    63.92%|   0:00:02.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
[03/15 15:13:21    567s] |  -3.964|   -3.964|-3565.424|-3569.327|    63.92%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
[03/15 15:13:21    567s] |  -3.964|   -3.964|-3564.243|-3568.146|    63.92%|   0:00:00.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_18_/D  |
[03/15 15:13:22    569s] |  -3.964|   -3.964|-3562.858|-3566.761|    63.92%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
[03/15 15:13:22    569s] |  -3.964|   -3.964|-3562.406|-3566.309|    63.92%|   0:00:00.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_18_/D   |
[03/15 15:13:24    571s] |  -3.964|   -3.964|-3559.158|-3563.062|    63.95%|   0:00:02.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_17_/D  |
[03/15 15:13:25    571s] |  -3.964|   -3.964|-3558.440|-3562.344|    63.95%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_17_/D  |
[03/15 15:13:35    582s] |  -3.964|   -3.964|-3558.262|-3562.166|    63.95%|   0:00:10.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_17_/D  |
[03/15 15:13:42    589s] |  -3.964|   -3.964|-3553.763|-3557.667|    63.97%|   0:00:07.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_17_/D  |
[03/15 15:13:42    589s] |  -3.964|   -3.964|-3553.528|-3557.431|    63.97%|   0:00:00.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_17_/D  |
[03/15 15:13:57    604s] |  -3.964|   -3.964|-3552.756|-3556.659|    63.97%|   0:00:15.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_17_/D  |
[03/15 15:13:58    605s] |  -3.964|   -3.964|-3550.704|-3554.608|    63.99%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_17_/D  |
[03/15 15:14:05    612s] |  -3.964|   -3.964|-3547.108|-3551.012|    64.00%|   0:00:07.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_19_/D  |
[03/15 15:14:05    612s] |  -3.964|   -3.964|-3544.755|-3548.658|    64.00%|   0:00:00.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_19_/D  |
[03/15 15:14:06    613s] |  -3.964|   -3.964|-3541.586|-3545.490|    64.01%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_19_/D  |
[03/15 15:14:07    614s] |  -3.964|   -3.964|-3540.429|-3544.333|    64.01%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_19_/D  |
[03/15 15:14:08    615s] |  -3.964|   -3.964|-3539.143|-3543.046|    64.01%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_19_/D  |
[03/15 15:14:08    615s] |  -3.964|   -3.964|-3538.675|-3542.579|    64.02%|   0:00:00.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_19_/D  |
[03/15 15:14:09    616s] |  -3.964|   -3.964|-3538.068|-3541.972|    64.02%|   0:00:01.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_19_/D  |
[03/15 15:14:29    636s] |  -3.964|   -3.964|-3536.138|-3540.042|    64.02%|   0:00:20.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
[03/15 15:14:29    636s] |  -3.964|   -3.964|-3536.125|-3540.029|    64.02%|   0:00:00.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
[03/15 15:14:33    640s] |  -3.964|   -3.964|-3534.916|-3538.819|    64.05%|   0:00:04.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
[03/15 15:14:33    640s] |  -3.964|   -3.964|-3534.764|-3538.668|    64.05%|   0:00:00.0| 2168.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
[03/15 15:14:34    641s] |  -3.964|   -3.964|-3533.157|-3537.060|    64.05%|   0:00:01.0| 2169.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
[03/15 15:14:35    642s] |  -3.964|   -3.964|-3531.083|-3534.987|    64.06%|   0:00:01.0| 2169.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
[03/15 15:14:37    643s] |  -3.964|   -3.964|-3530.632|-3534.535|    64.06%|   0:00:02.0| 2169.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
[03/15 15:14:38    645s] |  -3.964|   -3.964|-3529.558|-3533.462|    64.08%|   0:00:01.0| 2169.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_19_/D   |
[03/15 15:14:50    657s] |  -3.964|   -3.964|-3527.982|-3531.885|    64.08%|   0:00:12.0| 2170.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
[03/15 15:14:55    662s] |  -3.964|   -3.964|-3525.444|-3529.347|    64.13%|   0:00:05.0| 2170.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
[03/15 15:14:55    662s] |  -3.964|   -3.964|-3525.089|-3528.992|    64.13%|   0:00:00.0| 2170.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
[03/15 15:14:59    666s] |  -3.964|   -3.964|-3523.900|-3527.803|    64.13%|   0:00:04.0| 2170.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
[03/15 15:15:01    668s] |  -3.964|   -3.964|-3522.955|-3526.858|    64.14%|   0:00:02.0| 2170.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
[03/15 15:15:02    669s] |  -3.964|   -3.964|-3522.523|-3526.427|    64.15%|   0:00:01.0| 2170.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
[03/15 15:15:02    669s] |  -3.964|   -3.964|-3522.204|-3526.107|    64.15%|   0:00:00.0| 2170.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_17_/D   |
[03/15 15:15:04    671s] |  -3.964|   -3.964|-3520.300|-3524.203|    64.15%|   0:00:02.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/15 15:15:05    671s] |  -3.964|   -3.964|-3520.043|-3523.946|    64.15%|   0:00:01.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/15 15:15:05    672s] |  -3.964|   -3.964|-3519.147|-3523.051|    64.16%|   0:00:00.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/15 15:15:05    672s] |  -3.964|   -3.964|-3519.103|-3523.006|    64.16%|   0:00:00.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/15 15:15:06    673s] |  -3.964|   -3.964|-3519.017|-3522.920|    64.16%|   0:00:01.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/15 15:15:07    674s] |  -3.964|   -3.964|-3517.689|-3521.593|    64.17%|   0:00:01.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/15 15:15:07    674s] |  -3.964|   -3.964|-3517.673|-3521.577|    64.17%|   0:00:00.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/15 15:15:07    674s] |  -3.964|   -3.964|-3517.576|-3521.479|    64.17%|   0:00:00.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/15 15:15:09    675s] |  -3.964|   -3.964|-3517.473|-3521.377|    64.17%|   0:00:02.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_18_/D  |
[03/15 15:15:09    676s] |  -3.964|   -3.964|-3516.989|-3520.892|    64.17%|   0:00:00.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_18_/D  |
[03/15 15:15:11    678s] |  -3.964|   -3.964|-3516.052|-3519.956|    64.18%|   0:00:02.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
[03/15 15:15:14    681s] |  -3.964|   -3.964|-3515.996|-3519.899|    64.18%|   0:00:03.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
[03/15 15:15:15    682s] |  -3.964|   -3.964|-3515.382|-3519.286|    64.19%|   0:00:01.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
[03/15 15:15:15    682s] |  -3.964|   -3.964|-3515.365|-3519.269|    64.19%|   0:00:00.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
[03/15 15:15:24    691s] |  -3.964|   -3.964|-3515.013|-3518.916|    64.19%|   0:00:09.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
[03/15 15:15:27    694s] |  -3.964|   -3.964|-3513.946|-3517.849|    64.21%|   0:00:03.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
[03/15 15:15:27    694s] |  -3.964|   -3.964|-3513.776|-3517.679|    64.21%|   0:00:00.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
[03/15 15:15:29    695s] |  -3.964|   -3.964|-3513.271|-3517.174|    64.22%|   0:00:02.0| 2171.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_17_/D   |
[03/15 15:15:33    700s] |  -3.964|   -3.964|-3512.035|-3515.938|    64.22%|   0:00:04.0| 2172.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/D   |
[03/15 15:15:33    700s] |  -3.964|   -3.964|-3512.025|-3515.929|    64.22%|   0:00:00.0| 2172.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/D   |
[03/15 15:15:34    701s] |  -3.964|   -3.964|-3511.022|-3514.926|    64.23%|   0:00:01.0| 2172.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_15_/D   |
[03/15 15:15:35    702s] |  -3.964|   -3.964|-3510.982|-3514.886|    64.23%|   0:00:01.0| 2172.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_15_/D   |
[03/15 15:15:36    703s] |  -3.964|   -3.964|-3510.715|-3514.618|    64.24%|   0:00:01.0| 2172.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_15_/D   |
[03/15 15:15:37    704s] |  -3.964|   -3.964|-3510.636|-3514.539|    64.24%|   0:00:01.0| 2172.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_16_/D   |
[03/15 15:15:43    709s] |  -3.964|   -3.964|-3510.296|-3514.199|    64.24%|   0:00:06.0| 2172.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
[03/15 15:15:47    714s] |  -3.964|   -3.964|-3509.744|-3513.647|    64.26%|   0:00:04.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
[03/15 15:15:48    715s] |  -3.964|   -3.964|-3509.472|-3513.375|    64.27%|   0:00:01.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
[03/15 15:16:14    741s] |  -3.964|   -3.964|-3509.041|-3512.945|    64.27%|   0:00:26.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
[03/15 15:16:14    741s] |  -3.964|   -3.964|-3508.987|-3512.890|    64.27%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
[03/15 15:16:17    744s] |  -3.964|   -3.964|-3508.021|-3511.925|    64.29%|   0:00:03.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
[03/15 15:16:17    744s] |  -3.964|   -3.964|-3507.951|-3511.854|    64.29%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
[03/15 15:16:31    758s] |  -3.964|   -3.964|-3507.741|-3511.645|    64.29%|   0:00:14.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
[03/15 15:16:34    761s] |  -3.964|   -3.964|-3504.613|-3508.516|    64.31%|   0:00:03.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
[03/15 15:16:34    761s] |  -3.964|   -3.964|-3504.518|-3508.421|    64.31%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_15_/D   |
[03/15 15:16:37    764s] |  -3.964|   -3.964|-3503.272|-3507.176|    64.31%|   0:00:03.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_15_/D   |
[03/15 15:16:37    764s] |  -3.964|   -3.964|-3502.687|-3506.590|    64.31%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_15_/D   |
[03/15 15:16:37    764s] |  -3.964|   -3.964|-3501.950|-3505.854|    64.32%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_15_/D   |
[03/15 15:16:38    765s] |  -3.964|   -3.964|-3501.728|-3505.631|    64.32%|   0:00:01.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_15_/D   |
[03/15 15:16:38    765s] |  -3.964|   -3.964|-3501.489|-3505.392|    64.32%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_15_/D   |
[03/15 15:16:38    766s] |  -3.964|   -3.964|-3501.002|-3504.906|    64.32%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_15_/D   |
[03/15 15:16:39    766s] |  -3.964|   -3.964|-3500.793|-3504.697|    64.32%|   0:00:01.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_15_/D   |
[03/15 15:16:54    781s] |  -3.964|   -3.964|-3500.067|-3503.971|    64.32%|   0:00:15.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
[03/15 15:17:01    788s] |  -3.964|   -3.964|-3498.876|-3502.779|    64.35%|   0:00:07.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
[03/15 15:17:01    788s] |  -3.964|   -3.964|-3498.813|-3502.717|    64.35%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
[03/15 15:17:07    794s] |  -3.964|   -3.964|-3498.757|-3502.660|    64.35%|   0:00:06.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
[03/15 15:17:12    799s] |  -3.964|   -3.964|-3498.169|-3502.072|    64.37%|   0:00:05.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
[03/15 15:17:12    799s] |  -3.964|   -3.964|-3497.991|-3501.894|    64.37%|   0:00:00.0| 2175.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q4_reg_14_/D   |
[03/15 15:17:23    810s] |  -3.964|   -3.964|-3497.945|-3501.848|    64.37%|   0:00:11.0| 2176.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
[03/15 15:17:23    810s] |  -3.964|   -3.964|-3497.880|-3501.783|    64.37%|   0:00:00.0| 2176.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
[03/15 15:17:24    811s] |  -3.964|   -3.964|-3497.745|-3501.649|    64.37%|   0:00:01.0| 2176.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
[03/15 15:17:25    812s] |  -3.964|   -3.964|-3497.736|-3501.640|    64.37%|   0:00:01.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_17_/D   |
[03/15 15:17:26    813s] |  -3.964|   -3.964|-3497.652|-3501.556|    64.37%|   0:00:01.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_16_/D   |
[03/15 15:17:27    814s] |  -3.964|   -3.964|-3497.618|-3501.522|    64.37%|   0:00:01.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/15 15:17:28    815s] |  -3.964|   -3.964|-3497.610|-3501.513|    64.37%|   0:00:01.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_14_/D   |
[03/15 15:17:29    816s] |  -3.964|   -3.964|-3496.999|-3500.903|    64.38%|   0:00:01.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_14_/D   |
[03/15 15:17:29    816s] |  -3.964|   -3.964|-3496.944|-3500.847|    64.38%|   0:00:00.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_14_/D   |
[03/15 15:17:30    817s] |  -3.964|   -3.964|-3496.298|-3500.201|    64.38%|   0:00:01.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_13_/D  |
[03/15 15:17:30    817s] |  -3.964|   -3.964|-3496.225|-3500.128|    64.38%|   0:00:00.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_13_/D  |
[03/15 15:17:31    818s] |  -3.964|   -3.964|-3495.987|-3499.890|    64.38%|   0:00:01.0| 2176.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/15 15:17:31    818s] |  -3.964|   -3.964|-3495.965|-3499.868|    64.38%|   0:00:00.0| 2177.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_14_/D   |
[03/15 15:17:32    819s] |  -3.964|   -3.964|-3495.896|-3499.800|    64.38%|   0:00:01.0| 2177.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_13_/D  |
[03/15 15:17:33    820s] |  -3.964|   -3.964|-3495.435|-3499.338|    64.38%|   0:00:01.0| 2177.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_13_/D  |
[03/15 15:17:33    820s] |  -3.964|   -3.964|-3495.331|-3499.235|    64.39%|   0:00:00.0| 2177.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_13_/D  |
[03/15 15:17:34    821s] |  -3.964|   -3.964|-3494.997|-3498.901|    64.39%|   0:00:01.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_13_/D  |
[03/15 15:17:36    823s] |  -3.964|   -3.964|-3494.923|-3498.826|    64.39%|   0:00:02.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_13_/D   |
[03/15 15:17:36    823s] |  -3.964|   -3.964|-3494.913|-3498.817|    64.39%|   0:00:00.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_13_/D   |
[03/15 15:17:37    824s] |  -3.964|   -3.964|-3494.794|-3498.698|    64.39%|   0:00:01.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_13_/D   |
[03/15 15:17:38    825s] |  -3.964|   -3.964|-3494.543|-3498.447|    64.39%|   0:00:01.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_12_/D   |
[03/15 15:17:38    825s] |  -3.964|   -3.964|-3494.535|-3498.438|    64.39%|   0:00:00.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_12_/D   |
[03/15 15:17:38    825s] |  -3.964|   -3.964|-3494.532|-3498.435|    64.40%|   0:00:00.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_12_/D   |
[03/15 15:17:39    826s] |  -3.964|   -3.964|-3494.479|-3498.383|    64.40%|   0:00:01.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/15 15:17:39    826s] |  -3.964|   -3.964|-3494.252|-3498.156|    64.40%|   0:00:00.0| 2178.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/15 15:17:40    827s] |  -3.964|   -3.964|-3494.110|-3498.014|    64.40%|   0:00:01.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
[03/15 15:17:41    828s] |  -3.964|   -3.964|-3494.103|-3498.007|    64.41%|   0:00:01.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
[03/15 15:17:41    828s] |  -3.964|   -3.964|-3494.102|-3498.006|    64.41%|   0:00:00.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_12_/D   |
[03/15 15:17:43    830s] |  -3.964|   -3.964|-3493.897|-3497.800|    64.41%|   0:00:02.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_/D   |
[03/15 15:17:48    835s] |  -3.964|   -3.964|-3494.213|-3498.117|    64.42%|   0:00:05.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_10_/D   |
[03/15 15:17:48    836s] |  -3.964|   -3.964|-3494.089|-3497.992|    64.42%|   0:00:00.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_10_/D   |
[03/15 15:17:49    836s] |  -3.964|   -3.964|-3493.914|-3497.818|    64.42%|   0:00:01.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_11_/D   |
[03/15 15:17:49    836s] |  -3.964|   -3.964|-3493.638|-3497.541|    64.43%|   0:00:00.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_11_/D   |
[03/15 15:17:51    838s] |  -3.964|   -3.964|-3493.314|-3497.218|    64.43%|   0:00:02.0| 2178.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_11_/D   |
[03/15 15:17:53    840s] |  -3.964|   -3.964|-3493.043|-3496.947|    64.43%|   0:00:02.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_10_/D  |
[03/15 15:17:53    840s] |  -3.964|   -3.964|-3492.990|-3496.893|    64.43%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_10_/D  |
[03/15 15:17:53    840s] |  -3.964|   -3.964|-3492.569|-3496.472|    64.43%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_11_/D   |
[03/15 15:17:54    841s] |  -3.964|   -3.964|-3492.453|-3496.356|    64.43%|   0:00:01.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_11_/D   |
[03/15 15:17:55    842s] |  -3.964|   -3.964|-3492.342|-3496.246|    64.44%|   0:00:01.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_10_/D   |
[03/15 15:17:55    843s] |  -3.964|   -3.964|-3492.286|-3496.189|    64.44%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_10_/D   |
[03/15 15:17:56    844s] |  -3.964|   -3.964|-3492.212|-3496.115|    64.44%|   0:00:01.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_10_/D   |
[03/15 15:17:59    846s] |  -3.964|   -3.964|-3492.178|-3496.082|    64.44%|   0:00:03.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
[03/15 15:18:00    847s] |  -3.964|   -3.964|-3492.167|-3496.071|    64.44%|   0:00:01.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
[03/15 15:18:00    847s] |  -3.964|   -3.964|-3492.097|-3496.000|    64.44%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
[03/15 15:18:01    848s] |  -3.964|   -3.964|-3492.025|-3495.928|    64.45%|   0:00:01.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
[03/15 15:18:02    849s] |  -3.964|   -3.964|-3491.878|-3495.781|    64.45%|   0:00:01.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D   |
[03/15 15:18:03    850s] |  -3.964|   -3.964|-3491.733|-3495.637|    64.45%|   0:00:01.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_11_/D   |
[03/15 15:18:03    850s] |  -3.964|   -3.964|-3491.730|-3495.634|    64.45%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_11_/D   |
[03/15 15:18:05    852s] |  -3.964|   -3.964|-3491.654|-3495.557|    64.45%|   0:00:02.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_10_/D  |
[03/15 15:18:05    852s] |  -3.964|   -3.964|-3491.642|-3495.546|    64.45%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_10_/D  |
[03/15 15:18:06    853s] |  -3.964|   -3.964|-3491.635|-3495.538|    64.45%|   0:00:01.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_10_/D  |
[03/15 15:18:10    857s] |  -3.964|   -3.964|-3491.494|-3495.398|    64.45%|   0:00:04.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_9_/D   |
[03/15 15:18:10    857s] |  -3.964|   -3.964|-3491.416|-3495.320|    64.46%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_9_/D   |
[03/15 15:18:10    857s] |  -3.964|   -3.964|-3491.370|-3495.273|    64.46%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_9_/D   |
[03/15 15:18:13    860s] |  -3.964|   -3.964|-3491.360|-3495.263|    64.46%|   0:00:03.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_9_/D   |
[03/15 15:18:13    860s] |  -3.964|   -3.964|-3491.322|-3495.225|    64.46%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_9_/D   |
[03/15 15:18:13    860s] |  -3.964|   -3.964|-3491.269|-3495.172|    64.46%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
[03/15 15:18:20    867s] |  -3.964|   -3.964|-3491.189|-3495.092|    64.46%|   0:00:07.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
[03/15 15:18:20    867s] |  -3.964|   -3.964|-3490.477|-3494.380|    64.46%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
[03/15 15:18:20    867s] |  -3.964|   -3.964|-3490.450|-3494.353|    64.46%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
[03/15 15:18:20    868s] |  -3.964|   -3.964|-3490.303|-3494.207|    64.46%|   0:00:00.0| 2179.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D    |
[03/15 15:18:21    868s] |  -3.964|   -3.964|-3490.299|-3494.203|    64.46%|   0:00:01.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
[03/15 15:18:21    868s] |  -3.964|   -3.964|-3490.256|-3494.159|    64.46%|   0:00:00.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D    |
[03/15 15:18:25    872s] |  -3.964|   -3.964|-3489.974|-3493.878|    64.46%|   0:00:04.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_9_/D    |
[03/15 15:18:25    872s] |  -3.964|   -3.964|-3489.917|-3493.821|    64.46%|   0:00:00.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_9_/D    |
[03/15 15:18:26    873s] |  -3.964|   -3.964|-3489.914|-3493.818|    64.46%|   0:00:01.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_9_/D    |
[03/15 15:18:31    878s] |  -3.964|   -3.964|-3489.046|-3492.949|    64.47%|   0:00:05.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/15 15:18:31    879s] |  -3.964|   -3.964|-3488.988|-3492.892|    64.47%|   0:00:00.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/15 15:18:31    879s] |  -3.964|   -3.964|-3488.838|-3492.741|    64.47%|   0:00:00.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D    |
[03/15 15:18:34    882s] |  -3.964|   -3.964|-3488.707|-3492.610|    64.47%|   0:00:03.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
[03/15 15:18:35    882s] |  -3.964|   -3.964|-3488.577|-3492.480|    64.47%|   0:00:01.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
[03/15 15:18:44    891s] |  -3.964|   -3.964|-3488.553|-3492.456|    64.47%|   0:00:09.0| 2181.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_8_/D    |
[03/15 15:18:46    894s] |  -3.964|   -3.964|-3488.430|-3492.334|    64.48%|   0:00:02.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_8_/D    |
[03/15 15:18:48    895s] |  -3.964|   -3.964|-3488.360|-3492.263|    64.48%|   0:00:02.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_8_/D    |
[03/15 15:18:51    898s] |  -3.964|   -3.964|-3488.212|-3492.115|    64.49%|   0:00:03.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_8_/D    |
[03/15 15:18:54    901s] |  -3.964|   -3.964|-3486.084|-3489.987|    64.49%|   0:00:03.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_8_/D    |
[03/15 15:19:08    915s] |  -3.964|   -3.964|-3485.978|-3489.882|    64.50%|   0:00:14.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
[03/15 15:19:12    919s] |  -3.964|   -3.964|-3485.964|-3489.867|    64.50%|   0:00:04.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/15 15:19:12    919s] |  -3.964|   -3.964|-3485.754|-3489.657|    64.50%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D    |
[03/15 15:19:12    920s] |  -3.964|   -3.964|-3485.632|-3489.535|    64.50%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_8_/D    |
[03/15 15:19:13    920s] |  -3.964|   -3.964|-3485.480|-3489.384|    64.50%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
[03/15 15:19:13    920s] |  -3.964|   -3.964|-3485.473|-3489.376|    64.50%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
[03/15 15:19:13    920s] |  -3.964|   -3.964|-3485.470|-3489.373|    64.50%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D    |
[03/15 15:19:14    921s] |  -3.964|   -3.964|-3485.250|-3489.154|    64.50%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_8_/D    |
[03/15 15:19:14    921s] |  -3.964|   -3.964|-3485.189|-3489.092|    64.50%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_8_/D    |
[03/15 15:19:14    922s] |  -3.964|   -3.964|-3484.808|-3488.711|    64.50%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_7_/D    |
[03/15 15:19:15    922s] |  -3.964|   -3.964|-3484.453|-3488.356|    64.50%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_7_/D    |
[03/15 15:19:16    923s] |  -3.964|   -3.964|-3482.042|-3485.946|    64.51%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_7_/D   |
[03/15 15:19:16    923s] |  -3.964|   -3.964|-3481.649|-3485.552|    64.51%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_7_/D   |
[03/15 15:19:16    923s] |  -3.964|   -3.964|-3481.567|-3485.470|    64.51%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_7_/D   |
[03/15 15:19:16    924s] |  -3.964|   -3.964|-3481.229|-3485.133|    64.51%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_7_/D   |
[03/15 15:19:17    924s] |  -3.964|   -3.964|-3481.135|-3485.039|    64.51%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_7_/D    |
[03/15 15:19:20    927s] |  -3.964|   -3.964|-3479.889|-3483.793|    64.51%|   0:00:03.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_7_/D    |
[03/15 15:19:21    929s] |  -3.964|   -3.964|-3479.754|-3483.658|    64.51%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_7_/D    |
[03/15 15:19:21    929s] |  -3.964|   -3.964|-3479.751|-3483.655|    64.51%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_7_/D    |
[03/15 15:19:22    929s] |  -3.964|   -3.964|-3479.468|-3483.371|    64.51%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_7_/D    |
[03/15 15:19:27    934s] |  -3.964|   -3.964|-3478.936|-3482.839|    64.51%|   0:00:05.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_7_/D    |
[03/15 15:19:27    935s] |  -3.964|   -3.964|-3478.841|-3482.745|    64.51%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_7_/D    |
[03/15 15:19:28    935s] |  -3.964|   -3.964|-3478.808|-3482.711|    64.51%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_7_/D    |
[03/15 15:19:30    937s] |  -3.964|   -3.964|-3478.783|-3482.687|    64.51%|   0:00:02.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_7_/D    |
[03/15 15:19:30    937s] |  -3.964|   -3.964|-3478.598|-3482.501|    64.52%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_7_/D    |
[03/15 15:19:31    938s] |  -3.964|   -3.964|-3478.558|-3482.461|    64.52%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_6_/D   |
[03/15 15:19:32    939s] |  -3.964|   -3.964|-3478.412|-3482.316|    64.52%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_6_/D   |
[03/15 15:19:32    939s] |  -3.964|   -3.964|-3477.922|-3481.825|    64.52%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
[03/15 15:19:32    939s] |  -3.964|   -3.964|-3477.920|-3481.824|    64.52%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_7_/D    |
[03/15 15:19:33    940s] |  -3.964|   -3.964|-3477.196|-3481.099|    64.52%|   0:00:01.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_6_/D   |
[03/15 15:19:33    940s] |  -3.964|   -3.964|-3476.859|-3480.763|    64.52%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_6_/D   |
[03/15 15:19:33    940s] |  -3.964|   -3.964|-3476.856|-3480.760|    64.52%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_6_/D   |
[03/15 15:19:47    954s] |  -3.964|   -3.964|-3476.754|-3480.658|    64.52%|   0:00:14.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_6_/D    |
[03/15 15:19:50    957s] |  -3.964|   -3.964|-3475.927|-3479.831|    64.55%|   0:00:03.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_6_/D    |
[03/15 15:19:59    967s] |  -3.964|   -3.964|-3475.909|-3479.812|    64.55%|   0:00:09.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_5_/D   |
[03/15 15:19:59    967s] |  -3.964|   -3.964|-3475.842|-3479.745|    64.55%|   0:00:00.0| 2182.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q13_reg_5_/D   |
[03/15 15:20:01    969s] |  -3.964|   -3.964|-3475.622|-3479.525|    64.56%|   0:00:02.0| 2183.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/D   |
[03/15 15:20:02    969s] |  -3.964|   -3.964|-3475.481|-3479.384|    64.56%|   0:00:01.0| 2183.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/D   |
[03/15 15:20:09    977s] |  -3.964|   -3.964|-3475.338|-3479.241|    64.56%|   0:00:07.0| 2183.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_5_/D   |
[03/15 15:20:11    978s] |  -3.964|   -3.964|-3475.000|-3478.904|    64.56%|   0:00:02.0| 2183.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/D   |
[03/15 15:20:11    978s] |  -3.964|   -3.964|-3474.922|-3478.826|    64.56%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/D   |
[03/15 15:20:12    979s] |  -3.964|   -3.964|-3474.921|-3478.824|    64.56%|   0:00:01.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/D   |
[03/15 15:20:12    979s] |  -3.964|   -3.964|-3474.537|-3478.440|    64.57%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/D   |
[03/15 15:20:12    980s] |  -3.964|   -3.964|-3474.479|-3478.383|    64.57%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_6_/D   |
[03/15 15:20:13    980s] |  -3.964|   -3.964|-3473.978|-3477.882|    64.57%|   0:00:01.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_5_/D   |
[03/15 15:20:13    981s] |  -3.964|   -3.964|-3473.894|-3477.797|    64.57%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_5_/D   |
[03/15 15:20:14    982s] |  -3.964|   -3.964|-3473.764|-3477.668|    64.58%|   0:00:01.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_5_/D   |
[03/15 15:20:18    985s] |  -3.964|   -3.964|-3473.476|-3477.380|    64.58%|   0:00:04.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/15 15:20:26    994s] |  -3.964|   -3.964|-3472.725|-3476.629|    64.58%|   0:00:08.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
[03/15 15:20:27    994s] |  -3.964|   -3.964|-3472.122|-3476.025|    64.58%|   0:00:01.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
[03/15 15:20:27    994s] |  -3.964|   -3.964|-3472.017|-3475.920|    64.59%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
[03/15 15:20:27    994s] |  -3.964|   -3.964|-3471.999|-3475.903|    64.59%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
[03/15 15:20:27    994s] |  -3.964|   -3.964|-3471.984|-3475.888|    64.59%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
[03/15 15:20:32    999s] |  -3.964|   -3.964|-3471.773|-3475.677|    64.59%|   0:00:05.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_5_/D   |
[03/15 15:20:32    999s] |  -3.964|   -3.964|-3471.666|-3475.570|    64.59%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_5_/D   |
[03/15 15:20:32   1000s] |  -3.964|   -3.964|-3471.652|-3475.556|    64.59%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_5_/D    |
[03/15 15:20:45   1013s] |  -3.964|   -3.964|-3471.548|-3475.452|    64.60%|   0:00:13.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_5_/D    |
[03/15 15:20:46   1013s] |  -3.964|   -3.964|-3471.544|-3475.447|    64.60%|   0:00:01.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_5_/D    |
[03/15 15:20:46   1013s] |  -3.964|   -3.964|-3471.528|-3475.431|    64.60%|   0:00:00.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_5_/D    |
[03/15 15:20:48   1016s] |  -3.964|   -3.964|-3471.521|-3475.425|    64.60%|   0:00:02.0| 2184.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_5_/D    |
[03/15 15:20:52   1020s] |  -3.964|   -3.964|-3471.650|-3475.553|    64.61%|   0:00:04.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_5_/D    |
[03/15 15:20:53   1021s] |  -3.964|   -3.964|-3471.162|-3475.065|    64.61%|   0:00:01.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_4_/D    |
[03/15 15:20:53   1021s] |  -3.964|   -3.964|-3470.038|-3473.942|    64.61%|   0:00:00.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_4_/D    |
[03/15 15:20:54   1022s] |  -3.964|   -3.964|-3468.526|-3472.429|    64.61%|   0:00:01.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/15 15:20:54   1022s] |  -3.964|   -3.964|-3468.460|-3472.364|    64.61%|   0:00:00.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/15 15:20:55   1022s] |  -3.964|   -3.964|-3468.437|-3472.341|    64.61%|   0:00:01.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/15 15:20:57   1024s] |  -3.964|   -3.964|-3468.240|-3472.144|    64.62%|   0:00:02.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/15 15:20:59   1026s] |  -3.964|   -3.964|-3468.055|-3471.959|    64.62%|   0:00:02.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/15 15:21:01   1028s] |  -3.964|   -3.964|-3468.030|-3471.933|    64.62%|   0:00:02.0| 2185.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/15 15:21:03   1030s] |  -3.964|   -3.964|-3467.665|-3471.568|    64.62%|   0:00:02.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_4_/D   |
[03/15 15:21:03   1030s] |  -3.964|   -3.964|-3467.647|-3471.551|    64.62%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_4_/D   |
[03/15 15:21:03   1031s] |  -3.964|   -3.964|-3467.581|-3471.484|    64.62%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
[03/15 15:21:04   1031s] |  -3.964|   -3.964|-3467.347|-3471.251|    64.62%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
[03/15 15:21:04   1032s] |  -3.964|   -3.964|-3467.314|-3471.218|    64.62%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
[03/15 15:21:05   1032s] |  -3.964|   -3.964|-3467.076|-3470.979|    64.63%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
[03/15 15:21:06   1034s] |  -3.964|   -3.964|-3467.015|-3470.918|    64.63%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
[03/15 15:21:07   1034s] |  -3.964|   -3.964|-3466.831|-3470.735|    64.63%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
[03/15 15:21:07   1035s] |  -3.964|   -3.964|-3466.716|-3470.619|    64.63%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
[03/15 15:21:10   1037s] |  -3.964|   -3.964|-3466.569|-3470.472|    64.63%|   0:00:03.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
[03/15 15:21:10   1037s] |  -3.964|   -3.964|-3466.209|-3470.112|    64.63%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_4_/D   |
[03/15 15:21:10   1037s] |  -3.964|   -3.964|-3466.169|-3470.073|    64.63%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
[03/15 15:21:10   1038s] |  -3.964|   -3.964|-3466.137|-3470.041|    64.63%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
[03/15 15:21:15   1043s] |  -3.964|   -3.964|-3466.739|-3470.642|    64.63%|   0:00:05.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_4_/D   |
[03/15 15:21:18   1045s] |  -3.964|   -3.964|-3466.566|-3470.469|    64.63%|   0:00:03.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_4_/D   |
[03/15 15:21:19   1046s] |  -3.964|   -3.964|-3466.547|-3470.450|    64.63%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_4_/D   |
[03/15 15:21:20   1047s] |  -3.964|   -3.964|-3466.419|-3470.322|    64.63%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_4_/D   |
[03/15 15:21:29   1056s] |  -3.964|   -3.964|-3466.344|-3470.247|    64.64%|   0:00:09.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_3_/D   |
[03/15 15:21:30   1057s] |  -3.964|   -3.964|-3465.997|-3469.900|    64.64%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_3_/D   |
[03/15 15:21:32   1060s] |  -3.964|   -3.964|-3465.963|-3469.866|    64.64%|   0:00:02.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_3_/D   |
[03/15 15:21:34   1061s] |  -3.964|   -3.964|-3465.960|-3469.863|    64.64%|   0:00:02.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_3_/D   |
[03/15 15:21:39   1066s] |  -3.964|   -3.964|-3465.603|-3469.507|    64.65%|   0:00:05.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
[03/15 15:21:40   1067s] |  -3.964|   -3.964|-3464.987|-3468.890|    64.65%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
[03/15 15:21:40   1067s] |  -3.964|   -3.964|-3464.968|-3468.871|    64.65%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
[03/15 15:21:41   1068s] |  -3.964|   -3.964|-3464.964|-3468.867|    64.65%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_3_/D    |
[03/15 15:21:41   1068s] |  -3.964|   -3.964|-3464.912|-3468.816|    64.66%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_3_/D    |
[03/15 15:21:42   1069s] |  -3.964|   -3.964|-3464.909|-3468.812|    64.66%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_3_/D    |
[03/15 15:21:45   1073s] |  -3.964|   -3.964|-3464.296|-3468.200|    64.66%|   0:00:03.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
[03/15 15:21:46   1073s] |  -3.964|   -3.964|-3464.128|-3468.032|    64.66%|   0:00:01.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
[03/15 15:21:46   1073s] |  -3.964|   -3.964|-3464.010|-3467.913|    64.66%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
[03/15 15:21:46   1073s] |  -3.964|   -3.964|-3463.966|-3467.869|    64.66%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
[03/15 15:21:46   1073s] |  -3.964|   -3.964|-3463.939|-3467.842|    64.66%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
[03/15 15:21:46   1073s] |  -3.964|   -3.964|-3463.928|-3467.831|    64.66%|   0:00:00.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
[03/15 15:21:48   1076s] |  -3.964|   -3.964|-3463.780|-3467.684|    64.66%|   0:00:02.0| 2186.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D    |
[03/15 15:21:49   1077s] |  -3.964|   -3.964|-3463.763|-3467.666|    64.66%|   0:00:01.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D    |
[03/15 15:21:50   1077s] |  -3.964|   -3.964|-3463.652|-3467.556|    64.67%|   0:00:01.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_2_/D   |
[03/15 15:21:50   1077s] |  -3.964|   -3.964|-3463.599|-3467.502|    64.67%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_2_/D   |
[03/15 15:21:50   1078s] |  -3.964|   -3.964|-3463.471|-3467.374|    64.67%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_2_/D   |
[03/15 15:21:51   1078s] |  -3.964|   -3.964|-3463.120|-3467.024|    64.67%|   0:00:01.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D    |
[03/15 15:21:51   1079s] |  -3.964|   -3.964|-3463.103|-3467.006|    64.68%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D    |
[03/15 15:21:51   1079s] |  -3.964|   -3.964|-3462.920|-3466.823|    64.68%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D    |
[03/15 15:21:52   1079s] |  -3.964|   -3.964|-3462.875|-3466.779|    64.68%|   0:00:01.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D    |
[03/15 15:21:52   1079s] |  -3.964|   -3.964|-3462.811|-3466.714|    64.68%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D    |
[03/15 15:21:53   1080s] |  -3.964|   -3.964|-3462.698|-3466.601|    64.68%|   0:00:01.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_2_/D    |
[03/15 15:21:53   1080s] |  -3.964|   -3.964|-3462.662|-3466.566|    64.68%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_2_/D    |
[03/15 15:21:54   1081s] |  -3.964|   -3.964|-3462.146|-3466.050|    64.69%|   0:00:01.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_2_/D    |
[03/15 15:21:54   1081s] |  -3.964|   -3.964|-3462.135|-3466.039|    64.69%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/15 15:21:54   1082s] |  -3.964|   -3.964|-3461.929|-3465.833|    64.69%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/15 15:21:54   1082s] |  -3.964|   -3.964|-3461.920|-3465.823|    64.69%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q0_reg_2_/D    |
[03/15 15:21:59   1087s] |  -3.964|   -3.964|-3461.658|-3465.561|    64.69%|   0:00:05.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_2_/D    |
[03/15 15:22:01   1088s] |  -3.964|   -3.964|-3461.621|-3465.525|    64.69%|   0:00:02.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
[03/15 15:22:01   1088s] |  -3.964|   -3.964|-3461.609|-3465.513|    64.69%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_2_/D    |
[03/15 15:22:02   1090s] |  -3.964|   -3.964|-3461.535|-3465.439|    64.70%|   0:00:01.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_2_/D    |
[03/15 15:22:04   1092s] |  -3.964|   -3.964|-3461.500|-3465.404|    64.70%|   0:00:02.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_2_/D    |
[03/15 15:22:04   1092s] |  -3.964|   -3.964|-3461.445|-3465.349|    64.71%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_2_/D    |
[03/15 15:22:05   1093s] |  -3.964|   -3.964|-3461.418|-3465.322|    64.71%|   0:00:01.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
[03/15 15:22:05   1093s] |  -3.964|   -3.964|-3461.417|-3465.321|    64.71%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
[03/15 15:22:05   1093s] |  -3.964|   -3.964|-3461.325|-3465.228|    64.71%|   0:00:00.0| 2187.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_2_/D    |
[03/15 15:22:06   1093s] |  -3.964|   -3.964|-3461.321|-3465.225|    64.71%|   0:00:01.0| 2188.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q9_reg_2_/D    |
[03/15 15:22:06   1094s] |  -3.964|   -3.964|-3461.164|-3465.067|    64.71%|   0:00:00.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_1_/D   |
[03/15 15:22:10   1098s] |  -3.964|   -3.964|-3460.914|-3464.817|    64.71%|   0:00:04.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q13_reg_1_/D   |
[03/15 15:22:12   1099s] |  -3.964|   -3.964|-3460.246|-3464.149|    64.72%|   0:00:02.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
[03/15 15:22:14   1101s] |  -3.964|   -3.964|-3460.069|-3463.972|    64.72%|   0:00:02.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_1_/D    |
[03/15 15:22:14   1102s] |  -3.964|   -3.964|-3459.925|-3463.828|    64.73%|   0:00:00.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 15:22:15   1102s] |  -3.964|   -3.964|-3459.772|-3463.675|    64.73%|   0:00:01.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 15:22:15   1102s] |  -3.964|   -3.964|-3459.548|-3463.451|    64.73%|   0:00:00.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 15:22:15   1102s] |  -3.964|   -3.964|-3459.492|-3463.395|    64.73%|   0:00:00.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 15:22:15   1102s] |  -3.964|   -3.964|-3459.347|-3463.251|    64.73%|   0:00:00.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 15:22:17   1105s] |  -3.964|   -3.964|-3459.251|-3463.154|    64.73%|   0:00:02.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_1_/D    |
[03/15 15:22:17   1105s] |  -3.964|   -3.964|-3459.150|-3463.054|    64.74%|   0:00:00.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_1_/D    |
[03/15 15:22:18   1105s] |  -3.964|   -3.964|-3459.081|-3462.984|    64.74%|   0:00:01.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_1_/D    |
[03/15 15:22:23   1110s] |  -3.964|   -3.964|-3458.049|-3461.953|    64.75%|   0:00:05.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_1_/D   |
[03/15 15:22:23   1110s] |  -3.964|   -3.964|-3458.033|-3461.936|    64.75%|   0:00:00.0| 2189.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_1_/D   |
[03/15 15:22:23   1111s] |  -3.964|   -3.964|-3457.792|-3461.696|    64.75%|   0:00:00.0| 2190.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/D    |
[03/15 15:22:24   1111s] |  -3.964|   -3.964|-3457.771|-3461.675|    64.75%|   0:00:01.0| 2190.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/D    |
[03/15 15:22:24   1111s] |  -3.964|   -3.964|-3457.757|-3461.660|    64.75%|   0:00:00.0| 2190.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_1_/D    |
[03/15 15:22:24   1112s] |  -3.964|   -3.964|-3457.667|-3461.570|    64.76%|   0:00:00.0| 2190.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_1_/D    |
[03/15 15:22:25   1112s] |  -3.964|   -3.964|-3457.401|-3461.305|    64.76%|   0:00:01.0| 2190.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_1_/D    |
[03/15 15:22:25   1112s] |  -3.964|   -3.964|-3457.334|-3461.238|    64.76%|   0:00:00.0| 2190.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_1_/D    |
[03/15 15:22:25   1112s] |  -3.964|   -3.964|-3457.317|-3461.221|    64.76%|   0:00:00.0| 2191.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_1_/D    |
[03/15 15:22:25   1112s] |  -3.964|   -3.964|-3457.303|-3461.206|    64.76%|   0:00:00.0| 2191.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_1_/D    |
[03/15 15:22:27   1114s] |  -3.964|   -3.964|-3457.098|-3461.001|    64.76%|   0:00:02.0| 2191.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_1_/D   |
[03/15 15:22:27   1114s] |  -3.964|   -3.964|-3456.970|-3460.874|    64.76%|   0:00:00.0| 2191.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_1_/D   |
[03/15 15:22:27   1115s] |  -3.964|   -3.964|-3456.967|-3460.871|    64.76%|   0:00:00.0| 2191.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_1_/D   |
[03/15 15:22:27   1115s] |  -3.964|   -3.964|-3456.916|-3460.819|    64.76%|   0:00:00.0| 2191.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_1_/D    |
[03/15 15:22:29   1116s] |  -3.964|   -3.964|-3456.668|-3460.571|    64.76%|   0:00:02.0| 2192.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_1_/D    |
[03/15 15:22:29   1116s] |  -3.964|   -3.964|-3456.511|-3460.415|    64.77%|   0:00:00.0| 2192.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_1_/D    |
[03/15 15:22:29   1117s] |  -3.964|   -3.964|-3456.472|-3460.376|    64.77%|   0:00:00.0| 2192.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D    |
[03/15 15:22:29   1117s] |  -3.964|   -3.964|-3456.315|-3460.219|    64.77%|   0:00:00.0| 2192.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D    |
[03/15 15:22:29   1117s] |  -3.964|   -3.964|-3456.297|-3460.201|    64.77%|   0:00:00.0| 2192.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D    |
[03/15 15:22:31   1118s] |  -3.964|   -3.964|-3456.277|-3460.181|    64.77%|   0:00:02.0| 2192.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q7_reg_1_/D    |
[03/15 15:22:31   1118s] |  -3.964|   -3.964|-3455.622|-3459.525|    64.77%|   0:00:00.0| 2192.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_0_/D    |
[03/15 15:22:31   1119s] |  -3.964|   -3.964|-3453.579|-3457.483|    64.77%|   0:00:00.0| 2192.7M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_0_/D   |
[03/15 15:22:32   1119s] |  -3.964|   -3.964|-3453.286|-3457.189|    64.77%|   0:00:01.0| 2192.7M|   WC_VIEW|  reg2reg| psum_mem_instance/memory4_reg_120_/D               |
[03/15 15:22:32   1119s] |  -3.964|   -3.964|-3453.233|-3457.137|    64.77%|   0:00:00.0| 2192.7M|        NA|       NA| NA                                                 |
[03/15 15:22:32   1119s] |  -3.964|   -3.964|-3453.233|-3457.137|    64.77%|   0:00:00.0| 2192.7M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
[03/15 15:22:32   1119s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:22:32   1119s] 
[03/15 15:22:32   1119s] *** Finish Core Optimize Step (cpu=0:12:47 real=0:12:47 mem=2192.7M) ***
[03/15 15:22:32   1119s] 
[03/15 15:22:32   1119s] *** Finished Optimize Step Cumulative (cpu=0:12:48 real=0:12:47 mem=2192.7M) ***
[03/15 15:22:32   1119s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.251|   -3.904|
|reg2reg   |-3.964|-3453.233|
|HEPG      |-3.964|-3453.233|
|All Paths |-3.964|-3457.137|
+----------+------+---------+

[03/15 15:22:32   1120s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -3.964ns TNS -3453.236ns; HEPG WNS -3.964ns TNS -3453.236ns; all paths WNS -3.964ns TNS -3457.140ns; Real time 0:17:40
[03/15 15:22:32   1120s] ** GigaOpt Optimizer WNS Slack -3.964 TNS Slack -3457.137 Density 64.77
[03/15 15:22:32   1120s] Placement Snapshot: Density distribution:
[03/15 15:22:32   1120s] [1.00 -  +++]: 359 (21.36%)
[03/15 15:22:32   1120s] [0.95 - 1.00]: 8 (0.48%)
[03/15 15:22:32   1120s] [0.90 - 0.95]: 5 (0.30%)
[03/15 15:22:32   1120s] [0.85 - 0.90]: 8 (0.48%)
[03/15 15:22:32   1120s] [0.80 - 0.85]: 8 (0.48%)
[03/15 15:22:32   1120s] [0.75 - 0.80]: 8 (0.48%)
[03/15 15:22:32   1120s] [0.70 - 0.75]: 13 (0.77%)
[03/15 15:22:32   1120s] [0.65 - 0.70]: 10 (0.59%)
[03/15 15:22:32   1120s] [0.60 - 0.65]: 14 (0.83%)
[03/15 15:22:32   1120s] [0.55 - 0.60]: 12 (0.71%)
[03/15 15:22:32   1120s] [0.50 - 0.55]: 10 (0.59%)
[03/15 15:22:32   1120s] [0.45 - 0.50]: 13 (0.77%)
[03/15 15:22:32   1120s] [0.40 - 0.45]: 16 (0.95%)
[03/15 15:22:32   1120s] [0.35 - 0.40]: 36 (2.14%)
[03/15 15:22:32   1120s] [0.30 - 0.35]: 76 (4.52%)
[03/15 15:22:32   1120s] [0.25 - 0.30]: 157 (9.34%)
[03/15 15:22:32   1120s] [0.20 - 0.25]: 133 (7.91%)
[03/15 15:22:32   1120s] [0.15 - 0.20]: 315 (18.74%)
[03/15 15:22:32   1120s] [0.10 - 0.15]: 368 (21.89%)
[03/15 15:22:32   1120s] [0.05 - 0.10]: 74 (4.40%)
[03/15 15:22:32   1120s] [0.00 - 0.05]: 38 (2.26%)
[03/15 15:22:32   1120s] Begin: Area Reclaim Optimization
[03/15 15:22:32   1120s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:18:40.1/0:20:20.2 (0.9), mem = 2192.7M
[03/15 15:22:33   1121s] (I,S,L,T): WC_VIEW: 259.904, 195.959, 3.23269, 459.096
[03/15 15:22:33   1121s] Usable buffer cells for single buffer setup transform:
[03/15 15:22:33   1121s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/15 15:22:33   1121s] Number of usable buffer cells above: 18
[03/15 15:22:34   1121s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2192.7M
[03/15 15:22:34   1121s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2192.7M
[03/15 15:22:35   1122s] Reclaim Optimization WNS Slack -3.964  TNS Slack -3457.137 Density 64.77
[03/15 15:22:35   1122s] +----------+---------+--------+---------+------------+--------+
[03/15 15:22:35   1122s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 15:22:35   1122s] +----------+---------+--------+---------+------------+--------+
[03/15 15:22:35   1122s] |    64.77%|        -|  -3.964|-3457.137|   0:00:00.0| 2192.7M|
[03/15 15:22:35   1123s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 15:22:50   1138s] |    64.63%|      393|  -3.958|-3457.144|   0:00:15.0| 2195.9M|
[03/15 15:23:49   1197s] |    63.74%|     5533|  -3.920|-3466.721|   0:00:59.0| 2201.3M|
[03/15 15:23:52   1199s] |    63.73%|       51|  -3.920|-3466.446|   0:00:03.0| 2204.7M|
[03/15 15:23:53   1200s] |    63.73%|        0|  -3.920|-3466.446|   0:00:01.0| 2209.2M|
[03/15 15:23:53   1200s] +----------+---------+--------+---------+------------+--------+
[03/15 15:23:53   1200s] Reclaim Optimization End WNS Slack -3.920  TNS Slack -3466.446 Density 63.73
[03/15 15:23:53   1200s] 
[03/15 15:23:53   1200s] ** Summary: Restruct = 0 Buffer Deletion = 275 Declone = 146 Resize = 4365 **
[03/15 15:23:53   1200s] --------------------------------------------------------------
[03/15 15:23:53   1200s] |                                   | Total     | Sequential |
[03/15 15:23:53   1200s] --------------------------------------------------------------
[03/15 15:23:53   1200s] | Num insts resized                 |    4315  |       0    |
[03/15 15:23:53   1200s] | Num insts undone                  |    1219  |       0    |
[03/15 15:23:53   1200s] | Num insts Downsized               |    4315  |       0    |
[03/15 15:23:53   1200s] | Num insts Samesized               |       0  |       0    |
[03/15 15:23:53   1200s] | Num insts Upsized                 |       0  |       0    |
[03/15 15:23:53   1200s] | Num multiple commits+uncommits    |      50  |       -    |
[03/15 15:23:53   1200s] --------------------------------------------------------------
[03/15 15:23:53   1200s] **** Begin NDR-Layer Usage Statistics ****
[03/15 15:23:53   1200s] Layer 3 has 143 constrained nets 
[03/15 15:23:53   1200s] Layer 7 has 1225 constrained nets 
[03/15 15:23:53   1200s] **** End NDR-Layer Usage Statistics ****
[03/15 15:23:53   1200s] End: Core Area Reclaim Optimization (cpu = 0:01:21) (real = 0:01:21) **
[03/15 15:23:53   1201s] (I,S,L,T): WC_VIEW: 255.732, 192.249, 3.15418, 451.135
[03/15 15:23:53   1201s] *** AreaOpt [finish] : cpu/real = 0:01:21.4/0:01:21.3 (1.0), totSession cpu/real = 0:20:01.4/0:21:41.5 (0.9), mem = 2209.2M
[03/15 15:23:53   1201s] 
[03/15 15:23:53   1201s] =============================================================================================
[03/15 15:23:53   1201s]  Step TAT Report for AreaOpt #1
[03/15 15:23:53   1201s] =============================================================================================
[03/15 15:23:53   1201s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 15:23:53   1201s] ---------------------------------------------------------------------------------------------
[03/15 15:23:53   1201s] [ SlackTraversorInit     ]      1   0:00:00.6  (   0.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 15:23:53   1201s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:23:53   1201s] [ OptSingleIteration     ]      4   0:00:01.8  (   2.2 % )     0:01:16.6 /  0:01:16.7    1.0
[03/15 15:23:53   1201s] [ OptGetWeight           ]    687   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/15 15:23:53   1201s] [ OptEval                ]    687   0:00:30.5  (  37.5 % )     0:00:30.5 /  0:00:30.6    1.0
[03/15 15:23:53   1201s] [ OptCommit              ]    687   0:00:01.9  (   2.3 % )     0:00:01.9 /  0:00:02.0    1.1
[03/15 15:23:53   1201s] [ IncrTimingUpdate       ]    425   0:00:29.4  (  36.2 % )     0:00:29.4 /  0:00:29.4    1.0
[03/15 15:23:53   1201s] [ PostCommitDelayUpdate  ]    826   0:00:02.8  (   3.5 % )     0:00:13.0 /  0:00:13.0    1.0
[03/15 15:23:53   1201s] [ IncrDelayCalc          ]   1500   0:00:10.1  (  12.5 % )     0:00:10.1 /  0:00:10.2    1.0
[03/15 15:23:53   1201s] [ MISC                   ]          0:00:04.1  (   5.0 % )     0:00:04.1 /  0:00:04.1    1.0
[03/15 15:23:53   1201s] ---------------------------------------------------------------------------------------------
[03/15 15:23:53   1201s]  AreaOpt #1 TOTAL                   0:01:21.3  ( 100.0 % )     0:01:21.3 /  0:01:21.4    1.0
[03/15 15:23:53   1201s] ---------------------------------------------------------------------------------------------
[03/15 15:23:53   1201s] 
[03/15 15:23:53   1201s] End: Area Reclaim Optimization (cpu=0:01:21, real=0:01:21, mem=2196.16M, totSessionCpu=0:20:01).
[03/15 15:23:53   1201s] Placement Snapshot: Density distribution:
[03/15 15:23:53   1201s] [1.00 -  +++]: 359 (21.36%)
[03/15 15:23:53   1201s] [0.95 - 1.00]: 8 (0.48%)
[03/15 15:23:53   1201s] [0.90 - 0.95]: 5 (0.30%)
[03/15 15:23:53   1201s] [0.85 - 0.90]: 9 (0.54%)
[03/15 15:23:53   1201s] [0.80 - 0.85]: 7 (0.42%)
[03/15 15:23:53   1201s] [0.75 - 0.80]: 8 (0.48%)
[03/15 15:23:53   1201s] [0.70 - 0.75]: 14 (0.83%)
[03/15 15:23:53   1201s] [0.65 - 0.70]: 10 (0.59%)
[03/15 15:23:53   1201s] [0.60 - 0.65]: 14 (0.83%)
[03/15 15:23:53   1201s] [0.55 - 0.60]: 12 (0.71%)
[03/15 15:23:53   1201s] [0.50 - 0.55]: 13 (0.77%)
[03/15 15:23:53   1201s] [0.45 - 0.50]: 14 (0.83%)
[03/15 15:23:53   1201s] [0.40 - 0.45]: 16 (0.95%)
[03/15 15:23:53   1201s] [0.35 - 0.40]: 37 (2.20%)
[03/15 15:23:53   1201s] [0.30 - 0.35]: 83 (4.94%)
[03/15 15:23:53   1201s] [0.25 - 0.30]: 161 (9.58%)
[03/15 15:23:53   1201s] [0.20 - 0.25]: 205 (12.20%)
[03/15 15:23:53   1201s] [0.15 - 0.20]: 379 (22.55%)
[03/15 15:23:53   1201s] [0.10 - 0.15]: 254 (15.11%)
[03/15 15:23:53   1201s] [0.05 - 0.10]: 40 (2.38%)
[03/15 15:23:53   1201s] [0.00 - 0.05]: 33 (1.96%)
[03/15 15:23:53   1201s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25708.1
[03/15 15:23:54   1201s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2196.2M
[03/15 15:23:54   1202s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.210, REAL:0.212, MEM:2196.2M
[03/15 15:23:54   1202s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2196.2M
[03/15 15:23:54   1202s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2196.2M
[03/15 15:23:54   1202s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2196.2M
[03/15 15:23:54   1202s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.145, MEM:2196.2M
[03/15 15:23:54   1202s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.245, MEM:2196.2M
[03/15 15:23:54   1202s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.250, REAL:0.246, MEM:2196.2M
[03/15 15:23:54   1202s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.4
[03/15 15:23:54   1202s] OPERPROF: Starting RefinePlace at level 1, MEM:2196.2M
[03/15 15:23:54   1202s] *** Starting refinePlace (0:20:02 mem=2196.2M) ***
[03/15 15:23:54   1202s] Total net bbox length = 1.451e+06 (6.680e+05 7.830e+05) (ext = 4.707e+04)
[03/15 15:23:54   1202s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:23:54   1202s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2196.2M
[03/15 15:23:54   1202s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2196.2M
[03/15 15:23:54   1202s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.050, REAL:0.056, MEM:2196.2M
[03/15 15:23:54   1202s] default core: bins with density > 0.750 = 63.07 % ( 1086 / 1722 )
[03/15 15:23:54   1202s] Density distribution unevenness ratio = 24.313%
[03/15 15:23:54   1202s] RPlace IncrNP: Rollback Lev = -3
[03/15 15:23:54   1202s] RPlace: Density =1.290000, incremental np is triggered.
[03/15 15:23:54   1202s] OPERPROF:     Starting spMPad at level 3, MEM:2196.2M
[03/15 15:23:54   1202s] OPERPROF:       Starting spContextMPad at level 4, MEM:2196.2M
[03/15 15:23:54   1202s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2196.2M
[03/15 15:23:54   1202s] OPERPROF:     Finished spMPad at level 3, CPU:0.030, REAL:0.018, MEM:2196.2M
[03/15 15:23:55   1203s] nrCritNet: 1.99% ( 1766 / 88753 ) cutoffSlk: -3905.4ps stdDelay: 14.5ps
[03/15 15:23:55   1203s] OPERPROF:     Starting npMain at level 3, MEM:2196.2M
[03/15 15:23:56   1203s] incrNP th 1.000, 0.100
[03/15 15:23:57   1204s] limitMaxMove -1, priorityInstMaxMove 3
[03/15 15:23:57   1204s] SP #FI/SF FL/PI 142/61720 20649/1386
[03/15 15:23:57   1204s] OPERPROF:       Starting npPlace at level 4, MEM:2225.8M
[03/15 15:23:57   1204s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/15 15:23:57   1204s] No instances found in the vector
[03/15 15:23:57   1204s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2245.8M, DRC: 0)
[03/15 15:23:57   1204s] 0 (out of 0) MH cells were successfully legalized.
[03/15 15:23:57   1204s] exp_mt_sequential is set from setPlaceMode option to 1
[03/15 15:23:57   1204s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/15 15:23:57   1204s] place_exp_mt_interval set to default 32
[03/15 15:23:57   1204s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/15 15:24:01   1208s] Iteration 10: Total net bbox = 6.614e+05 (3.37e+05 3.24e+05)
[03/15 15:24:01   1208s]               Est.  stn bbox = 7.356e+05 (3.75e+05 3.60e+05)
[03/15 15:24:01   1208s]               cpu = 0:00:03.9 real = 0:00:04.0 mem = 2257.7M
[03/15 15:24:01   1208s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/15 15:24:01   1208s] No instances found in the vector
[03/15 15:24:01   1208s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2257.7M, DRC: 0)
[03/15 15:24:01   1208s] 0 (out of 0) MH cells were successfully legalized.
[03/15 15:24:05   1211s] Iteration 11: Total net bbox = 6.638e+05 (3.38e+05 3.26e+05)
[03/15 15:24:05   1211s]               Est.  stn bbox = 7.383e+05 (3.76e+05 3.62e+05)
[03/15 15:24:05   1211s]               cpu = 0:00:03.6 real = 0:00:04.0 mem = 2259.2M
[03/15 15:24:05   1211s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/15 15:24:05   1211s] No instances found in the vector
[03/15 15:24:05   1211s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2259.2M, DRC: 0)
[03/15 15:24:05   1211s] 0 (out of 0) MH cells were successfully legalized.
[03/15 15:24:09   1215s] Iteration 12: Total net bbox = 6.664e+05 (3.38e+05 3.28e+05)
[03/15 15:24:09   1215s]               Est.  stn bbox = 7.410e+05 (3.76e+05 3.65e+05)
[03/15 15:24:09   1215s]               cpu = 0:00:04.0 real = 0:00:04.0 mem = 2262.0M
[03/15 15:24:09   1215s] OPERPROF:       Finished npPlace at level 4, CPU:11.720, REAL:11.706, MEM:2262.0M
[03/15 15:24:09   1216s] OPERPROF:     Finished npMain at level 3, CPU:12.980, REAL:13.959, MEM:2262.0M
[03/15 15:24:09   1216s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2262.0M
[03/15 15:24:09   1216s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.050, REAL:0.045, MEM:2262.0M
[03/15 15:24:09   1216s] default core: bins with density > 0.750 = 64.52 % ( 1111 / 1722 )
[03/15 15:24:09   1216s] Density distribution unevenness ratio = 24.009%
[03/15 15:24:09   1216s] RPlace postIncrNP: Density = 1.290000 -> 0.996667.
[03/15 15:24:09   1216s] RPlace postIncrNP Info: Density distribution changes:
[03/15 15:24:09   1216s] [1.10+      ] :	 9 (0.52%) -> 0 (0.00%)
[03/15 15:24:09   1216s] [1.05 - 1.10] :	 6 (0.35%) -> 0 (0.00%)
[03/15 15:24:09   1216s] [1.00 - 1.05] :	 18 (1.05%) -> 0 (0.00%)
[03/15 15:24:09   1216s] [0.95 - 1.00] :	 39 (2.26%) -> 19 (1.10%)
[03/15 15:24:09   1216s] [0.90 - 0.95] :	 238 (13.82%) -> 234 (13.59%)
[03/15 15:24:09   1216s] [0.85 - 0.90] :	 410 (23.81%) -> 477 (27.70%)
[03/15 15:24:09   1216s] [0.80 - 0.85] :	 202 (11.73%) -> 221 (12.83%)
[03/15 15:24:09   1216s] [CPU] RefinePlace/IncrNP (cpu=0:00:13.7, real=0:00:15.0, mem=2262.0MB) @(0:20:02 - 0:20:16).
[03/15 15:24:09   1216s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:13.680, REAL:14.653, MEM:2262.0M
[03/15 15:24:09   1216s] Move report: incrNP moves 21674 insts, mean move: 3.99 um, max move: 73.00 um
[03/15 15:24:09   1216s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_460_0): (245.20, 416.80) --> (278.60, 377.20)
[03/15 15:24:09   1216s] Move report: Timing Driven Placement moves 21674 insts, mean move: 3.99 um, max move: 73.00 um
[03/15 15:24:09   1216s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_460_0): (245.20, 416.80) --> (278.60, 377.20)
[03/15 15:24:09   1216s] 	Runtime: CPU: 0:00:13.7 REAL: 0:00:15.0 MEM: 2262.0MB
[03/15 15:24:09   1216s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2262.0M
[03/15 15:24:09   1216s] Starting refinePlace ...
[03/15 15:24:09   1216s] ** Cut row section cpu time 0:00:00.0.
[03/15 15:24:09   1216s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 15:24:11   1218s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.9, real=0:00:02.0, mem=2262.0MB) @(0:20:16 - 0:20:18).
[03/15 15:24:11   1218s] Move report: preRPlace moves 18099 insts, mean move: 0.73 um, max move: 9.00 um
[03/15 15:24:11   1218s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1854): (284.40, 377.20) --> (277.20, 379.00)
[03/15 15:24:11   1218s] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/15 15:24:11   1218s] wireLenOptFixPriorityInst 11984 inst fixed
[03/15 15:24:11   1218s] 
[03/15 15:24:11   1218s] Running Spiral with 1 thread in Normal Mode  fetchWidth=400 
[03/15 15:24:13   1219s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:24:13   1219s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=2262.0MB) @(0:20:18 - 0:20:20).
[03/15 15:24:13   1219s] Move report: Detail placement moves 18099 insts, mean move: 0.73 um, max move: 9.00 um
[03/15 15:24:13   1219s] 	Max move on inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/U1854): (284.40, 377.20) --> (277.20, 379.00)
[03/15 15:24:13   1219s] 	Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 2262.0MB
[03/15 15:24:13   1219s] Statistics of distance of Instance movement in refine placement:
[03/15 15:24:13   1219s]   maximum (X+Y) =        71.80 um
[03/15 15:24:13   1219s]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_460_0) with max move: (245.2, 416.8) -> (277.4, 377.2)
[03/15 15:24:13   1219s]   mean    (X+Y) =         3.28 um
[03/15 15:24:13   1219s] Total instances flipped for legalization: 146
[03/15 15:24:13   1219s] Summary Report:
[03/15 15:24:13   1219s] Instances move: 28251 (out of 83755 movable)
[03/15 15:24:13   1219s] Instances flipped: 146
[03/15 15:24:13   1219s] Mean displacement: 3.28 um
[03/15 15:24:13   1219s] Max displacement: 71.80 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_460_0) (245.2, 416.8) -> (277.4, 377.2)
[03/15 15:24:13   1219s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 15:24:13   1219s] Total instances moved : 28251
[03/15 15:24:13   1219s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.780, REAL:3.758, MEM:2262.0M
[03/15 15:24:13   1219s] Total net bbox length = 1.483e+06 (6.960e+05 7.865e+05) (ext = 4.707e+04)
[03/15 15:24:13   1219s] Runtime: CPU: 0:00:17.6 REAL: 0:00:19.0 MEM: 2262.0MB
[03/15 15:24:13   1219s] [CPU] RefinePlace/total (cpu=0:00:17.6, real=0:00:19.0, mem=2262.0MB) @(0:20:02 - 0:20:20).
[03/15 15:24:13   1219s] *** Finished refinePlace (0:20:20 mem=2262.0M) ***
[03/15 15:24:13   1219s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.4
[03/15 15:24:13   1219s] OPERPROF: Finished RefinePlace at level 1, CPU:17.690, REAL:18.639, MEM:2262.0M
[03/15 15:24:13   1220s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2262.0M
[03/15 15:24:13   1220s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.200, REAL:0.202, MEM:2262.0M
[03/15 15:24:14   1220s] Finished re-routing un-routed nets (0:00:00.1 2262.0M)
[03/15 15:24:14   1220s] 
[03/15 15:24:17   1223s] OPERPROF: Starting DPlace-Init at level 1, MEM:2262.0M
[03/15 15:24:17   1223s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2262.0M
[03/15 15:24:17   1224s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.138, MEM:2262.0M
[03/15 15:24:17   1224s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.238, MEM:2262.0M
[03/15 15:24:17   1224s] 
[03/15 15:24:17   1224s] Density : 0.6373
[03/15 15:24:17   1224s] Max route overflow : 0.0000
[03/15 15:24:17   1224s] 
[03/15 15:24:18   1224s] 
[03/15 15:24:18   1224s] *** Finish Physical Update (cpu=0:00:23.1 real=0:00:25.0 mem=2262.0M) ***
[03/15 15:24:18   1224s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25708.1
[03/15 15:24:19   1225s] ** GigaOpt Optimizer WNS Slack -3.920 TNS Slack -3522.665 Density 63.73
[03/15 15:24:19   1225s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.251|   -3.882|
|reg2reg   |-3.920|-3518.783|
|HEPG      |-3.920|-3518.783|
|All Paths |-3.920|-3522.665|
+----------+------+---------+

[03/15 15:24:19   1225s] **** Begin NDR-Layer Usage Statistics ****
[03/15 15:24:19   1225s] Layer 3 has 143 constrained nets 
[03/15 15:24:19   1225s] Layer 7 has 1225 constrained nets 
[03/15 15:24:19   1225s] **** End NDR-Layer Usage Statistics ****
[03/15 15:24:19   1225s] 
[03/15 15:24:19   1225s] *** Finish post-CTS Setup Fixing (cpu=0:14:34 real=0:14:35 mem=2262.0M) ***
[03/15 15:24:19   1225s] 
[03/15 15:24:19   1225s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25708.1
[03/15 15:24:19   1225s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2243.0M
[03/15 15:24:19   1225s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.200, REAL:0.198, MEM:2243.0M
[03/15 15:24:19   1225s] TotalInstCnt at PhyDesignMc Destruction: 83,897
[03/15 15:24:20   1226s] (I,S,L,T): WC_VIEW: 255.738, 192.229, 3.15418, 451.121
[03/15 15:24:20   1226s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25708.2
[03/15 15:24:20   1226s] *** SetupOpt [finish] : cpu/real = 0:14:46.4/0:14:46.3 (1.0), totSession cpu/real = 0:20:26.9/0:22:07.9 (0.9), mem = 2243.0M
[03/15 15:24:20   1226s] 
[03/15 15:24:20   1226s] =============================================================================================
[03/15 15:24:20   1226s]  Step TAT Report for TnsOpt #1
[03/15 15:24:20   1226s] =============================================================================================
[03/15 15:24:20   1226s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 15:24:20   1226s] ---------------------------------------------------------------------------------------------
[03/15 15:24:20   1226s] [ AreaOpt                ]      1   0:00:04.1  (   0.5 % )     0:01:21.3 /  0:01:21.4    1.0
[03/15 15:24:20   1226s] [ RefinePlace            ]      1   0:00:21.3  (   2.4 % )     0:00:24.1 /  0:00:23.2    1.0
[03/15 15:24:20   1226s] [ SlackTraversorInit     ]      3   0:00:02.2  (   0.2 % )     0:00:02.2 /  0:00:02.2    1.0
[03/15 15:24:20   1226s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   0.1 % )     0:00:01.1 /  0:00:01.2    1.0
[03/15 15:24:20   1226s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[03/15 15:24:20   1226s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.6    1.0
[03/15 15:24:20   1226s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (   0.0 % )     0:00:01.4 /  0:00:01.4    1.0
[03/15 15:24:20   1226s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:24:20   1226s] [ TransformInit          ]      1   0:00:07.6  (   0.9 % )     0:00:07.6 /  0:00:07.6    1.0
[03/15 15:24:20   1226s] [ OptSingleIteration     ]   1031   0:00:04.0  (   0.4 % )     0:13:36.4 /  0:13:37.4    1.0
[03/15 15:24:20   1226s] [ OptGetWeight           ]   1714   0:00:08.6  (   1.0 % )     0:00:08.6 /  0:00:08.6    1.0
[03/15 15:24:20   1226s] [ OptEval                ]   1714   0:11:17.0  (  76.4 % )     0:11:17.0 /  0:11:17.9    1.0
[03/15 15:24:20   1226s] [ OptCommit              ]   1714   0:00:05.4  (   0.6 % )     0:00:05.4 /  0:00:05.6    1.0
[03/15 15:24:20   1226s] [ IncrTimingUpdate       ]   1126   0:00:55.6  (   6.3 % )     0:00:55.6 /  0:00:55.5    1.0
[03/15 15:24:20   1226s] [ PostCommitDelayUpdate  ]   1854   0:00:05.6  (   0.6 % )     0:00:28.7 /  0:00:29.0    1.0
[03/15 15:24:20   1226s] [ IncrDelayCalc          ]   4429   0:00:23.1  (   2.6 % )     0:00:23.1 /  0:00:23.3    1.0
[03/15 15:24:20   1226s] [ SetupOptGetWorkingSet  ]   2798   0:00:19.1  (   2.2 % )     0:00:19.1 /  0:00:19.3    1.0
[03/15 15:24:20   1226s] [ SetupOptGetActiveNode  ]   2798   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    0.9
[03/15 15:24:20   1226s] [ SetupOptSlackGraph     ]   1027   0:00:20.7  (   2.3 % )     0:00:20.7 /  0:00:20.5    1.0
[03/15 15:24:20   1226s] [ MISC                   ]          0:00:29.8  (   3.4 % )     0:00:29.8 /  0:00:29.8    1.0
[03/15 15:24:20   1226s] ---------------------------------------------------------------------------------------------
[03/15 15:24:20   1226s]  TnsOpt #1 TOTAL                    0:14:46.3  ( 100.0 % )     0:14:46.3 /  0:14:46.4    1.0
[03/15 15:24:20   1226s] ---------------------------------------------------------------------------------------------
[03/15 15:24:20   1226s] 
[03/15 15:24:20   1226s] End: GigaOpt Optimization in TNS mode
[03/15 15:24:20   1227s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/15 15:24:20   1227s] optDesignOneStep: Power Flow
[03/15 15:24:20   1227s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/15 15:24:20   1227s] Deleting Lib Analyzer.
[03/15 15:24:20   1227s] Begin: GigaOpt Optimization in WNS mode
[03/15 15:24:20   1227s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[03/15 15:24:20   1227s] Info: 143 nets with fixed/cover wires excluded.
[03/15 15:24:20   1227s] Info: 143 clock nets excluded from IPO operation.
[03/15 15:24:20   1227s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:27.4/0:22:08.4 (0.9), mem = 2105.0M
[03/15 15:24:20   1227s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25708.3
[03/15 15:24:21   1228s] (I,S,L,T): WC_VIEW: 255.738, 192.229, 3.15418, 451.121
[03/15 15:24:21   1228s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 15:24:21   1228s] ### Creating PhyDesignMc. totSessionCpu=0:20:28 mem=2105.0M
[03/15 15:24:21   1228s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/15 15:24:21   1228s] OPERPROF: Starting DPlace-Init at level 1, MEM:2105.0M
[03/15 15:24:21   1228s] z: 2, totalTracks: 1
[03/15 15:24:21   1228s] z: 4, totalTracks: 1
[03/15 15:24:21   1228s] z: 6, totalTracks: 1
[03/15 15:24:21   1228s] z: 8, totalTracks: 1
[03/15 15:24:21   1228s] #spOpts: N=65 mergeVia=F 
[03/15 15:24:21   1228s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2105.0M
[03/15 15:24:22   1228s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.109, MEM:2105.0M
[03/15 15:24:22   1228s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2105.0MB).
[03/15 15:24:22   1228s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.212, MEM:2105.0M
[03/15 15:24:22   1229s] TotalInstCnt at PhyDesignMc Initialization: 83,897
[03/15 15:24:22   1229s] ### Creating PhyDesignMc, finished. totSessionCpu=0:20:29 mem=2105.0M
[03/15 15:24:22   1229s] ### Creating RouteCongInterface, started
[03/15 15:24:22   1229s] 
[03/15 15:24:22   1229s] Creating Lib Analyzer ...
[03/15 15:24:22   1229s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 15:24:22   1229s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 15:24:22   1229s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 15:24:22   1229s] 
[03/15 15:24:23   1230s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:30 mem=2107.0M
[03/15 15:24:23   1230s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:30 mem=2107.0M
[03/15 15:24:23   1230s] Creating Lib Analyzer, finished. 
[03/15 15:24:23   1230s] 
[03/15 15:24:23   1230s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 15:24:23   1230s] 
[03/15 15:24:23   1230s] #optDebug: {0, 1.200}
[03/15 15:24:23   1230s] ### Creating RouteCongInterface, finished
[03/15 15:24:23   1230s] ### Creating LA Mngr. totSessionCpu=0:20:30 mem=2107.0M
[03/15 15:24:23   1230s] ### Creating LA Mngr, finished. totSessionCpu=0:20:30 mem=2107.0M
[03/15 15:24:29   1235s] *info: 143 clock nets excluded
[03/15 15:24:29   1235s] *info: 2 special nets excluded.
[03/15 15:24:29   1236s] *info: 229 no-driver nets excluded.
[03/15 15:24:29   1236s] *info: 143 nets with fixed/cover wires excluded.
[03/15 15:24:31   1238s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25708.2
[03/15 15:24:31   1238s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/15 15:24:32   1238s] ** GigaOpt Optimizer WNS Slack -3.920 TNS Slack -3522.665 Density 63.73
[03/15 15:24:32   1238s] Optimizer WNS Pass 0
[03/15 15:24:32   1238s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.251|   -3.882|
|reg2reg   |-3.920|-3518.783|
|HEPG      |-3.920|-3518.783|
|All Paths |-3.920|-3522.665|
+----------+------+---------+

[03/15 15:24:32   1238s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -3.920ns TNS -3518.784ns; HEPG WNS -3.920ns TNS -3518.784ns; all paths WNS -3.920ns TNS -3522.667ns; Real time 0:19:40
[03/15 15:24:32   1238s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2126.1M
[03/15 15:24:32   1238s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.002, MEM:2126.1M
[03/15 15:24:32   1239s] Active Path Group: reg2reg  
[03/15 15:24:32   1239s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:24:32   1239s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:24:32   1239s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:24:32   1239s] |  -3.920|   -3.920|-3518.783|-3522.665|    63.73%|   0:00:00.0| 2142.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
[03/15 15:24:59   1265s] |  -3.912|   -3.912|-3517.992|-3521.874|    63.73%|   0:00:27.0| 2191.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
[03/15 15:25:02   1269s] |  -3.902|   -3.902|-3517.395|-3521.277|    63.73%|   0:00:03.0| 2191.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:25:17   1284s] |  -3.898|   -3.898|-3516.939|-3520.821|    63.74%|   0:00:15.0| 2210.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:25:32   1299s] |  -3.893|   -3.893|-3516.504|-3520.386|    63.74%|   0:00:15.0| 2229.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
[03/15 15:25:48   1315s] |  -3.891|   -3.891|-3515.697|-3519.580|    63.73%|   0:00:16.0| 2213.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
[03/15 15:25:54   1321s] |  -3.893|   -3.893|-3515.678|-3519.560|    63.73%|   0:00:06.0| 2213.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
[03/15 15:25:55   1322s] |  -3.892|   -3.892|-3515.649|-3519.531|    63.73%|   0:00:01.0| 2213.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
[03/15 15:25:55   1322s] |  -3.889|   -3.889|-3515.605|-3519.487|    63.73%|   0:00:00.0| 2213.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
[03/15 15:26:01   1328s] |  -3.886|   -3.886|-3515.910|-3519.792|    63.74%|   0:00:06.0| 2213.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:26:21   1348s] |  -3.886|   -3.886|-3515.263|-3519.145|    63.74%|   0:00:20.0| 2194.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_6_/D                   |
[03/15 15:26:23   1350s] |  -3.877|   -3.877|-3514.494|-3518.377|    63.75%|   0:00:02.0| 2194.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
[03/15 15:26:37   1364s] |  -3.877|   -3.877|-3514.210|-3518.093|    63.76%|   0:00:14.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
[03/15 15:26:38   1365s] |  -3.870|   -3.870|-3514.171|-3518.053|    63.76%|   0:00:01.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
[03/15 15:26:40   1367s] |  -3.871|   -3.871|-3513.721|-3517.604|    63.76%|   0:00:02.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
[03/15 15:26:40   1367s] |  -3.862|   -3.862|-3513.315|-3517.198|    63.78%|   0:00:00.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_15_/D                  |
[03/15 15:26:44   1371s] |  -3.861|   -3.861|-3513.186|-3517.068|    63.78%|   0:00:04.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
[03/15 15:26:46   1372s] |  -3.857|   -3.857|-3513.242|-3517.124|    63.80%|   0:00:02.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
[03/15 15:26:49   1376s] |  -3.856|   -3.856|-3513.224|-3517.106|    63.80%|   0:00:03.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_19_/D                  |
[03/15 15:26:51   1377s] |  -3.853|   -3.853|-3512.877|-3516.760|    63.81%|   0:00:02.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
[03/15 15:26:54   1381s] |  -3.853|   -3.853|-3512.868|-3516.751|    63.81%|   0:00:03.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
[03/15 15:26:56   1383s] |  -3.848|   -3.848|-3512.757|-3516.639|    63.82%|   0:00:02.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_19_/D                  |
[03/15 15:27:02   1389s] |  -3.847|   -3.847|-3512.717|-3516.599|    63.82%|   0:00:06.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
[03/15 15:27:03   1390s] |  -3.847|   -3.847|-3512.601|-3516.483|    63.82%|   0:00:01.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_12_/D                  |
[03/15 15:27:05   1392s] |  -3.844|   -3.844|-3512.153|-3516.035|    63.84%|   0:00:02.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
[03/15 15:27:06   1393s] |  -3.844|   -3.844|-3512.106|-3515.988|    63.84%|   0:00:01.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
[03/15 15:27:06   1393s] |  -3.838|   -3.838|-3511.994|-3515.877|    63.84%|   0:00:00.0| 2213.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
[03/15 15:27:13   1400s] |  -3.838|   -3.838|-3511.882|-3515.765|    63.84%|   0:00:07.0| 2195.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
[03/15 15:27:16   1403s] |  -3.831|   -3.831|-3510.830|-3514.712|    63.86%|   0:00:03.0| 2196.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_2_/D                   |
[03/15 15:27:24   1411s] |  -3.830|   -3.830|-3510.343|-3514.225|    63.86%|   0:00:08.0| 2196.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_2_/D                   |
[03/15 15:27:28   1415s] |  -3.824|   -3.824|-3509.662|-3513.544|    63.87%|   0:00:04.0| 2196.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
[03/15 15:27:35   1421s] |  -3.824|   -3.824|-3509.634|-3513.516|    63.87%|   0:00:07.0| 2196.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
[03/15 15:27:36   1423s] |  -3.817|   -3.817|-3509.116|-3512.999|    63.88%|   0:00:01.0| 2196.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
[03/15 15:27:50   1436s] |  -3.817|   -3.817|-3509.061|-3512.944|    63.88%|   0:00:14.0| 2199.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
[03/15 15:28:01   1448s] |  -3.816|   -3.816|-3508.104|-3511.986|    63.92%|   0:00:11.0| 2217.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_2_/D                   |
[03/15 15:28:03   1450s] |  -3.813|   -3.813|-3507.917|-3511.799|    63.92%|   0:00:02.0| 2236.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_1_/D                   |
[03/15 15:28:05   1451s] |  -3.813|   -3.813|-3507.900|-3511.783|    63.92%|   0:00:02.0| 2236.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_1_/D                   |
[03/15 15:28:06   1452s] |  -3.811|   -3.811|-3507.231|-3511.113|    63.93%|   0:00:01.0| 2236.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_7_/D                   |
[03/15 15:28:08   1454s] |  -3.808|   -3.808|-3507.076|-3510.958|    63.93%|   0:00:02.0| 2220.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_13_/D                  |
[03/15 15:28:10   1457s] |  -3.806|   -3.806|-3506.874|-3510.757|    63.93%|   0:00:02.0| 2239.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_2_/D                   |
[03/15 15:28:12   1459s] |  -3.806|   -3.806|-3506.830|-3510.713|    63.93%|   0:00:02.0| 2239.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_2_/D                   |
[03/15 15:28:14   1461s] |  -3.803|   -3.803|-3506.556|-3510.438|    63.94%|   0:00:02.0| 2239.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_7_/D                   |
[03/15 15:28:15   1462s] |  -3.803|   -3.803|-3506.522|-3510.404|    63.94%|   0:00:01.0| 2239.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_7_/D                   |
[03/15 15:28:35   1481s] |  -3.803|   -3.803|-3506.433|-3510.316|    63.95%|   0:00:20.0| 2222.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_2_/D                   |
[03/15 15:28:48   1495s] |  -3.800|   -3.800|-3506.387|-3510.270|    63.95%|   0:00:13.0| 2261.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_9_/D                   |
[03/15 15:28:50   1497s] |  -3.800|   -3.800|-3506.369|-3510.252|    63.95%|   0:00:02.0| 2261.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_9_/D                   |
[03/15 15:28:55   1502s] |  -3.800|   -3.800|-3505.929|-3509.811|    63.96%|   0:00:05.0| 2261.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_2_/D                   |
[03/15 15:28:58   1505s] |  -3.797|   -3.797|-3505.395|-3509.277|    63.97%|   0:00:03.0| 2261.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_16_/D                  |
[03/15 15:28:58   1505s] |  -3.797|   -3.797|-3505.341|-3509.223|    63.97%|   0:00:00.0| 2261.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_16_/D                  |
[03/15 15:29:01   1508s] |  -3.796|   -3.796|-3505.313|-3509.196|    63.97%|   0:00:03.0| 2258.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
[03/15 15:29:01   1508s] |  -3.796|   -3.796|-3505.309|-3509.192|    63.97%|   0:00:00.0| 2258.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
[03/15 15:29:11   1517s] |  -3.797|   -3.797|-3505.203|-3509.085|    63.97%|   0:00:10.0| 2258.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
[03/15 15:29:11   1518s] |  -3.796|   -3.796|-3505.195|-3509.077|    63.97%|   0:00:00.0| 2258.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
[03/15 15:30:05   1572s] Starting generalSmallTnsOpt
[03/15 15:30:05   1572s] Ending generalSmallTnsOpt End
[03/15 15:30:05   1572s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:30:05   1572s] **INFO: Starting Blocking QThread with 1 CPU
[03/15 15:30:05   1572s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 15:30:05   1572s] *** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
[03/15 15:30:05   1572s] #################################################################################
[03/15 15:30:05   1572s] # Design Stage: PreRoute
[03/15 15:30:05   1572s] # Design Name: core
[03/15 15:30:05   1572s] # Design Mode: 65nm
[03/15 15:30:05   1572s] # Analysis Mode: MMMC Non-OCV 
[03/15 15:30:05   1572s] # Parasitics Mode: No SPEF/RCDB
[03/15 15:30:05   1572s] # Signoff Settings: SI Off 
[03/15 15:30:05   1572s] #################################################################################
[03/15 15:30:05   1572s] AAE_INFO: 1 threads acquired from CTE.
[03/15 15:30:05   1572s] Calculate delays in BcWc mode...
[03/15 15:30:05   1572s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/15 15:30:05   1572s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/15 15:30:05   1572s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 15:30:05   1572s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 15:30:05   1572s] Total number of fetched objects 88977
[03/15 15:30:05   1572s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 15:30:05   1572s] End delay calculation. (MEM=0 CPU=0:00:13.4 REAL=0:00:13.0)
[03/15 15:30:05   1572s] End delay calculation (fullDC). (MEM=0 CPU=0:00:17.3 REAL=0:00:17.0)
[03/15 15:30:05   1572s] *** CDM Built up (cpu=0:00:21.0  real=0:00:21.0  mem= 0.0M) ***
[03/15 15:30:05   1572s] Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
[03/15 15:30:05   1572s] *** QThread Job [finish] : cpu/real = 0:00:24.5/0:00:24.4 (1.0), mem = 0.0M
[03/15 15:30:30   1596s]  
_______________________________________________________________________
[03/15 15:30:43   1609s] skewClock has sized CTS_ccl_a_buf_00497 (BUFFD16)
[03/15 15:30:43   1609s] skewClock has sized mac_array_instance/CTS_ccl_a_buf_00297 (BUFFD16)
[03/15 15:30:43   1609s] skewClock has sized mac_array_instance/col_idx_8__mac_col_inst/CTS_ccl_a_buf_00295 (BUFFD16)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13004_CTS_90 (CKBD6)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13005_CTS_81 (BUFFD12)
[03/15 15:30:43   1609s] skewClock has inserted norm_inst/FE_USKC13006_CTS_1 (BUFFD0)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13007_CTS_21 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13008_CTS_25 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted norm_inst/FE_USKC13009_CTS_19 (BUFFD0)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13010_CTS_75 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted norm_inst/FE_USKC13011_CTS_19 (BUFFD0)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13012_CTS_17 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted norm_inst/FE_USKC13013_CTS_19 (BUFFD0)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13014_CTS_28 (BUFFD12)
[03/15 15:30:43   1609s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC13015_CTS_4 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC13016_CTS_1 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted ofifo_inst/FE_USKC13017_CTS_5 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted ofifo_inst/FE_USKC13018_CTS_4 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13019_CTS_88 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC13020_CTS_1 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13021_CTS_81 (BUFFD12)
[03/15 15:30:43   1609s] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC13022_CTS_1 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC13023_CTS_1 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13024_CTS_71 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted ofifo_inst/FE_USKC13025_CTS_1 (BUFFD16)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13026_CTS_72 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13027_CTS_86 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13028_CTS_5 (BUFFD12)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13029_CTS_82 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13030_CTS_83 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13031_CTS_74 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13032_CTS_18 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13033_CTS_27 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted psum_mem_instance/FE_USKC13034_CTS_5 (CKBD16)
[03/15 15:30:43   1609s] skewClock has inserted FE_USKC13035_CTS_73 (CKBD16)
[03/15 15:30:43   1609s] skewClock sized 3 and inserted 32 insts
[03/15 15:30:45   1612s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:30:45   1612s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:30:45   1612s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:30:47   1614s] |  -3.739|   -3.739|-3413.037|-3421.649|    64.15%|   0:01:36.0| 2343.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
[03/15 15:30:49   1616s] |  -3.738|   -3.738|-3413.024|-3421.635|    64.15%|   0:00:02.0| 2343.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
[03/15 15:30:50   1616s] |  -3.738|   -3.738|-3413.020|-3421.632|    64.15%|   0:00:01.0| 2343.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
[03/15 15:30:50   1617s] |  -3.737|   -3.737|-3413.058|-3421.670|    64.15%|   0:00:00.0| 2343.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
[03/15 15:30:50   1617s] |  -3.736|   -3.736|-3413.077|-3421.688|    64.15%|   0:00:00.0| 2343.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
[03/15 15:30:51   1617s] |  -3.736|   -3.736|-3413.070|-3421.682|    64.15%|   0:00:01.0| 2343.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
[03/15 15:30:53   1620s] |  -3.735|   -3.735|-3413.098|-3421.710|    64.16%|   0:00:02.0| 2343.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
[03/15 15:30:55   1621s] |  -3.734|   -3.734|-3413.365|-3421.976|    64.17%|   0:00:02.0| 2343.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_9_/D                   |
[03/15 15:30:57   1623s] Starting generalSmallTnsOpt
[03/15 15:30:57   1623s] Ending generalSmallTnsOpt End
[03/15 15:30:57   1623s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:31:09   1635s] skewClock has sized CTS_ccl_a_buf_00511 (CKBD2)
[03/15 15:31:09   1635s] skewClock has inserted FE_USKC13036_CTS_19 (CKBD16)
[03/15 15:31:09   1635s] skewClock has inserted FE_USKC13037_CTS_90 (CKBD2)
[03/15 15:31:09   1635s] skewClock has inserted FE_USKC13038_CTS_75 (CKBD3)
[03/15 15:31:09   1635s] skewClock has inserted norm_inst/FE_USKC13039_CTS_75 (CKBD1)
[03/15 15:31:09   1635s] skewClock has inserted FE_USKC13040_CTS_21 (BUFFD4)
[03/15 15:31:09   1635s] skewClock has inserted FE_USKC13041_CTS_17 (CKBD3)
[03/15 15:31:09   1635s] skewClock has inserted norm_inst/FE_USKC13042_CTS_21 (BUFFD1)
[03/15 15:31:09   1635s] skewClock has inserted norm_inst/FE_USKC13043_CTS_17 (BUFFD1)
[03/15 15:31:09   1635s] skewClock has inserted norm_inst/FE_USKC13044_CTS_19 (BUFFD0)
[03/15 15:31:09   1635s] skewClock has inserted norm_inst/FE_USKC13045_CTS_19 (BUFFD0)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC13046_CTS_4 (CKBD3)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC13047_CTS_4 (CKND16)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC13048_CTS_4 (CKND16)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC13049_CTS_1 (BUFFD4)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC13050_CTS_1 (CKBD16)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/FE_USKC13051_CTS_5 (BUFFD4)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/FE_USKC13052_CTS_5 (BUFFD16)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/FE_USKC13053_CTS_4 (CKBD3)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/FE_USKC13054_CTS_4 (CKBD16)
[03/15 15:31:09   1635s] skewClock has inserted FE_USKC13055_CTS_88 (CKBD3)
[03/15 15:31:09   1635s] skewClock has inserted FE_USKC13056_CTS_88 (CKBD16)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC13057_CTS_1 (CKBD3)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC13058_CTS_1 (CKBD16)
[03/15 15:31:09   1635s] skewClock has inserted FE_USKC13059_CTS_81 (BUFFD4)
[03/15 15:31:09   1635s] skewClock has inserted FE_USKC13060_CTS_81 (CKBD3)
[03/15 15:31:09   1635s] skewClock has inserted FE_USKC13061_CTS_81 (CKBD12)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC13062_CTS_1 (CKBD3)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC13063_CTS_1 (CKBD16)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/FE_USKC13064_CTS_1 (BUFFD2)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/FE_USKC13065_CTS_1 (CKND16)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/FE_USKC13066_CTS_1 (CKND16)
[03/15 15:31:09   1635s] skewClock has inserted FE_USKC13067_CTS_21 (BUFFD4)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC13068_CTS_1 (CKBD3)
[03/15 15:31:09   1635s] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC13069_CTS_1 (BUFFD16)
[03/15 15:31:09   1635s] skewClock sized 1 and inserted 34 insts
[03/15 15:31:11   1638s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:31:11   1638s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:31:11   1638s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:31:12   1638s] |  -3.682|   -3.682|-3310.398|-3337.823|    64.17%|   0:00:16.0| 2352.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
[03/15 15:31:14   1641s] |  -3.673|   -3.673|-3309.728|-3337.154|    64.17%|   0:00:03.0| 2352.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
[03/15 15:31:30   1656s] |  -3.672|   -3.672|-3310.014|-3337.440|    64.17%|   0:00:16.0| 2371.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
[03/15 15:31:33   1659s] |  -3.670|   -3.670|-3310.415|-3337.840|    64.17%|   0:00:03.0| 2371.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:31:34   1661s] |  -3.670|   -3.670|-3310.410|-3337.836|    64.17%|   0:00:01.0| 2371.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
[03/15 15:31:34   1661s] |  -3.669|   -3.669|-3310.409|-3337.834|    64.17%|   0:00:00.0| 2371.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
[03/15 15:31:36   1663s] |  -3.669|   -3.669|-3310.182|-3337.608|    64.18%|   0:00:02.0| 2371.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
[03/15 15:31:37   1664s] Starting generalSmallTnsOpt
[03/15 15:31:37   1664s] Ending generalSmallTnsOpt End
[03/15 15:31:38   1665s] |  -3.669|   -3.669|-3310.202|-3337.628|    64.19%|   0:00:02.0| 2371.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
[03/15 15:31:38   1665s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:31:38   1665s] 
[03/15 15:31:38   1665s] *** Finish Core Optimize Step (cpu=0:07:06 real=0:07:06 mem=2371.1M) ***
[03/15 15:31:38   1665s] Active Path Group: default 
[03/15 15:31:39   1665s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:31:39   1665s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:31:39   1665s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:31:39   1665s] |  -0.511|   -3.669| -27.426|-3337.628|    64.19%|   0:00:01.0| 2371.1M|   WC_VIEW|  default| out[56]                                            |
[03/15 15:31:39   1665s] |  -0.440|   -3.669| -26.996|-3337.198|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[107]                                           |
[03/15 15:31:39   1665s] |  -0.428|   -3.669| -26.649|-3336.851|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[108]                                           |
[03/15 15:31:39   1665s] |  -0.419|   -3.669| -26.322|-3336.524|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[109]                                           |
[03/15 15:31:39   1665s] |  -0.407|   -3.669| -26.027|-3336.230|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[19]                                            |
[03/15 15:31:39   1665s] |  -0.386|   -3.669| -25.834|-3336.037|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[104]                                           |
[03/15 15:31:39   1666s] |  -0.375|   -3.669| -25.462|-3335.665|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[117]                                           |
[03/15 15:31:39   1666s] |  -0.363|   -3.669| -25.353|-3335.555|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[14]                                            |
[03/15 15:31:39   1666s] |  -0.354|   -3.669| -25.286|-3335.488|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[18]                                            |
[03/15 15:31:39   1666s] |  -0.343|   -3.669| -25.234|-3335.436|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[56]                                            |
[03/15 15:31:39   1666s] |  -0.332|   -3.669| -25.161|-3335.363|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[17]                                            |
[03/15 15:31:39   1666s] |  -0.324|   -3.669| -25.125|-3335.328|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[115]                                           |
[03/15 15:31:39   1666s] |  -0.313|   -3.669| -24.838|-3335.040|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[109]                                           |
[03/15 15:31:39   1666s] |  -0.302|   -3.669| -24.688|-3334.890|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[15]                                            |
[03/15 15:31:39   1666s] |  -0.296|   -3.669| -24.601|-3334.803|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[17]                                            |
[03/15 15:31:39   1666s] |  -0.296|   -3.669| -24.562|-3334.764|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[17]                                            |
[03/15 15:31:39   1666s] |  -0.287|   -3.669| -24.553|-3334.755|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[17]                                            |
[03/15 15:31:39   1666s] |  -0.283|   -3.669| -24.246|-3334.448|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[19]                                            |
[03/15 15:31:39   1666s] |  -0.277|   -3.669| -24.152|-3334.354|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[16]                                            |
[03/15 15:31:40   1666s] |  -0.273|   -3.669| -23.795|-3333.998|    64.19%|   0:00:01.0| 2371.1M|   WC_VIEW|  default| out[19]                                            |
[03/15 15:31:40   1666s] |  -0.269|   -3.669| -23.156|-3333.358|    64.19%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[14]                                            |
[03/15 15:31:40   1666s] |  -0.260|   -3.669| -22.876|-3333.078|    64.20%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[108]                                           |
[03/15 15:31:40   1667s] |  -0.252|   -3.669| -21.297|-3331.499|    64.20%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[109]                                           |
[03/15 15:31:40   1667s] |  -0.243|   -3.669| -20.618|-3330.821|    64.21%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[55]                                            |
[03/15 15:31:40   1667s] |  -0.234|   -3.669| -19.619|-3329.821|    64.21%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[56]                                            |
[03/15 15:31:41   1667s] |  -0.226|   -3.669| -18.400|-3328.602|    64.21%|   0:00:01.0| 2371.1M|   WC_VIEW|  default| out[47]                                            |
[03/15 15:31:41   1667s] |  -0.218|   -3.669| -16.940|-3327.142|    64.22%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[43]                                            |
[03/15 15:31:41   1668s] |  -0.218|   -3.669| -15.971|-3326.172|    64.22%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[73]                                            |
[03/15 15:31:41   1668s] Starting generalSmallTnsOpt
[03/15 15:31:41   1668s] Ending generalSmallTnsOpt End
[03/15 15:31:41   1668s] |  -0.218|   -3.669| -15.971|-3326.172|    64.22%|   0:00:00.0| 2371.1M|   WC_VIEW|  default| out[73]                                            |
[03/15 15:31:41   1668s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:31:41   1668s] 
[03/15 15:31:41   1668s] *** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:03.0 mem=2371.1M) ***
[03/15 15:31:41   1668s] 
[03/15 15:31:41   1668s] *** Finished Optimize Step Cumulative (cpu=0:07:09 real=0:07:09 mem=2371.1M) ***
[03/15 15:31:41   1668s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.218|  -15.971|
|reg2reg   |-3.669|-3310.202|
|HEPG      |-3.669|-3310.202|
|All Paths |-3.669|-3326.172|
+----------+------+---------+

[03/15 15:31:41   1668s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -3.669ns TNS -3310.204ns; HEPG WNS -3.669ns TNS -3310.204ns; all paths WNS -3.669ns TNS -3326.175ns; Real time 0:26:49
[03/15 15:31:41   1668s] ** GigaOpt Optimizer WNS Slack -3.669 TNS Slack -3326.172 Density 64.22
[03/15 15:31:41   1668s] Placement Snapshot: Density distribution:
[03/15 15:31:41   1668s] [1.00 -  +++]: 355 (21.12%)
[03/15 15:31:41   1668s] [0.95 - 1.00]: 8 (0.48%)
[03/15 15:31:41   1668s] [0.90 - 0.95]: 7 (0.42%)
[03/15 15:31:41   1668s] [0.85 - 0.90]: 8 (0.48%)
[03/15 15:31:41   1668s] [0.80 - 0.85]: 6 (0.36%)
[03/15 15:31:41   1668s] [0.75 - 0.80]: 10 (0.59%)
[03/15 15:31:41   1668s] [0.70 - 0.75]: 12 (0.71%)
[03/15 15:31:41   1668s] [0.65 - 0.70]: 8 (0.48%)
[03/15 15:31:41   1668s] [0.60 - 0.65]: 15 (0.89%)
[03/15 15:31:41   1668s] [0.55 - 0.60]: 4 (0.24%)
[03/15 15:31:41   1668s] [0.50 - 0.55]: 13 (0.77%)
[03/15 15:31:41   1668s] [0.45 - 0.50]: 15 (0.89%)
[03/15 15:31:41   1668s] [0.40 - 0.45]: 14 (0.83%)
[03/15 15:31:41   1668s] [0.35 - 0.40]: 28 (1.67%)
[03/15 15:31:41   1668s] [0.30 - 0.35]: 79 (4.70%)
[03/15 15:31:41   1668s] [0.25 - 0.30]: 150 (8.92%)
[03/15 15:31:41   1668s] [0.20 - 0.25]: 183 (10.89%)
[03/15 15:31:41   1668s] [0.15 - 0.20]: 415 (24.69%)
[03/15 15:31:41   1668s] [0.10 - 0.15]: 313 (18.62%)
[03/15 15:31:41   1668s] [0.05 - 0.10]: 38 (2.26%)
[03/15 15:31:41   1668s] [0.00 - 0.05]: 0 (0.00%)
[03/15 15:31:41   1668s] Begin: Area Reclaim Optimization
[03/15 15:31:41   1668s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:27:48.5/0:29:29.5 (0.9), mem = 2371.1M
[03/15 15:31:42   1669s] (I,S,L,T): WC_VIEW: 258.728, 194.754, 3.19204, 456.674
[03/15 15:31:43   1669s] Usable buffer cells for single buffer setup transform:
[03/15 15:31:43   1669s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/15 15:31:43   1669s] Number of usable buffer cells above: 18
[03/15 15:31:43   1670s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2371.1M
[03/15 15:31:43   1670s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2371.1M
[03/15 15:31:44   1671s] Reclaim Optimization WNS Slack -3.669  TNS Slack -3326.172 Density 64.22
[03/15 15:31:44   1671s] +----------+---------+--------+---------+------------+--------+
[03/15 15:31:44   1671s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 15:31:44   1671s] +----------+---------+--------+---------+------------+--------+
[03/15 15:31:44   1671s] |    64.22%|        -|  -3.669|-3326.172|   0:00:00.0| 2371.1M|
[03/15 15:31:44   1671s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 15:31:57   1684s] |    64.15%|      214|  -3.667|-3325.598|   0:00:13.0| 2371.1M|
[03/15 15:32:51   1737s] |    63.61%|     4199|  -3.651|-3332.933|   0:00:54.0| 2371.1M|
[03/15 15:32:53   1739s] |    63.61%|       40|  -3.651|-3332.923|   0:00:02.0| 2371.1M|
[03/15 15:32:54   1740s] |    63.61%|        0|  -3.651|-3332.923|   0:00:01.0| 2371.1M|
[03/15 15:32:54   1740s] +----------+---------+--------+---------+------------+--------+
[03/15 15:32:54   1740s] Reclaim Optimization End WNS Slack -3.651  TNS Slack -3332.923 Density 63.61
[03/15 15:32:54   1740s] 
[03/15 15:32:54   1740s] ** Summary: Restruct = 0 Buffer Deletion = 108 Declone = 118 Resize = 2991 **
[03/15 15:32:54   1740s] --------------------------------------------------------------
[03/15 15:32:54   1740s] |                                   | Total     | Sequential |
[03/15 15:32:54   1740s] --------------------------------------------------------------
[03/15 15:32:54   1740s] | Num insts resized                 |    2953  |       0    |
[03/15 15:32:54   1740s] | Num insts undone                  |    1247  |       0    |
[03/15 15:32:54   1740s] | Num insts Downsized               |    2953  |       0    |
[03/15 15:32:54   1740s] | Num insts Samesized               |       0  |       0    |
[03/15 15:32:54   1740s] | Num insts Upsized                 |       0  |       0    |
[03/15 15:32:54   1740s] | Num multiple commits+uncommits    |      40  |       -    |
[03/15 15:32:54   1740s] --------------------------------------------------------------
[03/15 15:32:54   1740s] **** Begin NDR-Layer Usage Statistics ****
[03/15 15:32:54   1740s] Layer 3 has 209 constrained nets 
[03/15 15:32:54   1740s] Layer 7 has 1154 constrained nets 
[03/15 15:32:54   1740s] **** End NDR-Layer Usage Statistics ****
[03/15 15:32:54   1740s] End: Core Area Reclaim Optimization (cpu = 0:01:12) (real = 0:01:13) **
[03/15 15:32:54   1741s] (I,S,L,T): WC_VIEW: 255.936, 192.271, 3.1378, 451.345
[03/15 15:32:54   1741s] *** AreaOpt [finish] : cpu/real = 0:01:12.9/0:01:12.8 (1.0), totSession cpu/real = 0:29:01.4/0:30:42.3 (0.9), mem = 2371.1M
[03/15 15:32:54   1741s] 
[03/15 15:32:54   1741s] =============================================================================================
[03/15 15:32:54   1741s]  Step TAT Report for AreaOpt #2
[03/15 15:32:54   1741s] =============================================================================================
[03/15 15:32:54   1741s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 15:32:54   1741s] ---------------------------------------------------------------------------------------------
[03/15 15:32:54   1741s] [ SlackTraversorInit     ]      1   0:00:00.6  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 15:32:54   1741s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    6.8
[03/15 15:32:54   1741s] [ OptSingleIteration     ]      4   0:00:01.7  (   2.4 % )     0:01:08.2 /  0:01:08.2    1.0
[03/15 15:32:54   1741s] [ OptGetWeight           ]    663   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.6
[03/15 15:32:54   1741s] [ OptEval                ]    663   0:00:28.3  (  38.8 % )     0:00:28.3 /  0:00:28.3    1.0
[03/15 15:32:54   1741s] [ OptCommit              ]    663   0:00:01.5  (   2.0 % )     0:00:01.5 /  0:00:01.5    1.0
[03/15 15:32:54   1741s] [ IncrTimingUpdate       ]    379   0:00:25.1  (  34.4 % )     0:00:25.1 /  0:00:25.0    1.0
[03/15 15:32:54   1741s] [ PostCommitDelayUpdate  ]    802   0:00:02.6  (   3.6 % )     0:00:11.5 /  0:00:11.6    1.0
[03/15 15:32:54   1741s] [ IncrDelayCalc          ]   1383   0:00:08.9  (  12.2 % )     0:00:08.9 /  0:00:08.8    1.0
[03/15 15:32:54   1741s] [ MISC                   ]          0:00:04.0  (   5.5 % )     0:00:04.0 /  0:00:04.1    1.0
[03/15 15:32:54   1741s] ---------------------------------------------------------------------------------------------
[03/15 15:32:54   1741s]  AreaOpt #2 TOTAL                   0:01:12.8  ( 100.0 % )     0:01:12.8 /  0:01:12.9    1.0
[03/15 15:32:54   1741s] ---------------------------------------------------------------------------------------------
[03/15 15:32:54   1741s] 
[03/15 15:32:54   1741s] End: Area Reclaim Optimization (cpu=0:01:13, real=0:01:13, mem=2352.09M, totSessionCpu=0:29:01).
[03/15 15:32:54   1741s] Placement Snapshot: Density distribution:
[03/15 15:32:54   1741s] [1.00 -  +++]: 355 (21.12%)
[03/15 15:32:54   1741s] [0.95 - 1.00]: 8 (0.48%)
[03/15 15:32:54   1741s] [0.90 - 0.95]: 7 (0.42%)
[03/15 15:32:54   1741s] [0.85 - 0.90]: 8 (0.48%)
[03/15 15:32:54   1741s] [0.80 - 0.85]: 6 (0.36%)
[03/15 15:32:54   1741s] [0.75 - 0.80]: 10 (0.59%)
[03/15 15:32:54   1741s] [0.70 - 0.75]: 12 (0.71%)
[03/15 15:32:54   1741s] [0.65 - 0.70]: 8 (0.48%)
[03/15 15:32:54   1741s] [0.60 - 0.65]: 15 (0.89%)
[03/15 15:32:54   1741s] [0.55 - 0.60]: 5 (0.30%)
[03/15 15:32:54   1741s] [0.50 - 0.55]: 13 (0.77%)
[03/15 15:32:54   1741s] [0.45 - 0.50]: 14 (0.83%)
[03/15 15:32:54   1741s] [0.40 - 0.45]: 17 (1.01%)
[03/15 15:32:54   1741s] [0.35 - 0.40]: 33 (1.96%)
[03/15 15:32:54   1741s] [0.30 - 0.35]: 77 (4.58%)
[03/15 15:32:54   1741s] [0.25 - 0.30]: 156 (9.28%)
[03/15 15:32:54   1741s] [0.20 - 0.25]: 235 (13.98%)
[03/15 15:32:54   1741s] [0.15 - 0.20]: 447 (26.59%)
[03/15 15:32:54   1741s] [0.10 - 0.15]: 247 (14.69%)
[03/15 15:32:54   1741s] [0.05 - 0.10]: 8 (0.48%)
[03/15 15:32:54   1741s] [0.00 - 0.05]: 0 (0.00%)
[03/15 15:32:54   1741s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25708.2
[03/15 15:32:55   1741s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2352.1M
[03/15 15:32:55   1741s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.220, REAL:0.219, MEM:2352.1M
[03/15 15:32:55   1742s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2352.1M
[03/15 15:32:55   1742s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2352.1M
[03/15 15:32:55   1742s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2352.1M
[03/15 15:32:55   1742s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.142, MEM:2352.1M
[03/15 15:32:55   1742s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.241, MEM:2352.1M
[03/15 15:32:55   1742s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.250, REAL:0.241, MEM:2352.1M
[03/15 15:32:55   1742s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.5
[03/15 15:32:55   1742s] OPERPROF: Starting RefinePlace at level 1, MEM:2352.1M
[03/15 15:32:55   1742s] *** Starting refinePlace (0:29:02 mem=2352.1M) ***
[03/15 15:32:55   1742s] Total net bbox length = 1.487e+06 (6.984e+05 7.882e+05) (ext = 5.028e+04)
[03/15 15:32:55   1742s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:32:55   1742s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:32:55   1742s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2352.1M
[03/15 15:32:55   1742s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2352.1M
[03/15 15:32:55   1742s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.040, REAL:0.045, MEM:2352.1M
[03/15 15:32:55   1742s] default core: bins with density > 0.750 = 64.75 % ( 1115 / 1722 )
[03/15 15:32:55   1742s] Density distribution unevenness ratio = 23.987%
[03/15 15:32:55   1742s] RPlace IncrNP Skipped
[03/15 15:32:55   1742s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.1, real=0:00:00.0, mem=2352.1MB) @(0:29:02 - 0:29:02).
[03/15 15:32:55   1742s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.060, REAL:0.058, MEM:2352.1M
[03/15 15:32:55   1742s] Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:32:55   1742s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2352.1MB
[03/15 15:32:55   1742s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2352.1M
[03/15 15:32:55   1742s] Starting refinePlace ...
[03/15 15:32:56   1742s] ** Cut row section cpu time 0:00:00.0.
[03/15 15:32:56   1742s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 15:32:57   1744s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.9, real=0:00:02.0, mem=2368.7MB) @(0:29:03 - 0:29:04).
[03/15 15:32:57   1744s] Move report: preRPlace moves 6861 insts, mean move: 0.52 um, max move: 4.60 um
[03/15 15:32:57   1744s] 	Max move on inst (norm_inst/U18058): (581.60, 343.00) --> (578.80, 344.80)
[03/15 15:32:57   1744s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
[03/15 15:32:57   1744s] Move report: Detail placement moves 6861 insts, mean move: 0.52 um, max move: 4.60 um
[03/15 15:32:57   1744s] 	Max move on inst (norm_inst/U18058): (581.60, 343.00) --> (578.80, 344.80)
[03/15 15:32:57   1744s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2368.7MB
[03/15 15:32:57   1744s] Statistics of distance of Instance movement in refine placement:
[03/15 15:32:57   1744s]   maximum (X+Y) =         4.60 um
[03/15 15:32:57   1744s]   inst (norm_inst/U18058) with max move: (581.6, 343) -> (578.8, 344.8)
[03/15 15:32:57   1744s]   mean    (X+Y) =         0.52 um
[03/15 15:32:57   1744s] Summary Report:
[03/15 15:32:57   1744s] Instances move: 6861 (out of 83849 movable)
[03/15 15:32:57   1744s] Instances flipped: 0
[03/15 15:32:57   1744s] Mean displacement: 0.52 um
[03/15 15:32:57   1744s] Max displacement: 4.60 um (Instance: norm_inst/U18058) (581.6, 343) -> (578.8, 344.8)
[03/15 15:32:57   1744s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: ND2D4
[03/15 15:32:57   1744s] Total instances moved : 6861
[03/15 15:32:57   1744s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.900, REAL:1.908, MEM:2368.7M
[03/15 15:32:57   1744s] Total net bbox length = 1.488e+06 (6.996e+05 7.886e+05) (ext = 5.029e+04)
[03/15 15:32:57   1744s] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2368.7MB
[03/15 15:32:57   1744s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=2368.7MB) @(0:29:02 - 0:29:04).
[03/15 15:32:57   1744s] *** Finished refinePlace (0:29:04 mem=2368.7M) ***
[03/15 15:32:57   1744s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.5
[03/15 15:32:57   1744s] OPERPROF: Finished RefinePlace at level 1, CPU:2.200, REAL:2.209, MEM:2368.7M
[03/15 15:32:58   1744s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2368.7M
[03/15 15:32:58   1745s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.200, REAL:0.196, MEM:2368.7M
[03/15 15:32:58   1745s] Finished re-routing un-routed nets (0:00:00.0 2368.7M)
[03/15 15:32:58   1745s] 
[03/15 15:32:58   1745s] OPERPROF: Starting DPlace-Init at level 1, MEM:2368.7M
[03/15 15:32:58   1745s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2368.7M
[03/15 15:32:58   1745s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.108, MEM:2368.7M
[03/15 15:32:58   1745s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.210, MEM:2368.7M
[03/15 15:32:59   1745s] 
[03/15 15:32:59   1745s] Density : 0.6369
[03/15 15:32:59   1745s] Max route overflow : 0.0000
[03/15 15:32:59   1745s] 
[03/15 15:32:59   1745s] 
[03/15 15:32:59   1745s] *** Finish Physical Update (cpu=0:00:04.5 real=0:00:05.0 mem=2368.7M) ***
[03/15 15:32:59   1745s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25708.2
[03/15 15:32:59   1746s] ** GigaOpt Optimizer WNS Slack -3.651 TNS Slack -3332.923 Density 63.69
[03/15 15:32:59   1746s] Optimizer WNS Pass 1
[03/15 15:32:59   1746s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.218|  -15.178|
|reg2reg   |-3.651|-3317.745|
|HEPG      |-3.651|-3317.745|
|All Paths |-3.651|-3332.923|
+----------+------+---------+

[03/15 15:32:59   1746s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -3.651ns TNS -3317.747ns; HEPG WNS -3.651ns TNS -3317.747ns; all paths WNS -3.651ns TNS -3332.924ns; Real time 0:28:07
[03/15 15:32:59   1746s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2368.7M
[03/15 15:32:59   1746s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.002, MEM:2368.7M
[03/15 15:33:00   1746s] Active Path Group: reg2reg  
[03/15 15:33:00   1747s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:33:00   1747s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:33:00   1747s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:33:00   1747s] |  -3.651|   -3.651|-3317.745|-3332.923|    63.69%|   0:00:00.0| 2368.7M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_5_/D                   |
[03/15 15:35:20   1887s] |  -3.630|   -3.630|-3319.756|-3334.934|    63.70%|   0:02:20.0| 2403.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
[03/15 15:35:32   1899s] |  -3.628|   -3.628|-3319.736|-3334.913|    63.72%|   0:00:12.0| 2387.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_16_/D                  |
[03/15 15:35:53   1920s] |  -3.625|   -3.625|-3319.622|-3334.799|    63.72%|   0:00:21.0| 2387.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
[03/15 15:36:12   1939s] |  -3.621|   -3.621|-3321.031|-3336.208|    63.75%|   0:00:19.0| 2369.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
[03/15 15:36:16   1943s] |  -3.621|   -3.621|-3320.960|-3336.137|    63.75%|   0:00:04.0| 2369.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
[03/15 15:36:18   1945s] |  -3.611|   -3.611|-3320.384|-3335.562|    63.77%|   0:00:02.0| 2369.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
[03/15 15:36:21   1948s] |  -3.610|   -3.610|-3319.680|-3334.857|    63.77%|   0:00:03.0| 2369.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
[03/15 15:36:25   1952s] |  -3.606|   -3.606|-3319.044|-3334.222|    63.81%|   0:00:04.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_10_/D                  |
[03/15 15:36:27   1954s] |  -3.607|   -3.607|-3319.036|-3334.213|    63.81%|   0:00:02.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_10_/D                  |
[03/15 15:36:31   1958s] |  -3.606|   -3.606|-3318.955|-3334.133|    63.83%|   0:00:04.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_13_/D                  |
[03/15 15:36:32   1959s] |  -3.606|   -3.606|-3318.925|-3334.103|    63.83%|   0:00:01.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_13_/D                  |
[03/15 15:36:34   1961s] |  -3.604|   -3.604|-3318.955|-3334.133|    63.85%|   0:00:02.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
[03/15 15:36:34   1961s] |  -3.604|   -3.604|-3318.785|-3333.963|    63.85%|   0:00:00.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
[03/15 15:36:36   1963s] |  -3.599|   -3.599|-3318.477|-3333.655|    63.85%|   0:00:02.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_16_/D                  |
[03/15 15:36:45   1972s] |  -3.595|   -3.595|-3318.554|-3333.732|    63.86%|   0:00:09.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
[03/15 15:36:47   1974s] |  -3.595|   -3.595|-3318.075|-3333.253|    63.86%|   0:00:02.0| 2388.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
[03/15 15:36:51   1978s] |  -3.594|   -3.594|-3317.937|-3333.114|    63.89%|   0:00:04.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
[03/15 15:36:55   1982s] |  -3.593|   -3.593|-3317.688|-3332.866|    63.90%|   0:00:04.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_15_/D                  |
[03/15 15:37:00   1987s] |  -3.591|   -3.591|-3317.656|-3332.833|    63.91%|   0:00:05.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
[03/15 15:37:00   1987s] |  -3.590|   -3.590|-3317.626|-3332.803|    63.91%|   0:00:00.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
[03/15 15:37:08   1995s] |  -3.584|   -3.584|-3317.515|-3332.693|    63.96%|   0:00:08.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_1_/D                   |
[03/15 15:37:10   1997s] |  -3.583|   -3.583|-3317.131|-3332.309|    63.96%|   0:00:02.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_11_/D                  |
[03/15 15:37:17   2004s] |  -3.582|   -3.582|-3317.196|-3332.374|    64.00%|   0:00:07.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_14_/D                  |
[03/15 15:37:19   2006s] |  -3.582|   -3.582|-3317.112|-3332.290|    64.00%|   0:00:02.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_14_/D                  |
[03/15 15:37:21   2008s] |  -3.580|   -3.580|-3316.982|-3332.159|    64.02%|   0:00:02.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_14_/D                  |
[03/15 15:37:23   2010s] |  -3.580|   -3.580|-3316.777|-3331.955|    64.02%|   0:00:02.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_14_/D                  |
[03/15 15:37:27   2014s] |  -3.577|   -3.577|-3316.486|-3331.664|    64.04%|   0:00:04.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
[03/15 15:37:28   2015s] |  -3.577|   -3.577|-3316.399|-3331.577|    64.04%|   0:00:01.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
[03/15 15:37:32   2019s] |  -3.575|   -3.575|-3316.332|-3331.509|    64.05%|   0:00:04.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_16_/D                  |
[03/15 15:37:34   2021s] |  -3.575|   -3.575|-3316.284|-3331.462|    64.05%|   0:00:02.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_16_/D                  |
[03/15 15:37:44   2031s] |  -3.576|   -3.576|-3316.200|-3331.377|    64.07%|   0:00:10.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_11_/D                  |
[03/15 15:38:12   2059s] |  -3.592|   -3.592|-3316.182|-3331.360|    64.28%|   0:00:28.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_11_/D                  |
[03/15 15:38:16   2063s] |  -3.586|   -3.586|-3316.208|-3331.385|    64.35%|   0:00:04.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_11_/D                  |
[03/15 15:38:17   2064s] |  -3.582|   -3.582|-3316.136|-3331.313|    64.35%|   0:00:01.0| 2407.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_11_/D                  |
[03/15 15:38:17   2064s] Starting generalSmallTnsOpt
[03/15 15:38:17   2064s] |  -3.582|   -3.582|-3316.124|-3331.302|    64.35%|   0:00:00.0| 2407.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_0_/Q                       |
[03/15 15:38:17   2064s] |  -3.581|   -3.581|-3316.086|-3331.263|    64.35%|   0:00:00.0| 2407.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_0_/Q                       |
[03/15 15:38:17   2064s] |  -3.581|   -3.581|-3316.078|-3331.256|    64.35%|   0:00:00.0| 2407.1M|   WC_VIEW|  default| psum_mem_instance/Q_reg_0_/Q                       |
[03/15 15:38:18   2065s] Ending generalSmallTnsOpt End
[03/15 15:38:18   2065s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:38:30   2077s] skewClock has sized CTS_ccl_a_buf_00105 (CKBD3)
[03/15 15:38:30   2077s] skewClock has sized CTS_ccl_buf_00526 (CKBD1)
[03/15 15:38:30   2077s] skewClock has inserted norm_inst/FE_USKC13767_CTS_19 (BUFFD0)
[03/15 15:38:30   2077s] skewClock has inserted norm_inst/FE_USKC13768_CTS_19 (BUFFD0)
[03/15 15:38:30   2077s] skewClock has inserted FE_USKC13769_CTS_75 (CKBD2)
[03/15 15:38:30   2077s] skewClock has inserted FE_USKC13770_CTS_75 (CKBD2)
[03/15 15:38:30   2077s] skewClock has inserted norm_inst/FE_USKC13771_CTS_75 (CKBD1)
[03/15 15:38:30   2077s] skewClock has inserted FE_USKC13772_CTS_17 (CKBD2)
[03/15 15:38:30   2077s] skewClock has inserted FE_USKC13773_CTS_17 (CKBD2)
[03/15 15:38:30   2077s] skewClock has inserted norm_inst/FE_USKC13774_CTS_17 (CKBD1)
[03/15 15:38:30   2077s] skewClock has inserted FE_USKC13775_CTS_21 (CKBD2)
[03/15 15:38:30   2077s] skewClock has inserted FE_USKC13776_CTS_21 (CKBD2)
[03/15 15:38:30   2077s] skewClock has inserted FE_USKC13777_CTS_21 (CKBD3)
[03/15 15:38:30   2077s] skewClock has inserted norm_inst/FE_USKC13778_CTS_19 (BUFFD0)
[03/15 15:38:30   2077s] skewClock has inserted norm_inst/FE_USKC13779_CTS_21 (CKBD1)
[03/15 15:38:30   2077s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC13780_CTS_4 (CKBD8)
[03/15 15:38:30   2077s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC13781_CTS_4 (CKBD6)
[03/15 15:38:30   2077s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC13782_CTS_4 (CKBD2)
[03/15 15:38:30   2077s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC13783_CTS_1 (BUFFD4)
[03/15 15:38:30   2077s] skewClock has inserted ofifo_inst/FE_USKC13784_CTS_5 (CKBD6)
[03/15 15:38:30   2077s] skewClock has inserted ofifo_inst/FE_USKC13785_CTS_5 (CKBD2)
[03/15 15:38:30   2077s] skewClock has inserted ofifo_inst/FE_USKC13786_CTS_5 (CKBD3)
[03/15 15:38:30   2077s] skewClock has inserted ofifo_inst/FE_USKC13787_CTS_4 (CKBD3)
[03/15 15:38:30   2077s] skewClock has inserted ofifo_inst/FE_USKC13788_CTS_4 (CKBD1)
[03/15 15:38:30   2077s] skewClock has inserted FE_USKC13789_CTS_88 (CKBD3)
[03/15 15:38:30   2077s] skewClock has inserted FE_USKC13790_CTS_88 (BUFFD1)
[03/15 15:38:30   2077s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC13791_CTS_1 (CKBD3)
[03/15 15:38:30   2077s] skewClock has inserted ofifo_inst/col_idx_7__fifo_instance/FE_USKC13792_CTS_1 (CKBD2)
[03/15 15:38:30   2077s] skewClock sized 2 and inserted 26 insts
[03/15 15:38:32   2079s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:38:32   2079s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:38:32   2079s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:38:34   2081s] |  -3.558|   -3.558|-3278.404|-3298.777|    64.35%|   0:00:17.0| 2398.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
[03/15 15:38:45   2092s] |  -3.557|   -3.557|-3278.146|-3298.519|    64.35%|   0:00:11.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
[03/15 15:38:48   2095s] |  -3.557|   -3.557|-3278.110|-3298.483|    64.37%|   0:00:03.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
[03/15 15:38:49   2096s] |  -3.553|   -3.553|-3277.780|-3298.153|    64.38%|   0:00:01.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
[03/15 15:39:07   2114s] |  -3.549|   -3.549|-3277.666|-3298.038|    64.38%|   0:00:18.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
[03/15 15:39:52   2159s] |  -3.549|   -3.549|-3277.550|-3297.923|    64.37%|   0:00:45.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:40:00   2167s] |  -3.549|   -3.549|-3277.530|-3297.902|    64.37%|   0:00:08.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:40:01   2168s] |  -3.547|   -3.547|-3277.178|-3297.551|    64.39%|   0:00:01.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
[03/15 15:40:17   2184s] |  -3.546|   -3.546|-3277.137|-3297.510|    64.39%|   0:00:16.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
[03/15 15:40:19   2186s] |  -3.546|   -3.546|-3276.931|-3297.304|    64.39%|   0:00:02.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
[03/15 15:40:20   2187s] |  -3.545|   -3.545|-3277.332|-3297.705|    64.41%|   0:00:01.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_15_/D                  |
[03/15 15:40:27   2194s] |  -3.544|   -3.544|-3277.192|-3297.564|    64.40%|   0:00:07.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
[03/15 15:40:45   2213s] |  -3.544|   -3.544|-3277.118|-3297.490|    64.40%|   0:00:18.0| 2417.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
[03/15 15:40:51   2218s] |  -3.544|   -3.544|-3277.114|-3297.487|    64.41%|   0:00:06.0| 2436.7M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
[03/15 15:40:52   2219s] |  -3.544|   -3.544|-3277.051|-3297.424|    64.41%|   0:00:01.0| 2436.7M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
[03/15 15:41:12   2239s] |  -3.546|   -3.546|-3276.861|-3297.234|    64.59%|   0:00:20.0| 2436.7M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
[03/15 15:41:21   2249s] |  -3.547|   -3.547|-3276.392|-3296.764|    64.70%|   0:00:09.0| 2436.7M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
[03/15 15:41:22   2250s] |  -3.547|   -3.547|-3276.293|-3296.666|    64.71%|   0:00:01.0| 2436.7M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
[03/15 15:41:22   2250s] Starting generalSmallTnsOpt
[03/15 15:41:23   2250s] Ending generalSmallTnsOpt End
[03/15 15:41:23   2250s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:41:32   2259s] skewClock has inserted norm_inst/FE_USKC14145_CTS_19 (BUFFD1)
[03/15 15:41:32   2259s] skewClock has inserted norm_inst/FE_USKC14146_CTS_19 (BUFFD1)
[03/15 15:41:32   2259s] skewClock has inserted norm_inst/FE_USKC14147_CTS_19 (BUFFD1)
[03/15 15:41:32   2259s] skewClock has inserted norm_inst/FE_USKC14148_CTS_19 (BUFFD1)
[03/15 15:41:32   2259s] skewClock has inserted FE_USKC14149_CTS_81 (BUFFD4)
[03/15 15:41:32   2259s] skewClock has inserted FE_USKC14150_CTS_81 (CKBD1)
[03/15 15:41:32   2259s] skewClock has inserted FE_USKC14151_CTS_81 (CKBD2)
[03/15 15:41:32   2259s] skewClock has inserted FE_USKC14152_CTS_81 (CKBD3)
[03/15 15:41:32   2259s] skewClock has inserted FE_USKC14153_CTS_81 (CKBD2)
[03/15 15:41:32   2259s] skewClock has inserted FE_USKC14154_CTS_81 (BUFFD12)
[03/15 15:41:32   2259s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC14155_CTS_1 (CKBD2)
[03/15 15:41:32   2259s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC14156_CTS_1 (CKBD3)
[03/15 15:41:32   2259s] skewClock has inserted ofifo_inst/col_idx_0__fifo_instance/FE_USKC14157_CTS_1 (CKBD2)
[03/15 15:41:32   2259s] skewClock has inserted FE_USKC14158_CTS_85 (CKBD16)
[03/15 15:41:32   2259s] skewClock has inserted psum_mem_instance/FE_USKC14159_CTS_18 (BUFFD16)
[03/15 15:41:32   2259s] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC14160_CTS_1 (CKBD3)
[03/15 15:41:32   2259s] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC14161_CTS_1 (CKBD1)
[03/15 15:41:32   2259s] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC14162_CTS_1 (CKBD2)
[03/15 15:41:32   2259s] skewClock has inserted ofifo_inst/col_idx_6__fifo_instance/FE_USKC14163_CTS_1 (CKBD16)
[03/15 15:41:32   2259s] skewClock has inserted FE_USKC14164_CTS_82 (CKBD3)
[03/15 15:41:32   2259s] skewClock has inserted FE_USKC14165_CTS_82 (CKBD16)
[03/15 15:41:32   2259s] skewClock has inserted FE_USKC14166_CTS_83 (BUFFD4)
[03/15 15:41:32   2259s] skewClock has inserted FE_USKC14167_CTS_83 (BUFFD16)
[03/15 15:41:32   2259s] skewClock has inserted FE_USKC14168_CTS_86 (CKBD3)
[03/15 15:41:32   2259s] skewClock has inserted FE_USKC14169_CTS_86 (BUFFD16)
[03/15 15:41:32   2259s] skewClock has inserted FE_USKC14170_CTS_88 (BUFFD1)
[03/15 15:41:32   2259s] skewClock has inserted FE_USKC14171_CTS_88 (CKBD1)
[03/15 15:41:32   2259s] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC14172_CTS_1 (BUFFD4)
[03/15 15:41:32   2259s] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC14173_CTS_1 (BUFFD1)
[03/15 15:41:32   2259s] skewClock has inserted ofifo_inst/col_idx_1__fifo_instance/FE_USKC14174_CTS_1 (CKBD2)
[03/15 15:41:32   2259s] skewClock has inserted FE_USKC14175_CTS_71 (CKBD3)
[03/15 15:41:32   2259s] skewClock sized 0 and inserted 31 insts
[03/15 15:41:33   2260s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:41:33   2260s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:41:33   2260s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:41:33   2261s] |  -3.542|   -3.542|-3270.760|-3313.582|    64.71%|   0:00:11.0| 2428.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_14_/D                  |
[03/15 15:41:34   2261s] |  -3.541|   -3.541|-3270.755|-3313.576|    64.71%|   0:00:01.0| 2428.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_14_/D                  |
[03/15 15:41:46   2274s] |  -3.540|   -3.540|-3270.694|-3313.516|    64.71%|   0:00:12.0| 2448.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:41:53   2281s] |  -3.540|   -3.540|-3270.863|-3313.684|    64.72%|   0:00:07.0| 2505.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_10_/D                  |
[03/15 15:41:56   2284s] |  -3.539|   -3.539|-3270.879|-3313.701|    64.73%|   0:00:03.0| 2505.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_17_/D                  |
[03/15 15:42:01   2289s] |  -3.537|   -3.537|-3270.949|-3313.771|    64.72%|   0:00:05.0| 2505.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_18_/D                  |
[03/15 15:42:15   2303s] |  -3.536|   -3.536|-3271.019|-3313.841|    64.72%|   0:00:14.0| 2505.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
[03/15 15:42:31   2319s] |  -3.535|   -3.535|-3270.927|-3313.748|    64.74%|   0:00:16.0| 2505.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:42:32   2319s] |  -3.535|   -3.535|-3270.924|-3313.746|    64.74%|   0:00:01.0| 2505.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:42:32   2319s] |  -3.535|   -3.535|-3270.834|-3313.656|    64.74%|   0:00:00.0| 2505.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:42:45   2332s] Starting generalSmallTnsOpt
[03/15 15:42:45   2333s] |  -3.536|   -3.536|-3276.486|-3319.308|    64.86%|   0:00:13.0| 2505.3M|   WC_VIEW|  default| psum_mem_instance/Q_reg_41_/Q                      |
[03/15 15:42:45   2333s] Ending generalSmallTnsOpt End
[03/15 15:42:49   2336s] |  -3.536|   -3.536|-3278.707|-3321.529|    64.89%|   0:00:04.0| 2505.3M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:42:49   2336s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:42:49   2336s] 
[03/15 15:42:49   2336s] *** Finish Core Optimize Step (cpu=0:09:50 real=0:09:49 mem=2505.3M) ***
[03/15 15:42:49   2336s] Active Path Group: default 
[03/15 15:42:49   2336s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:42:49   2336s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:42:49   2336s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:42:49   2336s] |  -0.470|   -3.536| -42.822|-3321.529|    64.89%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[73]                                            |
[03/15 15:42:49   2337s] |  -0.443|   -3.536| -41.761|-3319.058|    64.89%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[2]                                             |
[03/15 15:42:49   2337s] |  -0.432|   -3.536| -41.454|-3318.751|    64.90%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[62]                                            |
[03/15 15:42:49   2337s] |  -0.424|   -3.536| -40.999|-3318.142|    64.90%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[7]                                             |
[03/15 15:42:49   2337s] |  -0.417|   -3.536| -40.644|-3313.512|    64.90%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[34]                                            |
[03/15 15:42:50   2337s] |  -0.409|   -3.536| -40.089|-3304.624|    64.90%|   0:00:01.0| 2505.3M|   WC_VIEW|  default| out[60]                                            |
[03/15 15:42:50   2337s] |  -0.401|   -3.536| -39.705|-3300.540|    64.90%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[32]                                            |
[03/15 15:42:50   2337s] |  -0.394|   -3.536| -39.239|-3298.459|    64.91%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[77]                                            |
[03/15 15:42:50   2337s] |  -0.386|   -3.536| -38.895|-3297.466|    64.91%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[7]                                             |
[03/15 15:42:50   2337s] |  -0.378|   -3.536| -38.573|-3297.143|    64.91%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[5]                                             |
[03/15 15:42:50   2337s] |  -0.369|   -3.536| -38.534|-3297.104|    64.91%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[36]                                            |
[03/15 15:42:50   2337s] |  -0.362|   -3.536| -38.291|-3295.687|    64.91%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[35]                                            |
[03/15 15:42:50   2338s] |  -0.361|   -3.536| -38.024|-3295.246|    64.91%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[125]                                           |
[03/15 15:42:50   2338s] |  -0.353|   -3.536| -37.949|-3295.171|    64.91%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[79]                                            |
[03/15 15:42:50   2338s] |  -0.344|   -3.536| -37.466|-3294.579|    64.91%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[64]                                            |
[03/15 15:42:51   2338s] |  -0.342|   -3.536| -36.783|-3292.342|    64.92%|   0:00:01.0| 2505.3M|   WC_VIEW|  default| out[127]                                           |
[03/15 15:42:51   2338s] |  -0.342|   -3.536| -36.698|-3292.167|    64.92%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[127]                                           |
[03/15 15:42:51   2338s] |  -0.341|   -3.536| -36.697|-3292.166|    64.92%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[127]                                           |
[03/15 15:42:51   2338s] |  -0.341|   -3.536| -36.633|-3290.770|    64.92%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[127]                                           |
[03/15 15:42:51   2338s] Starting generalSmallTnsOpt
[03/15 15:42:51   2338s] Ending generalSmallTnsOpt End
[03/15 15:42:51   2338s] |  -0.341|   -3.536| -36.633|-3290.770|    64.92%|   0:00:00.0| 2505.3M|   WC_VIEW|  default| out[127]                                           |
[03/15 15:42:51   2338s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:42:51   2338s] 
[03/15 15:42:51   2338s] *** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=2505.3M) ***
[03/15 15:42:51   2338s] 
[03/15 15:42:51   2338s] *** Finished Optimize Step Cumulative (cpu=0:09:52 real=0:09:51 mem=2505.3M) ***
[03/15 15:42:51   2338s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.633|
|reg2reg   |-3.536|-3254.136|
|HEPG      |-3.536|-3254.136|
|All Paths |-3.536|-3290.770|
+----------+------+---------+

[03/15 15:42:51   2339s] CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -3.536ns TNS -3254.137ns; HEPG WNS -3.536ns TNS -3254.137ns; all paths WNS -3.536ns TNS -3290.770ns; Real time 0:37:59
[03/15 15:42:51   2339s] ** GigaOpt Optimizer WNS Slack -3.536 TNS Slack -3290.770 Density 64.92
[03/15 15:42:51   2339s] Placement Snapshot: Density distribution:
[03/15 15:42:51   2339s] [1.00 -  +++]: 355 (21.12%)
[03/15 15:42:51   2339s] [0.95 - 1.00]: 8 (0.48%)
[03/15 15:42:51   2339s] [0.90 - 0.95]: 7 (0.42%)
[03/15 15:42:51   2339s] [0.85 - 0.90]: 8 (0.48%)
[03/15 15:42:51   2339s] [0.80 - 0.85]: 5 (0.30%)
[03/15 15:42:51   2339s] [0.75 - 0.80]: 11 (0.65%)
[03/15 15:42:51   2339s] [0.70 - 0.75]: 11 (0.65%)
[03/15 15:42:51   2339s] [0.65 - 0.70]: 8 (0.48%)
[03/15 15:42:51   2339s] [0.60 - 0.65]: 15 (0.89%)
[03/15 15:42:51   2339s] [0.55 - 0.60]: 6 (0.36%)
[03/15 15:42:51   2339s] [0.50 - 0.55]: 11 (0.65%)
[03/15 15:42:51   2339s] [0.45 - 0.50]: 13 (0.77%)
[03/15 15:42:51   2339s] [0.40 - 0.45]: 18 (1.07%)
[03/15 15:42:51   2339s] [0.35 - 0.40]: 33 (1.96%)
[03/15 15:42:51   2339s] [0.30 - 0.35]: 71 (4.22%)
[03/15 15:42:51   2339s] [0.25 - 0.30]: 156 (9.28%)
[03/15 15:42:51   2339s] [0.20 - 0.25]: 181 (10.77%)
[03/15 15:42:51   2339s] [0.15 - 0.20]: 333 (19.81%)
[03/15 15:42:51   2339s] [0.10 - 0.15]: 290 (17.25%)
[03/15 15:42:51   2339s] [0.05 - 0.10]: 92 (5.47%)
[03/15 15:42:51   2339s] [0.00 - 0.05]: 49 (2.91%)
[03/15 15:42:51   2339s] Begin: Area Reclaim Optimization
[03/15 15:42:51   2339s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:38:59.1/0:40:39.2 (1.0), mem = 2505.3M
[03/15 15:42:52   2340s] (I,S,L,T): WC_VIEW: 264.446, 198.007, 3.22624, 465.68
[03/15 15:42:52   2340s] Usable buffer cells for single buffer setup transform:
[03/15 15:42:52   2340s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/15 15:42:52   2340s] Number of usable buffer cells above: 18
[03/15 15:42:53   2340s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2505.3M
[03/15 15:42:53   2340s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2505.3M
[03/15 15:42:54   2341s] Reclaim Optimization WNS Slack -3.536  TNS Slack -3290.770 Density 64.92
[03/15 15:42:54   2341s] +----------+---------+--------+---------+------------+--------+
[03/15 15:42:54   2341s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 15:42:54   2341s] +----------+---------+--------+---------+------------+--------+
[03/15 15:42:54   2341s] |    64.92%|        -|  -3.536|-3290.770|   0:00:00.0| 2505.3M|
[03/15 15:42:54   2341s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 15:43:08   2355s] |    64.79%|      363|  -3.535|-3292.037|   0:00:14.0| 2505.3M|
[03/15 15:43:55   2402s] |    64.39%|     3387|  -3.518|-3301.607|   0:00:47.0| 2505.3M|
[03/15 15:43:56   2404s] |    64.38%|       18|  -3.518|-3301.598|   0:00:01.0| 2505.3M|
[03/15 15:43:57   2405s] |    64.38%|        0|  -3.518|-3301.598|   0:00:01.0| 2505.3M|
[03/15 15:43:58   2405s] +----------+---------+--------+---------+------------+--------+
[03/15 15:43:58   2405s] Reclaim Optimization End WNS Slack -3.518  TNS Slack -3301.598 Density 64.38
[03/15 15:43:58   2405s] 
[03/15 15:43:58   2405s] ** Summary: Restruct = 0 Buffer Deletion = 344 Declone = 29 Resize = 2210 **
[03/15 15:43:58   2405s] --------------------------------------------------------------
[03/15 15:43:58   2405s] |                                   | Total     | Sequential |
[03/15 15:43:58   2405s] --------------------------------------------------------------
[03/15 15:43:58   2405s] | Num insts resized                 |    2194  |       0    |
[03/15 15:43:58   2405s] | Num insts undone                  |    1194  |       0    |
[03/15 15:43:58   2405s] | Num insts Downsized               |    2194  |       0    |
[03/15 15:43:58   2405s] | Num insts Samesized               |       0  |       0    |
[03/15 15:43:58   2405s] | Num insts Upsized                 |       0  |       0    |
[03/15 15:43:58   2405s] | Num multiple commits+uncommits    |      18  |       -    |
[03/15 15:43:58   2405s] --------------------------------------------------------------
[03/15 15:43:58   2405s] **** Begin NDR-Layer Usage Statistics ****
[03/15 15:43:58   2405s] Layer 3 has 266 constrained nets 
[03/15 15:43:58   2405s] Layer 7 has 1112 constrained nets 
[03/15 15:43:58   2405s] **** End NDR-Layer Usage Statistics ****
[03/15 15:43:58   2405s] End: Core Area Reclaim Optimization (cpu = 0:01:07) (real = 0:01:07) **
[03/15 15:43:58   2406s] (I,S,L,T): WC_VIEW: 260.973, 195.477, 3.18405, 459.634
[03/15 15:43:58   2406s] *** AreaOpt [finish] : cpu/real = 0:01:07.1/0:01:06.9 (1.0), totSession cpu/real = 0:40:06.1/0:41:46.2 (1.0), mem = 2505.3M
[03/15 15:43:58   2406s] 
[03/15 15:43:58   2406s] =============================================================================================
[03/15 15:43:58   2406s]  Step TAT Report for AreaOpt #3
[03/15 15:43:58   2406s] =============================================================================================
[03/15 15:43:58   2406s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 15:43:58   2406s] ---------------------------------------------------------------------------------------------
[03/15 15:43:58   2406s] [ SlackTraversorInit     ]      1   0:00:00.6  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 15:43:58   2406s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:43:58   2406s] [ OptSingleIteration     ]      4   0:00:01.7  (   2.5 % )     0:01:02.3 /  0:01:02.4    1.0
[03/15 15:43:58   2406s] [ OptGetWeight           ]    763   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[03/15 15:43:58   2406s] [ OptEval                ]    763   0:00:28.2  (  42.1 % )     0:00:28.2 /  0:00:28.2    1.0
[03/15 15:43:58   2406s] [ OptCommit              ]    763   0:00:01.5  (   2.2 % )     0:00:01.5 /  0:00:01.5    1.0
[03/15 15:43:58   2406s] [ IncrTimingUpdate       ]    434   0:00:22.7  (  33.8 % )     0:00:22.7 /  0:00:22.7    1.0
[03/15 15:43:58   2406s] [ PostCommitDelayUpdate  ]    905   0:00:02.0  (   3.0 % )     0:00:08.2 /  0:00:08.2    1.0
[03/15 15:43:58   2406s] [ IncrDelayCalc          ]   1465   0:00:06.2  (   9.3 % )     0:00:06.2 /  0:00:06.3    1.0
[03/15 15:43:58   2406s] [ MISC                   ]          0:00:04.1  (   6.1 % )     0:00:04.1 /  0:00:04.1    1.0
[03/15 15:43:58   2406s] ---------------------------------------------------------------------------------------------
[03/15 15:43:58   2406s]  AreaOpt #3 TOTAL                   0:01:07.0  ( 100.0 % )     0:01:07.0 /  0:01:07.1    1.0
[03/15 15:43:58   2406s] ---------------------------------------------------------------------------------------------
[03/15 15:43:58   2406s] 
[03/15 15:43:58   2406s] End: Area Reclaim Optimization (cpu=0:01:07, real=0:01:07, mem=2429.27M, totSessionCpu=0:40:06).
[03/15 15:43:58   2406s] Placement Snapshot: Density distribution:
[03/15 15:43:58   2406s] [1.00 -  +++]: 355 (21.12%)
[03/15 15:43:58   2406s] [0.95 - 1.00]: 8 (0.48%)
[03/15 15:43:58   2406s] [0.90 - 0.95]: 7 (0.42%)
[03/15 15:43:58   2406s] [0.85 - 0.90]: 8 (0.48%)
[03/15 15:43:58   2406s] [0.80 - 0.85]: 5 (0.30%)
[03/15 15:43:58   2406s] [0.75 - 0.80]: 11 (0.65%)
[03/15 15:43:58   2406s] [0.70 - 0.75]: 11 (0.65%)
[03/15 15:43:58   2406s] [0.65 - 0.70]: 8 (0.48%)
[03/15 15:43:58   2406s] [0.60 - 0.65]: 16 (0.95%)
[03/15 15:43:58   2406s] [0.55 - 0.60]: 5 (0.30%)
[03/15 15:43:58   2406s] [0.50 - 0.55]: 12 (0.71%)
[03/15 15:43:58   2406s] [0.45 - 0.50]: 13 (0.77%)
[03/15 15:43:58   2406s] [0.40 - 0.45]: 17 (1.01%)
[03/15 15:43:58   2406s] [0.35 - 0.40]: 34 (2.02%)
[03/15 15:43:58   2406s] [0.30 - 0.35]: 72 (4.28%)
[03/15 15:43:58   2406s] [0.25 - 0.30]: 156 (9.28%)
[03/15 15:43:58   2406s] [0.20 - 0.25]: 196 (11.66%)
[03/15 15:43:58   2406s] [0.15 - 0.20]: 372 (22.13%)
[03/15 15:43:58   2406s] [0.10 - 0.15]: 286 (17.01%)
[03/15 15:43:58   2406s] [0.05 - 0.10]: 74 (4.40%)
[03/15 15:43:58   2406s] [0.00 - 0.05]: 15 (0.89%)
[03/15 15:43:58   2406s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25708.3
[03/15 15:43:58   2406s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2429.3M
[03/15 15:43:59   2406s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.210, REAL:0.219, MEM:2429.3M
[03/15 15:43:59   2406s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2429.3M
[03/15 15:43:59   2406s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2429.3M
[03/15 15:43:59   2406s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2429.3M
[03/15 15:43:59   2406s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.143, MEM:2429.3M
[03/15 15:43:59   2406s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.248, MEM:2429.3M
[03/15 15:43:59   2406s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.250, REAL:0.248, MEM:2429.3M
[03/15 15:43:59   2406s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.6
[03/15 15:43:59   2406s] OPERPROF: Starting RefinePlace at level 1, MEM:2429.3M
[03/15 15:43:59   2406s] *** Starting refinePlace (0:40:07 mem=2429.3M) ***
[03/15 15:43:59   2407s] Total net bbox length = 1.493e+06 (7.023e+05 7.907e+05) (ext = 5.014e+04)
[03/15 15:43:59   2407s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:43:59   2407s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:43:59   2407s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2429.3M
[03/15 15:43:59   2407s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2429.3M
[03/15 15:43:59   2407s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.050, REAL:0.047, MEM:2429.3M
[03/15 15:43:59   2407s] default core: bins with density > 0.750 = 64.75 % ( 1115 / 1722 )
[03/15 15:43:59   2407s] Density distribution unevenness ratio = 24.001%
[03/15 15:43:59   2407s] RPlace IncrNP: Rollback Lev = -3
[03/15 15:43:59   2407s] RPlace: Density =1.070000, incremental np is triggered.
[03/15 15:43:59   2407s] OPERPROF:     Starting spMPad at level 3, MEM:2429.3M
[03/15 15:43:59   2407s] OPERPROF:       Starting spContextMPad at level 4, MEM:2429.3M
[03/15 15:43:59   2407s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2429.3M
[03/15 15:43:59   2407s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.014, MEM:2429.3M
[03/15 15:44:00   2407s] nrCritNet: 1.95% ( 1755 / 89837 ) cutoffSlk: -3532.8ps stdDelay: 14.5ps
[03/15 15:44:00   2407s] OPERPROF:     Starting npMain at level 3, MEM:2429.3M
[03/15 15:44:00   2407s] incrNP th 1.000, 0.100
[03/15 15:44:01   2408s] limitMaxMove -1, priorityInstMaxMove 7
[03/15 15:44:01   2408s] SP #FI/SF FL/PI 136/64003 20306/537
[03/15 15:44:01   2408s] OPERPROF:       Starting npPlace at level 4, MEM:2452.5M
[03/15 15:44:01   2408s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/15 15:44:01   2408s] No instances found in the vector
[03/15 15:44:01   2408s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2468.5M, DRC: 0)
[03/15 15:44:01   2408s] 0 (out of 0) MH cells were successfully legalized.
[03/15 15:44:05   2412s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/15 15:44:05   2412s] No instances found in the vector
[03/15 15:44:05   2412s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2476.1M, DRC: 0)
[03/15 15:44:05   2412s] 0 (out of 0) MH cells were successfully legalized.
[03/15 15:44:07   2415s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/15 15:44:07   2415s] No instances found in the vector
[03/15 15:44:07   2415s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2476.1M, DRC: 0)
[03/15 15:44:07   2415s] 0 (out of 0) MH cells were successfully legalized.
[03/15 15:44:11   2418s] OPERPROF:       Finished npPlace at level 4, CPU:10.090, REAL:10.063, MEM:2476.1M
[03/15 15:44:11   2419s] OPERPROF:     Finished npMain at level 3, CPU:11.310, REAL:11.294, MEM:2476.1M
[03/15 15:44:11   2419s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2476.1M
[03/15 15:44:11   2419s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.050, REAL:0.044, MEM:2476.1M
[03/15 15:44:11   2419s] default core: bins with density > 0.750 = 65.10 % ( 1121 / 1722 )
[03/15 15:44:11   2419s] Density distribution unevenness ratio = 23.692%
[03/15 15:44:11   2419s] RPlace postIncrNP: Density = 1.070000 -> 0.993333.
[03/15 15:44:11   2419s] RPlace postIncrNP Info: Density distribution changes:
[03/15 15:44:11   2419s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/15 15:44:11   2419s] [1.05 - 1.10] :	 2 (0.12%) -> 0 (0.00%)
[03/15 15:44:11   2419s] [1.00 - 1.05] :	 12 (0.70%) -> 0 (0.00%)
[03/15 15:44:11   2419s] [0.95 - 1.00] :	 73 (4.24%) -> 32 (1.86%)
[03/15 15:44:11   2419s] [0.90 - 0.95] :	 295 (17.13%) -> 321 (18.64%)
[03/15 15:44:11   2419s] [0.85 - 0.90] :	 373 (21.66%) -> 404 (23.46%)
[03/15 15:44:11   2419s] [0.80 - 0.85] :	 197 (11.44%) -> 199 (11.56%)
[03/15 15:44:11   2419s] [CPU] RefinePlace/IncrNP (cpu=0:00:12.0, real=0:00:12.0, mem=2476.1MB) @(0:40:07 - 0:40:19).
[03/15 15:44:11   2419s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:12.000, REAL:11.989, MEM:2476.1M
[03/15 15:44:11   2419s] Move report: incrNP moves 20478 insts, mean move: 4.65 um, max move: 63.60 um
[03/15 15:44:11   2419s] 	Max move on inst (norm_inst/FE_RC_9908_0): (616.20, 154.00) --> (577.80, 128.80)
[03/15 15:44:11   2419s] Move report: Timing Driven Placement moves 20478 insts, mean move: 4.65 um, max move: 63.60 um
[03/15 15:44:11   2419s] 	Max move on inst (norm_inst/FE_RC_9908_0): (616.20, 154.00) --> (577.80, 128.80)
[03/15 15:44:11   2419s] 	Runtime: CPU: 0:00:12.0 REAL: 0:00:12.0 MEM: 2476.1MB
[03/15 15:44:11   2419s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2476.1M
[03/15 15:44:11   2419s] Starting refinePlace ...
[03/15 15:44:11   2419s] ** Cut row section cpu time 0:00:00.0.
[03/15 15:44:11   2419s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 15:44:13   2421s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.0, real=0:00:02.0, mem=2476.1MB) @(0:40:19 - 0:40:21).
[03/15 15:44:13   2421s] Move report: preRPlace moves 16635 insts, mean move: 0.67 um, max move: 5.20 um
[03/15 15:44:13   2421s] 	Max move on inst (psum_mem_instance/memory3_reg_144_): (523.80, 427.60) --> (520.40, 425.80)
[03/15 15:44:13   2421s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/15 15:44:13   2421s] Move report: Detail placement moves 16635 insts, mean move: 0.67 um, max move: 5.20 um
[03/15 15:44:13   2421s] 	Max move on inst (psum_mem_instance/memory3_reg_144_): (523.80, 427.60) --> (520.40, 425.80)
[03/15 15:44:13   2421s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2476.1MB
[03/15 15:44:13   2421s] Statistics of distance of Instance movement in refine placement:
[03/15 15:44:13   2421s]   maximum (X+Y) =        64.20 um
[03/15 15:44:13   2421s]   inst (norm_inst/FE_RC_9908_0) with max move: (616.2, 154) -> (577.2, 128.8)
[03/15 15:44:13   2421s]   mean    (X+Y) =         3.99 um
[03/15 15:44:13   2421s] Total instances flipped for legalization: 246
[03/15 15:44:13   2421s] Summary Report:
[03/15 15:44:13   2421s] Instances move: 24860 (out of 84846 movable)
[03/15 15:44:13   2421s] Instances flipped: 246
[03/15 15:44:13   2421s] Mean displacement: 3.99 um
[03/15 15:44:13   2421s] Max displacement: 64.20 um (Instance: norm_inst/FE_RC_9908_0) (616.2, 154) -> (577.2, 128.8)
[03/15 15:44:13   2421s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
[03/15 15:44:13   2421s] Total instances moved : 24860
[03/15 15:44:13   2421s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.020, REAL:2.011, MEM:2476.1M
[03/15 15:44:13   2421s] Total net bbox length = 1.500e+06 (7.080e+05 7.916e+05) (ext = 4.998e+04)
[03/15 15:44:13   2421s] Runtime: CPU: 0:00:14.3 REAL: 0:00:14.0 MEM: 2476.1MB
[03/15 15:44:13   2421s] [CPU] RefinePlace/total (cpu=0:00:14.3, real=0:00:14.0, mem=2476.1MB) @(0:40:07 - 0:40:21).
[03/15 15:44:13   2421s] *** Finished refinePlace (0:40:21 mem=2476.1M) ***
[03/15 15:44:13   2421s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.6
[03/15 15:44:13   2421s] OPERPROF: Finished RefinePlace at level 1, CPU:14.330, REAL:14.264, MEM:2476.1M
[03/15 15:44:14   2421s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2476.1M
[03/15 15:44:14   2421s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.210, REAL:0.210, MEM:2476.1M
[03/15 15:44:14   2421s] Finished re-routing un-routed nets (0:00:00.1 2476.1M)
[03/15 15:44:14   2421s] 
[03/15 15:44:15   2422s] OPERPROF: Starting DPlace-Init at level 1, MEM:2476.1M
[03/15 15:44:15   2422s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2476.1M
[03/15 15:44:15   2423s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.112, MEM:2476.1M
[03/15 15:44:15   2423s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.219, MEM:2476.1M
[03/15 15:44:15   2423s] 
[03/15 15:44:15   2423s] Density : 0.6441
[03/15 15:44:15   2423s] Max route overflow : 0.0000
[03/15 15:44:15   2423s] 
[03/15 15:44:15   2423s] 
[03/15 15:44:15   2423s] *** Finish Physical Update (cpu=0:00:17.5 real=0:00:17.0 mem=2476.1M) ***
[03/15 15:44:15   2423s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25708.3
[03/15 15:44:16   2424s] ** GigaOpt Optimizer WNS Slack -3.534 TNS Slack -3303.764 Density 64.41
[03/15 15:44:16   2424s] Optimizer WNS Pass 2
[03/15 15:44:16   2424s] OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.558|
|reg2reg   |-3.534|-3267.206|
|HEPG      |-3.534|-3267.206|
|All Paths |-3.534|-3303.764|
+----------+------+---------+

[03/15 15:44:16   2424s] CCOptDebug: Start of Optimizer WNS Pass 2: reg2reg* WNS -3.534ns TNS -3267.206ns; HEPG WNS -3.534ns TNS -3267.206ns; all paths WNS -3.534ns TNS -3303.764ns; Real time 0:39:24
[03/15 15:44:16   2424s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2476.1M
[03/15 15:44:16   2424s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2476.1M
[03/15 15:44:17   2424s] Active Path Group: reg2reg  
[03/15 15:44:17   2425s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:44:17   2425s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:44:17   2425s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:44:17   2425s] |  -3.534|   -3.534|-3267.206|-3303.764|    64.41%|   0:00:00.0| 2476.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
[03/15 15:44:21   2429s] |  -3.523|   -3.523|-3266.385|-3302.942|    64.41%|   0:00:04.0| 2476.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_0_/D                   |
[03/15 15:45:30   2498s] |  -3.516|   -3.516|-3265.211|-3301.768|    64.41%|   0:01:09.0| 2476.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
[03/15 15:46:45   2572s] |  -3.516|   -3.516|-3264.877|-3301.435|    64.41%|   0:01:15.0| 2490.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
[03/15 15:46:48   2576s] |  -3.516|   -3.516|-3264.967|-3301.525|    64.43%|   0:00:03.0| 2490.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_0_/D                   |
[03/15 15:46:51   2579s] |  -3.513|   -3.513|-3264.590|-3301.148|    64.45%|   0:00:03.0| 2490.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:47:26   2614s] |  -3.508|   -3.508|-3264.497|-3301.055|    64.45%|   0:00:35.0| 2484.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
[03/15 15:48:16   2664s] |  -3.507|   -3.507|-3264.409|-3300.966|    64.44%|   0:00:50.0| 2476.2M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:48:29   2677s] |  -3.508|   -3.508|-3264.377|-3300.934|    64.48%|   0:00:13.0| 2517.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:48:34   2682s] |  -3.506|   -3.506|-3264.202|-3300.760|    64.51%|   0:00:05.0| 2517.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:48:55   2703s] |  -3.506|   -3.506|-3264.070|-3300.627|    64.51%|   0:00:21.0| 2517.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:48:59   2707s] |  -3.502|   -3.502|-3264.096|-3300.653|    64.53%|   0:00:04.0| 2517.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
[03/15 15:49:14   2722s] |  -3.500|   -3.500|-3263.931|-3300.489|    64.55%|   0:00:15.0| 2498.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:49:23   2731s] |  -3.500|   -3.500|-3263.809|-3300.367|    64.55%|   0:00:09.0| 2461.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:49:34   2742s] |  -3.494|   -3.494|-3263.824|-3300.382|    64.56%|   0:00:11.0| 2480.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:50:25   2793s] |  -3.492|   -3.492|-3263.850|-3300.407|    64.59%|   0:00:51.0| 2480.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:50:30   2798s] |  -3.492|   -3.492|-3263.808|-3300.365|    64.59%|   0:00:05.0| 2480.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:50:42   2810s] |  -3.491|   -3.491|-3263.786|-3300.344|    64.64%|   0:00:12.0| 2480.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:50:43   2812s] |  -3.491|   -3.491|-3263.734|-3300.292|    64.64%|   0:00:01.0| 2480.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:51:24   2852s] Starting generalSmallTnsOpt
[03/15 15:51:24   2852s] |  -3.497|   -3.497|-3265.145|-3301.702|    64.92%|   0:00:41.0| 2468.7M|   WC_VIEW|  default| psum_mem_instance/Q_reg_41_/Q                      |
[03/15 15:51:24   2852s] Ending generalSmallTnsOpt End
[03/15 15:51:37   2865s] |  -3.499|   -3.499|-3266.983|-3303.540|    65.05%|   0:00:13.0| 2469.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 15:51:37   2865s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:51:37   2865s] 
[03/15 15:51:37   2865s] *** Finish Core Optimize Step (cpu=0:07:21 real=0:07:20 mem=2469.8M) ***
[03/15 15:51:37   2866s] Active Path Group: default 
[03/15 15:51:38   2866s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:51:38   2866s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:51:38   2866s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:51:38   2866s] |  -0.341|   -3.499| -36.558|-3303.540|    65.05%|   0:00:00.0| 2469.8M|   WC_VIEW|  default| out[127]                                           |
[03/15 15:51:38   2866s] Starting generalSmallTnsOpt
[03/15 15:51:38   2866s] Ending generalSmallTnsOpt End
[03/15 15:51:38   2866s] |  -0.341|   -3.499| -36.558|-3303.540|    65.05%|   0:00:00.0| 2467.8M|   WC_VIEW|  default| out[127]                                           |
[03/15 15:51:38   2866s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:51:38   2866s] 
[03/15 15:51:38   2866s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2467.8M) ***
[03/15 15:51:38   2866s] 
[03/15 15:51:38   2866s] *** Finished Optimize Step Cumulative (cpu=0:07:22 real=0:07:21 mem=2467.8M) ***
[03/15 15:51:38   2866s] OptDebug: End of Optimizer WNS Pass 2:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.558|
|reg2reg   |-3.499|-3266.983|
|HEPG      |-3.499|-3266.983|
|All Paths |-3.499|-3303.540|
+----------+------+---------+

[03/15 15:51:38   2866s] CCOptDebug: End of Optimizer WNS Pass 2: reg2reg* WNS -3.499ns TNS -3266.982ns; HEPG WNS -3.499ns TNS -3266.982ns; all paths WNS -3.499ns TNS -3303.540ns; Real time 0:46:46
[03/15 15:51:38   2866s] ** GigaOpt Optimizer WNS Slack -3.499 TNS Slack -3303.540 Density 65.05
[03/15 15:51:38   2866s] Placement Snapshot: Density distribution:
[03/15 15:51:38   2866s] [1.00 -  +++]: 351 (20.88%)
[03/15 15:51:38   2866s] [0.95 - 1.00]: 8 (0.48%)
[03/15 15:51:38   2866s] [0.90 - 0.95]: 7 (0.42%)
[03/15 15:51:38   2866s] [0.85 - 0.90]: 8 (0.48%)
[03/15 15:51:38   2866s] [0.80 - 0.85]: 4 (0.24%)
[03/15 15:51:38   2866s] [0.75 - 0.80]: 10 (0.59%)
[03/15 15:51:38   2866s] [0.70 - 0.75]: 10 (0.59%)
[03/15 15:51:38   2866s] [0.65 - 0.70]: 8 (0.48%)
[03/15 15:51:38   2866s] [0.60 - 0.65]: 16 (0.95%)
[03/15 15:51:38   2866s] [0.55 - 0.60]: 6 (0.36%)
[03/15 15:51:38   2866s] [0.50 - 0.55]: 12 (0.71%)
[03/15 15:51:38   2866s] [0.45 - 0.50]: 11 (0.65%)
[03/15 15:51:38   2866s] [0.40 - 0.45]: 17 (1.01%)
[03/15 15:51:38   2866s] [0.35 - 0.40]: 35 (2.08%)
[03/15 15:51:38   2866s] [0.30 - 0.35]: 72 (4.28%)
[03/15 15:51:38   2866s] [0.25 - 0.30]: 154 (9.16%)
[03/15 15:51:38   2866s] [0.20 - 0.25]: 190 (11.30%)
[03/15 15:51:38   2866s] [0.15 - 0.20]: 324 (19.27%)
[03/15 15:51:38   2866s] [0.10 - 0.15]: 316 (18.80%)
[03/15 15:51:38   2866s] [0.05 - 0.10]: 102 (6.07%)
[03/15 15:51:38   2866s] [0.00 - 0.05]: 20 (1.19%)
[03/15 15:51:38   2866s] Begin: Area Reclaim Optimization
[03/15 15:51:38   2866s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (41.0), totSession cpu/real = 0:47:46.7/0:49:26.2 (1.0), mem = 2467.8M
[03/15 15:51:39   2867s] (I,S,L,T): WC_VIEW: 265.151, 198.769, 3.22964, 467.149
[03/15 15:51:39   2867s] Usable buffer cells for single buffer setup transform:
[03/15 15:51:39   2867s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/15 15:51:39   2867s] Number of usable buffer cells above: 18
[03/15 15:51:40   2868s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2467.8M
[03/15 15:51:40   2868s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2467.8M
[03/15 15:51:41   2869s] Reclaim Optimization WNS Slack -3.499  TNS Slack -3303.540 Density 65.05
[03/15 15:51:41   2869s] +----------+---------+--------+---------+------------+--------+
[03/15 15:51:41   2869s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 15:51:41   2869s] +----------+---------+--------+---------+------------+--------+
[03/15 15:51:41   2869s] |    65.05%|        -|  -3.499|-3303.540|   0:00:00.0| 2467.8M|
[03/15 15:51:41   2869s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 15:51:55   2883s] |    64.97%|      268|  -3.496|-3301.801|   0:00:14.0| 2467.8M|
[03/15 15:52:36   2924s] |    64.66%|     2753|  -3.478|-3302.110|   0:00:41.0| 2475.7M|
[03/15 15:52:38   2926s] |    64.65%|       14|  -3.478|-3302.055|   0:00:02.0| 2480.2M|
[03/15 15:52:39   2927s] |    64.65%|        0|  -3.478|-3302.055|   0:00:01.0| 2480.2M|
[03/15 15:52:39   2927s] +----------+---------+--------+---------+------------+--------+
[03/15 15:52:39   2927s] Reclaim Optimization End WNS Slack -3.478  TNS Slack -3302.055 Density 64.65
[03/15 15:52:39   2927s] 
[03/15 15:52:39   2927s] ** Summary: Restruct = 0 Buffer Deletion = 254 Declone = 18 Resize = 1675 **
[03/15 15:52:39   2927s] --------------------------------------------------------------
[03/15 15:52:39   2927s] |                                   | Total     | Sequential |
[03/15 15:52:39   2927s] --------------------------------------------------------------
[03/15 15:52:39   2927s] | Num insts resized                 |    1661  |       0    |
[03/15 15:52:39   2927s] | Num insts undone                  |    1092  |       0    |
[03/15 15:52:39   2927s] | Num insts Downsized               |    1661  |       0    |
[03/15 15:52:39   2927s] | Num insts Samesized               |       0  |       0    |
[03/15 15:52:39   2927s] | Num insts Upsized                 |       0  |       0    |
[03/15 15:52:39   2927s] | Num multiple commits+uncommits    |      14  |       -    |
[03/15 15:52:39   2927s] --------------------------------------------------------------
[03/15 15:52:39   2927s] **** Begin NDR-Layer Usage Statistics ****
[03/15 15:52:39   2927s] Layer 3 has 266 constrained nets 
[03/15 15:52:39   2927s] Layer 7 has 1096 constrained nets 
[03/15 15:52:39   2927s] **** End NDR-Layer Usage Statistics ****
[03/15 15:52:39   2927s] End: Core Area Reclaim Optimization (cpu = 0:01:01) (real = 0:01:01) **
[03/15 15:52:39   2927s] (I,S,L,T): WC_VIEW: 262.429, 196.778, 3.1999, 462.407
[03/15 15:52:39   2927s] *** AreaOpt [finish] : cpu/real = 0:01:01.3/0:01:01.2 (1.0), totSession cpu/real = 0:48:48.0/0:50:27.4 (1.0), mem = 2480.2M
[03/15 15:52:39   2927s] 
[03/15 15:52:39   2927s] =============================================================================================
[03/15 15:52:39   2927s]  Step TAT Report for AreaOpt #4
[03/15 15:52:39   2927s] =============================================================================================
[03/15 15:52:39   2927s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 15:52:39   2927s] ---------------------------------------------------------------------------------------------
[03/15 15:52:39   2927s] [ SlackTraversorInit     ]      1   0:00:00.6  (   1.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 15:52:39   2927s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 15:52:39   2927s] [ OptSingleIteration     ]      4   0:00:01.6  (   2.6 % )     0:00:56.5 /  0:00:56.6    1.0
[03/15 15:52:39   2927s] [ OptGetWeight           ]    774   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/15 15:52:39   2927s] [ OptEval                ]    774   0:00:27.4  (  44.8 % )     0:00:27.4 /  0:00:27.7    1.0
[03/15 15:52:39   2927s] [ OptCommit              ]    774   0:00:01.2  (   2.0 % )     0:00:01.2 /  0:00:01.1    0.9
[03/15 15:52:39   2927s] [ IncrTimingUpdate       ]    408   0:00:19.3  (  31.5 % )     0:00:19.3 /  0:00:19.2    1.0
[03/15 15:52:39   2927s] [ PostCommitDelayUpdate  ]    913   0:00:01.7  (   2.8 % )     0:00:06.9 /  0:00:06.9    1.0
[03/15 15:52:39   2927s] [ IncrDelayCalc          ]   1379   0:00:05.2  (   8.5 % )     0:00:05.2 /  0:00:05.3    1.0
[03/15 15:52:39   2927s] [ MISC                   ]          0:00:04.1  (   6.7 % )     0:00:04.1 /  0:00:04.1    1.0
[03/15 15:52:39   2927s] ---------------------------------------------------------------------------------------------
[03/15 15:52:39   2927s]  AreaOpt #4 TOTAL                   0:01:01.2  ( 100.0 % )     0:01:01.2 /  0:01:01.3    1.0
[03/15 15:52:39   2927s] ---------------------------------------------------------------------------------------------
[03/15 15:52:39   2927s] 
[03/15 15:52:39   2927s] End: Area Reclaim Optimization (cpu=0:01:01, real=0:01:01, mem=2468.17M, totSessionCpu=0:48:48).
[03/15 15:52:39   2927s] Placement Snapshot: Density distribution:
[03/15 15:52:39   2927s] [1.00 -  +++]: 351 (20.88%)
[03/15 15:52:39   2927s] [0.95 - 1.00]: 9 (0.54%)
[03/15 15:52:39   2927s] [0.90 - 0.95]: 6 (0.36%)
[03/15 15:52:39   2927s] [0.85 - 0.90]: 8 (0.48%)
[03/15 15:52:39   2927s] [0.80 - 0.85]: 4 (0.24%)
[03/15 15:52:39   2927s] [0.75 - 0.80]: 10 (0.59%)
[03/15 15:52:39   2927s] [0.70 - 0.75]: 10 (0.59%)
[03/15 15:52:39   2927s] [0.65 - 0.70]: 8 (0.48%)
[03/15 15:52:39   2927s] [0.60 - 0.65]: 17 (1.01%)
[03/15 15:52:39   2927s] [0.55 - 0.60]: 5 (0.30%)
[03/15 15:52:39   2927s] [0.50 - 0.55]: 12 (0.71%)
[03/15 15:52:39   2927s] [0.45 - 0.50]: 12 (0.71%)
[03/15 15:52:39   2927s] [0.40 - 0.45]: 17 (1.01%)
[03/15 15:52:39   2927s] [0.35 - 0.40]: 34 (2.02%)
[03/15 15:52:39   2927s] [0.30 - 0.35]: 72 (4.28%)
[03/15 15:52:39   2927s] [0.25 - 0.30]: 156 (9.28%)
[03/15 15:52:39   2927s] [0.20 - 0.25]: 191 (11.36%)
[03/15 15:52:39   2927s] [0.15 - 0.20]: 372 (22.13%)
[03/15 15:52:39   2927s] [0.10 - 0.15]: 316 (18.80%)
[03/15 15:52:39   2927s] [0.05 - 0.10]: 63 (3.75%)
[03/15 15:52:39   2927s] [0.00 - 0.05]: 8 (0.48%)
[03/15 15:52:39   2927s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25708.4
[03/15 15:52:40   2928s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2468.2M
[03/15 15:52:40   2928s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.220, REAL:0.224, MEM:2468.2M
[03/15 15:52:40   2928s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2468.2M
[03/15 15:52:40   2928s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2468.2M
[03/15 15:52:40   2928s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2468.2M
[03/15 15:52:40   2928s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.148, MEM:2468.2M
[03/15 15:52:40   2928s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.255, MEM:2468.2M
[03/15 15:52:40   2928s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.250, REAL:0.256, MEM:2468.2M
[03/15 15:52:40   2928s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.7
[03/15 15:52:40   2928s] OPERPROF: Starting RefinePlace at level 1, MEM:2468.2M
[03/15 15:52:40   2928s] *** Starting refinePlace (0:48:49 mem=2468.2M) ***
[03/15 15:52:40   2928s] Total net bbox length = 1.502e+06 (7.093e+05 7.932e+05) (ext = 4.998e+04)
[03/15 15:52:40   2928s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:52:40   2929s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 15:52:40   2929s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2468.2M
[03/15 15:52:40   2929s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2468.2M
[03/15 15:52:40   2929s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.040, REAL:0.044, MEM:2468.2M
[03/15 15:52:40   2929s] default core: bins with density > 0.750 = 65.16 % ( 1122 / 1722 )
[03/15 15:52:40   2929s] Density distribution unevenness ratio = 23.699%
[03/15 15:52:40   2929s] RPlace IncrNP: Rollback Lev = -3
[03/15 15:52:40   2929s] RPlace: Density =1.040000, incremental np is triggered.
[03/15 15:52:40   2929s] OPERPROF:     Starting spMPad at level 3, MEM:2468.2M
[03/15 15:52:40   2929s] OPERPROF:       Starting spContextMPad at level 4, MEM:2468.2M
[03/15 15:52:40   2929s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2468.2M
[03/15 15:52:40   2929s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.015, MEM:2468.2M
[03/15 15:52:41   2929s] nrCritNet: 1.97% ( 1771 / 90073 ) cutoffSlk: -3495.7ps stdDelay: 14.5ps
[03/15 15:52:41   2929s] OPERPROF:     Starting npMain at level 3, MEM:2468.2M
[03/15 15:52:41   2929s] incrNP th 1.000, 0.100
[03/15 15:52:42   2930s] limitMaxMove -1, priorityInstMaxMove 7
[03/15 15:52:42   2930s] SP #FI/SF FL/PI 136/51862 29670/3552
[03/15 15:52:42   2930s] OPERPROF:       Starting npPlace at level 4, MEM:2503.7M
[03/15 15:52:42   2930s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/15 15:52:42   2930s] No instances found in the vector
[03/15 15:52:42   2930s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2523.7M, DRC: 0)
[03/15 15:52:42   2930s] 0 (out of 0) MH cells were successfully legalized.
[03/15 15:52:48   2937s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/15 15:52:48   2937s] No instances found in the vector
[03/15 15:52:48   2937s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2549.9M, DRC: 0)
[03/15 15:52:48   2937s] 0 (out of 0) MH cells were successfully legalized.
[03/15 15:52:52   2940s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/15 15:52:52   2940s] No instances found in the vector
[03/15 15:52:52   2940s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2551.9M, DRC: 0)
[03/15 15:52:52   2940s] 0 (out of 0) MH cells were successfully legalized.
[03/15 15:52:56   2945s] OPERPROF:       Finished npPlace at level 4, CPU:14.460, REAL:14.405, MEM:2554.4M
[03/15 15:52:57   2945s] OPERPROF:     Finished npMain at level 3, CPU:15.690, REAL:15.641, MEM:2554.4M
[03/15 15:52:57   2945s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2554.4M
[03/15 15:52:57   2945s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.040, REAL:0.043, MEM:2554.4M
[03/15 15:52:57   2945s] default core: bins with density > 0.750 = 65.80 % ( 1133 / 1722 )
[03/15 15:52:57   2945s] Density distribution unevenness ratio = 23.492%
[03/15 15:52:57   2945s] RPlace postIncrNP: Density = 1.040000 -> 1.005556.
[03/15 15:52:57   2945s] RPlace postIncrNP Info: Density distribution changes:
[03/15 15:52:57   2945s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/15 15:52:57   2945s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/15 15:52:57   2945s] [1.00 - 1.05] :	 8 (0.46%) -> 1 (0.06%)
[03/15 15:52:57   2945s] [0.95 - 1.00] :	 62 (3.60%) -> 17 (0.99%)
[03/15 15:52:57   2945s] [0.90 - 0.95] :	 315 (18.29%) -> 307 (17.83%)
[03/15 15:52:57   2945s] [0.85 - 0.90] :	 378 (21.95%) -> 460 (26.71%)
[03/15 15:52:57   2945s] [0.80 - 0.85] :	 194 (11.27%) -> 201 (11.67%)
[03/15 15:52:57   2945s] [CPU] RefinePlace/IncrNP (cpu=0:00:16.4, real=0:00:17.0, mem=2554.4MB) @(0:48:49 - 0:49:05).
[03/15 15:52:57   2945s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:16.360, REAL:16.310, MEM:2554.4M
[03/15 15:52:57   2945s] Move report: incrNP moves 32800 insts, mean move: 4.22 um, max move: 71.60 um
[03/15 15:52:57   2945s] 	Max move on inst (norm_inst/FE_RC_2273_0): (646.60, 211.60) --> (611.00, 175.60)
[03/15 15:52:57   2945s] Move report: Timing Driven Placement moves 32800 insts, mean move: 4.22 um, max move: 71.60 um
[03/15 15:52:57   2945s] 	Max move on inst (norm_inst/FE_RC_2273_0): (646.60, 211.60) --> (611.00, 175.60)
[03/15 15:52:57   2945s] 	Runtime: CPU: 0:00:16.4 REAL: 0:00:17.0 MEM: 2554.4MB
[03/15 15:52:57   2945s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2554.4M
[03/15 15:52:57   2945s] Starting refinePlace ...
[03/15 15:52:57   2945s] ** Cut row section cpu time 0:00:00.0.
[03/15 15:52:57   2945s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 15:52:59   2947s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.9, real=0:00:02.0, mem=2551.4MB) @(0:49:05 - 0:49:07).
[03/15 15:52:59   2947s] Move report: preRPlace moves 22163 insts, mean move: 0.67 um, max move: 7.20 um
[03/15 15:52:59   2947s] 	Max move on inst (psum_mem_instance/memory13_reg_129_): (501.40, 348.40) --> (505.00, 352.00)
[03/15 15:52:59   2947s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/15 15:52:59   2947s] Move report: Detail placement moves 22163 insts, mean move: 0.67 um, max move: 7.20 um
[03/15 15:52:59   2947s] 	Max move on inst (psum_mem_instance/memory13_reg_129_): (501.40, 348.40) --> (505.00, 352.00)
[03/15 15:52:59   2947s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2551.4MB
[03/15 15:52:59   2947s] Statistics of distance of Instance movement in refine placement:
[03/15 15:52:59   2947s]   maximum (X+Y) =        71.60 um
[03/15 15:52:59   2947s]   inst (norm_inst/FE_RC_2273_0) with max move: (646.6, 211.6) -> (611, 175.6)
[03/15 15:52:59   2947s]   mean    (X+Y) =         3.88 um
[03/15 15:52:59   2947s] Total instances flipped for legalization: 133
[03/15 15:52:59   2947s] Summary Report:
[03/15 15:52:59   2947s] Instances move: 36886 (out of 85084 movable)
[03/15 15:52:59   2947s] Instances flipped: 133
[03/15 15:52:59   2947s] Mean displacement: 3.88 um
[03/15 15:52:59   2947s] Max displacement: 71.60 um (Instance: norm_inst/FE_RC_2273_0) (646.6, 211.6) -> (611, 175.6)
[03/15 15:52:59   2947s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
[03/15 15:52:59   2947s] Total instances moved : 36886
[03/15 15:52:59   2947s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.970, REAL:1.973, MEM:2551.4M
[03/15 15:52:59   2947s] Total net bbox length = 1.507e+06 (7.144e+05 7.927e+05) (ext = 5.003e+04)
[03/15 15:52:59   2947s] Runtime: CPU: 0:00:18.5 REAL: 0:00:19.0 MEM: 2551.4MB
[03/15 15:52:59   2947s] [CPU] RefinePlace/total (cpu=0:00:18.5, real=0:00:19.0, mem=2551.4MB) @(0:48:49 - 0:49:07).
[03/15 15:52:59   2947s] *** Finished refinePlace (0:49:07 mem=2551.4M) ***
[03/15 15:52:59   2947s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.7
[03/15 15:52:59   2947s] OPERPROF: Finished RefinePlace at level 1, CPU:18.580, REAL:18.535, MEM:2551.4M
[03/15 15:52:59   2947s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2551.4M
[03/15 15:52:59   2947s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.210, REAL:0.207, MEM:2551.4M
[03/15 15:52:59   2948s] Finished re-routing un-routed nets (0:00:00.1 2551.4M)
[03/15 15:52:59   2948s] 
[03/15 15:53:00   2948s] OPERPROF: Starting DPlace-Init at level 1, MEM:2551.4M
[03/15 15:53:00   2949s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2551.4M
[03/15 15:53:00   2949s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.112, MEM:2551.4M
[03/15 15:53:00   2949s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.220, MEM:2551.4M
[03/15 15:53:01   2949s] 
[03/15 15:53:01   2949s] Density : 0.6465
[03/15 15:53:01   2949s] Max route overflow : 0.0000
[03/15 15:53:01   2949s] 
[03/15 15:53:01   2949s] 
[03/15 15:53:01   2949s] *** Finish Physical Update (cpu=0:00:21.7 real=0:00:22.0 mem=2551.4M) ***
[03/15 15:53:01   2949s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25708.4
[03/15 15:53:02   2950s] ** GigaOpt Optimizer WNS Slack -3.500 TNS Slack -3302.377 Density 64.65
[03/15 15:53:02   2950s] Optimizer WNS Pass 3
[03/15 15:53:02   2950s] OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.571|
|reg2reg   |-3.500|-3265.806|
|HEPG      |-3.500|-3265.806|
|All Paths |-3.500|-3302.377|
+----------+------+---------+

[03/15 15:53:02   2950s] CCOptDebug: Start of Optimizer WNS Pass 3: reg2reg* WNS -3.500ns TNS -3265.806ns; HEPG WNS -3.500ns TNS -3265.806ns; all paths WNS -3.500ns TNS -3302.377ns; Real time 0:48:10
[03/15 15:53:02   2950s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2551.4M
[03/15 15:53:02   2950s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2551.4M
[03/15 15:53:02   2951s] Active Path Group: reg2reg  
[03/15 15:53:03   2951s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:53:03   2951s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 15:53:03   2951s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 15:53:03   2951s] |  -3.500|   -3.500|-3265.806|-3302.377|    64.65%|   0:00:01.0| 2551.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
[03/15 15:57:04   3193s] |  -3.475|   -3.475|-3265.056|-3301.627|    64.66%|   0:04:01.0| 2647.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 16:00:46   3415s] Starting generalSmallTnsOpt
[03/15 16:00:51   3419s] |  -3.480|   -3.480|-3264.972|-3301.542|    65.02%|   0:03:47.0| 2688.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_41_/Q                      |
[03/15 16:00:58   3426s] |  -3.477|   -3.477|-3265.301|-3301.871|    65.03%|   0:00:07.0| 2688.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_41_/Q                      |
[03/15 16:01:06   3435s] |  -3.478|   -3.478|-3264.799|-3301.370|    65.04%|   0:00:08.0| 2688.0M|   WC_VIEW|  default| psum_mem_instance/Q_reg_41_/Q                      |
[03/15 16:01:09   3437s] Ending generalSmallTnsOpt End
[03/15 16:01:28   3457s] |  -3.476|   -3.476|-3264.521|-3301.092|    65.04%|   0:00:22.0| 2688.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 16:01:41   3469s] |  -3.476|   -3.476|-3264.521|-3301.092|    65.05%|   0:00:13.0| 2688.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 16:02:54   3543s] Starting generalSmallTnsOpt
[03/15 16:02:55   3544s] Ending generalSmallTnsOpt End
[03/15 16:02:55   3544s] |  -3.481|   -3.481|-3264.641|-3301.212|    65.19%|   0:01:14.0| 2652.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 16:02:55   3544s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 16:02:55   3544s] 
[03/15 16:02:55   3544s] *** Finish Core Optimize Step (cpu=0:09:53 real=0:09:53 mem=2652.0M) ***
[03/15 16:02:55   3544s] Active Path Group: default 
[03/15 16:02:55   3544s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 16:02:55   3544s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 16:02:55   3544s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 16:02:55   3544s] |  -0.341|   -3.481| -36.571|-3301.212|    65.19%|   0:00:00.0| 2652.0M|   WC_VIEW|  default| out[127]                                           |
[03/15 16:02:55   3544s] Starting generalSmallTnsOpt
[03/15 16:02:55   3544s] Ending generalSmallTnsOpt End
[03/15 16:02:55   3544s] |  -0.341|   -3.481| -36.571|-3301.212|    65.19%|   0:00:00.0| 2652.0M|   WC_VIEW|  default| out[127]                                           |
[03/15 16:02:55   3544s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 16:02:55   3544s] 
[03/15 16:02:55   3544s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2652.0M) ***
[03/15 16:02:56   3544s] 
[03/15 16:02:56   3544s] *** Finished Optimize Step Cumulative (cpu=0:09:54 real=0:09:54 mem=2652.0M) ***
[03/15 16:02:56   3544s] OptDebug: End of Optimizer WNS Pass 3:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.571|
|reg2reg   |-3.481|-3264.641|
|HEPG      |-3.481|-3264.641|
|All Paths |-3.481|-3301.212|
+----------+------+---------+

[03/15 16:02:56   3545s] CCOptDebug: End of Optimizer WNS Pass 3: reg2reg* WNS -3.481ns TNS -3264.641ns; HEPG WNS -3.481ns TNS -3264.641ns; all paths WNS -3.481ns TNS -3301.212ns; Real time 0:58:04
[03/15 16:02:56   3545s] ** GigaOpt Optimizer WNS Slack -3.481 TNS Slack -3301.212 Density 65.19
[03/15 16:02:56   3545s] Placement Snapshot: Density distribution:
[03/15 16:02:56   3545s] [1.00 -  +++]: 349 (20.76%)
[03/15 16:02:56   3545s] [0.95 - 1.00]: 8 (0.48%)
[03/15 16:02:56   3545s] [0.90 - 0.95]: 6 (0.36%)
[03/15 16:02:56   3545s] [0.85 - 0.90]: 7 (0.42%)
[03/15 16:02:56   3545s] [0.80 - 0.85]: 3 (0.18%)
[03/15 16:02:56   3545s] [0.75 - 0.80]: 9 (0.54%)
[03/15 16:02:56   3545s] [0.70 - 0.75]: 11 (0.65%)
[03/15 16:02:56   3545s] [0.65 - 0.70]: 10 (0.59%)
[03/15 16:02:56   3545s] [0.60 - 0.65]: 15 (0.89%)
[03/15 16:02:56   3545s] [0.55 - 0.60]: 7 (0.42%)
[03/15 16:02:56   3545s] [0.50 - 0.55]: 12 (0.71%)
[03/15 16:02:56   3545s] [0.45 - 0.50]: 11 (0.65%)
[03/15 16:02:56   3545s] [0.40 - 0.45]: 16 (0.95%)
[03/15 16:02:56   3545s] [0.35 - 0.40]: 32 (1.90%)
[03/15 16:02:56   3545s] [0.30 - 0.35]: 67 (3.99%)
[03/15 16:02:56   3545s] [0.25 - 0.30]: 137 (8.15%)
[03/15 16:02:56   3545s] [0.20 - 0.25]: 186 (11.06%)
[03/15 16:02:56   3545s] [0.15 - 0.20]: 400 (23.80%)
[03/15 16:02:56   3545s] [0.10 - 0.15]: 311 (18.50%)
[03/15 16:02:56   3545s] [0.05 - 0.10]: 63 (3.75%)
[03/15 16:02:56   3545s] [0.00 - 0.05]: 21 (1.25%)
[03/15 16:02:56   3545s] Begin: Area Reclaim Optimization
[03/15 16:02:56   3545s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:59:05.1/1:00:43.8 (1.0), mem = 2652.0M
[03/15 16:02:57   3546s] (I,S,L,T): WC_VIEW: 265.563, 200.509, 3.2323, 469.305
[03/15 16:02:57   3546s] Usable buffer cells for single buffer setup transform:
[03/15 16:02:57   3546s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/15 16:02:57   3546s] Number of usable buffer cells above: 18
[03/15 16:02:58   3547s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2652.0M
[03/15 16:02:58   3547s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2652.0M
[03/15 16:02:59   3548s] Reclaim Optimization WNS Slack -3.481  TNS Slack -3301.212 Density 65.19
[03/15 16:02:59   3548s] +----------+---------+--------+---------+------------+--------+
[03/15 16:02:59   3548s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 16:02:59   3548s] +----------+---------+--------+---------+------------+--------+
[03/15 16:02:59   3548s] |    65.19%|        -|  -3.481|-3301.212|   0:00:00.0| 2652.0M|
[03/15 16:02:59   3548s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 16:03:12   3560s] |    65.14%|      129|  -3.481|-3301.177|   0:00:13.0| 2652.0M|
[03/15 16:03:53   3602s] |    64.85%|     2597|  -3.456|-3299.829|   0:00:41.0| 2652.0M|
[03/15 16:03:54   3603s] |    64.85%|        8|  -3.456|-3299.823|   0:00:01.0| 2652.0M|
[03/15 16:03:55   3604s] |    64.85%|        0|  -3.456|-3299.823|   0:00:01.0| 2652.0M|
[03/15 16:03:55   3604s] +----------+---------+--------+---------+------------+--------+
[03/15 16:03:55   3604s] Reclaim Optimization End WNS Slack -3.456  TNS Slack -3299.823 Density 64.85
[03/15 16:03:55   3604s] 
[03/15 16:03:55   3604s] ** Summary: Restruct = 0 Buffer Deletion = 111 Declone = 23 Resize = 1516 **
[03/15 16:03:55   3604s] --------------------------------------------------------------
[03/15 16:03:55   3604s] |                                   | Total     | Sequential |
[03/15 16:03:55   3604s] --------------------------------------------------------------
[03/15 16:03:55   3604s] | Num insts resized                 |    1508  |       0    |
[03/15 16:03:55   3604s] | Num insts undone                  |    1089  |       0    |
[03/15 16:03:55   3604s] | Num insts Downsized               |    1508  |       0    |
[03/15 16:03:55   3604s] | Num insts Samesized               |       0  |       0    |
[03/15 16:03:55   3604s] | Num insts Upsized                 |       0  |       0    |
[03/15 16:03:55   3604s] | Num multiple commits+uncommits    |       8  |       -    |
[03/15 16:03:55   3604s] --------------------------------------------------------------
[03/15 16:03:55   3604s] **** Begin NDR-Layer Usage Statistics ****
[03/15 16:03:55   3604s] Layer 3 has 266 constrained nets 
[03/15 16:03:55   3604s] Layer 7 has 1091 constrained nets 
[03/15 16:03:55   3604s] **** End NDR-Layer Usage Statistics ****
[03/15 16:03:55   3604s] End: Core Area Reclaim Optimization (cpu = 0:00:59.7) (real = 0:00:59.0) **
[03/15 16:03:56   3605s] (I,S,L,T): WC_VIEW: 263.172, 198.687, 3.20679, 465.066
[03/15 16:03:56   3605s] *** AreaOpt [finish] : cpu/real = 0:01:00.2/0:01:00.1 (1.0), totSession cpu/real = 1:00:05.3/1:01:43.9 (1.0), mem = 2652.0M
[03/15 16:03:56   3605s] 
[03/15 16:03:56   3605s] =============================================================================================
[03/15 16:03:56   3605s]  Step TAT Report for AreaOpt #5
[03/15 16:03:56   3605s] =============================================================================================
[03/15 16:03:56   3605s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 16:03:56   3605s] ---------------------------------------------------------------------------------------------
[03/15 16:03:56   3605s] [ SlackTraversorInit     ]      1   0:00:00.6  (   1.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 16:03:56   3605s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 16:03:56   3605s] [ OptSingleIteration     ]      4   0:00:01.5  (   2.5 % )     0:00:55.3 /  0:00:55.4    1.0
[03/15 16:03:56   3605s] [ OptGetWeight           ]    674   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[03/15 16:03:56   3605s] [ OptEval                ]    674   0:00:27.2  (  45.2 % )     0:00:27.2 /  0:00:27.3    1.0
[03/15 16:03:56   3605s] [ OptCommit              ]    674   0:00:01.1  (   1.8 % )     0:00:01.1 /  0:00:01.1    1.0
[03/15 16:03:56   3605s] [ IncrTimingUpdate       ]    369   0:00:18.8  (  31.3 % )     0:00:18.8 /  0:00:18.8    1.0
[03/15 16:03:56   3605s] [ PostCommitDelayUpdate  ]    817   0:00:01.6  (   2.7 % )     0:00:06.7 /  0:00:06.8    1.0
[03/15 16:03:56   3605s] [ IncrDelayCalc          ]   1302   0:00:05.0  (   8.4 % )     0:00:05.0 /  0:00:05.0    1.0
[03/15 16:03:56   3605s] [ MISC                   ]          0:00:04.2  (   6.9 % )     0:00:04.2 /  0:00:04.2    1.0
[03/15 16:03:56   3605s] ---------------------------------------------------------------------------------------------
[03/15 16:03:56   3605s]  AreaOpt #5 TOTAL                   0:01:00.1  ( 100.0 % )     0:01:00.1 /  0:01:00.2    1.0
[03/15 16:03:56   3605s] ---------------------------------------------------------------------------------------------
[03/15 16:03:56   3605s] 
[03/15 16:03:56   3605s] End: Area Reclaim Optimization (cpu=0:01:00, real=0:01:00, mem=2582.04M, totSessionCpu=1:00:05).
[03/15 16:03:56   3605s] Placement Snapshot: Density distribution:
[03/15 16:03:56   3605s] [1.00 -  +++]: 349 (20.76%)
[03/15 16:03:56   3605s] [0.95 - 1.00]: 8 (0.48%)
[03/15 16:03:56   3605s] [0.90 - 0.95]: 6 (0.36%)
[03/15 16:03:56   3605s] [0.85 - 0.90]: 7 (0.42%)
[03/15 16:03:56   3605s] [0.80 - 0.85]: 3 (0.18%)
[03/15 16:03:56   3605s] [0.75 - 0.80]: 9 (0.54%)
[03/15 16:03:56   3605s] [0.70 - 0.75]: 11 (0.65%)
[03/15 16:03:56   3605s] [0.65 - 0.70]: 10 (0.59%)
[03/15 16:03:56   3605s] [0.60 - 0.65]: 17 (1.01%)
[03/15 16:03:56   3605s] [0.55 - 0.60]: 5 (0.30%)
[03/15 16:03:56   3605s] [0.50 - 0.55]: 12 (0.71%)
[03/15 16:03:56   3605s] [0.45 - 0.50]: 11 (0.65%)
[03/15 16:03:56   3605s] [0.40 - 0.45]: 16 (0.95%)
[03/15 16:03:56   3605s] [0.35 - 0.40]: 32 (1.90%)
[03/15 16:03:56   3605s] [0.30 - 0.35]: 67 (3.99%)
[03/15 16:03:56   3605s] [0.25 - 0.30]: 137 (8.15%)
[03/15 16:03:56   3605s] [0.20 - 0.25]: 197 (11.72%)
[03/15 16:03:56   3605s] [0.15 - 0.20]: 441 (26.23%)
[03/15 16:03:56   3605s] [0.10 - 0.15]: 288 (17.13%)
[03/15 16:03:56   3605s] [0.05 - 0.10]: 49 (2.91%)
[03/15 16:03:56   3605s] [0.00 - 0.05]: 6 (0.36%)
[03/15 16:03:56   3605s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25708.5
[03/15 16:03:56   3605s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2582.0M
[03/15 16:03:56   3605s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.210, REAL:0.216, MEM:2582.0M
[03/15 16:03:56   3605s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2582.0M
[03/15 16:03:56   3605s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2582.0M
[03/15 16:03:56   3606s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2582.0M
[03/15 16:03:57   3606s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.142, MEM:2582.0M
[03/15 16:03:57   3606s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.245, MEM:2582.0M
[03/15 16:03:57   3606s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.250, REAL:0.246, MEM:2582.0M
[03/15 16:03:57   3606s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.8
[03/15 16:03:57   3606s] OPERPROF: Starting RefinePlace at level 1, MEM:2582.0M
[03/15 16:03:57   3606s] *** Starting refinePlace (1:00:06 mem=2582.0M) ***
[03/15 16:03:57   3606s] Total net bbox length = 1.511e+06 (7.161e+05 7.948e+05) (ext = 5.003e+04)
[03/15 16:03:57   3606s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 16:03:57   3606s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 16:03:57   3606s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2582.0M
[03/15 16:03:57   3606s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2582.0M
[03/15 16:03:57   3606s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.050, REAL:0.043, MEM:2582.0M
[03/15 16:03:57   3606s] default core: bins with density > 0.750 = 65.85 % ( 1134 / 1722 )
[03/15 16:03:57   3606s] Density distribution unevenness ratio = 23.501%
[03/15 16:03:57   3606s] RPlace IncrNP: Rollback Lev = -3
[03/15 16:03:57   3606s] RPlace: Density =1.034444, incremental np is triggered.
[03/15 16:03:57   3606s] OPERPROF:     Starting spMPad at level 3, MEM:2582.0M
[03/15 16:03:57   3606s] OPERPROF:       Starting spContextMPad at level 4, MEM:2582.0M
[03/15 16:03:57   3606s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2582.0M
[03/15 16:03:57   3606s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.015, MEM:2582.0M
[03/15 16:03:57   3607s] nrCritNet: 2.00% ( 1805 / 90370 ) cutoffSlk: -3473.6ps stdDelay: 14.5ps
[03/15 16:03:57   3607s] OPERPROF:     Starting npMain at level 3, MEM:2582.0M
[03/15 16:03:57   3607s] incrNP th 1.000, 0.100
[03/15 16:03:58   3607s] limitMaxMove -1, priorityInstMaxMove 7
[03/15 16:03:58   3607s] SP #FI/SF FL/PI 136/52449 31104/1833
[03/15 16:03:58   3608s] OPERPROF:       Starting npPlace at level 4, MEM:2616.3M
[03/15 16:03:59   3608s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/15 16:03:59   3608s] No instances found in the vector
[03/15 16:03:59   3608s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2636.3M, DRC: 0)
[03/15 16:03:59   3608s] 0 (out of 0) MH cells were successfully legalized.
[03/15 16:04:05   3614s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/15 16:04:05   3614s] No instances found in the vector
[03/15 16:04:05   3614s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2660.3M, DRC: 0)
[03/15 16:04:05   3614s] 0 (out of 0) MH cells were successfully legalized.
[03/15 16:04:09   3618s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/15 16:04:09   3618s] No instances found in the vector
[03/15 16:04:09   3618s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2662.3M, DRC: 0)
[03/15 16:04:09   3618s] 0 (out of 0) MH cells were successfully legalized.
[03/15 16:04:13   3622s] OPERPROF:       Finished npPlace at level 4, CPU:14.770, REAL:14.790, MEM:2664.8M
[03/15 16:04:14   3623s] OPERPROF:     Finished npMain at level 3, CPU:16.050, REAL:16.073, MEM:2664.8M
[03/15 16:04:14   3623s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2664.8M
[03/15 16:04:14   3623s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.050, REAL:0.043, MEM:2664.8M
[03/15 16:04:14   3623s] default core: bins with density > 0.750 = 66.43 % ( 1144 / 1722 )
[03/15 16:04:14   3623s] Density distribution unevenness ratio = 22.947%
[03/15 16:04:14   3623s] RPlace postIncrNP: Density = 1.034444 -> 0.966667.
[03/15 16:04:14   3623s] RPlace postIncrNP Info: Density distribution changes:
[03/15 16:04:14   3623s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/15 16:04:14   3623s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/15 16:04:14   3623s] [1.00 - 1.05] :	 6 (0.35%) -> 0 (0.00%)
[03/15 16:04:14   3623s] [0.95 - 1.00] :	 47 (2.73%) -> 7 (0.41%)
[03/15 16:04:14   3623s] [0.90 - 0.95] :	 293 (17.02%) -> 230 (13.36%)
[03/15 16:04:14   3623s] [0.85 - 0.90] :	 443 (25.73%) -> 538 (31.24%)
[03/15 16:04:14   3623s] [0.80 - 0.85] :	 199 (11.56%) -> 219 (12.72%)
[03/15 16:04:14   3623s] [CPU] RefinePlace/IncrNP (cpu=0:00:16.8, real=0:00:17.0, mem=2664.8MB) @(1:00:06 - 1:00:23).
[03/15 16:04:14   3623s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:16.760, REAL:16.774, MEM:2664.8M
[03/15 16:04:14   3623s] Move report: incrNP moves 32183 insts, mean move: 4.70 um, max move: 93.60 um
[03/15 16:04:14   3623s] 	Max move on inst (norm_inst/FE_RC_2443_0): (575.20, 92.80) --> (620.20, 44.20)
[03/15 16:04:14   3623s] Move report: Timing Driven Placement moves 32183 insts, mean move: 4.70 um, max move: 93.60 um
[03/15 16:04:14   3623s] 	Max move on inst (norm_inst/FE_RC_2443_0): (575.20, 92.80) --> (620.20, 44.20)
[03/15 16:04:14   3623s] 	Runtime: CPU: 0:00:16.8 REAL: 0:00:17.0 MEM: 2664.8MB
[03/15 16:04:14   3623s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2664.8M
[03/15 16:04:14   3623s] Starting refinePlace ...
[03/15 16:04:14   3623s] ** Cut row section cpu time 0:00:00.0.
[03/15 16:04:14   3623s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 16:04:16   3625s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.0, real=0:00:02.0, mem=2664.8MB) @(1:00:23 - 1:00:25).
[03/15 16:04:16   3625s] Move report: preRPlace moves 18010 insts, mean move: 0.65 um, max move: 6.20 um
[03/15 16:04:16   3625s] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1672): (395.80, 152.20) --> (391.40, 154.00)
[03/15 16:04:16   3625s] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/15 16:04:16   3625s] Move report: Detail placement moves 18010 insts, mean move: 0.65 um, max move: 6.20 um
[03/15 16:04:16   3625s] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U1672): (395.80, 152.20) --> (391.40, 154.00)
[03/15 16:04:16   3625s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2664.8MB
[03/15 16:04:16   3625s] Statistics of distance of Instance movement in refine placement:
[03/15 16:04:16   3625s]   maximum (X+Y) =        93.60 um
[03/15 16:04:16   3625s]   inst (norm_inst/FE_RC_2443_0) with max move: (575.2, 92.8) -> (620.2, 44.2)
[03/15 16:04:16   3625s]   mean    (X+Y) =         4.68 um
[03/15 16:04:16   3625s] Total instances flipped for legalization: 43
[03/15 16:04:16   3625s] Summary Report:
[03/15 16:04:16   3625s] Instances move: 32910 (out of 85386 movable)
[03/15 16:04:16   3625s] Instances flipped: 43
[03/15 16:04:16   3625s] Mean displacement: 4.68 um
[03/15 16:04:16   3625s] Max displacement: 93.60 um (Instance: norm_inst/FE_RC_2443_0) (575.2, 92.8) -> (620.2, 44.2)
[03/15 16:04:16   3625s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
[03/15 16:04:16   3625s] Total instances moved : 32910
[03/15 16:04:16   3625s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.100, REAL:2.064, MEM:2664.8M
[03/15 16:04:16   3625s] Total net bbox length = 1.512e+06 (7.152e+05 7.965e+05) (ext = 5.001e+04)
[03/15 16:04:16   3625s] Runtime: CPU: 0:00:19.1 REAL: 0:00:19.0 MEM: 2664.8MB
[03/15 16:04:16   3625s] [CPU] RefinePlace/total (cpu=0:00:19.1, real=0:00:19.0, mem=2664.8MB) @(1:00:06 - 1:00:25).
[03/15 16:04:16   3625s] *** Finished refinePlace (1:00:25 mem=2664.8M) ***
[03/15 16:04:16   3625s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.8
[03/15 16:04:16   3625s] OPERPROF: Finished RefinePlace at level 1, CPU:19.110, REAL:19.091, MEM:2664.8M
[03/15 16:04:16   3625s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2664.8M
[03/15 16:04:16   3625s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.210, REAL:0.204, MEM:2664.8M
[03/15 16:04:17   3626s] Finished re-routing un-routed nets (0:00:00.3 2664.8M)
[03/15 16:04:17   3626s] 
[03/15 16:04:19   3628s] OPERPROF: Starting DPlace-Init at level 1, MEM:2664.8M
[03/15 16:04:19   3628s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2664.8M
[03/15 16:04:19   3628s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.112, MEM:2664.8M
[03/15 16:04:19   3628s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.223, MEM:2664.8M
[03/15 16:04:19   3628s] 
[03/15 16:04:19   3628s] Density : 0.6485
[03/15 16:04:19   3628s] Max route overflow : 0.0000
[03/15 16:04:19   3628s] 
[03/15 16:04:19   3629s] 
[03/15 16:04:19   3629s] *** Finish Physical Update (cpu=0:00:23.6 real=0:00:23.0 mem=2664.8M) ***
[03/15 16:04:19   3629s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25708.5
[03/15 16:04:20   3630s] ** GigaOpt Optimizer WNS Slack -3.491 TNS Slack -3302.730 Density 64.85
[03/15 16:04:20   3630s] Skipped Place ECO bump recovery (WNS opt)
[03/15 16:04:20   3630s] Optimizer WNS Pass 4
[03/15 16:04:20   3630s] OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.559|
|reg2reg   |-3.491|-3266.171|
|HEPG      |-3.491|-3266.171|
|All Paths |-3.491|-3302.730|
+----------+------+---------+

[03/15 16:04:21   3630s] CCOptDebug: Start of Optimizer WNS Pass 4: reg2reg* WNS -3.491ns TNS -3266.171ns; HEPG WNS -3.491ns TNS -3266.171ns; all paths WNS -3.491ns TNS -3302.730ns; Real time 0:59:29
[03/15 16:04:21   3630s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2664.8M
[03/15 16:04:21   3630s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2664.8M
[03/15 16:04:21   3630s] Active Path Group: reg2reg  
[03/15 16:04:21   3630s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 16:04:21   3630s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 16:04:21   3630s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 16:04:21   3630s] |  -3.491|   -3.491|-3266.171|-3302.730|    64.85%|   0:00:00.0| 2664.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_2_/D                   |
[03/15 16:05:01   3670s] |  -3.483|   -3.483|-3265.827|-3302.386|    64.85%|   0:00:40.0| 2652.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
[03/15 16:05:46   3715s] |  -3.483|   -3.483|-3265.790|-3302.349|    64.85%|   0:00:45.0| 2652.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_10_/D                  |
[03/15 16:05:47   3716s] |  -3.477|   -3.477|-3265.677|-3302.237|    64.86%|   0:00:01.0| 2633.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 16:06:52   3782s] |  -3.477|   -3.477|-3265.613|-3302.173|    64.86%|   0:01:05.0| 2621.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 16:07:11   3800s] |  -3.479|   -3.479|-3265.597|-3302.156|    64.90%|   0:00:19.0| 2640.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 16:07:12   3802s] |  -3.475|   -3.475|-3265.446|-3302.006|    64.91%|   0:00:01.0| 2640.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 16:07:50   3840s] |  -3.473|   -3.473|-3265.488|-3302.047|    64.93%|   0:00:38.0| 2659.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 16:08:22   3871s] |  -3.473|   -3.473|-3265.341|-3301.900|    64.93%|   0:00:32.0| 2735.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
[03/15 16:08:31   3880s] |  -3.473|   -3.473|-3265.338|-3301.897|    64.93%|   0:00:09.0| 2729.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
[03/15 16:08:35   3884s] |  -3.475|   -3.475|-3265.296|-3301.855|    64.96%|   0:00:04.0| 2729.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
[03/15 16:08:36   3885s] |  -3.472|   -3.472|-3265.227|-3301.786|    64.96%|   0:00:01.0| 2729.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
[03/15 16:08:37   3887s] |  -3.469|   -3.469|-3265.143|-3301.702|    64.97%|   0:00:01.0| 2727.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
[03/15 16:09:01   3911s] |  -3.468|   -3.468|-3265.024|-3301.583|    64.99%|   0:00:24.0| 2647.5M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 16:09:14   3923s] |  -3.468|   -3.468|-3265.023|-3301.582|    64.99%|   0:00:13.0| 2648.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 16:13:10   4159s] Starting generalSmallTnsOpt
[03/15 16:13:15   4165s] |  -3.473|   -3.473|-3265.688|-3302.247|    65.24%|   0:04:01.0| 2857.4M|   WC_VIEW|  default| psum_mem_instance/Q_reg_41_/Q                      |
[03/15 16:13:16   4166s] Ending generalSmallTnsOpt End
[03/15 16:13:20   4170s] |  -3.473|   -3.473|-3265.686|-3302.245|    65.24%|   0:00:05.0| 2857.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 16:14:27   4236s] |  -3.474|   -3.474|-3265.985|-3302.544|    65.38%|   0:01:07.0| 2857.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_16_/D                  |
[03/15 16:14:27   4236s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 16:14:27   4236s] 
[03/15 16:14:27   4236s] *** Finish Core Optimize Step (cpu=0:10:06 real=0:10:06 mem=2857.4M) ***
[03/15 16:14:27   4237s] Active Path Group: default 
[03/15 16:14:27   4237s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 16:14:27   4237s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 16:14:27   4237s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 16:14:27   4237s] |  -0.341|   -3.474| -36.559|-3302.544|    65.38%|   0:00:00.0| 2857.4M|   WC_VIEW|  default| out[127]                                           |
[03/15 16:14:27   4237s] Starting generalSmallTnsOpt
[03/15 16:14:27   4237s] Ending generalSmallTnsOpt End
[03/15 16:14:27   4237s] |  -0.341|   -3.474| -36.559|-3302.544|    65.38%|   0:00:00.0| 2857.4M|   WC_VIEW|  default| out[127]                                           |
[03/15 16:14:27   4237s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 16:14:27   4237s] 
[03/15 16:14:27   4237s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2857.4M) ***
[03/15 16:14:27   4237s] 
[03/15 16:14:27   4237s] *** Finished Optimize Step Cumulative (cpu=0:10:07 real=0:10:06 mem=2857.4M) ***
[03/15 16:14:27   4237s] OptDebug: End of Optimizer WNS Pass 4:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.559|
|reg2reg   |-3.474|-3265.985|
|HEPG      |-3.474|-3265.985|
|All Paths |-3.474|-3302.544|
+----------+------+---------+

[03/15 16:14:27   4237s] CCOptDebug: End of Optimizer WNS Pass 4: reg2reg* WNS -3.474ns TNS -3265.985ns; HEPG WNS -3.474ns TNS -3265.985ns; all paths WNS -3.474ns TNS -3302.544ns; Real time 1:09:35
[03/15 16:14:27   4237s] ** GigaOpt Optimizer WNS Slack -3.474 TNS Slack -3302.544 Density 65.38
[03/15 16:14:27   4237s] Placement Snapshot: Density distribution:
[03/15 16:14:27   4237s] [1.00 -  +++]: 338 (20.11%)
[03/15 16:14:27   4237s] [0.95 - 1.00]: 9 (0.54%)
[03/15 16:14:27   4237s] [0.90 - 0.95]: 7 (0.42%)
[03/15 16:14:27   4237s] [0.85 - 0.90]: 8 (0.48%)
[03/15 16:14:27   4237s] [0.80 - 0.85]: 5 (0.30%)
[03/15 16:14:27   4237s] [0.75 - 0.80]: 8 (0.48%)
[03/15 16:14:27   4237s] [0.70 - 0.75]: 10 (0.59%)
[03/15 16:14:27   4237s] [0.65 - 0.70]: 9 (0.54%)
[03/15 16:14:27   4237s] [0.60 - 0.65]: 14 (0.83%)
[03/15 16:14:27   4237s] [0.55 - 0.60]: 6 (0.36%)
[03/15 16:14:27   4237s] [0.50 - 0.55]: 12 (0.71%)
[03/15 16:14:27   4237s] [0.45 - 0.50]: 11 (0.65%)
[03/15 16:14:27   4237s] [0.40 - 0.45]: 15 (0.89%)
[03/15 16:14:27   4237s] [0.35 - 0.40]: 31 (1.84%)
[03/15 16:14:27   4237s] [0.30 - 0.35]: 65 (3.87%)
[03/15 16:14:27   4237s] [0.25 - 0.30]: 141 (8.39%)
[03/15 16:14:27   4237s] [0.20 - 0.25]: 194 (11.54%)
[03/15 16:14:27   4237s] [0.15 - 0.20]: 448 (26.65%)
[03/15 16:14:27   4237s] [0.10 - 0.15]: 310 (18.44%)
[03/15 16:14:27   4237s] [0.05 - 0.10]: 37 (2.20%)
[03/15 16:14:27   4237s] [0.00 - 0.05]: 3 (0.18%)
[03/15 16:14:27   4237s] Begin: Area Reclaim Optimization
[03/15 16:14:27   4237s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:10:37.7/1:12:15.5 (1.0), mem = 2857.4M
[03/15 16:14:28   4238s] (I,S,L,T): WC_VIEW: 266.616, 202.419, 3.24252, 472.278
[03/15 16:14:29   4239s] Usable buffer cells for single buffer setup transform:
[03/15 16:14:29   4239s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/15 16:14:29   4239s] Number of usable buffer cells above: 18
[03/15 16:14:29   4239s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2857.4M
[03/15 16:14:29   4239s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:2857.4M
[03/15 16:14:30   4240s] Reclaim Optimization WNS Slack -3.474  TNS Slack -3302.544 Density 65.38
[03/15 16:14:30   4240s] +----------+---------+--------+---------+------------+--------+
[03/15 16:14:30   4240s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 16:14:30   4240s] +----------+---------+--------+---------+------------+--------+
[03/15 16:14:30   4240s] |    65.38%|        -|  -3.474|-3302.544|   0:00:00.0| 2857.4M|
[03/15 16:14:30   4240s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 16:14:43   4253s] |    65.34%|      136|  -3.474|-3302.087|   0:00:13.0| 2857.4M|
[03/15 16:15:24   4294s] |    65.05%|     2567|  -3.457|-3302.340|   0:00:41.0| 2857.4M|
[03/15 16:15:25   4295s] |    65.05%|        9|  -3.457|-3302.340|   0:00:01.0| 2857.4M|
[03/15 16:15:26   4296s] |    65.05%|        0|  -3.457|-3302.340|   0:00:01.0| 2857.4M|
[03/15 16:15:26   4296s] +----------+---------+--------+---------+------------+--------+
[03/15 16:15:26   4296s] Reclaim Optimization End WNS Slack -3.457  TNS Slack -3302.340 Density 65.05
[03/15 16:15:26   4296s] 
[03/15 16:15:26   4296s] ** Summary: Restruct = 0 Buffer Deletion = 112 Declone = 25 Resize = 1456 **
[03/15 16:15:26   4296s] --------------------------------------------------------------
[03/15 16:15:26   4296s] |                                   | Total     | Sequential |
[03/15 16:15:26   4296s] --------------------------------------------------------------
[03/15 16:15:26   4296s] | Num insts resized                 |    1448  |       0    |
[03/15 16:15:26   4296s] | Num insts undone                  |    1120  |       0    |
[03/15 16:15:26   4296s] | Num insts Downsized               |    1448  |       0    |
[03/15 16:15:26   4296s] | Num insts Samesized               |       0  |       0    |
[03/15 16:15:26   4296s] | Num insts Upsized                 |       0  |       0    |
[03/15 16:15:26   4296s] | Num multiple commits+uncommits    |       8  |       -    |
[03/15 16:15:26   4296s] --------------------------------------------------------------
[03/15 16:15:26   4296s] **** Begin NDR-Layer Usage Statistics ****
[03/15 16:15:26   4296s] Layer 3 has 266 constrained nets 
[03/15 16:15:26   4296s] Layer 7 has 1089 constrained nets 
[03/15 16:15:26   4296s] **** End NDR-Layer Usage Statistics ****
[03/15 16:15:26   4296s] End: Core Area Reclaim Optimization (cpu = 0:00:59.2) (real = 0:00:59.0) **
[03/15 16:15:27   4297s] (I,S,L,T): WC_VIEW: 264.301, 200.626, 3.21791, 468.145
[03/15 16:15:27   4297s] *** AreaOpt [finish] : cpu/real = 0:00:59.7/0:00:59.6 (1.0), totSession cpu/real = 1:11:37.5/1:13:15.1 (1.0), mem = 2857.4M
[03/15 16:15:27   4297s] 
[03/15 16:15:27   4297s] =============================================================================================
[03/15 16:15:27   4297s]  Step TAT Report for AreaOpt #6
[03/15 16:15:27   4297s] =============================================================================================
[03/15 16:15:27   4297s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 16:15:27   4297s] ---------------------------------------------------------------------------------------------
[03/15 16:15:27   4297s] [ SlackTraversorInit     ]      1   0:00:00.6  (   1.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 16:15:27   4297s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 16:15:27   4297s] [ OptSingleIteration     ]      4   0:00:01.5  (   2.5 % )     0:00:54.9 /  0:00:55.0    1.0
[03/15 16:15:27   4297s] [ OptGetWeight           ]    672   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.5
[03/15 16:15:27   4297s] [ OptEval                ]    672   0:00:27.3  (  45.8 % )     0:00:27.3 /  0:00:27.3    1.0
[03/15 16:15:27   4297s] [ OptCommit              ]    672   0:00:01.1  (   1.9 % )     0:00:01.1 /  0:00:01.2    1.0
[03/15 16:15:27   4297s] [ IncrTimingUpdate       ]    371   0:00:18.2  (  30.5 % )     0:00:18.2 /  0:00:18.3    1.0
[03/15 16:15:27   4297s] [ PostCommitDelayUpdate  ]    816   0:00:01.7  (   2.8 % )     0:00:06.7 /  0:00:06.7    1.0
[03/15 16:15:27   4297s] [ IncrDelayCalc          ]   1307   0:00:05.1  (   8.5 % )     0:00:05.1 /  0:00:05.1    1.0
[03/15 16:15:27   4297s] [ MISC                   ]          0:00:04.2  (   7.0 % )     0:00:04.2 /  0:00:04.1    1.0
[03/15 16:15:27   4297s] ---------------------------------------------------------------------------------------------
[03/15 16:15:27   4297s]  AreaOpt #6 TOTAL                   0:00:59.6  ( 100.0 % )     0:00:59.6 /  0:00:59.7    1.0
[03/15 16:15:27   4297s] ---------------------------------------------------------------------------------------------
[03/15 16:15:27   4297s] 
[03/15 16:15:27   4297s] End: Area Reclaim Optimization (cpu=0:01:00, real=0:01:00, mem=2732.38M, totSessionCpu=1:11:37).
[03/15 16:15:27   4297s] Placement Snapshot: Density distribution:
[03/15 16:15:27   4297s] [1.00 -  +++]: 338 (20.11%)
[03/15 16:15:27   4297s] [0.95 - 1.00]: 9 (0.54%)
[03/15 16:15:27   4297s] [0.90 - 0.95]: 7 (0.42%)
[03/15 16:15:27   4297s] [0.85 - 0.90]: 8 (0.48%)
[03/15 16:15:27   4297s] [0.80 - 0.85]: 5 (0.30%)
[03/15 16:15:27   4297s] [0.75 - 0.80]: 9 (0.54%)
[03/15 16:15:27   4297s] [0.70 - 0.75]: 9 (0.54%)
[03/15 16:15:27   4297s] [0.65 - 0.70]: 9 (0.54%)
[03/15 16:15:27   4297s] [0.60 - 0.65]: 14 (0.83%)
[03/15 16:15:27   4297s] [0.55 - 0.60]: 6 (0.36%)
[03/15 16:15:27   4297s] [0.50 - 0.55]: 13 (0.77%)
[03/15 16:15:27   4297s] [0.45 - 0.50]: 11 (0.65%)
[03/15 16:15:27   4297s] [0.40 - 0.45]: 14 (0.83%)
[03/15 16:15:27   4297s] [0.35 - 0.40]: 31 (1.84%)
[03/15 16:15:27   4297s] [0.30 - 0.35]: 65 (3.87%)
[03/15 16:15:27   4297s] [0.25 - 0.30]: 142 (8.45%)
[03/15 16:15:27   4297s] [0.20 - 0.25]: 210 (12.49%)
[03/15 16:15:27   4297s] [0.15 - 0.20]: 494 (29.39%)
[03/15 16:15:27   4297s] [0.10 - 0.15]: 272 (16.18%)
[03/15 16:15:27   4297s] [0.05 - 0.10]: 15 (0.89%)
[03/15 16:15:27   4297s] [0.00 - 0.05]: 0 (0.00%)
[03/15 16:15:27   4297s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25708.6
[03/15 16:15:27   4297s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2732.4M
[03/15 16:15:28   4298s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.226, MEM:2732.4M
[03/15 16:15:28   4298s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2732.4M
[03/15 16:15:28   4298s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2732.4M
[03/15 16:15:28   4298s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2732.4M
[03/15 16:15:28   4298s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.148, MEM:2732.4M
[03/15 16:15:28   4298s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.255, MEM:2732.4M
[03/15 16:15:28   4298s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.250, REAL:0.256, MEM:2732.4M
[03/15 16:15:28   4298s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.9
[03/15 16:15:28   4298s] OPERPROF: Starting RefinePlace at level 1, MEM:2732.4M
[03/15 16:15:28   4298s] *** Starting refinePlace (1:11:38 mem=2732.4M) ***
[03/15 16:15:28   4298s] Total net bbox length = 1.516e+06 (7.167e+05 7.989e+05) (ext = 5.001e+04)
[03/15 16:15:28   4298s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 16:15:28   4298s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 16:15:28   4298s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2732.4M
[03/15 16:15:28   4298s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2732.4M
[03/15 16:15:28   4298s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.050, REAL:0.046, MEM:2732.4M
[03/15 16:15:28   4298s] default core: bins with density > 0.750 = 66.55 % ( 1146 / 1722 )
[03/15 16:15:28   4298s] Density distribution unevenness ratio = 22.953%
[03/15 16:15:28   4298s] RPlace IncrNP: Rollback Lev = -3
[03/15 16:15:28   4298s] RPlace: Density =1.003333, incremental np is triggered.
[03/15 16:15:28   4298s] OPERPROF:     Starting spMPad at level 3, MEM:2732.4M
[03/15 16:15:28   4298s] OPERPROF:       Starting spContextMPad at level 4, MEM:2732.4M
[03/15 16:15:28   4298s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2732.4M
[03/15 16:15:28   4298s] OPERPROF:     Finished spMPad at level 3, CPU:0.010, REAL:0.015, MEM:2732.4M
[03/15 16:15:29   4299s] nrCritNet: 1.95% ( 1763 / 90477 ) cutoffSlk: -3472.3ps stdDelay: 14.5ps
[03/15 16:15:29   4299s] OPERPROF:     Starting npMain at level 3, MEM:2732.4M
[03/15 16:15:29   4299s] incrNP th 1.000, 0.100
[03/15 16:15:29   4299s] limitMaxMove -1, priorityInstMaxMove 7
[03/15 16:15:30   4300s] SP #FI/SF FL/PI 136/85242 252/0
[03/15 16:15:30   4300s] OPERPROF:       Starting npPlace at level 4, MEM:2755.8M
[03/15 16:15:30   4300s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/15 16:15:30   4300s] No instances found in the vector
[03/15 16:15:30   4300s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2775.8M, DRC: 0)
[03/15 16:15:30   4300s] 0 (out of 0) MH cells were successfully legalized.
[03/15 16:15:30   4300s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/15 16:15:30   4300s] No instances found in the vector
[03/15 16:15:30   4300s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2775.8M, DRC: 0)
[03/15 16:15:30   4300s] 0 (out of 0) MH cells were successfully legalized.
[03/15 16:15:31   4301s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/15 16:15:31   4301s] No instances found in the vector
[03/15 16:15:31   4301s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2775.8M, DRC: 0)
[03/15 16:15:31   4301s] 0 (out of 0) MH cells were successfully legalized.
[03/15 16:15:32   4302s] OPERPROF:       Finished npPlace at level 4, CPU:2.960, REAL:2.950, MEM:2775.8M
[03/15 16:15:33   4303s] OPERPROF:     Finished npMain at level 3, CPU:4.150, REAL:4.125, MEM:2775.8M
[03/15 16:15:33   4303s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2775.8M
[03/15 16:15:33   4303s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.050, REAL:0.045, MEM:2775.8M
[03/15 16:15:33   4303s] default core: bins with density > 0.750 = 66.61 % ( 1147 / 1722 )
[03/15 16:15:33   4303s] Density distribution unevenness ratio = 22.931%
[03/15 16:15:33   4303s] RPlace postIncrNP: Density = 1.003333 -> 0.988889.
[03/15 16:15:33   4303s] RPlace postIncrNP Info: Density distribution changes:
[03/15 16:15:33   4303s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/15 16:15:33   4303s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/15 16:15:33   4303s] [1.00 - 1.05] :	 1 (0.06%) -> 0 (0.00%)
[03/15 16:15:33   4303s] [0.95 - 1.00] :	 15 (0.87%) -> 15 (0.87%)
[03/15 16:15:33   4303s] [0.90 - 0.95] :	 270 (15.68%) -> 268 (15.56%)
[03/15 16:15:33   4303s] [0.85 - 0.90] :	 498 (28.92%) -> 498 (28.92%)
[03/15 16:15:33   4303s] [0.80 - 0.85] :	 206 (11.96%) -> 208 (12.08%)
[03/15 16:15:33   4303s] [CPU] RefinePlace/IncrNP (cpu=0:00:04.8, real=0:00:05.0, mem=2775.8MB) @(1:11:39 - 1:11:43).
[03/15 16:15:33   4303s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:4.830, REAL:4.815, MEM:2775.8M
[03/15 16:15:33   4303s] Move report: incrNP moves 248 insts, mean move: 5.58 um, max move: 16.00 um
[03/15 16:15:33   4303s] 	Max move on inst (norm_inst/U7663): (743.20, 40.60) --> (748.40, 29.80)
[03/15 16:15:33   4303s] Move report: Timing Driven Placement moves 248 insts, mean move: 5.58 um, max move: 16.00 um
[03/15 16:15:33   4303s] 	Max move on inst (norm_inst/U7663): (743.20, 40.60) --> (748.40, 29.80)
[03/15 16:15:33   4303s] 	Runtime: CPU: 0:00:04.9 REAL: 0:00:05.0 MEM: 2775.8MB
[03/15 16:15:33   4303s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2775.8M
[03/15 16:15:33   4303s] Starting refinePlace ...
[03/15 16:15:33   4303s] ** Cut row section cpu time 0:00:00.0.
[03/15 16:15:33   4303s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 16:15:35   4305s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:02.0, mem=2775.8MB) @(1:11:43 - 1:11:45).
[03/15 16:15:35   4305s] Move report: preRPlace moves 8508 insts, mean move: 0.63 um, max move: 5.80 um
[03/15 16:15:35   4305s] 	Max move on inst (norm_inst/FE_RC_2114_0): (561.00, 188.20) --> (565.00, 190.00)
[03/15 16:15:35   4305s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 16:15:35   4305s] wireLenOptFixPriorityInst 11990 inst fixed
[03/15 16:15:35   4305s] Placement tweakage begins.
[03/15 16:15:36   4306s] wire length = 1.745e+06
[03/15 16:15:40   4310s] wire length = 1.694e+06
[03/15 16:15:40   4310s] Placement tweakage ends.
[03/15 16:15:40   4310s] Move report: tweak moves 15655 insts, mean move: 1.60 um, max move: 12.00 um
[03/15 16:15:40   4310s] 	Max move on inst (mac_array_instance/col_idx_1__mac_col_inst/mac_16in_instance/FE_RC_514_0): (150.00, 638.20) --> (162.00, 638.20)
[03/15 16:15:40   4310s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.2, real=0:00:05.0, mem=2775.8MB) @(1:11:45 - 1:11:51).
[03/15 16:15:41   4311s] 
[03/15 16:15:41   4311s] Running Spiral with 1 thread in Normal Mode  fetchWidth=400 
[03/15 16:15:43   4313s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 16:15:43   4313s] [CPU] RefinePlace/Legalization (cpu=0:00:02.6, real=0:00:03.0, mem=2775.8MB) @(1:11:51 - 1:11:53).
[03/15 16:15:43   4313s] Move report: Detail placement moves 21515 insts, mean move: 1.34 um, max move: 13.20 um
[03/15 16:15:43   4313s] 	Max move on inst (norm_inst/FE_RC_3665_0): (726.20, 157.60) --> (737.60, 159.40)
[03/15 16:15:43   4313s] 	Runtime: CPU: 0:00:10.0 REAL: 0:00:10.0 MEM: 2775.8MB
[03/15 16:15:43   4313s] Statistics of distance of Instance movement in refine placement:
[03/15 16:15:43   4313s]   maximum (X+Y) =        16.00 um
[03/15 16:15:43   4313s]   inst (norm_inst/U7663) with max move: (743.2, 40.6) -> (748.4, 29.8)
[03/15 16:15:43   4313s]   mean    (X+Y) =         1.39 um
[03/15 16:15:43   4313s] Total instances flipped for legalization: 26715
[03/15 16:15:43   4313s] Summary Report:
[03/15 16:15:43   4313s] Instances move: 21668 (out of 85494 movable)
[03/15 16:15:43   4313s] Instances flipped: 26715
[03/15 16:15:43   4313s] Mean displacement: 1.39 um
[03/15 16:15:43   4313s] Max displacement: 16.00 um (Instance: norm_inst/U7663) (743.2, 40.6) -> (748.4, 29.8)
[03/15 16:15:43   4313s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/15 16:15:43   4313s] Total instances moved : 21668
[03/15 16:15:43   4313s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:9.990, REAL:9.993, MEM:2775.8M
[03/15 16:15:43   4313s] Total net bbox length = 1.469e+06 (6.693e+05 7.997e+05) (ext = 5.006e+04)
[03/15 16:15:43   4313s] Runtime: CPU: 0:00:15.0 REAL: 0:00:15.0 MEM: 2775.8MB
[03/15 16:15:43   4313s] [CPU] RefinePlace/total (cpu=0:00:15.0, real=0:00:15.0, mem=2775.8MB) @(1:11:38 - 1:11:53).
[03/15 16:15:43   4313s] *** Finished refinePlace (1:11:53 mem=2775.8M) ***
[03/15 16:15:43   4313s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.9
[03/15 16:15:43   4313s] OPERPROF: Finished RefinePlace at level 1, CPU:15.080, REAL:15.065, MEM:2775.8M
[03/15 16:15:43   4313s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2775.8M
[03/15 16:15:44   4314s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.210, REAL:0.211, MEM:2775.8M
[03/15 16:15:44   4314s] Finished re-routing un-routed nets (0:00:00.1 2775.8M)
[03/15 16:15:44   4314s] 
[03/15 16:15:45   4315s] OPERPROF: Starting DPlace-Init at level 1, MEM:2775.8M
[03/15 16:15:45   4315s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2775.8M
[03/15 16:15:45   4315s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.147, MEM:2775.8M
[03/15 16:15:45   4315s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.259, MEM:2775.8M
[03/15 16:15:45   4315s] 
[03/15 16:15:45   4315s] Density : 0.6505
[03/15 16:15:45   4315s] Max route overflow : 0.0000
[03/15 16:15:45   4315s] 
[03/15 16:15:45   4315s] 
[03/15 16:15:45   4315s] *** Finish Physical Update (cpu=0:00:18.5 real=0:00:18.0 mem=2775.8M) ***
[03/15 16:15:45   4315s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25708.6
[03/15 16:15:47   4317s] ** GigaOpt Optimizer WNS Slack -3.460 TNS Slack -3303.541 Density 65.05
[03/15 16:15:47   4317s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.570|
|reg2reg   |-3.460|-3266.971|
|HEPG      |-3.460|-3266.971|
|All Paths |-3.460|-3303.541|
+----------+------+---------+

[03/15 16:15:47   4317s] **** Begin NDR-Layer Usage Statistics ****
[03/15 16:15:47   4317s] Layer 3 has 266 constrained nets 
[03/15 16:15:47   4317s] Layer 7 has 1089 constrained nets 
[03/15 16:15:47   4317s] **** End NDR-Layer Usage Statistics ****
[03/15 16:15:47   4317s] 
[03/15 16:15:47   4317s] *** Finish post-CTS Setup Fixing (cpu=0:51:19 real=0:51:16 mem=2775.8M) ***
[03/15 16:15:47   4317s] 
[03/15 16:15:47   4317s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25708.2
[03/15 16:15:47   4317s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2740.7M
[03/15 16:15:47   4317s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.210, REAL:0.209, MEM:2740.7M
[03/15 16:15:47   4317s] TotalInstCnt at PhyDesignMc Destruction: 85,630
[03/15 16:15:48   4318s] (I,S,L,T): WC_VIEW: 264.297, 200.628, 3.21791, 468.143
[03/15 16:15:48   4318s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25708.3
[03/15 16:15:48   4318s] *** SetupOpt [finish] : cpu/real = 0:51:31.0/0:51:27.6 (1.0), totSession cpu/real = 1:11:58.4/1:13:36.0 (1.0), mem = 2740.7M
[03/15 16:15:48   4318s] 
[03/15 16:15:48   4318s] =============================================================================================
[03/15 16:15:48   4318s]  Step TAT Report for WnsOpt #1
[03/15 16:15:48   4318s] =============================================================================================
[03/15 16:15:48   4318s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 16:15:48   4318s] ---------------------------------------------------------------------------------------------
[03/15 16:15:48   4318s] [ SkewClock              ]      4   0:00:47.4  (   1.5 % )     0:01:19.1 /  0:01:18.8    1.0
[03/15 16:15:48   4318s] [ AreaOpt                ]      5   0:00:20.6  (   0.7 % )     0:05:20.7 /  0:05:21.2    1.0
[03/15 16:15:48   4318s] [ RefinePlace            ]      5   0:01:22.5  (   2.7 % )     0:01:25.7 /  0:01:25.8    1.0
[03/15 16:15:48   4318s] [ QThreadMaster          ]      1   0:00:24.5  (   0.8 % )     0:00:24.5 /  0:00:24.1    1.0
[03/15 16:15:48   4318s] [ SlackTraversorInit     ]     11   0:00:07.8  (   0.3 % )     0:00:07.8 /  0:00:07.8    1.0
[03/15 16:15:48   4318s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   0.0 % )     0:00:01.0 /  0:00:01.0    1.0
[03/15 16:15:48   4318s] [ PowerInterfaceInit     ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.2
[03/15 16:15:48   4318s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/15 16:15:48   4318s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.0 % )     0:00:01.3 /  0:00:01.3    1.0
[03/15 16:15:48   4318s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 16:15:48   4318s] [ TransformInit          ]      1   0:00:07.7  (   0.2 % )     0:00:07.7 /  0:00:07.7    1.0
[03/15 16:15:48   4318s] [ SmallTnsOpt            ]     15   0:00:00.0  (   0.0 % )     0:00:32.7 /  0:00:32.8    1.0
[03/15 16:15:48   4318s] [ OptSingleIteration     ]    526   0:00:10.6  (   0.3 % )     0:47:53.0 /  0:47:56.7    1.0
[03/15 16:15:48   4318s] [ OptGetWeight           ]   4052   0:00:09.6  (   0.3 % )     0:00:09.6 /  0:00:09.5    1.0
[03/15 16:15:48   4318s] [ OptEval                ]   4052   0:43:13.3  (  84.0 % )     0:43:13.3 /  0:43:16.9    1.0
[03/15 16:15:48   4318s] [ OptCommit              ]   4052   0:00:11.6  (   0.4 % )     0:00:11.6 /  0:00:11.6    1.0
[03/15 16:15:48   4318s] [ IncrTimingUpdate       ]   2372   0:02:39.9  (   5.2 % )     0:02:39.9 /  0:02:39.9    1.0
[03/15 16:15:48   4318s] [ PostCommitDelayUpdate  ]   4768   0:00:15.7  (   0.5 % )     0:01:07.3 /  0:01:07.5    1.0
[03/15 16:15:48   4318s] [ IncrDelayCalc          ]   9036   0:00:51.5  (   1.7 % )     0:00:51.5 /  0:00:51.7    1.0
[03/15 16:15:48   4318s] [ SetupOptGetWorkingSet  ]   1047   0:00:13.4  (   0.4 % )     0:00:13.4 /  0:00:13.7    1.0
[03/15 16:15:48   4318s] [ SetupOptGetActiveNode  ]   1047   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[03/15 16:15:48   4318s] [ SetupOptSlackGraph     ]    500   0:00:17.7  (   0.6 % )     0:00:17.7 /  0:00:17.7    1.0
[03/15 16:15:48   4318s] [ MISC                   ]          0:00:11.6  (   0.4 % )     0:00:11.6 /  0:00:11.6    1.0
[03/15 16:15:48   4318s] ---------------------------------------------------------------------------------------------
[03/15 16:15:48   4318s]  WnsOpt #1 TOTAL                    0:51:27.6  ( 100.0 % )     0:51:27.6 /  0:51:31.0    1.0
[03/15 16:15:48   4318s] ---------------------------------------------------------------------------------------------
[03/15 16:15:48   4318s] 
[03/15 16:15:48   4318s] End: GigaOpt Optimization in WNS mode
[03/15 16:15:48   4318s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/15 16:15:48   4318s] optDesignOneStep: Power Flow
[03/15 16:15:48   4318s] #InfoCS: Num dontuse cells 92, Num usable cells 929
[03/15 16:15:48   4318s] Deleting Lib Analyzer.
[03/15 16:15:48   4318s] Begin: GigaOpt Optimization in TNS mode
[03/15 16:15:48   4318s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[03/15 16:15:48   4318s] Info: 143 nets with fixed/cover wires excluded.
[03/15 16:15:48   4318s] Info: 266 clock nets excluded from IPO operation.
[03/15 16:15:48   4318s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:11:58.9/1:13:36.5 (1.0), mem = 2620.7M
[03/15 16:15:48   4318s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25708.4
[03/15 16:15:49   4319s] (I,S,L,T): WC_VIEW: 264.297, 200.628, 3.21791, 468.143
[03/15 16:15:49   4319s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 16:15:49   4319s] ### Creating PhyDesignMc. totSessionCpu=1:12:00 mem=2620.7M
[03/15 16:15:49   4319s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/15 16:15:49   4319s] OPERPROF: Starting DPlace-Init at level 1, MEM:2620.7M
[03/15 16:15:49   4319s] z: 2, totalTracks: 1
[03/15 16:15:49   4319s] z: 4, totalTracks: 1
[03/15 16:15:49   4319s] z: 6, totalTracks: 1
[03/15 16:15:49   4319s] z: 8, totalTracks: 1
[03/15 16:15:49   4319s] #spOpts: N=65 mergeVia=F 
[03/15 16:15:49   4320s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2620.7M
[03/15 16:15:50   4320s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.114, MEM:2620.7M
[03/15 16:15:50   4320s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2620.7MB).
[03/15 16:15:50   4320s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.227, MEM:2620.7M
[03/15 16:15:50   4320s] TotalInstCnt at PhyDesignMc Initialization: 85,630
[03/15 16:15:50   4320s] ### Creating PhyDesignMc, finished. totSessionCpu=1:12:01 mem=2620.7M
[03/15 16:15:50   4320s] ### Creating RouteCongInterface, started
[03/15 16:15:50   4320s] 
[03/15 16:15:50   4320s] Creating Lib Analyzer ...
[03/15 16:15:50   4320s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 16:15:50   4320s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 16:15:50   4320s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 16:15:50   4320s] 
[03/15 16:15:51   4321s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:12:02 mem=2624.7M
[03/15 16:15:51   4321s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:12:02 mem=2624.7M
[03/15 16:15:51   4321s] Creating Lib Analyzer, finished. 
[03/15 16:15:51   4321s] 
[03/15 16:15:51   4321s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 16:15:51   4321s] 
[03/15 16:15:51   4321s] #optDebug: {0, 1.200}
[03/15 16:15:51   4321s] ### Creating RouteCongInterface, finished
[03/15 16:15:51   4321s] ### Creating LA Mngr. totSessionCpu=1:12:02 mem=2624.7M
[03/15 16:15:51   4321s] ### Creating LA Mngr, finished. totSessionCpu=1:12:02 mem=2624.7M
[03/15 16:15:57   4327s] *info: 266 clock nets excluded
[03/15 16:15:57   4327s] *info: 2 special nets excluded.
[03/15 16:15:57   4327s] *info: 229 no-driver nets excluded.
[03/15 16:15:57   4327s] *info: 143 nets with fixed/cover wires excluded.
[03/15 16:15:59   4329s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25708.3
[03/15 16:15:59   4329s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/15 16:16:00   4330s] ** GigaOpt Optimizer WNS Slack -3.460 TNS Slack -3303.541 Density 65.05
[03/15 16:16:00   4330s] Optimizer TNS Opt
[03/15 16:16:00   4330s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.570|
|reg2reg   |-3.460|-3266.971|
|HEPG      |-3.460|-3266.971|
|All Paths |-3.460|-3303.541|
+----------+------+---------+

[03/15 16:16:00   4330s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -3.460ns TNS -3266.971ns; HEPG WNS -3.460ns TNS -3266.971ns; all paths WNS -3.460ns TNS -3303.541ns; Real time 1:11:08
[03/15 16:16:00   4330s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2643.8M
[03/15 16:16:00   4330s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2643.8M
[03/15 16:16:00   4330s] Active Path Group: reg2reg  
[03/15 16:16:01   4331s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 16:16:01   4331s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 16:16:01   4331s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 16:16:01   4331s] |  -3.460|   -3.460|-3266.971|-3303.541|    65.05%|   0:00:01.0| 2659.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_14_/D                  |
[03/15 16:19:07   4517s] |  -3.456|   -3.456|-3266.373|-3302.942|    65.09%|   0:03:06.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
[03/15 16:19:14   4524s] |  -3.455|   -3.455|-3264.926|-3301.496|    65.09%|   0:00:07.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_15_/D                  |
[03/15 16:19:18   4528s] |  -3.455|   -3.455|-3263.583|-3300.153|    65.10%|   0:00:04.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_15_/D                  |
[03/15 16:19:19   4530s] |  -3.455|   -3.455|-3263.538|-3300.108|    65.10%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_15_/D                  |
[03/15 16:19:28   4538s] |  -3.455|   -3.455|-3263.510|-3300.080|    65.10%|   0:00:09.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_9_/D                   |
[03/15 16:19:28   4539s] |  -3.455|   -3.455|-3263.495|-3300.065|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_9_/D                   |
[03/15 16:19:29   4539s] |  -3.455|   -3.455|-3263.493|-3300.063|    65.10%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_9_/D                   |
[03/15 16:19:29   4539s] |  -3.455|   -3.455|-3263.483|-3300.053|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_9_/D                   |
[03/15 16:19:29   4540s] |  -3.455|   -3.455|-3263.482|-3300.052|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_9_/D                   |
[03/15 16:19:29   4540s] |  -3.455|   -3.455|-3263.481|-3300.051|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_9_/D                   |
[03/15 16:19:29   4540s] |  -3.455|   -3.455|-3263.477|-3300.047|    65.11%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_9_/D                   |
[03/15 16:19:32   4542s] |  -3.455|   -3.455|-3263.400|-3299.970|    65.10%|   0:00:03.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_7_/D                   |
[03/15 16:19:32   4543s] |  -3.455|   -3.455|-3263.395|-3299.965|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_3_/D                   |
[03/15 16:19:33   4543s] |  -3.455|   -3.455|-3263.391|-3299.961|    65.10%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_3_/D                   |
[03/15 16:19:33   4543s] |  -3.455|   -3.455|-3263.387|-3299.957|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_3_/D                   |
[03/15 16:19:33   4544s] |  -3.455|   -3.455|-3263.357|-3299.927|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_12_/D                  |
[03/15 16:19:33   4544s] |  -3.455|   -3.455|-3263.348|-3299.918|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_12_/D                  |
[03/15 16:19:34   4544s] |  -3.455|   -3.455|-3263.348|-3299.918|    65.10%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_12_/D                  |
[03/15 16:19:34   4545s] |  -3.455|   -3.455|-3262.101|-3298.671|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_0_/D                   |
[03/15 16:19:35   4545s] |  -3.455|   -3.455|-3261.398|-3297.968|    65.10%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_0_/D                   |
[03/15 16:19:35   4545s] |  -3.455|   -3.455|-3261.382|-3297.952|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_0_/D                   |
[03/15 16:19:35   4545s] |  -3.455|   -3.455|-3261.026|-3297.596|    65.10%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_0_/D                   |
[03/15 16:19:36   4546s] |  -3.455|   -3.455|-3260.322|-3296.892|    65.11%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_4_/D                   |
[03/15 16:19:36   4547s] |  -3.455|   -3.455|-3260.292|-3296.862|    65.11%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_4_/D                   |
[03/15 16:19:37   4547s] |  -3.455|   -3.455|-3259.830|-3296.400|    65.11%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_16_/D                  |
[03/15 16:19:54   4564s] |  -3.455|   -3.455|-3259.039|-3295.608|    65.11%|   0:00:17.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_16_/D                  |
[03/15 16:19:55   4565s] |  -3.455|   -3.455|-3258.573|-3295.142|    65.12%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
[03/15 16:19:55   4566s] |  -3.455|   -3.455|-3258.444|-3295.014|    65.12%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
[03/15 16:19:56   4566s] |  -3.455|   -3.455|-3258.262|-3294.832|    65.12%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
[03/15 16:19:56   4566s] |  -3.455|   -3.455|-3258.218|-3294.788|    65.12%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
[03/15 16:19:57   4567s] |  -3.455|   -3.455|-3257.801|-3294.371|    65.13%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
[03/15 16:19:58   4568s] |  -3.455|   -3.455|-3257.780|-3294.350|    65.13%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
[03/15 16:19:58   4568s] |  -3.455|   -3.455|-3257.735|-3294.305|    65.13%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
[03/15 16:19:58   4568s] |  -3.455|   -3.455|-3257.704|-3294.274|    65.13%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
[03/15 16:19:58   4569s] |  -3.455|   -3.455|-3257.545|-3294.115|    65.13%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
[03/15 16:20:02   4572s] |  -3.455|   -3.455|-3257.329|-3293.899|    65.14%|   0:00:04.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign0_reg_1_/D                   |
[03/15 16:20:15   4585s] |  -3.455|   -3.455|-3257.204|-3293.774|    65.14%|   0:00:13.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign0_reg_1_/D                   |
[03/15 16:20:22   4593s] |  -3.455|   -3.455|-3257.012|-3293.583|    65.14%|   0:00:07.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_15_/D                  |
[03/15 16:20:22   4593s] |  -3.455|   -3.455|-3256.969|-3293.538|    65.14%|   0:00:00.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_15_/D                  |
[03/15 16:20:23   4593s] |  -3.455|   -3.455|-3256.625|-3293.195|    65.16%|   0:00:01.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_14_/D                  |
[03/15 16:20:30   4601s] |  -3.455|   -3.455|-3256.527|-3293.097|    65.16%|   0:00:07.0| 2815.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_3_/D                   |
[03/15 16:20:49   4620s] |  -3.455|   -3.455|-3256.295|-3292.865|    65.15%|   0:00:19.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
[03/15 16:20:55   4625s] |  -3.455|   -3.455|-3256.274|-3292.844|    65.15%|   0:00:06.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
[03/15 16:20:55   4626s] |  -3.455|   -3.455|-3255.788|-3292.358|    65.16%|   0:00:00.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
[03/15 16:21:02   4632s] |  -3.455|   -3.455|-3255.543|-3292.113|    65.18%|   0:00:07.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_15_/D                  |
[03/15 16:21:05   4636s] |  -3.455|   -3.455|-3255.191|-3291.761|    65.19%|   0:00:03.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_15_/D                  |
[03/15 16:21:11   4641s] |  -3.455|   -3.455|-3255.071|-3291.640|    65.20%|   0:00:06.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
[03/15 16:21:13   4643s] |  -3.455|   -3.455|-3255.004|-3291.574|    65.20%|   0:00:02.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
[03/15 16:21:14   4644s] |  -3.455|   -3.455|-3254.979|-3291.549|    65.21%|   0:00:01.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
[03/15 16:21:22   4653s] |  -3.455|   -3.455|-3254.925|-3291.495|    65.21%|   0:00:08.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
[03/15 16:21:23   4653s] |  -3.455|   -3.455|-3254.903|-3291.473|    65.21%|   0:00:01.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
[03/15 16:21:23   4653s] |  -3.455|   -3.455|-3254.806|-3291.376|    65.21%|   0:00:00.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
[03/15 16:21:32   4662s] |  -3.455|   -3.455|-3254.752|-3291.323|    65.22%|   0:00:09.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign0_reg_1_/D                   |
[03/15 16:21:39   4670s] |  -3.455|   -3.455|-3254.656|-3291.226|    65.22%|   0:00:07.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
[03/15 16:21:42   4672s] |  -3.455|   -3.455|-3254.456|-3291.026|    65.23%|   0:00:03.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_17_/D                  |
[03/15 16:21:44   4675s] |  -3.455|   -3.455|-3254.277|-3290.847|    65.23%|   0:00:02.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_3_/D                   |
[03/15 16:21:48   4678s] |  -3.455|   -3.455|-3254.272|-3290.843|    65.23%|   0:00:04.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_3_/D                   |
[03/15 16:21:51   4682s] |  -3.455|   -3.455|-3254.125|-3290.695|    65.24%|   0:00:03.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_3_/D                   |
[03/15 16:21:51   4682s] |  -3.455|   -3.455|-3254.022|-3290.592|    65.24%|   0:00:00.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
[03/15 16:21:55   4686s] |  -3.455|   -3.455|-3254.015|-3290.585|    65.24%|   0:00:04.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
[03/15 16:21:57   4687s] |  -3.455|   -3.455|-3253.834|-3290.404|    65.25%|   0:00:02.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_4_/D                   |
[03/15 16:21:59   4690s] |  -3.456|   -3.456|-3253.813|-3290.383|    65.25%|   0:00:02.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_8_/D                   |
[03/15 16:22:04   4695s] |  -3.456|   -3.456|-3253.669|-3290.239|    65.25%|   0:00:05.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_19_/D                  |
[03/15 16:22:05   4696s] |  -3.456|   -3.456|-3253.656|-3290.226|    65.26%|   0:00:01.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_19_/D                  |
[03/15 16:22:07   4698s] |  -3.456|   -3.456|-3253.501|-3290.072|    65.26%|   0:00:02.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_1_/D                   |
[03/15 16:22:12   4702s] |  -3.456|   -3.456|-3253.475|-3290.045|    65.26%|   0:00:05.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign0_reg_6_/D                   |
[03/15 16:22:18   4709s] |  -3.456|   -3.456|-3253.399|-3289.969|    65.26%|   0:00:06.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_5_/D                   |
[03/15 16:22:22   4713s] |  -3.456|   -3.456|-3253.370|-3289.940|    65.27%|   0:00:04.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_5_/D                   |
[03/15 16:22:24   4714s] |  -3.456|   -3.456|-3253.325|-3289.895|    65.27%|   0:00:02.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_5_/D                   |
[03/15 16:22:24   4715s] |  -3.456|   -3.456|-3253.302|-3289.872|    65.27%|   0:00:00.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_5_/D                   |
[03/15 16:22:25   4715s] |  -3.456|   -3.456|-3253.298|-3289.868|    65.27%|   0:00:01.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_5_/D                   |
[03/15 16:22:26   4717s] |  -3.456|   -3.456|-3253.130|-3289.700|    65.28%|   0:00:01.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_0_/D                   |
[03/15 16:22:37   4728s] |  -3.456|   -3.456|-3253.076|-3289.646|    65.29%|   0:00:11.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_5_/D                   |
[03/15 16:22:38   4728s] |  -3.456|   -3.456|-3253.001|-3289.571|    65.30%|   0:00:01.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_7_/D                   |
[03/15 16:22:45   4735s] |  -3.456|   -3.456|-3252.813|-3289.384|    65.30%|   0:00:07.0| 2796.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_1_/D                   |
[03/15 16:22:49   4740s] |  -3.456|   -3.456|-3252.812|-3289.382|    65.30%|   0:00:04.0| 2700.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_1_/D                   |
[03/15 16:22:50   4741s] |  -3.456|   -3.456|-3252.785|-3289.355|    65.31%|   0:00:01.0| 2700.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_5_/D                   |
[03/15 16:22:54   4745s] |  -3.456|   -3.456|-3252.781|-3289.351|    65.31%|   0:00:04.0| 2719.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_5_/D                   |
[03/15 16:22:56   4747s] |  -3.456|   -3.456|-3252.744|-3289.314|    65.32%|   0:00:02.0| 2719.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_5_/D                   |
[03/15 16:22:57   4748s] |  -3.456|   -3.456|-3252.738|-3289.308|    65.32%|   0:00:01.0| 2719.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_5_/D                   |
[03/15 16:22:57   4748s] |  -3.456|   -3.456|-3252.669|-3289.240|    65.32%|   0:00:00.0| 2719.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_7_/D                   |
[03/15 16:23:00   4750s] |  -3.456|   -3.456|-3252.552|-3289.121|    65.33%|   0:00:03.0| 2719.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_4_/D                   |
[03/15 16:23:01   4752s] |  -3.456|   -3.456|-3252.500|-3289.070|    65.33%|   0:00:01.0| 2719.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_4_/D                   |
[03/15 16:23:07   4757s] |  -3.456|   -3.456|-3252.496|-3289.066|    65.33%|   0:00:06.0| 2758.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_17_/D                  |
[03/15 16:23:07   4758s] |  -3.456|   -3.456|-3252.493|-3289.063|    65.33%|   0:00:00.0| 2758.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_17_/D                  |
[03/15 16:23:10   4760s] |  -3.456|   -3.456|-3252.451|-3289.021|    65.33%|   0:00:03.0| 2758.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_7_/D                   |
[03/15 16:23:12   4763s] |  -3.456|   -3.456|-3252.442|-3289.012|    65.33%|   0:00:02.0| 2758.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_7_/D                   |
[03/15 16:23:13   4764s] |  -3.456|   -3.456|-3247.325|-3283.895|    65.33%|   0:00:01.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:23:14   4764s] |  -3.456|   -3.456|-3245.741|-3282.311|    65.34%|   0:00:01.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:23:16   4766s] |  -3.456|   -3.456|-3245.154|-3281.723|    65.34%|   0:00:02.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:23:16   4767s] |  -3.456|   -3.456|-3240.254|-3276.824|    65.34%|   0:00:00.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:23:26   4776s] |  -3.456|   -3.456|-3238.790|-3275.360|    65.34%|   0:00:10.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_18_/D   |
[03/15 16:23:30   4781s] |  -3.456|   -3.456|-3237.144|-3273.714|    65.34%|   0:00:04.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:23:30   4781s] |  -3.456|   -3.456|-3236.071|-3272.641|    65.34%|   0:00:00.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:23:30   4781s] |  -3.456|   -3.456|-3236.052|-3272.623|    65.34%|   0:00:00.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:23:31   4781s] |  -3.456|   -3.456|-3235.341|-3271.911|    65.35%|   0:00:01.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:23:36   4786s] |  -3.456|   -3.456|-3230.973|-3267.543|    65.35%|   0:00:05.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:23:43   4794s] |  -3.456|   -3.456|-3229.143|-3265.713|    65.35%|   0:00:07.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:23:43   4794s] |  -3.456|   -3.456|-3227.990|-3264.560|    65.35%|   0:00:00.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:23:45   4795s] |  -3.456|   -3.456|-3225.998|-3262.568|    65.35%|   0:00:02.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:23:45   4796s] |  -3.456|   -3.456|-3223.194|-3259.764|    65.36%|   0:00:00.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:23:47   4798s] |  -3.456|   -3.456|-3220.287|-3256.857|    65.36%|   0:00:02.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:23:58   4809s] |  -3.456|   -3.456|-3219.526|-3256.096|    65.36%|   0:00:11.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:24:10   4821s] |  -3.456|   -3.456|-3219.044|-3255.614|    65.37%|   0:00:12.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:24:11   4821s] |  -3.456|   -3.456|-3216.993|-3253.563|    65.37%|   0:00:01.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:24:24   4835s] |  -3.456|   -3.456|-3215.543|-3252.113|    65.37%|   0:00:13.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:24:25   4835s] |  -3.456|   -3.456|-3215.298|-3251.868|    65.38%|   0:00:01.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:24:30   4841s] |  -3.456|   -3.456|-3214.949|-3251.519|    65.38%|   0:00:05.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:24:30   4841s] |  -3.456|   -3.456|-3214.227|-3250.797|    65.39%|   0:00:00.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:24:34   4845s] |  -3.456|   -3.456|-3213.902|-3250.472|    65.39%|   0:00:04.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:24:39   4850s] |  -3.456|   -3.456|-3213.242|-3249.812|    65.41%|   0:00:05.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:24:40   4851s] |  -3.456|   -3.456|-3212.958|-3249.528|    65.41%|   0:00:01.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:24:41   4852s] |  -3.456|   -3.456|-3212.923|-3249.493|    65.42%|   0:00:01.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:24:41   4852s] |  -3.456|   -3.456|-3212.815|-3249.385|    65.42%|   0:00:00.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:25:05   4876s] |  -3.456|   -3.456|-3212.427|-3248.997|    65.43%|   0:00:24.0| 2758.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/15 16:25:24   4895s] |  -3.456|   -3.456|-3212.038|-3248.608|    65.43%|   0:00:19.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:25:25   4896s] |  -3.456|   -3.456|-3211.761|-3248.331|    65.44%|   0:00:01.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:25:26   4896s] |  -3.456|   -3.456|-3210.909|-3247.479|    65.45%|   0:00:01.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_18_/D   |
[03/15 16:25:33   4904s] |  -3.456|   -3.456|-3210.475|-3247.044|    65.45%|   0:00:07.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:25:38   4908s] |  -3.456|   -3.456|-3207.854|-3244.424|    65.45%|   0:00:05.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:25:40   4910s] |  -3.456|   -3.456|-3207.554|-3244.124|    65.45%|   0:00:02.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:25:40   4911s] |  -3.456|   -3.456|-3207.371|-3243.941|    65.45%|   0:00:00.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:25:50   4921s] |  -3.456|   -3.456|-3206.397|-3242.967|    65.47%|   0:00:10.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:25:52   4923s] |  -3.456|   -3.456|-3206.017|-3242.587|    65.47%|   0:00:02.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:26:00   4931s] |  -3.456|   -3.456|-3205.608|-3242.178|    65.47%|   0:00:08.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:26:02   4933s] |  -3.456|   -3.456|-3205.493|-3242.063|    65.47%|   0:00:02.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:26:04   4935s] |  -3.456|   -3.456|-3204.311|-3240.881|    65.48%|   0:00:02.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:26:10   4941s] |  -3.456|   -3.456|-3203.516|-3240.086|    65.48%|   0:00:06.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:26:12   4943s] |  -3.456|   -3.456|-3202.525|-3239.095|    65.49%|   0:00:02.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:26:12   4943s] |  -3.456|   -3.456|-3202.110|-3238.679|    65.49%|   0:00:00.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:26:21   4952s] |  -3.456|   -3.456|-3201.896|-3238.467|    65.51%|   0:00:09.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:26:23   4954s] |  -3.456|   -3.456|-3200.090|-3236.660|    65.51%|   0:00:02.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:26:38   4969s] |  -3.456|   -3.456|-3199.287|-3235.857|    65.52%|   0:00:15.0| 2739.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:26:57   4988s] |  -3.456|   -3.456|-3198.058|-3234.628|    65.53%|   0:00:19.0| 2741.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:27:15   5006s] |  -3.456|   -3.456|-3196.783|-3233.353|    65.53%|   0:00:18.0| 2741.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:27:16   5007s] |  -3.456|   -3.456|-3196.633|-3233.202|    65.53%|   0:00:01.0| 2741.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:27:20   5011s] |  -3.456|   -3.456|-3195.784|-3232.354|    65.54%|   0:00:04.0| 2741.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:27:21   5012s] |  -3.456|   -3.456|-3195.662|-3232.232|    65.54%|   0:00:01.0| 2742.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:27:24   5015s] |  -3.456|   -3.456|-3195.059|-3231.629|    65.55%|   0:00:03.0| 2745.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:27:26   5017s] |  -3.456|   -3.456|-3194.760|-3231.331|    65.55%|   0:00:02.0| 2748.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:27:29   5020s] |  -3.456|   -3.456|-3194.036|-3230.606|    65.56%|   0:00:03.0| 2748.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:27:33   5024s] |  -3.456|   -3.456|-3193.935|-3230.505|    65.56%|   0:00:04.0| 2748.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:27:34   5025s] |  -3.456|   -3.456|-3193.612|-3230.182|    65.56%|   0:00:01.0| 2748.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:27:35   5026s] |  -3.456|   -3.456|-3193.593|-3230.163|    65.56%|   0:00:01.0| 2748.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_18_/D  |
[03/15 16:27:37   5028s] |  -3.456|   -3.456|-3193.267|-3229.837|    65.58%|   0:00:02.0| 2748.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:27:40   5031s] |  -3.456|   -3.456|-3192.287|-3228.857|    65.58%|   0:00:03.0| 2756.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:27:42   5033s] |  -3.456|   -3.456|-3190.621|-3227.191|    65.58%|   0:00:02.0| 2756.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:27:42   5033s] |  -3.456|   -3.456|-3188.182|-3224.752|    65.58%|   0:00:00.0| 2756.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:27:43   5034s] |  -3.456|   -3.456|-3187.572|-3224.142|    65.60%|   0:00:01.0| 2756.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:27:47   5038s] |  -3.456|   -3.456|-3187.092|-3223.662|    65.60%|   0:00:04.0| 2756.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:28:06   5057s] |  -3.456|   -3.456|-3186.865|-3223.436|    65.60%|   0:00:19.0| 2757.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:28:09   5060s] |  -3.456|   -3.456|-3186.599|-3223.169|    65.60%|   0:00:03.0| 2757.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:28:17   5068s] |  -3.456|   -3.456|-3186.502|-3223.072|    65.61%|   0:00:08.0| 2757.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 16:28:18   5069s] |  -3.456|   -3.456|-3185.494|-3222.064|    65.61%|   0:00:01.0| 2757.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
[03/15 16:28:19   5071s] |  -3.456|   -3.456|-3184.872|-3221.441|    65.61%|   0:00:01.0| 2758.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
[03/15 16:28:32   5083s] |  -3.456|   -3.456|-3182.534|-3219.104|    65.62%|   0:00:13.0| 2758.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
[03/15 16:28:33   5084s] |  -3.456|   -3.456|-3181.876|-3218.446|    65.62%|   0:00:01.0| 2760.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
[03/15 16:28:34   5086s] |  -3.456|   -3.456|-3181.471|-3218.041|    65.62%|   0:00:01.0| 2760.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/15 16:29:00   5111s] |  -3.456|   -3.456|-3179.358|-3215.928|    65.62%|   0:00:26.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/15 16:29:00   5111s] |  -3.456|   -3.456|-3179.021|-3215.591|    65.62%|   0:00:00.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_16_/D   |
[03/15 16:29:07   5118s] |  -3.456|   -3.456|-3176.633|-3213.203|    65.67%|   0:00:07.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 16:29:10   5121s] |  -3.456|   -3.456|-3172.480|-3209.050|    65.67%|   0:00:03.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 16:29:10   5121s] |  -3.456|   -3.456|-3171.879|-3208.448|    65.67%|   0:00:00.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 16:29:15   5126s] |  -3.456|   -3.456|-3170.303|-3206.873|    65.68%|   0:00:05.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 16:29:20   5131s] |  -3.456|   -3.456|-3169.203|-3205.773|    65.69%|   0:00:05.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 16:29:21   5132s] |  -3.456|   -3.456|-3168.417|-3204.986|    65.70%|   0:00:01.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_15_/D   |
[03/15 16:29:34   5145s] |  -3.456|   -3.456|-3167.160|-3203.730|    65.70%|   0:00:13.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
[03/15 16:29:46   5157s] |  -3.456|   -3.456|-3166.078|-3202.648|    65.70%|   0:00:12.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_19_/D   |
[03/15 16:29:46   5157s] |  -3.456|   -3.456|-3165.677|-3202.247|    65.70%|   0:00:00.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
[03/15 16:29:54   5165s] |  -3.456|   -3.456|-3163.601|-3200.171|    65.73%|   0:00:08.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
[03/15 16:29:56   5168s] |  -3.456|   -3.456|-3163.255|-3199.825|    65.73%|   0:00:02.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
[03/15 16:29:58   5169s] |  -3.456|   -3.456|-3162.434|-3199.003|    65.74%|   0:00:02.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_17_/D   |
[03/15 16:30:09   5180s] |  -3.456|   -3.456|-3160.958|-3197.529|    65.76%|   0:00:11.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_14_/D   |
[03/15 16:30:23   5195s] |  -3.456|   -3.456|-3159.918|-3196.488|    65.76%|   0:00:14.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_16_/D  |
[03/15 16:30:26   5197s] |  -3.456|   -3.456|-3157.802|-3194.373|    65.76%|   0:00:03.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_15_/D  |
[03/15 16:30:44   5216s] |  -3.456|   -3.456|-3156.584|-3193.154|    65.77%|   0:00:18.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_15_/D  |
[03/15 16:30:50   5222s] |  -3.456|   -3.456|-3156.207|-3192.777|    65.77%|   0:00:06.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_15_/D  |
[03/15 16:30:58   5230s] |  -3.456|   -3.456|-3154.384|-3190.954|    65.79%|   0:00:08.0| 2761.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/15 16:31:01   5232s] |  -3.456|   -3.456|-3153.650|-3190.219|    65.79%|   0:00:03.0| 2762.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_18_/D   |
[03/15 16:31:11   5242s] |  -3.456|   -3.456|-3153.085|-3189.656|    65.79%|   0:00:10.0| 2762.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/15 16:31:21   5252s] |  -3.456|   -3.456|-3152.848|-3189.418|    65.79%|   0:00:10.0| 2763.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/15 16:31:26   5257s] |  -3.456|   -3.456|-3152.626|-3189.196|    65.80%|   0:00:05.0| 2763.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/15 16:31:31   5262s] |  -3.456|   -3.456|-3151.898|-3188.468|    65.81%|   0:00:05.0| 2763.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/15 16:31:32   5263s] |  -3.456|   -3.456|-3151.856|-3188.426|    65.81%|   0:00:01.0| 2763.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/15 16:31:32   5263s] |  -3.456|   -3.456|-3151.314|-3187.884|    65.82%|   0:00:00.0| 2763.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_16_/D   |
[03/15 16:31:37   5269s] |  -3.456|   -3.456|-3149.041|-3185.611|    65.82%|   0:00:05.0| 2765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_19_/D  |
[03/15 16:31:45   5276s] |  -3.456|   -3.456|-3147.644|-3184.214|    65.82%|   0:00:08.0| 2765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_17_/D  |
[03/15 16:31:58   5289s] |  -3.456|   -3.456|-3147.644|-3184.214|    65.82%|   0:00:13.0| 2765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_19_/D   |
[03/15 16:32:09   5300s] |  -3.456|   -3.456|-3145.481|-3182.051|    65.87%|   0:00:11.0| 2765.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
[03/15 16:32:57   5349s] |  -3.456|   -3.456|-3145.185|-3181.755|    65.87%|   0:00:48.0| 2768.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_16_/D   |
[03/15 16:33:12   5363s] |  -3.456|   -3.456|-3144.881|-3181.451|    65.89%|   0:00:15.0| 2771.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q1_reg_19_/D   |
[03/15 16:33:13   5364s] |  -3.456|   -3.456|-3143.551|-3180.121|    65.89%|   0:00:01.0| 2771.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_/D   |
[03/15 16:33:37   5388s] |  -3.456|   -3.456|-3143.211|-3179.781|    65.89%|   0:00:24.0| 2771.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_/D   |
[03/15 16:33:40   5392s] |  -3.456|   -3.456|-3141.789|-3178.359|    65.91%|   0:00:03.0| 2771.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_/D   |
[03/15 16:33:41   5392s] |  -3.456|   -3.456|-3141.577|-3178.147|    65.91%|   0:00:01.0| 2771.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_/D   |
[03/15 16:33:43   5394s] |  -3.456|   -3.456|-3141.346|-3177.917|    65.91%|   0:00:02.0| 2771.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_17_/D   |
[03/15 16:33:59   5410s] |  -3.456|   -3.456|-3138.952|-3175.522|    65.92%|   0:00:16.0| 2794.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/D   |
[03/15 16:34:01   5412s] |  -3.456|   -3.456|-3138.655|-3175.225|    65.92%|   0:00:02.0| 2794.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q7_reg_19_/D   |
[03/15 16:34:15   5426s] |  -3.456|   -3.456|-3137.833|-3174.403|    65.94%|   0:00:14.0| 2794.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_14_/D   |
[03/15 16:34:38   5449s] |  -3.456|   -3.456|-3137.262|-3173.832|    65.95%|   0:00:23.0| 2794.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/15 16:34:53   5465s] |  -3.456|   -3.456|-3136.513|-3173.083|    65.95%|   0:00:15.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/15 16:35:06   5478s] |  -3.456|   -3.456|-3135.703|-3172.273|    66.01%|   0:00:13.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/15 16:35:09   5480s] |  -3.456|   -3.456|-3135.367|-3171.938|    66.02%|   0:00:03.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/15 16:35:11   5482s] |  -3.456|   -3.456|-3135.148|-3171.718|    66.02%|   0:00:02.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/15 16:35:19   5491s] |  -3.456|   -3.456|-3134.994|-3171.564|    66.02%|   0:00:08.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/15 16:35:20   5492s] |  -3.456|   -3.456|-3134.578|-3171.148|    66.02%|   0:00:01.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/15 16:35:25   5497s] |  -3.456|   -3.456|-3134.417|-3170.987|    66.03%|   0:00:05.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/15 16:35:36   5508s] |  -3.456|   -3.456|-3134.268|-3170.838|    66.03%|   0:00:11.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/15 16:35:38   5509s] |  -3.456|   -3.456|-3134.096|-3170.666|    66.03%|   0:00:02.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/15 16:35:43   5514s] |  -3.456|   -3.456|-3134.026|-3170.596|    66.03%|   0:00:05.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/15 16:35:49   5521s] |  -3.456|   -3.456|-3133.852|-3170.422|    66.05%|   0:00:06.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/15 16:35:50   5521s] |  -3.456|   -3.456|-3133.773|-3170.343|    66.05%|   0:00:01.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/15 16:35:50   5521s] |  -3.456|   -3.456|-3133.651|-3170.221|    66.05%|   0:00:00.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_18_/D   |
[03/15 16:35:52   5524s] |  -3.456|   -3.456|-3132.617|-3169.187|    66.05%|   0:00:02.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
[03/15 16:35:53   5524s] |  -3.456|   -3.456|-3132.369|-3168.939|    66.05%|   0:00:01.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
[03/15 16:36:11   5543s] |  -3.456|   -3.456|-3132.247|-3168.817|    66.05%|   0:00:18.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_19_/D   |
[03/15 16:36:15   5546s] |  -3.456|   -3.456|-3131.062|-3167.632|    66.08%|   0:00:04.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
[03/15 16:36:39   5571s] |  -3.456|   -3.456|-3130.952|-3167.522|    66.08%|   0:00:24.0| 2779.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
[03/15 16:36:39   5571s] |  -3.456|   -3.456|-3130.906|-3167.475|    66.08%|   0:00:00.0| 2779.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
[03/15 16:36:56   5588s] |  -3.456|   -3.456|-3130.822|-3167.392|    66.08%|   0:00:17.0| 2779.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q0_reg_18_/D   |
[03/15 16:37:02   5594s] |  -3.456|   -3.456|-3129.644|-3166.214|    66.10%|   0:00:06.0| 2779.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 16:37:20   5612s] |  -3.456|   -3.456|-3128.992|-3165.562|    66.10%|   0:00:18.0| 2782.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 16:37:25   5617s] |  -3.456|   -3.456|-3128.320|-3164.890|    66.11%|   0:00:05.0| 2782.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 16:37:25   5617s] |  -3.456|   -3.456|-3128.199|-3164.769|    66.11%|   0:00:00.0| 2782.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 16:37:27   5619s] |  -3.456|   -3.456|-3127.977|-3164.547|    66.11%|   0:00:02.0| 2782.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 16:37:28   5620s] |  -3.456|   -3.456|-3127.733|-3164.303|    66.12%|   0:00:01.0| 2782.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 16:37:30   5622s] |  -3.456|   -3.456|-3127.419|-3163.989|    66.12%|   0:00:02.0| 2783.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_14_/D  |
[03/15 16:37:30   5622s] |  -3.456|   -3.456|-3127.352|-3163.922|    66.12%|   0:00:00.0| 2783.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_14_/D  |
[03/15 16:37:37   5629s] |  -3.456|   -3.456|-3125.691|-3162.261|    66.12%|   0:00:07.0| 2784.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
[03/15 16:37:37   5629s] |  -3.456|   -3.456|-3125.469|-3162.039|    66.12%|   0:00:00.0| 2784.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
[03/15 16:37:47   5639s] |  -3.456|   -3.456|-3125.045|-3161.615|    66.12%|   0:00:10.0| 2784.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_17_/D   |
[03/15 16:37:48   5640s] |  -3.456|   -3.456|-3124.456|-3161.026|    66.13%|   0:00:01.0| 2784.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
[03/15 16:37:48   5640s] |  -3.456|   -3.456|-3124.422|-3160.992|    66.13%|   0:00:00.0| 2784.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
[03/15 16:37:48   5640s] |  -3.456|   -3.456|-3124.419|-3160.989|    66.13%|   0:00:00.0| 2784.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q0_reg_15_/D   |
[03/15 16:37:50   5642s] |  -3.456|   -3.456|-3122.818|-3159.388|    66.13%|   0:00:02.0| 2785.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_14_/D  |
[03/15 16:37:50   5642s] |  -3.456|   -3.456|-3122.661|-3159.231|    66.13%|   0:00:00.0| 2785.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_14_/D  |
[03/15 16:37:51   5643s] |  -3.456|   -3.456|-3122.452|-3159.022|    66.13%|   0:00:01.0| 2785.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_14_/D  |
[03/15 16:37:51   5643s] |  -3.456|   -3.456|-3122.186|-3158.756|    66.13%|   0:00:00.0| 2785.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_14_/D   |
[03/15 16:37:58   5650s] |  -3.456|   -3.456|-3122.059|-3158.629|    66.13%|   0:00:07.0| 2785.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_19_/D   |
[03/15 16:38:05   5657s] |  -3.456|   -3.456|-3121.691|-3158.261|    66.13%|   0:00:07.0| 2785.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
[03/15 16:38:21   5673s] |  -3.456|   -3.456|-3120.218|-3156.788|    66.15%|   0:00:16.0| 2785.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q14_reg_16_/D  |
[03/15 16:38:32   5683s] |  -3.456|   -3.456|-3119.632|-3156.202|    66.15%|   0:00:11.0| 2785.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
[03/15 16:38:52   5704s] |  -3.456|   -3.456|-3118.973|-3155.543|    66.15%|   0:00:20.0| 2787.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
[03/15 16:38:52   5704s] |  -3.456|   -3.456|-3118.539|-3155.109|    66.15%|   0:00:00.0| 2787.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
[03/15 16:38:59   5711s] |  -3.456|   -3.456|-3117.648|-3154.218|    66.17%|   0:00:07.0| 2787.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
[03/15 16:39:03   5715s] |  -3.456|   -3.456|-3117.282|-3153.852|    66.17%|   0:00:04.0| 2787.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
[03/15 16:39:03   5715s] |  -3.456|   -3.456|-3116.866|-3153.436|    66.17%|   0:00:00.0| 2787.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_15_/D  |
[03/15 16:39:04   5716s] |  -3.456|   -3.456|-3116.658|-3153.228|    66.17%|   0:00:01.0| 2787.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/15 16:39:22   5734s] |  -3.456|   -3.456|-3115.793|-3152.363|    66.17%|   0:00:18.0| 2789.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
[03/15 16:39:35   5747s] |  -3.456|   -3.456|-3114.323|-3150.893|    66.20%|   0:00:13.0| 2789.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_14_/D  |
[03/15 16:39:36   5748s] |  -3.456|   -3.456|-3114.155|-3150.725|    66.20%|   0:00:01.0| 2789.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_14_/D  |
[03/15 16:39:36   5748s] |  -3.456|   -3.456|-3114.072|-3150.642|    66.20%|   0:00:00.0| 2789.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_14_/D  |
[03/15 16:39:39   5751s] |  -3.456|   -3.456|-3111.500|-3148.071|    66.20%|   0:00:03.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_14_/D   |
[03/15 16:39:49   5761s] |  -3.456|   -3.456|-3111.426|-3147.996|    66.20%|   0:00:10.0| 2790.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
[03/15 16:39:50   5762s] |  -3.456|   -3.456|-3111.191|-3147.761|    66.20%|   0:00:01.0| 2790.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
[03/15 16:39:59   5771s] |  -3.456|   -3.456|-3111.089|-3147.659|    66.20%|   0:00:09.0| 2791.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
[03/15 16:40:16   5788s] |  -3.456|   -3.456|-3110.775|-3147.345|    66.21%|   0:00:17.0| 2791.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
[03/15 16:40:17   5789s] |  -3.456|   -3.456|-3110.659|-3147.229|    66.21%|   0:00:01.0| 2791.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_19_/D   |
[03/15 16:40:19   5791s] |  -3.456|   -3.456|-3110.200|-3146.770|    66.21%|   0:00:02.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_15_/D   |
[03/15 16:40:21   5793s] |  -3.456|   -3.456|-3109.076|-3145.646|    66.22%|   0:00:02.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_15_/D   |
[03/15 16:40:22   5794s] |  -3.456|   -3.456|-3109.067|-3145.637|    66.22%|   0:00:01.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_15_/D   |
[03/15 16:40:24   5796s] |  -3.456|   -3.456|-3108.172|-3144.742|    66.22%|   0:00:02.0| 2792.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
[03/15 16:40:29   5801s] |  -3.456|   -3.456|-3108.090|-3144.660|    66.22%|   0:00:05.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
[03/15 16:40:30   5803s] |  -3.456|   -3.456|-3108.053|-3144.623|    66.22%|   0:00:01.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
[03/15 16:40:31   5803s] |  -3.456|   -3.456|-3107.053|-3143.623|    66.22%|   0:00:01.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
[03/15 16:40:33   5805s] |  -3.456|   -3.456|-3106.742|-3143.312|    66.23%|   0:00:02.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
[03/15 16:40:33   5805s] |  -3.456|   -3.456|-3106.628|-3143.198|    66.23%|   0:00:00.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q4_reg_13_/D   |
[03/15 16:40:35   5807s] |  -3.456|   -3.456|-3106.038|-3142.608|    66.23%|   0:00:02.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_12_/D   |
[03/15 16:40:37   5809s] |  -3.456|   -3.456|-3105.669|-3142.240|    66.24%|   0:00:02.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/15 16:40:42   5814s] |  -3.456|   -3.456|-3105.376|-3141.946|    66.24%|   0:00:05.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/15 16:40:42   5814s] |  -3.456|   -3.456|-3105.286|-3141.856|    66.24%|   0:00:00.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/15 16:40:43   5815s] |  -3.456|   -3.456|-3104.766|-3141.336|    66.25%|   0:00:01.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/15 16:40:44   5816s] |  -3.456|   -3.456|-3104.393|-3140.963|    66.25%|   0:00:01.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/15 16:40:44   5816s] |  -3.456|   -3.456|-3104.295|-3140.865|    66.25%|   0:00:00.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_16_/D   |
[03/15 16:40:53   5826s] |  -3.456|   -3.456|-3102.857|-3139.427|    66.25%|   0:00:09.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
[03/15 16:41:00   5832s] |  -3.456|   -3.456|-3102.592|-3139.162|    66.25%|   0:00:07.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
[03/15 16:41:01   5833s] |  -3.456|   -3.456|-3102.066|-3138.636|    66.26%|   0:00:01.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
[03/15 16:41:01   5833s] |  -3.456|   -3.456|-3101.911|-3138.481|    66.26%|   0:00:00.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
[03/15 16:41:06   5838s] |  -3.456|   -3.456|-3101.511|-3138.081|    66.26%|   0:00:05.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
[03/15 16:41:08   5841s] |  -3.456|   -3.456|-3100.177|-3136.748|    66.28%|   0:00:02.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
[03/15 16:41:09   5841s] |  -3.456|   -3.456|-3099.655|-3136.225|    66.28%|   0:00:01.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
[03/15 16:41:12   5844s] |  -3.456|   -3.456|-3099.590|-3136.160|    66.29%|   0:00:03.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
[03/15 16:41:12   5844s] |  -3.456|   -3.456|-3099.422|-3135.992|    66.29%|   0:00:00.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_13_/D  |
[03/15 16:41:21   5853s] |  -3.456|   -3.456|-3099.352|-3135.922|    66.29%|   0:00:09.0| 2793.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_18_/D  |
[03/15 16:41:22   5854s] |  -3.456|   -3.456|-3099.307|-3135.877|    66.29%|   0:00:01.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_18_/D  |
[03/15 16:41:23   5855s] |  -3.456|   -3.456|-3098.945|-3135.515|    66.29%|   0:00:01.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/15 16:41:31   5864s] |  -3.456|   -3.456|-3098.433|-3135.003|    66.31%|   0:00:08.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/15 16:41:31   5864s] |  -3.456|   -3.456|-3098.278|-3134.848|    66.32%|   0:00:00.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/15 16:41:39   5871s] |  -3.456|   -3.456|-3097.787|-3134.357|    66.32%|   0:00:08.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/15 16:41:39   5871s] |  -3.456|   -3.456|-3097.646|-3134.216|    66.32%|   0:00:00.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/15 16:41:41   5874s] |  -3.456|   -3.456|-3097.504|-3134.074|    66.32%|   0:00:02.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/15 16:41:43   5875s] |  -3.456|   -3.456|-3097.326|-3133.896|    66.32%|   0:00:02.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_14_/D   |
[03/15 16:41:50   5882s] |  -3.456|   -3.456|-3096.438|-3133.008|    66.32%|   0:00:07.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_13_/D   |
[03/15 16:41:55   5887s] |  -3.456|   -3.456|-3096.076|-3132.646|    66.32%|   0:00:05.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_13_/D   |
[03/15 16:42:05   5897s] |  -3.456|   -3.456|-3095.567|-3132.137|    66.32%|   0:00:10.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_13_/D   |
[03/15 16:42:06   5898s] |  -3.456|   -3.456|-3095.552|-3132.122|    66.32%|   0:00:01.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_13_/D   |
[03/15 16:42:07   5900s] |  -3.456|   -3.456|-3095.331|-3131.901|    66.32%|   0:00:01.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_13_/D  |
[03/15 16:42:09   5901s] |  -3.456|   -3.456|-3095.281|-3131.852|    66.32%|   0:00:02.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_13_/D  |
[03/15 16:42:09   5901s] |  -3.456|   -3.456|-3095.270|-3131.840|    66.32%|   0:00:00.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q11_reg_13_/D  |
[03/15 16:42:11   5903s] |  -3.456|   -3.456|-3094.759|-3131.329|    66.33%|   0:00:02.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_13_/D  |
[03/15 16:42:12   5904s] |  -3.456|   -3.456|-3094.637|-3131.207|    66.33%|   0:00:01.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_13_/D  |
[03/15 16:42:22   5915s] |  -3.456|   -3.456|-3093.953|-3130.523|    66.33%|   0:00:10.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_10_/D   |
[03/15 16:42:23   5915s] |  -3.456|   -3.456|-3093.580|-3130.150|    66.33%|   0:00:01.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_10_/D   |
[03/15 16:42:25   5918s] |  -3.456|   -3.456|-3093.332|-3129.902|    66.34%|   0:00:02.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
[03/15 16:42:27   5919s] |  -3.456|   -3.456|-3092.667|-3129.238|    66.34%|   0:00:02.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
[03/15 16:43:02   5954s] |  -3.456|   -3.456|-3092.603|-3129.173|    66.33%|   0:00:35.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
[03/15 16:43:05   5957s] |  -3.456|   -3.456|-3091.691|-3128.261|    66.34%|   0:00:03.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
[03/15 16:43:11   5963s] |  -3.456|   -3.456|-3091.200|-3127.770|    66.34%|   0:00:06.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_19_/D   |
[03/15 16:43:11   5964s] |  -3.456|   -3.456|-3091.114|-3127.684|    66.34%|   0:00:00.0| 2831.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_17_/D   |
[03/15 16:43:12   5965s] |  -3.456|   -3.456|-3090.968|-3127.538|    66.34%|   0:00:01.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_18_/D   |
[03/15 16:43:14   5966s] |  -3.456|   -3.456|-3090.703|-3127.273|    66.35%|   0:00:02.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_18_/D   |
[03/15 16:43:14   5967s] |  -3.456|   -3.456|-3090.414|-3126.984|    66.35%|   0:00:00.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/15 16:43:23   5975s] |  -3.456|   -3.456|-3090.216|-3126.786|    66.35%|   0:00:09.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/15 16:43:24   5977s] |  -3.456|   -3.456|-3089.966|-3126.536|    66.35%|   0:00:01.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_16_/D  |
[03/15 16:43:24   5977s] |  -3.456|   -3.456|-3089.678|-3126.248|    66.35%|   0:00:00.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/15 16:43:31   5983s] |  -3.456|   -3.456|-3089.650|-3126.220|    66.35%|   0:00:07.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/15 16:43:32   5985s] |  -3.456|   -3.456|-3089.173|-3125.742|    66.36%|   0:00:01.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q7_reg_19_/D   |
[03/15 16:43:36   5989s] |  -3.456|   -3.456|-3088.987|-3125.557|    66.36%|   0:00:04.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
[03/15 16:43:38   5990s] |  -3.456|   -3.456|-3088.162|-3124.732|    66.37%|   0:00:02.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
[03/15 16:43:38   5990s] |  -3.456|   -3.456|-3088.109|-3124.679|    66.37%|   0:00:00.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
[03/15 16:43:39   5992s] |  -3.456|   -3.456|-3087.941|-3124.511|    66.37%|   0:00:01.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
[03/15 16:43:42   5994s] |  -3.456|   -3.456|-3087.940|-3124.510|    66.37%|   0:00:03.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
[03/15 16:43:43   5996s] |  -3.456|   -3.456|-3087.867|-3124.437|    66.38%|   0:00:01.0| 2797.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
[03/15 16:43:53   6005s] |  -3.456|   -3.456|-3086.681|-3123.251|    66.38%|   0:00:10.0| 2800.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_/D   |
[03/15 16:44:27   6039s] |  -3.456|   -3.456|-3086.613|-3123.183|    66.38%|   0:00:34.0| 2800.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_11_/D  |
[03/15 16:44:39   6051s] |  -3.456|   -3.456|-3086.313|-3122.883|    66.38%|   0:00:12.0| 2802.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_11_/D  |
[03/15 16:44:39   6051s] |  -3.456|   -3.456|-3086.163|-3122.732|    66.38%|   0:00:00.0| 2802.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_11_/D  |
[03/15 16:44:51   6063s] |  -3.456|   -3.456|-3085.872|-3122.442|    66.39%|   0:00:12.0| 2802.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_/D   |
[03/15 16:44:52   6064s] |  -3.456|   -3.456|-3085.789|-3122.359|    66.39%|   0:00:01.0| 2802.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_16_/D   |
[03/15 16:45:00   6073s] |  -3.456|   -3.456|-3084.765|-3121.335|    66.39%|   0:00:08.0| 2804.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_13_/D  |
[03/15 16:45:09   6081s] |  -3.456|   -3.456|-3084.475|-3121.044|    66.39%|   0:00:09.0| 2804.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_13_/D  |
[03/15 16:45:15   6087s] |  -3.456|   -3.456|-3084.192|-3120.762|    66.39%|   0:00:06.0| 2804.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_13_/D  |
[03/15 16:45:26   6099s] |  -3.456|   -3.456|-3084.096|-3120.666|    66.40%|   0:00:11.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_13_/D  |
[03/15 16:45:27   6099s] |  -3.456|   -3.456|-3083.837|-3120.407|    66.40%|   0:00:01.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_13_/D  |
[03/15 16:45:35   6107s] |  -3.456|   -3.456|-3083.173|-3119.743|    66.40%|   0:00:08.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_/D   |
[03/15 16:45:35   6107s] |  -3.456|   -3.456|-3083.127|-3119.697|    66.40%|   0:00:00.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_/D   |
[03/15 16:45:35   6108s] |  -3.456|   -3.456|-3083.110|-3119.680|    66.41%|   0:00:00.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_12_/D   |
[03/15 16:45:47   6120s] |  -3.456|   -3.456|-3082.801|-3119.371|    66.41%|   0:00:12.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_11_/D   |
[03/15 16:45:58   6131s] |  -3.456|   -3.456|-3082.377|-3118.948|    66.41%|   0:00:11.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/15 16:46:04   6136s] |  -3.456|   -3.456|-3082.012|-3118.582|    66.41%|   0:00:06.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/15 16:46:17   6150s] |  -3.456|   -3.456|-3081.832|-3118.402|    66.41%|   0:00:13.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/15 16:46:17   6150s] |  -3.456|   -3.456|-3081.633|-3118.203|    66.42%|   0:00:00.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/15 16:46:20   6152s] |  -3.456|   -3.456|-3081.613|-3118.183|    66.42%|   0:00:03.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/15 16:46:22   6155s] |  -3.456|   -3.456|-3081.453|-3118.023|    66.42%|   0:00:02.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/15 16:46:23   6156s] |  -3.456|   -3.456|-3081.227|-3117.797|    66.42%|   0:00:01.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/15 16:46:32   6165s] |  -3.456|   -3.456|-3080.936|-3117.506|    66.42%|   0:00:09.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/15 16:46:32   6165s] |  -3.456|   -3.456|-3080.707|-3117.277|    66.43%|   0:00:00.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/15 16:46:33   6166s] |  -3.456|   -3.456|-3080.684|-3117.254|    66.43%|   0:00:01.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/15 16:46:37   6169s] |  -3.456|   -3.456|-3080.357|-3116.927|    66.43%|   0:00:04.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/15 16:46:38   6170s] |  -3.456|   -3.456|-3079.790|-3116.360|    66.44%|   0:00:01.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/15 16:46:45   6178s] |  -3.456|   -3.456|-3078.985|-3115.555|    66.44%|   0:00:07.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/15 16:46:46   6179s] |  -3.456|   -3.456|-3078.944|-3115.514|    66.44%|   0:00:01.0| 2805.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_18_/D   |
[03/15 16:46:51   6184s] |  -3.456|   -3.456|-3078.667|-3115.237|    66.46%|   0:00:05.0| 2806.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_18_/D  |
[03/15 16:46:52   6184s] |  -3.456|   -3.456|-3078.524|-3115.094|    66.46%|   0:00:01.0| 2806.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_18_/D  |
[03/15 16:46:54   6187s] |  -3.456|   -3.456|-3078.473|-3115.043|    66.47%|   0:00:02.0| 2806.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_18_/D  |
[03/15 16:46:57   6190s] |  -3.456|   -3.456|-3077.290|-3113.860|    66.47%|   0:00:03.0| 2806.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_11_/D   |
[03/15 16:47:04   6197s] |  -3.456|   -3.456|-3077.210|-3113.780|    66.47%|   0:00:07.0| 2807.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_14_/D  |
[03/15 16:47:08   6201s] |  -3.456|   -3.456|-3077.084|-3113.654|    66.47%|   0:00:04.0| 2807.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_14_/D  |
[03/15 16:47:10   6203s] |  -3.456|   -3.456|-3076.996|-3113.566|    66.47%|   0:00:02.0| 2807.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_14_/D  |
[03/15 16:47:16   6209s] |  -3.456|   -3.456|-3075.665|-3112.235|    66.47%|   0:00:06.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_13_/D  |
[03/15 16:47:17   6210s] |  -3.456|   -3.456|-3075.607|-3112.177|    66.47%|   0:00:01.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q5_reg_9_/D    |
[03/15 16:47:20   6212s] |  -3.456|   -3.456|-3075.473|-3112.043|    66.47%|   0:00:03.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_15_/D   |
[03/15 16:47:21   6214s] |  -3.456|   -3.456|-3075.337|-3111.907|    66.47%|   0:00:01.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_13_/D  |
[03/15 16:47:22   6215s] |  -3.456|   -3.456|-3075.294|-3111.864|    66.48%|   0:00:01.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_13_/D  |
[03/15 16:47:22   6215s] |  -3.456|   -3.456|-3075.215|-3111.785|    66.48%|   0:00:00.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_13_/D  |
[03/15 16:47:23   6216s] |  -3.456|   -3.456|-3075.195|-3111.765|    66.48%|   0:00:01.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_13_/D  |
[03/15 16:47:30   6223s] |  -3.456|   -3.456|-3074.850|-3111.420|    66.48%|   0:00:07.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_10_/D   |
[03/15 16:47:31   6223s] |  -3.456|   -3.456|-3074.841|-3111.411|    66.48%|   0:00:01.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
[03/15 16:47:33   6226s] |  -3.456|   -3.456|-3074.684|-3111.253|    66.48%|   0:00:02.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D   |
[03/15 16:47:34   6226s] |  -3.456|   -3.456|-3074.561|-3111.131|    66.48%|   0:00:01.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_11_/D   |
[03/15 16:47:35   6228s] |  -3.456|   -3.456|-3074.503|-3111.073|    66.48%|   0:00:01.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_11_/D   |
[03/15 16:47:35   6228s] |  -3.456|   -3.456|-3074.495|-3111.065|    66.48%|   0:00:00.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_11_/D   |
[03/15 16:47:37   6229s] |  -3.456|   -3.456|-3073.608|-3110.178|    66.48%|   0:00:02.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
[03/15 16:47:37   6230s] |  -3.456|   -3.456|-3072.874|-3109.444|    66.48%|   0:00:00.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
[03/15 16:47:37   6230s] |  -3.456|   -3.456|-3072.868|-3109.438|    66.48%|   0:00:00.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D   |
[03/15 16:47:39   6232s] |  -3.456|   -3.456|-3072.538|-3109.108|    66.48%|   0:00:02.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_9_/D    |
[03/15 16:47:51   6244s] |  -3.456|   -3.456|-3072.044|-3108.614|    66.48%|   0:00:12.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_9_/D    |
[03/15 16:47:53   6246s] |  -3.456|   -3.456|-3071.891|-3108.461|    66.49%|   0:00:02.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_9_/D    |
[03/15 16:47:56   6248s] |  -3.456|   -3.456|-3071.802|-3108.372|    66.49%|   0:00:03.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_9_/D   |
[03/15 16:47:56   6249s] |  -3.456|   -3.456|-3071.787|-3108.357|    66.49%|   0:00:00.0| 2808.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q12_reg_9_/D   |
[03/15 16:48:00   6253s] |  -3.456|   -3.456|-3071.396|-3107.966|    66.49%|   0:00:04.0| 2809.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_12_/D  |
[03/15 16:48:00   6253s] |  -3.456|   -3.456|-3071.123|-3107.692|    66.49%|   0:00:00.0| 2809.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_12_/D  |
[03/15 16:48:00   6253s] |  -3.456|   -3.456|-3071.099|-3107.669|    66.49%|   0:00:00.0| 2809.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_12_/D  |
[03/15 16:48:01   6254s] |  -3.456|   -3.456|-3071.084|-3107.654|    66.49%|   0:00:01.0| 2809.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_12_/D  |
[03/15 16:48:02   6255s] |  -3.456|   -3.456|-3071.078|-3107.648|    66.49%|   0:00:01.0| 2809.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_12_/D  |
[03/15 16:48:04   6257s] |  -3.456|   -3.456|-3070.983|-3107.553|    66.49%|   0:00:02.0| 2809.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
[03/15 16:48:04   6257s] |  -3.456|   -3.456|-3070.957|-3107.527|    66.50%|   0:00:00.0| 2809.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_12_/D  |
[03/15 16:48:07   6259s] |  -3.456|   -3.456|-3070.333|-3106.903|    66.50%|   0:00:03.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_9_/D    |
[03/15 16:48:07   6260s] |  -3.456|   -3.456|-3070.086|-3106.656|    66.50%|   0:00:00.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_9_/D    |
[03/15 16:48:08   6260s] |  -3.456|   -3.456|-3070.073|-3106.643|    66.50%|   0:00:01.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_9_/D    |
[03/15 16:48:23   6275s] |  -3.456|   -3.456|-3069.305|-3105.875|    66.50%|   0:00:15.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_14_/D  |
[03/15 16:48:24   6277s] |  -3.456|   -3.456|-3069.294|-3105.864|    66.51%|   0:00:01.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_14_/D  |
[03/15 16:48:35   6288s] |  -3.456|   -3.456|-3068.935|-3105.505|    66.51%|   0:00:11.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_8_/D    |
[03/15 16:48:35   6288s] |  -3.456|   -3.456|-3068.827|-3105.397|    66.51%|   0:00:00.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/15 16:48:37   6290s] |  -3.456|   -3.456|-3068.396|-3104.967|    66.51%|   0:00:02.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/15 16:48:38   6291s] |  -3.456|   -3.456|-3068.147|-3104.717|    66.51%|   0:00:01.0| 2812.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/15 16:48:45   6298s] |  -3.456|   -3.456|-3068.031|-3104.601|    66.51%|   0:00:07.0| 2814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/15 16:48:45   6298s] |  -3.456|   -3.456|-3067.838|-3104.408|    66.51%|   0:00:00.0| 2814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_15_/D   |
[03/15 16:48:58   6311s] |  -3.456|   -3.456|-3066.889|-3103.459|    66.51%|   0:00:13.0| 2814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_12_/D  |
[03/15 16:49:10   6323s] |  -3.456|   -3.456|-3066.825|-3103.396|    66.52%|   0:00:12.0| 2814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_11_/D  |
[03/15 16:49:18   6331s] |  -3.456|   -3.456|-3066.530|-3103.100|    66.52%|   0:00:08.0| 2814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_12_/D  |
[03/15 16:49:20   6333s] |  -3.456|   -3.456|-3066.509|-3103.079|    66.52%|   0:00:02.0| 2813.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_12_/D  |
[03/15 16:49:21   6334s] |  -3.456|   -3.456|-3065.898|-3102.468|    66.52%|   0:00:01.0| 2813.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_12_/D  |
[03/15 16:49:38   6351s] |  -3.456|   -3.456|-3065.669|-3102.240|    66.52%|   0:00:17.0| 2813.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_8_/D   |
[03/15 16:49:54   6367s] |  -3.456|   -3.456|-3065.380|-3101.950|    66.53%|   0:00:16.0| 2814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_8_/D   |
[03/15 16:50:08   6381s] |  -3.456|   -3.456|-3065.076|-3101.646|    66.53%|   0:00:14.0| 2814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_8_/D   |
[03/15 16:50:09   6382s] |  -3.456|   -3.456|-3064.781|-3101.351|    66.53%|   0:00:01.0| 2814.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_8_/D   |
[03/15 16:50:15   6388s] |  -3.456|   -3.456|-3064.410|-3100.980|    66.53%|   0:00:06.0| 2815.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
[03/15 16:50:20   6393s] |  -3.456|   -3.456|-3064.364|-3100.934|    66.54%|   0:00:05.0| 2815.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_7_/D    |
[03/15 16:50:20   6393s] |  -3.456|   -3.456|-3064.049|-3100.619|    66.54%|   0:00:00.0| 2815.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_8_/D   |
[03/15 16:50:23   6396s] |  -3.456|   -3.456|-3064.019|-3100.589|    66.54%|   0:00:03.0| 2816.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_8_/D   |
[03/15 16:50:23   6396s] |  -3.456|   -3.456|-3063.866|-3100.436|    66.54%|   0:00:00.0| 2816.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_11_/D   |
[03/15 16:50:32   6405s] |  -3.456|   -3.456|-3063.737|-3100.307|    66.54%|   0:00:09.0| 2816.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_9_/D   |
[03/15 16:50:34   6407s] |  -3.456|   -3.456|-3063.696|-3100.266|    66.55%|   0:00:02.0| 2816.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_9_/D   |
[03/15 16:50:42   6415s] |  -3.456|   -3.456|-3062.809|-3099.379|    66.55%|   0:00:08.0| 2817.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_11_/D  |
[03/15 16:50:42   6415s] |  -3.456|   -3.456|-3062.562|-3099.132|    66.56%|   0:00:00.0| 2817.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_11_/D  |
[03/15 16:50:43   6416s] |  -3.456|   -3.456|-3062.526|-3099.096|    66.56%|   0:00:01.0| 2817.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_11_/D  |
[03/15 16:50:44   6417s] |  -3.456|   -3.456|-3062.463|-3099.033|    66.56%|   0:00:01.0| 2817.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_11_/D  |
[03/15 16:50:49   6422s] |  -3.456|   -3.456|-3062.448|-3099.018|    66.56%|   0:00:05.0| 2817.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_11_/D  |
[03/15 16:50:51   6424s] |  -3.456|   -3.456|-3062.335|-3098.905|    66.56%|   0:00:02.0| 2818.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q9_reg_11_/D   |
[03/15 16:50:52   6425s] |  -3.456|   -3.456|-3062.140|-3098.710|    66.56%|   0:00:01.0| 2818.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_7_/D    |
[03/15 16:50:54   6427s] |  -3.456|   -3.456|-3061.841|-3098.411|    66.57%|   0:00:02.0| 2818.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/15 16:50:55   6428s] |  -3.456|   -3.456|-3061.786|-3098.356|    66.57%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/15 16:50:56   6429s] |  -3.456|   -3.456|-3061.669|-3098.239|    66.57%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q0_reg_11_/D   |
[03/15 16:50:57   6430s] |  -3.456|   -3.456|-3061.641|-3098.211|    66.57%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_12_/D   |
[03/15 16:51:03   6436s] |  -3.456|   -3.456|-3061.259|-3097.829|    66.57%|   0:00:06.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D    |
[03/15 16:51:04   6437s] |  -3.456|   -3.456|-3061.062|-3097.632|    66.57%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
[03/15 16:51:06   6439s] |  -3.456|   -3.456|-3060.846|-3097.417|    66.57%|   0:00:02.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
[03/15 16:51:07   6440s] |  -3.456|   -3.456|-3060.798|-3097.368|    66.57%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
[03/15 16:51:07   6440s] |  -3.456|   -3.456|-3060.797|-3097.367|    66.58%|   0:00:00.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
[03/15 16:51:08   6441s] |  -3.456|   -3.456|-3060.785|-3097.354|    66.58%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_12_/D   |
[03/15 16:51:11   6444s] |  -3.456|   -3.456|-3060.367|-3096.938|    66.58%|   0:00:03.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_/D   |
[03/15 16:51:12   6445s] |  -3.456|   -3.456|-3060.363|-3096.933|    66.58%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_/D   |
[03/15 16:51:12   6445s] |  -3.456|   -3.456|-3060.316|-3096.886|    66.58%|   0:00:00.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_11_/D   |
[03/15 16:51:13   6446s] |  -3.456|   -3.456|-3060.029|-3096.599|    66.58%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
[03/15 16:51:19   6452s] |  -3.456|   -3.456|-3059.760|-3096.330|    66.58%|   0:00:06.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
[03/15 16:51:22   6455s] |  -3.456|   -3.456|-3059.550|-3096.120|    66.58%|   0:00:03.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
[03/15 16:51:23   6456s] |  -3.456|   -3.456|-3059.532|-3096.102|    66.58%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
[03/15 16:51:24   6457s] |  -3.456|   -3.456|-3059.473|-3096.042|    66.58%|   0:00:01.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D    |
[03/15 16:51:29   6462s] |  -3.456|   -3.456|-3059.178|-3095.748|    66.59%|   0:00:05.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_5_/D    |
[03/15 16:51:38   6471s] |  -3.456|   -3.456|-3058.992|-3095.562|    66.59%|   0:00:09.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_5_/D    |
[03/15 16:51:42   6475s] |  -3.456|   -3.456|-3058.633|-3095.203|    66.59%|   0:00:04.0| 2819.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_9_/D   |
[03/15 16:51:44   6477s] |  -3.456|   -3.456|-3058.630|-3095.200|    66.59%|   0:00:02.0| 2820.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_9_/D   |
[03/15 16:51:48   6481s] |  -3.456|   -3.456|-3058.419|-3094.989|    66.59%|   0:00:04.0| 2820.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_9_/D   |
[03/15 16:51:48   6481s] |  -3.456|   -3.456|-3058.414|-3094.984|    66.59%|   0:00:00.0| 2820.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_9_/D   |
[03/15 16:51:49   6482s] |  -3.456|   -3.456|-3058.404|-3094.974|    66.60%|   0:00:01.0| 2820.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_9_/D   |
[03/15 16:51:55   6488s] |  -3.456|   -3.456|-3058.055|-3094.625|    66.60%|   0:00:06.0| 2821.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
[03/15 16:51:55   6488s] |  -3.456|   -3.456|-3058.020|-3094.590|    66.60%|   0:00:00.0| 2821.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q7_reg_7_/D    |
[03/15 16:51:55   6488s] |  -3.456|   -3.456|-3057.940|-3094.510|    66.60%|   0:00:00.0| 2821.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
[03/15 16:51:57   6490s] |  -3.456|   -3.456|-3057.861|-3094.431|    66.60%|   0:00:02.0| 2821.3M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
[03/15 16:52:00   6493s] |  -3.456|   -3.456|-3057.706|-3094.275|    66.60%|   0:00:03.0| 2820.8M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_12_/D   |
[03/15 16:52:08   6501s] |  -3.456|   -3.456|-3056.879|-3093.449|    66.60%|   0:00:08.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_9_/D    |
[03/15 16:52:08   6501s] |  -3.456|   -3.456|-3056.876|-3093.446|    66.60%|   0:00:00.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_9_/D    |
[03/15 16:52:10   6503s] |  -3.456|   -3.456|-3056.801|-3093.371|    66.61%|   0:00:02.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_9_/D    |
[03/15 16:52:10   6503s] |  -3.456|   -3.456|-3056.737|-3093.307|    66.61%|   0:00:00.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_9_/D    |
[03/15 16:52:15   6509s] |  -3.456|   -3.456|-3056.572|-3093.142|    66.61%|   0:00:05.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_9_/D    |
[03/15 16:52:19   6512s] |  -3.456|   -3.456|-3056.489|-3093.059|    66.61%|   0:00:04.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_9_/D    |
[03/15 16:52:29   6523s] |  -3.456|   -3.456|-3056.033|-3092.604|    66.61%|   0:00:10.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D    |
[03/15 16:52:35   6528s] |  -3.456|   -3.456|-3056.006|-3092.576|    66.61%|   0:00:06.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D    |
[03/15 16:52:39   6532s] |  -3.456|   -3.456|-3055.936|-3092.506|    66.61%|   0:00:04.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D    |
[03/15 16:52:39   6532s] |  -3.456|   -3.456|-3055.861|-3092.431|    66.61%|   0:00:00.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D    |
[03/15 16:52:39   6533s] |  -3.456|   -3.456|-3055.771|-3092.341|    66.62%|   0:00:00.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q8_reg_8_/D    |
[03/15 16:52:46   6539s] |  -3.456|   -3.456|-3054.158|-3090.728|    66.62%|   0:00:07.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
[03/15 16:52:55   6549s] |  -3.456|   -3.456|-3053.841|-3090.411|    66.62%|   0:00:09.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
[03/15 16:52:57   6550s] |  -3.456|   -3.456|-3053.569|-3090.139|    66.62%|   0:00:02.0| 2841.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
[03/15 16:53:01   6554s] |  -3.456|   -3.456|-3053.468|-3090.038|    66.62%|   0:00:04.0| 2824.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_11_/D   |
[03/15 16:53:15   6569s] |  -3.456|   -3.456|-3052.703|-3089.273|    66.62%|   0:00:14.0| 2825.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_11_/D   |
[03/15 16:53:16   6569s] |  -3.456|   -3.456|-3051.947|-3088.517|    66.62%|   0:00:01.0| 2825.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_11_/D   |
[03/15 16:53:16   6570s] |  -3.456|   -3.456|-3051.784|-3088.354|    66.63%|   0:00:00.0| 2825.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_11_/D   |
[03/15 16:53:17   6570s] |  -3.456|   -3.456|-3051.621|-3088.191|    66.63%|   0:00:01.0| 2825.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_11_/D   |
[03/15 16:53:36   6589s] |  -3.456|   -3.456|-3051.216|-3087.786|    66.63%|   0:00:19.0| 2825.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q5_reg_6_/D    |
[03/15 16:54:03   6616s] |  -3.456|   -3.456|-3050.704|-3087.274|    66.64%|   0:00:27.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
[03/15 16:54:12   6625s] |  -3.456|   -3.456|-3050.701|-3087.271|    66.64%|   0:00:09.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D    |
[03/15 16:54:13   6626s] |  -3.456|   -3.456|-3050.469|-3087.039|    66.64%|   0:00:01.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_6_/D    |
[03/15 16:54:25   6638s] |  -3.456|   -3.456|-3050.383|-3086.953|    66.65%|   0:00:12.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_6_/D    |
[03/15 16:54:26   6639s] |  -3.456|   -3.456|-3050.229|-3086.799|    66.65%|   0:00:01.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D    |
[03/15 16:54:33   6646s] |  -3.456|   -3.456|-3049.698|-3086.268|    66.65%|   0:00:07.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D    |
[03/15 16:54:33   6647s] |  -3.456|   -3.456|-3049.622|-3086.192|    66.66%|   0:00:00.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D    |
[03/15 16:54:33   6647s] |  -3.456|   -3.456|-3049.593|-3086.163|    66.66%|   0:00:00.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D    |
[03/15 16:54:34   6647s] |  -3.456|   -3.456|-3049.583|-3086.153|    66.66%|   0:00:01.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D    |
[03/15 16:54:37   6650s] |  -3.456|   -3.456|-3049.372|-3085.942|    66.66%|   0:00:03.0| 2826.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_7_/D   |
[03/15 16:54:51   6665s] |  -3.456|   -3.456|-3049.080|-3085.650|    66.66%|   0:00:14.0| 2829.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_5_/D    |
[03/15 16:55:02   6675s] |  -3.456|   -3.456|-3048.989|-3085.559|    66.66%|   0:00:11.0| 2830.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_7_/D   |
[03/15 16:55:02   6675s] |  -3.456|   -3.456|-3048.939|-3085.509|    66.66%|   0:00:00.0| 2830.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_7_/D   |
[03/15 16:55:03   6676s] |  -3.456|   -3.456|-3048.908|-3085.478|    66.67%|   0:00:01.0| 2830.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_7_/D   |
[03/15 16:55:03   6676s] |  -3.456|   -3.456|-3048.863|-3085.433|    66.67%|   0:00:00.0| 2831.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_7_/D   |
[03/15 16:55:16   6690s] |  -3.456|   -3.456|-3048.161|-3084.731|    66.67%|   0:00:13.0| 2831.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_6_/D    |
[03/15 16:55:20   6694s] |  -3.456|   -3.456|-3048.148|-3084.718|    66.67%|   0:00:04.0| 2831.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_6_/D    |
[03/15 16:55:28   6702s] |  -3.456|   -3.456|-3048.134|-3084.704|    66.67%|   0:00:08.0| 2831.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_6_/D    |
[03/15 16:55:28   6702s] |  -3.456|   -3.456|-3048.126|-3084.696|    66.67%|   0:00:00.0| 2831.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q1_reg_6_/D    |
[03/15 16:55:29   6703s] |  -3.456|   -3.456|-3047.816|-3084.385|    66.67%|   0:00:01.0| 2831.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_6_/D    |
[03/15 16:55:30   6703s] |  -3.456|   -3.456|-3047.768|-3084.338|    66.67%|   0:00:01.0| 2831.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_6_/D    |
[03/15 16:55:31   6705s] |  -3.456|   -3.456|-3046.945|-3083.515|    66.67%|   0:00:01.0| 2832.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/15 16:55:37   6710s] |  -3.456|   -3.456|-3046.713|-3083.283|    66.67%|   0:00:06.0| 2832.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_6_/D   |
[03/15 16:55:39   6713s] |  -3.456|   -3.456|-3046.670|-3083.240|    66.67%|   0:00:02.0| 2832.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_7_/D   |
[03/15 16:55:42   6715s] |  -3.456|   -3.456|-3046.363|-3082.933|    66.67%|   0:00:03.0| 2832.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_7_/D   |
[03/15 16:55:45   6718s] |  -3.456|   -3.456|-3046.243|-3082.813|    66.67%|   0:00:03.0| 2832.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_7_/D   |
[03/15 16:55:45   6718s] |  -3.456|   -3.456|-3046.065|-3082.635|    66.67%|   0:00:00.0| 2832.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_7_/D   |
[03/15 16:55:45   6719s] |  -3.456|   -3.456|-3046.002|-3082.572|    66.68%|   0:00:00.0| 2832.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q12_reg_7_/D   |
[03/15 16:55:47   6720s] |  -3.456|   -3.456|-3045.696|-3082.266|    66.68%|   0:00:02.0| 2832.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
[03/15 16:55:50   6723s] |  -3.456|   -3.456|-3045.594|-3082.164|    66.68%|   0:00:03.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_5_/D   |
[03/15 16:55:53   6726s] |  -3.456|   -3.456|-3045.325|-3081.896|    66.68%|   0:00:03.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
[03/15 16:56:00   6734s] |  -3.456|   -3.456|-3045.891|-3082.461|    66.69%|   0:00:07.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q0_reg_6_/D    |
[03/15 16:56:05   6738s] |  -3.456|   -3.456|-3045.781|-3082.351|    66.69%|   0:00:05.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_4_/D    |
[03/15 16:56:06   6739s] |  -3.456|   -3.456|-3045.265|-3081.835|    66.70%|   0:00:01.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_4_/D    |
[03/15 16:56:06   6740s] |  -3.456|   -3.456|-3045.252|-3081.822|    66.70%|   0:00:00.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_4_/D    |
[03/15 16:56:07   6740s] |  -3.456|   -3.456|-3045.238|-3081.808|    66.70%|   0:00:01.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
[03/15 16:56:10   6744s] |  -3.456|   -3.456|-3045.188|-3081.758|    66.70%|   0:00:03.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
[03/15 16:56:25   6759s] |  -3.456|   -3.456|-3045.131|-3081.701|    66.71%|   0:00:15.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
[03/15 16:56:32   6766s] |  -3.456|   -3.456|-3044.856|-3081.426|    66.71%|   0:00:07.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
[03/15 16:56:45   6779s] |  -3.456|   -3.456|-3044.960|-3081.530|    66.71%|   0:00:13.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_4_/D   |
[03/15 16:56:48   6782s] |  -3.456|   -3.456|-3044.879|-3081.448|    66.71%|   0:00:03.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_7_/D    |
[03/15 16:56:49   6782s] |  -3.456|   -3.456|-3044.821|-3081.391|    66.72%|   0:00:01.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_7_/D    |
[03/15 16:56:49   6782s] |  -3.456|   -3.456|-3044.811|-3081.381|    66.72%|   0:00:00.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_7_/D    |
[03/15 16:56:49   6783s] |  -3.456|   -3.456|-3044.767|-3081.336|    66.72%|   0:00:00.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_7_/D    |
[03/15 16:56:58   6791s] |  -3.456|   -3.456|-3044.317|-3080.887|    66.72%|   0:00:09.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_8_/D   |
[03/15 16:56:58   6791s] |  -3.456|   -3.456|-3044.137|-3080.708|    66.72%|   0:00:00.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_8_/D   |
[03/15 16:57:10   6803s] |  -3.456|   -3.456|-3043.953|-3080.523|    66.73%|   0:00:12.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_8_/D   |
[03/15 16:57:16   6809s] |  -3.456|   -3.456|-3043.862|-3080.432|    66.73%|   0:00:06.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_8_/D   |
[03/15 16:57:22   6816s] |  -3.456|   -3.456|-3043.698|-3080.268|    66.73%|   0:00:06.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
[03/15 16:57:23   6816s] |  -3.456|   -3.456|-3043.118|-3079.688|    66.73%|   0:00:01.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
[03/15 16:57:25   6819s] |  -3.456|   -3.456|-3042.858|-3079.427|    66.74%|   0:00:02.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
[03/15 16:57:31   6825s] |  -3.456|   -3.456|-3042.601|-3079.171|    66.74%|   0:00:06.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_6_/D    |
[03/15 16:57:33   6827s] |  -3.456|   -3.456|-3042.479|-3079.049|    66.74%|   0:00:02.0| 2851.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_6_/D    |
[03/15 16:57:43   6837s] |  -3.456|   -3.456|-3042.438|-3079.009|    66.74%|   0:00:10.0| 2837.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_6_/D    |
[03/15 16:57:45   6839s] |  -3.456|   -3.456|-3042.354|-3078.924|    66.74%|   0:00:02.0| 2837.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
[03/15 16:57:48   6841s] |  -3.456|   -3.456|-3042.335|-3078.906|    66.75%|   0:00:03.0| 2837.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
[03/15 16:57:51   6844s] |  -3.456|   -3.456|-3042.316|-3078.886|    66.75%|   0:00:03.0| 2837.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
[03/15 16:57:56   6849s] |  -3.456|   -3.456|-3042.123|-3078.693|    66.75%|   0:00:05.0| 2837.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
[03/15 16:58:00   6854s] |  -3.456|   -3.456|-3041.875|-3078.446|    66.75%|   0:00:04.0| 2838.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_4_/D    |
[03/15 16:58:01   6854s] |  -3.456|   -3.456|-3041.813|-3078.383|    66.75%|   0:00:01.0| 2838.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_6_/D   |
[03/15 16:58:02   6855s] |  -3.456|   -3.456|-3041.747|-3078.317|    66.75%|   0:00:01.0| 2838.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_6_/D   |
[03/15 16:58:11   6865s] |  -3.456|   -3.456|-3041.191|-3077.761|    66.76%|   0:00:09.0| 2838.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
[03/15 16:58:11   6865s] |  -3.456|   -3.456|-3041.051|-3077.621|    66.76%|   0:00:00.0| 2838.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
[03/15 16:58:12   6865s] |  -3.456|   -3.456|-3040.927|-3077.497|    66.76%|   0:00:01.0| 2838.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
[03/15 16:58:12   6866s] |  -3.456|   -3.456|-3040.785|-3077.355|    66.76%|   0:00:00.0| 2838.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
[03/15 16:58:12   6866s] |  -3.456|   -3.456|-3040.776|-3077.346|    66.76%|   0:00:00.0| 2838.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q3_reg_6_/D    |
[03/15 16:58:23   6877s] |  -3.456|   -3.456|-3040.746|-3077.316|    66.76%|   0:00:11.0| 2839.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_4_/D    |
[03/15 16:58:29   6883s] |  -3.456|   -3.456|-3040.552|-3077.123|    66.76%|   0:00:06.0| 2839.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_4_/D   |
[03/15 16:58:29   6883s] |  -3.456|   -3.456|-3040.536|-3077.106|    66.76%|   0:00:00.0| 2840.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_4_/D   |
[03/15 16:58:37   6891s] |  -3.456|   -3.456|-3040.374|-3076.944|    66.77%|   0:00:08.0| 2840.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q10_reg_4_/D   |
[03/15 16:58:46   6899s] |  -3.456|   -3.456|-3040.454|-3077.023|    66.77%|   0:00:09.0| 2842.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_6_/D   |
[03/15 16:58:46   6899s] |  -3.456|   -3.456|-3040.445|-3077.015|    66.77%|   0:00:00.0| 2842.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_6_/D   |
[03/15 16:58:46   6900s] |  -3.456|   -3.456|-3040.435|-3077.005|    66.77%|   0:00:00.0| 2842.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_6_/D   |
[03/15 16:58:47   6900s] |  -3.456|   -3.456|-3040.373|-3076.943|    66.77%|   0:00:01.0| 2842.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_7_/D    |
[03/15 16:58:53   6907s] |  -3.456|   -3.456|-3040.329|-3076.899|    66.77%|   0:00:06.0| 2842.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_8_/D    |
[03/15 16:58:59   6912s] |  -3.456|   -3.456|-3040.290|-3076.860|    66.77%|   0:00:06.0| 2842.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
[03/15 16:59:00   6914s] |  -3.456|   -3.456|-3040.283|-3076.854|    66.78%|   0:00:01.0| 2842.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_4_/D    |
[03/15 16:59:01   6915s] |  -3.456|   -3.456|-3040.222|-3076.792|    66.78%|   0:00:01.0| 2842.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
[03/15 16:59:07   6920s] |  -3.456|   -3.456|-3040.075|-3076.645|    66.78%|   0:00:06.0| 2842.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
[03/15 16:59:10   6924s] |  -3.456|   -3.456|-3039.890|-3076.460|    66.78%|   0:00:03.0| 2842.9M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_7_/D   |
[03/15 16:59:13   6927s] |  -3.456|   -3.456|-3039.782|-3076.352|    66.78%|   0:00:03.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
[03/15 16:59:19   6933s] |  -3.456|   -3.456|-3039.319|-3075.889|    66.78%|   0:00:06.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_4_/D    |
[03/15 16:59:19   6933s] |  -3.456|   -3.456|-3039.030|-3075.600|    66.78%|   0:00:00.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
[03/15 16:59:22   6936s] |  -3.456|   -3.456|-3038.414|-3074.984|    66.78%|   0:00:03.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
[03/15 16:59:25   6938s] |  -3.456|   -3.456|-3038.403|-3074.973|    66.78%|   0:00:03.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
[03/15 16:59:25   6939s] |  -3.456|   -3.456|-3038.382|-3074.952|    66.78%|   0:00:00.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q14_reg_6_/D   |
[03/15 16:59:29   6943s] |  -3.456|   -3.456|-3038.337|-3074.907|    66.79%|   0:00:04.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_7_/D    |
[03/15 16:59:30   6944s] |  -3.456|   -3.456|-3038.332|-3074.902|    66.79%|   0:00:01.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_7_/D    |
[03/15 16:59:37   6951s] |  -3.456|   -3.456|-3038.259|-3074.829|    66.79%|   0:00:07.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_5_/D   |
[03/15 16:59:38   6952s] |  -3.456|   -3.456|-3038.230|-3074.800|    66.79%|   0:00:01.0| 2862.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_6_/D   |
[03/15 16:59:47   6961s] |  -3.456|   -3.456|-3038.123|-3074.693|    66.79%|   0:00:09.0| 2860.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_6_/D   |
[03/15 16:59:48   6961s] |  -3.456|   -3.456|-3038.015|-3074.585|    66.79%|   0:00:01.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_6_/D   |
[03/15 16:59:52   6966s] |  -3.456|   -3.456|-3037.554|-3074.124|    66.79%|   0:00:04.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
[03/15 16:59:52   6966s] |  -3.456|   -3.456|-3037.253|-3073.823|    66.79%|   0:00:00.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
[03/15 16:59:53   6967s] |  -3.456|   -3.456|-3037.064|-3073.634|    66.79%|   0:00:01.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
[03/15 16:59:53   6967s] |  -3.456|   -3.456|-3037.001|-3073.571|    66.79%|   0:00:00.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
[03/15 16:59:56   6969s] |  -3.456|   -3.456|-3036.815|-3073.385|    66.79%|   0:00:03.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
[03/15 16:59:56   6970s] |  -3.456|   -3.456|-3036.793|-3073.363|    66.79%|   0:00:00.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_3_/D   |
[03/15 17:00:04   6978s] |  -3.456|   -3.456|-3036.660|-3073.230|    66.79%|   0:00:08.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
[03/15 17:00:13   6986s] |  -3.456|   -3.456|-3036.518|-3073.088|    66.80%|   0:00:09.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
[03/15 17:00:14   6988s] |  -3.456|   -3.456|-3036.491|-3073.061|    66.80%|   0:00:01.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q13_reg_3_/D   |
[03/15 17:00:15   6989s] |  -3.456|   -3.456|-3036.170|-3072.740|    66.80%|   0:00:01.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
[03/15 17:00:16   6990s] |  -3.456|   -3.456|-3036.076|-3072.646|    66.80%|   0:00:01.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
[03/15 17:00:19   6992s] |  -3.456|   -3.456|-3035.979|-3072.549|    66.81%|   0:00:03.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_3_/D    |
[03/15 17:00:19   6992s] |  -3.456|   -3.456|-3035.857|-3072.427|    66.81%|   0:00:00.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_6_/D    |
[03/15 17:00:19   6993s] |  -3.456|   -3.456|-3035.658|-3072.228|    66.81%|   0:00:00.0| 2842.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q14_reg_5_/D   |
[03/15 17:00:20   6994s] |  -3.456|   -3.456|-3035.557|-3072.127|    66.81%|   0:00:01.0| 2844.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
[03/15 17:00:21   6995s] |  -3.456|   -3.456|-3035.555|-3072.125|    66.81%|   0:00:01.0| 2844.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
[03/15 17:00:22   6996s] |  -3.456|   -3.456|-3035.538|-3072.107|    66.81%|   0:00:01.0| 2844.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_3_/D   |
[03/15 17:00:22   6996s] |  -3.456|   -3.456|-3035.327|-3071.897|    66.81%|   0:00:00.0| 2844.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/15 17:00:27   7000s] |  -3.456|   -3.456|-3035.215|-3071.785|    66.81%|   0:00:05.0| 2843.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/15 17:00:30   7003s] |  -3.456|   -3.456|-3035.117|-3071.687|    66.81%|   0:00:03.0| 2843.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_3_/D   |
[03/15 17:00:37   7011s] |  -3.456|   -3.456|-3035.107|-3071.677|    66.81%|   0:00:07.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_3_/D   |
[03/15 17:00:37   7011s] |  -3.456|   -3.456|-3035.097|-3071.667|    66.81%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q12_reg_3_/D   |
[03/15 17:00:41   7015s] |  -3.456|   -3.456|-3034.935|-3071.505|    66.81%|   0:00:04.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_5_/D   |
[03/15 17:00:41   7015s] |  -3.456|   -3.456|-3034.846|-3071.417|    66.81%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_3_/D    |
[03/15 17:00:43   7017s] |  -3.456|   -3.456|-3034.777|-3071.347|    66.82%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_3_/D    |
[03/15 17:00:44   7018s] |  -3.456|   -3.456|-3034.667|-3071.237|    66.82%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
[03/15 17:00:54   7028s] |  -3.456|   -3.456|-3034.583|-3071.154|    66.82%|   0:00:10.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
[03/15 17:01:04   7038s] |  -3.456|   -3.456|-3034.456|-3071.026|    66.82%|   0:00:10.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
[03/15 17:01:14   7048s] |  -3.456|   -3.456|-3034.448|-3071.018|    66.82%|   0:00:10.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
[03/15 17:01:14   7048s] |  -3.456|   -3.456|-3034.398|-3070.968|    66.83%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
[03/15 17:01:19   7052s] |  -3.456|   -3.456|-3034.371|-3070.940|    66.83%|   0:00:05.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
[03/15 17:01:27   7061s] |  -3.456|   -3.456|-3034.227|-3070.796|    66.83%|   0:00:08.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
[03/15 17:01:31   7065s] |  -3.456|   -3.456|-3034.164|-3070.734|    66.84%|   0:00:04.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
[03/15 17:01:34   7067s] |  -3.456|   -3.456|-3034.118|-3070.688|    66.84%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
[03/15 17:01:36   7070s] |  -3.456|   -3.456|-3034.004|-3070.574|    66.84%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_5_/D   |
[03/15 17:01:38   7072s] |  -3.456|   -3.456|-3033.935|-3070.505|    66.84%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_3_/D    |
[03/15 17:01:47   7081s] |  -3.456|   -3.456|-3033.878|-3070.448|    66.84%|   0:00:09.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_3_/D    |
[03/15 17:01:50   7084s] |  -3.456|   -3.456|-3033.593|-3070.163|    66.84%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q4_reg_3_/D    |
[03/15 17:01:52   7086s] |  -3.456|   -3.456|-3033.217|-3069.787|    66.84%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/15 17:01:53   7086s] |  -3.456|   -3.456|-3033.044|-3069.614|    66.84%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/15 17:01:53   7087s] |  -3.456|   -3.456|-3032.652|-3069.222|    66.84%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/15 17:01:54   7088s] |  -3.456|   -3.456|-3032.508|-3069.078|    66.84%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_3_/D    |
[03/15 17:01:55   7089s] |  -3.456|   -3.456|-3032.217|-3068.787|    66.85%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
[03/15 17:01:59   7093s] |  -3.456|   -3.456|-3032.196|-3068.766|    66.85%|   0:00:04.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_2_/D   |
[03/15 17:02:00   7094s] |  -3.456|   -3.456|-3031.553|-3068.123|    66.86%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_4_/D   |
[03/15 17:02:06   7100s] |  -3.456|   -3.456|-3031.466|-3068.036|    66.85%|   0:00:06.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
[03/15 17:02:08   7102s] |  -3.456|   -3.456|-3031.436|-3068.006|    66.86%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
[03/15 17:02:08   7102s] |  -3.456|   -3.456|-3031.423|-3067.993|    66.86%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
[03/15 17:02:09   7102s] |  -3.456|   -3.456|-3031.400|-3067.970|    66.86%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q2_reg_2_/D    |
[03/15 17:02:09   7103s] |  -3.456|   -3.456|-3031.354|-3067.924|    66.86%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_4_/D    |
[03/15 17:02:13   7107s] |  -3.456|   -3.456|-3031.086|-3067.656|    66.86%|   0:00:04.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
[03/15 17:02:14   7108s] |  -3.456|   -3.456|-3031.002|-3067.572|    66.86%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
[03/15 17:02:16   7109s] |  -3.456|   -3.456|-3030.978|-3067.548|    66.86%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_2_/D   |
[03/15 17:02:16   7110s] |  -3.456|   -3.456|-3030.783|-3067.354|    66.86%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_2_/D   |
[03/15 17:02:16   7110s] |  -3.456|   -3.456|-3030.779|-3067.349|    66.86%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_2_/D   |
[03/15 17:02:18   7111s] |  -3.456|   -3.456|-3030.732|-3067.302|    66.86%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
[03/15 17:02:25   7119s] |  -3.456|   -3.456|-3030.716|-3067.286|    66.86%|   0:00:07.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
[03/15 17:02:25   7119s] |  -3.456|   -3.456|-3030.702|-3067.272|    66.86%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
[03/15 17:02:25   7119s] |  -3.456|   -3.456|-3030.695|-3067.265|    66.86%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q1_reg_3_/D    |
[03/15 17:02:26   7120s] |  -3.456|   -3.456|-3030.660|-3067.230|    66.86%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
[03/15 17:02:29   7123s] |  -3.456|   -3.456|-3030.513|-3067.083|    66.86%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
[03/15 17:02:32   7126s] |  -3.456|   -3.456|-3030.310|-3066.880|    66.86%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
[03/15 17:02:37   7131s] |  -3.456|   -3.456|-3030.175|-3066.745|    66.86%|   0:00:05.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
[03/15 17:02:38   7132s] |  -3.456|   -3.456|-3030.165|-3066.735|    66.86%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_2_/D    |
[03/15 17:02:38   7132s] |  -3.456|   -3.456|-3029.957|-3066.527|    66.86%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
[03/15 17:02:43   7137s] |  -3.456|   -3.456|-3029.943|-3066.513|    66.86%|   0:00:05.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
[03/15 17:02:43   7137s] |  -3.456|   -3.456|-3029.927|-3066.497|    66.87%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q9_reg_4_/D    |
[03/15 17:02:45   7139s] |  -3.456|   -3.456|-3029.768|-3066.338|    66.87%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
[03/15 17:02:46   7140s] |  -3.456|   -3.456|-3029.760|-3066.330|    66.87%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
[03/15 17:02:46   7140s] |  -3.456|   -3.456|-3029.622|-3066.192|    66.87%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q6_reg_2_/D    |
[03/15 17:02:48   7142s] |  -3.456|   -3.456|-3029.498|-3066.068|    66.87%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_4_/D   |
[03/15 17:02:49   7143s] |  -3.456|   -3.456|-3029.421|-3065.991|    66.87%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_4_/D   |
[03/15 17:02:51   7145s] |  -3.456|   -3.456|-3029.337|-3065.907|    66.87%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q10_reg_4_/D   |
[03/15 17:02:57   7151s] |  -3.456|   -3.456|-3029.289|-3065.859|    66.87%|   0:00:06.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_2_/D    |
[03/15 17:03:00   7154s] |  -3.456|   -3.456|-3029.250|-3065.820|    66.88%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
[03/15 17:03:04   7158s] |  -3.456|   -3.456|-3029.238|-3065.808|    66.89%|   0:00:04.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q5_reg_2_/D    |
[03/15 17:03:05   7159s] |  -3.456|   -3.456|-3029.224|-3065.794|    66.89%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
[03/15 17:03:05   7159s] |  -3.456|   -3.456|-3029.219|-3065.789|    66.89%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q2_reg_2_/D    |
[03/15 17:03:08   7162s] |  -3.456|   -3.456|-3029.140|-3065.710|    66.89%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
[03/15 17:03:08   7162s] |  -3.456|   -3.456|-3029.119|-3065.689|    66.89%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_3_/D   |
[03/15 17:03:12   7166s] |  -3.456|   -3.456|-3028.992|-3065.562|    66.89%|   0:00:04.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_3_/D   |
[03/15 17:03:17   7171s] |  -3.456|   -3.456|-3028.579|-3065.149|    66.89%|   0:00:05.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_3_/D   |
[03/15 17:03:24   7178s] |  -3.456|   -3.456|-3028.441|-3065.011|    66.89%|   0:00:07.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_3_/D   |
[03/15 17:03:24   7178s] |  -3.456|   -3.456|-3028.383|-3064.953|    66.89%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
[03/15 17:03:24   7178s] |  -3.456|   -3.456|-3028.316|-3064.886|    66.89%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
[03/15 17:03:26   7180s] |  -3.456|   -3.456|-3028.275|-3064.845|    66.89%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
[03/15 17:03:29   7183s] |  -3.456|   -3.456|-3027.859|-3064.429|    66.90%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_2_/D    |
[03/15 17:03:29   7183s] |  -3.456|   -3.456|-3027.806|-3064.376|    66.90%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_3_/D   |
[03/15 17:03:30   7184s] |  -3.456|   -3.456|-3027.780|-3064.350|    66.90%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_3_/D    |
[03/15 17:03:33   7187s] |  -3.456|   -3.456|-3027.383|-3063.953|    66.90%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_3_/D   |
[03/15 17:03:33   7187s] |  -3.456|   -3.456|-3027.271|-3063.841|    66.90%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_3_/D   |
[03/15 17:03:36   7190s] |  -3.456|   -3.456|-3027.208|-3063.777|    66.90%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_3_/D   |
[03/15 17:03:37   7191s] |  -3.456|   -3.456|-3027.087|-3063.657|    66.90%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_3_/D   |
[03/15 17:03:42   7196s] |  -3.456|   -3.456|-3026.939|-3063.509|    66.91%|   0:00:05.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_3_/D   |
[03/15 17:03:49   7203s] |  -3.456|   -3.456|-3026.777|-3063.347|    66.91%|   0:00:07.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_3_/D   |
[03/15 17:03:49   7203s] |  -3.456|   -3.456|-3026.764|-3063.333|    66.91%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_3_/D   |
[03/15 17:03:50   7204s] |  -3.456|   -3.456|-3026.528|-3063.098|    66.92%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_1_/D    |
[03/15 17:03:51   7205s] |  -3.456|   -3.456|-3026.479|-3063.049|    66.92%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_1_/D    |
[03/15 17:03:51   7205s] |  -3.456|   -3.456|-3026.448|-3063.018|    66.92%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_1_/D    |
[03/15 17:03:52   7206s] |  -3.456|   -3.456|-3026.029|-3062.598|    66.92%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_3_/D    |
[03/15 17:03:53   7207s] |  -3.456|   -3.456|-3026.017|-3062.587|    66.92%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
[03/15 17:03:53   7207s] |  -3.456|   -3.456|-3026.013|-3062.583|    66.92%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
[03/15 17:03:53   7207s] |  -3.456|   -3.456|-3026.000|-3062.570|    66.92%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
[03/15 17:03:54   7208s] |  -3.456|   -3.456|-3025.379|-3061.949|    66.93%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_/D    |
[03/15 17:03:56   7210s] |  -3.456|   -3.456|-3025.331|-3061.901|    66.93%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_/D    |
[03/15 17:03:57   7212s] |  -3.456|   -3.456|-3025.168|-3061.739|    66.93%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_1_/D   |
[03/15 17:03:58   7212s] |  -3.456|   -3.456|-3025.140|-3061.710|    66.93%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q10_reg_1_/D   |
[03/15 17:04:01   7215s] |  -3.456|   -3.456|-3024.946|-3061.516|    66.94%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_/D    |
[03/15 17:04:04   7218s] |  -3.456|   -3.456|-3024.856|-3061.426|    66.94%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q5_reg_2_/D    |
[03/15 17:04:05   7219s] |  -3.456|   -3.456|-3024.666|-3061.236|    66.94%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_1_/D    |
[03/15 17:04:05   7219s] |  -3.456|   -3.456|-3024.662|-3061.232|    66.94%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_1_/D    |
[03/15 17:04:09   7223s] |  -3.456|   -3.456|-3024.502|-3061.073|    66.94%|   0:00:04.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_1_/D    |
[03/15 17:04:10   7224s] |  -3.456|   -3.456|-3024.113|-3060.683|    66.96%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D    |
[03/15 17:04:11   7225s] |  -3.456|   -3.456|-3023.998|-3060.568|    66.96%|   0:00:01.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D    |
[03/15 17:04:11   7226s] |  -3.456|   -3.456|-3023.940|-3060.510|    66.96%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q4_reg_1_/D    |
[03/15 17:04:14   7229s] |  -3.456|   -3.456|-3021.642|-3058.212|    66.98%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_2_/D   |
[03/15 17:04:16   7230s] |  -3.456|   -3.456|-3021.487|-3058.057|    66.99%|   0:00:02.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_2_/D   |
[03/15 17:04:16   7230s] |  -3.456|   -3.456|-3021.450|-3058.020|    66.99%|   0:00:00.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_2_/D   |
[03/15 17:04:19   7233s] |  -3.456|   -3.456|-3021.087|-3057.657|    67.02%|   0:00:03.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_1_/D    |
[03/15 17:04:24   7238s] |  -3.456|   -3.456|-3020.792|-3057.362|    67.04%|   0:00:05.0| 2864.1M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_1_/D    |
[03/15 17:04:32   7246s] |  -3.456|   -3.456|-3020.585|-3057.155|    67.06%|   0:00:07.0| 2864.1M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_20_/D                      |
[03/15 17:04:34   7248s] |  -3.456|   -3.456|-3018.499|-3055.069|    67.06%|   0:00:03.0| 2874.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
[03/15 17:04:34   7248s] |  -3.456|   -3.456|-3018.486|-3055.056|    67.06%|   0:00:00.0| 2874.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
[03/15 17:04:36   7250s] |  -3.456|   -3.456|-3018.265|-3054.835|    67.09%|   0:00:02.0| 2874.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
[03/15 17:04:37   7251s] |  -3.456|   -3.456|-3018.253|-3054.823|    67.09%|   0:00:01.0| 2874.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
[03/15 17:04:39   7253s] |  -3.456|   -3.456|-3018.184|-3054.753|    67.10%|   0:00:02.0| 2874.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
[03/15 17:04:39   7253s] |  -3.456|   -3.456|-3018.169|-3054.740|    67.11%|   0:00:00.0| 2874.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_1_/D    |
[03/15 17:04:42   7256s] |  -3.456|   -3.456|-3013.373|-3049.952|    67.13%|   0:00:03.0| 2874.2M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_3_/D                       |
[03/15 17:04:43   7257s] |  -3.456|   -3.456|-3012.451|-3049.030|    67.13%|   0:00:01.0| 2893.2M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_3_/D                       |
[03/15 17:04:45   7259s] |  -3.456|   -3.456|-3012.331|-3048.909|    67.14%|   0:00:02.0| 2893.2M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_127_/D                     |
[03/15 17:04:46   7260s] |  -3.456|   -3.456|-3012.301|-3048.879|    67.14%|   0:00:01.0| 2893.2M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_28_/D                      |
[03/15 17:04:48   7262s] |  -3.456|   -3.456|-3012.232|-3048.811|    67.16%|   0:00:02.0| 2893.2M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_20_/D                      |
[03/15 17:04:50   7264s] |  -3.456|   -3.456|-3011.319|-3047.902|    67.16%|   0:00:02.0| 2893.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_1_/D    |
[03/15 17:04:50   7264s] |  -3.456|   -3.456|-3011.314|-3047.897|    67.16%|   0:00:00.0| 2893.2M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_1_/D    |
[03/15 17:04:51   7265s] |  -3.456|   -3.456|-3011.185|-3047.768|    67.16%|   0:00:01.0| 2893.2M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_4_/D                       |
[03/15 17:04:52   7267s] |  -3.456|   -3.456|-3009.089|-3045.680|    67.17%|   0:00:01.0| 2893.2M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_4_/D                       |
[03/15 17:04:53   7267s] |  -3.456|   -3.456|-3009.063|-3045.655|    67.17%|   0:00:01.0| 2893.2M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_60_/D                      |
[03/15 17:04:54   7268s] |  -3.456|   -3.456|-3008.281|-3044.878|    67.17%|   0:00:01.0| 2912.3M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_3_/D                       |
[03/15 17:04:55   7269s] |  -3.456|   -3.456|-3008.267|-3044.864|    67.17%|   0:00:01.0| 2912.3M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_7_/D                       |
[03/15 17:04:57   7271s] |  -3.456|   -3.456|-3007.757|-3044.354|    67.17%|   0:00:02.0| 2912.3M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_3_/D                       |
[03/15 17:04:58   7272s] |  -3.456|   -3.456|-3007.737|-3044.333|    67.18%|   0:00:01.0| 2912.3M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_1_/D                       |
[03/15 17:05:00   7274s] |  -3.456|   -3.456|-3007.150|-3043.747|    67.18%|   0:00:02.0| 2912.3M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_1_/D                       |
[03/15 17:05:01   7275s] |  -3.456|   -3.456|-3007.138|-3043.735|    67.18%|   0:00:01.0| 2857.8M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_1_/D                       |
[03/15 17:05:01   7275s] |  -3.456|   -3.456|-3007.136|-3043.733|    67.18%|   0:00:00.0| 2857.8M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_1_/D                       |
[03/15 17:05:04   7278s] |  -3.456|   -3.456|-3007.125|-3043.722|    67.18%|   0:00:03.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_1_/D                       |
[03/15 17:05:06   7280s] |  -3.456|   -3.456|-3007.089|-3043.686|    67.18%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_1_/D                       |
[03/15 17:05:06   7280s] |  -3.456|   -3.456|-3007.082|-3043.680|    67.18%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_1_/D                       |
[03/15 17:05:08   7283s] |  -3.456|   -3.456|-3004.592|-3041.189|    67.19%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_120_/D                     |
[03/15 17:05:10   7284s] |  -3.456|   -3.456|-3004.585|-3041.183|    67.19%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_67_/D                      |
[03/15 17:05:11   7285s] |  -3.456|   -3.456|-3004.573|-3041.171|    67.19%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_67_/D                      |
[03/15 17:05:11   7285s] |  -3.456|   -3.456|-3004.561|-3041.159|    67.19%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_120_/D                     |
[03/15 17:05:12   7286s] |  -3.456|   -3.456|-3003.676|-3040.279|    67.19%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_120_/D                     |
[03/15 17:05:13   7287s] |  -3.456|   -3.456|-3003.657|-3040.260|    67.19%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_122_/D                     |
[03/15 17:05:13   7287s] |  -3.456|   -3.456|-3003.644|-3040.247|    67.19%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_122_/D                     |
[03/15 17:05:14   7288s] |  -3.456|   -3.456|-3003.640|-3040.242|    67.19%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_122_/D                     |
[03/15 17:05:14   7289s] |  -3.456|   -3.456|-3003.631|-3040.233|    67.20%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_122_/D                     |
[03/15 17:05:16   7290s] |  -3.456|   -3.456|-3000.631|-3037.199|    67.20%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
[03/15 17:05:16   7290s] |  -3.456|   -3.456|-2998.509|-3035.082|    67.20%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
[03/15 17:05:17   7291s] |  -3.456|   -3.456|-2998.434|-3035.006|    67.20%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_66_/D                      |
[03/15 17:05:17   7291s] |  -3.456|   -3.456|-2997.859|-3034.432|    67.20%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_66_/D                      |
[03/15 17:05:18   7292s] |  -3.456|   -3.456|-2997.843|-3034.416|    67.20%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_1_/D    |
[03/15 17:05:18   7292s] |  -3.456|   -3.456|-2996.289|-3032.862|    67.20%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_66_/D                      |
[03/15 17:05:19   7293s] |  -3.456|   -3.456|-2996.285|-3032.858|    67.20%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
[03/15 17:05:19   7293s] |  -3.456|   -3.456|-2995.639|-3032.217|    67.21%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
[03/15 17:05:21   7296s] |  -3.456|   -3.456|-2991.208|-3027.796|    67.21%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q1_reg_2_/D    |
[03/15 17:05:30   7304s] |  -3.456|   -3.456|-2989.186|-3025.777|    67.21%|   0:00:09.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_2_/D    |
[03/15 17:05:35   7309s] |  -3.456|   -3.456|-2982.969|-3019.562|    67.21%|   0:00:05.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory12_reg_124_/D              |
[03/15 17:05:36   7310s] |  -3.456|   -3.456|-2971.364|-3007.970|    67.22%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:38   7312s] |  -3.456|   -3.456|-2969.554|-3006.169|    67.22%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:38   7312s] |  -3.456|   -3.456|-2964.208|-3000.832|    67.22%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:38   7312s] |  -3.456|   -3.456|-2964.157|-3000.781|    67.22%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:38   7313s] |  -3.456|   -3.456|-2963.627|-3000.251|    67.23%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:39   7313s] |  -3.456|   -3.456|-2954.218|-2990.856|    67.23%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:39   7313s] |  -3.456|   -3.456|-2953.563|-2990.201|    67.23%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:39   7314s] |  -3.456|   -3.456|-2953.559|-2990.197|    67.23%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:40   7314s] |  -3.456|   -3.456|-2953.293|-2989.931|    67.23%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/wr_ptr_reg_4_/ |
[03/15 17:05:40   7314s] |        |         |         |         |          |            |        |          |         | D                                                  |
[03/15 17:05:40   7314s] |  -3.456|   -3.456|-2948.399|-2985.047|    67.24%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_39_/D                      |
[03/15 17:05:40   7314s] |  -3.456|   -3.456|-2946.870|-2983.518|    67.24%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:42   7316s] |  -3.456|   -3.456|-2946.176|-2982.824|    67.24%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:42   7317s] |  -3.456|   -3.456|-2945.403|-2982.055|    67.24%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:43   7317s] |  -3.456|   -3.456|-2945.397|-2982.049|    67.24%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:43   7317s] |  -3.456|   -3.456|-2945.323|-2981.976|    67.24%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:45   7319s] |  -3.456|   -3.456|-2942.424|-2979.067|    67.24%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:45   7319s] |  -3.456|   -3.456|-2942.344|-2978.987|    67.25%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory12_reg_122_/D              |
[03/15 17:05:46   7320s] |  -3.456|   -3.456|-2938.989|-2975.637|    67.25%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:46   7320s] |  -3.456|   -3.456|-2938.228|-2974.880|    67.25%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:48   7322s] |  -3.456|   -3.456|-2938.144|-2974.797|    67.25%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:48   7322s] |  -3.456|   -3.456|-2937.426|-2974.078|    67.25%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:48   7323s] |  -3.456|   -3.456|-2937.383|-2974.035|    67.25%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:49   7323s] |  -3.456|   -3.456|-2936.381|-2973.033|    67.25%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:49   7324s] |  -3.456|   -3.456|-2936.362|-2973.014|    67.25%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:50   7324s] |  -3.456|   -3.456|-2935.328|-2971.980|    67.26%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:50   7324s] |  -3.456|   -3.456|-2935.297|-2971.950|    67.26%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory12_reg_124_/D              |
[03/15 17:05:51   7325s] |  -3.456|   -3.456|-2934.840|-2971.492|    67.26%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory12_reg_124_/D              |
[03/15 17:05:51   7325s] |  -3.456|   -3.456|-2934.727|-2971.380|    67.26%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:51   7325s] |  -3.456|   -3.456|-2934.303|-2970.956|    67.26%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q13_reg_1_/D   |
[03/15 17:05:52   7327s] |  -3.456|   -3.456|-2931.577|-2968.214|    67.26%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory12_reg_122_/D              |
[03/15 17:05:52   7327s] |  -3.456|   -3.456|-2931.390|-2968.027|    67.26%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory6_reg_155_/D               |
[03/15 17:05:53   7327s] |  -3.456|   -3.456|-2930.283|-2966.902|    67.27%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory8_reg_144_/D               |
[03/15 17:05:53   7328s] |  -3.456|   -3.456|-2929.597|-2966.217|    67.27%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory10_reg_138_/D              |
[03/15 17:05:54   7329s] |  -3.456|   -3.456|-2929.591|-2966.210|    67.27%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory10_reg_138_/D              |
[03/15 17:05:54   7329s] |  -3.456|   -3.456|-2929.448|-2966.068|    67.27%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_1_/D   |
[03/15 17:05:55   7329s] |  -3.456|   -3.456|-2929.380|-2966.000|    67.27%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_1_/D   |
[03/15 17:05:55   7329s] |  -3.456|   -3.456|-2929.178|-2965.807|    67.27%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_1_/D   |
[03/15 17:05:55   7329s] |  -3.456|   -3.456|-2929.170|-2965.799|    67.28%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q11_reg_1_/D   |
[03/15 17:05:56   7330s] |  -3.456|   -3.456|-2929.056|-2965.639|    67.29%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory7_reg_9_/D                 |
[03/15 17:05:57   7331s] |  -3.456|   -3.456|-2928.945|-2965.528|    67.29%|   0:00:01.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory8_reg_144_/D               |
[03/15 17:05:57   7332s] |  -3.456|   -3.456|-2928.890|-2965.475|    67.29%|   0:00:00.0| 2896.0M|   WC_VIEW|  reg2reg| psum_mem_instance/memory11_reg_141_/D              |
[03/15 17:06:03   7337s] |  -3.456|   -3.456|-2928.934|-2965.524|    67.30%|   0:00:06.0| 2896.0M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_1_/D   |
[03/15 17:06:05   7339s] |  -3.456|   -3.456|-2928.935|-2965.531|    67.31%|   0:00:02.0| 2896.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_10_/D                  |
[03/15 17:06:05   7339s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:06:05   7339s] 
[03/15 17:06:05   7339s] *** Finish Core Optimize Step (cpu=0:50:09 real=0:50:05 mem=2896.0M) ***
[03/15 17:06:05   7339s] 
[03/15 17:06:05   7339s] *** Finished Optimize Step Cumulative (cpu=0:50:09 real=0:50:05 mem=2896.0M) ***
[03/15 17:06:05   7339s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.596|
|reg2reg   |-3.456|-2928.935|
|HEPG      |-3.456|-2928.935|
|All Paths |-3.456|-2965.531|
+----------+------+---------+

[03/15 17:06:05   7339s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -3.456ns TNS -2928.936ns; HEPG WNS -3.456ns TNS -2928.936ns; all paths WNS -3.456ns TNS -2965.531ns; Real time 2:01:13
[03/15 17:06:05   7339s] ** GigaOpt Optimizer WNS Slack -3.456 TNS Slack -2965.531 Density 67.31
[03/15 17:06:05   7339s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25708.7
[03/15 17:06:05   7340s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2896.0M
[03/15 17:06:06   7340s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.238, MEM:2896.0M
[03/15 17:06:06   7340s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2896.0M
[03/15 17:06:06   7340s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2896.0M
[03/15 17:06:06   7340s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2896.0M
[03/15 17:06:06   7340s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.144, MEM:2896.0M
[03/15 17:06:06   7340s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.260, REAL:0.257, MEM:2896.0M
[03/15 17:06:06   7340s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.260, REAL:0.258, MEM:2896.0M
[03/15 17:06:06   7340s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.10
[03/15 17:06:06   7340s] OPERPROF: Starting RefinePlace at level 1, MEM:2896.0M
[03/15 17:06:06   7340s] *** Starting refinePlace (2:02:21 mem=2896.0M) ***
[03/15 17:06:06   7340s] Total net bbox length = 1.488e+06 (6.805e+05 8.078e+05) (ext = 5.007e+04)
[03/15 17:06:06   7340s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:06:06   7340s] Move report: CPR moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:06:06   7340s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:2896.0M
[03/15 17:06:06   7340s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2896.0M
[03/15 17:06:06   7340s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.050, REAL:0.047, MEM:2896.0M
[03/15 17:06:06   7340s] default core: bins with density > 0.750 = 67.36 % ( 1160 / 1722 )
[03/15 17:06:06   7340s] Density distribution unevenness ratio = 22.967%
[03/15 17:06:06   7340s] RPlace IncrNP: Rollback Lev = -3
[03/15 17:06:06   7340s] RPlace: Density =1.434444, incremental np is triggered.
[03/15 17:06:06   7340s] OPERPROF:     Starting spMPad at level 3, MEM:2896.0M
[03/15 17:06:06   7340s] OPERPROF:       Starting spContextMPad at level 4, MEM:2896.0M
[03/15 17:06:06   7340s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:2896.0M
[03/15 17:06:06   7340s] OPERPROF:     Finished spMPad at level 3, CPU:0.020, REAL:0.016, MEM:2896.0M
[03/15 17:06:07   7341s] nrCritNet: 1.97% ( 1848 / 93645 ) cutoffSlk: -3470.1ps stdDelay: 14.5ps
[03/15 17:06:07   7341s] OPERPROF:     Starting npMain at level 3, MEM:2896.0M
[03/15 17:06:07   7341s] incrNP th 1.000, 0.100
[03/15 17:06:08   7342s] limitMaxMove -1, priorityInstMaxMove 7
[03/15 17:06:08   7342s] SP #FI/SF FL/PI 136/23507 59330/5964
[03/15 17:06:08   7342s] OPERPROF:       Starting npPlace at level 4, MEM:2904.3M
[03/15 17:06:08   7342s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/15 17:06:08   7342s] No instances found in the vector
[03/15 17:06:08   7342s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2924.3M, DRC: 0)
[03/15 17:06:08   7342s] 0 (out of 0) MH cells were successfully legalized.
[03/15 17:06:20   7354s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/15 17:06:20   7354s] No instances found in the vector
[03/15 17:06:20   7354s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2967.6M, DRC: 0)
[03/15 17:06:20   7354s] 0 (out of 0) MH cells were successfully legalized.
[03/15 17:06:31   7366s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[03/15 17:06:31   7366s] No instances found in the vector
[03/15 17:06:31   7366s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2972.6M, DRC: 0)
[03/15 17:06:31   7366s] 0 (out of 0) MH cells were successfully legalized.
[03/15 17:06:39   7374s] OPERPROF:       Finished npPlace at level 4, CPU:31.720, REAL:31.655, MEM:2978.6M
[03/15 17:06:40   7374s] OPERPROF:     Finished npMain at level 3, CPU:33.150, REAL:33.085, MEM:2978.6M
[03/15 17:06:40   7374s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2978.6M
[03/15 17:06:40   7374s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.050, REAL:0.048, MEM:2978.6M
[03/15 17:06:40   7374s] default core: bins with density > 0.750 = 69.11 % ( 1190 / 1722 )
[03/15 17:06:40   7374s] Density distribution unevenness ratio = 22.366%
[03/15 17:06:40   7374s] RPlace postIncrNP: Density = 1.434444 -> 1.031111.
[03/15 17:06:40   7374s] RPlace postIncrNP Info: Density distribution changes:
[03/15 17:06:40   7374s] [1.10+      ] :	 18 (1.05%) -> 0 (0.00%)
[03/15 17:06:40   7374s] [1.05 - 1.10] :	 25 (1.45%) -> 0 (0.00%)
[03/15 17:06:40   7374s] [1.00 - 1.05] :	 35 (2.03%) -> 9 (0.52%)
[03/15 17:06:40   7374s] [0.95 - 1.00] :	 100 (5.81%) -> 101 (5.87%)
[03/15 17:06:40   7374s] [0.90 - 0.95] :	 364 (21.14%) -> 432 (25.09%)
[03/15 17:06:40   7374s] [0.85 - 0.90] :	 344 (19.98%) -> 385 (22.36%)
[03/15 17:06:40   7374s] [0.80 - 0.85] :	 137 (7.96%) -> 119 (6.91%)
[03/15 17:06:40   7374s] [CPU] RefinePlace/IncrNP (cpu=0:00:33.9, real=0:00:34.0, mem=2978.6MB) @(2:02:21 - 2:02:55).
[03/15 17:06:40   7374s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:33.870, REAL:33.798, MEM:2978.6M
[03/15 17:06:40   7374s] Move report: incrNP moves 63969 insts, mean move: 3.50 um, max move: 96.40 um
[03/15 17:06:40   7374s] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_1473_0): (368.20, 145.00) --> (316.80, 190.00)
[03/15 17:06:40   7374s] Move report: Timing Driven Placement moves 63969 insts, mean move: 3.50 um, max move: 96.40 um
[03/15 17:06:40   7374s] 	Max move on inst (mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_RC_1473_0): (368.20, 145.00) --> (316.80, 190.00)
[03/15 17:06:40   7374s] 	Runtime: CPU: 0:00:33.9 REAL: 0:00:34.0 MEM: 2978.6MB
[03/15 17:06:40   7374s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2978.6M
[03/15 17:06:40   7374s] Starting refinePlace ...
[03/15 17:06:40   7375s] ** Cut row section cpu time 0:00:00.0.
[03/15 17:06:40   7375s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 17:06:42   7376s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.1, real=0:00:02.0, mem=2978.6MB) @(2:02:55 - 2:02:57).
[03/15 17:06:42   7376s] Move report: preRPlace moves 42017 insts, mean move: 0.79 um, max move: 11.00 um
[03/15 17:06:42   7376s] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/U1749): (305.00, 292.60) --> (314.20, 294.40)
[03/15 17:06:42   7376s] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/15 17:06:42   7376s] wireLenOptFixPriorityInst 11990 inst fixed
[03/15 17:06:42   7376s] Placement tweakage begins.
[03/15 17:06:43   7377s] wire length = 1.762e+06
[03/15 17:06:47   7382s] wire length = 1.710e+06
[03/15 17:06:47   7382s] Placement tweakage ends.
[03/15 17:06:47   7382s] Move report: tweak moves 15403 insts, mean move: 1.59 um, max move: 10.80 um
[03/15 17:06:47   7382s] 	Max move on inst (mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_RC_5545_0): (397.80, 631.00) --> (408.60, 631.00)
[03/15 17:06:47   7382s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:05.3, real=0:00:05.0, mem=2978.6MB) @(2:02:57 - 2:03:02).
[03/15 17:06:48   7382s] 
[03/15 17:06:48   7382s] Running Spiral with 1 thread in Normal Mode  fetchWidth=400 
[03/15 17:06:50   7384s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:06:50   7384s] [CPU] RefinePlace/Legalization (cpu=0:00:02.5, real=0:00:03.0, mem=2978.6MB) @(2:03:02 - 2:03:05).
[03/15 17:06:50   7384s] Move report: Detail placement moves 46150 insts, mean move: 1.07 um, max move: 11.80 um
[03/15 17:06:50   7384s] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_OCPC9785_DP_OP_78J7_122_5511_n388): (332.80, 472.60) --> (344.60, 472.60)
[03/15 17:06:50   7384s] 	Runtime: CPU: 0:00:10.0 REAL: 0:00:10.0 MEM: 2978.6MB
[03/15 17:06:50   7384s] Statistics of distance of Instance movement in refine placement:
[03/15 17:06:50   7384s]   maximum (X+Y) =        97.20 um
[03/15 17:06:50   7384s]   inst (mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_7188_0) with max move: (381.6, 355.6) -> (329.4, 400.6)
[03/15 17:06:50   7384s]   mean    (X+Y) =         3.48 um
[03/15 17:06:50   7384s] Total instances flipped for legalization: 645
[03/15 17:06:50   7384s] Summary Report:
[03/15 17:06:50   7384s] Instances move: 68045 (out of 88801 movable)
[03/15 17:06:50   7384s] Instances flipped: 645
[03/15 17:06:50   7384s] Mean displacement: 3.48 um
[03/15 17:06:50   7384s] Max displacement: 97.20 um (Instance: mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_RC_7188_0) (381.6, 355.6) -> (329.4, 400.6)
[03/15 17:06:50   7384s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
[03/15 17:06:50   7384s] Total instances moved : 68045
[03/15 17:06:50   7384s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:10.020, REAL:10.033, MEM:2978.6M
[03/15 17:06:50   7384s] Total net bbox length = 1.484e+06 (6.765e+05 8.076e+05) (ext = 4.995e+04)
[03/15 17:06:50   7384s] Runtime: CPU: 0:00:44.1 REAL: 0:00:44.0 MEM: 2978.6MB
[03/15 17:06:50   7384s] [CPU] RefinePlace/total (cpu=0:00:44.1, real=0:00:44.0, mem=2978.6MB) @(2:02:21 - 2:03:05).
[03/15 17:06:50   7384s] *** Finished refinePlace (2:03:05 mem=2978.6M) ***
[03/15 17:06:50   7384s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.10
[03/15 17:06:50   7384s] OPERPROF: Finished RefinePlace at level 1, CPU:44.160, REAL:44.093, MEM:2978.6M
[03/15 17:06:50   7385s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2978.6M
[03/15 17:06:51   7385s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.220, REAL:0.214, MEM:2978.6M
[03/15 17:06:51   7385s] Finished re-routing un-routed nets (0:00:00.3 2978.6M)
[03/15 17:06:51   7385s] 
[03/15 17:06:56   7390s] OPERPROF: Starting DPlace-Init at level 1, MEM:2978.6M
[03/15 17:06:56   7391s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2978.6M
[03/15 17:06:56   7391s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.145, MEM:2978.6M
[03/15 17:06:56   7391s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.260, MEM:2978.6M
[03/15 17:06:57   7391s] 
[03/15 17:06:57   7391s] Density : 0.6731
[03/15 17:06:57   7391s] Max route overflow : 0.0000
[03/15 17:06:57   7391s] 
[03/15 17:06:57   7391s] 
[03/15 17:06:57   7391s] *** Finish Physical Update (cpu=0:00:52.0 real=0:00:52.0 mem=2978.6M) ***
[03/15 17:06:57   7391s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25708.7
[03/15 17:06:58   7393s] ** GigaOpt Optimizer WNS Slack -3.466 TNS Slack -2994.492 Density 67.31
[03/15 17:06:58   7393s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.341|  -36.643|
|reg2reg   |-3.466|-2957.849|
|HEPG      |-3.466|-2957.849|
|All Paths |-3.466|-2994.492|
+----------+------+---------+

[03/15 17:06:58   7393s] **** Begin NDR-Layer Usage Statistics ****
[03/15 17:06:58   7393s] Layer 3 has 266 constrained nets 
[03/15 17:06:58   7393s] Layer 7 has 975 constrained nets 
[03/15 17:06:58   7393s] **** End NDR-Layer Usage Statistics ****
[03/15 17:06:58   7393s] 
[03/15 17:06:58   7393s] *** Finish post-CTS Setup Fixing (cpu=0:51:04 real=0:50:59 mem=2978.6M) ***
[03/15 17:06:58   7393s] 
[03/15 17:06:58   7393s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25708.3
[03/15 17:06:59   7393s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2943.5M
[03/15 17:06:59   7393s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.220, REAL:0.222, MEM:2943.5M
[03/15 17:06:59   7393s] TotalInstCnt at PhyDesignMc Destruction: 88,937
[03/15 17:06:59   7394s] (I,S,L,T): WC_VIEW: 270.871, 206.499, 3.38784, 480.758
[03/15 17:06:59   7394s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25708.4
[03/15 17:06:59   7394s] *** SetupOpt [finish] : cpu/real = 0:51:15.4/0:51:11.1 (1.0), totSession cpu/real = 2:03:14.3/2:04:47.6 (1.0), mem = 2943.5M
[03/15 17:06:59   7394s] 
[03/15 17:06:59   7394s] =============================================================================================
[03/15 17:06:59   7394s]  Step TAT Report for TnsOpt #2
[03/15 17:06:59   7394s] =============================================================================================
[03/15 17:06:59   7394s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 17:06:59   7394s] ---------------------------------------------------------------------------------------------
[03/15 17:06:59   7394s] [ RefinePlace            ]      1   0:00:47.5  (   1.5 % )     0:00:51.9 /  0:00:52.0    1.0
[03/15 17:06:59   7394s] [ SlackTraversorInit     ]      2   0:00:02.2  (   0.1 % )     0:00:02.2 /  0:00:02.2    1.0
[03/15 17:06:59   7394s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   0.0 % )     0:00:01.1 /  0:00:01.1    1.0
[03/15 17:06:59   7394s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[03/15 17:06:59   7394s] [ PlacerInterfaceInit    ]      1   0:00:00.7  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[03/15 17:06:59   7394s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.0 % )     0:00:01.3 /  0:00:01.3    1.0
[03/15 17:06:59   7394s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:06:59   7394s] [ TransformInit          ]      1   0:00:07.8  (   0.3 % )     0:00:07.8 /  0:00:07.8    1.0
[03/15 17:06:59   7394s] [ OptSingleIteration     ]   1549   0:00:04.3  (   0.1 % )     0:49:07.0 /  0:49:11.3    1.0
[03/15 17:06:59   7394s] [ OptGetWeight           ]   1549   0:00:10.3  (   0.3 % )     0:00:10.3 /  0:00:10.2    1.0
[03/15 17:06:59   7394s] [ OptEval                ]   1549   0:46:10.9  (  90.2 % )     0:46:10.9 /  0:46:14.6    1.0
[03/15 17:06:59   7394s] [ OptCommit              ]   1549   0:00:10.6  (   0.3 % )     0:00:10.6 /  0:00:10.6    1.0
[03/15 17:06:59   7394s] [ IncrTimingUpdate       ]   1148   0:00:42.6  (   1.4 % )     0:00:42.6 /  0:00:42.7    1.0
[03/15 17:06:59   7394s] [ PostCommitDelayUpdate  ]   1550   0:00:05.9  (   0.2 % )     0:00:31.7 /  0:00:31.7    1.0
[03/15 17:06:59   7394s] [ IncrDelayCalc          ]   4922   0:00:25.8  (   0.8 % )     0:00:25.8 /  0:00:26.2    1.0
[03/15 17:06:59   7394s] [ SetupOptGetWorkingSet  ]   4965   0:00:40.0  (   1.3 % )     0:00:40.0 /  0:00:40.1    1.0
[03/15 17:06:59   7394s] [ SetupOptGetActiveNode  ]   4965   0:00:00.5  (   0.0 % )     0:00:00.5 /  0:00:00.4    0.9
[03/15 17:06:59   7394s] [ SetupOptSlackGraph     ]   1549   0:00:40.6  (   1.3 % )     0:00:40.6 /  0:00:40.5    1.0
[03/15 17:06:59   7394s] [ MISC                   ]          0:01:00.1  (   2.0 % )     0:01:00.1 /  0:01:00.1    1.0
[03/15 17:06:59   7394s] ---------------------------------------------------------------------------------------------
[03/15 17:06:59   7394s]  TnsOpt #2 TOTAL                    0:51:11.1  ( 100.0 % )     0:51:11.1 /  0:51:15.4    1.0
[03/15 17:06:59   7394s] ---------------------------------------------------------------------------------------------
[03/15 17:06:59   7394s] 
[03/15 17:06:59   7394s] End: GigaOpt Optimization in TNS mode
[03/15 17:07:00   7395s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -force -svrReclaim -rtrShortNets -postCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/15 17:07:00   7395s] Info: 143 nets with fixed/cover wires excluded.
[03/15 17:07:00   7395s] Info: 266 clock nets excluded from IPO operation.
[03/15 17:07:00   7395s] ### Creating LA Mngr. totSessionCpu=2:03:15 mem=2794.5M
[03/15 17:07:00   7395s] ### Creating LA Mngr, finished. totSessionCpu=2:03:15 mem=2794.5M
[03/15 17:07:00   7395s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 17:07:00   7395s] ### Creating PhyDesignMc. totSessionCpu=2:03:15 mem=2813.6M
[03/15 17:07:00   7395s] OPERPROF: Starting DPlace-Init at level 1, MEM:2813.6M
[03/15 17:07:00   7395s] z: 2, totalTracks: 1
[03/15 17:07:00   7395s] z: 4, totalTracks: 1
[03/15 17:07:00   7395s] z: 6, totalTracks: 1
[03/15 17:07:00   7395s] z: 8, totalTracks: 1
[03/15 17:07:00   7395s] #spOpts: N=65 mergeVia=F 
[03/15 17:07:01   7395s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2813.6M
[03/15 17:07:01   7395s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.119, MEM:2813.6M
[03/15 17:07:01   7395s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=2813.6MB).
[03/15 17:07:01   7395s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.241, MEM:2813.6M
[03/15 17:07:01   7396s] TotalInstCnt at PhyDesignMc Initialization: 88,937
[03/15 17:07:01   7396s] ### Creating PhyDesignMc, finished. totSessionCpu=2:03:16 mem=2813.6M
[03/15 17:07:01   7396s] Begin: Area Reclaim Optimization
[03/15 17:07:01   7396s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:03:16.1/2:04:49.3 (1.0), mem = 2813.6M
[03/15 17:07:01   7396s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25708.5
[03/15 17:07:02   7397s] (I,S,L,T): WC_VIEW: 270.871, 206.499, 3.38784, 480.758
[03/15 17:07:02   7397s] ### Creating RouteCongInterface, started
[03/15 17:07:03   7397s] 
[03/15 17:07:03   7397s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/15 17:07:03   7397s] 
[03/15 17:07:03   7397s] #optDebug: {0, 1.200}
[03/15 17:07:03   7397s] ### Creating RouteCongInterface, finished
[03/15 17:07:03   7397s] ### Creating LA Mngr. totSessionCpu=2:03:18 mem=2813.6M
[03/15 17:07:03   7397s] ### Creating LA Mngr, finished. totSessionCpu=2:03:18 mem=2813.6M
[03/15 17:07:03   7397s] Usable buffer cells for single buffer setup transform:
[03/15 17:07:03   7397s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/15 17:07:03   7397s] Number of usable buffer cells above: 18
[03/15 17:07:03   7398s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2813.6M
[03/15 17:07:03   7398s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2813.6M
[03/15 17:07:05   7399s] Reclaim Optimization WNS Slack -3.466  TNS Slack -2994.492 Density 67.31
[03/15 17:07:05   7399s] +----------+---------+--------+---------+------------+--------+
[03/15 17:07:05   7399s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 17:07:05   7399s] +----------+---------+--------+---------+------------+--------+
[03/15 17:07:05   7399s] |    67.31%|        -|  -3.466|-2994.492|   0:00:00.0| 2813.6M|
[03/15 17:07:35   7429s] |    67.24%|      436|  -3.465|-2992.846|   0:00:30.0| 2853.3M|
[03/15 17:07:38   7432s] |    67.23%|        7|  -3.465|-2992.116|   0:00:03.0| 2853.3M|
[03/15 17:07:40   7435s] |    67.23%|        2|  -3.465|-2992.116|   0:00:02.0| 2853.3M|
[03/15 17:07:40   7435s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 17:07:49   7443s] |    67.23%|      691|  -3.462|-2981.711|   0:00:09.0| 2853.3M|
[03/15 17:08:04   7459s] |    67.11%|      375|  -3.460|-2981.312|   0:00:15.0| 2853.3M|
[03/15 17:08:57   7512s] |    66.53%|     4040|  -3.449|-2998.265|   0:00:53.0| 2860.0M|
[03/15 17:09:00   7514s] |    66.52%|       56|  -3.449|-2998.357|   0:00:03.0| 2864.5M|
[03/15 17:09:01   7515s] |    66.52%|        0|  -3.449|-2998.357|   0:00:01.0| 2864.5M|
[03/15 17:09:01   7515s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 17:09:02   7516s] |    66.52%|       10|  -3.449|-2998.357|   0:00:01.0| 2864.5M|
[03/15 17:09:02   7516s] +----------+---------+--------+---------+------------+--------+
[03/15 17:09:02   7516s] Reclaim Optimization End WNS Slack -3.449  TNS Slack -2998.357 Density 66.52
[03/15 17:09:02   7516s] 
[03/15 17:09:02   7516s] ** Summary: Restruct = 445 Buffer Deletion = 210 Declone = 189 Resize = 2885 **
[03/15 17:09:02   7516s] --------------------------------------------------------------
[03/15 17:09:02   7516s] |                                   | Total     | Sequential |
[03/15 17:09:02   7516s] --------------------------------------------------------------
[03/15 17:09:02   7516s] | Num insts resized                 |    2869  |       1    |
[03/15 17:09:02   7516s] | Num insts undone                  |    1210  |       0    |
[03/15 17:09:02   7516s] | Num insts Downsized               |    2869  |       1    |
[03/15 17:09:02   7516s] | Num insts Samesized               |       0  |       0    |
[03/15 17:09:02   7516s] | Num insts Upsized                 |       0  |       0    |
[03/15 17:09:02   7516s] | Num multiple commits+uncommits    |      18  |       -    |
[03/15 17:09:02   7516s] --------------------------------------------------------------
[03/15 17:09:02   7517s] **** Begin NDR-Layer Usage Statistics ****
[03/15 17:09:02   7517s] Layer 3 has 266 constrained nets 
[03/15 17:09:02   7517s] Layer 7 has 271 constrained nets 
[03/15 17:09:02   7517s] **** End NDR-Layer Usage Statistics ****
[03/15 17:09:02   7517s] End: Core Area Reclaim Optimization (cpu = 0:02:01) (real = 0:02:01) **
[03/15 17:09:02   7517s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2880.5M
[03/15 17:09:02   7517s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.230, MEM:2880.5M
[03/15 17:09:02   7517s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2880.5M
[03/15 17:09:02   7517s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2880.5M
[03/15 17:09:03   7517s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2880.5M
[03/15 17:09:03   7517s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.160, REAL:0.159, MEM:2880.5M
[03/15 17:09:03   7517s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2880.5M
[03/15 17:09:03   7517s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.002, MEM:2880.5M
[03/15 17:09:03   7517s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.280, REAL:0.281, MEM:2880.5M
[03/15 17:09:03   7517s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.280, REAL:0.281, MEM:2880.5M
[03/15 17:09:03   7517s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.11
[03/15 17:09:03   7517s] OPERPROF: Starting RefinePlace at level 1, MEM:2880.5M
[03/15 17:09:03   7517s] *** Starting refinePlace (2:05:18 mem=2880.5M) ***
[03/15 17:09:03   7517s] Total net bbox length = 1.484e+06 (6.775e+05 8.068e+05) (ext = 4.996e+04)
[03/15 17:09:03   7518s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:09:03   7518s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2880.5M
[03/15 17:09:03   7518s] Starting refinePlace ...
[03/15 17:09:03   7518s] 
[03/15 17:09:03   7518s] Running Spiral with 1 thread in Normal Mode  fetchWidth=400 
[03/15 17:09:05   7519s] Move report: legalization moves 423 insts, mean move: 1.85 um, max move: 10.00 um
[03/15 17:09:05   7519s] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7449_0): (340.20, 56.80) --> (341.20, 65.80)
[03/15 17:09:05   7519s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=2883.6MB) @(2:05:18 - 2:05:20).
[03/15 17:09:05   7519s] Move report: Detail placement moves 423 insts, mean move: 1.85 um, max move: 10.00 um
[03/15 17:09:05   7519s] 	Max move on inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7449_0): (340.20, 56.80) --> (341.20, 65.80)
[03/15 17:09:05   7519s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2883.6MB
[03/15 17:09:05   7519s] Statistics of distance of Instance movement in refine placement:
[03/15 17:09:05   7519s]   maximum (X+Y) =        10.00 um
[03/15 17:09:05   7519s]   inst (mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7449_0) with max move: (340.2, 56.8) -> (341.2, 65.8)
[03/15 17:09:05   7519s]   mean    (X+Y) =         1.85 um
[03/15 17:09:05   7519s] Summary Report:
[03/15 17:09:05   7519s] Instances move: 423 (out of 87917 movable)
[03/15 17:09:05   7519s] Instances flipped: 0
[03/15 17:09:05   7519s] Mean displacement: 1.85 um
[03/15 17:09:05   7519s] Max displacement: 10.00 um (Instance: mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_RC_7449_0) (340.2, 56.8) -> (341.2, 65.8)
[03/15 17:09:05   7519s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND0
[03/15 17:09:05   7519s] Total instances moved : 423
[03/15 17:09:05   7519s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.840, REAL:1.845, MEM:2883.6M
[03/15 17:09:05   7519s] Total net bbox length = 1.485e+06 (6.779e+05 8.072e+05) (ext = 4.996e+04)
[03/15 17:09:05   7519s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2883.6MB
[03/15 17:09:05   7519s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=2883.6MB) @(2:05:18 - 2:05:20).
[03/15 17:09:05   7519s] *** Finished refinePlace (2:05:20 mem=2883.6M) ***
[03/15 17:09:05   7519s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.11
[03/15 17:09:05   7519s] OPERPROF: Finished RefinePlace at level 1, CPU:2.070, REAL:2.074, MEM:2883.6M
[03/15 17:09:05   7520s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2883.6M
[03/15 17:09:05   7520s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.227, MEM:2883.6M
[03/15 17:09:05   7520s] Finished re-routing un-routed nets (0:00:00.1 2883.6M)
[03/15 17:09:05   7520s] 
[03/15 17:09:06   7520s] OPERPROF: Starting DPlace-Init at level 1, MEM:2883.6M
[03/15 17:09:06   7520s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2883.6M
[03/15 17:09:06   7521s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.146, MEM:2883.6M
[03/15 17:09:06   7521s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2883.6M
[03/15 17:09:06   7521s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.001, MEM:2883.6M
[03/15 17:09:06   7521s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.260, MEM:2883.6M
[03/15 17:09:06   7521s] 
[03/15 17:09:06   7521s] Density : 0.6652
[03/15 17:09:06   7521s] Max route overflow : 0.0000
[03/15 17:09:06   7521s] 
[03/15 17:09:06   7521s] 
[03/15 17:09:06   7521s] *** Finish Physical Update (cpu=0:00:04.6 real=0:00:04.0 mem=2883.6M) ***
[03/15 17:09:07   7522s] (I,S,L,T): WC_VIEW: 267.723, 202.848, 3.33163, 473.903
[03/15 17:09:07   7522s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25708.5
[03/15 17:09:07   7522s] *** AreaOpt [finish] : cpu/real = 0:02:06.1/0:02:05.8 (1.0), totSession cpu/real = 2:05:22.1/2:06:55.1 (1.0), mem = 2883.6M
[03/15 17:09:07   7522s] 
[03/15 17:09:07   7522s] =============================================================================================
[03/15 17:09:07   7522s]  Step TAT Report for AreaOpt #7
[03/15 17:09:07   7522s] =============================================================================================
[03/15 17:09:07   7522s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 17:09:07   7522s] ---------------------------------------------------------------------------------------------
[03/15 17:09:07   7522s] [ RefinePlace            ]      1   0:00:04.6  (   3.6 % )     0:00:04.6 /  0:00:04.6    1.0
[03/15 17:09:07   7522s] [ SlackTraversorInit     ]      1   0:00:00.6  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 17:09:07   7522s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:09:07   7522s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 17:09:07   7522s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:09:07   7522s] [ OptSingleIteration     ]      9   0:00:03.4  (   2.7 % )     0:01:54.3 /  0:01:54.5    1.0
[03/15 17:09:07   7522s] [ OptGetWeight           ]   2314   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.4    1.2
[03/15 17:09:07   7522s] [ OptEval                ]   2314   0:01:01.4  (  48.8 % )     0:01:01.4 /  0:01:01.5    1.0
[03/15 17:09:07   7522s] [ OptCommit              ]   2314   0:00:02.7  (   2.1 % )     0:00:02.7 /  0:00:02.6    1.0
[03/15 17:09:07   7522s] [ IncrTimingUpdate       ]    748   0:00:31.2  (  24.8 % )     0:00:31.2 /  0:00:31.3    1.0
[03/15 17:09:07   7522s] [ PostCommitDelayUpdate  ]   2460   0:00:03.6  (   2.8 % )     0:00:15.2 /  0:00:15.3    1.0
[03/15 17:09:07   7522s] [ IncrDelayCalc          ]   2616   0:00:11.7  (   9.3 % )     0:00:11.7 /  0:00:11.4    1.0
[03/15 17:09:07   7522s] [ MISC                   ]          0:00:06.0  (   4.8 % )     0:00:06.0 /  0:00:06.0    1.0
[03/15 17:09:07   7522s] ---------------------------------------------------------------------------------------------
[03/15 17:09:07   7522s]  AreaOpt #7 TOTAL                   0:02:05.8  ( 100.0 % )     0:02:05.8 /  0:02:06.1    1.0
[03/15 17:09:07   7522s] ---------------------------------------------------------------------------------------------
[03/15 17:09:07   7522s] 
[03/15 17:09:07   7522s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2848.5M
[03/15 17:09:07   7522s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.220, REAL:0.223, MEM:2848.5M
[03/15 17:09:07   7522s] TotalInstCnt at PhyDesignMc Destruction: 88,053
[03/15 17:09:07   7522s] End: Area Reclaim Optimization (cpu=0:02:06, real=0:02:06, mem=2796.50M, totSessionCpu=2:05:22).
[03/15 17:09:08   7523s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2796.5M
[03/15 17:09:08   7523s] All LLGs are deleted
[03/15 17:09:08   7523s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2796.5M
[03/15 17:09:08   7523s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.006, MEM:2790.5M
[03/15 17:09:08   7523s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.006, MEM:2790.5M
[03/15 17:09:08   7523s] ### Creating LA Mngr. totSessionCpu=2:05:23 mem=2790.5M
[03/15 17:09:08   7523s] ### Creating LA Mngr, finished. totSessionCpu=2:05:23 mem=2790.5M
[03/15 17:09:08   7523s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2790.50 MB )
[03/15 17:09:08   7523s] (I)       Started Loading and Dumping File ( Curr Mem: 2790.50 MB )
[03/15 17:09:08   7523s] (I)       Reading DB...
[03/15 17:09:08   7523s] (I)       Read data from FE... (mem=2790.5M)
[03/15 17:09:08   7523s] (I)       Read nodes and places... (mem=2790.5M)
[03/15 17:09:08   7523s] (I)       Done Read nodes and places (cpu=0.130s, mem=2822.4M)
[03/15 17:09:08   7523s] (I)       Read nets... (mem=2822.4M)
[03/15 17:09:08   7523s] (I)       Done Read nets (cpu=0.330s, mem=2856.4M)
[03/15 17:09:08   7523s] (I)       Done Read data from FE (cpu=0.460s, mem=2856.4M)
[03/15 17:09:08   7523s] (I)       before initializing RouteDB syMemory usage = 2856.4 MB
[03/15 17:09:08   7523s] (I)       Honor MSV route constraint: false
[03/15 17:09:08   7523s] (I)       Maximum routing layer  : 127
[03/15 17:09:08   7523s] (I)       Minimum routing layer  : 2
[03/15 17:09:08   7523s] (I)       Supply scale factor H  : 1.00
[03/15 17:09:08   7523s] (I)       Supply scale factor V  : 1.00
[03/15 17:09:08   7523s] (I)       Tracks used by clock wire: 0
[03/15 17:09:08   7523s] (I)       Reverse direction      : 
[03/15 17:09:08   7523s] (I)       Honor partition pin guides: true
[03/15 17:09:08   7523s] (I)       Route selected nets only: false
[03/15 17:09:08   7523s] (I)       Route secondary PG pins: false
[03/15 17:09:08   7523s] (I)       Second PG max fanout   : 2147483647
[03/15 17:09:08   7523s] (I)       Apply function for special wires: true
[03/15 17:09:08   7523s] (I)       Layer by layer blockage reading: true
[03/15 17:09:08   7523s] (I)       Offset calculation fix : true
[03/15 17:09:08   7523s] (I)       Route stripe layer range: 
[03/15 17:09:08   7523s] (I)       Honor partition fences : 
[03/15 17:09:08   7523s] (I)       Honor partition pin    : 
[03/15 17:09:08   7523s] (I)       Honor partition fences with feedthrough: 
[03/15 17:09:08   7523s] (I)       Counted 14541 PG shapes. We will not process PG shapes layer by layer.
[03/15 17:09:08   7523s] (I)       Use row-based GCell size
[03/15 17:09:08   7523s] (I)       Use row-based GCell align
[03/15 17:09:08   7523s] (I)       GCell unit size   : 3600
[03/15 17:09:08   7523s] (I)       GCell multiplier  : 1
[03/15 17:09:08   7523s] (I)       GCell row height  : 3600
[03/15 17:09:08   7523s] (I)       Actual row height : 3600
[03/15 17:09:08   7523s] (I)       GCell align ref   : 20000 20000
[03/15 17:09:08   7523s] [NR-eGR] Track table information for default rule: 
[03/15 17:09:08   7523s] [NR-eGR] M1 has no routable track
[03/15 17:09:08   7523s] [NR-eGR] M2 has single uniform track structure
[03/15 17:09:08   7523s] [NR-eGR] M3 has single uniform track structure
[03/15 17:09:08   7523s] [NR-eGR] M4 has single uniform track structure
[03/15 17:09:08   7523s] [NR-eGR] M5 has single uniform track structure
[03/15 17:09:08   7523s] [NR-eGR] M6 has single uniform track structure
[03/15 17:09:08   7523s] [NR-eGR] M7 has single uniform track structure
[03/15 17:09:08   7523s] [NR-eGR] M8 has single uniform track structure
[03/15 17:09:08   7523s] (I)       ===========================================================================
[03/15 17:09:08   7523s] (I)       == Report All Rule Vias ==
[03/15 17:09:08   7523s] (I)       ===========================================================================
[03/15 17:09:08   7523s] (I)        Via Rule : (Default)
[03/15 17:09:08   7523s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 17:09:08   7523s] (I)       ---------------------------------------------------------------------------
[03/15 17:09:08   7523s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/15 17:09:08   7523s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/15 17:09:08   7523s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/15 17:09:08   7523s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/15 17:09:08   7523s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/15 17:09:08   7523s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/15 17:09:08   7523s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/15 17:09:08   7523s] (I)        8    0 : ---                         0 : ---                      
[03/15 17:09:08   7523s] (I)       ===========================================================================
[03/15 17:09:08   7523s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2856.37 MB )
[03/15 17:09:08   7523s] [NR-eGR] Read 21604 PG shapes
[03/15 17:09:08   7523s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2856.37 MB )
[03/15 17:09:08   7523s] [NR-eGR] #Routing Blockages  : 0
[03/15 17:09:08   7523s] [NR-eGR] #Instance Blockages : 0
[03/15 17:09:08   7523s] [NR-eGR] #PG Blockages       : 21604
[03/15 17:09:08   7523s] [NR-eGR] #Bump Blockages     : 0
[03/15 17:09:08   7523s] [NR-eGR] #Boundary Blockages : 0
[03/15 17:09:08   7523s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 17:09:09   7523s] [NR-eGR] Num Prerouted Nets = 143  Num Prerouted Wires = 37227
[03/15 17:09:09   7523s] (I)       readDataFromPlaceDB
[03/15 17:09:09   7523s] (I)       Read net information..
[03/15 17:09:09   7523s] [NR-eGR] Read numTotalNets=92761  numIgnoredNets=143
[03/15 17:09:09   7523s] (I)       Read testcase time = 0.040 seconds
[03/15 17:09:09   7523s] 
[03/15 17:09:09   7523s] (I)       early_global_route_priority property id does not exist.
[03/15 17:09:09   7523s] (I)       Start initializing grid graph
[03/15 17:09:09   7523s] (I)       End initializing grid graph
[03/15 17:09:09   7523s] (I)       Model blockages into capacity
[03/15 17:09:09   7523s] (I)       Read Num Blocks=21604  Num Prerouted Wires=37227  Num CS=0
[03/15 17:09:09   7523s] (I)       Started Modeling ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Started Modeling Layer 1 ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Started Modeling Layer 2 ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Layer 1 (V) : #blockages 9134 : #preroutes 13162
[03/15 17:09:09   7523s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Started Modeling Layer 3 ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Layer 2 (H) : #blockages 8300 : #preroutes 20049
[03/15 17:09:09   7523s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Started Modeling Layer 4 ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Layer 3 (V) : #blockages 4170 : #preroutes 3743
[03/15 17:09:09   7523s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Started Modeling Layer 5 ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 239
[03/15 17:09:09   7523s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Started Modeling Layer 6 ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 34
[03/15 17:09:09   7523s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Started Modeling Layer 7 ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 17:09:09   7523s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Started Modeling Layer 8 ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 17:09:09   7523s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Finished Modeling ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       -- layer congestion ratio --
[03/15 17:09:09   7523s] (I)       Layer 1 : 0.100000
[03/15 17:09:09   7523s] (I)       Layer 2 : 0.700000
[03/15 17:09:09   7523s] (I)       Layer 3 : 0.700000
[03/15 17:09:09   7523s] (I)       Layer 4 : 0.700000
[03/15 17:09:09   7523s] (I)       Layer 5 : 0.700000
[03/15 17:09:09   7523s] (I)       Layer 6 : 0.700000
[03/15 17:09:09   7523s] (I)       Layer 7 : 0.700000
[03/15 17:09:09   7523s] (I)       Layer 8 : 0.700000
[03/15 17:09:09   7523s] (I)       ----------------------------
[03/15 17:09:09   7523s] (I)       Number of ignored nets = 143
[03/15 17:09:09   7523s] (I)       Number of fixed nets = 143.  Ignored: Yes
[03/15 17:09:09   7523s] (I)       Number of clock nets = 266.  Ignored: No
[03/15 17:09:09   7523s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 17:09:09   7523s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 17:09:09   7523s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 17:09:09   7523s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 17:09:09   7523s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 17:09:09   7523s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 17:09:09   7523s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 17:09:09   7523s] [NR-eGR] There are 123 clock nets ( 123 with NDR ).
[03/15 17:09:09   7523s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2876.9 MB
[03/15 17:09:09   7523s] (I)       Ndr track 0 does not exist
[03/15 17:09:09   7523s] (I)       Ndr track 0 does not exist
[03/15 17:09:09   7523s] (I)       Layer1  viaCost=300.00
[03/15 17:09:09   7523s] (I)       Layer2  viaCost=100.00
[03/15 17:09:09   7523s] (I)       Layer3  viaCost=100.00
[03/15 17:09:09   7523s] (I)       Layer4  viaCost=100.00
[03/15 17:09:09   7523s] (I)       Layer5  viaCost=100.00
[03/15 17:09:09   7523s] (I)       Layer6  viaCost=200.00
[03/15 17:09:09   7523s] (I)       Layer7  viaCost=100.00
[03/15 17:09:09   7523s] (I)       ---------------------Grid Graph Info--------------------
[03/15 17:09:09   7523s] (I)       Routing area        : (0, 0) - (1520400, 1516000)
[03/15 17:09:09   7523s] (I)       Core area           : (20000, 20000) - (1500400, 1496000)
[03/15 17:09:09   7523s] (I)       Site width          :   400  (dbu)
[03/15 17:09:09   7523s] (I)       Row height          :  3600  (dbu)
[03/15 17:09:09   7523s] (I)       GCell row height    :  3600  (dbu)
[03/15 17:09:09   7523s] (I)       GCell width         :  3600  (dbu)
[03/15 17:09:09   7523s] (I)       GCell height        :  3600  (dbu)
[03/15 17:09:09   7523s] (I)       Grid                :   422   421     8
[03/15 17:09:09   7523s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 17:09:09   7523s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 17:09:09   7523s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 17:09:09   7523s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 17:09:09   7523s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 17:09:09   7523s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 17:09:09   7523s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 17:09:09   7523s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 17:09:09   7523s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 17:09:09   7523s] (I)       Total num of tracks :     0  3801  3789  3801  3789  3801   947   950
[03/15 17:09:09   7523s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 17:09:09   7523s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 17:09:09   7523s] (I)       --------------------------------------------------------
[03/15 17:09:09   7523s] 
[03/15 17:09:09   7523s] [NR-eGR] ============ Routing rule table ============
[03/15 17:09:09   7523s] [NR-eGR] Rule id: 0  Nets: 92495 
[03/15 17:09:09   7523s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 17:09:09   7523s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 17:09:09   7523s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 17:09:09   7523s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 17:09:09   7523s] [NR-eGR] Rule id: 1  Nets: 123 
[03/15 17:09:09   7523s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/15 17:09:09   7523s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/15 17:09:09   7523s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/15 17:09:09   7523s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 17:09:09   7523s] [NR-eGR] ========================================
[03/15 17:09:09   7523s] [NR-eGR] 
[03/15 17:09:09   7523s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 17:09:09   7523s] (I)       blocked tracks on layer2 : = 133027 / 1600221 (8.31%)
[03/15 17:09:09   7523s] (I)       blocked tracks on layer3 : = 28883 / 1598958 (1.81%)
[03/15 17:09:09   7523s] (I)       blocked tracks on layer4 : = 129735 / 1600221 (8.11%)
[03/15 17:09:09   7523s] (I)       blocked tracks on layer5 : = 0 / 1598958 (0.00%)
[03/15 17:09:09   7523s] (I)       blocked tracks on layer6 : = 0 / 1600221 (0.00%)
[03/15 17:09:09   7523s] (I)       blocked tracks on layer7 : = 0 / 399634 (0.00%)
[03/15 17:09:09   7523s] (I)       blocked tracks on layer8 : = 0 / 399950 (0.00%)
[03/15 17:09:09   7523s] (I)       After initializing earlyGlobalRoute syMemory usage = 2876.9 MB
[03/15 17:09:09   7523s] (I)       Finished Loading and Dumping File ( CPU: 0.76 sec, Real: 0.76 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Started Global Routing ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       ============= Initialization =============
[03/15 17:09:09   7523s] (I)       totalPins=293356  totalGlobalPin=274760 (93.66%)
[03/15 17:09:09   7523s] (I)       Started Build MST ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Generate topology with single threads
[03/15 17:09:09   7523s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       total 2D Cap : 799584 = (399634 H, 399950 V)
[03/15 17:09:09   7523s] [NR-eGR] Layer group 1: route 271 net(s) in layer range [7, 8]
[03/15 17:09:09   7523s] (I)       ============  Phase 1a Route ============
[03/15 17:09:09   7523s] (I)       Started Phase 1a ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 17:09:09   7523s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Usage: 15491 = (8384 H, 7107 V) = (2.10% H, 1.78% V) = (1.509e+04um H, 1.279e+04um V)
[03/15 17:09:09   7523s] (I)       
[03/15 17:09:09   7523s] (I)       ============  Phase 1b Route ============
[03/15 17:09:09   7523s] (I)       Started Phase 1b ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Usage: 15491 = (8384 H, 7107 V) = (2.10% H, 1.78% V) = (1.509e+04um H, 1.279e+04um V)
[03/15 17:09:09   7523s] (I)       
[03/15 17:09:09   7523s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.788380e+04um
[03/15 17:09:09   7523s] (I)       ============  Phase 1c Route ============
[03/15 17:09:09   7523s] (I)       Started Phase 1c ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Level2 Grid: 85 x 85
[03/15 17:09:09   7523s] (I)       Started Two Level Routing ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Usage: 15491 = (8384 H, 7107 V) = (2.10% H, 1.78% V) = (1.509e+04um H, 1.279e+04um V)
[03/15 17:09:09   7523s] (I)       
[03/15 17:09:09   7523s] (I)       ============  Phase 1d Route ============
[03/15 17:09:09   7523s] (I)       Started Phase 1d ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Usage: 15493 = (8384 H, 7109 V) = (2.10% H, 1.78% V) = (1.509e+04um H, 1.280e+04um V)
[03/15 17:09:09   7523s] (I)       
[03/15 17:09:09   7523s] (I)       ============  Phase 1e Route ============
[03/15 17:09:09   7523s] (I)       Started Phase 1e ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Usage: 15493 = (8384 H, 7109 V) = (2.10% H, 1.78% V) = (1.509e+04um H, 1.280e+04um V)
[03/15 17:09:09   7523s] (I)       
[03/15 17:09:09   7523s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.788740e+04um
[03/15 17:09:09   7523s] [NR-eGR] 
[03/15 17:09:09   7523s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Running layer assignment with 1 threads
[03/15 17:09:09   7523s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Started Build MST ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Generate topology with single threads
[03/15 17:09:09   7523s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       total 2D Cap : 3043072 = (1572399 H, 1470673 V)
[03/15 17:09:09   7523s] [NR-eGR] Layer group 2: route 123 net(s) in layer range [3, 4]
[03/15 17:09:09   7523s] (I)       ============  Phase 1a Route ============
[03/15 17:09:09   7523s] (I)       Started Phase 1a ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 17:09:09   7523s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Usage: 15991 = (8589 H, 7402 V) = (0.55% H, 0.50% V) = (1.546e+04um H, 1.332e+04um V)
[03/15 17:09:09   7523s] (I)       
[03/15 17:09:09   7523s] (I)       ============  Phase 1b Route ============
[03/15 17:09:09   7523s] (I)       Started Phase 1b ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Usage: 15991 = (8589 H, 7402 V) = (0.55% H, 0.50% V) = (1.546e+04um H, 1.332e+04um V)
[03/15 17:09:09   7523s] (I)       
[03/15 17:09:09   7523s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.08% V. EstWL: 2.878380e+04um
[03/15 17:09:09   7523s] (I)       ============  Phase 1c Route ============
[03/15 17:09:09   7523s] (I)       Started Phase 1c ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Level2 Grid: 85 x 85
[03/15 17:09:09   7523s] (I)       Started Two Level Routing ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Usage: 15991 = (8589 H, 7402 V) = (0.55% H, 0.50% V) = (1.546e+04um H, 1.332e+04um V)
[03/15 17:09:09   7523s] (I)       
[03/15 17:09:09   7523s] (I)       ============  Phase 1d Route ============
[03/15 17:09:09   7523s] (I)       Started Phase 1d ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Usage: 15991 = (8589 H, 7402 V) = (0.55% H, 0.50% V) = (1.546e+04um H, 1.332e+04um V)
[03/15 17:09:09   7523s] (I)       
[03/15 17:09:09   7523s] (I)       ============  Phase 1e Route ============
[03/15 17:09:09   7523s] (I)       Started Phase 1e ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Usage: 15991 = (8589 H, 7402 V) = (0.55% H, 0.50% V) = (1.546e+04um H, 1.332e+04um V)
[03/15 17:09:09   7523s] (I)       
[03/15 17:09:09   7523s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.08% V. EstWL: 2.878380e+04um
[03/15 17:09:09   7523s] [NR-eGR] 
[03/15 17:09:09   7523s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Running layer assignment with 1 threads
[03/15 17:09:09   7523s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Started Build MST ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7523s] (I)       Generate topology with single threads
[03/15 17:09:09   7524s] (I)       Finished Build MST ( CPU: 0.09 sec, Real: 0.08 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7524s] (I)       total 2D Cap : 8560712 = (3570991 H, 4989721 V)
[03/15 17:09:09   7524s] [NR-eGR] Layer group 3: route 92224 net(s) in layer range [2, 8]
[03/15 17:09:09   7524s] (I)       ============  Phase 1a Route ============
[03/15 17:09:09   7524s] (I)       Started Phase 1a ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7524s] (I)       Finished Phase 1a ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7524s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7524s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 17:09:09   7524s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7524s] (I)       Usage: 898916 = (415877 H, 483039 V) = (11.65% H, 9.68% V) = (7.486e+05um H, 8.695e+05um V)
[03/15 17:09:09   7524s] (I)       
[03/15 17:09:09   7524s] (I)       ============  Phase 1b Route ============
[03/15 17:09:09   7524s] (I)       Started Phase 1b ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7524s] (I)       Finished Phase 1b ( CPU: 0.09 sec, Real: 0.07 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7524s] (I)       Usage: 898965 = (415925 H, 483040 V) = (11.65% H, 9.68% V) = (7.487e+05um H, 8.695e+05um V)
[03/15 17:09:09   7524s] (I)       
[03/15 17:09:09   7524s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.618137e+06um
[03/15 17:09:09   7524s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/15 17:09:09   7524s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 17:09:09   7524s] (I)       ============  Phase 1c Route ============
[03/15 17:09:09   7524s] (I)       Started Phase 1c ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7524s] (I)       Level2 Grid: 85 x 85
[03/15 17:09:09   7524s] (I)       Started Two Level Routing ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7524s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2876.86 MB )
[03/15 17:09:09   7524s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7524s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7524s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:09   7524s] (I)       Usage: 898965 = (415925 H, 483040 V) = (11.65% H, 9.68% V) = (7.487e+05um H, 8.695e+05um V)
[03/15 17:09:09   7524s] (I)       
[03/15 17:09:09   7524s] (I)       ============  Phase 1d Route ============
[03/15 17:09:09   7524s] (I)       Started Phase 1d ( Curr Mem: 2876.86 MB )
[03/15 17:09:10   7524s] (I)       Finished Phase 1d ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:10   7524s] (I)       Usage: 898969 = (415928 H, 483041 V) = (11.65% H, 9.68% V) = (7.487e+05um H, 8.695e+05um V)
[03/15 17:09:10   7524s] (I)       
[03/15 17:09:10   7524s] (I)       ============  Phase 1e Route ============
[03/15 17:09:10   7524s] (I)       Started Phase 1e ( Curr Mem: 2876.86 MB )
[03/15 17:09:10   7524s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:10   7524s] (I)       Usage: 898969 = (415928 H, 483041 V) = (11.65% H, 9.68% V) = (7.487e+05um H, 8.695e+05um V)
[03/15 17:09:10   7524s] (I)       
[03/15 17:09:10   7524s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.618144e+06um
[03/15 17:09:10   7524s] [NR-eGR] 
[03/15 17:09:10   7524s] (I)       Current Phase 1l[Initialization] ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:10   7524s] (I)       Running layer assignment with 1 threads
[03/15 17:09:10   7525s] (I)       Finished Phase 1l ( CPU: 0.54 sec, Real: 0.55 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:10   7525s] (I)       ============  Phase 1l Route ============
[03/15 17:09:10   7525s] (I)       
[03/15 17:09:10   7525s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 17:09:10   7525s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/15 17:09:10   7525s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/15 17:09:10   7525s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[03/15 17:09:10   7525s] [NR-eGR] --------------------------------------------------------------------------------
[03/15 17:09:10   7525s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 17:09:10   7525s] [NR-eGR]      M2  (2)       426( 0.24%)       106( 0.06%)        23( 0.01%)   ( 0.32%) 
[03/15 17:09:10   7525s] [NR-eGR]      M3  (3)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 17:09:10   7525s] [NR-eGR]      M4  (4)       179( 0.10%)         1( 0.00%)         0( 0.00%)   ( 0.11%) 
[03/15 17:09:10   7525s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 17:09:10   7525s] [NR-eGR]      M6  (6)         3( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 17:09:10   7525s] [NR-eGR]      M7  (7)         8( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 17:09:10   7525s] [NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 17:09:10   7525s] [NR-eGR] --------------------------------------------------------------------------------
[03/15 17:09:10   7525s] [NR-eGR] Total              623( 0.05%)       108( 0.01%)        23( 0.00%)   ( 0.06%) 
[03/15 17:09:10   7525s] [NR-eGR] 
[03/15 17:09:10   7525s] (I)       Finished Global Routing ( CPU: 1.41 sec, Real: 1.41 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:10   7525s] (I)       total 2D Cap : 8576245 = (3573721 H, 5002524 V)
[03/15 17:09:10   7525s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 17:09:10   7525s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 17:09:10   7525s] (I)       ============= track Assignment ============
[03/15 17:09:10   7525s] (I)       Started Extract Global 3D Wires ( Curr Mem: 2876.86 MB )
[03/15 17:09:10   7525s] (I)       Finished Extract Global 3D Wires ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:10   7525s] (I)       Started Greedy Track Assignment ( Curr Mem: 2876.86 MB )
[03/15 17:09:10   7525s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/15 17:09:10   7525s] (I)       Running track assignment with 1 threads
[03/15 17:09:10   7525s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:10   7525s] (I)       Run Multi-thread track assignment
[03/15 17:09:11   7526s] (I)       Finished Greedy Track Assignment ( CPU: 0.98 sec, Real: 0.99 sec, Curr Mem: 2876.86 MB )
[03/15 17:09:12   7527s] [NR-eGR] --------------------------------------------------------------------------
[03/15 17:09:12   7527s] [NR-eGR]     M1  (1F) length: 4.000000e-01um, number of vias: 305317
[03/15 17:09:12   7527s] [NR-eGR]     M2  (2V) length: 5.220726e+05um, number of vias: 421300
[03/15 17:09:12   7527s] [NR-eGR]     M3  (3H) length: 5.738828e+05um, number of vias: 44443
[03/15 17:09:12   7527s] [NR-eGR]     M4  (4V) length: 3.383975e+05um, number of vias: 11459
[03/15 17:09:12   7527s] [NR-eGR]     M5  (5H) length: 1.934493e+05um, number of vias: 4313
[03/15 17:09:12   7527s] [NR-eGR]     M6  (6V) length: 5.502462e+04um, number of vias: 2262
[03/15 17:09:12   7527s] [NR-eGR]     M7  (7H) length: 2.222680e+04um, number of vias: 2964
[03/15 17:09:12   7527s] [NR-eGR]     M8  (8V) length: 1.463900e+04um, number of vias: 0
[03/15 17:09:12   7527s] [NR-eGR] Total length: 1.719693e+06um, number of vias: 792058
[03/15 17:09:12   7527s] [NR-eGR] --------------------------------------------------------------------------
[03/15 17:09:12   7527s] [NR-eGR] Total eGR-routed clock nets wire length: 9.122000e+02um 
[03/15 17:09:12   7527s] [NR-eGR] --------------------------------------------------------------------------
[03/15 17:09:13   7527s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.86 sec, Real: 4.87 sec, Curr Mem: 2770.34 MB )
[03/15 17:09:13   7528s] Extraction called for design 'core' of instances=88053 and nets=92993 using extraction engine 'preRoute' .
[03/15 17:09:13   7528s] PreRoute RC Extraction called for design core.
[03/15 17:09:13   7528s] RC Extraction called in multi-corner(2) mode.
[03/15 17:09:13   7528s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 17:09:13   7528s] RCMode: PreRoute
[03/15 17:09:13   7528s]       RC Corner Indexes            0       1   
[03/15 17:09:13   7528s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 17:09:13   7528s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 17:09:13   7528s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 17:09:13   7528s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 17:09:13   7528s] Shrink Factor                : 1.00000
[03/15 17:09:13   7528s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 17:09:13   7528s] Using capacitance table file ...
[03/15 17:09:13   7528s] LayerId::1 widthSet size::4
[03/15 17:09:13   7528s] LayerId::2 widthSet size::4
[03/15 17:09:13   7528s] LayerId::3 widthSet size::4
[03/15 17:09:13   7528s] LayerId::4 widthSet size::4
[03/15 17:09:13   7528s] LayerId::5 widthSet size::4
[03/15 17:09:13   7528s] LayerId::6 widthSet size::4
[03/15 17:09:13   7528s] LayerId::7 widthSet size::4
[03/15 17:09:13   7528s] LayerId::8 widthSet size::4
[03/15 17:09:13   7528s] Updating RC grid for preRoute extraction ...
[03/15 17:09:13   7528s] Initializing multi-corner capacitance tables ... 
[03/15 17:09:13   7528s] Initializing multi-corner resistance tables ...
[03/15 17:09:14   7528s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.301774 ; uaWl: 0.984739 ; uaWlH: 0.343057 ; aWlH: 0.015145 ; Pmax: 0.850500 ; wcR: 0.636400 ; newSi: 0.090100 ; pMod: 81 ; 
[03/15 17:09:14   7529s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 2750.344M)
[03/15 17:09:17   7531s] Compute RC Scale Done ...
[03/15 17:09:17   7531s] OPERPROF: Starting HotSpotCal at level 1, MEM:2750.3M
[03/15 17:09:17   7531s] [hotspot] +------------+---------------+---------------+
[03/15 17:09:17   7531s] [hotspot] |            |   max hotspot | total hotspot |
[03/15 17:09:17   7531s] [hotspot] +------------+---------------+---------------+
[03/15 17:09:17   7531s] [hotspot] | normalized |          0.00 |          0.00 |
[03/15 17:09:17   7531s] [hotspot] +------------+---------------+---------------+
[03/15 17:09:17   7531s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 17:09:17   7531s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/15 17:09:17   7531s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.020, MEM:2750.3M
[03/15 17:09:17   7531s] #################################################################################
[03/15 17:09:17   7531s] # Design Stage: PreRoute
[03/15 17:09:17   7531s] # Design Name: core
[03/15 17:09:17   7531s] # Design Mode: 65nm
[03/15 17:09:17   7531s] # Analysis Mode: MMMC Non-OCV 
[03/15 17:09:17   7531s] # Parasitics Mode: No SPEF/RCDB
[03/15 17:09:17   7531s] # Signoff Settings: SI Off 
[03/15 17:09:17   7531s] #################################################################################
[03/15 17:09:20   7535s] Calculate delays in BcWc mode...
[03/15 17:09:21   7535s] Topological Sorting (REAL = 0:00:01.0, MEM = 2768.0M, InitMEM = 2754.4M)
[03/15 17:09:21   7535s] Start delay calculation (fullDC) (1 T). (MEM=2767.96)
[03/15 17:09:21   7536s] End AAE Lib Interpolated Model. (MEM=2780.48 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 17:09:38   7553s] Total number of fetched objects 92783
[03/15 17:09:38   7553s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/15 17:09:38   7553s] End delay calculation. (MEM=2818.64 CPU=0:00:13.9 REAL=0:00:13.0)
[03/15 17:09:38   7553s] End delay calculation (fullDC). (MEM=2818.64 CPU=0:00:17.9 REAL=0:00:17.0)
[03/15 17:09:38   7553s] *** CDM Built up (cpu=0:00:21.8  real=0:00:21.0  mem= 2818.6M) ***
[03/15 17:09:40   7555s] Begin: GigaOpt postEco DRV Optimization
[03/15 17:09:40   7555s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -postCTS -max_fanout
[03/15 17:09:41   7555s] Info: 143 nets with fixed/cover wires excluded.
[03/15 17:09:41   7556s] Info: 266 clock nets excluded from IPO operation.
[03/15 17:09:41   7556s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:05:56.0/2:07:28.8 (1.0), mem = 2818.6M
[03/15 17:09:41   7556s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25708.6
[03/15 17:09:42   7557s] (I,S,L,T): WC_VIEW: 267.896, 205.134, 3.33163, 476.362
[03/15 17:09:42   7557s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 17:09:42   7557s] ### Creating PhyDesignMc. totSessionCpu=2:05:57 mem=2818.6M
[03/15 17:09:42   7557s] OPERPROF: Starting DPlace-Init at level 1, MEM:2818.6M
[03/15 17:09:42   7557s] z: 2, totalTracks: 1
[03/15 17:09:42   7557s] z: 4, totalTracks: 1
[03/15 17:09:42   7557s] z: 6, totalTracks: 1
[03/15 17:09:42   7557s] z: 8, totalTracks: 1
[03/15 17:09:42   7557s] #spOpts: N=65 mergeVia=F 
[03/15 17:09:42   7557s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2818.6M
[03/15 17:09:42   7557s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2818.6M
[03/15 17:09:42   7557s] Core basic site is core
[03/15 17:09:42   7557s] SiteArray: non-trimmed site array dimensions = 410 x 3701
[03/15 17:09:42   7557s] SiteArray: use 6,299,648 bytes
[03/15 17:09:42   7557s] SiteArray: current memory after site array memory allocation 2824.6M
[03/15 17:09:42   7557s] SiteArray: FP blocked sites are writable
[03/15 17:09:42   7557s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 17:09:42   7557s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2824.6M
[03/15 17:09:42   7557s] Process 13583 wires and vias for routing blockage and capacity analysis
[03/15 17:09:42   7557s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.024, MEM:2824.6M
[03/15 17:09:42   7557s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.160, REAL:0.153, MEM:2824.6M
[03/15 17:09:42   7557s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.183, MEM:2824.6M
[03/15 17:09:42   7557s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2824.6MB).
[03/15 17:09:42   7557s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.320, REAL:0.320, MEM:2824.6M
[03/15 17:09:43   7558s] TotalInstCnt at PhyDesignMc Initialization: 88,053
[03/15 17:09:43   7558s] ### Creating PhyDesignMc, finished. totSessionCpu=2:05:58 mem=2824.6M
[03/15 17:09:43   7558s] ### Creating RouteCongInterface, started
[03/15 17:09:43   7558s] 
[03/15 17:09:43   7558s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/15 17:09:43   7558s] 
[03/15 17:09:43   7558s] #optDebug: {0, 1.200}
[03/15 17:09:43   7558s] ### Creating RouteCongInterface, finished
[03/15 17:09:43   7558s] ### Creating LA Mngr. totSessionCpu=2:05:58 mem=2824.6M
[03/15 17:09:43   7558s] ### Creating LA Mngr, finished. totSessionCpu=2:05:58 mem=2824.6M
[03/15 17:09:52   7567s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2843.7M
[03/15 17:09:52   7567s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2843.7M
[03/15 17:09:53   7568s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 17:09:53   7568s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/15 17:09:53   7568s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 17:09:53   7568s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/15 17:09:53   7568s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 17:09:54   7569s] Info: violation cost 5.354434 (cap = 0.155846, tran = 5.198589, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 17:09:54   7569s] |    20|   179|    -0.07|     6|     6|    -0.00|     0|     0|     0|     0|    -3.55| -3099.10|       0|       0|       0|  66.52|          |         |
[03/15 17:09:55   7570s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 17:09:55   7570s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.55| -3098.59|       3|       0|      17|  66.53| 0:00:01.0|  2881.9M|
[03/15 17:09:55   7570s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 17:09:55   7570s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -3.55| -3098.59|       0|       0|       0|  66.53| 0:00:00.0|  2881.9M|
[03/15 17:09:55   7570s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/15 17:09:55   7570s] **** Begin NDR-Layer Usage Statistics ****
[03/15 17:09:55   7570s] Layer 3 has 266 constrained nets 
[03/15 17:09:55   7570s] Layer 7 has 145 constrained nets 
[03/15 17:09:55   7570s] **** End NDR-Layer Usage Statistics ****
[03/15 17:09:55   7570s] 
[03/15 17:09:55   7570s] *** Finish DRV Fixing (cpu=0:00:03.5 real=0:00:03.0 mem=2881.9M) ***
[03/15 17:09:55   7570s] 
[03/15 17:09:56   7570s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2897.9M
[03/15 17:09:56   7571s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.236, MEM:2897.9M
[03/15 17:09:56   7571s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2897.9M
[03/15 17:09:56   7571s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2897.9M
[03/15 17:09:56   7571s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2897.9M
[03/15 17:09:56   7571s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.145, MEM:2897.9M
[03/15 17:09:56   7571s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2897.9M
[03/15 17:09:56   7571s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.001, MEM:2897.9M
[03/15 17:09:56   7571s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.255, MEM:2897.9M
[03/15 17:09:56   7571s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.250, REAL:0.255, MEM:2897.9M
[03/15 17:09:56   7571s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.12
[03/15 17:09:56   7571s] OPERPROF: Starting RefinePlace at level 1, MEM:2897.9M
[03/15 17:09:56   7571s] *** Starting refinePlace (2:06:11 mem=2897.9M) ***
[03/15 17:09:56   7571s] Total net bbox length = 1.485e+06 (6.779e+05 8.072e+05) (ext = 4.995e+04)
[03/15 17:09:56   7571s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:09:56   7571s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2897.9M
[03/15 17:09:56   7571s] Starting refinePlace ...
[03/15 17:09:57   7571s] 
[03/15 17:09:57   7571s] Running Spiral with 1 thread in Normal Mode  fetchWidth=400 
[03/15 17:09:58   7573s] Move report: legalization moves 59 insts, mean move: 2.17 um, max move: 12.60 um
[03/15 17:09:58   7573s] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U874): (331.00, 443.80) --> (325.60, 451.00)
[03/15 17:09:58   7573s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:02.0, mem=2897.9MB) @(2:06:12 - 2:06:13).
[03/15 17:09:58   7573s] Move report: Detail placement moves 59 insts, mean move: 2.17 um, max move: 12.60 um
[03/15 17:09:58   7573s] 	Max move on inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U874): (331.00, 443.80) --> (325.60, 451.00)
[03/15 17:09:58   7573s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2897.9MB
[03/15 17:09:58   7573s] Statistics of distance of Instance movement in refine placement:
[03/15 17:09:58   7573s]   maximum (X+Y) =        12.60 um
[03/15 17:09:58   7573s]   inst (mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U874) with max move: (331, 443.8) -> (325.6, 451)
[03/15 17:09:58   7573s]   mean    (X+Y) =         2.17 um
[03/15 17:09:58   7573s] Summary Report:
[03/15 17:09:58   7573s] Instances move: 59 (out of 87920 movable)
[03/15 17:09:58   7573s] Instances flipped: 0
[03/15 17:09:58   7573s] Mean displacement: 2.17 um
[03/15 17:09:58   7573s] Max displacement: 12.60 um (Instance: mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/U874) (331, 443.8) -> (325.6, 451)
[03/15 17:09:58   7573s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/15 17:09:58   7573s] Total instances moved : 59
[03/15 17:09:58   7573s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.800, REAL:1.795, MEM:2897.9M
[03/15 17:09:58   7573s] Total net bbox length = 1.485e+06 (6.780e+05 8.072e+05) (ext = 4.994e+04)
[03/15 17:09:58   7573s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2897.9MB
[03/15 17:09:58   7573s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=2897.9MB) @(2:06:11 - 2:06:13).
[03/15 17:09:58   7573s] *** Finished refinePlace (2:06:14 mem=2897.9M) ***
[03/15 17:09:58   7573s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.12
[03/15 17:09:58   7573s] OPERPROF: Finished RefinePlace at level 1, CPU:2.030, REAL:2.022, MEM:2897.9M
[03/15 17:09:58   7573s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2897.9M
[03/15 17:09:59   7574s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.220, REAL:0.224, MEM:2897.9M
[03/15 17:09:59   7574s] Finished re-routing un-routed nets (0:00:00.1 2897.9M)
[03/15 17:09:59   7574s] 
[03/15 17:09:59   7574s] OPERPROF: Starting DPlace-Init at level 1, MEM:2897.9M
[03/15 17:09:59   7574s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2897.9M
[03/15 17:09:59   7574s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.151, MEM:2897.9M
[03/15 17:09:59   7574s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2897.9M
[03/15 17:09:59   7574s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.002, MEM:2897.9M
[03/15 17:09:59   7574s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.271, MEM:2897.9M
[03/15 17:10:00   7575s] 
[03/15 17:10:00   7575s] Density : 0.6653
[03/15 17:10:00   7575s] Max route overflow : 0.0000
[03/15 17:10:00   7575s] 
[03/15 17:10:00   7575s] 
[03/15 17:10:00   7575s] *** Finish Physical Update (cpu=0:00:04.5 real=0:00:05.0 mem=2897.9M) ***
[03/15 17:10:00   7575s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2862.8M
[03/15 17:10:00   7575s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.234, MEM:2862.8M
[03/15 17:10:00   7575s] TotalInstCnt at PhyDesignMc Destruction: 88,056
[03/15 17:10:00   7575s] (I,S,L,T): WC_VIEW: 267.688, 205.142, 3.33204, 476.163
[03/15 17:10:00   7575s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25708.6
[03/15 17:10:00   7575s] *** DrvOpt [finish] : cpu/real = 0:00:19.9/0:00:19.8 (1.0), totSession cpu/real = 2:06:15.9/2:07:48.6 (1.0), mem = 2862.8M
[03/15 17:10:00   7575s] 
[03/15 17:10:00   7575s] =============================================================================================
[03/15 17:10:00   7575s]  Step TAT Report for DrvOpt #2
[03/15 17:10:00   7575s] =============================================================================================
[03/15 17:10:00   7575s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 17:10:00   7575s] ---------------------------------------------------------------------------------------------
[03/15 17:10:00   7575s] [ RefinePlace            ]      1   0:00:04.5  (  22.5 % )     0:00:04.5 /  0:00:04.6    1.0
[03/15 17:10:00   7575s] [ SlackTraversorInit     ]      1   0:00:00.9  (   4.4 % )     0:00:00.9 /  0:00:00.9    1.0
[03/15 17:10:00   7575s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:10:00   7575s] [ PlacerInterfaceInit    ]      1   0:00:00.9  (   4.4 % )     0:00:00.9 /  0:00:00.9    1.0
[03/15 17:10:00   7575s] [ RouteCongInterfaceInit ]      1   0:00:00.4  (   1.8 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 17:10:00   7575s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:10:00   7575s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.9 /  0:00:00.9    1.0
[03/15 17:10:00   7575s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:10:00   7575s] [ OptEval                ]      1   0:00:00.5  (   2.3 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 17:10:00   7575s] [ OptCommit              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[03/15 17:10:00   7575s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 17:10:00   7575s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 17:10:01   7575s] [ IncrDelayCalc          ]     11   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[03/15 17:10:01   7575s] [ DrvFindVioNets         ]      3   0:00:01.2  (   6.1 % )     0:00:01.2 /  0:00:01.2    1.0
[03/15 17:10:01   7575s] [ DrvComputeSummary      ]      3   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.1
[03/15 17:10:01   7575s] [ MISC                   ]          0:00:11.2  (  55.7 % )     0:00:11.2 /  0:00:11.3    1.0
[03/15 17:10:01   7575s] ---------------------------------------------------------------------------------------------
[03/15 17:10:01   7575s]  DrvOpt #2 TOTAL                    0:00:20.2  ( 100.0 % )     0:00:20.2 /  0:00:20.2    1.0
[03/15 17:10:01   7575s] ---------------------------------------------------------------------------------------------
[03/15 17:10:01   7575s] 
[03/15 17:10:01   7575s] End: GigaOpt postEco DRV Optimization
[03/15 17:10:01   7576s] GigaOpt: WNS changes after routing: -3.449 -> -3.545 (bump = 0.096)
[03/15 17:10:01   7576s] GigaOpt: WNS bump threshold: -14.5
[03/15 17:10:01   7576s] Begin: GigaOpt postEco optimization
[03/15 17:10:01   7576s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/15 17:10:01   7576s] Info: 143 nets with fixed/cover wires excluded.
[03/15 17:10:01   7576s] Info: 266 clock nets excluded from IPO operation.
[03/15 17:10:01   7576s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:06:16.9/2:07:49.6 (1.0), mem = 2862.8M
[03/15 17:10:01   7576s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25708.7
[03/15 17:10:03   7577s] (I,S,L,T): WC_VIEW: 267.688, 205.142, 3.33204, 476.163
[03/15 17:10:03   7577s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 17:10:03   7577s] ### Creating PhyDesignMc. totSessionCpu=2:06:18 mem=2862.8M
[03/15 17:10:03   7577s] OPERPROF: Starting DPlace-Init at level 1, MEM:2862.8M
[03/15 17:10:03   7577s] z: 2, totalTracks: 1
[03/15 17:10:03   7577s] z: 4, totalTracks: 1
[03/15 17:10:03   7577s] z: 6, totalTracks: 1
[03/15 17:10:03   7577s] z: 8, totalTracks: 1
[03/15 17:10:03   7577s] #spOpts: N=65 mergeVia=F 
[03/15 17:10:03   7578s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2862.8M
[03/15 17:10:03   7578s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.119, MEM:2862.8M
[03/15 17:10:03   7578s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2862.8MB).
[03/15 17:10:03   7578s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.242, MEM:2862.8M
[03/15 17:10:03   7578s] TotalInstCnt at PhyDesignMc Initialization: 88,056
[03/15 17:10:03   7578s] ### Creating PhyDesignMc, finished. totSessionCpu=2:06:19 mem=2862.8M
[03/15 17:10:03   7578s] ### Creating RouteCongInterface, started
[03/15 17:10:04   7579s] 
[03/15 17:10:04   7579s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 17:10:04   7579s] 
[03/15 17:10:04   7579s] #optDebug: {0, 1.200}
[03/15 17:10:04   7579s] ### Creating RouteCongInterface, finished
[03/15 17:10:04   7579s] ### Creating LA Mngr. totSessionCpu=2:06:19 mem=2862.8M
[03/15 17:10:04   7579s] ### Creating LA Mngr, finished. totSessionCpu=2:06:19 mem=2862.8M
[03/15 17:10:09   7584s] *info: 266 clock nets excluded
[03/15 17:10:09   7584s] *info: 2 special nets excluded.
[03/15 17:10:09   7584s] *info: 232 no-driver nets excluded.
[03/15 17:10:09   7584s] *info: 143 nets with fixed/cover wires excluded.
[03/15 17:10:11   7586s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25708.4
[03/15 17:10:11   7586s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 17:10:12   7587s] ** GigaOpt Optimizer WNS Slack -3.545 TNS Slack -3098.589 Density 66.53
[03/15 17:10:12   7587s] Optimizer WNS Pass 0
[03/15 17:10:12   7587s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.296|  -30.579|
|reg2reg   |-3.545|-3068.013|
|HEPG      |-3.545|-3068.013|
|All Paths |-3.545|-3098.589|
+----------+------+---------+

[03/15 17:10:12   7587s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -3.545ns TNS -3068.010ns; HEPG WNS -3.545ns TNS -3068.010ns; all paths WNS -3.545ns TNS -3098.587ns; Real time 2:05:20
[03/15 17:10:12   7587s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2881.9M
[03/15 17:10:12   7587s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2881.9M
[03/15 17:10:13   7587s] Active Path Group: reg2reg  
[03/15 17:10:13   7588s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:10:13   7588s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 17:10:13   7588s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:10:13   7588s] |  -3.545|   -3.545|-3068.013|-3098.589|    66.53%|   0:00:00.0| 2897.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
[03/15 17:10:15   7590s] |  -3.546|   -3.546|-3067.958|-3098.534|    66.53%|   0:00:02.0| 2897.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_0_/D                   |
[03/15 17:10:16   7591s] |  -3.539|   -3.539|-3067.796|-3098.373|    66.53%|   0:00:01.0| 2897.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_16_/D                  |
[03/15 17:10:22   7597s] |  -3.530|   -3.530|-3066.629|-3097.206|    66.53%|   0:00:06.0| 2897.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
[03/15 17:10:39   7614s] INFO (IMPSP-237): Unable to unplace norm_inst/FE_RC_2141_0 - no resize TGrid at inst's location.
[03/15 17:10:43   7618s] |  -3.524|   -3.524|-3066.188|-3096.764|    66.53%|   0:00:21.0| 2897.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_16_/D                  |
[03/15 17:10:43   7618s] INFO (IMPSP-237): Unable to unplace norm_inst/U17514_dup - no resize TGrid at inst's location.
[03/15 17:11:10   7645s] |  -3.524|   -3.524|-3066.010|-3096.586|    66.52%|   0:00:27.0| 2898.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_16_/D                  |
[03/15 17:11:13   7648s] |  -3.520|   -3.520|-3068.227|-3098.803|    66.55%|   0:00:03.0| 2898.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_16_/D                  |
[03/15 17:11:18   7653s] INFO (IMPSP-237): Unable to unplace norm_inst/FE_RC_7514_0 - no resize TGrid at inst's location.
[03/15 17:11:22   7657s] |  -3.516|   -3.516|-3068.050|-3098.626|    66.56%|   0:00:09.0| 2882.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_17_/D                  |
[03/15 17:11:28   7663s] |  -3.513|   -3.513|-3067.815|-3098.391|    66.56%|   0:00:06.0| 2882.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_17_/D                  |
[03/15 17:11:30   7665s] INFO (IMPSP-237): Unable to unplace norm_inst/U17763 - no resize TGrid at inst's location.
[03/15 17:11:31   7666s] INFO (IMPSP-237): Unable to unplace norm_inst/U17763 - no resize TGrid at inst's location.
[03/15 17:11:31   7666s] INFO (IMPSP-237): Unable to unplace norm_inst/U17763 - no resize TGrid at inst's location.
[03/15 17:11:31   7666s] INFO (IMPSP-237): Unable to unplace norm_inst/U17763 - no resize TGrid at inst's location.
[03/15 17:11:33   7668s] |  -3.513|   -3.513|-3067.787|-3098.364|    66.56%|   0:00:05.0| 2882.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_17_/D                  |
[03/15 17:11:36   7671s] |  -3.514|   -3.514|-3068.485|-3099.061|    66.57%|   0:00:03.0| 2882.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_17_/D                  |
[03/15 17:11:36   7671s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:11:36   7671s] 
[03/15 17:11:36   7671s] *** Finish Core Optimize Step (cpu=0:01:23 real=0:01:23 mem=2882.0M) ***
[03/15 17:11:36   7671s] Active Path Group: default 
[03/15 17:11:36   7671s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:11:36   7671s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 17:11:36   7671s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:11:36   7671s] |  -0.296|   -3.514| -30.579|-3099.061|    66.57%|   0:00:00.0| 2882.0M|   WC_VIEW|  default| out[1]                                             |
[03/15 17:11:36   7671s] |  -0.286|   -3.514| -30.546|-3099.029|    66.57%|   0:00:00.0| 2882.0M|   WC_VIEW|  default| out[127]                                           |
[03/15 17:11:36   7671s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:11:36   7671s] 
[03/15 17:11:36   7671s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2882.0M) ***
[03/15 17:11:36   7671s] 
[03/15 17:11:36   7671s] *** Finished Optimize Step Cumulative (cpu=0:01:24 real=0:01:23 mem=2882.0M) ***
[03/15 17:11:36   7671s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -30.546|
|reg2reg   |-3.514|-3068.485|
|HEPG      |-3.514|-3068.485|
|All Paths |-3.514|-3099.029|
+----------+------+---------+

[03/15 17:11:36   7671s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -3.514ns TNS -3068.483ns; HEPG WNS -3.514ns TNS -3068.483ns; all paths WNS -3.514ns TNS -3099.026ns; Real time 2:06:44
[03/15 17:11:36   7671s] ** GigaOpt Optimizer WNS Slack -3.514 TNS Slack -3099.029 Density 66.57
[03/15 17:11:36   7671s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25708.8
[03/15 17:11:37   7672s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2882.0M
[03/15 17:11:37   7672s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.239, MEM:2882.0M
[03/15 17:11:37   7672s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2882.0M
[03/15 17:11:37   7672s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2882.0M
[03/15 17:11:37   7672s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2882.0M
[03/15 17:11:37   7672s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.147, MEM:2882.0M
[03/15 17:11:37   7672s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.260, REAL:0.256, MEM:2882.0M
[03/15 17:11:37   7672s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.260, REAL:0.256, MEM:2882.0M
[03/15 17:11:37   7672s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.13
[03/15 17:11:37   7672s] OPERPROF: Starting RefinePlace at level 1, MEM:2882.0M
[03/15 17:11:37   7672s] *** Starting refinePlace (2:07:53 mem=2882.0M) ***
[03/15 17:11:37   7672s] Total net bbox length = 1.485e+06 (6.781e+05 8.074e+05) (ext = 4.994e+04)
[03/15 17:11:37   7672s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:11:37   7672s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2882.0M
[03/15 17:11:37   7672s] Starting refinePlace ...
[03/15 17:11:38   7673s] 
[03/15 17:11:38   7673s] Running Spiral with 1 thread in Normal Mode  fetchWidth=400 
[03/15 17:11:39   7674s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:11:39   7674s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=2882.0MB) @(2:07:53 - 2:07:55).
[03/15 17:11:39   7674s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:11:39   7674s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2882.0MB
[03/15 17:11:39   7674s] Statistics of distance of Instance movement in refine placement:
[03/15 17:11:39   7674s]   maximum (X+Y) =         0.00 um
[03/15 17:11:39   7674s]   mean    (X+Y) =         0.00 um
[03/15 17:11:39   7674s] Summary Report:
[03/15 17:11:39   7674s] Instances move: 0 (out of 87977 movable)
[03/15 17:11:39   7674s] Instances flipped: 0
[03/15 17:11:39   7674s] Mean displacement: 0.00 um
[03/15 17:11:39   7674s] Max displacement: 0.00 um 
[03/15 17:11:39   7674s] Total instances moved : 0
[03/15 17:11:39   7674s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.830, REAL:1.836, MEM:2882.0M
[03/15 17:11:39   7674s] Total net bbox length = 1.485e+06 (6.781e+05 8.074e+05) (ext = 4.994e+04)
[03/15 17:11:39   7674s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2882.0MB
[03/15 17:11:39   7674s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=2882.0MB) @(2:07:53 - 2:07:55).
[03/15 17:11:39   7674s] *** Finished refinePlace (2:07:55 mem=2882.0M) ***
[03/15 17:11:39   7674s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.13
[03/15 17:11:39   7674s] OPERPROF: Finished RefinePlace at level 1, CPU:2.070, REAL:2.079, MEM:2882.0M
[03/15 17:11:40   7675s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2882.0M
[03/15 17:11:40   7675s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.241, MEM:2882.0M
[03/15 17:11:40   7675s] Finished re-routing un-routed nets (0:00:00.0 2882.0M)
[03/15 17:11:40   7675s] 
[03/15 17:11:40   7675s] OPERPROF: Starting DPlace-Init at level 1, MEM:2882.0M
[03/15 17:11:40   7675s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2882.0M
[03/15 17:11:40   7675s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.145, MEM:2882.0M
[03/15 17:11:40   7675s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.256, MEM:2882.0M
[03/15 17:11:41   7676s] 
[03/15 17:11:41   7676s] Density : 0.6657
[03/15 17:11:41   7676s] Max route overflow : 0.0000
[03/15 17:11:41   7676s] 
[03/15 17:11:41   7676s] 
[03/15 17:11:41   7676s] *** Finish Physical Update (cpu=0:00:04.6 real=0:00:05.0 mem=2882.0M) ***
[03/15 17:11:41   7676s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25708.8
[03/15 17:11:41   7676s] ** GigaOpt Optimizer WNS Slack -3.514 TNS Slack -3099.029 Density 66.57
[03/15 17:11:41   7676s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -30.546|
|reg2reg   |-3.514|-3068.485|
|HEPG      |-3.514|-3068.485|
|All Paths |-3.514|-3099.029|
+----------+------+---------+

[03/15 17:11:41   7676s] **** Begin NDR-Layer Usage Statistics ****
[03/15 17:11:41   7676s] Layer 3 has 266 constrained nets 
[03/15 17:11:41   7676s] Layer 7 has 149 constrained nets 
[03/15 17:11:41   7676s] **** End NDR-Layer Usage Statistics ****
[03/15 17:11:41   7676s] 
[03/15 17:11:41   7676s] *** Finish post-CTS Setup Fixing (cpu=0:01:30 real=0:01:30 mem=2882.0M) ***
[03/15 17:11:41   7676s] 
[03/15 17:11:41   7676s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25708.4
[03/15 17:11:41   7676s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2846.9M
[03/15 17:11:42   7677s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.231, MEM:2846.9M
[03/15 17:11:42   7677s] TotalInstCnt at PhyDesignMc Destruction: 88,113
[03/15 17:11:42   7677s] (I,S,L,T): WC_VIEW: 268.002, 205.319, 3.33487, 476.656
[03/15 17:11:42   7677s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25708.7
[03/15 17:11:42   7677s] *** SetupOpt [finish] : cpu/real = 0:01:40.8/0:01:40.7 (1.0), totSession cpu/real = 2:07:57.7/2:09:30.3 (1.0), mem = 2846.9M
[03/15 17:11:42   7677s] 
[03/15 17:11:42   7677s] =============================================================================================
[03/15 17:11:42   7677s]  Step TAT Report for WnsOpt #2
[03/15 17:11:42   7677s] =============================================================================================
[03/15 17:11:42   7677s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 17:11:42   7677s] ---------------------------------------------------------------------------------------------
[03/15 17:11:42   7677s] [ RefinePlace            ]      1   0:00:04.6  (   4.5 % )     0:00:04.6 /  0:00:04.6    1.0
[03/15 17:11:42   7677s] [ SlackTraversorInit     ]      2   0:00:01.2  (   1.2 % )     0:00:01.2 /  0:00:01.2    1.0
[03/15 17:11:42   7677s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[03/15 17:11:42   7677s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   0.8 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 17:11:42   7677s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 17:11:42   7677s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:11:42   7677s] [ TransformInit          ]      1   0:00:07.8  (   7.7 % )     0:00:07.8 /  0:00:07.8    1.0
[03/15 17:11:42   7677s] [ OptSingleIteration     ]     26   0:00:00.1  (   0.1 % )     0:01:22.7 /  0:01:22.9    1.0
[03/15 17:11:42   7677s] [ OptGetWeight           ]     26   0:00:01.1  (   1.1 % )     0:00:01.1 /  0:00:01.1    1.0
[03/15 17:11:42   7677s] [ OptEval                ]     26   0:01:17.5  (  76.9 % )     0:01:17.5 /  0:01:17.6    1.0
[03/15 17:11:42   7677s] [ OptCommit              ]     26   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 17:11:42   7677s] [ IncrTimingUpdate       ]     23   0:00:02.6  (   2.6 % )     0:00:02.6 /  0:00:02.6    1.0
[03/15 17:11:42   7677s] [ PostCommitDelayUpdate  ]     27   0:00:00.1  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.1
[03/15 17:11:42   7677s] [ IncrDelayCalc          ]     85   0:00:00.4  (   0.4 % )     0:00:00.4 /  0:00:00.4    1.1
[03/15 17:11:42   7677s] [ SetupOptGetWorkingSet  ]     50   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.3    1.0
[03/15 17:11:42   7677s] [ SetupOptGetActiveNode  ]     50   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:11:42   7677s] [ SetupOptSlackGraph     ]     26   0:00:00.5  (   0.5 % )     0:00:00.5 /  0:00:00.5    1.0
[03/15 17:11:42   7677s] [ MISC                   ]          0:00:03.3  (   3.3 % )     0:00:03.3 /  0:00:03.3    1.0
[03/15 17:11:42   7677s] ---------------------------------------------------------------------------------------------
[03/15 17:11:42   7677s]  WnsOpt #2 TOTAL                    0:01:40.7  ( 100.0 % )     0:01:40.7 /  0:01:40.8    1.0
[03/15 17:11:42   7677s] ---------------------------------------------------------------------------------------------
[03/15 17:11:42   7677s] 
[03/15 17:11:42   7677s] End: GigaOpt postEco optimization
[03/15 17:11:43   7678s] GigaOpt: WNS changes after postEco optimization: -3.449 -> -3.513 (bump = 0.064)
[03/15 17:11:43   7678s] Begin: GigaOpt nonLegal postEco optimization
[03/15 17:11:43   7678s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -inPostEcoStage -maxLocalDensity 1.0 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto  -lowEffort -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/15 17:11:43   7678s] Info: 143 nets with fixed/cover wires excluded.
[03/15 17:11:43   7678s] Info: 266 clock nets excluded from IPO operation.
[03/15 17:11:43   7678s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:07:58.6/2:09:31.2 (1.0), mem = 2846.9M
[03/15 17:11:43   7678s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25708.8
[03/15 17:11:44   7679s] (I,S,L,T): WC_VIEW: 268.002, 205.319, 3.33487, 476.656
[03/15 17:11:44   7679s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 17:11:44   7679s] ### Creating PhyDesignMc. totSessionCpu=2:08:00 mem=2846.9M
[03/15 17:11:44   7679s] OPERPROF: Starting DPlace-Init at level 1, MEM:2846.9M
[03/15 17:11:44   7679s] z: 2, totalTracks: 1
[03/15 17:11:44   7679s] z: 4, totalTracks: 1
[03/15 17:11:44   7679s] z: 6, totalTracks: 1
[03/15 17:11:44   7679s] z: 8, totalTracks: 1
[03/15 17:11:44   7679s] #spOpts: N=65 mergeVia=F 
[03/15 17:11:44   7679s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2846.9M
[03/15 17:11:44   7679s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.118, MEM:2846.9M
[03/15 17:11:44   7679s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2846.9MB).
[03/15 17:11:44   7679s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.240, MEM:2846.9M
[03/15 17:11:45   7680s] TotalInstCnt at PhyDesignMc Initialization: 88,113
[03/15 17:11:45   7680s] ### Creating PhyDesignMc, finished. totSessionCpu=2:08:01 mem=2846.9M
[03/15 17:11:45   7680s] ### Creating RouteCongInterface, started
[03/15 17:11:45   7680s] 
[03/15 17:11:45   7680s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 17:11:45   7680s] 
[03/15 17:11:45   7680s] #optDebug: {0, 1.200}
[03/15 17:11:45   7680s] ### Creating RouteCongInterface, finished
[03/15 17:11:45   7680s] ### Creating LA Mngr. totSessionCpu=2:08:01 mem=2846.9M
[03/15 17:11:45   7680s] ### Creating LA Mngr, finished. totSessionCpu=2:08:01 mem=2846.9M
[03/15 17:11:51   7686s] *info: 266 clock nets excluded
[03/15 17:11:51   7686s] *info: 2 special nets excluded.
[03/15 17:11:51   7686s] *info: 232 no-driver nets excluded.
[03/15 17:11:51   7686s] *info: 143 nets with fixed/cover wires excluded.
[03/15 17:11:53   7688s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25708.5
[03/15 17:11:53   7688s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 17:11:54   7689s] ** GigaOpt Optimizer WNS Slack -3.514 TNS Slack -3099.029 Density 66.57
[03/15 17:11:54   7689s] Optimizer WNS Pass 0
[03/15 17:11:54   7689s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -30.546|
|reg2reg   |-3.514|-3068.485|
|HEPG      |-3.514|-3068.485|
|All Paths |-3.514|-3099.029|
+----------+------+---------+

[03/15 17:11:54   7689s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -3.514ns TNS -3068.483ns; HEPG WNS -3.514ns TNS -3068.483ns; all paths WNS -3.514ns TNS -3099.026ns; Real time 2:07:02
[03/15 17:11:54   7689s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2866.0M
[03/15 17:11:54   7689s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:2866.0M
[03/15 17:11:54   7689s] Active Path Group: reg2reg  
[03/15 17:11:54   7689s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:11:54   7689s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 17:11:54   7689s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:11:54   7689s] |  -3.514|   -3.514|-3068.485|-3099.029|    66.57%|   0:00:00.0| 2882.0M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_17_/D                  |
[03/15 17:14:54   7869s] |  -3.516|   -3.516|-3068.288|-3098.832|    66.69%|   0:03:00.0| 2926.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_13_/D                  |
[03/15 17:15:01   7876s] |  -3.516|   -3.516|-3068.290|-3098.834|    66.69%|   0:00:07.0| 2926.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_13_/D                  |
[03/15 17:15:01   7876s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:15:01   7876s] 
[03/15 17:15:01   7876s] *** Finish Core Optimize Step (cpu=0:03:07 real=0:03:07 mem=2926.1M) ***
[03/15 17:15:01   7876s] Active Path Group: default 
[03/15 17:15:01   7876s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:15:01   7876s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 17:15:01   7876s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:15:01   7876s] |  -0.286|   -3.516| -30.546|-3098.834|    66.69%|   0:00:00.0| 2926.1M|   WC_VIEW|  default| out[127]                                           |
[03/15 17:15:01   7876s] |  -0.286|   -3.516| -30.546|-3098.834|    66.69%|   0:00:00.0| 2926.1M|   WC_VIEW|  default| out[127]                                           |
[03/15 17:15:01   7876s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:15:01   7876s] 
[03/15 17:15:01   7876s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2926.1M) ***
[03/15 17:15:01   7877s] 
[03/15 17:15:01   7877s] *** Finished Optimize Step Cumulative (cpu=0:03:07 real=0:03:07 mem=2926.1M) ***
[03/15 17:15:01   7877s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -30.546|
|reg2reg   |-3.516|-3068.290|
|HEPG      |-3.516|-3068.290|
|All Paths |-3.516|-3098.834|
+----------+------+---------+

[03/15 17:15:01   7877s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -3.516ns TNS -3068.288ns; HEPG WNS -3.516ns TNS -3068.288ns; all paths WNS -3.516ns TNS -3098.832ns; Real time 2:10:09
[03/15 17:15:01   7877s] ** GigaOpt Optimizer WNS Slack -3.516 TNS Slack -3098.834 Density 66.69
[03/15 17:15:01   7877s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25708.9
[03/15 17:15:02   7877s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2926.1M
[03/15 17:15:02   7877s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.237, MEM:2926.1M
[03/15 17:15:02   7877s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2926.1M
[03/15 17:15:02   7877s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2926.1M
[03/15 17:15:02   7877s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2926.1M
[03/15 17:15:02   7878s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.148, MEM:2926.1M
[03/15 17:15:02   7878s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.260, REAL:0.260, MEM:2926.1M
[03/15 17:15:02   7878s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.260, REAL:0.260, MEM:2926.1M
[03/15 17:15:02   7878s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.14
[03/15 17:15:02   7878s] OPERPROF: Starting RefinePlace at level 1, MEM:2926.1M
[03/15 17:15:02   7878s] *** Starting refinePlace (2:11:18 mem=2926.1M) ***
[03/15 17:15:02   7878s] Total net bbox length = 1.486e+06 (6.785e+05 8.076e+05) (ext = 4.994e+04)
[03/15 17:15:02   7878s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:15:02   7878s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2926.1M
[03/15 17:15:02   7878s] Starting refinePlace ...
[03/15 17:15:03   7878s] ** Cut row section cpu time 0:00:00.0.
[03/15 17:15:03   7878s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 17:15:04   7880s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.0, real=0:00:02.0, mem=2926.1MB) @(2:11:18 - 2:11:20).
[03/15 17:15:04   7880s] Move report: preRPlace moves 3691 insts, mean move: 0.41 um, max move: 4.00 um
[03/15 17:15:04   7880s] 	Max move on inst (norm_inst/FE_RC_7916_1): (605.00, 265.60) --> (604.60, 269.20)
[03/15 17:15:04   7880s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2D1
[03/15 17:15:04   7880s] Move report: Detail placement moves 3691 insts, mean move: 0.41 um, max move: 4.00 um
[03/15 17:15:04   7880s] 	Max move on inst (norm_inst/FE_RC_7916_1): (605.00, 265.60) --> (604.60, 269.20)
[03/15 17:15:04   7880s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2926.1MB
[03/15 17:15:05   7880s] Statistics of distance of Instance movement in refine placement:
[03/15 17:15:05   7880s]   maximum (X+Y) =         4.00 um
[03/15 17:15:05   7880s]   inst (norm_inst/FE_RC_7916_1) with max move: (605, 265.6) -> (604.6, 269.2)
[03/15 17:15:05   7880s]   mean    (X+Y) =         0.41 um
[03/15 17:15:05   7880s] Summary Report:
[03/15 17:15:05   7880s] Instances move: 3691 (out of 88021 movable)
[03/15 17:15:05   7880s] Instances flipped: 0
[03/15 17:15:05   7880s] Mean displacement: 0.41 um
[03/15 17:15:05   7880s] Max displacement: 4.00 um (Instance: norm_inst/FE_RC_7916_1) (605, 265.6) -> (604.6, 269.2)
[03/15 17:15:05   7880s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2D1
[03/15 17:15:05   7880s] Total instances moved : 3691
[03/15 17:15:05   7880s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.110, REAL:2.108, MEM:2926.1M
[03/15 17:15:05   7880s] Total net bbox length = 1.487e+06 (6.791e+05 8.078e+05) (ext = 4.994e+04)
[03/15 17:15:05   7880s] Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 2926.1MB
[03/15 17:15:05   7880s] [CPU] RefinePlace/total (cpu=0:00:02.3, real=0:00:03.0, mem=2926.1MB) @(2:11:18 - 2:11:20).
[03/15 17:15:05   7880s] *** Finished refinePlace (2:11:20 mem=2926.1M) ***
[03/15 17:15:05   7880s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.14
[03/15 17:15:05   7880s] OPERPROF: Finished RefinePlace at level 1, CPU:2.360, REAL:2.358, MEM:2926.1M
[03/15 17:15:05   7880s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2926.1M
[03/15 17:15:05   7881s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.220, REAL:0.224, MEM:2926.1M
[03/15 17:15:05   7881s] Finished re-routing un-routed nets (0:00:00.1 2926.1M)
[03/15 17:15:05   7881s] 
[03/15 17:15:05   7881s] OPERPROF: Starting DPlace-Init at level 1, MEM:2926.1M
[03/15 17:15:05   7881s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2926.1M
[03/15 17:15:06   7881s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.110, MEM:2926.1M
[03/15 17:15:06   7881s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.225, MEM:2926.1M
[03/15 17:15:06   7881s] 
[03/15 17:15:06   7881s] Density : 0.6669
[03/15 17:15:06   7881s] Max route overflow : 0.0000
[03/15 17:15:06   7881s] 
[03/15 17:15:06   7881s] 
[03/15 17:15:06   7881s] *** Finish Physical Update (cpu=0:00:04.8 real=0:00:05.0 mem=2926.1M) ***
[03/15 17:15:06   7882s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25708.9
[03/15 17:15:07   7882s] ** GigaOpt Optimizer WNS Slack -3.516 TNS Slack -3098.834 Density 66.69
[03/15 17:15:07   7882s] Optimizer WNS Pass 1
[03/15 17:15:07   7882s] OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -30.546|
|reg2reg   |-3.516|-3068.290|
|HEPG      |-3.516|-3068.290|
|All Paths |-3.516|-3098.834|
+----------+------+---------+

[03/15 17:15:07   7882s] CCOptDebug: Start of Optimizer WNS Pass 1: reg2reg* WNS -3.516ns TNS -3068.288ns; HEPG WNS -3.516ns TNS -3068.288ns; all paths WNS -3.516ns TNS -3098.832ns; Real time 2:10:15
[03/15 17:15:07   7882s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2926.1M
[03/15 17:15:07   7882s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2926.1M
[03/15 17:15:07   7883s] Active Path Group: reg2reg  
[03/15 17:15:08   7883s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:15:08   7883s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 17:15:08   7883s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:15:08   7883s] |  -3.516|   -3.516|-3068.290|-3098.834|    66.69%|   0:00:01.0| 2926.1M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_13_/D                  |
[03/15 17:17:44   8039s] |  -3.518|   -3.518|-3068.938|-3099.482|    66.86%|   0:02:36.0| 2927.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_18_/D                  |
[03/15 17:17:45   8040s] |  -3.515|   -3.515|-3068.868|-3099.412|    66.86%|   0:00:01.0| 2927.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_13_/D                  |
[03/15 17:17:46   8041s] |  -3.515|   -3.515|-3068.795|-3099.339|    66.86%|   0:00:01.0| 2927.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_13_/D                  |
[03/15 17:17:46   8041s] |  -3.515|   -3.515|-3068.696|-3099.240|    66.86%|   0:00:00.0| 2927.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_13_/D                  |
[03/15 17:18:27   8083s] |  -3.517|   -3.517|-3069.373|-3099.917|    66.94%|   0:00:41.0| 2927.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_13_/D                  |
[03/15 17:18:27   8083s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:18:27   8083s] 
[03/15 17:18:27   8083s] *** Finish Core Optimize Step (cpu=0:03:20 real=0:03:20 mem=2927.9M) ***
[03/15 17:18:27   8083s] Active Path Group: default 
[03/15 17:18:28   8083s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:18:28   8083s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 17:18:28   8083s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:18:28   8083s] |  -0.286|   -3.517| -30.546|-3099.917|    66.94%|   0:00:01.0| 2927.9M|   WC_VIEW|  default| out[127]                                           |
[03/15 17:18:28   8083s] |  -0.286|   -3.517| -30.546|-3099.917|    66.94%|   0:00:00.0| 2927.9M|   WC_VIEW|  default| out[127]                                           |
[03/15 17:18:28   8083s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:18:28   8083s] 
[03/15 17:18:28   8083s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=2927.9M) ***
[03/15 17:18:28   8083s] 
[03/15 17:18:28   8083s] *** Finished Optimize Step Cumulative (cpu=0:03:21 real=0:03:21 mem=2927.9M) ***
[03/15 17:18:28   8083s] OptDebug: End of Optimizer WNS Pass 1:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -30.546|
|reg2reg   |-3.517|-3069.373|
|HEPG      |-3.517|-3069.373|
|All Paths |-3.517|-3099.917|
+----------+------+---------+

[03/15 17:18:28   8083s] CCOptDebug: End of Optimizer WNS Pass 1: reg2reg* WNS -3.517ns TNS -3069.371ns; HEPG WNS -3.517ns TNS -3069.371ns; all paths WNS -3.517ns TNS -3099.915ns; Real time 2:13:36
[03/15 17:18:28   8083s] ** GigaOpt Optimizer WNS Slack -3.517 TNS Slack -3099.917 Density 66.94
[03/15 17:18:28   8083s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25708.10
[03/15 17:18:28   8084s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2927.9M
[03/15 17:18:28   8084s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.233, MEM:2927.9M
[03/15 17:18:28   8084s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2927.9M
[03/15 17:18:28   8084s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2927.9M
[03/15 17:18:28   8084s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2927.9M
[03/15 17:18:29   8084s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.147, MEM:2927.9M
[03/15 17:18:29   8084s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.255, MEM:2927.9M
[03/15 17:18:29   8084s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.250, REAL:0.256, MEM:2927.9M
[03/15 17:18:29   8084s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.15
[03/15 17:18:29   8084s] OPERPROF: Starting RefinePlace at level 1, MEM:2927.9M
[03/15 17:18:29   8084s] *** Starting refinePlace (2:14:45 mem=2927.9M) ***
[03/15 17:18:29   8084s] Total net bbox length = 1.488e+06 (6.799e+05 8.083e+05) (ext = 4.994e+04)
[03/15 17:18:29   8084s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:18:29   8084s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2927.9M
[03/15 17:18:29   8084s] Starting refinePlace ...
[03/15 17:18:29   8085s] ** Cut row section cpu time 0:00:00.0.
[03/15 17:18:29   8085s]    Spread Effort: high, standalone mode, useDDP on.
[03/15 17:18:31   8086s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.0, real=0:00:02.0, mem=2927.9MB) @(2:14:45 - 2:14:47).
[03/15 17:18:31   8086s] Move report: preRPlace moves 6519 insts, mean move: 0.56 um, max move: 7.60 um
[03/15 17:18:31   8086s] 	Max move on inst (norm_inst/U11506): (603.60, 325.00) --> (607.60, 328.60)
[03/15 17:18:31   8086s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: CKND8
[03/15 17:18:31   8086s] wireLenOptFixPriorityInst 11990 inst fixed
[03/15 17:18:31   8087s] 
[03/15 17:18:31   8087s] Running Spiral with 1 thread in Normal Mode  fetchWidth=400 
[03/15 17:18:33   8088s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:18:33   8088s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:02.0, mem=2927.9MB) @(2:14:47 - 2:14:49).
[03/15 17:18:33   8088s] Move report: Detail placement moves 6519 insts, mean move: 0.56 um, max move: 7.60 um
[03/15 17:18:33   8088s] 	Max move on inst (norm_inst/U11506): (603.60, 325.00) --> (607.60, 328.60)
[03/15 17:18:33   8088s] 	Runtime: CPU: 0:00:03.8 REAL: 0:00:04.0 MEM: 2927.9MB
[03/15 17:18:33   8088s] Statistics of distance of Instance movement in refine placement:
[03/15 17:18:33   8088s]   maximum (X+Y) =         7.60 um
[03/15 17:18:33   8088s]   inst (norm_inst/U11506) with max move: (603.6, 325) -> (607.6, 328.6)
[03/15 17:18:33   8088s]   mean    (X+Y) =         0.56 um
[03/15 17:18:33   8088s] Total instances flipped for legalization: 50
[03/15 17:18:33   8088s] Summary Report:
[03/15 17:18:33   8088s] Instances move: 6519 (out of 88094 movable)
[03/15 17:18:33   8088s] Instances flipped: 50
[03/15 17:18:33   8088s] Mean displacement: 0.56 um
[03/15 17:18:33   8088s] Max displacement: 7.60 um (Instance: norm_inst/U11506) (603.6, 325) -> (607.6, 328.6)
[03/15 17:18:33   8088s] 	Length: 12 sites, height: 1 rows, site name: core, cell type: CKND8
[03/15 17:18:33   8088s] Total instances moved : 6519
[03/15 17:18:33   8088s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:3.820, REAL:3.821, MEM:2927.9M
[03/15 17:18:33   8088s] Total net bbox length = 1.490e+06 (6.812e+05 8.087e+05) (ext = 4.994e+04)
[03/15 17:18:33   8088s] Runtime: CPU: 0:00:04.0 REAL: 0:00:04.0 MEM: 2927.9MB
[03/15 17:18:33   8088s] [CPU] RefinePlace/total (cpu=0:00:04.0, real=0:00:04.0, mem=2927.9MB) @(2:14:45 - 2:14:49).
[03/15 17:18:33   8088s] *** Finished refinePlace (2:14:49 mem=2927.9M) ***
[03/15 17:18:33   8088s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.15
[03/15 17:18:33   8088s] OPERPROF: Finished RefinePlace at level 1, CPU:4.060, REAL:4.057, MEM:2927.9M
[03/15 17:18:33   8089s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2927.9M
[03/15 17:18:33   8089s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.228, MEM:2927.9M
[03/15 17:18:33   8089s] Finished re-routing un-routed nets (0:00:00.1 2927.9M)
[03/15 17:18:33   8089s] 
[03/15 17:18:33   8089s] OPERPROF: Starting DPlace-Init at level 1, MEM:2927.9M
[03/15 17:18:34   8089s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2927.9M
[03/15 17:18:34   8089s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.145, MEM:2927.9M
[03/15 17:18:34   8089s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.255, MEM:2927.9M
[03/15 17:18:34   8090s] 
[03/15 17:18:34   8090s] Density : 0.6694
[03/15 17:18:34   8090s] Max route overflow : 0.0000
[03/15 17:18:34   8090s] 
[03/15 17:18:34   8090s] 
[03/15 17:18:34   8090s] *** Finish Physical Update (cpu=0:00:06.5 real=0:00:06.0 mem=2927.9M) ***
[03/15 17:18:34   8090s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25708.10
[03/15 17:18:35   8091s] ** GigaOpt Optimizer WNS Slack -3.517 TNS Slack -3099.917 Density 66.94
[03/15 17:18:35   8091s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -30.546|
|reg2reg   |-3.517|-3069.373|
|HEPG      |-3.517|-3069.373|
|All Paths |-3.517|-3099.917|
+----------+------+---------+

[03/15 17:18:35   8091s] **** Begin NDR-Layer Usage Statistics ****
[03/15 17:18:35   8091s] Layer 3 has 266 constrained nets 
[03/15 17:18:35   8091s] Layer 7 has 149 constrained nets 
[03/15 17:18:35   8091s] **** End NDR-Layer Usage Statistics ****
[03/15 17:18:35   8091s] 
[03/15 17:18:35   8091s] *** Finish post-CTS Setup Fixing (cpu=0:06:43 real=0:06:42 mem=2927.9M) ***
[03/15 17:18:35   8091s] 
[03/15 17:18:35   8091s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25708.5
[03/15 17:18:35   8091s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2892.8M
[03/15 17:18:35   8091s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.235, MEM:2892.8M
[03/15 17:18:35   8091s] TotalInstCnt at PhyDesignMc Destruction: 88,230
[03/15 17:18:36   8091s] (I,S,L,T): WC_VIEW: 270.435, 207.628, 3.36133, 481.425
[03/15 17:18:36   8091s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25708.8
[03/15 17:18:36   8091s] *** SetupOpt [finish] : cpu/real = 0:06:53.2/0:06:52.6 (1.0), totSession cpu/real = 2:14:51.9/2:16:23.8 (1.0), mem = 2892.8M
[03/15 17:18:36   8091s] 
[03/15 17:18:36   8091s] =============================================================================================
[03/15 17:18:36   8091s]  Step TAT Report for WnsOpt #3
[03/15 17:18:36   8091s] =============================================================================================
[03/15 17:18:36   8091s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 17:18:36   8091s] ---------------------------------------------------------------------------------------------
[03/15 17:18:36   8091s] [ RefinePlace            ]      2   0:00:11.3  (   2.7 % )     0:00:11.3 /  0:00:11.4    1.0
[03/15 17:18:36   8091s] [ SlackTraversorInit     ]      3   0:00:01.8  (   0.4 % )     0:00:01.8 /  0:00:01.8    1.0
[03/15 17:18:36   8091s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:18:36   8091s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 17:18:36   8091s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 17:18:36   8091s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:18:36   8091s] [ TransformInit          ]      1   0:00:07.7  (   1.9 % )     0:00:07.7 /  0:00:07.7    1.0
[03/15 17:18:36   8091s] [ OptSingleIteration     ]     37   0:00:00.3  (   0.1 % )     0:06:25.9 /  0:06:26.4    1.0
[03/15 17:18:36   8091s] [ OptGetWeight           ]     37   0:00:02.3  (   0.6 % )     0:00:02.3 /  0:00:02.4    1.0
[03/15 17:18:36   8091s] [ OptEval                ]     37   0:06:13.3  (  90.5 % )     0:06:13.3 /  0:06:13.9    1.0
[03/15 17:18:36   8091s] [ OptCommit              ]     37   0:00:00.6  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 17:18:36   8091s] [ IncrTimingUpdate       ]     32   0:00:04.4  (   1.1 % )     0:00:04.4 /  0:00:04.4    1.0
[03/15 17:18:36   8091s] [ PostCommitDelayUpdate  ]     39   0:00:00.7  (   0.2 % )     0:00:02.9 /  0:00:02.9    1.0
[03/15 17:18:36   8091s] [ IncrDelayCalc          ]    177   0:00:02.2  (   0.5 % )     0:00:02.2 /  0:00:02.2    1.0
[03/15 17:18:36   8091s] [ SetupOptGetWorkingSet  ]     31   0:00:00.8  (   0.2 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 17:18:36   8091s] [ SetupOptGetActiveNode  ]     31   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:18:36   8091s] [ SetupOptSlackGraph     ]     31   0:00:01.3  (   0.3 % )     0:00:01.3 /  0:00:01.2    1.0
[03/15 17:18:36   8091s] [ MISC                   ]          0:00:04.8  (   1.2 % )     0:00:04.8 /  0:00:04.8    1.0
[03/15 17:18:36   8091s] ---------------------------------------------------------------------------------------------
[03/15 17:18:36   8091s]  WnsOpt #3 TOTAL                    0:06:52.6  ( 100.0 % )     0:06:52.6 /  0:06:53.2    1.0
[03/15 17:18:36   8091s] ---------------------------------------------------------------------------------------------
[03/15 17:18:36   8091s] 
[03/15 17:18:36   8091s] End: GigaOpt nonLegal postEco optimization
[03/15 17:18:36   8092s] Design TNS changes after trial route: -2998.362 -> -3099.917
[03/15 17:18:36   8092s] Begin: GigaOpt TNS recovery
[03/15 17:18:36   8092s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -allEndPoints -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -postEco
[03/15 17:18:37   8092s] Info: 143 nets with fixed/cover wires excluded.
[03/15 17:18:37   8092s] Info: 266 clock nets excluded from IPO operation.
[03/15 17:18:37   8092s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:14:52.8/2:16:24.8 (1.0), mem = 2892.8M
[03/15 17:18:37   8092s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25708.9
[03/15 17:18:38   8093s] (I,S,L,T): WC_VIEW: 270.435, 207.628, 3.36133, 481.425
[03/15 17:18:38   8093s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 17:18:38   8093s] ### Creating PhyDesignMc. totSessionCpu=2:14:54 mem=2892.8M
[03/15 17:18:38   8093s] OPERPROF: Starting DPlace-Init at level 1, MEM:2892.8M
[03/15 17:18:38   8093s] z: 2, totalTracks: 1
[03/15 17:18:38   8093s] z: 4, totalTracks: 1
[03/15 17:18:38   8093s] z: 6, totalTracks: 1
[03/15 17:18:38   8093s] z: 8, totalTracks: 1
[03/15 17:18:38   8093s] #spOpts: N=65 mergeVia=F 
[03/15 17:18:38   8094s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2892.8M
[03/15 17:18:38   8094s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.114, MEM:2892.8M
[03/15 17:18:38   8094s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2892.8MB).
[03/15 17:18:38   8094s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.235, MEM:2892.8M
[03/15 17:18:39   8094s] TotalInstCnt at PhyDesignMc Initialization: 88,230
[03/15 17:18:39   8094s] ### Creating PhyDesignMc, finished. totSessionCpu=2:14:55 mem=2892.8M
[03/15 17:18:39   8094s] ### Creating RouteCongInterface, started
[03/15 17:18:39   8094s] 
[03/15 17:18:39   8094s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 17:18:39   8094s] 
[03/15 17:18:39   8094s] #optDebug: {0, 1.200}
[03/15 17:18:39   8094s] ### Creating RouteCongInterface, finished
[03/15 17:18:39   8094s] ### Creating LA Mngr. totSessionCpu=2:14:55 mem=2892.8M
[03/15 17:18:39   8094s] ### Creating LA Mngr, finished. totSessionCpu=2:14:55 mem=2892.8M
[03/15 17:18:44   8100s] *info: 266 clock nets excluded
[03/15 17:18:44   8100s] *info: 2 special nets excluded.
[03/15 17:18:44   8100s] *info: 232 no-driver nets excluded.
[03/15 17:18:44   8100s] *info: 143 nets with fixed/cover wires excluded.
[03/15 17:18:46   8102s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25708.6
[03/15 17:18:46   8102s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 17:18:47   8103s] ** GigaOpt Optimizer WNS Slack -3.517 TNS Slack -3099.917 Density 66.94
[03/15 17:18:47   8103s] Optimizer TNS Opt
[03/15 17:18:47   8103s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -30.546|
|reg2reg   |-3.517|-3069.373|
|HEPG      |-3.517|-3069.373|
|All Paths |-3.517|-3099.917|
+----------+------+---------+

[03/15 17:18:47   8103s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -3.517ns TNS -3069.371ns; HEPG WNS -3.517ns TNS -3069.371ns; all paths WNS -3.517ns TNS -3099.915ns; Real time 2:13:55
[03/15 17:18:47   8103s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2911.8M
[03/15 17:18:47   8103s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2911.8M
[03/15 17:18:48   8103s] Active Path Group: reg2reg  
[03/15 17:18:48   8103s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:18:48   8103s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 17:18:48   8103s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:18:48   8103s] |  -3.517|   -3.517|-3069.373|-3099.917|    66.94%|   0:00:00.0| 2927.9M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_13_/D                  |
[03/15 17:18:56   8112s] |  -3.512|   -3.512|-3068.994|-3099.538|    66.95%|   0:00:08.0| 2880.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
[03/15 17:18:57   8113s] |  -3.512|   -3.512|-3068.992|-3099.536|    66.95%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
[03/15 17:18:59   8115s] |  -3.512|   -3.512|-3068.934|-3099.478|    66.95%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_19_/D                  |
[03/15 17:19:00   8115s] |  -3.512|   -3.512|-3068.877|-3099.421|    66.95%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_19_/D                  |
[03/15 17:19:00   8116s] |  -3.512|   -3.512|-3068.866|-3099.410|    66.95%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_19_/D                  |
[03/15 17:19:01   8117s] |  -3.512|   -3.512|-3068.780|-3099.324|    66.95%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
[03/15 17:19:01   8117s] |  -3.512|   -3.512|-3068.626|-3099.170|    66.95%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
[03/15 17:19:02   8118s] |  -3.512|   -3.512|-3068.616|-3099.160|    66.95%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
[03/15 17:19:03   8119s] |  -3.512|   -3.512|-3068.606|-3099.150|    66.95%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_19_/D                  |
[03/15 17:19:04   8120s] |  -3.512|   -3.512|-3068.460|-3099.004|    66.95%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_5_/D                   |
[03/15 17:19:04   8120s] |  -3.512|   -3.512|-3068.182|-3098.726|    66.95%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_5_/D                   |
[03/15 17:19:05   8120s] |  -3.512|   -3.512|-3068.181|-3098.725|    66.95%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_5_/D                   |
[03/15 17:19:05   8121s] |  -3.512|   -3.512|-3068.082|-3098.625|    66.95%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_3_/D                   |
[03/15 17:19:05   8121s] |  -3.512|   -3.512|-3068.072|-3098.616|    66.95%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_3_/D                   |
[03/15 17:19:07   8123s] |  -3.512|   -3.512|-3067.965|-3098.509|    66.95%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_4_/D                   |
[03/15 17:19:07   8123s] |  -3.512|   -3.512|-3067.864|-3098.407|    66.96%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_4_/D                   |
[03/15 17:19:08   8123s] |  -3.512|   -3.512|-3067.859|-3098.403|    66.96%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_4_/D                   |
[03/15 17:19:09   8125s] |  -3.512|   -3.512|-3067.858|-3098.402|    66.96%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_16_/D                  |
[03/15 17:19:09   8125s] |  -3.512|   -3.512|-3067.811|-3098.354|    66.96%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_16_/D                  |
[03/15 17:19:09   8125s] |  -3.512|   -3.512|-3067.802|-3098.346|    66.96%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_16_/D                  |
[03/15 17:19:10   8126s] |  -3.512|   -3.512|-3067.793|-3098.337|    66.96%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign4_reg_16_/D                  |
[03/15 17:19:11   8127s] |  -3.512|   -3.512|-3067.674|-3098.218|    66.96%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_15_/D                  |
[03/15 17:19:11   8127s] |  -3.512|   -3.512|-3067.546|-3098.090|    66.96%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_5_/D                   |
[03/15 17:19:11   8127s] |  -3.512|   -3.512|-3067.490|-3098.033|    66.96%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign1_reg_5_/D                   |
[03/15 17:19:13   8129s] |  -3.512|   -3.512|-3066.855|-3097.399|    66.96%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
[03/15 17:19:14   8130s] |  -3.512|   -3.512|-3066.623|-3097.167|    66.96%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
[03/15 17:19:16   8132s] |  -3.512|   -3.512|-3066.109|-3096.653|    66.96%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_14_/D                  |
[03/15 17:19:20   8136s] |  -3.512|   -3.512|-3065.909|-3096.453|    66.96%|   0:00:04.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_14_/D                  |
[03/15 17:19:21   8137s] |  -3.512|   -3.512|-3065.688|-3096.232|    66.96%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_14_/D                  |
[03/15 17:19:23   8139s] |  -3.512|   -3.512|-3065.560|-3096.104|    66.97%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_14_/D                  |
[03/15 17:19:24   8140s] |  -3.512|   -3.512|-3065.499|-3096.043|    66.97%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_14_/D                  |
[03/15 17:19:24   8140s] |  -3.512|   -3.512|-3065.268|-3095.812|    66.97%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_14_/D                  |
[03/15 17:19:25   8141s] |  -3.512|   -3.512|-3065.264|-3095.808|    66.97%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_14_/D                  |
[03/15 17:19:26   8141s] |  -3.512|   -3.512|-3065.257|-3095.801|    66.97%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_3_/D                   |
[03/15 17:19:26   8142s] |  -3.512|   -3.512|-3065.204|-3095.748|    66.97%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_3_/D                   |
[03/15 17:19:26   8142s] |  -3.512|   -3.512|-3065.195|-3095.739|    66.97%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_3_/D                   |
[03/15 17:19:26   8142s] |  -3.512|   -3.512|-3065.193|-3095.737|    66.97%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign3_reg_3_/D                   |
[03/15 17:19:27   8142s] |  -3.512|   -3.512|-3065.164|-3095.708|    66.97%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign0_reg_5_/D                   |
[03/15 17:19:27   8143s] |  -3.512|   -3.512|-3065.158|-3095.702|    66.97%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign0_reg_5_/D                   |
[03/15 17:19:27   8143s] |  -3.512|   -3.512|-3065.152|-3095.696|    66.97%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_5_/D                   |
[03/15 17:19:29   8144s] |  -3.512|   -3.512|-3065.150|-3095.694|    66.97%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_13_/D                  |
[03/15 17:19:29   8145s] |  -3.512|   -3.512|-3065.145|-3095.689|    66.97%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_13_/D                  |
[03/15 17:19:29   8145s] |  -3.512|   -3.512|-3065.141|-3095.685|    66.98%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign2_reg_13_/D                  |
[03/15 17:19:29   8145s] |  -3.512|   -3.512|-3065.138|-3095.682|    66.97%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_4_/D                   |
[03/15 17:19:30   8146s] |  -3.512|   -3.512|-3064.082|-3094.625|    66.98%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 17:19:32   8147s] |  -3.512|   -3.512|-3064.037|-3094.581|    66.98%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 17:19:32   8148s] |  -3.512|   -3.512|-3063.066|-3093.610|    66.98%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 17:19:32   8148s] |  -3.512|   -3.512|-3062.900|-3093.444|    66.98%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_19_/D   |
[03/15 17:19:33   8149s] |  -3.512|   -3.512|-3061.173|-3091.717|    66.98%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 17:19:34   8150s] |  -3.512|   -3.512|-3060.542|-3091.086|    66.98%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q12_reg_16_/D  |
[03/15 17:19:34   8150s] |  -3.512|   -3.512|-3059.971|-3090.515|    66.98%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
[03/15 17:19:35   8150s] |  -3.512|   -3.512|-3059.117|-3089.661|    66.98%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
[03/15 17:19:35   8151s] |  -3.512|   -3.512|-3058.500|-3089.044|    66.98%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_16_/D  |
[03/15 17:19:36   8152s] |  -3.512|   -3.512|-3057.206|-3087.750|    66.98%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q14_reg_15_/D  |
[03/15 17:19:37   8152s] |  -3.512|   -3.512|-3056.255|-3086.799|    66.98%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
[03/15 17:19:37   8153s] |  -3.512|   -3.512|-3055.384|-3085.928|    66.99%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
[03/15 17:19:37   8153s] |  -3.512|   -3.512|-3054.950|-3085.494|    66.99%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q0_reg_17_/D   |
[03/15 17:19:39   8154s] |  -3.512|   -3.512|-3052.191|-3082.735|    66.99%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
[03/15 17:19:39   8155s] |  -3.512|   -3.512|-3051.728|-3082.272|    66.99%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
[03/15 17:19:39   8155s] |  -3.512|   -3.512|-3050.885|-3081.429|    66.99%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
[03/15 17:19:39   8155s] |  -3.512|   -3.512|-3050.616|-3081.160|    66.99%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q4_reg_15_/D   |
[03/15 17:19:42   8157s] |  -3.512|   -3.512|-3049.946|-3080.490|    66.99%|   0:00:03.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q15_reg_17_/D  |
[03/15 17:19:44   8160s] |  -3.512|   -3.512|-3048.462|-3079.006|    66.99%|   0:00:02.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_17_/D   |
[03/15 17:19:44   8160s] |  -3.512|   -3.512|-3045.300|-3075.844|    66.99%|   0:00:00.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_17_/D   |
[03/15 17:19:45   8161s] |  -3.512|   -3.512|-3045.114|-3075.657|    66.99%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_17_/D   |
[03/15 17:19:46   8162s] |  -3.512|   -3.512|-3042.062|-3072.606|    66.99%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_17_/D  |
[03/15 17:19:47   8163s] |  -3.512|   -3.512|-3040.674|-3071.218|    67.00%|   0:00:01.0| 2899.4M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_17_/D  |
[03/15 17:19:48   8164s] |  -3.512|   -3.512|-3040.180|-3070.723|    67.00%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_17_/D  |
[03/15 17:19:49   8164s] |  -3.512|   -3.512|-3040.178|-3070.722|    67.00%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q14_reg_17_/D  |
[03/15 17:19:50   8166s] |  -3.512|   -3.512|-3039.012|-3069.556|    67.00%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 17:19:51   8166s] |  -3.512|   -3.512|-3038.671|-3069.215|    67.00%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 17:19:51   8167s] |  -3.512|   -3.512|-3036.707|-3067.251|    67.00%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 17:19:52   8168s] |  -3.512|   -3.512|-3036.302|-3066.845|    67.00%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 17:19:52   8168s] |  -3.512|   -3.512|-3036.051|-3066.595|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 17:19:53   8168s] |  -3.512|   -3.512|-3035.918|-3066.462|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q6_reg_15_/D   |
[03/15 17:19:54   8170s] |  -3.512|   -3.512|-3035.522|-3066.066|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/15 17:19:54   8170s] |  -3.512|   -3.512|-3035.517|-3066.061|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/15 17:19:55   8171s] |  -3.512|   -3.512|-3035.458|-3066.002|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/15 17:19:55   8171s] |  -3.512|   -3.512|-3035.354|-3065.898|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/15 17:19:56   8171s] |  -3.512|   -3.512|-3035.274|-3065.818|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_18_/D   |
[03/15 17:19:57   8173s] |  -3.512|   -3.512|-3034.961|-3065.505|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_14_/D   |
[03/15 17:19:57   8173s] |  -3.512|   -3.512|-3034.900|-3065.444|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_14_/D   |
[03/15 17:19:59   8174s] |  -3.512|   -3.512|-3034.490|-3065.034|    67.01%|   0:00:02.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D   |
[03/15 17:19:59   8175s] |  -3.512|   -3.512|-3033.786|-3064.330|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D   |
[03/15 17:20:00   8176s] |  -3.512|   -3.512|-3033.466|-3064.010|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q7_reg_19_/D   |
[03/15 17:20:02   8178s] |  -3.512|   -3.512|-3033.455|-3063.999|    67.01%|   0:00:02.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
[03/15 17:20:02   8178s] |  -3.512|   -3.512|-3033.406|-3063.950|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_17_/D   |
[03/15 17:20:03   8179s] |  -3.512|   -3.512|-3033.292|-3063.836|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_15_/D   |
[03/15 17:20:04   8180s] |  -3.512|   -3.512|-3032.322|-3062.866|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q0_reg_18_/D   |
[03/15 17:20:05   8181s] |  -3.512|   -3.512|-3031.043|-3061.587|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/15 17:20:06   8181s] |  -3.512|   -3.512|-3029.810|-3060.354|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_17_/D   |
[03/15 17:20:06   8182s] |  -3.512|   -3.512|-3028.733|-3059.277|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_14_/D   |
[03/15 17:20:07   8183s] |  -3.512|   -3.512|-3028.459|-3059.003|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_14_/D   |
[03/15 17:20:07   8183s] |  -3.512|   -3.512|-3028.445|-3058.989|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q4_reg_14_/D   |
[03/15 17:20:08   8184s] |  -3.512|   -3.512|-3027.845|-3058.389|    67.01%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
[03/15 17:20:08   8184s] |  -3.512|   -3.512|-3027.383|-3057.927|    67.01%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
[03/15 17:20:09   8185s] |  -3.512|   -3.512|-3026.798|-3057.342|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_16_/D   |
[03/15 17:20:10   8186s] |  -3.512|   -3.512|-3026.768|-3057.312|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/15 17:20:10   8186s] |  -3.512|   -3.512|-3026.654|-3057.198|    67.02%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q6_reg_18_/D   |
[03/15 17:20:11   8187s] |  -3.512|   -3.512|-3026.520|-3057.063|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
[03/15 17:20:11   8187s] |  -3.512|   -3.512|-3026.516|-3057.060|    67.02%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_18_/D   |
[03/15 17:20:12   8188s] |  -3.512|   -3.512|-3026.426|-3056.970|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_13_/D   |
[03/15 17:20:12   8188s] |  -3.512|   -3.512|-3026.372|-3056.916|    67.02%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q8_reg_13_/D   |
[03/15 17:20:14   8190s] |  -3.512|   -3.512|-3026.010|-3056.553|    67.02%|   0:00:02.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/D   |
[03/15 17:20:15   8191s] |  -3.512|   -3.512|-3025.913|-3056.456|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q1_reg_10_/D   |
[03/15 17:20:16   8192s] |  -3.512|   -3.512|-3025.517|-3056.061|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
[03/15 17:20:17   8192s] |  -3.512|   -3.512|-3025.448|-3055.992|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_18_/D  |
[03/15 17:20:18   8193s] |  -3.512|   -3.512|-3025.082|-3055.626|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
[03/15 17:20:18   8193s] |  -3.512|   -3.512|-3025.061|-3055.605|    67.02%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q15_reg_14_/D  |
[03/15 17:20:19   8195s] |  -3.512|   -3.512|-3024.731|-3055.275|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_12_/D   |
[03/15 17:20:21   8196s] |  -3.512|   -3.512|-3024.706|-3055.250|    67.02%|   0:00:02.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_13_/D   |
[03/15 17:20:22   8198s] |  -3.512|   -3.512|-3024.655|-3055.199|    67.02%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_10_/D  |
[03/15 17:20:23   8199s] |  -3.512|   -3.512|-3024.567|-3055.111|    67.03%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q13_reg_14_/D  |
[03/15 17:20:25   8201s] |  -3.512|   -3.512|-3023.305|-3053.849|    67.03%|   0:00:02.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_13_/D   |
[03/15 17:20:25   8201s] |  -3.512|   -3.512|-3023.122|-3053.666|    67.03%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q8_reg_13_/D   |
[03/15 17:20:26   8202s] |  -3.512|   -3.512|-3022.953|-3053.497|    67.03%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_10_/D  |
[03/15 17:20:26   8202s] |  -3.512|   -3.512|-3022.801|-3053.344|    67.03%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_10_/D  |
[03/15 17:20:27   8202s] |  -3.512|   -3.512|-3022.746|-3053.290|    67.03%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_10_/D  |
[03/15 17:20:28   8203s] |  -3.512|   -3.512|-3022.738|-3053.282|    67.03%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q3_reg_10_/D   |
[03/15 17:20:29   8205s] |  -3.512|   -3.512|-3022.684|-3053.228|    67.03%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q3_reg_13_/D   |
[03/15 17:20:31   8207s] |  -3.512|   -3.512|-3022.462|-3053.006|    67.03%|   0:00:02.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_12_/D  |
[03/15 17:20:32   8208s] |  -3.512|   -3.512|-3022.134|-3052.677|    67.03%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_13_/D   |
[03/15 17:20:32   8208s] |  -3.512|   -3.512|-3022.018|-3052.562|    67.03%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q8_reg_13_/D   |
[03/15 17:20:33   8209s] |  -3.512|   -3.512|-3021.565|-3052.109|    67.04%|   0:00:01.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q14_reg_9_/D   |
[03/15 17:20:35   8210s] |  -3.512|   -3.512|-3021.333|-3051.877|    67.04%|   0:00:02.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/D    |
[03/15 17:20:35   8211s] |  -3.512|   -3.512|-3021.035|-3051.579|    67.04%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/D    |
[03/15 17:20:35   8211s] |  -3.512|   -3.512|-3020.976|-3051.520|    67.04%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/D    |
[03/15 17:20:38   8214s] |  -3.512|   -3.512|-3020.294|-3050.838|    67.04%|   0:00:03.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D    |
[03/15 17:20:38   8214s] |  -3.512|   -3.512|-3020.236|-3050.780|    67.04%|   0:00:00.0| 2918.5M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D    |
[03/15 17:20:39   8215s] |  -3.512|   -3.512|-3019.920|-3050.464|    67.04%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D    |
[03/15 17:20:41   8217s] |  -3.512|   -3.512|-3019.586|-3050.130|    67.05%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/15 17:20:41   8217s] |  -3.512|   -3.512|-3019.554|-3050.098|    67.05%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/15 17:20:42   8218s] |  -3.512|   -3.512|-3019.511|-3050.055|    67.05%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D    |
[03/15 17:20:45   8221s] |  -3.512|   -3.512|-3019.437|-3049.981|    67.05%|   0:00:03.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_7_/D    |
[03/15 17:20:45   8221s] |  -3.512|   -3.512|-3019.410|-3049.954|    67.05%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_7_/D    |
[03/15 17:20:47   8222s] |  -3.512|   -3.512|-3018.964|-3049.508|    67.05%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_8_/D    |
[03/15 17:20:47   8223s] |  -3.512|   -3.512|-3018.887|-3049.431|    67.05%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_8_/D    |
[03/15 17:20:48   8224s] |  -3.512|   -3.512|-3018.598|-3049.142|    67.05%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_15_/D   |
[03/15 17:20:50   8225s] |  -3.512|   -3.512|-3018.520|-3049.064|    67.05%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q10_reg_8_/D   |
[03/15 17:20:52   8228s] |  -3.512|   -3.512|-3018.111|-3048.655|    67.05%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_7_/D    |
[03/15 17:20:54   8230s] |  -3.512|   -3.512|-3018.049|-3048.593|    67.06%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
[03/15 17:20:55   8231s] |  -3.512|   -3.512|-3017.946|-3048.490|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q9_reg_7_/D    |
[03/15 17:20:56   8231s] |  -3.512|   -3.512|-3017.705|-3048.249|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_5_/D    |
[03/15 17:20:56   8232s] |  -3.512|   -3.512|-3017.113|-3047.657|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_6_/D   |
[03/15 17:20:56   8232s] |  -3.512|   -3.512|-3017.078|-3047.622|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_6_/D   |
[03/15 17:20:57   8233s] |  -3.512|   -3.512|-3016.966|-3047.510|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
[03/15 17:20:57   8233s] |  -3.512|   -3.512|-3016.900|-3047.444|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
[03/15 17:20:58   8233s] |  -3.512|   -3.512|-3016.875|-3047.419|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
[03/15 17:20:58   8234s] |  -3.512|   -3.512|-3016.843|-3047.387|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D   |
[03/15 17:20:58   8234s] |  -3.512|   -3.512|-3016.444|-3046.988|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_12_/D  |
[03/15 17:20:59   8234s] |  -3.512|   -3.512|-3016.218|-3046.761|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q13_reg_12_/D  |
[03/15 17:20:59   8235s] |  -3.512|   -3.512|-3016.144|-3046.688|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_8_/D   |
[03/15 17:21:00   8235s] |  -3.512|   -3.512|-3016.087|-3046.631|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_8_/D   |
[03/15 17:21:00   8236s] |  -3.512|   -3.512|-3016.075|-3046.619|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_8_/D   |
[03/15 17:21:00   8236s] |  -3.512|   -3.512|-3016.021|-3046.564|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_8_/D   |
[03/15 17:21:00   8236s] |  -3.512|   -3.512|-3015.960|-3046.504|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_8_/D   |
[03/15 17:21:01   8237s] |  -3.512|   -3.512|-3015.465|-3046.009|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_9_/D   |
[03/15 17:21:02   8237s] |  -3.512|   -3.512|-3015.221|-3045.764|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_9_/D   |
[03/15 17:21:02   8238s] |  -3.512|   -3.512|-3015.161|-3045.705|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_9_/D   |
[03/15 17:21:02   8238s] |  -3.512|   -3.512|-3015.131|-3045.675|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_9_/D   |
[03/15 17:21:03   8239s] |  -3.512|   -3.512|-3015.083|-3045.627|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_11_/D   |
[03/15 17:21:04   8240s] |  -3.512|   -3.512|-3014.780|-3045.323|    67.06%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_8_/D    |
[03/15 17:21:04   8240s] |  -3.512|   -3.512|-3014.696|-3045.240|    67.06%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_8_/D    |
[03/15 17:21:05   8241s] |  -3.512|   -3.512|-3014.635|-3045.179|    67.07%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q8_reg_8_/D    |
[03/15 17:21:06   8242s] |  -3.512|   -3.512|-3014.603|-3045.147|    67.07%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_8_/D   |
[03/15 17:21:06   8242s] |  -3.512|   -3.512|-3014.550|-3045.094|    67.07%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_8_/D   |
[03/15 17:21:07   8243s] |  -3.512|   -3.512|-3013.931|-3044.475|    67.07%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_7_/D    |
[03/15 17:21:07   8243s] |  -3.512|   -3.512|-3013.483|-3044.027|    67.07%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q1_reg_7_/D    |
[03/15 17:21:08   8244s] |  -3.512|   -3.512|-3013.416|-3043.960|    67.07%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
[03/15 17:21:08   8244s] |  -3.512|   -3.512|-3013.142|-3043.686|    67.07%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_6_/D    |
[03/15 17:21:10   8245s] |  -3.512|   -3.512|-3013.073|-3043.617|    67.07%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D    |
[03/15 17:21:10   8246s] |  -3.512|   -3.512|-3012.804|-3043.348|    67.07%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
[03/15 17:21:10   8246s] |  -3.512|   -3.512|-3012.113|-3042.657|    67.07%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q2_reg_5_/D    |
[03/15 17:21:12   8248s] |  -3.512|   -3.512|-3012.072|-3042.616|    67.07%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q10_reg_7_/D   |
[03/15 17:21:13   8249s] |  -3.512|   -3.512|-3011.768|-3042.312|    67.08%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q6_reg_4_/D    |
[03/15 17:21:13   8249s] |  -3.512|   -3.512|-3011.002|-3041.546|    67.07%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_5_/D    |
[03/15 17:21:13   8249s] |  -3.512|   -3.512|-3010.948|-3041.492|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_5_/D    |
[03/15 17:21:14   8250s] |  -3.512|   -3.512|-3010.943|-3041.487|    67.08%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q9_reg_5_/D    |
[03/15 17:21:14   8250s] |  -3.512|   -3.512|-3010.790|-3041.333|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_6_/D    |
[03/15 17:21:15   8251s] |  -3.512|   -3.512|-3010.545|-3041.089|    67.08%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q12_reg_9_/D   |
[03/15 17:21:16   8252s] |  -3.512|   -3.512|-3010.151|-3040.695|    67.08%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_9_/D    |
[03/15 17:21:16   8252s] |  -3.512|   -3.512|-3010.049|-3040.593|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_9_/D    |
[03/15 17:21:16   8252s] |  -3.512|   -3.512|-3010.013|-3040.556|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q8_reg_9_/D    |
[03/15 17:21:18   8254s] |  -3.512|   -3.512|-3009.614|-3040.158|    67.08%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
[03/15 17:21:18   8254s] |  -3.512|   -3.512|-3009.599|-3040.143|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
[03/15 17:21:18   8254s] |  -3.512|   -3.512|-3009.545|-3040.089|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_5_/D    |
[03/15 17:21:19   8254s] |  -3.512|   -3.512|-3009.247|-3039.791|    67.08%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_5_/D    |
[03/15 17:21:19   8254s] |  -3.512|   -3.512|-3009.219|-3039.762|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_5_/D    |
[03/15 17:21:19   8255s] |  -3.512|   -3.512|-3009.211|-3039.755|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_5_/D    |
[03/15 17:21:19   8255s] |  -3.512|   -3.512|-3009.143|-3039.687|    67.08%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
[03/15 17:21:20   8255s] |  -3.512|   -3.512|-3009.135|-3039.678|    67.09%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q6_reg_8_/D    |
[03/15 17:21:20   8256s] |  -3.512|   -3.512|-3009.033|-3039.576|    67.09%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q10_reg_7_/D   |
[03/15 17:21:21   8257s] |  -3.512|   -3.512|-3008.616|-3039.160|    67.09%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_4_/D   |
[03/15 17:21:21   8257s] |  -3.512|   -3.512|-3008.580|-3039.124|    67.09%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q11_reg_4_/D   |
[03/15 17:21:22   8258s] |  -3.512|   -3.512|-3008.400|-3038.944|    67.09%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
[03/15 17:21:22   8258s] |  -3.512|   -3.512|-3008.396|-3038.939|    67.09%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_4_/D    |
[03/15 17:21:24   8260s] |  -3.512|   -3.512|-3008.455|-3038.999|    67.09%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q7_reg_6_/D    |
[03/15 17:21:24   8260s] |  -3.512|   -3.512|-3008.300|-3038.844|    67.09%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q2_reg_7_/D    |
[03/15 17:21:25   8261s] |  -3.512|   -3.512|-3008.198|-3038.742|    67.09%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_5_/D    |
[03/15 17:21:25   8261s] |  -3.512|   -3.512|-3008.063|-3038.607|    67.09%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_5_/D    |
[03/15 17:21:26   8262s] |  -3.512|   -3.512|-3008.014|-3038.558|    67.09%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_3_/D   |
[03/15 17:21:26   8262s] |  -3.512|   -3.512|-3007.920|-3038.463|    67.09%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_6_/D    |
[03/15 17:21:26   8262s] |  -3.512|   -3.512|-3007.907|-3038.451|    67.09%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q5_reg_6_/D    |
[03/15 17:21:27   8263s] |  -3.512|   -3.512|-3007.887|-3038.430|    67.09%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/15 17:21:27   8263s] |  -3.512|   -3.512|-3007.868|-3038.412|    67.10%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_5_/D    |
[03/15 17:21:28   8264s] |  -3.512|   -3.512|-3007.861|-3038.405|    67.10%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_3_/D   |
[03/15 17:21:28   8264s] |  -3.512|   -3.512|-3007.786|-3038.330|    67.10%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_3_/D   |
[03/15 17:21:29   8265s] |  -3.512|   -3.512|-3007.781|-3038.325|    67.10%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_3_/D   |
[03/15 17:21:29   8265s] |  -3.512|   -3.512|-3007.775|-3038.319|    67.10%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q11_reg_3_/D   |
[03/15 17:21:29   8265s] |  -3.512|   -3.512|-3006.579|-3037.123|    67.10%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_4_/D   |
[03/15 17:21:30   8265s] |  -3.512|   -3.512|-3006.446|-3036.990|    67.10%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_4_/D   |
[03/15 17:21:31   8266s] |  -3.512|   -3.512|-3006.326|-3036.870|    67.10%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_4_/D   |
[03/15 17:21:31   8267s] |  -3.512|   -3.512|-3006.292|-3036.836|    67.10%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_4_/D   |
[03/15 17:21:31   8267s] |  -3.512|   -3.512|-3006.235|-3036.779|    67.10%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_4_/D   |
[03/15 17:21:31   8267s] |  -3.512|   -3.512|-3006.127|-3036.671|    67.10%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_4_/D   |
[03/15 17:21:32   8268s] |  -3.512|   -3.512|-3006.007|-3036.550|    67.10%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_4_/D   |
[03/15 17:21:32   8268s] |  -3.512|   -3.512|-3005.761|-3036.305|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
[03/15 17:21:32   8268s] |  -3.512|   -3.512|-3005.758|-3036.302|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
[03/15 17:21:33   8269s] |  -3.512|   -3.512|-3005.757|-3036.301|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
[03/15 17:21:33   8269s] |  -3.512|   -3.512|-3005.717|-3036.261|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q5_reg_2_/D    |
[03/15 17:21:33   8269s] |  -3.512|   -3.512|-3005.459|-3036.003|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_2_/D   |
[03/15 17:21:34   8270s] |  -3.512|   -3.512|-3005.449|-3035.993|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q10_reg_2_/D   |
[03/15 17:21:34   8270s] |  -3.512|   -3.512|-3005.448|-3035.992|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q4_reg_4_/D    |
[03/15 17:21:34   8270s] |  -3.512|   -3.512|-3005.437|-3035.981|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q3_reg_2_/D    |
[03/15 17:21:35   8271s] |  -3.512|   -3.512|-3005.436|-3035.979|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q12_reg_3_/D   |
[03/15 17:21:35   8271s] |  -3.512|   -3.512|-3005.435|-3035.979|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_2_/D    |
[03/15 17:21:36   8271s] |  -3.512|   -3.512|-3005.418|-3035.962|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q13_reg_3_/D   |
[03/15 17:21:36   8272s] |  -3.512|   -3.512|-3004.941|-3035.485|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_3_/D    |
[03/15 17:21:37   8273s] |  -3.512|   -3.512|-3004.822|-3035.366|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q3_reg_1_/D    |
[03/15 17:21:37   8273s] |  -3.512|   -3.512|-3004.527|-3035.071|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q14_reg_1_/D   |
[03/15 17:21:38   8274s] |  -3.512|   -3.512|-3004.247|-3034.791|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
[03/15 17:21:38   8274s] |  -3.512|   -3.512|-3004.245|-3034.789|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
[03/15 17:21:38   8274s] |  -3.512|   -3.512|-3004.226|-3034.769|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_2_/D   |
[03/15 17:21:38   8274s] |  -3.512|   -3.512|-3004.222|-3034.766|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_2_/D   |
[03/15 17:21:38   8274s] |  -3.512|   -3.512|-3004.215|-3034.759|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_2_/D   |
[03/15 17:21:39   8275s] |  -3.512|   -3.512|-3004.104|-3034.648|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_1_/D   |
[03/15 17:21:39   8275s] |  -3.512|   -3.512|-3004.051|-3034.594|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q11_reg_1_/D   |
[03/15 17:21:40   8276s] |  -3.512|   -3.512|-3003.926|-3034.469|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_1_/D    |
[03/15 17:21:40   8276s] |  -3.512|   -3.512|-3003.857|-3034.401|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_3__fifo_instance/q8_reg_1_/D    |
[03/15 17:21:40   8276s] |  -3.512|   -3.512|-3003.816|-3034.360|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_1_/D   |
[03/15 17:21:40   8276s] |  -3.512|   -3.512|-3003.816|-3034.360|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q15_reg_1_/D   |
[03/15 17:21:41   8277s] |  -3.512|   -3.512|-3003.815|-3034.359|    67.11%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_1_/D    |
[03/15 17:21:41   8277s] |  -3.512|   -3.512|-3003.813|-3034.357|    67.11%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_1_/D    |
[03/15 17:21:42   8277s] |  -3.512|   -3.512|-3003.702|-3034.246|    67.12%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_2_/D   |
[03/15 17:21:42   8278s] |  -3.512|   -3.512|-3003.685|-3034.229|    67.12%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q12_reg_2_/D   |
[03/15 17:21:44   8280s] |  -3.512|   -3.512|-3003.617|-3034.161|    67.13%|   0:00:02.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
[03/15 17:21:44   8280s] |  -3.512|   -3.512|-3003.610|-3034.154|    67.13%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
[03/15 17:21:45   8280s] |  -3.512|   -3.512|-3003.569|-3034.113|    67.13%|   0:00:01.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
[03/15 17:21:45   8280s] |  -3.512|   -3.512|-3003.566|-3034.110|    67.13%|   0:00:00.0| 2921.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
[03/15 17:21:49   8284s] |  -3.512|   -3.512|-3003.560|-3034.104|    67.13%|   0:00:04.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
[03/15 17:21:49   8284s] |  -3.512|   -3.512|-3003.558|-3034.101|    67.13%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
[03/15 17:21:50   8286s] |  -3.512|   -3.512|-3003.542|-3034.085|    67.14%|   0:00:01.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q3_reg_2_/D    |
[03/15 17:21:54   8290s] |  -3.512|   -3.512|-3003.523|-3034.067|    67.14%|   0:00:04.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
[03/15 17:21:54   8290s] |  -3.512|   -3.512|-3003.511|-3034.055|    67.14%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
[03/15 17:21:57   8293s] |  -3.512|   -3.512|-3003.493|-3034.037|    67.14%|   0:00:03.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
[03/15 17:21:57   8293s] |  -3.512|   -3.512|-3003.475|-3034.019|    67.14%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
[03/15 17:22:00   8296s] |  -3.512|   -3.512|-3003.475|-3034.019|    67.14%|   0:00:03.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
[03/15 17:22:00   8296s] |  -3.512|   -3.512|-3003.465|-3034.009|    67.14%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
[03/15 17:22:02   8298s] |  -3.512|   -3.512|-3003.464|-3034.008|    67.15%|   0:00:02.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
[03/15 17:22:02   8298s] |  -3.512|   -3.512|-3003.454|-3033.998|    67.15%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q2_reg_1_/D    |
[03/15 17:22:04   8300s] |  -3.512|   -3.512|-3003.431|-3033.975|    67.15%|   0:00:02.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_123_/D                     |
[03/15 17:22:04   8300s] |  -3.512|   -3.512|-3003.423|-3033.967|    67.15%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_123_/D                     |
[03/15 17:22:05   8301s] |  -3.512|   -3.512|-3003.411|-3033.955|    67.15%|   0:00:01.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_123_/D                     |
[03/15 17:22:06   8302s] |  -3.512|   -3.512|-3003.408|-3033.952|    67.15%|   0:00:01.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_123_/D                     |
[03/15 17:22:07   8303s] |  -3.512|   -3.512|-3003.405|-3033.948|    67.15%|   0:00:01.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_123_/D                     |
[03/15 17:22:07   8303s] |  -3.512|   -3.512|-3003.404|-3033.948|    67.16%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_123_/D                     |
[03/15 17:22:07   8303s] |  -3.512|   -3.512|-3003.394|-3033.938|    67.16%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_123_/D                     |
[03/15 17:22:07   8303s] |  -3.512|   -3.512|-3003.392|-3033.936|    67.16%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_123_/D                     |
[03/15 17:22:07   8303s] |  -3.512|   -3.512|-3003.376|-3033.920|    67.16%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_40_/D                      |
[03/15 17:22:08   8304s] |  -3.512|   -3.512|-3003.375|-3033.919|    67.16%|   0:00:01.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_40_/D                      |
[03/15 17:22:08   8304s] |  -3.512|   -3.512|-3002.352|-3032.896|    67.16%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_54_/D                      |
[03/15 17:22:08   8304s] |  -3.512|   -3.512|-3001.718|-3032.267|    67.16%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q2_reg_1_/D    |
[03/15 17:22:08   8304s] |  -3.512|   -3.512|-2997.242|-3027.810|    67.16%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| psum_mem_instance/memory4_reg_95_/D                |
[03/15 17:22:09   8305s] |  -3.512|   -3.512|-2993.659|-3024.261|    67.16%|   0:00:01.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_1_/D   |
[03/15 17:22:09   8305s] |  -3.512|   -3.512|-2993.434|-3024.046|    67.17%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_1_/D   |
[03/15 17:22:09   8305s] |  -3.512|   -3.512|-2993.432|-3024.044|    67.17%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_1_/D   |
[03/15 17:22:10   8305s] |  -3.512|   -3.512|-2993.428|-3024.040|    67.17%|   0:00:01.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q14_reg_1_/D   |
[03/15 17:22:10   8306s] |  -3.512|   -3.512|-2993.421|-3024.034|    67.17%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q0_reg_1_/D    |
[03/15 17:22:10   8306s] |  -3.512|   -3.512|-2993.421|-3024.034|    67.17%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
[03/15 17:22:10   8306s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:22:10   8306s] 
[03/15 17:22:10   8306s] *** Finish Core Optimize Step (cpu=0:03:23 real=0:03:22 mem=2940.6M) ***
[03/15 17:22:10   8306s] Active Path Group: default 
[03/15 17:22:10   8306s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:22:10   8306s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 17:22:10   8306s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:22:10   8306s] |  -0.286|   -3.512| -30.633|-3024.034|    67.17%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[127]                                           |
[03/15 17:22:11   8307s] |  -0.287|   -3.512| -29.918|-3023.319|    67.18%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[127]                                           |
[03/15 17:22:12   8308s] |  -0.287|   -3.512| -29.658|-3023.059|    67.18%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[58]                                            |
[03/15 17:22:12   8308s] |  -0.287|   -3.512| -29.508|-3022.908|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[58]                                            |
[03/15 17:22:13   8309s] |  -0.287|   -3.512| -29.498|-3022.899|    67.19%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[58]                                            |
[03/15 17:22:14   8309s] |  -0.287|   -3.512| -29.420|-3022.821|    67.19%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[39]                                            |
[03/15 17:22:14   8310s] |  -0.287|   -3.512| -29.359|-3022.760|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[39]                                            |
[03/15 17:22:14   8310s] |  -0.287|   -3.512| -29.350|-3022.750|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[39]                                            |
[03/15 17:22:14   8310s] |  -0.287|   -3.512| -29.336|-3022.736|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[75]                                            |
[03/15 17:22:14   8310s] |  -0.287|   -3.512| -29.316|-3022.716|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[75]                                            |
[03/15 17:22:15   8311s] |  -0.287|   -3.512| -29.288|-3022.688|    67.19%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[44]                                            |
[03/15 17:22:15   8311s] |  -0.287|   -3.512| -29.264|-3022.665|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[44]                                            |
[03/15 17:22:15   8311s] |  -0.287|   -3.512| -29.171|-3022.572|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[23]                                            |
[03/15 17:22:15   8311s] |  -0.287|   -3.512| -29.156|-3022.556|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[23]                                            |
[03/15 17:22:15   8311s] |  -0.287|   -3.512| -29.108|-3022.508|    67.19%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[20]                                            |
[03/15 17:22:15   8311s] |  -0.287|   -3.512| -28.543|-3021.943|    67.20%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[89]                                            |
[03/15 17:22:15   8311s] |  -0.287|   -3.512| -28.413|-3021.813|    67.20%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[105]                                           |
[03/15 17:22:15   8311s] |  -0.287|   -3.512| -28.334|-3021.734|    67.20%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[105]                                           |
[03/15 17:22:15   8311s] |  -0.287|   -3.512| -28.310|-3021.711|    67.20%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[105]                                           |
[03/15 17:22:16   8312s] |  -0.287|   -3.512| -27.876|-3021.277|    67.20%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[105]                                           |
[03/15 17:22:16   8312s] |  -0.287|   -3.512| -27.833|-3021.233|    67.20%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[105]                                           |
[03/15 17:22:16   8312s] |  -0.287|   -3.512| -27.803|-3021.204|    67.20%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[105]                                           |
[03/15 17:22:16   8312s] |  -0.287|   -3.512| -27.315|-3020.716|    67.21%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[111]                                           |
[03/15 17:22:16   8312s] |  -0.287|   -3.512| -27.211|-3020.612|    67.21%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[111]                                           |
[03/15 17:22:16   8312s] |  -0.287|   -3.512| -27.183|-3020.583|    67.21%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[111]                                           |
[03/15 17:22:17   8313s] |  -0.287|   -3.512| -26.851|-3020.252|    67.21%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[129]                                           |
[03/15 17:22:17   8313s] |  -0.287|   -3.512| -26.807|-3020.208|    67.21%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[129]                                           |
[03/15 17:22:17   8313s] |  -0.287|   -3.512| -26.725|-3020.125|    67.21%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[129]                                           |
[03/15 17:22:17   8313s] |  -0.287|   -3.512| -26.714|-3020.114|    67.21%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[129]                                           |
[03/15 17:22:17   8313s] |  -0.287|   -3.512| -26.308|-3019.708|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[99]                                            |
[03/15 17:22:17   8313s] |  -0.287|   -3.512| -26.286|-3019.687|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[99]                                            |
[03/15 17:22:17   8313s] |  -0.287|   -3.512| -26.097|-3019.497|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[99]                                            |
[03/15 17:22:18   8314s] |  -0.287|   -3.512| -25.678|-3019.079|    67.22%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[106]                                           |
[03/15 17:22:18   8314s] |  -0.287|   -3.512| -25.636|-3019.037|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[106]                                           |
[03/15 17:22:18   8314s] |  -0.287|   -3.512| -25.633|-3019.034|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[106]                                           |
[03/15 17:22:18   8314s] |  -0.287|   -3.512| -25.231|-3018.631|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[88]                                            |
[03/15 17:22:18   8314s] |  -0.287|   -3.512| -25.219|-3018.619|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[88]                                            |
[03/15 17:22:18   8314s] |  -0.287|   -3.512| -25.185|-3018.585|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[88]                                            |
[03/15 17:22:18   8314s] |  -0.287|   -3.512| -25.179|-3018.579|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[88]                                            |
[03/15 17:22:18   8314s] |  -0.287|   -3.512| -25.114|-3018.514|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[115]                                           |
[03/15 17:22:18   8314s] |  -0.287|   -3.512| -25.110|-3018.511|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[115]                                           |
[03/15 17:22:19   8315s] |  -0.287|   -3.512| -25.066|-3018.467|    67.22%|   0:00:01.0| 2940.6M|   WC_VIEW|  default| out[119]                                           |
[03/15 17:22:19   8315s] |  -0.287|   -3.512| -25.057|-3018.458|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[119]                                           |
[03/15 17:22:19   8315s] |  -0.287|   -3.512| -24.965|-3018.365|    67.22%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[89]                                            |
[03/15 17:22:19   8315s] |  -0.287|   -3.512| -24.860|-3018.260|    67.23%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[89]                                            |
[03/15 17:22:19   8315s] |  -0.287|   -3.512| -24.778|-3018.193|    67.23%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[86]                                            |
[03/15 17:22:19   8315s] |  -0.287|   -3.512| -24.774|-3018.189|    67.23%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[86]                                            |
[03/15 17:22:19   8315s] |  -0.286|   -3.512| -24.773|-3018.189|    67.23%|   0:00:00.0| 2940.6M|   WC_VIEW|  default| out[127]                                           |
[03/15 17:22:19   8315s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:22:19   8315s] 
[03/15 17:22:19   8315s] *** Finish Core Optimize Step (cpu=0:00:09.1 real=0:00:09.0 mem=2940.6M) ***
[03/15 17:22:19   8315s] 
[03/15 17:22:19   8315s] *** Finished Optimize Step Cumulative (cpu=0:03:32 real=0:03:31 mem=2940.6M) ***
[03/15 17:22:19   8315s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -24.773|
|reg2reg   |-3.512|-2993.415|
|HEPG      |-3.512|-2993.415|
|All Paths |-3.512|-3018.189|
+----------+------+---------+

[03/15 17:22:19   8315s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -3.512ns TNS -2993.416ns; HEPG WNS -3.512ns TNS -2993.416ns; all paths WNS -3.512ns TNS -3018.189ns; Real time 2:17:27
[03/15 17:22:19   8315s] ** GigaOpt Optimizer WNS Slack -3.512 TNS Slack -3018.189 Density 67.23
[03/15 17:22:19   8315s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25708.11
[03/15 17:22:20   8316s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2940.6M
[03/15 17:22:20   8316s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.241, MEM:2940.6M
[03/15 17:22:20   8316s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2940.6M
[03/15 17:22:20   8316s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2940.6M
[03/15 17:22:20   8316s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2940.6M
[03/15 17:22:20   8316s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.149, MEM:2940.6M
[03/15 17:22:20   8316s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.260, REAL:0.264, MEM:2940.6M
[03/15 17:22:20   8316s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.260, REAL:0.264, MEM:2940.6M
[03/15 17:22:20   8316s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.16
[03/15 17:22:20   8316s] OPERPROF: Starting RefinePlace at level 1, MEM:2940.6M
[03/15 17:22:20   8316s] *** Starting refinePlace (2:18:37 mem=2940.6M) ***
[03/15 17:22:20   8316s] Total net bbox length = 1.493e+06 (6.824e+05 8.101e+05) (ext = 4.927e+04)
[03/15 17:22:20   8316s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:22:20   8316s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2940.6M
[03/15 17:22:20   8316s] Starting refinePlace ...
[03/15 17:22:21   8317s] 
[03/15 17:22:21   8317s] Running Spiral with 1 thread in Normal Mode  fetchWidth=400 
[03/15 17:22:22   8318s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:22:22   8318s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:02.0, mem=2940.6MB) @(2:18:37 - 2:18:39).
[03/15 17:22:22   8318s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:22:22   8318s] 	Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2940.6MB
[03/15 17:22:22   8318s] Statistics of distance of Instance movement in refine placement:
[03/15 17:22:22   8318s]   maximum (X+Y) =         0.00 um
[03/15 17:22:22   8318s]   mean    (X+Y) =         0.00 um
[03/15 17:22:22   8318s] Summary Report:
[03/15 17:22:22   8318s] Instances move: 0 (out of 88422 movable)
[03/15 17:22:22   8318s] Instances flipped: 0
[03/15 17:22:22   8318s] Mean displacement: 0.00 um
[03/15 17:22:22   8318s] Max displacement: 0.00 um 
[03/15 17:22:22   8318s] Total instances moved : 0
[03/15 17:22:22   8318s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.010, REAL:1.961, MEM:2940.6M
[03/15 17:22:22   8318s] Total net bbox length = 1.493e+06 (6.824e+05 8.101e+05) (ext = 4.927e+04)
[03/15 17:22:22   8318s] Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 2940.6MB
[03/15 17:22:22   8318s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:02.0, mem=2940.6MB) @(2:18:37 - 2:18:39).
[03/15 17:22:22   8318s] *** Finished refinePlace (2:18:39 mem=2940.6M) ***
[03/15 17:22:22   8318s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.16
[03/15 17:22:22   8318s] OPERPROF: Finished RefinePlace at level 1, CPU:2.250, REAL:2.201, MEM:2940.6M
[03/15 17:22:23   8319s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2940.6M
[03/15 17:22:23   8319s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.241, MEM:2940.6M
[03/15 17:22:23   8319s] Finished re-routing un-routed nets (0:00:00.1 2940.6M)
[03/15 17:22:23   8319s] 
[03/15 17:22:23   8319s] OPERPROF: Starting DPlace-Init at level 1, MEM:2940.6M
[03/15 17:22:23   8319s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2940.6M
[03/15 17:22:24   8320s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.153, MEM:2940.6M
[03/15 17:22:24   8320s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.271, MEM:2940.6M
[03/15 17:22:24   8320s] 
[03/15 17:22:24   8320s] Density : 0.6723
[03/15 17:22:24   8320s] Max route overflow : 0.0000
[03/15 17:22:24   8320s] 
[03/15 17:22:24   8320s] 
[03/15 17:22:24   8320s] *** Finish Physical Update (cpu=0:00:04.9 real=0:00:05.0 mem=2940.6M) ***
[03/15 17:22:24   8320s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25708.11
[03/15 17:22:25   8321s] ** GigaOpt Optimizer WNS Slack -3.512 TNS Slack -3023.307 Density 67.23
[03/15 17:22:25   8321s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -24.773|
|reg2reg   |-3.512|-2998.533|
|HEPG      |-3.512|-2998.533|
|All Paths |-3.512|-3023.307|
+----------+------+---------+

[03/15 17:22:25   8321s] **** Begin NDR-Layer Usage Statistics ****
[03/15 17:22:25   8321s] Layer 3 has 266 constrained nets 
[03/15 17:22:25   8321s] Layer 7 has 148 constrained nets 
[03/15 17:22:25   8321s] **** End NDR-Layer Usage Statistics ****
[03/15 17:22:25   8321s] 
[03/15 17:22:25   8321s] *** Finish post-CTS Setup Fixing (cpu=0:03:39 real=0:03:39 mem=2940.6M) ***
[03/15 17:22:25   8321s] 
[03/15 17:22:25   8321s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25708.6
[03/15 17:22:25   8321s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2905.6M
[03/15 17:22:25   8321s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.234, MEM:2905.6M
[03/15 17:22:25   8321s] TotalInstCnt at PhyDesignMc Destruction: 88,558
[03/15 17:22:26   8322s] (I,S,L,T): WC_VIEW: 271.273, 208.138, 3.38728, 482.798
[03/15 17:22:26   8322s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25708.9
[03/15 17:22:26   8322s] *** SetupOpt [finish] : cpu/real = 0:03:49.3/0:03:48.9 (1.0), totSession cpu/real = 2:18:42.1/2:20:13.7 (1.0), mem = 2905.6M
[03/15 17:22:26   8322s] 
[03/15 17:22:26   8322s] =============================================================================================
[03/15 17:22:26   8322s]  Step TAT Report for TnsOpt #3
[03/15 17:22:26   8322s] =============================================================================================
[03/15 17:22:26   8322s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 17:22:26   8322s] ---------------------------------------------------------------------------------------------
[03/15 17:22:26   8322s] [ RefinePlace            ]      1   0:00:04.8  (   2.1 % )     0:00:04.8 /  0:00:04.9    1.0
[03/15 17:22:26   8322s] [ SlackTraversorInit     ]      2   0:00:01.2  (   0.5 % )     0:00:01.2 /  0:00:01.2    1.0
[03/15 17:22:26   8322s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:22:26   8322s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   0.3 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 17:22:26   8322s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 17:22:26   8322s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:22:26   8322s] [ TransformInit          ]      1   0:00:07.6  (   3.3 % )     0:00:07.6 /  0:00:07.6    1.0
[03/15 17:22:26   8322s] [ OptSingleIteration     ]    938   0:00:01.7  (   0.7 % )     0:03:13.1 /  0:03:13.5    1.0
[03/15 17:22:26   8322s] [ OptGetWeight           ]    938   0:00:07.9  (   3.5 % )     0:00:07.9 /  0:00:08.0    1.0
[03/15 17:22:26   8322s] [ OptEval                ]    938   0:02:17.0  (  59.9 % )     0:02:17.0 /  0:02:17.3    1.0
[03/15 17:22:26   8322s] [ OptCommit              ]    938   0:00:01.8  (   0.8 % )     0:00:01.8 /  0:00:01.7    1.0
[03/15 17:22:26   8322s] [ IncrTimingUpdate       ]    558   0:00:10.6  (   4.6 % )     0:00:10.6 /  0:00:10.7    1.0
[03/15 17:22:26   8322s] [ PostCommitDelayUpdate  ]    939   0:00:01.2  (   0.5 % )     0:00:04.8 /  0:00:04.8    1.0
[03/15 17:22:26   8322s] [ IncrDelayCalc          ]   1483   0:00:03.6  (   1.6 % )     0:00:03.6 /  0:00:03.7    1.1
[03/15 17:22:26   8322s] [ SetupOptGetWorkingSet  ]   1876   0:00:14.0  (   6.1 % )     0:00:14.0 /  0:00:14.1    1.0
[03/15 17:22:26   8322s] [ SetupOptGetActiveNode  ]   1876   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.1
[03/15 17:22:26   8322s] [ SetupOptSlackGraph     ]    938   0:00:15.3  (   6.7 % )     0:00:15.3 /  0:00:15.4    1.0
[03/15 17:22:26   8322s] [ MISC                   ]          0:00:21.1  (   9.2 % )     0:00:21.1 /  0:00:21.0    1.0
[03/15 17:22:26   8322s] ---------------------------------------------------------------------------------------------
[03/15 17:22:26   8322s]  TnsOpt #3 TOTAL                    0:03:48.9  ( 100.0 % )     0:03:48.9 /  0:03:49.3    1.0
[03/15 17:22:26   8322s] ---------------------------------------------------------------------------------------------
[03/15 17:22:26   8322s] 
[03/15 17:22:26   8322s] End: GigaOpt TNS recovery
[03/15 17:22:26   8322s] GigaOpt: WNS changes after routing: -3.449 -> -3.512 (bump = 0.063)
[03/15 17:22:26   8322s] GigaOpt: WNS bump threshold: -14.5
[03/15 17:22:26   8322s] Begin: GigaOpt postEco optimization
[03/15 17:22:26   8322s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/15 17:22:27   8323s] Info: 143 nets with fixed/cover wires excluded.
[03/15 17:22:27   8323s] Info: 266 clock nets excluded from IPO operation.
[03/15 17:22:27   8323s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:18:43.1/2:20:14.7 (1.0), mem = 2905.6M
[03/15 17:22:27   8323s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25708.10
[03/15 17:22:28   8324s] (I,S,L,T): WC_VIEW: 271.273, 208.138, 3.38728, 482.798
[03/15 17:22:28   8324s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 17:22:28   8324s] ### Creating PhyDesignMc. totSessionCpu=2:18:44 mem=2905.6M
[03/15 17:22:28   8324s] OPERPROF: Starting DPlace-Init at level 1, MEM:2905.6M
[03/15 17:22:28   8324s] z: 2, totalTracks: 1
[03/15 17:22:28   8324s] z: 4, totalTracks: 1
[03/15 17:22:28   8324s] z: 6, totalTracks: 1
[03/15 17:22:28   8324s] z: 8, totalTracks: 1
[03/15 17:22:28   8324s] #spOpts: N=65 mergeVia=F 
[03/15 17:22:28   8324s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2905.6M
[03/15 17:22:28   8324s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.119, MEM:2905.6M
[03/15 17:22:28   8324s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2905.6MB).
[03/15 17:22:28   8324s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.240, REAL:0.247, MEM:2905.6M
[03/15 17:22:29   8325s] TotalInstCnt at PhyDesignMc Initialization: 88,558
[03/15 17:22:29   8325s] ### Creating PhyDesignMc, finished. totSessionCpu=2:18:45 mem=2905.6M
[03/15 17:22:29   8325s] ### Creating RouteCongInterface, started
[03/15 17:22:29   8325s] 
[03/15 17:22:29   8325s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 17:22:29   8325s] 
[03/15 17:22:29   8325s] #optDebug: {0, 1.200}
[03/15 17:22:29   8325s] ### Creating RouteCongInterface, finished
[03/15 17:22:29   8325s] ### Creating LA Mngr. totSessionCpu=2:18:45 mem=2905.6M
[03/15 17:22:29   8325s] ### Creating LA Mngr, finished. totSessionCpu=2:18:45 mem=2905.6M
[03/15 17:22:34   8330s] *info: 266 clock nets excluded
[03/15 17:22:34   8330s] *info: 2 special nets excluded.
[03/15 17:22:34   8330s] *info: 232 no-driver nets excluded.
[03/15 17:22:34   8330s] *info: 143 nets with fixed/cover wires excluded.
[03/15 17:22:37   8333s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25708.7
[03/15 17:22:37   8333s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 17:22:37   8333s] ** GigaOpt Optimizer WNS Slack -3.512 TNS Slack -3023.307 Density 67.23
[03/15 17:22:37   8333s] Optimizer WNS Pass 0
[03/15 17:22:37   8333s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -24.773|
|reg2reg   |-3.512|-2998.533|
|HEPG      |-3.512|-2998.533|
|All Paths |-3.512|-3023.307|
+----------+------+---------+

[03/15 17:22:37   8333s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -3.512ns TNS -2998.534ns; HEPG WNS -3.512ns TNS -2998.534ns; all paths WNS -3.512ns TNS -3023.307ns; Real time 2:17:45
[03/15 17:22:37   8333s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2924.6M
[03/15 17:22:37   8333s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2924.6M
[03/15 17:22:38   8334s] Active Path Group: reg2reg  
[03/15 17:22:38   8334s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:22:38   8334s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 17:22:38   8334s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:22:38   8334s] |  -3.512|   -3.512|-2998.533|-3023.307|    67.23%|   0:00:00.0| 2940.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
[03/15 17:23:24   8381s] |  -3.507|   -3.507|-3000.475|-3025.248|    67.24%|   0:00:46.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
[03/15 17:23:26   8382s] |  -3.506|   -3.506|-3000.418|-3025.191|    67.24%|   0:00:02.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_12_/D                  |
[03/15 17:23:33   8389s] |  -3.505|   -3.505|-3000.336|-3025.110|    67.24%|   0:00:07.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
[03/15 17:23:33   8389s] |  -3.505|   -3.505|-3000.316|-3025.089|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
[03/15 17:23:33   8389s] |  -3.505|   -3.505|-3000.316|-3025.089|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
[03/15 17:23:33   8389s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:23:33   8389s] 
[03/15 17:23:33   8389s] *** Finish Core Optimize Step (cpu=0:00:55.3 real=0:00:55.0 mem=2924.6M) ***
[03/15 17:23:33   8389s] Active Path Group: default 
[03/15 17:23:33   8389s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:23:33   8389s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 17:23:33   8389s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:23:33   8389s] |  -0.286|   -3.505| -24.773|-3025.089|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  default| out[127]                                           |
[03/15 17:23:33   8390s] |  -0.286|   -3.505| -24.773|-3025.089|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  default| out[127]                                           |
[03/15 17:23:33   8390s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:23:33   8390s] 
[03/15 17:23:33   8390s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2924.6M) ***
[03/15 17:23:34   8390s] 
[03/15 17:23:34   8390s] *** Finished Optimize Step Cumulative (cpu=0:00:55.8 real=0:00:56.0 mem=2924.6M) ***
[03/15 17:23:34   8390s] OptDebug: End of Optimizer WNS Pass 0:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -24.773|
|reg2reg   |-3.505|-3000.316|
|HEPG      |-3.505|-3000.316|
|All Paths |-3.505|-3025.089|
+----------+------+---------+

[03/15 17:23:34   8390s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS -3.505ns TNS -3000.316ns; HEPG WNS -3.505ns TNS -3000.316ns; all paths WNS -3.505ns TNS -3025.090ns; Real time 2:18:42
[03/15 17:23:34   8390s] ** GigaOpt Optimizer WNS Slack -3.505 TNS Slack -3025.089 Density 67.24
[03/15 17:23:34   8390s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.25708.12
[03/15 17:23:34   8390s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2924.6M
[03/15 17:23:34   8390s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.237, MEM:2924.6M
[03/15 17:23:34   8390s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2924.6M
[03/15 17:23:34   8390s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2924.6M
[03/15 17:23:34   8390s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2924.6M
[03/15 17:23:35   8391s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.152, MEM:2924.6M
[03/15 17:23:35   8391s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.270, REAL:0.267, MEM:2924.6M
[03/15 17:23:35   8391s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.270, REAL:0.267, MEM:2924.6M
[03/15 17:23:35   8391s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.17
[03/15 17:23:35   8391s] OPERPROF: Starting RefinePlace at level 1, MEM:2924.6M
[03/15 17:23:35   8391s] *** Starting refinePlace (2:19:51 mem=2924.6M) ***
[03/15 17:23:35   8391s] Total net bbox length = 1.493e+06 (6.825e+05 8.103e+05) (ext = 4.927e+04)
[03/15 17:23:35   8391s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:23:35   8391s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2924.6M
[03/15 17:23:35   8391s] Starting refinePlace ...
[03/15 17:23:35   8391s] 
[03/15 17:23:35   8391s] Running Spiral with 1 thread in Normal Mode  fetchWidth=400 
[03/15 17:23:37   8393s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:23:37   8393s] [CPU] RefinePlace/Legalization (cpu=0:00:01.8, real=0:00:02.0, mem=2924.6MB) @(2:19:51 - 2:19:53).
[03/15 17:23:37   8393s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:23:37   8393s] 	Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2924.6MB
[03/15 17:23:37   8393s] Statistics of distance of Instance movement in refine placement:
[03/15 17:23:37   8393s]   maximum (X+Y) =         0.00 um
[03/15 17:23:37   8393s]   mean    (X+Y) =         0.00 um
[03/15 17:23:37   8393s] Summary Report:
[03/15 17:23:37   8393s] Instances move: 0 (out of 88448 movable)
[03/15 17:23:37   8393s] Instances flipped: 0
[03/15 17:23:37   8393s] Mean displacement: 0.00 um
[03/15 17:23:37   8393s] Max displacement: 0.00 um 
[03/15 17:23:37   8393s] Total instances moved : 0
[03/15 17:23:37   8393s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.940, REAL:1.943, MEM:2924.6M
[03/15 17:23:37   8393s] Total net bbox length = 1.493e+06 (6.825e+05 8.103e+05) (ext = 4.927e+04)
[03/15 17:23:37   8393s] Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 2924.6MB
[03/15 17:23:37   8393s] [CPU] RefinePlace/total (cpu=0:00:02.1, real=0:00:02.0, mem=2924.6MB) @(2:19:51 - 2:19:53).
[03/15 17:23:37   8393s] *** Finished refinePlace (2:19:53 mem=2924.6M) ***
[03/15 17:23:37   8393s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.17
[03/15 17:23:37   8393s] OPERPROF: Finished RefinePlace at level 1, CPU:2.190, REAL:2.192, MEM:2924.6M
[03/15 17:23:37   8393s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2924.6M
[03/15 17:23:37   8394s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.234, MEM:2924.6M
[03/15 17:23:37   8394s] Finished re-routing un-routed nets (0:00:00.1 2924.6M)
[03/15 17:23:37   8394s] 
[03/15 17:23:38   8394s] OPERPROF: Starting DPlace-Init at level 1, MEM:2924.6M
[03/15 17:23:38   8394s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2924.6M
[03/15 17:23:38   8394s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.155, MEM:2924.6M
[03/15 17:23:38   8394s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.285, MEM:2924.6M
[03/15 17:23:38   8395s] 
[03/15 17:23:38   8395s] Density : 0.6724
[03/15 17:23:38   8395s] Max route overflow : 0.0000
[03/15 17:23:38   8395s] 
[03/15 17:23:38   8395s] 
[03/15 17:23:38   8395s] *** Finish Physical Update (cpu=0:00:04.9 real=0:00:04.0 mem=2924.6M) ***
[03/15 17:23:38   8395s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.25708.12
[03/15 17:23:39   8395s] ** GigaOpt Optimizer WNS Slack -3.505 TNS Slack -3025.089 Density 67.24
[03/15 17:23:39   8395s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -24.773|
|reg2reg   |-3.505|-3000.316|
|HEPG      |-3.505|-3000.316|
|All Paths |-3.505|-3025.089|
+----------+------+---------+

[03/15 17:23:39   8395s] **** Begin NDR-Layer Usage Statistics ****
[03/15 17:23:39   8395s] Layer 3 has 266 constrained nets 
[03/15 17:23:39   8395s] Layer 7 has 149 constrained nets 
[03/15 17:23:39   8395s] **** End NDR-Layer Usage Statistics ****
[03/15 17:23:39   8395s] 
[03/15 17:23:39   8395s] *** Finish post-CTS Setup Fixing (cpu=0:01:03 real=0:01:02 mem=2924.6M) ***
[03/15 17:23:39   8395s] 
[03/15 17:23:39   8395s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25708.7
[03/15 17:23:39   8395s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2889.6M
[03/15 17:23:39   8396s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.237, MEM:2889.6M
[03/15 17:23:39   8396s] TotalInstCnt at PhyDesignMc Destruction: 88,584
[03/15 17:23:40   8396s] (I,S,L,T): WC_VIEW: 271.349, 208.168, 3.38777, 482.905
[03/15 17:23:40   8396s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25708.10
[03/15 17:23:40   8396s] *** SetupOpt [finish] : cpu/real = 0:01:13.5/0:01:13.4 (1.0), totSession cpu/real = 2:19:56.6/2:21:28.2 (1.0), mem = 2889.6M
[03/15 17:23:40   8396s] 
[03/15 17:23:40   8396s] =============================================================================================
[03/15 17:23:40   8396s]  Step TAT Report for WnsOpt #4
[03/15 17:23:40   8396s] =============================================================================================
[03/15 17:23:40   8396s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 17:23:40   8396s] ---------------------------------------------------------------------------------------------
[03/15 17:23:40   8396s] [ RefinePlace            ]      1   0:00:04.9  (   6.6 % )     0:00:04.9 /  0:00:04.9    1.0
[03/15 17:23:40   8396s] [ SlackTraversorInit     ]      2   0:00:01.2  (   1.7 % )     0:00:01.2 /  0:00:01.2    1.0
[03/15 17:23:40   8396s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:23:40   8396s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   1.1 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 17:23:40   8396s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 17:23:40   8396s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:23:40   8396s] [ TransformInit          ]      1   0:00:07.8  (  10.6 % )     0:00:07.8 /  0:00:07.8    1.0
[03/15 17:23:40   8396s] [ OptSingleIteration     ]     19   0:00:00.1  (   0.1 % )     0:00:55.0 /  0:00:55.1    1.0
[03/15 17:23:40   8396s] [ OptGetWeight           ]     19   0:00:01.0  (   1.3 % )     0:00:01.0 /  0:00:00.9    1.0
[03/15 17:23:40   8396s] [ OptEval                ]     19   0:00:51.8  (  70.5 % )     0:00:51.8 /  0:00:51.9    1.0
[03/15 17:23:40   8396s] [ OptCommit              ]     19   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[03/15 17:23:40   8396s] [ IncrTimingUpdate       ]     17   0:00:01.3  (   1.8 % )     0:00:01.3 /  0:00:01.3    1.0
[03/15 17:23:40   8396s] [ PostCommitDelayUpdate  ]     20   0:00:00.1  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 17:23:40   8396s] [ IncrDelayCalc          ]     61   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    0.9
[03/15 17:23:40   8396s] [ SetupOptGetWorkingSet  ]     36   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    0.8
[03/15 17:23:40   8396s] [ SetupOptGetActiveNode  ]     36   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[03/15 17:23:40   8396s] [ SetupOptSlackGraph     ]     19   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 17:23:40   8396s] [ MISC                   ]          0:00:03.5  (   4.8 % )     0:00:03.5 /  0:00:03.5    1.0
[03/15 17:23:40   8396s] ---------------------------------------------------------------------------------------------
[03/15 17:23:40   8396s]  WnsOpt #4 TOTAL                    0:01:13.4  ( 100.0 % )     0:01:13.4 /  0:01:13.5    1.0
[03/15 17:23:40   8396s] ---------------------------------------------------------------------------------------------
[03/15 17:23:40   8396s] 
[03/15 17:23:40   8396s] End: GigaOpt postEco optimization
[03/15 17:23:40   8396s] *** Steiner Routed Nets: 2.300%; Threshold: 100; Threshold for Hold: 100
[03/15 17:23:40   8396s] ### Creating LA Mngr. totSessionCpu=2:19:57 mem=2889.6M
[03/15 17:23:40   8396s] ### Creating LA Mngr, finished. totSessionCpu=2:19:57 mem=2889.6M
[03/15 17:23:40   8396s] Re-routed 0 nets
[03/15 17:23:40   8396s] Begin: GigaOpt Optimization in post-eco TNS mode
[03/15 17:23:40   8396s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[03/15 17:23:40   8396s] Info: 143 nets with fixed/cover wires excluded.
[03/15 17:23:40   8397s] Info: 266 clock nets excluded from IPO operation.
[03/15 17:23:40   8397s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:19:57.1/2:21:28.6 (1.0), mem = 2889.6M
[03/15 17:23:40   8397s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25708.11
[03/15 17:23:42   8398s] (I,S,L,T): WC_VIEW: 271.349, 208.168, 3.38777, 482.905
[03/15 17:23:42   8398s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 17:23:42   8398s] ### Creating PhyDesignMc. totSessionCpu=2:19:58 mem=2889.6M
[03/15 17:23:42   8398s] OPERPROF: Starting DPlace-Init at level 1, MEM:2889.6M
[03/15 17:23:42   8398s] z: 2, totalTracks: 1
[03/15 17:23:42   8398s] z: 4, totalTracks: 1
[03/15 17:23:42   8398s] z: 6, totalTracks: 1
[03/15 17:23:42   8398s] z: 8, totalTracks: 1
[03/15 17:23:42   8398s] #spOpts: N=65 mergeVia=F 
[03/15 17:23:42   8398s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2889.6M
[03/15 17:23:42   8398s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.130, REAL:0.123, MEM:2889.6M
[03/15 17:23:42   8398s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2889.6MB).
[03/15 17:23:42   8398s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.248, MEM:2889.6M
[03/15 17:23:42   8399s] TotalInstCnt at PhyDesignMc Initialization: 88,584
[03/15 17:23:42   8399s] ### Creating PhyDesignMc, finished. totSessionCpu=2:19:59 mem=2889.6M
[03/15 17:23:42   8399s] ### Creating RouteCongInterface, started
[03/15 17:23:43   8399s] 
[03/15 17:23:43   8399s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 17:23:43   8399s] 
[03/15 17:23:43   8399s] #optDebug: {0, 1.200}
[03/15 17:23:43   8399s] ### Creating RouteCongInterface, finished
[03/15 17:23:43   8399s] ### Creating LA Mngr. totSessionCpu=2:19:59 mem=2889.6M
[03/15 17:23:43   8399s] ### Creating LA Mngr, finished. totSessionCpu=2:19:59 mem=2889.6M
[03/15 17:23:48   8404s] *info: 266 clock nets excluded
[03/15 17:23:48   8404s] *info: 2 special nets excluded.
[03/15 17:23:48   8404s] *info: 232 no-driver nets excluded.
[03/15 17:23:48   8405s] *info: 143 nets with fixed/cover wires excluded.
[03/15 17:23:51   8407s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.25708.8
[03/15 17:23:51   8407s] PathGroup :  reg2reg  TargetSlack : 0 
[03/15 17:23:51   8407s] ** GigaOpt Optimizer WNS Slack -3.505 TNS Slack -3025.089 Density 67.24
[03/15 17:23:51   8407s] Optimizer TNS Opt
[03/15 17:23:51   8407s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -24.773|
|reg2reg   |-3.505|-3000.316|
|HEPG      |-3.505|-3000.316|
|All Paths |-3.505|-3025.089|
+----------+------+---------+

[03/15 17:23:51   8407s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -3.505ns TNS -3000.316ns; HEPG WNS -3.505ns TNS -3000.316ns; all paths WNS -3.505ns TNS -3025.090ns; Real time 2:18:59
[03/15 17:23:51   8407s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2908.6M
[03/15 17:23:51   8408s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:2908.6M
[03/15 17:23:52   8408s] Active Path Group: reg2reg  
[03/15 17:23:52   8408s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:23:52   8408s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 17:23:52   8408s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:23:52   8408s] |  -3.505|   -3.505|-3000.316|-3025.089|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
[03/15 17:23:54   8411s] |  -3.505|   -3.505|-3000.140|-3024.913|    67.24%|   0:00:02.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign5_reg_10_/D                  |
[03/15 17:23:55   8411s] |  -3.505|   -3.505|-3000.141|-3024.915|    67.24%|   0:00:01.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign6_reg_4_/D                   |
[03/15 17:23:57   8413s] |  -3.505|   -3.505|-3000.141|-3024.915|    67.24%|   0:00:02.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q9_reg_17_/D   |
[03/15 17:24:01   8417s] |  -3.505|   -3.505|-3000.141|-3024.915|    67.24%|   0:00:04.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_4__fifo_instance/q6_reg_16_/D   |
[03/15 17:24:03   8419s] |  -3.505|   -3.505|-3000.141|-3024.915|    67.24%|   0:00:02.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q1_reg_15_/D   |
[03/15 17:24:04   8420s] |  -3.505|   -3.505|-3000.141|-3024.915|    67.24%|   0:00:01.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q3_reg_15_/D   |
[03/15 17:24:05   8422s] |  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:01.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_2__fifo_instance/q9_reg_9_/D    |
[03/15 17:24:06   8423s] |  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:01.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q11_reg_11_/D  |
[03/15 17:24:07   8424s] |  -3.505|   -3.505|-3000.053|-3024.827|    67.24%|   0:00:01.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q2_reg_6_/D    |
[03/15 17:24:07   8424s] |  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_5__fifo_instance/q9_reg_7_/D    |
[03/15 17:24:09   8425s] |  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:02.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q11_reg_9_/D   |
[03/15 17:24:10   8426s] |  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:01.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_7__fifo_instance/q10_reg_4_/D   |
[03/15 17:24:10   8427s] |  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_6__fifo_instance/q8_reg_5_/D    |
[03/15 17:24:11   8427s] |  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:01.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_0__fifo_instance/q12_reg_2_/D   |
[03/15 17:24:11   8427s] |  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  reg2reg| ofifo_inst/col_idx_1__fifo_instance/q1_reg_3_/D    |
[03/15 17:24:12   8428s] |  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:01.0| 2924.6M|   WC_VIEW|  reg2reg| psum_mem_instance/Q_reg_141_/D                     |
[03/15 17:24:12   8428s] |  -3.505|   -3.505|-3000.020|-3024.794|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
[03/15 17:24:12   8428s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:24:12   8428s] 
[03/15 17:24:12   8428s] *** Finish Core Optimize Step (cpu=0:00:19.8 real=0:00:20.0 mem=2924.6M) ***
[03/15 17:24:12   8428s] Active Path Group: default 
[03/15 17:24:12   8428s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:24:12   8428s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 17:24:12   8428s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:24:12   8428s] |  -0.286|   -3.505| -24.773|-3024.794|    67.24%|   0:00:00.0| 2924.6M|   WC_VIEW|  default| out[127]                                           |
[03/15 17:24:12   8428s] |  -0.287|   -3.505| -24.774|-3024.794|    67.24%|   0:00:00.0| 2921.6M|   WC_VIEW|  default| out[99]                                            |
[03/15 17:24:12   8428s] |  -0.286|   -3.505| -24.773|-3024.794|    67.24%|   0:00:00.0| 2921.6M|   WC_VIEW|  default| out[127]                                           |
[03/15 17:24:12   8428s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:24:12   8428s] 
[03/15 17:24:12   8428s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=2921.6M) ***
[03/15 17:24:12   8428s] 
[03/15 17:24:12   8428s] *** Finished Optimize Step Cumulative (cpu=0:00:20.4 real=0:00:20.0 mem=2921.6M) ***
[03/15 17:24:12   8428s] OptDebug: End of Optimizer TNS Pass:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -24.773|
|reg2reg   |-3.505|-3000.020|
|HEPG      |-3.505|-3000.020|
|All Paths |-3.505|-3024.794|
+----------+------+---------+

[03/15 17:24:12   8429s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -3.505ns TNS -3000.021ns; HEPG WNS -3.505ns TNS -3000.021ns; all paths WNS -3.505ns TNS -3024.794ns; Real time 2:19:20
[03/15 17:24:12   8429s] ** GigaOpt Optimizer WNS Slack -3.505 TNS Slack -3024.794 Density 67.24
[03/15 17:24:12   8429s] OptDebug: End of Setup Fixing:
+----------+------+---------+
|Path Group|   WNS|      TNS|
+----------+------+---------+
|default   |-0.286|  -24.773|
|reg2reg   |-3.505|-3000.020|
|HEPG      |-3.505|-3000.020|
|All Paths |-3.505|-3024.794|
+----------+------+---------+

[03/15 17:24:12   8429s] **** Begin NDR-Layer Usage Statistics ****
[03/15 17:24:12   8429s] Layer 3 has 266 constrained nets 
[03/15 17:24:12   8429s] Layer 7 has 149 constrained nets 
[03/15 17:24:12   8429s] **** End NDR-Layer Usage Statistics ****
[03/15 17:24:12   8429s] 
[03/15 17:24:12   8429s] *** Finish post-CTS Setup Fixing (cpu=0:00:21.8 real=0:00:21.0 mem=2921.6M) ***
[03/15 17:24:12   8429s] 
[03/15 17:24:12   8429s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.25708.8
[03/15 17:24:12   8429s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2886.6M
[03/15 17:24:13   8429s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.250, REAL:0.248, MEM:2886.6M
[03/15 17:24:13   8429s] TotalInstCnt at PhyDesignMc Destruction: 88,584
[03/15 17:24:13   8429s] (I,S,L,T): WC_VIEW: 271.349, 208.169, 3.38779, 482.907
[03/15 17:24:13   8429s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25708.11
[03/15 17:24:13   8429s] *** SetupOpt [finish] : cpu/real = 0:00:32.8/0:00:32.7 (1.0), totSession cpu/real = 2:20:29.8/2:22:01.3 (1.0), mem = 2886.6M
[03/15 17:24:13   8429s] 
[03/15 17:24:13   8429s] =============================================================================================
[03/15 17:24:13   8429s]  Step TAT Report for TnsOpt #4
[03/15 17:24:13   8429s] =============================================================================================
[03/15 17:24:13   8429s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 17:24:13   8429s] ---------------------------------------------------------------------------------------------
[03/15 17:24:13   8429s] [ SlackTraversorInit     ]      1   0:00:00.6  (   1.9 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 17:24:13   8429s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:24:13   8429s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   2.4 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 17:24:13   8429s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 17:24:13   8429s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:24:13   8429s] [ TransformInit          ]      1   0:00:07.9  (  24.1 % )     0:00:07.9 /  0:00:07.9    1.0
[03/15 17:24:13   8429s] [ OptSingleIteration     ]    183   0:00:00.2  (   0.7 % )     0:00:12.5 /  0:00:12.5    1.0
[03/15 17:24:13   8429s] [ OptGetWeight           ]    183   0:00:07.0  (  21.4 % )     0:00:07.0 /  0:00:07.0    1.0
[03/15 17:24:13   8429s] [ OptEval                ]    183   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 17:24:13   8429s] [ OptCommit              ]    183   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    2.1
[03/15 17:24:13   8429s] [ IncrTimingUpdate       ]    180   0:00:00.6  (   2.0 % )     0:00:00.6 /  0:00:00.6    0.9
[03/15 17:24:13   8429s] [ PostCommitDelayUpdate  ]    183   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.4
[03/15 17:24:13   8429s] [ IncrDelayCalc          ]     61   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[03/15 17:24:13   8429s] [ SetupOptGetWorkingSet  ]    183   0:00:01.4  (   4.3 % )     0:00:01.4 /  0:00:01.3    0.9
[03/15 17:24:13   8429s] [ SetupOptGetActiveNode  ]    183   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[03/15 17:24:13   8429s] [ SetupOptSlackGraph     ]    183   0:00:03.0  (   9.0 % )     0:00:03.0 /  0:00:02.9    1.0
[03/15 17:24:13   8429s] [ MISC                   ]          0:00:10.5  (  31.9 % )     0:00:10.5 /  0:00:10.6    1.0
[03/15 17:24:13   8429s] ---------------------------------------------------------------------------------------------
[03/15 17:24:13   8429s]  TnsOpt #4 TOTAL                    0:00:32.7  ( 100.0 % )     0:00:32.7 /  0:00:32.8    1.0
[03/15 17:24:13   8429s] ---------------------------------------------------------------------------------------------
[03/15 17:24:13   8429s] 
[03/15 17:24:13   8429s] End: GigaOpt Optimization in post-eco TNS mode
[03/15 17:24:17   8433s]   Timing/DRV Snapshot: (REF)
[03/15 17:24:17   8433s]      Weighted WNS: -3.505
[03/15 17:24:17   8433s]       All  PG WNS: -3.505
[03/15 17:24:17   8433s]       High PG WNS: -3.505
[03/15 17:24:17   8433s]       All  PG TNS: -3024.794
[03/15 17:24:17   8433s]       High PG TNS: -3000.020
[03/15 17:24:17   8433s]          Tran DRV: 0
[03/15 17:24:17   8433s]           Cap DRV: 0
[03/15 17:24:17   8433s]        Fanout DRV: 0
[03/15 17:24:17   8433s]            Glitch: 0
[03/15 17:24:17   8433s]    Category Slack: { [L, -3.505] [H, -3.505] }
[03/15 17:24:17   8433s] 
[03/15 17:24:17   8433s] **optDesign ... cpu = 2:15:47, real = 2:15:37, mem = 2450.3M, totSessionCpu=2:20:34 **
[03/15 17:24:17   8433s] **optDesign ... cpu = 2:15:47, real = 2:15:37, mem = 2449.4M, totSessionCpu=2:20:34 **
[03/15 17:24:17   8433s] ** Profile ** Start :  cpu=0:00:00.0, mem=2797.6M
[03/15 17:24:17   8433s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2797.6M
[03/15 17:24:17   8434s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.146, MEM:2797.6M
[03/15 17:24:17   8434s] ** Profile ** Other data :  cpu=0:00:00.3, mem=2797.6M
[03/15 17:24:18   8434s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2807.6M
[03/15 17:24:20   8436s] ** Profile ** DRVs :  cpu=0:00:02.2, mem=2807.6M
[03/15 17:24:20   8436s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.505  | -3.505  | -0.287  |
|           TNS (ns):| -3024.8 | -3000.0 | -24.774 |
|    Violating Paths:|  2773   |  2642   |   131   |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.236%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2807.6M
[03/15 17:24:20   8436s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -postCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
[03/15 17:24:21   8437s] Info: 143 nets with fixed/cover wires excluded.
[03/15 17:24:21   8437s] Info: 266 clock nets excluded from IPO operation.
[03/15 17:24:21   8437s] ### Creating LA Mngr. totSessionCpu=2:20:37 mem=2807.6M
[03/15 17:24:21   8437s] ### Creating LA Mngr, finished. totSessionCpu=2:20:37 mem=2807.6M
[03/15 17:24:21   8437s] 
[03/15 17:24:21   8437s] Begin: Power Optimization
[03/15 17:24:21   8437s] 
[03/15 17:24:21   8437s] Begin Power Analysis
[03/15 17:24:21   8437s] 
[03/15 17:24:21   8437s]              0V	    VSS
[03/15 17:24:21   8437s]            0.9V	    VDD
[03/15 17:24:21   8437s] Begin Processing Timing Library for Power Calculation
[03/15 17:24:21   8437s] 
[03/15 17:24:21   8437s] Begin Processing Timing Library for Power Calculation
[03/15 17:24:21   8437s] 
[03/15 17:24:21   8437s] 
[03/15 17:24:21   8437s] 
[03/15 17:24:21   8437s] Begin Processing Power Net/Grid for Power Calculation
[03/15 17:24:21   8437s] 
[03/15 17:24:21   8437s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2453.63MB/3960.43MB/2595.71MB)
[03/15 17:24:21   8437s] 
[03/15 17:24:21   8437s] Begin Processing Timing Window Data for Power Calculation
[03/15 17:24:21   8437s] 
[03/15 17:24:21   8437s] clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2453.89MB/3960.43MB/2595.71MB)
[03/15 17:24:22   8438s] 
[03/15 17:24:22   8438s] Begin Processing User Attributes
[03/15 17:24:22   8438s] 
[03/15 17:24:22   8438s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2453.90MB/3960.43MB/2595.71MB)
[03/15 17:24:22   8438s] 
[03/15 17:24:22   8438s] Begin Processing Signal Activity
[03/15 17:24:22   8438s] 
[03/15 17:24:27   8443s] Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2457.51MB/3960.43MB/2595.71MB)
[03/15 17:24:27   8443s] 
[03/15 17:24:27   8443s] Begin Power Computation
[03/15 17:24:27   8443s] 
[03/15 17:24:27   8443s]       ----------------------------------------------------------
[03/15 17:24:27   8443s]       # of cell(s) missing both power/leakage table: 0
[03/15 17:24:27   8443s]       # of cell(s) missing power table: 0
[03/15 17:24:27   8443s]       # of cell(s) missing leakage table: 0
[03/15 17:24:27   8443s]       # of MSMV cell(s) missing power_level: 0
[03/15 17:24:27   8443s]       ----------------------------------------------------------
[03/15 17:24:27   8443s] 
[03/15 17:24:27   8443s] 
[03/15 17:24:37   8454s] Ended Power Computation: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2457.87MB/3960.43MB/2595.71MB)
[03/15 17:24:37   8454s] 
[03/15 17:24:37   8454s] Begin Processing User Attributes
[03/15 17:24:37   8454s] 
[03/15 17:24:37   8454s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2457.87MB/3960.43MB/2595.71MB)
[03/15 17:24:37   8454s] 
[03/15 17:24:37   8454s] Ended Power Analysis: (cpu=0:00:16, real=0:00:16, mem(process/total/peak)=2457.93MB/3960.43MB/2595.71MB)
[03/15 17:24:37   8454s] 
[03/15 17:24:38   8454s] *



[03/15 17:24:38   8454s] Total Power
[03/15 17:24:38   8454s] -----------------------------------------------------------------------------------------
[03/15 17:24:38   8454s] Total Internal Power:      273.55864141 	   54.4073%
[03/15 17:24:38   8454s] Total Switching Power:     225.65765937 	   44.8804%
[03/15 17:24:38   8454s] Total Leakage Power:         3.58148167 	    0.7123%
[03/15 17:24:38   8454s] Total Power:               502.79778165
[03/15 17:24:38   8454s] -----------------------------------------------------------------------------------------
[03/15 17:24:40   8456s] Processing average sequential pin duty cycle 
[03/15 17:24:40   8456s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 17:24:40   8456s] ### Creating PhyDesignMc. totSessionCpu=2:20:57 mem=2847.6M
[03/15 17:24:40   8456s] OPERPROF: Starting DPlace-Init at level 1, MEM:2847.6M
[03/15 17:24:40   8456s] z: 2, totalTracks: 1
[03/15 17:24:40   8456s] z: 4, totalTracks: 1
[03/15 17:24:40   8456s] z: 6, totalTracks: 1
[03/15 17:24:40   8456s] z: 8, totalTracks: 1
[03/15 17:24:40   8456s] #spOpts: N=65 mergeVia=F 
[03/15 17:24:40   8456s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2847.6M
[03/15 17:24:40   8456s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.123, MEM:2847.6M
[03/15 17:24:40   8456s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2847.6MB).
[03/15 17:24:40   8456s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.257, MEM:2847.6M
[03/15 17:24:41   8457s] TotalInstCnt at PhyDesignMc Initialization: 88,584
[03/15 17:24:41   8457s] ### Creating PhyDesignMc, finished. totSessionCpu=2:20:57 mem=2847.6M
[03/15 17:24:41   8457s]   Timing Snapshot: (REF)
[03/15 17:24:41   8457s]      Weighted WNS: -3.505
[03/15 17:24:41   8457s]       All  PG WNS: -3.505
[03/15 17:24:41   8457s]       High PG WNS: -3.505
[03/15 17:24:41   8457s]       All  PG TNS: -3024.794
[03/15 17:24:41   8457s]       High PG TNS: -3000.020
[03/15 17:24:41   8457s]    Category Slack: { [L, -3.505] [H, -3.505] }
[03/15 17:24:41   8457s] 
[03/15 17:24:44   8461s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2863.6M
[03/15 17:24:44   8461s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.003, MEM:2863.6M
[03/15 17:25:01   8477s] 
[03/15 17:25:01   8477s] Phase 1 finished in (cpu = 0:00:13.9) (real = 0:00:14.0) **
[03/15 17:25:02   8478s] 
[03/15 17:25:02   8478s] =============================================================================================
[03/15 17:25:02   8478s]  Step TAT Report for PowerOpt #1
[03/15 17:25:02   8478s] =============================================================================================
[03/15 17:25:02   8478s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 17:25:02   8478s] ---------------------------------------------------------------------------------------------
[03/15 17:25:02   8478s] [ SlackTraversorInit     ]      1   0:00:00.6  (   3.0 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 17:25:02   8478s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:25:02   8478s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 17:25:02   8478s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:25:02   8478s] [ BottleneckAnalyzerInit ]      1   0:00:10.0  (  50.1 % )     0:00:10.0 /  0:00:10.1    1.0
[03/15 17:25:02   8478s] [ OptSingleIteration     ]      3   0:00:00.4  (   2.1 % )     0:00:03.4 /  0:00:03.4    1.0
[03/15 17:25:02   8478s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:25:02   8478s] [ OptEval                ]      3   0:00:02.4  (  12.0 % )     0:00:02.4 /  0:00:02.4    1.0
[03/15 17:25:02   8478s] [ OptCommit              ]      3   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[03/15 17:25:02   8478s] [ IncrTimingUpdate       ]      3   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 17:25:02   8478s] [ PostCommitDelayUpdate  ]      2   0:00:00.1  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.1
[03/15 17:25:02   8478s] [ IncrDelayCalc          ]      8   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.3    1.2
[03/15 17:25:02   8478s] [ DrvFindVioNets         ]      1   0:00:00.9  (   4.6 % )     0:00:00.9 /  0:00:00.9    1.0
[03/15 17:25:02   8478s] [ MISC                   ]          0:00:04.7  (  23.7 % )     0:00:04.7 /  0:00:04.7    1.0
[03/15 17:25:02   8478s] ---------------------------------------------------------------------------------------------
[03/15 17:25:02   8478s]  PowerOpt #1 TOTAL                  0:00:20.0  ( 100.0 % )     0:00:20.0 /  0:00:20.0    1.0
[03/15 17:25:02   8478s] ---------------------------------------------------------------------------------------------
[03/15 17:25:02   8478s] 
[03/15 17:25:02   8478s] Finished Timing Update in (cpu = 0:00:20.6) (real = 0:00:20.0) **
[03/15 17:25:02   8478s] OPT: Doing preprocessing before recovery...
[03/15 17:25:04   8480s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2961.1M
[03/15 17:25:04   8480s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2961.1M
[03/15 17:25:15   8491s] skewClock sized 65 and inserted 0 insts
[03/15 17:25:21   8497s]   Timing Snapshot: (TGT)
[03/15 17:25:21   8497s]      Weighted WNS: -3.474
[03/15 17:25:21   8497s]       All  PG WNS: -3.474
[03/15 17:25:21   8497s]       High PG WNS: -3.474
[03/15 17:25:21   8497s]       All  PG TNS: -2945.231
[03/15 17:25:21   8497s]       High PG TNS: -2914.086
[03/15 17:25:21   8497s]    Category Slack: { [L, -3.474] [H, -3.474] }
[03/15 17:25:21   8497s] 
[03/15 17:25:21   8497s] Checking setup slack degradation ...
[03/15 17:25:21   8497s] 
[03/15 17:25:21   8497s] Recovery Manager:
[03/15 17:25:21   8497s]   Low  Effort WNS Jump: 0.000 (REF: -3.505, TGT: -3.474, Threshold: 0.010) - Skip
[03/15 17:25:21   8497s]   High Effort WNS Jump: 0.000 (REF: -3.505, TGT: -3.474, Threshold: 0.010) - Skip
[03/15 17:25:21   8497s]   Low  Effort TNS Jump: 0.000 (REF: -3024.794, TGT: -2945.231, Threshold: 100.000) - Skip
[03/15 17:25:21   8497s]   High Effort TNS Jump: 0.000 (REF: -3000.020, TGT: -2914.086, Threshold: 5.000) - Skip
[03/15 17:25:21   8497s] 
[03/15 17:25:23   8499s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2996.2M
[03/15 17:25:23   8499s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.235, MEM:2996.2M
[03/15 17:25:23   8499s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2996.2M
[03/15 17:25:23   8499s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2996.2M
[03/15 17:25:23   8499s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2996.2M
[03/15 17:25:23   8499s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.148, MEM:2996.2M
[03/15 17:25:23   8499s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.256, MEM:2996.2M
[03/15 17:25:23   8499s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.250, REAL:0.256, MEM:2996.2M
[03/15 17:25:23   8499s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.18
[03/15 17:25:23   8499s] OPERPROF: Starting RefinePlace at level 1, MEM:2996.2M
[03/15 17:25:23   8499s] *** Starting refinePlace (2:21:40 mem=2996.2M) ***
[03/15 17:25:23   8500s] Total net bbox length = 1.493e+06 (6.825e+05 8.103e+05) (ext = 4.927e+04)
[03/15 17:25:23   8500s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:25:23   8500s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2996.2M
[03/15 17:25:23   8500s] Starting refinePlace ...
[03/15 17:25:24   8500s] 
[03/15 17:25:24   8500s] Running Spiral with 1 thread in Normal Mode  fetchWidth=400 
[03/15 17:25:25   8501s] Move report: legalization moves 8 insts, mean move: 1.78 um, max move: 3.60 um
[03/15 17:25:25   8501s] 	Max move on inst (mac_array_instance/CTS_ccl_a_buf_00420): (197.60, 530.20) --> (197.60, 526.60)
[03/15 17:25:25   8501s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:02.0, mem=2996.2MB) @(2:21:40 - 2:21:42).
[03/15 17:25:25   8501s] Move report: Detail placement moves 8 insts, mean move: 1.78 um, max move: 3.60 um
[03/15 17:25:25   8501s] 	Max move on inst (mac_array_instance/CTS_ccl_a_buf_00420): (197.60, 530.20) --> (197.60, 526.60)
[03/15 17:25:25   8501s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2996.2MB
[03/15 17:25:25   8501s] Statistics of distance of Instance movement in refine placement:
[03/15 17:25:25   8501s]   maximum (X+Y) =         3.60 um
[03/15 17:25:25   8501s]   inst (mac_array_instance/CTS_ccl_a_buf_00420) with max move: (197.6, 530.2) -> (197.6, 526.6)
[03/15 17:25:25   8501s]   mean    (X+Y) =         1.78 um
[03/15 17:25:25   8501s] Summary Report:
[03/15 17:25:25   8501s] Instances move: 8 (out of 88475 movable)
[03/15 17:25:25   8501s] Instances flipped: 0
[03/15 17:25:25   8501s] Mean displacement: 1.78 um
[03/15 17:25:25   8501s] Max displacement: 3.60 um (Instance: mac_array_instance/CTS_ccl_a_buf_00420) (197.6, 530.2) -> (197.6, 526.6)
[03/15 17:25:25   8501s] 	Length: 29 sites, height: 1 rows, site name: core, cell type: BUFFD16
[03/15 17:25:25   8501s] Total instances moved : 8
[03/15 17:25:25   8501s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.810, REAL:1.820, MEM:2996.2M
[03/15 17:25:25   8502s] Total net bbox length = 1.493e+06 (6.826e+05 8.103e+05) (ext = 4.927e+04)
[03/15 17:25:25   8502s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2996.2MB
[03/15 17:25:25   8502s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=2996.2MB) @(2:21:40 - 2:21:42).
[03/15 17:25:25   8502s] *** Finished refinePlace (2:21:42 mem=2996.2M) ***
[03/15 17:25:25   8502s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.18
[03/15 17:25:25   8502s] OPERPROF: Finished RefinePlace at level 1, CPU:2.050, REAL:2.051, MEM:2996.2M
[03/15 17:25:26   8502s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2996.2M
[03/15 17:25:26   8502s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.228, MEM:2996.2M
[03/15 17:25:26   8502s] Finished re-routing un-routed nets (0:00:00.1 2996.2M)
[03/15 17:25:26   8502s] 
[03/15 17:25:26   8502s] OPERPROF: Starting DPlace-Init at level 1, MEM:2996.2M
[03/15 17:25:26   8502s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2996.2M
[03/15 17:25:26   8503s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.144, MEM:2996.2M
[03/15 17:25:26   8503s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.274, MEM:2996.2M
[03/15 17:25:27   8503s] 
[03/15 17:25:27   8503s] Density : 0.6717
[03/15 17:25:27   8503s] Max route overflow : 0.0000
[03/15 17:25:27   8503s] 
[03/15 17:25:27   8503s] Begin: Core Power Optimization
[03/15 17:25:27   8503s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:21:43.6/2:23:15.0 (1.0), mem = 2996.2M
[03/15 17:25:27   8503s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25708.13
[03/15 17:25:28   8504s] (I,S,L,T): WC_VIEW: 271.69, 208.505, 3.38421, 483.58
[03/15 17:25:28   8504s] ### Creating RouteCongInterface, started
[03/15 17:25:28   8505s] 
[03/15 17:25:28   8505s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/15 17:25:28   8505s] 
[03/15 17:25:28   8505s] #optDebug: {0, 1.200}
[03/15 17:25:28   8505s] ### Creating RouteCongInterface, finished
[03/15 17:25:28   8505s] ### Creating LA Mngr. totSessionCpu=2:21:45 mem=2996.2M
[03/15 17:25:28   8505s] ### Creating LA Mngr, finished. totSessionCpu=2:21:45 mem=2996.2M
[03/15 17:25:28   8505s] Usable buffer cells for single buffer setup transform:
[03/15 17:25:28   8505s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/15 17:25:28   8505s] Number of usable buffer cells above: 18
[03/15 17:25:29   8505s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2996.2M
[03/15 17:25:29   8505s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2996.2M
[03/15 17:25:31   8508s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 17:25:31   8508s] Reclaim Optimization WNS Slack -3.474  TNS Slack -2945.231 Density 67.17
[03/15 17:25:31   8508s] +----------+---------+--------+---------+------------+--------+
[03/15 17:25:31   8508s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/15 17:25:31   8508s] +----------+---------+--------+---------+------------+--------+
[03/15 17:25:31   8508s] |    67.17%|        -|  -3.474|-2945.231|   0:00:00.0| 2996.2M|
[03/15 17:25:31   8508s] Running power reclaim iteration with 33.91153 cutoff 
[03/15 17:25:32   8508s] |    67.17%|        0|  -3.474|-2945.230|   0:00:01.0| 2996.2M|
[03/15 17:25:32   8508s] Running power reclaim iteration with 33.91153 cutoff 
[03/15 17:25:53   8529s] |    67.14%|      148|  -3.471|-2944.686|   0:00:21.0| 2996.2M|
[03/15 17:25:54   8530s] |    67.13%|       11|  -3.471|-2944.654|   0:00:01.0| 2996.2M|
[03/15 17:25:55   8531s] |    67.13%|        1|  -3.471|-2944.654|   0:00:01.0| 2996.2M|
[03/15 17:25:55   8532s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/15 17:25:55   8532s] Running power reclaim iteration with 50.86730 cutoff 
[03/15 17:26:16   8552s] |    67.13%|        0|  -3.471|-2944.654|   0:00:21.0| 2996.2M|
[03/15 17:26:16   8552s] Running power reclaim iteration with 6.78231 cutoff 
[03/15 17:26:37   8574s] |    67.13%|        1|  -3.471|-2944.654|   0:00:21.0| 2996.2M|
[03/15 17:26:38   8574s]  *** Final WNS Slack -3.471  TNS Slack -2944.654 
[03/15 17:26:38   8574s] +----------+---------+--------+---------+------------+--------+
[03/15 17:26:38   8574s] Reclaim Optimization End WNS Slack -3.471  TNS Slack -2944.654 Density 67.13
[03/15 17:26:38   8574s] 
[03/15 17:26:38   8574s] ** Summary: Restruct = 160 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[03/15 17:26:38   8574s] --------------------------------------------------------------
[03/15 17:26:38   8574s] |                                   | Total     | Sequential |
[03/15 17:26:38   8574s] --------------------------------------------------------------
[03/15 17:26:38   8574s] | Num insts resized                 |       1  |       0    |
[03/15 17:26:38   8574s] | Num insts undone                  |       0  |       0    |
[03/15 17:26:38   8574s] | Num insts Downsized               |       1  |       0    |
[03/15 17:26:38   8574s] | Num insts Samesized               |       0  |       0    |
[03/15 17:26:38   8574s] | Num insts Upsized                 |       0  |       0    |
[03/15 17:26:38   8574s] | Num multiple commits+uncommits    |       0  |       -    |
[03/15 17:26:38   8574s] --------------------------------------------------------------
[03/15 17:26:38   8574s] **** Begin NDR-Layer Usage Statistics ****
[03/15 17:26:38   8574s] Layer 3 has 266 constrained nets 
[03/15 17:26:38   8574s] Layer 7 has 149 constrained nets 
[03/15 17:26:38   8574s] **** End NDR-Layer Usage Statistics ****
[03/15 17:26:38   8574s] 
[03/15 17:26:38   8574s] Number of insts committed for which the initial cell was dont use = 0
[03/15 17:26:38   8574s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/15 17:26:38   8574s] End: Core Power Optimization (cpu = 0:01:11) (real = 0:01:11) **
[03/15 17:26:38   8575s] (I,S,L,T): WC_VIEW: 271.669, 208.409, 3.38306, 483.461
[03/15 17:26:38   8575s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25708.13
[03/15 17:26:38   8575s] *** PowerOpt [finish] : cpu/real = 0:01:11.5/0:01:11.4 (1.0), totSession cpu/real = 2:22:55.2/2:24:26.4 (1.0), mem = 2996.2M
[03/15 17:26:38   8575s] 
[03/15 17:26:38   8575s] =============================================================================================
[03/15 17:26:38   8575s]  Step TAT Report for PowerOpt #2
[03/15 17:26:38   8575s] =============================================================================================
[03/15 17:26:38   8575s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 17:26:38   8575s] ---------------------------------------------------------------------------------------------
[03/15 17:26:38   8575s] [ SlackTraversorInit     ]      1   0:00:00.6  (   0.8 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 17:26:38   8575s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:26:38   8575s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 17:26:38   8575s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:26:38   8575s] [ BottleneckAnalyzerInit ]      2   0:00:19.9  (  27.8 % )     0:00:19.9 /  0:00:19.9    1.0
[03/15 17:26:38   8575s] [ OptSingleIteration     ]      9   0:00:03.2  (   4.5 % )     0:00:44.0 /  0:00:44.1    1.0
[03/15 17:26:38   8575s] [ OptGetWeight           ]    140   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.3
[03/15 17:26:38   8575s] [ OptEval                ]    140   0:00:39.3  (  55.0 % )     0:00:39.3 /  0:00:39.4    1.0
[03/15 17:26:38   8575s] [ OptCommit              ]    140   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 17:26:38   8575s] [ IncrTimingUpdate       ]     47   0:00:00.6  (   0.9 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 17:26:38   8575s] [ PostCommitDelayUpdate  ]    123   0:00:00.1  (   0.2 % )     0:00:00.4 /  0:00:00.5    1.0
[03/15 17:26:38   8575s] [ IncrDelayCalc          ]    141   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 17:26:38   8575s] [ DrvFindVioNets         ]      1   0:00:00.9  (   1.3 % )     0:00:00.9 /  0:00:00.9    1.0
[03/15 17:26:38   8575s] [ MISC                   ]          0:00:05.8  (   8.1 % )     0:00:05.8 /  0:00:05.8    1.0
[03/15 17:26:38   8575s] ---------------------------------------------------------------------------------------------
[03/15 17:26:38   8575s]  PowerOpt #2 TOTAL                  0:01:11.4  ( 100.0 % )     0:01:11.4 /  0:01:11.5    1.0
[03/15 17:26:38   8575s] ---------------------------------------------------------------------------------------------
[03/15 17:26:38   8575s] 
[03/15 17:26:39   8575s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2996.2M
[03/15 17:26:39   8575s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.238, MEM:2996.2M
[03/15 17:26:39   8575s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2996.2M
[03/15 17:26:39   8575s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2996.2M
[03/15 17:26:39   8575s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2996.2M
[03/15 17:26:39   8576s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.144, MEM:2996.2M
[03/15 17:26:39   8576s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.252, MEM:2996.2M
[03/15 17:26:39   8576s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.250, REAL:0.253, MEM:2996.2M
[03/15 17:26:39   8576s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.19
[03/15 17:26:39   8576s] OPERPROF: Starting RefinePlace at level 1, MEM:2996.2M
[03/15 17:26:39   8576s] *** Starting refinePlace (2:22:56 mem=2996.2M) ***
[03/15 17:26:39   8576s] Total net bbox length = 1.493e+06 (6.825e+05 8.100e+05) (ext = 4.927e+04)
[03/15 17:26:39   8576s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:26:39   8576s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2996.2M
[03/15 17:26:39   8576s] Starting refinePlace ...
[03/15 17:26:40   8576s] 
[03/15 17:26:40   8576s] Running Spiral with 1 thread in Normal Mode  fetchWidth=400 
[03/15 17:26:41   8577s] Move report: legalization moves 221 insts, mean move: 2.03 um, max move: 9.20 um
[03/15 17:26:41   8577s] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFC1706_q_temp_816): (325.40, 303.40) --> (325.60, 312.40)
[03/15 17:26:41   8577s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:02.0, mem=2996.2MB) @(2:22:56 - 2:22:58).
[03/15 17:26:41   8578s] Move report: Detail placement moves 221 insts, mean move: 2.03 um, max move: 9.20 um
[03/15 17:26:41   8578s] 	Max move on inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFC1706_q_temp_816): (325.40, 303.40) --> (325.60, 312.40)
[03/15 17:26:41   8578s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2996.2MB
[03/15 17:26:41   8578s] Statistics of distance of Instance movement in refine placement:
[03/15 17:26:41   8578s]   maximum (X+Y) =         9.20 um
[03/15 17:26:41   8578s]   inst (mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFC1706_q_temp_816) with max move: (325.4, 303.4) -> (325.6, 312.4)
[03/15 17:26:41   8578s]   mean    (X+Y) =         2.03 um
[03/15 17:26:41   8578s] Summary Report:
[03/15 17:26:41   8578s] Instances move: 221 (out of 88281 movable)
[03/15 17:26:41   8578s] Instances flipped: 0
[03/15 17:26:41   8578s] Mean displacement: 2.03 um
[03/15 17:26:41   8578s] Max displacement: 9.20 um (Instance: mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_OFC1706_q_temp_816) (325.4, 303.4) -> (325.6, 312.4)
[03/15 17:26:41   8578s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: INVD2
[03/15 17:26:41   8578s] Total instances moved : 221
[03/15 17:26:41   8578s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.790, REAL:1.790, MEM:2996.2M
[03/15 17:26:41   8578s] Total net bbox length = 1.493e+06 (6.828e+05 8.102e+05) (ext = 4.927e+04)
[03/15 17:26:41   8578s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2996.2MB
[03/15 17:26:41   8578s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=2996.2MB) @(2:22:56 - 2:22:58).
[03/15 17:26:41   8578s] *** Finished refinePlace (2:22:58 mem=2996.2M) ***
[03/15 17:26:41   8578s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.19
[03/15 17:26:41   8578s] OPERPROF: Finished RefinePlace at level 1, CPU:2.020, REAL:2.015, MEM:2996.2M
[03/15 17:26:42   8578s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2996.2M
[03/15 17:26:42   8578s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.226, MEM:2996.2M
[03/15 17:26:42   8578s] Finished re-routing un-routed nets (0:00:00.1 2996.2M)
[03/15 17:26:42   8578s] 
[03/15 17:26:42   8578s] OPERPROF: Starting DPlace-Init at level 1, MEM:2996.2M
[03/15 17:26:42   8578s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2996.2M
[03/15 17:26:42   8579s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.141, MEM:2996.2M
[03/15 17:26:42   8579s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.250, REAL:0.254, MEM:2996.2M
[03/15 17:26:43   8579s] 
[03/15 17:26:43   8579s] Density : 0.6713
[03/15 17:26:43   8579s] Max route overflow : 0.0000
[03/15 17:26:43   8579s] 
[03/15 17:26:43   8579s] 
[03/15 17:26:43   8579s] *** Finish Physical Update (cpu=0:00:04.5 real=0:00:05.0 mem=2996.2M) ***
[03/15 17:26:44   8581s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/15 17:26:45   8581s]   Timing Snapshot: (TGT)
[03/15 17:26:45   8581s]      Weighted WNS: -3.471
[03/15 17:26:45   8581s]       All  PG WNS: -3.471
[03/15 17:26:45   8581s]       High PG WNS: -3.471
[03/15 17:26:45   8581s]       All  PG TNS: -2944.654
[03/15 17:26:45   8581s]       High PG TNS: -2913.509
[03/15 17:26:45   8581s]    Category Slack: { [L, -3.471] [H, -3.471] }
[03/15 17:26:45   8581s] 
[03/15 17:26:45   8581s] Checking setup slack degradation ...
[03/15 17:26:45   8581s] 
[03/15 17:26:45   8581s] Recovery Manager:
[03/15 17:26:45   8581s]   Low  Effort WNS Jump: 0.000 (REF: -3.505, TGT: -3.471, Threshold: 0.010) - Skip
[03/15 17:26:45   8581s]   High Effort WNS Jump: 0.000 (REF: -3.505, TGT: -3.471, Threshold: 0.010) - Skip
[03/15 17:26:45   8581s]   Low  Effort TNS Jump: 0.000 (REF: -3024.794, TGT: -2944.654, Threshold: 100.000) - Skip
[03/15 17:26:45   8581s]   High Effort TNS Jump: 0.000 (REF: -3000.020, TGT: -2913.509, Threshold: 5.000) - Skip
[03/15 17:26:45   8581s] 
[03/15 17:26:46   8583s] GigaOpt Checkpoint: Internal hardenOpt -bandMultiplier 5 -allEndPoints -postEco -postEcoLefSafe -maxLocalDensity 0.98 -numThreads 1 -maxIter 1 
[03/15 17:26:46   8583s] Info: 143 nets with fixed/cover wires excluded.
[03/15 17:26:47   8583s] Info: 266 clock nets excluded from IPO operation.
[03/15 17:26:47   8583s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:23:03.4/2:24:34.6 (1.0), mem = 2996.2M
[03/15 17:26:47   8583s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25708.14
[03/15 17:26:48   8584s] (I,S,L,T): WC_VIEW: 271.669, 208.409, 3.38306, 483.461
[03/15 17:26:48   8584s] ### Creating RouteCongInterface, started
[03/15 17:26:48   8584s] 
[03/15 17:26:48   8584s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/15 17:26:48   8584s] 
[03/15 17:26:48   8584s] #optDebug: {0, 1.200}
[03/15 17:26:48   8584s] ### Creating RouteCongInterface, finished
[03/15 17:26:48   8584s] ### Creating LA Mngr. totSessionCpu=2:23:05 mem=2996.2M
[03/15 17:26:48   8584s] ### Creating LA Mngr, finished. totSessionCpu=2:23:05 mem=2996.2M
[03/15 17:26:53   8590s] Info: 143 nets with fixed/cover wires excluded.
[03/15 17:26:53   8590s] Info: 266 clock nets excluded from IPO operation.
[03/15 17:26:55   8592s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3005.8M
[03/15 17:26:55   8592s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:3005.8M
[03/15 17:26:56   8593s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:26:56   8593s] |  WNS   | All WNS |   TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/15 17:26:56   8593s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:26:56   8593s] |  -3.471|   -3.471|-2944.654|-2944.654|    67.13%|   0:00:00.0| 3005.8M|   WC_VIEW|  reg2reg| norm_inst/sfp_out_sign7_reg_12_/D                  |
[03/15 17:26:57   8593s] +--------+---------+---------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/15 17:26:57   8593s] 
[03/15 17:26:57   8593s] *** Finish post-CTS Optimize Step (cpu=0:00:00.6 real=0:00:01.0 mem=3005.8M) ***
[03/15 17:26:57   8593s] 
[03/15 17:26:57   8593s] *** Finish post-CTS Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=3005.8M) ***
[03/15 17:26:57   8593s] **** Begin NDR-Layer Usage Statistics ****
[03/15 17:26:57   8593s] Layer 3 has 266 constrained nets 
[03/15 17:26:57   8593s] Layer 7 has 149 constrained nets 
[03/15 17:26:57   8593s] **** End NDR-Layer Usage Statistics ****
[03/15 17:26:57   8594s] (I,S,L,T): WC_VIEW: 271.669, 208.409, 3.38306, 483.461
[03/15 17:26:57   8594s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25708.14
[03/15 17:26:57   8594s] *** SetupOpt [finish] : cpu/real = 0:00:10.9/0:00:10.9 (1.0), totSession cpu/real = 2:23:14.4/2:24:45.5 (1.0), mem = 2996.2M
[03/15 17:26:57   8594s] 
[03/15 17:26:57   8594s] =============================================================================================
[03/15 17:26:57   8594s]  Step TAT Report for HardenOpt #1
[03/15 17:26:57   8594s] =============================================================================================
[03/15 17:26:57   8594s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 17:26:57   8594s] ---------------------------------------------------------------------------------------------
[03/15 17:26:57   8594s] [ SlackTraversorInit     ]      1   0:00:00.6  (   5.6 % )     0:00:00.6 /  0:00:00.6    1.0
[03/15 17:26:57   8594s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:26:57   8594s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 17:26:57   8594s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:26:57   8594s] [ TransformInit          ]      1   0:00:07.4  (  68.3 % )     0:00:07.4 /  0:00:07.5    1.0
[03/15 17:26:57   8594s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 17:26:57   8594s] [ OptGetWeight           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[03/15 17:26:57   8594s] [ OptEval                ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 17:26:57   8594s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:26:57   8594s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:26:57   8594s] [ SetupOptGetWorkingSet  ]      1   0:00:00.2  (   1.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 17:26:57   8594s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:26:57   8594s] [ MISC                   ]          0:00:02.2  (  20.0 % )     0:00:02.2 /  0:00:02.2    1.0
[03/15 17:26:57   8594s] ---------------------------------------------------------------------------------------------
[03/15 17:26:57   8594s]  HardenOpt #1 TOTAL                 0:00:10.9  ( 100.0 % )     0:00:10.9 /  0:00:10.9    1.0
[03/15 17:26:57   8594s] ---------------------------------------------------------------------------------------------
[03/15 17:26:57   8594s] 
[03/15 17:26:57   8594s] Executing incremental physical updates
[03/15 17:26:58   8594s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2996.2M
[03/15 17:26:58   8595s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.238, MEM:2996.2M
[03/15 17:26:58   8595s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2996.2M
[03/15 17:26:58   8595s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2996.2M
[03/15 17:26:58   8595s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2996.2M
[03/15 17:26:58   8595s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.140, REAL:0.147, MEM:2996.2M
[03/15 17:26:58   8595s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.250, REAL:0.259, MEM:2996.2M
[03/15 17:26:58   8595s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.250, REAL:0.259, MEM:2996.2M
[03/15 17:26:58   8595s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.20
[03/15 17:26:58   8595s] OPERPROF: Starting RefinePlace at level 1, MEM:2996.2M
[03/15 17:26:58   8595s] *** Starting refinePlace (2:23:15 mem=2996.2M) ***
[03/15 17:26:58   8595s] Total net bbox length = 1.493e+06 (6.828e+05 8.102e+05) (ext = 4.927e+04)
[03/15 17:26:58   8595s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:26:59   8595s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2996.2M
[03/15 17:26:59   8595s] Starting refinePlace ...
[03/15 17:26:59   8595s] 
[03/15 17:26:59   8595s] Running Spiral with 1 thread in Normal Mode  fetchWidth=400 
[03/15 17:27:00   8597s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:27:00   8597s] [CPU] RefinePlace/Legalization (cpu=0:00:01.7, real=0:00:01.0, mem=2996.2MB) @(2:23:15 - 2:23:17).
[03/15 17:27:00   8597s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:27:00   8597s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:01.0 MEM: 2996.2MB
[03/15 17:27:00   8597s] Statistics of distance of Instance movement in refine placement:
[03/15 17:27:00   8597s]   maximum (X+Y) =         0.00 um
[03/15 17:27:00   8597s]   mean    (X+Y) =         0.00 um
[03/15 17:27:00   8597s] Summary Report:
[03/15 17:27:00   8597s] Instances move: 0 (out of 88281 movable)
[03/15 17:27:00   8597s] Instances flipped: 0
[03/15 17:27:00   8597s] Mean displacement: 0.00 um
[03/15 17:27:00   8597s] Max displacement: 0.00 um 
[03/15 17:27:00   8597s] Total instances moved : 0
[03/15 17:27:00   8597s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.800, REAL:1.796, MEM:2996.2M
[03/15 17:27:00   8597s] Total net bbox length = 1.493e+06 (6.828e+05 8.102e+05) (ext = 4.927e+04)
[03/15 17:27:00   8597s] Runtime: CPU: 0:00:02.0 REAL: 0:00:02.0 MEM: 2996.2MB
[03/15 17:27:00   8597s] [CPU] RefinePlace/total (cpu=0:00:02.0, real=0:00:02.0, mem=2996.2MB) @(2:23:15 - 2:23:17).
[03/15 17:27:00   8597s] *** Finished refinePlace (2:23:17 mem=2996.2M) ***
[03/15 17:27:00   8597s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.20
[03/15 17:27:00   8597s] OPERPROF: Finished RefinePlace at level 1, CPU:2.020, REAL:2.021, MEM:2996.2M
[03/15 17:27:01   8597s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2996.2M
[03/15 17:27:01   8597s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.228, MEM:2996.2M
[03/15 17:27:01   8598s] Finished re-routing un-routed nets (0:00:00.1 2996.2M)
[03/15 17:27:01   8598s] 
[03/15 17:27:01   8598s] OPERPROF: Starting DPlace-Init at level 1, MEM:2996.2M
[03/15 17:27:01   8598s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2996.2M
[03/15 17:27:01   8598s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.150, REAL:0.146, MEM:2996.2M
[03/15 17:27:01   8598s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.260, REAL:0.257, MEM:2996.2M
[03/15 17:27:02   8598s] 
[03/15 17:27:02   8598s] Density : 0.6713
[03/15 17:27:02   8598s] Max route overflow : 0.0000
[03/15 17:27:02   8598s] 
[03/15 17:27:02   8598s] 
[03/15 17:27:02   8598s] *** Finish Physical Update (cpu=0:00:04.4 real=0:00:05.0 mem=2996.2M) ***
[03/15 17:27:02   8598s] 
[03/15 17:27:02   8598s] Begin Power Analysis
[03/15 17:27:02   8598s] 
[03/15 17:27:02   8599s]              0V	    VSS
[03/15 17:27:02   8599s]            0.9V	    VDD
[03/15 17:27:02   8599s] Begin Processing Timing Library for Power Calculation
[03/15 17:27:02   8599s] 
[03/15 17:27:02   8599s] Begin Processing Timing Library for Power Calculation
[03/15 17:27:02   8599s] 
[03/15 17:27:02   8599s] 
[03/15 17:27:02   8599s] 
[03/15 17:27:02   8599s] Begin Processing Power Net/Grid for Power Calculation
[03/15 17:27:02   8599s] 
[03/15 17:27:02   8599s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2579.28MB/4149.13MB/2595.71MB)
[03/15 17:27:02   8599s] 
[03/15 17:27:02   8599s] Begin Processing Timing Window Data for Power Calculation
[03/15 17:27:02   8599s] 
[03/15 17:27:03   8599s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2579.28MB/4149.13MB/2595.71MB)
[03/15 17:27:03   8599s] 
[03/15 17:27:03   8599s] Begin Processing User Attributes
[03/15 17:27:03   8599s] 
[03/15 17:27:03   8599s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2579.28MB/4149.13MB/2595.71MB)
[03/15 17:27:03   8599s] 
[03/15 17:27:03   8599s] Begin Processing Signal Activity
[03/15 17:27:03   8599s] 
[03/15 17:27:08   8604s] Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2581.04MB/4149.13MB/2595.71MB)
[03/15 17:27:08   8604s] 
[03/15 17:27:08   8604s] Begin Power Computation
[03/15 17:27:08   8604s] 
[03/15 17:27:08   8604s]       ----------------------------------------------------------
[03/15 17:27:08   8604s]       # of cell(s) missing both power/leakage table: 0
[03/15 17:27:08   8604s]       # of cell(s) missing power table: 0
[03/15 17:27:08   8604s]       # of cell(s) missing leakage table: 0
[03/15 17:27:08   8604s]       # of MSMV cell(s) missing power_level: 0
[03/15 17:27:08   8604s]       ----------------------------------------------------------
[03/15 17:27:08   8604s] 
[03/15 17:27:08   8604s] 
[03/15 17:27:18   8615s] Ended Power Computation: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2581.05MB/4149.13MB/2595.71MB)
[03/15 17:27:18   8615s] 
[03/15 17:27:18   8615s] Begin Processing User Attributes
[03/15 17:27:18   8615s] 
[03/15 17:27:18   8615s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2581.05MB/4149.13MB/2595.71MB)
[03/15 17:27:18   8615s] 
[03/15 17:27:18   8615s] Ended Power Analysis: (cpu=0:00:16, real=0:00:16, mem(process/total/peak)=2581.05MB/4149.13MB/2595.71MB)
[03/15 17:27:18   8615s] 
[03/15 17:27:19   8615s] *



[03/15 17:27:19   8615s] Total Power
[03/15 17:27:19   8615s] -----------------------------------------------------------------------------------------
[03/15 17:27:19   8615s] Total Internal Power:      272.73718535 	   54.3522%
[03/15 17:27:19   8615s] Total Switching Power:     225.48784255 	   44.9362%
[03/15 17:27:19   8615s] Total Leakage Power:         3.57088071 	    0.7116%
[03/15 17:27:19   8615s] Total Power:               501.79590782
[03/15 17:27:19   8615s] -----------------------------------------------------------------------------------------
[03/15 17:27:20   8617s] Processing average sequential pin duty cycle 
[03/15 17:27:20   8617s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2961.1M
[03/15 17:27:21   8617s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.229, MEM:2961.1M
[03/15 17:27:21   8617s] TotalInstCnt at PhyDesignMc Destruction: 88,390
[03/15 17:27:21   8618s] ** Power Reclaim End WNS Slack -3.471  TNS Slack -2944.654 
[03/15 17:27:21   8618s] End: Power Optimization (cpu=0:02:40, real=0:02:39, mem=2837.13M, totSessionCpu=2:23:38).
[03/15 17:27:21   8618s] **optDesign ... cpu = 2:18:52, real = 2:18:41, mem = 2463.7M, totSessionCpu=2:23:38 **
[03/15 17:27:21   8618s] #optDebug: fT-D <X 1 0 0 0>
[03/15 17:27:22   8619s] 
[03/15 17:27:22   8619s] Active setup views:
[03/15 17:27:22   8619s]  WC_VIEW
[03/15 17:27:22   8619s]   Dominating endpoints: 0
[03/15 17:27:22   8619s]   Dominating TNS: -0.000
[03/15 17:27:22   8619s] 
[03/15 17:27:23   8619s] Extraction called for design 'core' of instances=88390 and nets=93329 using extraction engine 'preRoute' .
[03/15 17:27:23   8619s] PreRoute RC Extraction called for design core.
[03/15 17:27:23   8619s] RC Extraction called in multi-corner(2) mode.
[03/15 17:27:23   8619s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 17:27:23   8619s] RCMode: PreRoute
[03/15 17:27:23   8619s]       RC Corner Indexes            0       1   
[03/15 17:27:23   8619s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 17:27:23   8619s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 17:27:23   8619s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 17:27:23   8619s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 17:27:23   8619s] Shrink Factor                : 1.00000
[03/15 17:27:23   8619s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/15 17:27:23   8619s] Using capacitance table file ...
[03/15 17:27:23   8619s] RC Grid backup saved.
[03/15 17:27:23   8620s] LayerId::1 widthSet size::4
[03/15 17:27:23   8620s] LayerId::2 widthSet size::4
[03/15 17:27:23   8620s] LayerId::3 widthSet size::4
[03/15 17:27:23   8620s] LayerId::4 widthSet size::4
[03/15 17:27:23   8620s] LayerId::5 widthSet size::4
[03/15 17:27:23   8620s] LayerId::6 widthSet size::4
[03/15 17:27:23   8620s] LayerId::7 widthSet size::4
[03/15 17:27:23   8620s] LayerId::8 widthSet size::4
[03/15 17:27:23   8620s] Skipped RC grid update for preRoute extraction.
[03/15 17:27:23   8620s] Initializing multi-corner capacitance tables ... 
[03/15 17:27:23   8620s] Initializing multi-corner resistance tables ...
[03/15 17:27:24   8620s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.301774 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850500 ; wcR: 0.636400 ; newSi: 0.090100 ; pMod: 81 ; 
[03/15 17:27:24   8620s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 2805.609M)
[03/15 17:27:24   8620s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2805.61 MB )
[03/15 17:27:24   8620s] (I)       Started Loading and Dumping File ( Curr Mem: 2805.61 MB )
[03/15 17:27:24   8620s] (I)       Reading DB...
[03/15 17:27:24   8620s] (I)       Read data from FE... (mem=2805.6M)
[03/15 17:27:24   8620s] (I)       Read nodes and places... (mem=2805.6M)
[03/15 17:27:24   8621s] (I)       Done Read nodes and places (cpu=0.130s, mem=2837.5M)
[03/15 17:27:24   8621s] (I)       Read nets... (mem=2837.5M)
[03/15 17:27:24   8621s] (I)       Done Read nets (cpu=0.340s, mem=2871.5M)
[03/15 17:27:24   8621s] (I)       Done Read data from FE (cpu=0.470s, mem=2871.5M)
[03/15 17:27:24   8621s] (I)       before initializing RouteDB syMemory usage = 2871.5 MB
[03/15 17:27:24   8621s] (I)       Build term to term wires: false
[03/15 17:27:24   8621s] (I)       Honor MSV route constraint: false
[03/15 17:27:24   8621s] (I)       Maximum routing layer  : 127
[03/15 17:27:24   8621s] (I)       Minimum routing layer  : 2
[03/15 17:27:24   8621s] (I)       Supply scale factor H  : 1.00
[03/15 17:27:24   8621s] (I)       Supply scale factor V  : 1.00
[03/15 17:27:24   8621s] (I)       Tracks used by clock wire: 0
[03/15 17:27:24   8621s] (I)       Reverse direction      : 
[03/15 17:27:24   8621s] (I)       Honor partition pin guides: true
[03/15 17:27:24   8621s] (I)       Route selected nets only: false
[03/15 17:27:24   8621s] (I)       Route secondary PG pins: false
[03/15 17:27:24   8621s] (I)       Second PG max fanout   : 2147483647
[03/15 17:27:24   8621s] (I)       Apply function for special wires: true
[03/15 17:27:24   8621s] (I)       Layer by layer blockage reading: true
[03/15 17:27:24   8621s] (I)       Offset calculation fix : true
[03/15 17:27:24   8621s] (I)       Route stripe layer range: 
[03/15 17:27:24   8621s] (I)       Honor partition fences : 
[03/15 17:27:24   8621s] (I)       Honor partition pin    : 
[03/15 17:27:24   8621s] (I)       Honor partition fences with feedthrough: 
[03/15 17:27:24   8621s] (I)       Counted 14541 PG shapes. We will not process PG shapes layer by layer.
[03/15 17:27:24   8621s] (I)       Use row-based GCell size
[03/15 17:27:24   8621s] (I)       Use row-based GCell align
[03/15 17:27:24   8621s] (I)       GCell unit size   : 3600
[03/15 17:27:24   8621s] (I)       GCell multiplier  : 1
[03/15 17:27:24   8621s] (I)       GCell row height  : 3600
[03/15 17:27:24   8621s] (I)       Actual row height : 3600
[03/15 17:27:24   8621s] (I)       GCell align ref   : 20000 20000
[03/15 17:27:24   8621s] [NR-eGR] Track table information for default rule: 
[03/15 17:27:24   8621s] [NR-eGR] M1 has no routable track
[03/15 17:27:24   8621s] [NR-eGR] M2 has single uniform track structure
[03/15 17:27:24   8621s] [NR-eGR] M3 has single uniform track structure
[03/15 17:27:24   8621s] [NR-eGR] M4 has single uniform track structure
[03/15 17:27:24   8621s] [NR-eGR] M5 has single uniform track structure
[03/15 17:27:24   8621s] [NR-eGR] M6 has single uniform track structure
[03/15 17:27:24   8621s] [NR-eGR] M7 has single uniform track structure
[03/15 17:27:24   8621s] [NR-eGR] M8 has single uniform track structure
[03/15 17:27:24   8621s] (I)       ===========================================================================
[03/15 17:27:24   8621s] (I)       == Report All Rule Vias ==
[03/15 17:27:24   8621s] (I)       ===========================================================================
[03/15 17:27:24   8621s] (I)        Via Rule : (Default)
[03/15 17:27:24   8621s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 17:27:24   8621s] (I)       ---------------------------------------------------------------------------
[03/15 17:27:24   8621s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/15 17:27:24   8621s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/15 17:27:24   8621s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/15 17:27:24   8621s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/15 17:27:24   8621s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/15 17:27:24   8621s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/15 17:27:24   8621s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/15 17:27:24   8621s] (I)        8    0 : ---                         0 : ---                      
[03/15 17:27:24   8621s] (I)       ===========================================================================
[03/15 17:27:25   8621s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2871.48 MB )
[03/15 17:27:25   8621s] [NR-eGR] Read 21604 PG shapes
[03/15 17:27:25   8621s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2871.48 MB )
[03/15 17:27:25   8621s] [NR-eGR] #Routing Blockages  : 0
[03/15 17:27:25   8621s] [NR-eGR] #Instance Blockages : 0
[03/15 17:27:25   8621s] [NR-eGR] #PG Blockages       : 21604
[03/15 17:27:25   8621s] [NR-eGR] #Bump Blockages     : 0
[03/15 17:27:25   8621s] [NR-eGR] #Boundary Blockages : 0
[03/15 17:27:25   8621s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 17:27:25   8621s] [NR-eGR] Num Prerouted Nets = 143  Num Prerouted Wires = 37227
[03/15 17:27:25   8621s] (I)       readDataFromPlaceDB
[03/15 17:27:25   8621s] (I)       Read net information..
[03/15 17:27:25   8621s] [NR-eGR] Read numTotalNets=93097  numIgnoredNets=143
[03/15 17:27:25   8621s] (I)       Read testcase time = 0.050 seconds
[03/15 17:27:25   8621s] 
[03/15 17:27:25   8621s] (I)       early_global_route_priority property id does not exist.
[03/15 17:27:25   8621s] (I)       Start initializing grid graph
[03/15 17:27:25   8621s] (I)       End initializing grid graph
[03/15 17:27:25   8621s] (I)       Model blockages into capacity
[03/15 17:27:25   8621s] (I)       Read Num Blocks=21604  Num Prerouted Wires=37227  Num CS=0
[03/15 17:27:25   8621s] (I)       Started Modeling ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Started Modeling Layer 1 ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Started Modeling Layer 2 ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Layer 1 (V) : #blockages 9134 : #preroutes 13162
[03/15 17:27:25   8621s] (I)       Finished Modeling Layer 2 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Started Modeling Layer 3 ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Layer 2 (H) : #blockages 8300 : #preroutes 20049
[03/15 17:27:25   8621s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Started Modeling Layer 4 ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Layer 3 (V) : #blockages 4170 : #preroutes 3743
[03/15 17:27:25   8621s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Started Modeling Layer 5 ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 239
[03/15 17:27:25   8621s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Started Modeling Layer 6 ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 34
[03/15 17:27:25   8621s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Started Modeling Layer 7 ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 17:27:25   8621s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Started Modeling Layer 8 ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 17:27:25   8621s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Finished Modeling ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       -- layer congestion ratio --
[03/15 17:27:25   8621s] (I)       Layer 1 : 0.100000
[03/15 17:27:25   8621s] (I)       Layer 2 : 0.700000
[03/15 17:27:25   8621s] (I)       Layer 3 : 0.700000
[03/15 17:27:25   8621s] (I)       Layer 4 : 0.700000
[03/15 17:27:25   8621s] (I)       Layer 5 : 0.700000
[03/15 17:27:25   8621s] (I)       Layer 6 : 0.700000
[03/15 17:27:25   8621s] (I)       Layer 7 : 0.700000
[03/15 17:27:25   8621s] (I)       Layer 8 : 0.700000
[03/15 17:27:25   8621s] (I)       ----------------------------
[03/15 17:27:25   8621s] (I)       Number of ignored nets = 143
[03/15 17:27:25   8621s] (I)       Number of fixed nets = 143.  Ignored: Yes
[03/15 17:27:25   8621s] (I)       Number of clock nets = 266.  Ignored: No
[03/15 17:27:25   8621s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 17:27:25   8621s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 17:27:25   8621s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 17:27:25   8621s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 17:27:25   8621s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 17:27:25   8621s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 17:27:25   8621s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 17:27:25   8621s] [NR-eGR] There are 123 clock nets ( 123 with NDR ).
[03/15 17:27:25   8621s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2892.1 MB
[03/15 17:27:25   8621s] (I)       Ndr track 0 does not exist
[03/15 17:27:25   8621s] (I)       Ndr track 0 does not exist
[03/15 17:27:25   8621s] (I)       Layer1  viaCost=300.00
[03/15 17:27:25   8621s] (I)       Layer2  viaCost=100.00
[03/15 17:27:25   8621s] (I)       Layer3  viaCost=100.00
[03/15 17:27:25   8621s] (I)       Layer4  viaCost=100.00
[03/15 17:27:25   8621s] (I)       Layer5  viaCost=100.00
[03/15 17:27:25   8621s] (I)       Layer6  viaCost=200.00
[03/15 17:27:25   8621s] (I)       Layer7  viaCost=100.00
[03/15 17:27:25   8621s] (I)       ---------------------Grid Graph Info--------------------
[03/15 17:27:25   8621s] (I)       Routing area        : (0, 0) - (1520400, 1516000)
[03/15 17:27:25   8621s] (I)       Core area           : (20000, 20000) - (1500400, 1496000)
[03/15 17:27:25   8621s] (I)       Site width          :   400  (dbu)
[03/15 17:27:25   8621s] (I)       Row height          :  3600  (dbu)
[03/15 17:27:25   8621s] (I)       GCell row height    :  3600  (dbu)
[03/15 17:27:25   8621s] (I)       GCell width         :  3600  (dbu)
[03/15 17:27:25   8621s] (I)       GCell height        :  3600  (dbu)
[03/15 17:27:25   8621s] (I)       Grid                :   422   421     8
[03/15 17:27:25   8621s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 17:27:25   8621s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 17:27:25   8621s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 17:27:25   8621s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 17:27:25   8621s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 17:27:25   8621s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 17:27:25   8621s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 17:27:25   8621s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 17:27:25   8621s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 17:27:25   8621s] (I)       Total num of tracks :     0  3801  3789  3801  3789  3801   947   950
[03/15 17:27:25   8621s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 17:27:25   8621s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 17:27:25   8621s] (I)       --------------------------------------------------------
[03/15 17:27:25   8621s] 
[03/15 17:27:25   8621s] [NR-eGR] ============ Routing rule table ============
[03/15 17:27:25   8621s] [NR-eGR] Rule id: 0  Nets: 92831 
[03/15 17:27:25   8621s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 17:27:25   8621s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 17:27:25   8621s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 17:27:25   8621s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 17:27:25   8621s] [NR-eGR] Rule id: 1  Nets: 123 
[03/15 17:27:25   8621s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/15 17:27:25   8621s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/15 17:27:25   8621s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/15 17:27:25   8621s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 17:27:25   8621s] [NR-eGR] ========================================
[03/15 17:27:25   8621s] [NR-eGR] 
[03/15 17:27:25   8621s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 17:27:25   8621s] (I)       blocked tracks on layer2 : = 133027 / 1600221 (8.31%)
[03/15 17:27:25   8621s] (I)       blocked tracks on layer3 : = 28883 / 1598958 (1.81%)
[03/15 17:27:25   8621s] (I)       blocked tracks on layer4 : = 129735 / 1600221 (8.11%)
[03/15 17:27:25   8621s] (I)       blocked tracks on layer5 : = 0 / 1598958 (0.00%)
[03/15 17:27:25   8621s] (I)       blocked tracks on layer6 : = 0 / 1600221 (0.00%)
[03/15 17:27:25   8621s] (I)       blocked tracks on layer7 : = 0 / 399634 (0.00%)
[03/15 17:27:25   8621s] (I)       blocked tracks on layer8 : = 0 / 399950 (0.00%)
[03/15 17:27:25   8621s] (I)       After initializing earlyGlobalRoute syMemory usage = 2892.1 MB
[03/15 17:27:25   8621s] (I)       Finished Loading and Dumping File ( CPU: 0.77 sec, Real: 0.77 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Started Global Routing ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       ============= Initialization =============
[03/15 17:27:25   8621s] (I)       totalPins=294075  totalGlobalPin=275882 (93.81%)
[03/15 17:27:25   8621s] (I)       Started Build MST ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Generate topology with single threads
[03/15 17:27:25   8621s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       total 2D Cap : 799584 = (399634 H, 399950 V)
[03/15 17:27:25   8621s] [NR-eGR] Layer group 1: route 149 net(s) in layer range [7, 8]
[03/15 17:27:25   8621s] (I)       ============  Phase 1a Route ============
[03/15 17:27:25   8621s] (I)       Started Phase 1a ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 17:27:25   8621s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Usage: 13892 = (7869 H, 6023 V) = (1.97% H, 1.51% V) = (1.416e+04um H, 1.084e+04um V)
[03/15 17:27:25   8621s] (I)       
[03/15 17:27:25   8621s] (I)       ============  Phase 1b Route ============
[03/15 17:27:25   8621s] (I)       Started Phase 1b ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Finished Phase 1b ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Usage: 13892 = (7869 H, 6023 V) = (1.97% H, 1.51% V) = (1.416e+04um H, 1.084e+04um V)
[03/15 17:27:25   8621s] (I)       
[03/15 17:27:25   8621s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.500560e+04um
[03/15 17:27:25   8621s] (I)       ============  Phase 1c Route ============
[03/15 17:27:25   8621s] (I)       Started Phase 1c ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Level2 Grid: 85 x 85
[03/15 17:27:25   8621s] (I)       Started Two Level Routing ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Finished Phase 1c ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Usage: 13892 = (7869 H, 6023 V) = (1.97% H, 1.51% V) = (1.416e+04um H, 1.084e+04um V)
[03/15 17:27:25   8621s] (I)       
[03/15 17:27:25   8621s] (I)       ============  Phase 1d Route ============
[03/15 17:27:25   8621s] (I)       Started Phase 1d ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Finished Phase 1d ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Usage: 13895 = (7869 H, 6026 V) = (1.97% H, 1.51% V) = (1.416e+04um H, 1.085e+04um V)
[03/15 17:27:25   8621s] (I)       
[03/15 17:27:25   8621s] (I)       ============  Phase 1e Route ============
[03/15 17:27:25   8621s] (I)       Started Phase 1e ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Usage: 13895 = (7869 H, 6026 V) = (1.97% H, 1.51% V) = (1.416e+04um H, 1.085e+04um V)
[03/15 17:27:25   8621s] (I)       
[03/15 17:27:25   8621s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.501100e+04um
[03/15 17:27:25   8621s] [NR-eGR] 
[03/15 17:27:25   8621s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Running layer assignment with 1 threads
[03/15 17:27:25   8621s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Started Build MST ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Generate topology with single threads
[03/15 17:27:25   8621s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       total 2D Cap : 3043072 = (1572399 H, 1470673 V)
[03/15 17:27:25   8621s] [NR-eGR] Layer group 2: route 123 net(s) in layer range [3, 4]
[03/15 17:27:25   8621s] (I)       ============  Phase 1a Route ============
[03/15 17:27:25   8621s] (I)       Started Phase 1a ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 17:27:25   8621s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Usage: 14398 = (8075 H, 6323 V) = (0.51% H, 0.43% V) = (1.454e+04um H, 1.138e+04um V)
[03/15 17:27:25   8621s] (I)       
[03/15 17:27:25   8621s] (I)       ============  Phase 1b Route ============
[03/15 17:27:25   8621s] (I)       Started Phase 1b ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Usage: 14398 = (8075 H, 6323 V) = (0.51% H, 0.43% V) = (1.454e+04um H, 1.138e+04um V)
[03/15 17:27:25   8621s] (I)       
[03/15 17:27:25   8621s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.08% V. EstWL: 2.591640e+04um
[03/15 17:27:25   8621s] (I)       ============  Phase 1c Route ============
[03/15 17:27:25   8621s] (I)       Started Phase 1c ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Level2 Grid: 85 x 85
[03/15 17:27:25   8621s] (I)       Started Two Level Routing ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Usage: 14398 = (8075 H, 6323 V) = (0.51% H, 0.43% V) = (1.454e+04um H, 1.138e+04um V)
[03/15 17:27:25   8621s] (I)       
[03/15 17:27:25   8621s] (I)       ============  Phase 1d Route ============
[03/15 17:27:25   8621s] (I)       Started Phase 1d ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Usage: 14398 = (8075 H, 6323 V) = (0.51% H, 0.43% V) = (1.454e+04um H, 1.138e+04um V)
[03/15 17:27:25   8621s] (I)       
[03/15 17:27:25   8621s] (I)       ============  Phase 1e Route ============
[03/15 17:27:25   8621s] (I)       Started Phase 1e ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Usage: 14398 = (8075 H, 6323 V) = (0.51% H, 0.43% V) = (1.454e+04um H, 1.138e+04um V)
[03/15 17:27:25   8621s] (I)       
[03/15 17:27:25   8621s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.08% V. EstWL: 2.591640e+04um
[03/15 17:27:25   8621s] [NR-eGR] 
[03/15 17:27:25   8621s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Running layer assignment with 1 threads
[03/15 17:27:25   8621s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Started Build MST ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       Generate topology with single threads
[03/15 17:27:25   8621s] (I)       Finished Build MST ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8621s] (I)       total 2D Cap : 8560711 = (3570991 H, 4989720 V)
[03/15 17:27:25   8621s] [NR-eGR] Layer group 3: route 92682 net(s) in layer range [2, 8]
[03/15 17:27:25   8621s] (I)       ============  Phase 1a Route ============
[03/15 17:27:25   8621s] (I)       Started Phase 1a ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8622s] (I)       Finished Phase 1a ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8622s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8622s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 17:27:25   8622s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8622s] (I)       Usage: 903352 = (418626 H, 484726 V) = (11.72% H, 9.71% V) = (7.535e+05um H, 8.725e+05um V)
[03/15 17:27:25   8622s] (I)       
[03/15 17:27:25   8622s] (I)       ============  Phase 1b Route ============
[03/15 17:27:25   8622s] (I)       Started Phase 1b ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8622s] (I)       Finished Phase 1b ( CPU: 0.07 sec, Real: 0.08 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8622s] (I)       Usage: 903396 = (418669 H, 484727 V) = (11.72% H, 9.71% V) = (7.536e+05um H, 8.725e+05um V)
[03/15 17:27:25   8622s] (I)       
[03/15 17:27:25   8622s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.626113e+06um
[03/15 17:27:25   8622s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/15 17:27:25   8622s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 17:27:25   8622s] (I)       ============  Phase 1c Route ============
[03/15 17:27:25   8622s] (I)       Started Phase 1c ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8622s] (I)       Level2 Grid: 85 x 85
[03/15 17:27:25   8622s] (I)       Started Two Level Routing ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8622s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2892.05 MB )
[03/15 17:27:25   8622s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8622s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8622s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:25   8622s] (I)       Usage: 903396 = (418669 H, 484727 V) = (11.72% H, 9.71% V) = (7.536e+05um H, 8.725e+05um V)
[03/15 17:27:25   8622s] (I)       
[03/15 17:27:25   8622s] (I)       ============  Phase 1d Route ============
[03/15 17:27:25   8622s] (I)       Started Phase 1d ( Curr Mem: 2892.05 MB )
[03/15 17:27:26   8622s] (I)       Finished Phase 1d ( CPU: 0.39 sec, Real: 0.38 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:26   8622s] (I)       Usage: 903400 = (418672 H, 484728 V) = (11.72% H, 9.71% V) = (7.536e+05um H, 8.725e+05um V)
[03/15 17:27:26   8622s] (I)       
[03/15 17:27:26   8622s] (I)       ============  Phase 1e Route ============
[03/15 17:27:26   8622s] (I)       Started Phase 1e ( Curr Mem: 2892.05 MB )
[03/15 17:27:26   8622s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:26   8622s] (I)       Usage: 903400 = (418672 H, 484728 V) = (11.72% H, 9.71% V) = (7.536e+05um H, 8.725e+05um V)
[03/15 17:27:26   8622s] (I)       
[03/15 17:27:26   8622s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.626120e+06um
[03/15 17:27:26   8622s] [NR-eGR] 
[03/15 17:27:26   8622s] (I)       Current Phase 1l[Initialization] ( CPU: 0.16 sec, Real: 0.16 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:26   8622s] (I)       Running layer assignment with 1 threads
[03/15 17:27:26   8623s] (I)       Finished Phase 1l ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:26   8623s] (I)       ============  Phase 1l Route ============
[03/15 17:27:26   8623s] (I)       
[03/15 17:27:26   8623s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 17:27:26   8623s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/15 17:27:26   8623s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/15 17:27:26   8623s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[03/15 17:27:26   8623s] [NR-eGR] --------------------------------------------------------------------------------
[03/15 17:27:26   8623s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 17:27:26   8623s] [NR-eGR]      M2  (2)       381( 0.22%)        90( 0.05%)        20( 0.01%)   ( 0.28%) 
[03/15 17:27:26   8623s] [NR-eGR]      M3  (3)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 17:27:26   8623s] [NR-eGR]      M4  (4)       176( 0.10%)         5( 0.00%)         0( 0.00%)   ( 0.11%) 
[03/15 17:27:26   8623s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 17:27:26   8623s] [NR-eGR]      M6  (6)         5( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[03/15 17:27:26   8623s] [NR-eGR]      M7  (7)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 17:27:26   8623s] [NR-eGR]      M8  (8)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 17:27:26   8623s] [NR-eGR] --------------------------------------------------------------------------------
[03/15 17:27:26   8623s] [NR-eGR] Total              576( 0.05%)        95( 0.01%)        21( 0.00%)   ( 0.06%) 
[03/15 17:27:26   8623s] [NR-eGR] 
[03/15 17:27:26   8623s] (I)       Finished Global Routing ( CPU: 1.62 sec, Real: 1.62 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:26   8623s] (I)       total 2D Cap : 8576244 = (3573721 H, 5002523 V)
[03/15 17:27:26   8623s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 17:27:26   8623s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 17:27:26   8623s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.46 sec, Real: 2.46 sec, Curr Mem: 2892.05 MB )
[03/15 17:27:26   8623s] OPERPROF: Starting HotSpotCal at level 1, MEM:2892.1M
[03/15 17:27:26   8623s] [hotspot] +------------+---------------+---------------+
[03/15 17:27:26   8623s] [hotspot] |            |   max hotspot | total hotspot |
[03/15 17:27:26   8623s] [hotspot] +------------+---------------+---------------+
[03/15 17:27:26   8623s] [hotspot] | normalized |          0.00 |          0.00 |
[03/15 17:27:26   8623s] [hotspot] +------------+---------------+---------------+
[03/15 17:27:26   8623s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 17:27:26   8623s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/15 17:27:26   8623s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.020, MEM:2892.1M
[03/15 17:27:26   8623s] <optDesign CMD> Restore Using all VT Cells
[03/15 17:27:26   8623s] Starting delay calculation for Setup views
[03/15 17:27:27   8623s] #################################################################################
[03/15 17:27:27   8623s] # Design Stage: PreRoute
[03/15 17:27:27   8623s] # Design Name: core
[03/15 17:27:27   8623s] # Design Mode: 65nm
[03/15 17:27:27   8623s] # Analysis Mode: MMMC Non-OCV 
[03/15 17:27:27   8623s] # Parasitics Mode: No SPEF/RCDB
[03/15 17:27:27   8623s] # Signoff Settings: SI Off 
[03/15 17:27:27   8623s] #################################################################################
[03/15 17:27:30   8627s] Calculate delays in BcWc mode...
[03/15 17:27:30   8627s] Topological Sorting (REAL = 0:00:00.0, MEM = 2890.1M, InitMEM = 2890.1M)
[03/15 17:27:30   8627s] Start delay calculation (fullDC) (1 T). (MEM=2890.05)
[03/15 17:27:31   8628s] End AAE Lib Interpolated Model. (MEM=2902.57 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 17:27:48   8644s] Total number of fetched objects 93119
[03/15 17:27:48   8645s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/15 17:27:48   8645s] End delay calculation. (MEM=2921.65 CPU=0:00:13.9 REAL=0:00:14.0)
[03/15 17:27:48   8645s] End delay calculation (fullDC). (MEM=2921.65 CPU=0:00:17.7 REAL=0:00:18.0)
[03/15 17:27:48   8645s] *** CDM Built up (cpu=0:00:21.5  real=0:00:21.0  mem= 2921.7M) ***
[03/15 17:27:50   8646s] *** Done Building Timing Graph (cpu=0:00:23.4 real=0:00:24.0 totSessionCpu=2:24:07 mem=2921.7M)
[03/15 17:27:50   8646s] 
[03/15 17:27:50   8646s] Begin Power Analysis
[03/15 17:27:50   8646s] 
[03/15 17:27:50   8647s]              0V	    VSS
[03/15 17:27:50   8647s]            0.9V	    VDD
[03/15 17:27:50   8647s] Begin Processing Timing Library for Power Calculation
[03/15 17:27:50   8647s] 
[03/15 17:27:50   8647s] Begin Processing Timing Library for Power Calculation
[03/15 17:27:50   8647s] 
[03/15 17:27:50   8647s] 
[03/15 17:27:50   8647s] 
[03/15 17:27:50   8647s] Begin Processing Power Net/Grid for Power Calculation
[03/15 17:27:50   8647s] 
[03/15 17:27:50   8647s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2563.56MB/4074.57MB/2595.71MB)
[03/15 17:27:50   8647s] 
[03/15 17:27:50   8647s] Begin Processing Timing Window Data for Power Calculation
[03/15 17:27:50   8647s] 
[03/15 17:27:51   8648s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=2563.56MB/4074.57MB/2595.71MB)
[03/15 17:27:51   8648s] 
[03/15 17:27:51   8648s] Begin Processing User Attributes
[03/15 17:27:51   8648s] 
[03/15 17:27:51   8648s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2563.56MB/4074.57MB/2595.71MB)
[03/15 17:27:51   8648s] 
[03/15 17:27:51   8648s] Begin Processing Signal Activity
[03/15 17:27:51   8648s] 
[03/15 17:27:56   8652s] Ended Processing Signal Activity: (cpu=0:00:04, real=0:00:04, mem(process/total/peak)=2565.02MB/4074.57MB/2595.71MB)
[03/15 17:27:56   8652s] 
[03/15 17:27:56   8653s] Begin Power Computation
[03/15 17:27:56   8653s] 
[03/15 17:27:56   8653s]       ----------------------------------------------------------
[03/15 17:27:56   8653s]       # of cell(s) missing both power/leakage table: 0
[03/15 17:27:56   8653s]       # of cell(s) missing power table: 0
[03/15 17:27:56   8653s]       # of cell(s) missing leakage table: 0
[03/15 17:27:56   8653s]       # of MSMV cell(s) missing power_level: 0
[03/15 17:27:56   8653s]       ----------------------------------------------------------
[03/15 17:27:56   8653s] 
[03/15 17:27:56   8653s] 
[03/15 17:28:06   8663s] Ended Power Computation: (cpu=0:00:10, real=0:00:10, mem(process/total/peak)=2565.02MB/4074.57MB/2595.71MB)
[03/15 17:28:06   8663s] 
[03/15 17:28:06   8663s] Begin Processing User Attributes
[03/15 17:28:06   8663s] 
[03/15 17:28:07   8663s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2565.02MB/4074.57MB/2595.71MB)
[03/15 17:28:07   8663s] 
[03/15 17:28:07   8663s] Ended Power Analysis: (cpu=0:00:16, real=0:00:16, mem(process/total/peak)=2565.02MB/4074.57MB/2595.71MB)
[03/15 17:28:07   8663s] 
[03/15 17:28:07   8664s] *



[03/15 17:28:07   8664s] Total Power
[03/15 17:28:07   8664s] -----------------------------------------------------------------------------------------
[03/15 17:28:07   8664s] Total Internal Power:      272.73844842 	   54.3523%
[03/15 17:28:07   8664s] Total Switching Power:     225.48784255 	   44.9361%
[03/15 17:28:07   8664s] Total Leakage Power:         3.57088071 	    0.7116%
[03/15 17:28:07   8664s] Total Power:               501.79717092
[03/15 17:28:07   8664s] -----------------------------------------------------------------------------------------
[03/15 17:28:09   8666s] Processing average sequential pin duty cycle 
[03/15 17:28:09   8666s] **optDesign ... cpu = 2:19:40, real = 2:19:29, mem = 2472.7M, totSessionCpu=2:24:26 **
[03/15 17:28:09   8666s] cleaningup cpe interface
[03/15 17:28:09   8666s] Reported timing to dir ./timingReports
[03/15 17:28:09   8666s] **optDesign ... cpu = 2:19:40, real = 2:19:29, mem = 2459.4M, totSessionCpu=2:24:26 **
[03/15 17:28:09   8666s] ** Profile ** Start :  cpu=0:00:00.0, mem=2833.7M
[03/15 17:28:09   8666s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2833.7M
[03/15 17:28:09   8666s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.116, MEM:2833.7M
[03/15 17:28:09   8666s] ** Profile ** Other data :  cpu=0:00:00.3, mem=2833.7M
[03/15 17:28:10   8667s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=2843.7M
[03/15 17:28:11   8667s] ** Profile ** Total reports :  cpu=0:00:00.8, mem=2835.7M
[03/15 17:28:16   8672s] ** Profile ** DRVs :  cpu=0:00:04.2, mem=2833.7M
[03/15 17:28:16   8672s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.478  | -3.478  | -0.317  |
|           TNS (ns):| -2944.9 | -2913.7 | -31.164 |
|    Violating Paths:|  3612   |  3464   |   148   |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.133%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2833.7M
[03/15 17:28:16   8672s] **optDesign ... cpu = 2:19:46, real = 2:19:36, mem = 2445.2M, totSessionCpu=2:24:32 **
[03/15 17:28:16   8672s] *** Finished optDesign ***
[03/15 17:28:16   8672s] cleaningup cpe interface
[03/15 17:28:16   8672s] 
[03/15 17:28:16   8672s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  2:20:31 real=  2:20:21)
[03/15 17:28:16   8672s] 	OPT_RUNTIME:                tns (count =  2): (cpu=  1:06:02 real=  1:05:58)
[03/15 17:28:16   8672s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:51:31 real=  0:51:28)
[03/15 17:28:16   8672s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=  0:02:07 real=  0:02:07)
[03/15 17:28:16   8672s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:14:58 real=  0:14:57)
[03/15 17:28:16   8672s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:03:05 real=  0:03:05)
[03/15 17:28:16   8672s] Info: pop threads available for lower-level modules during optimization.
[03/15 17:28:16   8672s] Deleting Lib Analyzer.
[03/15 17:28:16   8672s] Info: Destroy the CCOpt slew target map.
[03/15 17:28:16   8672s] clean pInstBBox. size 0
[03/15 17:28:16   8672s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 17:28:16   8672s] Deleting Cell Server ...
[03/15 17:28:16   8672s] Set place::cacheFPlanSiteMark to 0
[03/15 17:28:16   8672s] All LLGs are deleted
[03/15 17:28:16   8672s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2833.7M
[03/15 17:28:16   8672s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2827.7M
[03/15 17:28:16   8672s] cleaningup cpe interface
[03/15 17:28:16   8672s] 
[03/15 17:28:16   8672s] *** Summary of all messages that are not suppressed in this session:
[03/15 17:28:16   8672s] Severity  ID               Count  Summary                                  
[03/15 17:28:16   8672s] WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
[03/15 17:28:16   8672s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/15 17:28:16   8672s] WARNING   IMPCCOPT-2332      740  The property %s is deprecated. It still ...
[03/15 17:28:16   8672s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[03/15 17:28:16   8672s] WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
[03/15 17:28:16   8672s] WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
[03/15 17:28:16   8672s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/15 17:28:16   8672s] *** Message Summary: 760 warning(s), 0 error(s)
[03/15 17:28:16   8672s] 
[03/15 17:28:16   8672s] 
[03/15 17:28:16   8672s] =============================================================================================
[03/15 17:28:16   8672s]  Final TAT Report for ccopt_design
[03/15 17:28:16   8672s] =============================================================================================
[03/15 17:28:16   8672s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 17:28:16   8672s] ---------------------------------------------------------------------------------------------
[03/15 17:28:16   8672s] [ WnsOpt                 ]      4   0:52:48.0  (  36.8 % )     1:01:14.3 /  1:01:18.6    1.0
[03/15 17:28:16   8672s] [ TnsOpt                 ]      4   1:07:36.9  (  47.1 % )     1:10:19.0 /  1:10:23.9    1.0
[03/15 17:28:16   8672s] [ HardenOpt              ]      1   0:00:10.9  (   0.1 % )     0:00:10.9 /  0:00:10.9    1.0
[03/15 17:28:16   8672s] [ DrvOpt                 ]      2   0:00:25.3  (   0.3 % )     0:00:29.8 /  0:00:29.9    1.0
[03/15 17:28:16   8672s] [ SkewClock              ]      4   0:00:54.7  (   0.6 % )     0:01:19.1 /  0:01:18.8    1.0
[03/15 17:28:16   8672s] [ AreaOpt                ]      7   0:08:43.1  (   6.1 % )     0:08:47.7 /  0:08:48.7    1.0
[03/15 17:28:16   8672s] [ PowerOpt               ]      2   0:01:31.4  (   1.1 % )     0:01:31.4 /  0:01:31.6    1.0
[03/15 17:28:16   8672s] [ ViewPruning            ]      7   0:00:01.0  (   0.0 % )     0:00:01.0 /  0:00:01.0    1.0
[03/15 17:28:16   8672s] [ IncrReplace            ]      1   0:00:04.3  (   0.0 % )     0:00:04.3 /  0:00:04.3    1.0
[03/15 17:28:16   8672s] [ RefinePlace            ]     17   0:03:30.0  (   2.4 % )     0:03:30.0 /  0:03:29.3    1.0
[03/15 17:28:16   8672s] [ TimingUpdate           ]      6   0:00:03.5  (   0.0 % )     0:00:43.1 /  0:00:43.5    1.0
[03/15 17:28:16   8672s] [ FullDelayCalc          ]      2   0:00:39.6  (   0.5 % )     0:00:39.6 /  0:00:40.0    1.0
[03/15 17:28:16   8672s] [ QThreadMaster          ]      1   0:00:24.5  (   0.3 % )     0:00:24.5 /  0:00:24.1    1.0
[03/15 17:28:16   8672s] [ OptSummaryReport       ]      3   0:00:00.9  (   0.0 % )     0:00:33.3 /  0:00:32.3    1.0
[03/15 17:28:16   8672s] [ TimingReport           ]      3   0:00:02.2  (   0.0 % )     0:00:02.2 /  0:00:02.2    1.0
[03/15 17:28:16   8672s] [ DrvReport              ]      3   0:00:09.6  (   0.1 % )     0:00:09.6 /  0:00:08.4    0.9
[03/15 17:28:16   8672s] [ PowerReport            ]      3   0:00:56.7  (   0.7 % )     0:00:56.7 /  0:00:56.8    1.0
[03/15 17:28:16   8672s] [ GenerateReports        ]      1   0:00:00.8  (   0.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 17:28:16   8672s] [ PropagateActivity      ]      1   0:00:11.1  (   0.1 % )     0:00:11.1 /  0:00:11.1    1.0
[03/15 17:28:16   8672s] [ MISC                   ]          0:05:10.5  (   3.6 % )     0:05:10.5 /  0:05:11.2    1.0
[03/15 17:28:16   8672s] ---------------------------------------------------------------------------------------------
[03/15 17:28:16   8672s]  ccopt_design TOTAL                 2:23:24.9  ( 100.0 % )     2:23:24.9 /  2:23:34.5    1.0
[03/15 17:28:16   8672s] ---------------------------------------------------------------------------------------------
[03/15 17:28:16   8672s] 
[03/15 17:28:16   8672s] #% End ccopt_design (date=03/15 17:28:16, total cpu=2:23:35, real=2:23:24, peak res=2595.7M, current mem=2361.2M)
[03/15 17:28:16   8672s] <CMD> set_propagated_clock [all_clocks]
[03/15 17:28:17   8673s] <CMD> optDesign -postCTS -hold
[03/15 17:28:17   8673s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2301.2M, totSessionCpu=2:24:33 **
[03/15 17:28:17   8673s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 17:28:17   8673s] GigaOpt running with 1 threads.
[03/15 17:28:17   8673s] Info: 1 threads available for lower-level modules during optimization.
[03/15 17:28:20   8676s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/15 17:28:20   8676s] Creating Cell Server ...(0, 0, 0, 0)
[03/15 17:28:20   8676s] Summary for sequential cells identification: 
[03/15 17:28:20   8676s]   Identified SBFF number: 199
[03/15 17:28:20   8676s]   Identified MBFF number: 0
[03/15 17:28:20   8676s]   Identified SB Latch number: 0
[03/15 17:28:20   8676s]   Identified MB Latch number: 0
[03/15 17:28:20   8676s]   Not identified SBFF number: 0
[03/15 17:28:20   8676s]   Not identified MBFF number: 0
[03/15 17:28:20   8676s]   Not identified SB Latch number: 0
[03/15 17:28:20   8676s]   Not identified MB Latch number: 0
[03/15 17:28:20   8676s]   Number of sequential cells which are not FFs: 104
[03/15 17:28:20   8676s]  Visiting view : WC_VIEW
[03/15 17:28:20   8676s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/15 17:28:20   8676s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/15 17:28:20   8676s]  Visiting view : BC_VIEW
[03/15 17:28:20   8676s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/15 17:28:20   8676s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 17:28:20   8676s]  Setting StdDelay to 14.50
[03/15 17:28:20   8676s] Creating Cell Server, finished. 
[03/15 17:28:20   8676s] 
[03/15 17:28:20   8676s] Need call spDPlaceInit before registerPrioInstLoc.
[03/15 17:28:20   8676s] OPERPROF: Starting DPlace-Init at level 1, MEM:2749.2M
[03/15 17:28:20   8676s] z: 2, totalTracks: 1
[03/15 17:28:20   8676s] z: 4, totalTracks: 1
[03/15 17:28:20   8676s] z: 6, totalTracks: 1
[03/15 17:28:20   8676s] z: 8, totalTracks: 1
[03/15 17:28:20   8676s] #spOpts: N=65 mergeVia=F 
[03/15 17:28:20   8676s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2749.2M
[03/15 17:28:20   8676s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2749.2M
[03/15 17:28:20   8676s] Core basic site is core
[03/15 17:28:20   8676s] SiteArray: non-trimmed site array dimensions = 410 x 3701
[03/15 17:28:20   8676s] SiteArray: use 6,299,648 bytes
[03/15 17:28:20   8676s] SiteArray: current memory after site array memory allocation 2755.2M
[03/15 17:28:20   8676s] SiteArray: FP blocked sites are writable
[03/15 17:28:20   8676s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 17:28:20   8676s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2755.2M
[03/15 17:28:20   8676s] Process 13583 wires and vias for routing blockage and capacity analysis
[03/15 17:28:20   8676s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.022, MEM:2755.2M
[03/15 17:28:20   8676s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.140, REAL:0.142, MEM:2755.2M
[03/15 17:28:20   8676s] OPERPROF:     Starting CMU at level 3, MEM:2755.2M
[03/15 17:28:20   8676s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.009, MEM:2755.2M
[03/15 17:28:20   8676s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.178, MEM:2755.2M
[03/15 17:28:20   8676s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2755.2MB).
[03/15 17:28:20   8676s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.294, MEM:2755.2M
[03/15 17:28:20   8676s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/15 17:28:20   8676s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/15 17:28:20   8676s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/15 17:28:20   8676s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/15 17:28:20   8676s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/15 17:28:20   8676s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/15 17:28:20   8676s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/15 17:28:20   8676s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/15 17:28:20   8676s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/15 17:28:20   8676s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/15 17:28:20   8676s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/15 17:28:20   8676s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/15 17:28:20   8676s] 	Cell FILL1_LL, site bcore.
[03/15 17:28:20   8676s] 	Cell FILL_NW_HH, site bcore.
[03/15 17:28:20   8676s] 	Cell FILL_NW_LL, site bcore.
[03/15 17:28:20   8676s] 	Cell LVLLHCD1, site bcore.
[03/15 17:28:20   8676s] 	Cell LVLLHCD2, site bcore.
[03/15 17:28:20   8676s] 	Cell LVLLHCD4, site bcore.
[03/15 17:28:20   8676s] 	Cell LVLLHCD8, site bcore.
[03/15 17:28:20   8676s] 	Cell LVLLHD1, site bcore.
[03/15 17:28:20   8676s] 	Cell LVLLHD2, site bcore.
[03/15 17:28:20   8676s] 	Cell LVLLHD4, site bcore.
[03/15 17:28:20   8676s] 	Cell LVLLHD8, site bcore.
[03/15 17:28:20   8676s] .
[03/15 17:28:20   8676s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2755.2M
[03/15 17:28:21   8676s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.230, REAL:0.232, MEM:2755.2M
[03/15 17:28:21   8676s] 
[03/15 17:28:21   8676s] Creating Lib Analyzer ...
[03/15 17:28:21   8676s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 17:28:21   8676s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 17:28:21   8676s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 17:28:21   8676s] 
[03/15 17:28:22   8677s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:24:38 mem=2761.2M
[03/15 17:28:22   8677s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:24:38 mem=2761.2M
[03/15 17:28:22   8677s] Creating Lib Analyzer, finished. 
[03/15 17:28:23   8678s] #################################################################################
[03/15 17:28:23   8678s] # Design Stage: PreRoute
[03/15 17:28:23   8678s] # Design Name: core
[03/15 17:28:23   8678s] # Design Mode: 65nm
[03/15 17:28:23   8678s] # Analysis Mode: MMMC Non-OCV 
[03/15 17:28:23   8678s] # Parasitics Mode: No SPEF/RCDB
[03/15 17:28:23   8678s] # Signoff Settings: SI Off 
[03/15 17:28:23   8678s] #################################################################################
[03/15 17:28:25   8681s] *** CDM Built up (cpu=0:00:02.9  real=0:00:02.0  mem= 2759.2M) ***
[03/15 17:28:27   8683s]              0V	    VSS
[03/15 17:28:27   8683s]            0.9V	    VDD
[03/15 17:28:33   8689s] Processing average sequential pin duty cycle 
[03/15 17:28:34   8689s] Processing average sequential pin duty cycle 
[03/15 17:28:34   8689s] Initializing cpe interface
[03/15 17:28:35   8691s] Processing average sequential pin duty cycle 
[03/15 17:28:38   8694s] **optDesign ... cpu = 0:00:21, real = 0:00:21, mem = 2365.5M, totSessionCpu=2:24:54 **
[03/15 17:28:38   8694s] *** optDesign -postCTS ***
[03/15 17:28:38   8694s] DRC Margin: user margin 0.0
[03/15 17:28:38   8694s] Hold Target Slack: user slack 0
[03/15 17:28:38   8694s] Setup Target Slack: user slack 0;
[03/15 17:28:38   8694s] setUsefulSkewMode -ecoRoute false
[03/15 17:28:39   8694s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2778.6M
[03/15 17:28:39   8694s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.113, MEM:2778.6M
[03/15 17:28:39   8694s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2778.6M
[03/15 17:28:39   8694s] All LLGs are deleted
[03/15 17:28:39   8694s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2778.6M
[03/15 17:28:39   8694s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:2772.5M
[03/15 17:28:39   8694s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2772.5M
[03/15 17:28:39   8694s] Start to check current routing status for nets...
[03/15 17:28:39   8695s] All nets are already routed correctly.
[03/15 17:28:39   8695s] End to check current routing status for nets (mem=2772.5M)
[03/15 17:28:39   8695s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 17:28:39   8695s] ### Creating PhyDesignMc. totSessionCpu=2:24:55 mem=2772.5M
[03/15 17:28:39   8695s] OPERPROF: Starting DPlace-Init at level 1, MEM:2772.5M
[03/15 17:28:39   8695s] z: 2, totalTracks: 1
[03/15 17:28:39   8695s] z: 4, totalTracks: 1
[03/15 17:28:39   8695s] z: 6, totalTracks: 1
[03/15 17:28:39   8695s] z: 8, totalTracks: 1
[03/15 17:28:39   8695s] #spOpts: N=65 mergeVia=F 
[03/15 17:28:39   8695s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2772.5M
[03/15 17:28:39   8695s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2772.5M
[03/15 17:28:39   8695s] Core basic site is core
[03/15 17:28:39   8695s] SiteArray: non-trimmed site array dimensions = 410 x 3701
[03/15 17:28:39   8695s] SiteArray: use 6,299,648 bytes
[03/15 17:28:39   8695s] SiteArray: current memory after site array memory allocation 2778.6M
[03/15 17:28:39   8695s] SiteArray: FP blocked sites are writable
[03/15 17:28:40   8695s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 17:28:40   8695s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2778.6M
[03/15 17:28:40   8695s] Process 13583 wires and vias for routing blockage and capacity analysis
[03/15 17:28:40   8695s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.038, MEM:2778.6M
[03/15 17:28:40   8695s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.180, REAL:0.176, MEM:2778.6M
[03/15 17:28:40   8695s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.220, REAL:0.218, MEM:2778.6M
[03/15 17:28:40   8695s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2778.6MB).
[03/15 17:28:40   8695s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.340, REAL:0.341, MEM:2778.6M
[03/15 17:28:40   8696s] TotalInstCnt at PhyDesignMc Initialization: 88,390
[03/15 17:28:40   8696s] ### Creating PhyDesignMc, finished. totSessionCpu=2:24:56 mem=2778.6M
[03/15 17:28:40   8696s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2778.6M
[03/15 17:28:40   8696s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.290, REAL:0.294, MEM:2778.6M
[03/15 17:28:40   8696s] TotalInstCnt at PhyDesignMc Destruction: 88,390
[03/15 17:28:40   8696s] GigaOpt Hold Optimizer is used
[03/15 17:28:40   8696s] Include MVT Delays for Hold Opt
[03/15 17:28:40   8696s] Deleting Cell Server ...
[03/15 17:28:40   8696s] Deleting Lib Analyzer.
[03/15 17:28:40   8696s] <optDesign CMD> fixhold  no -lvt Cells
[03/15 17:28:40   8696s] #InfoCS: Num dontuse cells 391, Num usable cells 630
[03/15 17:28:40   8696s] optDesignOneStep: Power Flow
[03/15 17:28:40   8696s] #InfoCS: Num dontuse cells 391, Num usable cells 630
[03/15 17:28:41   8696s] End AAE Lib Interpolated Model. (MEM=2778.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 17:28:41   8696s] 
[03/15 17:28:41   8696s] Creating Lib Analyzer ...
[03/15 17:28:41   8696s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/15 17:28:41   8696s] Creating Cell Server ...(0, 0, 0, 0)
[03/15 17:28:41   8696s] Summary for sequential cells identification: 
[03/15 17:28:41   8696s]   Identified SBFF number: 199
[03/15 17:28:41   8696s]   Identified MBFF number: 0
[03/15 17:28:41   8696s]   Identified SB Latch number: 0
[03/15 17:28:41   8696s]   Identified MB Latch number: 0
[03/15 17:28:41   8696s]   Not identified SBFF number: 0
[03/15 17:28:41   8696s]   Not identified MBFF number: 0
[03/15 17:28:41   8696s]   Not identified SB Latch number: 0
[03/15 17:28:41   8696s]   Not identified MB Latch number: 0
[03/15 17:28:41   8696s]   Number of sequential cells which are not FFs: 104
[03/15 17:28:41   8696s]  Visiting view : WC_VIEW
[03/15 17:28:41   8696s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/15 17:28:41   8696s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/15 17:28:41   8696s]  Visiting view : BC_VIEW
[03/15 17:28:41   8696s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/15 17:28:41   8696s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 17:28:41   8696s]  Setting StdDelay to 25.80
[03/15 17:28:41   8696s] Creating Cell Server, finished. 
[03/15 17:28:41   8696s] 
[03/15 17:28:41   8696s] Total number of usable buffers from Lib Analyzer: 2 ( CKBD0 BUFFD0)
[03/15 17:28:41   8696s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/15 17:28:41   8696s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 17:28:41   8696s] 
[03/15 17:28:41   8697s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:24:57 mem=2778.6M
[03/15 17:28:41   8697s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:24:57 mem=2778.6M
[03/15 17:28:41   8697s] Creating Lib Analyzer, finished. 
[03/15 17:28:41   8697s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:24:57 mem=2778.6M ***
[03/15 17:28:41   8697s] Effort level <high> specified for reg2reg path_group
[03/15 17:28:45   8700s] End AAE Lib Interpolated Model. (MEM=2794.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 17:28:45   8700s] **INFO: Starting Blocking QThread with 1 CPU
[03/15 17:28:45   8700s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 17:28:45   8700s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
[03/15 17:28:45   8700s] Starting delay calculation for Hold views
[03/15 17:28:45   8700s] #################################################################################
[03/15 17:28:45   8700s] # Design Stage: PreRoute
[03/15 17:28:45   8700s] # Design Name: core
[03/15 17:28:45   8700s] # Design Mode: 65nm
[03/15 17:28:45   8700s] # Analysis Mode: MMMC Non-OCV 
[03/15 17:28:45   8700s] # Parasitics Mode: No SPEF/RCDB
[03/15 17:28:45   8700s] # Signoff Settings: SI Off 
[03/15 17:28:45   8700s] #################################################################################
[03/15 17:28:45   8700s] AAE_INFO: 1 threads acquired from CTE.
[03/15 17:28:45   8700s] Calculate delays in BcWc mode...
[03/15 17:28:45   8700s] Topological Sorting (REAL = 0:00:01.0, MEM = 14.2M, InitMEM = 0.6M)
[03/15 17:28:45   8700s] Start delay calculation (fullDC) (1 T). (MEM=14.1797)
[03/15 17:28:45   8700s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 17:28:45   8700s] End AAE Lib Interpolated Model. (MEM=26.6992 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 17:28:45   8700s] Total number of fetched objects 93119
[03/15 17:28:45   8700s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/15 17:28:45   8700s] End delay calculation. (MEM=0 CPU=0:00:13.9 REAL=0:00:14.0)
[03/15 17:28:45   8700s] End delay calculation (fullDC). (MEM=0 CPU=0:00:17.6 REAL=0:00:17.0)
[03/15 17:28:45   8700s] *** CDM Built up (cpu=0:00:19.1  real=0:00:19.0  mem= 0.0M) ***
[03/15 17:28:45   8700s] *** Done Building Timing Graph (cpu=0:00:21.0 real=0:00:21.0 totSessionCpu=0:00:49.2 mem=0.0M)
[03/15 17:28:45   8700s] 
[03/15 17:28:45   8700s] Active hold views:
[03/15 17:28:45   8700s]  BC_VIEW
[03/15 17:28:45   8700s]   Dominating endpoints: 0
[03/15 17:28:45   8700s]   Dominating TNS: -0.000
[03/15 17:28:45   8700s] 
[03/15 17:28:45   8700s] Done building cte hold timing graph (fixHold) cpu=0:00:27.8 real=0:00:27.0 totSessionCpu=0:00:51.7 mem=0.0M ***
[03/15 17:28:45   8700s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/15 17:28:45   8700s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=0.0M
[03/15 17:28:45   8700s] Done building hold timer [42870 node(s), 50603 edge(s), 1 view(s)] (fixHold) cpu=0:00:31.3 real=0:00:31.0 totSessionCpu=0:00:55.3 mem=0.0M ***
[03/15 17:28:45   8700s] *** QThread HoldInit [finish] : cpu/real = 0:00:31.3/0:00:31.2 (1.0), mem = 0.0M
[03/15 17:28:45   8700s] 
[03/15 17:28:45   8700s] =============================================================================================
[03/15 17:28:45   8700s]  Step TAT Report for QThreadWorker #1
[03/15 17:28:45   8700s] =============================================================================================
[03/15 17:28:45   8700s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 17:28:45   8700s] ---------------------------------------------------------------------------------------------
[03/15 17:28:45   8700s] [ ViewPruning            ]      3   0:00:00.4  (   1.3 % )     0:00:02.6 /  0:00:02.6    1.0
[03/15 17:28:45   8700s] [ TimingUpdate           ]      2   0:00:01.8  (   5.7 % )     0:00:20.8 /  0:00:21.0    1.0
[03/15 17:28:45   8700s] [ FullDelayCalc          ]      1   0:00:19.0  (  61.0 % )     0:00:19.0 /  0:00:19.2    1.0
[03/15 17:28:45   8700s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 17:28:45   8700s] [ SlackTraversorInit     ]      2   0:00:02.8  (   9.0 % )     0:00:02.8 /  0:00:02.8    1.0
[03/15 17:28:45   8700s] [ BuildHoldTimer         ]      1   0:00:00.1  (   0.4 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 17:28:45   8700s] [ HoldTimerViewData      ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 17:28:45   8700s] [ HoldTimerSlackGraph    ]      1   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.0
[03/15 17:28:45   8700s] [ HoldTimerNodeList      ]      1   0:00:01.4  (   4.5 % )     0:00:01.4 /  0:00:01.4    1.0
[03/15 17:28:45   8700s] [ ReportAnalysisSummary  ]      2   0:00:00.8  (   2.4 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 17:28:45   8700s] [ MISC                   ]          0:00:04.2  (  13.6 % )     0:00:04.2 /  0:00:04.2    1.0
[03/15 17:28:45   8700s] ---------------------------------------------------------------------------------------------
[03/15 17:28:45   8700s]  QThreadWorker #1 TOTAL             0:00:31.2  ( 100.0 % )     0:00:31.2 /  0:00:31.3    1.0
[03/15 17:28:45   8700s] ---------------------------------------------------------------------------------------------
[03/15 17:28:45   8700s] 
[03/15 17:29:16   8731s]  
_______________________________________________________________________
[03/15 17:29:17   8733s] Starting delay calculation for Setup views
[03/15 17:29:18   8733s] #################################################################################
[03/15 17:29:18   8733s] # Design Stage: PreRoute
[03/15 17:29:18   8733s] # Design Name: core
[03/15 17:29:18   8733s] # Design Mode: 65nm
[03/15 17:29:18   8733s] # Analysis Mode: MMMC Non-OCV 
[03/15 17:29:18   8733s] # Parasitics Mode: No SPEF/RCDB
[03/15 17:29:18   8733s] # Signoff Settings: SI Off 
[03/15 17:29:18   8733s] #################################################################################
[03/15 17:29:18   8733s] Calculate delays in BcWc mode...
[03/15 17:29:18   8733s] Topological Sorting (REAL = 0:00:00.0, MEM = 2806.2M, InitMEM = 2794.6M)
[03/15 17:29:18   8733s] Start delay calculation (fullDC) (1 T). (MEM=2806.18)
[03/15 17:29:18   8734s] End AAE Lib Interpolated Model. (MEM=2818.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 17:29:35   8751s] Total number of fetched objects 93119
[03/15 17:29:35   8751s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/15 17:29:35   8751s] End delay calculation. (MEM=2856.86 CPU=0:00:13.9 REAL=0:00:13.0)
[03/15 17:29:35   8751s] End delay calculation (fullDC). (MEM=2856.86 CPU=0:00:17.5 REAL=0:00:17.0)
[03/15 17:29:35   8751s] *** CDM Built up (cpu=0:00:18.0  real=0:00:17.0  mem= 2856.9M) ***
[03/15 17:29:37   8753s] *** Done Building Timing Graph (cpu=0:00:19.9 real=0:00:20.0 totSessionCpu=2:25:53 mem=2856.9M)
[03/15 17:29:37   8753s] Done building cte setup timing graph (fixHold) cpu=0:00:56.0 real=0:00:56.0 totSessionCpu=2:25:53 mem=2856.9M ***
[03/15 17:29:37   8753s] ** Profile ** Start :  cpu=0:00:00.0, mem=2856.9M
[03/15 17:29:38   8754s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2856.9M
[03/15 17:29:40   8756s] *info: category slack lower bound [L -3477.8] default
[03/15 17:29:40   8756s] *info: category slack lower bound [H -3477.8] reg2reg 
[03/15 17:29:40   8756s] --------------------------------------------------- 
[03/15 17:29:40   8756s]    Setup Violation Summary with Target Slack (0.000 ns)
[03/15 17:29:40   8756s] --------------------------------------------------- 
[03/15 17:29:40   8756s]          WNS    reg2regWNS
[03/15 17:29:40   8756s]    -3.478 ns     -3.478 ns
[03/15 17:29:40   8756s] --------------------------------------------------- 
[03/15 17:29:41   8757s] Restoring Auto Hold Views:  BC_VIEW
[03/15 17:29:41   8757s] Restoring Active Hold Views:  BC_VIEW 
[03/15 17:29:41   8757s] Restoring Hold Target Slack: 0
[03/15 17:29:41   8757s] 
[03/15 17:29:41   8757s] *Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
[03/15 17:29:41   8757s] *Info: worst delay setup view: WC_VIEW
[03/15 17:29:41   8757s] Footprint list for hold buffering (delay unit: ps)
[03/15 17:29:41   8757s] =================================================================
[03/15 17:29:41   8757s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/15 17:29:41   8757s] ------------------------------------------------------------------
[03/15 17:29:41   8757s] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/15 17:29:41   8757s] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/15 17:29:41   8757s] =================================================================
[03/15 17:29:41   8757s] Deleting Cell Server ...
[03/15 17:29:41   8757s] Deleting Lib Analyzer.
[03/15 17:29:41   8757s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/15 17:29:41   8757s] Creating Cell Server ...(0, 0, 0, 0)
[03/15 17:29:41   8757s] Summary for sequential cells identification: 
[03/15 17:29:41   8757s]   Identified SBFF number: 199
[03/15 17:29:41   8757s]   Identified MBFF number: 0
[03/15 17:29:41   8757s]   Identified SB Latch number: 0
[03/15 17:29:41   8757s]   Identified MB Latch number: 0
[03/15 17:29:41   8757s]   Not identified SBFF number: 0
[03/15 17:29:41   8757s]   Not identified MBFF number: 0
[03/15 17:29:41   8757s]   Not identified SB Latch number: 0
[03/15 17:29:41   8757s]   Not identified MB Latch number: 0
[03/15 17:29:41   8757s]   Number of sequential cells which are not FFs: 104
[03/15 17:29:41   8757s]  Visiting view : WC_VIEW
[03/15 17:29:41   8757s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/15 17:29:41   8757s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/15 17:29:41   8757s]  Visiting view : BC_VIEW
[03/15 17:29:41   8757s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/15 17:29:41   8757s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 17:29:41   8757s]  Setting StdDelay to 25.80
[03/15 17:29:41   8757s] Creating Cell Server, finished. 
[03/15 17:29:41   8757s] 
[03/15 17:29:41   8757s] Hold Timer stdDelay = 25.8ps
[03/15 17:29:41   8757s]  Visiting view : BC_VIEW
[03/15 17:29:41   8757s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/15 17:29:41   8757s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 17:29:41   8757s] ** Profile ** Start :  cpu=0:00:00.0, mem=2856.9M
[03/15 17:29:41   8757s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2856.9M
[03/15 17:29:41   8757s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.119, MEM:2856.9M
[03/15 17:29:41   8757s] ** Profile ** Other data :  cpu=0:00:00.3, mem=2856.9M
[03/15 17:29:44   8759s] ** Profile ** DRVs :  cpu=0:00:02.1, mem=2856.9M
[03/15 17:29:44   8759s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.478  | -3.478  | -0.317  |
|           TNS (ns):| -2944.9 | -2913.7 | -31.164 |
|    Violating Paths:|  3612   |  3464   |   148   |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.100  | -0.100  | -0.051  |
|           TNS (ns):| -3.962  | -3.589  | -0.373  |
|    Violating Paths:|   133   |   95    |   38    |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.133%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:01:27, real = 0:01:27, mem = 2429.8M, totSessionCpu=2:26:00 **
[03/15 17:29:44   8759s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:25:59.7/2:27:31.7 (1.0), mem = 2804.9M
[03/15 17:29:44   8759s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.25708.15
[03/15 17:29:45   8760s] (I,S,L,T): WC_VIEW: 271.728, 208.453, 3.38312, 483.565
[03/15 17:29:45   8760s] ### Creating LA Mngr. totSessionCpu=2:26:01 mem=2880.1M
[03/15 17:29:46   8762s] ### Creating LA Mngr, finished. totSessionCpu=2:26:02 mem=2880.1M
[03/15 17:29:46   8762s] 
[03/15 17:29:46   8762s] Creating Lib Analyzer ...
[03/15 17:29:46   8762s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 17:29:46   8762s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/15 17:29:46   8762s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 17:29:46   8762s] 
[03/15 17:29:47   8763s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:26:03 mem=2880.1M
[03/15 17:29:47   8763s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:26:03 mem=2880.1M
[03/15 17:29:47   8763s] Creating Lib Analyzer, finished. 
[03/15 17:29:47   8763s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/15 17:29:47   8763s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/15 17:29:47   8763s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/15 17:29:47   8763s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/15 17:29:47   8763s] *info: Run optDesign holdfix with 1 thread.
[03/15 17:29:47   8763s] Info: 143 nets with fixed/cover wires excluded.
[03/15 17:29:47   8763s] Info: 266 clock nets excluded from IPO operation.
[03/15 17:29:48   8764s] --------------------------------------------------- 
[03/15 17:29:48   8764s]    Hold Timing Summary  - Initial 
[03/15 17:29:48   8764s] --------------------------------------------------- 
[03/15 17:29:48   8764s]  Target slack:       0.0000 ns
[03/15 17:29:48   8764s]  View: BC_VIEW 
[03/15 17:29:48   8764s]    WNS:      -0.0997
[03/15 17:29:48   8764s]    TNS:      -3.9620
[03/15 17:29:48   8764s]    VP :          133
[03/15 17:29:48   8764s]    Worst hold path end point: norm_inst/sfp_out_sign0_reg_19_/D 
[03/15 17:29:48   8764s] --------------------------------------------------- 
[03/15 17:29:48   8764s] Info: Done creating the CCOpt slew target map.
[03/15 17:29:48   8764s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/15 17:29:48   8764s] ### Creating PhyDesignMc. totSessionCpu=2:26:04 mem=2899.2M
[03/15 17:29:48   8764s] OPERPROF: Starting DPlace-Init at level 1, MEM:2899.2M
[03/15 17:29:48   8764s] z: 2, totalTracks: 1
[03/15 17:29:48   8764s] z: 4, totalTracks: 1
[03/15 17:29:48   8764s] z: 6, totalTracks: 1
[03/15 17:29:48   8764s] z: 8, totalTracks: 1
[03/15 17:29:48   8764s] #spOpts: N=65 mergeVia=F 
[03/15 17:29:48   8764s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2899.2M
[03/15 17:29:48   8764s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.112, MEM:2899.2M
[03/15 17:29:48   8764s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=2899.2MB).
[03/15 17:29:48   8764s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.229, MEM:2899.2M
[03/15 17:29:49   8764s] TotalInstCnt at PhyDesignMc Initialization: 88,390
[03/15 17:29:49   8764s] ### Creating PhyDesignMc, finished. totSessionCpu=2:26:05 mem=2899.2M
[03/15 17:29:49   8764s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2899.2M
[03/15 17:29:49   8764s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2899.2M
[03/15 17:29:49   8765s] 
[03/15 17:29:49   8765s] *** Starting Core Fixing (fixHold) cpu=0:01:08 real=0:01:08 totSessionCpu=2:26:05 mem=2899.2M density=67.133% ***
[03/15 17:29:49   8765s] Optimizer Target Slack 0.000 StdDelay is 0.026  
[03/15 17:29:51   8767s] ### Creating RouteCongInterface, started
[03/15 17:29:52   8767s] 
[03/15 17:29:52   8767s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/15 17:29:52   8767s] 
[03/15 17:29:52   8767s] #optDebug: {0, 1.200}
[03/15 17:29:52   8767s] ### Creating RouteCongInterface, finished
[03/15 17:29:52   8767s] ** Profile ** Start :  cpu=0:00:00.0, mem=2899.2M
[03/15 17:29:52   8767s] ** Profile ** Other data :  cpu=0:00:00.0, mem=2899.2M
[03/15 17:29:52   8768s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=2907.2M

------------------------------------------------------------
     Phase Initial Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.478  | -3.478  | -0.317  |
|           TNS (ns):| -2944.9 | -2913.7 | -31.164 |
|    Violating Paths:|  3612   |  3464   |   148   |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

Density: 67.133%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[03/15 17:29:52   8768s] *info: Hold Batch Commit is enabled
[03/15 17:29:52   8768s] *info: Levelized Batch Commit is enabled
[03/15 17:29:52   8768s] 
[03/15 17:29:52   8768s] Phase I ......
[03/15 17:29:52   8768s] Executing transform: ECO Safe Resize
[03/15 17:29:53   8768s] Worst hold path end point:
[03/15 17:29:53   8768s]   norm_inst/sfp_out_sign0_reg_19_/D
[03/15 17:29:53   8768s]     net: norm_inst/n30102 (nrTerm=2)
[03/15 17:29:53   8768s] ===========================================================================================
[03/15 17:29:53   8768s]   Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
[03/15 17:29:53   8768s] ------------------------------------------------------------------------------------------
[03/15 17:29:53   8768s]  Hold WNS :      -0.0997
[03/15 17:29:53   8768s]       TNS :      -3.9620
[03/15 17:29:53   8768s]       #VP :          133
[03/15 17:29:53   8768s]   Density :      67.133%
[03/15 17:29:53   8768s] ------------------------------------------------------------------------------------------
[03/15 17:29:53   8768s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[03/15 17:29:53   8768s]  accumulated cpu=0:01:11 real=0:01:12 totSessionCpu=2:26:09 mem=2907.2M
[03/15 17:29:53   8768s] ===========================================================================================
[03/15 17:29:53   8768s] 
[03/15 17:29:53   8768s] Starting Phase 1 Step 1 Iter 1 ...
[03/15 17:29:53   8768s] Worst hold path end point:
[03/15 17:29:53   8768s]   norm_inst/sfp_out_sign0_reg_19_/D
[03/15 17:29:53   8768s]     net: norm_inst/n30102 (nrTerm=2)
[03/15 17:29:53   8768s] ===========================================================================================
[03/15 17:29:53   8768s]   Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
[03/15 17:29:53   8768s] ------------------------------------------------------------------------------------------
[03/15 17:29:53   8768s]  Hold WNS :      -0.0997
[03/15 17:29:53   8768s]       TNS :      -3.9620
[03/15 17:29:53   8768s]       #VP :          133
[03/15 17:29:53   8768s]   Density :      67.133%
[03/15 17:29:53   8768s] ------------------------------------------------------------------------------------------
[03/15 17:29:53   8768s]  iteration   cpu=0:00:00.1 real=0:00:01.0
[03/15 17:29:53   8768s]  accumulated cpu=0:01:11 real=0:01:12 totSessionCpu=2:26:09 mem=2926.3M
[03/15 17:29:53   8768s] ===========================================================================================
[03/15 17:29:53   8768s] 
[03/15 17:29:53   8768s] 
[03/15 17:29:53   8768s] Capturing REF for hold ...
[03/15 17:29:53   8768s]    Hold Timing Snapshot: (REF)
[03/15 17:29:53   8768s]              All PG WNS: -0.100
[03/15 17:29:53   8768s]              All PG TNS: -3.962
[03/15 17:29:53   8768s] Executing transform: AddBuffer + LegalResize
[03/15 17:29:53   8768s] Worst hold path end point:
[03/15 17:29:53   8768s]   norm_inst/sfp_out_sign0_reg_19_/D
[03/15 17:29:53   8768s]     net: norm_inst/n30102 (nrTerm=2)
[03/15 17:29:53   8768s] ===========================================================================================
[03/15 17:29:53   8768s]   Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
[03/15 17:29:53   8768s] ------------------------------------------------------------------------------------------
[03/15 17:29:53   8768s]  Hold WNS :      -0.0997
[03/15 17:29:53   8768s]       TNS :      -3.9620
[03/15 17:29:53   8768s]       #VP :          133
[03/15 17:29:53   8768s]   Density :      67.133%
[03/15 17:29:53   8768s] ------------------------------------------------------------------------------------------
[03/15 17:29:53   8768s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[03/15 17:29:53   8768s]  accumulated cpu=0:01:11 real=0:01:12 totSessionCpu=2:26:09 mem=2926.3M
[03/15 17:29:53   8768s] ===========================================================================================
[03/15 17:29:53   8768s] 
[03/15 17:29:53   8768s] Starting Phase 1 Step 2 Iter 1 ...
[03/15 17:29:54   8770s] 
[03/15 17:29:54   8770s]     Added inst norm_inst/FE_PHC32976_FE_OFN1792_pmem_out_39 (CKBD0)
[03/15 17:29:54   8770s]       sink term: norm_inst/FE_OFC8445_pmem_out_39/I
[03/15 17:29:54   8770s]       sink term: norm_inst/FE_OFC8448_pmem_out_39/I
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_8298_0/A1
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_8297_0/A2
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_3931_0/A1
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_3234_0/A2
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_2630_0/A2
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_2629_0/A2
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_1850_0/A1
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_1849_0/A2
[03/15 17:29:54   8770s]       side term: norm_inst/U28261/S
[03/15 17:29:54   8770s]       side term: norm_inst/U28221/S
[03/15 17:29:54   8770s]       side term: norm_inst/U28220/S
[03/15 17:29:54   8770s]       side term: norm_inst/U28210/S
[03/15 17:29:54   8770s]       side term: norm_inst/U28208/S
[03/15 17:29:54   8770s]       side term: norm_inst/U26766/B1
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_9257_0/A1
[03/15 17:29:54   8770s] 
[03/15 17:29:54   8770s]     Added inst norm_inst/FE_PHC32977_FE_OFN1205_pmem_out_19 (CKBD0)
[03/15 17:29:54   8770s]       sink term: norm_inst/FE_OCPC9584_FE_OFN1205_pmem_out_19/I
[03/15 17:29:54   8770s]       side term: norm_inst/FE_OCPC10952_FE_OFN1205_pmem_out_19/I
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_9326_0/B1
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_9327_0/A2
[03/15 17:29:54   8770s] 
[03/15 17:29:54   8770s]     Added inst FE_PHC32978_inst_17 (CKBD0)
[03/15 17:29:54   8770s]       sink term: U366/S
[03/15 17:29:54   8770s]       sink term: norm_inst/sfp_out_sign4_reg_2_/E
[03/15 17:29:54   8770s]       sink term: norm_inst/sfp_out_sign4_reg_19_/E
[03/15 17:29:54   8770s]       sink term: norm_inst/sfp_out_sign4_reg_17_/E
[03/15 17:29:54   8770s]       sink term: norm_inst/sfp_out_sign4_reg_3_/E
[03/15 17:29:54   8770s]       sink term: norm_inst/sfp_out_sign4_reg_6_/E
[03/15 17:29:54   8770s]       sink term: norm_inst/sfp_out_sign4_reg_1_/E
[03/15 17:29:54   8770s]       sink term: norm_inst/sfp_out_sign4_reg_4_/E
[03/15 17:29:54   8770s]       sink term: norm_inst/sfp_out_sign4_reg_7_/E
[03/15 17:29:54   8770s]       sink term: norm_inst/sfp_out_sign4_reg_18_/E
[03/15 17:29:54   8770s]       sink term: norm_inst/sfp_out_sign4_reg_13_/E
[03/15 17:29:54   8770s]       sink term: norm_inst/sfp_out_sign4_reg_12_/E
[03/15 17:29:54   8770s]       sink term: norm_inst/sfp_out_sign4_reg_14_/E
[03/15 17:29:54   8770s]       sink term: norm_inst/sfp_out_sign4_reg_8_/E
[03/15 17:29:54   8770s]       side term: U585/S
[03/15 17:29:54   8770s]       side term: U580/S
[03/15 17:29:54   8770s]       side term: U575/S
[03/15 17:29:54   8770s]       side term: U574/S
[03/15 17:29:54   8770s]       side term: U571/S
[03/15 17:29:54   8770s]       side term: U569/S
[03/15 17:29:54   8770s]       side term: U562/S
[03/15 17:29:54   8770s]       side term: U556/S
[03/15 17:29:54   8770s]       side term: U554/S
[03/15 17:29:54   8770s]       side term: U553/S
[03/15 17:29:54   8770s]       side term: U552/S
[03/15 17:29:54   8770s]       side term: U551/S
[03/15 17:29:54   8770s]       side term: U550/S
[03/15 17:29:54   8770s]       side term: U549/S
[03/15 17:29:54   8770s]       side term: U548/S
[03/15 17:29:54   8770s]       side term: U543/S
[03/15 17:29:54   8770s]       side term: U538/S
[03/15 17:29:54   8770s]       side term: U536/S
[03/15 17:29:54   8770s]       side term: U402/S
[03/15 17:29:54   8770s]       side term: U401/S
[03/15 17:29:54   8770s]       side term: U395/S
[03/15 17:29:54   8770s]       side term: U393/S
[03/15 17:29:54   8770s]       side term: U377/S
[03/15 17:29:54   8770s]       side term: U375/S
[03/15 17:29:54   8770s]       side term: U373/S
[03/15 17:29:54   8770s]       side term: U368/S
[03/15 17:29:54   8770s]       side term: U345/S
[03/15 17:29:54   8770s]       side term: U344/S
[03/15 17:29:54   8770s]       side term: U343/S
[03/15 17:29:54   8770s]       side term: U342/S
[03/15 17:29:54   8770s]       side term: U341/S
[03/15 17:29:54   8770s]       side term: U339/S
[03/15 17:29:54   8770s]       side term: norm_inst/sfp_out_sign4_reg_0_/E
[03/15 17:29:54   8770s]       side term: norm_inst/sfp_out_sign4_reg_5_/E
[03/15 17:29:54   8770s]       side term: FE_OFC855_inst_17/I
[03/15 17:29:54   8770s]       side term: FE_OFC856_inst_17/I
[03/15 17:29:54   8770s]       side term: FE_OFC857_inst_17/I
[03/15 17:29:54   8770s]       side term: FE_OFC858_inst_17/I
[03/15 17:29:54   8770s]       side term: FE_OFC859_inst_17/I
[03/15 17:29:54   8770s]       side term: FE_OFC4239_inst_17/I
[03/15 17:29:54   8770s]       side term: FE_OFC4240_inst_17/I
[03/15 17:29:54   8770s] 
[03/15 17:29:54   8770s]     Added inst norm_inst/FE_PHC32979_n29727 (CKBD0)
[03/15 17:29:54   8770s]       sink term: norm_inst/FE_OFC3943_pmem_out_59/I
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_2733_0/A2
[03/15 17:29:54   8770s]       side term: norm_inst/U28120/A3
[03/15 17:29:54   8770s]       side term: norm_inst/U28033/A2
[03/15 17:29:54   8770s]       side term: norm_inst/U26795/A2
[03/15 17:29:54   8770s]       side term: norm_inst/U23838/A2
[03/15 17:29:54   8770s]       side term: norm_inst/U8430/A1
[03/15 17:29:54   8770s]       side term: norm_inst/FE_OFC3942_pmem_out_59/I
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_6105_0/I
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_6203_0/I
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_6204_0/I
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_6686_0/A2
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_6687_0/A2
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_6923_0/A1
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_8085_0/A2
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_9247_0/A1
[03/15 17:29:54   8770s] 
[03/15 17:29:54   8770s]     Added inst norm_inst/FE_PHC32980_FE_OFN1204_pmem_out_19 (CKBD0)
[03/15 17:29:54   8770s]       sink term: norm_inst/FE_OCPC12511_FE_OFN1204_pmem_out_19/I
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_8707_0/I
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_8001_0/A1
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_7878_0/B2
[03/15 17:29:54   8770s]       side term: norm_inst/U3308/A2
[03/15 17:29:54   8770s]       side term: norm_inst/U19231/A1
[03/15 17:29:54   8770s]       side term: norm_inst/U19232/A2
[03/15 17:29:54   8770s] 
[03/15 17:29:54   8770s]     Added inst norm_inst/FE_PHC32981_FE_OFN1837_pmem_out_79 (CKBD0)
[03/15 17:29:54   8770s]       sink term: norm_inst/FE_OCPC11793_FE_OFN1837_pmem_out_79/I
[03/15 17:29:54   8770s]       side term: norm_inst/U23215/A2
[03/15 17:29:54   8770s]       side term: norm_inst/U22951/A2
[03/15 17:29:54   8770s]       side term: norm_inst/U20097/A2
[03/15 17:29:54   8770s]       side term: norm_inst/U8413/A1
[03/15 17:29:54   8770s]       side term: norm_inst/U8404/A2
[03/15 17:29:54   8770s]       side term: norm_inst/U3219/A2
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_8185_0/A2
[03/15 17:29:54   8770s]       side term: norm_inst/FE_RC_8828_0/A2
[03/15 17:29:54   8770s] 
[03/15 17:29:54   8770s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC32982_n241 (CKBD0)
[03/15 17:29:54   8770s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U241/A2
[03/15 17:29:54   8770s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U206/A2
[03/15 17:29:54   8770s]       side term: ofifo_inst/col_idx_1__fifo_instance/FE_RC_7628_0/B1
[03/15 17:29:54   8770s]       side term: ofifo_inst/col_idx_1__fifo_instance/U207/A1
[03/15 17:29:54   8770s]       side term: ofifo_inst/col_idx_1__fifo_instance/U200/A1
[03/15 17:29:54   8770s]       side term: ofifo_inst/col_idx_1__fifo_instance/U144/A2
[03/15 17:29:54   8770s]       side term: ofifo_inst/col_idx_1__fifo_instance/U143/A1
[03/15 17:29:54   8770s]       side term: ofifo_inst/col_idx_1__fifo_instance/U139/B2
[03/15 17:29:54   8770s] 
[03/15 17:29:54   8770s]     Added inst norm_inst/FE_PHC32983_FE_OCPN9623_FE_OFN1818_pmem_out_99 (CKBD2)
[03/15 17:29:54   8770s]       sink term: norm_inst/U7876/A1
[03/15 17:29:54   8770s]       sink term: norm_inst/U13625/A1
[03/15 17:29:54   8770s]       sink term: norm_inst/U11276/A1
[03/15 17:29:54   8770s]       sink term: norm_inst/FE_RC_9544_0/A2
[03/15 17:29:54   8770s]       sink term: norm_inst/FE_RC_9545_0/A2
[03/15 17:29:54   8770s]       sink term: norm_inst/U14051/A1
[03/15 17:29:54   8770s]       side term: norm_inst/U111/A2
[03/15 17:29:54   8770s]       side term: norm_inst/U23270/A2
[03/15 17:29:54   8770s]       side term: norm_inst/U15010/A2
[03/15 17:29:54   8770s]       side term: norm_inst/U14453/A1
[03/15 17:29:54   8770s]       side term: norm_inst/U12388/A2
[03/15 17:29:54   8770s]       side term: norm_inst/U11412/A2
[03/15 17:29:54   8770s]       side term: norm_inst/U11386/A2
[03/15 17:29:54   8770s]       side term: norm_inst/U8411/A1
[03/15 17:29:54   8770s]       side term: norm_inst/U6551/A2
[03/15 17:29:54   8770s] 
[03/15 17:29:54   8770s]     Added inst norm_inst/FE_PHC32984_FE_OFN30442_pmem_out_119 (BUFFD3)
[03/15 17:29:54   8770s]       sink term: norm_inst/FE_RC_1070_0/A3
[03/15 17:29:54   8770s]       sink term: norm_inst/FE_RC_880_0/I
[03/15 17:29:54   8770s]       sink term: norm_inst/FE_RC_878_0/A2
[03/15 17:29:54   8770s]       sink term: norm_inst/U14597/A2
[03/15 17:29:54   8770s]       sink term: norm_inst/U14997/A2
[03/15 17:29:54   8770s]       side term: norm_inst/U22545/A1
[03/15 17:29:54   8770s]       side term: norm_inst/U11343/A1
[03/15 17:29:54   8770s]       side term: norm_inst/U11238/A1
[03/15 17:29:54   8770s] 
[03/15 17:29:54   8770s]     Added inst norm_inst/FE_PHC32985_FE_OFN30439_pmem_out_119 (CKBD4)
[03/15 17:29:54   8770s]       sink term: norm_inst/FE_RC_7134_0/A1
[03/15 17:29:54   8770s]       sink term: norm_inst/U16633/A1
[03/15 17:29:54   8770s]       sink term: norm_inst/U14368/A1
[03/15 17:29:54   8770s]       sink term: norm_inst/FE_RC_7941_1/A2
[03/15 17:29:54   8770s]       side term: norm_inst/FE_OFC7791_pmem_out_119/I
[03/15 17:29:54   8770s] 
[03/15 17:29:54   8770s]     Added inst ofifo_inst/col_idx_3__fifo_instance/FE_PHC32986_rd_ptr_3 (CKBD1)
[03/15 17:29:54   8770s]       sink term: ofifo_inst/col_idx_3__fifo_instance/FE_OFC1599_rd_ptr_3/I
[03/15 17:29:54   8770s] 
[03/15 17:29:54   8770s]     Added inst psum_mem_instance/FE_PHC32987_inst_10 (CKBD0)
[03/15 17:29:54   8770s]       sink term: psum_mem_instance/U40/A2
[03/15 17:29:54   8770s]       side term: psum_mem_instance/U21/A2
[03/15 17:29:54   8770s]       side term: psum_mem_instance/FE_RC_6379_0/A2
[03/15 17:29:54   8770s]       side term: psum_mem_instance/FE_OFC5033_inst_10_dup1/I
[03/15 17:29:54   8770s]       side term: psum_mem_instance/FE_RC_8520_0/A1
[03/15 17:29:54   8770s]       side term: psum_mem_instance/FE_RC_9514_0/A3
[03/15 17:29:54   8770s] 
[03/15 17:29:54   8770s]     Added inst psum_mem_instance/FE_PHC32988_FE_OFN708_N282 (CKBD0)
[03/15 17:29:54   8770s]       sink term: psum_mem_instance/memory8_reg_58_/E
[03/15 17:29:54   8770s]       sink term: psum_mem_instance/memory8_reg_54_/E
[03/15 17:29:54   8770s]       sink term: psum_mem_instance/memory8_reg_53_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_9_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_50_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_52_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_55_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_56_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_57_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_59_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_68_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_70_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_71_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_73_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_74_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_78_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_80_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_81_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_82_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_83_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_84_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_92_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_100_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_129_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_130_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_132_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_134_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/memory8_reg_150_/E
[03/15 17:29:54   8770s]       side term: psum_mem_instance/FE_OFC4248_N282/I
[03/15 17:29:54   8770s]       side term: psum_mem_instance/FE_OFC4828_N282/I
[03/15 17:29:54   8770s]       side term: psum_mem_instance/FE_OFC4829_N282/I
[03/15 17:29:54   8770s]       side term: psum_mem_instance/FE_OFC4830_N282/I
[03/15 17:29:54   8770s]       side term: psum_mem_instance/FE_OFC4831_N282/I
[03/15 17:29:54   8770s]       side term: psum_mem_instance/FE_OFC6050_N282/I
[03/15 17:29:54   8770s] 
[03/15 17:29:54   8770s]     Added inst norm_inst/FE_PHC32989_FE_OCPN10952_FE_OFN1205_pmem_out_19 (CKBD0)
[03/15 17:29:54   8770s]       sink term: norm_inst/FE_RC_6167_0/I
[03/15 17:29:54   8770s]       side term: norm_inst/U29083/S
[03/15 17:29:54   8770s] Worst hold path end point:
[03/15 17:29:54   8770s]   norm_inst/sfp_out_sign0_reg_19_/D
[03/15 17:29:54   8770s]     net: norm_inst/n30102 (nrTerm=2)
[03/15 17:29:54   8770s] ===========================================================================================
[03/15 17:29:54   8770s]   Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
[03/15 17:29:54   8770s] ------------------------------------------------------------------------------------------
[03/15 17:29:54   8770s]  Hold WNS :      -0.0762
[03/15 17:29:54   8770s]       TNS :      -1.0486
[03/15 17:29:54   8770s]       #VP :           60
[03/15 17:29:54   8770s]       TNS+:       2.9134/14 improved (0.2081 per commit, 73.534%)
[03/15 17:29:54   8770s]   Density :      67.137%
[03/15 17:29:54   8770s] ------------------------------------------------------------------------------------------
[03/15 17:29:54   8770s]  14 buffer added (phase total 14, total 14)
[03/15 17:29:54   8770s] ------------------------------------------------------------------------------------------
[03/15 17:29:54   8770s]  iteration   cpu=0:00:01.5 real=0:00:01.0
[03/15 17:29:54   8770s]  accumulated cpu=0:01:13 real=0:01:13 totSessionCpu=2:26:10 mem=3002.6M
[03/15 17:29:54   8770s] ------------------------------------------------------------------------------------------
[03/15 17:29:54   8770s]  hold buffering full eval pass rate : 83.33 %
[03/15 17:29:54   8770s]     there are 15 full evals passed out of 18 
[03/15 17:29:54   8770s] ===========================================================================================
[03/15 17:29:54   8770s] 
[03/15 17:29:54   8770s] Starting Phase 1 Step 2 Iter 2 ...
[03/15 17:29:55   8771s] 
[03/15 17:29:55   8771s]     Added inst norm_inst/FE_PHC32990_FE_OCPN10952_FE_OFN1205_pmem_out_19 (CKBD0)
[03/15 17:29:55   8771s]       sink term: norm_inst/FE_PHC32989_FE_OCPN10952_FE_OFN1205_pmem_out_19/I
[03/15 17:29:55   8771s]       side term: norm_inst/U29083/S
[03/15 17:29:55   8771s] 
[03/15 17:29:55   8771s]     Added inst norm_inst/FE_PHC32991_FE_OFN2018_pmem_out_59 (CKBD0)
[03/15 17:29:55   8771s]       sink term: norm_inst/U3428/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U29913/A1
[03/15 17:29:55   8771s]       side term: norm_inst/U27427/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U26601/A1
[03/15 17:29:55   8771s]       side term: norm_inst/U25837/A1
[03/15 17:29:55   8771s]       side term: norm_inst/U25354/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U14070/A1
[03/15 17:29:55   8771s]       side term: norm_inst/U13636/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U11436/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U11275/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U27427_dup/A2
[03/15 17:29:55   8771s] 
[03/15 17:29:55   8771s]     Added inst norm_inst/FE_PHC32992_FE_OFN30287_pmem_out_39 (CKBD0)
[03/15 17:29:55   8771s]       sink term: norm_inst/U10147/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U26761/A1
[03/15 17:29:55   8771s]       side term: norm_inst/U23726/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U18801/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U15032/A1
[03/15 17:29:55   8771s]       side term: norm_inst/U12950/A1
[03/15 17:29:55   8771s]       side term: norm_inst/U9485/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U7127/A1
[03/15 17:29:55   8771s]       side term: norm_inst/FE_RC_5949_0/B
[03/15 17:29:55   8771s] 
[03/15 17:29:55   8771s]     Added inst norm_inst/FE_PHC32993_FE_OFN1204_pmem_out_19 (CKBD0)
[03/15 17:29:55   8771s]       sink term: norm_inst/FE_PHC32980_FE_OFN1204_pmem_out_19/I
[03/15 17:29:55   8771s]       side term: norm_inst/FE_RC_8707_0/I
[03/15 17:29:55   8771s]       side term: norm_inst/FE_RC_8001_0/A1
[03/15 17:29:55   8771s]       side term: norm_inst/FE_RC_7878_0/B2
[03/15 17:29:55   8771s]       side term: norm_inst/U3308/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U19231/A1
[03/15 17:29:55   8771s]       side term: norm_inst/U19232/A2
[03/15 17:29:55   8771s] 
[03/15 17:29:55   8771s]     Added inst ofifo_inst/col_idx_1__fifo_instance/FE_PHC32994_n241 (CKBD0)
[03/15 17:29:55   8771s]       sink term: ofifo_inst/col_idx_1__fifo_instance/U241/A2
[03/15 17:29:55   8771s]       side term: ofifo_inst/col_idx_1__fifo_instance/U206/A2
[03/15 17:29:55   8771s] 
[03/15 17:29:55   8771s]     Added inst norm_inst/FE_PHC32995_FE_OFN2017_pmem_out_59 (CKBD0)
[03/15 17:29:55   8771s]       sink term: norm_inst/FE_OFC8093_pmem_out_59/I
[03/15 17:29:55   8771s]       side term: norm_inst/FE_RC_3782_0/A1
[03/15 17:29:55   8771s]       side term: norm_inst/FE_RC_3781_0/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U29637/S
[03/15 17:29:55   8771s]       side term: norm_inst/U29629/S
[03/15 17:29:55   8771s]       side term: norm_inst/U12009/A1
[03/15 17:29:55   8771s]       side term: norm_inst/U11909/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U10122/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U10077/A2
[03/15 17:29:55   8771s]       side term: norm_inst/FE_RC_6189_0/A1
[03/15 17:29:55   8771s]       side term: norm_inst/FE_RC_6198_0/A2
[03/15 17:29:55   8771s]       side term: norm_inst/FE_RC_7523_0/B1
[03/15 17:29:55   8771s]       side term: norm_inst/FE_RC_8194_0/A2
[03/15 17:29:55   8771s] 
[03/15 17:29:55   8771s]     Added inst FE_PHC32996_inst_17 (CKBD2)
[03/15 17:29:55   8771s]       sink term: FE_OFC857_inst_17/I
[03/15 17:29:55   8771s]       sink term: FE_OFC856_inst_17/I
[03/15 17:29:55   8771s]       side term: FE_PHC32978_inst_17/I
[03/15 17:29:55   8771s]       side term: U585/S
[03/15 17:29:55   8771s]       side term: U580/S
[03/15 17:29:55   8771s]       side term: U575/S
[03/15 17:29:55   8771s]       side term: U574/S
[03/15 17:29:55   8771s]       side term: U571/S
[03/15 17:29:55   8771s]       side term: U569/S
[03/15 17:29:55   8771s]       side term: U562/S
[03/15 17:29:55   8771s]       side term: U556/S
[03/15 17:29:55   8771s]       side term: U554/S
[03/15 17:29:55   8771s]       side term: U553/S
[03/15 17:29:55   8771s]       side term: U552/S
[03/15 17:29:55   8771s]       side term: U551/S
[03/15 17:29:55   8771s]       side term: U550/S
[03/15 17:29:55   8771s]       side term: U549/S
[03/15 17:29:55   8771s]       side term: U548/S
[03/15 17:29:55   8771s]       side term: U543/S
[03/15 17:29:55   8771s]       side term: U538/S
[03/15 17:29:55   8771s]       side term: U536/S
[03/15 17:29:55   8771s]       side term: U402/S
[03/15 17:29:55   8771s]       side term: U401/S
[03/15 17:29:55   8771s]       side term: U395/S
[03/15 17:29:55   8771s]       side term: U393/S
[03/15 17:29:55   8771s]       side term: U377/S
[03/15 17:29:55   8771s]       side term: U375/S
[03/15 17:29:55   8771s]       side term: U373/S
[03/15 17:29:55   8771s]       side term: U368/S
[03/15 17:29:55   8771s]       side term: U345/S
[03/15 17:29:55   8771s]       side term: U344/S
[03/15 17:29:55   8771s]       side term: U343/S
[03/15 17:29:55   8771s]       side term: U342/S
[03/15 17:29:55   8771s]       side term: U341/S
[03/15 17:29:55   8771s]       side term: U339/S
[03/15 17:29:55   8771s]       side term: norm_inst/sfp_out_sign4_reg_0_/E
[03/15 17:29:55   8771s]       side term: norm_inst/sfp_out_sign4_reg_5_/E
[03/15 17:29:55   8771s]       side term: FE_OFC855_inst_17/I
[03/15 17:29:55   8771s]       side term: FE_OFC858_inst_17/I
[03/15 17:29:55   8771s]       side term: FE_OFC859_inst_17/I
[03/15 17:29:55   8771s]       side term: FE_OFC4239_inst_17/I
[03/15 17:29:55   8771s]       side term: FE_OFC4240_inst_17/I
[03/15 17:29:55   8771s] 
[03/15 17:29:55   8771s]     Added inst norm_inst/FE_PHC32997_FE_OCPN9623_FE_OFN1818_pmem_out_99 (BUFFD2)
[03/15 17:29:55   8771s]       sink term: norm_inst/U23270/A2
[03/15 17:29:55   8771s]       sink term: norm_inst/U6551/A2
[03/15 17:29:55   8771s]       sink term: norm_inst/FE_PHC32983_FE_OCPN9623_FE_OFN1818_pmem_out_99/I
[03/15 17:29:55   8771s]       side term: norm_inst/U111/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U15010/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U14453/A1
[03/15 17:29:55   8771s]       side term: norm_inst/U12388/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U11412/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U11386/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U8411/A1
[03/15 17:29:55   8771s] 
[03/15 17:29:55   8771s]     Added inst norm_inst/FE_PHC32998_FE_OFN1837_pmem_out_79 (CKBD0)
[03/15 17:29:55   8771s]       sink term: norm_inst/FE_OCPC11793_FE_OFN1837_pmem_out_79/I
[03/15 17:29:55   8771s] 
[03/15 17:29:55   8771s]     Added inst norm_inst/FE_PHC32999_FE_OFN30442_pmem_out_119 (CKBD2)
[03/15 17:29:55   8771s]       sink term: norm_inst/U11238/A1
[03/15 17:29:55   8771s]       sink term: norm_inst/U11343/A1
[03/15 17:29:55   8771s]       sink term: norm_inst/FE_PHC32984_FE_OFN30442_pmem_out_119/I
[03/15 17:29:55   8771s]       side term: norm_inst/U22545/A1
[03/15 17:29:55   8771s] 
[03/15 17:29:55   8771s]     Added inst norm_inst/FE_PHC33000_FE_OFN1839_pmem_out_79 (CKBD0)
[03/15 17:29:55   8771s]       sink term: norm_inst/U30022/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U26459/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U20360/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U19795/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U19368/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U14991/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U14953/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U14898/A1
[03/15 17:29:55   8771s]       side term: norm_inst/U14624/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U14430/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U14379/A1
[03/15 17:29:55   8771s]       side term: norm_inst/U8089/A2
[03/15 17:29:55   8771s] 
[03/15 17:29:55   8771s]     Added inst norm_inst/FE_PHC33001_FE_OFN30442_pmem_out_119 (BUFFD1)
[03/15 17:29:55   8771s]       sink term: norm_inst/FE_RC_1070_0/A3
[03/15 17:29:55   8771s]       sink term: norm_inst/FE_RC_878_0/A2
[03/15 17:29:55   8771s]       sink term: norm_inst/FE_RC_880_0/I
[03/15 17:29:55   8771s]       side term: norm_inst/U14597/A2
[03/15 17:29:55   8771s]       side term: norm_inst/U14997/A2
[03/15 17:29:55   8771s] Worst hold path end point:
[03/15 17:29:55   8771s]   norm_inst/sfp_out_sign0_reg_19_/D
[03/15 17:29:55   8771s]     net: norm_inst/n30102 (nrTerm=2)
[03/15 17:29:55   8771s] ===========================================================================================
[03/15 17:29:55   8771s]   Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
[03/15 17:29:55   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:55   8771s]  Hold WNS :      -0.0552
[03/15 17:29:55   8771s]       TNS :      -0.4212
[03/15 17:29:55   8771s]       #VP :           18
[03/15 17:29:55   8771s]       TNS+:       0.6274/12 improved (0.0523 per commit, 59.832%)
[03/15 17:29:55   8771s]   Density :      67.141%
[03/15 17:29:55   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:55   8771s]  12 buffer added (phase total 26, total 26)
[03/15 17:29:55   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:55   8771s]  iteration   cpu=0:00:01.2 real=0:00:01.0
[03/15 17:29:55   8771s]  accumulated cpu=0:01:14 real=0:01:14 totSessionCpu=2:26:12 mem=3021.7M
[03/15 17:29:55   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:55   8771s]  hold buffering full eval pass rate : 46.43 %
[03/15 17:29:55   8771s]     there are 13 full evals passed out of 28 
[03/15 17:29:55   8771s] ===========================================================================================
[03/15 17:29:55   8771s] 
[03/15 17:29:55   8771s] Starting Phase 1 Step 2 Iter 3 ...
[03/15 17:29:56   8771s] 
[03/15 17:29:56   8771s]     Added inst norm_inst/FE_PHC33002_FE_OCPN10952_FE_OFN1205_pmem_out_19 (CKBD0)
[03/15 17:29:56   8771s]       sink term: norm_inst/FE_PHC32989_FE_OCPN10952_FE_OFN1205_pmem_out_19/I
[03/15 17:29:56   8771s] 
[03/15 17:29:56   8771s]     Added inst norm_inst/FE_PHC33003_FE_OFN30644_n (CKBD0)
[03/15 17:29:56   8771s]       sink term: norm_inst/U30021/A2
[03/15 17:29:56   8771s]       side term: norm_inst/U27765/A2
[03/15 17:29:56   8771s]       side term: norm_inst/U25365/A2
[03/15 17:29:56   8771s]       side term: norm_inst/U24752/A2
[03/15 17:29:56   8771s]       side term: norm_inst/U14476/A1
[03/15 17:29:56   8771s]       side term: norm_inst/U11353/A1
[03/15 17:29:56   8771s]       side term: norm_inst/U11274/A1
[03/15 17:29:56   8771s]       side term: norm_inst/U11012/A1
[03/15 17:29:56   8771s]       side term: norm_inst/U9746/A1
[03/15 17:29:56   8771s]       side term: norm_inst/U9124/A1
[03/15 17:29:56   8771s]       side term: norm_inst/U3471/A1
[03/15 17:29:56   8771s] 
[03/15 17:29:56   8771s]     Added inst norm_inst/FE_PHC33004_FE_OFN1204_pmem_out_19 (CKBD0)
[03/15 17:29:56   8771s]       sink term: norm_inst/FE_PHC32980_FE_OFN1204_pmem_out_19/I
[03/15 17:29:56   8771s] 
[03/15 17:29:56   8771s]     Added inst norm_inst/FE_PHC33005_FE_OFN30442_pmem_out_119 (CKBD2)
[03/15 17:29:56   8771s]       sink term: norm_inst/U22545/A1
[03/15 17:29:56   8771s]       side term: norm_inst/FE_PHC32999_FE_OFN30442_pmem_out_119/I
[03/15 17:29:56   8771s] 
[03/15 17:29:56   8771s]     Added inst norm_inst/FE_PHC33006_n29727 (CKBD0)
[03/15 17:29:56   8771s]       sink term: norm_inst/FE_OFC3943_pmem_out_59/I
[03/15 17:29:56   8771s] Worst hold path end point:
[03/15 17:29:56   8771s]   norm_inst/sfp_out_sign0_reg_19_/D
[03/15 17:29:56   8771s]     net: norm_inst/n30102 (nrTerm=2)
[03/15 17:29:56   8771s] ===========================================================================================
[03/15 17:29:56   8771s]   Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
[03/15 17:29:56   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:56   8771s]  Hold WNS :      -0.0340
[03/15 17:29:56   8771s]       TNS :      -0.1290
[03/15 17:29:56   8771s]       #VP :           13
[03/15 17:29:56   8771s]       TNS+:       0.2922/5 improved (0.0584 per commit, 69.373%)
[03/15 17:29:56   8771s]   Density :      67.142%
[03/15 17:29:56   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:56   8771s]  5 buffer added (phase total 31, total 31)
[03/15 17:29:56   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:56   8771s]  iteration   cpu=0:00:00.2 real=0:00:01.0
[03/15 17:29:56   8771s]  accumulated cpu=0:01:14 real=0:01:15 totSessionCpu=2:26:12 mem=3021.7M
[03/15 17:29:56   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:56   8771s]  hold buffering full eval pass rate : 29.41 %
[03/15 17:29:56   8771s]     there are 5 full evals passed out of 17 
[03/15 17:29:56   8771s] ===========================================================================================
[03/15 17:29:56   8771s] 
[03/15 17:29:56   8771s] Starting Phase 1 Step 2 Iter 4 ...
[03/15 17:29:56   8771s] 
[03/15 17:29:56   8771s]     Added inst norm_inst/FE_PHC33007_FE_OCPN10952_FE_OFN1205_pmem_out_19 (CKBD0)
[03/15 17:29:56   8771s]       sink term: norm_inst/FE_PHC33002_FE_OCPN10952_FE_OFN1205_pmem_out_19/I
[03/15 17:29:56   8771s] 
[03/15 17:29:56   8771s]     Added inst norm_inst/FE_PHC33008_FE_OFN1204_pmem_out_19 (CKBD0)
[03/15 17:29:56   8771s]       sink term: norm_inst/FE_PHC32980_FE_OFN1204_pmem_out_19/I
[03/15 17:29:56   8771s] 
[03/15 17:29:56   8771s]     Added inst norm_inst/FE_PHC33009_FE_OFN30442_pmem_out_119 (BUFFD1)
[03/15 17:29:56   8771s]       sink term: norm_inst/U11238/A1
[03/15 17:29:56   8771s]       side term: norm_inst/U11343/A1
[03/15 17:29:56   8771s]       side term: norm_inst/FE_PHC32984_FE_OFN30442_pmem_out_119/I
[03/15 17:29:56   8771s] Worst hold path end point:
[03/15 17:29:56   8771s]   norm_inst/sfp_out_sign3_reg_16_/D
[03/15 17:29:56   8771s]     net: norm_inst/n30066 (nrTerm=2)
[03/15 17:29:56   8771s] ===========================================================================================
[03/15 17:29:56   8771s]   Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
[03/15 17:29:56   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:56   8771s]  Hold WNS :      -0.0230
[03/15 17:29:56   8771s]       TNS :      -0.0413
[03/15 17:29:56   8771s]       #VP :            4
[03/15 17:29:56   8771s]       TNS+:       0.0877/3 improved (0.0292 per commit, 67.984%)
[03/15 17:29:56   8771s]   Density :      67.143%
[03/15 17:29:56   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:56   8771s]  3 buffer added (phase total 34, total 34)
[03/15 17:29:56   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:56   8771s]  iteration   cpu=0:00:00.1 real=0:00:00.0
[03/15 17:29:56   8771s]  accumulated cpu=0:01:14 real=0:01:15 totSessionCpu=2:26:12 mem=3021.7M
[03/15 17:29:56   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:56   8771s]  hold buffering full eval pass rate : 100.00 %
[03/15 17:29:56   8771s]     there are 3 full evals passed out of 3 
[03/15 17:29:56   8771s] ===========================================================================================
[03/15 17:29:56   8771s] 
[03/15 17:29:56   8771s] Starting Phase 1 Step 2 Iter 5 ...
[03/15 17:29:56   8771s] 
[03/15 17:29:56   8771s]     Added inst norm_inst/FE_PHC33010_FE_OFN1204_pmem_out_19 (BUFFD1)
[03/15 17:29:56   8771s]       sink term: norm_inst/FE_PHC33008_FE_OFN1204_pmem_out_19/I
[03/15 17:29:56   8771s] Worst hold path end point:
[03/15 17:29:56   8771s]   norm_inst/sfp_out_sign3_reg_16_/D
[03/15 17:29:56   8771s]     net: norm_inst/n30066 (nrTerm=2)
[03/15 17:29:56   8771s] ===========================================================================================
[03/15 17:29:56   8771s]   Phase 1 : Step 2 Iter 5 Summary (AddBuffer + LegalResize)
[03/15 17:29:56   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:56   8771s]  Hold WNS :      -0.0230
[03/15 17:29:56   8771s]       TNS :      -0.0234
[03/15 17:29:56   8771s]       #VP :            2
[03/15 17:29:56   8771s]       TNS+:       0.0179/1 improved (0.0179 per commit, 43.341%)
[03/15 17:29:56   8771s]   Density :      67.143%
[03/15 17:29:56   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:56   8771s]  1 buffer added (phase total 35, total 35)
[03/15 17:29:56   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:56   8771s]  iteration   cpu=0:00:00.1 real=0:00:00.0
[03/15 17:29:56   8771s]  accumulated cpu=0:01:14 real=0:01:15 totSessionCpu=2:26:12 mem=3021.7M
[03/15 17:29:56   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:56   8771s]  hold buffering full eval pass rate : 100.00 %
[03/15 17:29:56   8771s]     there are 1 full evals passed out of 1 
[03/15 17:29:56   8771s] ===========================================================================================
[03/15 17:29:56   8771s] 
[03/15 17:29:56   8771s] Starting Phase 1 Step 2 Iter 6 ...
[03/15 17:29:56   8771s] Worst hold path end point:
[03/15 17:29:56   8771s]   norm_inst/sfp_out_sign3_reg_16_/D
[03/15 17:29:56   8771s]     net: norm_inst/n30066 (nrTerm=2)
[03/15 17:29:56   8771s] ===========================================================================================
[03/15 17:29:56   8771s]   Phase 1 : Step 2 Iter 6 Summary (AddBuffer + LegalResize)
[03/15 17:29:56   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:56   8771s]  Hold WNS :      -0.0230
[03/15 17:29:56   8771s]       TNS :      -0.0234
[03/15 17:29:56   8771s]       #VP :            2
[03/15 17:29:56   8771s]   Density :      67.143%
[03/15 17:29:56   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:56   8771s]  0 buffer added (phase total 35, total 35)
[03/15 17:29:56   8771s] ------------------------------------------------------------------------------------------
[03/15 17:29:56   8771s]  iteration   cpu=0:00:00.1 real=0:00:00.0
[03/15 17:29:56   8771s]  accumulated cpu=0:01:15 real=0:01:15 totSessionCpu=2:26:12 mem=3021.7M
[03/15 17:29:56   8771s] ===========================================================================================
[03/15 17:29:56   8771s] 
[03/15 17:29:56   8771s] 
[03/15 17:29:56   8771s] Capturing REF for hold ...
[03/15 17:29:56   8771s]    Hold Timing Snapshot: (REF)
[03/15 17:29:56   8771s]              All PG WNS: -0.023
[03/15 17:29:56   8771s]              All PG TNS: -0.023
[03/15 17:29:56   8772s] 
[03/15 17:29:56   8772s] *info:    Total 35 cells added for Phase I
[03/15 17:29:56   8772s] --------------------------------------------------- 
[03/15 17:29:56   8772s]    Hold Timing Summary  - Phase I 
[03/15 17:29:56   8772s] --------------------------------------------------- 
[03/15 17:29:56   8772s]  Target slack:       0.0000 ns
[03/15 17:29:56   8772s]  View: BC_VIEW 
[03/15 17:29:56   8772s]    WNS:      -0.0230
[03/15 17:29:56   8772s]    TNS:      -0.0234
[03/15 17:29:56   8772s]    VP :            2
[03/15 17:29:56   8772s]    Worst hold path end point: norm_inst/sfp_out_sign3_reg_16_/D 
[03/15 17:29:56   8772s] --------------------------------------------------- 
[03/15 17:29:56   8772s] ** Profile ** Start :  cpu=0:00:00.0, mem=3021.7M
[03/15 17:29:56   8772s] ** Profile ** Other data :  cpu=0:00:00.0, mem=3021.7M
[03/15 17:29:57   8773s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3021.7M

------------------------------------------------------------
      Phase I Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.478  | -3.478  | -0.317  |
|           TNS (ns):| -2944.9 | -2913.7 | -31.164 |
|    Violating Paths:|  3612   |  3464   |   148   |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

Density: 67.143%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[03/15 17:29:57   8773s] *info: Hold Batch Commit is enabled
[03/15 17:29:57   8773s] *info: Levelized Batch Commit is enabled
[03/15 17:29:57   8773s] 
[03/15 17:29:57   8773s] Phase II ......
[03/15 17:29:57   8773s] Executing transform: AddBuffer
[03/15 17:29:57   8773s] Worst hold path end point:
[03/15 17:29:57   8773s]   norm_inst/sfp_out_sign3_reg_16_/D
[03/15 17:29:57   8773s]     net: norm_inst/n30066 (nrTerm=2)
[03/15 17:29:57   8773s] ===========================================================================================
[03/15 17:29:57   8773s]   Phase 2 : Step 1 Iter 0 Summary (AddBuffer)
[03/15 17:29:57   8773s] ------------------------------------------------------------------------------------------
[03/15 17:29:57   8773s]  Hold WNS :      -0.0230
[03/15 17:29:57   8773s]       TNS :      -0.0234
[03/15 17:29:57   8773s]       #VP :            2
[03/15 17:29:57   8773s]   Density :      67.143%
[03/15 17:29:57   8773s] ------------------------------------------------------------------------------------------
[03/15 17:29:57   8773s]  iteration   cpu=0:00:00.0 real=0:00:00.0
[03/15 17:29:57   8773s]  accumulated cpu=0:01:16 real=0:01:16 totSessionCpu=2:26:13 mem=3021.7M
[03/15 17:29:57   8773s] ===========================================================================================
[03/15 17:29:57   8773s] 
[03/15 17:29:57   8773s] Starting Phase 2 Step 1 Iter 1 ...
[03/15 17:29:57   8773s] 
[03/15 17:29:57   8773s]     Added inst norm_inst/FE_PHC33011_n29762 (BUFFD1)
[03/15 17:29:57   8773s]       sink term: norm_inst/FE_RC_1034_0/I
[03/15 17:29:57   8773s]       sink term: norm_inst/FE_RC_1032_0/A2
[03/15 17:29:57   8773s] 
[03/15 17:29:57   8773s]     Added inst norm_inst/FE_PHC33012_n29756 (CKBD4)
[03/15 17:29:57   8773s]       sink term: norm_inst/FE_RC_1002_0/A2
[03/15 17:29:57   8773s]       side term: norm_inst/U9685/A2
[03/15 17:29:57   8773s]       side term: norm_inst/FE_RC_1004_0/I
[03/15 17:29:57   8773s] Worst hold path end point:
[03/15 17:29:57   8773s]   norm_inst/sfp_out_sign3_reg_16_/D
[03/15 17:29:57   8773s]     net: norm_inst/n30066 (nrTerm=2)
[03/15 17:29:57   8773s] ===========================================================================================
[03/15 17:29:57   8773s]   Phase 2 : Step 1 Iter 1 Summary (AddBuffer)
[03/15 17:29:57   8773s] ------------------------------------------------------------------------------------------
[03/15 17:29:57   8773s]  Hold WNS :      -0.0098
[03/15 17:29:57   8773s]       TNS :      -0.0098
[03/15 17:29:57   8773s]       #VP :            1
[03/15 17:29:57   8773s]       TNS+:       0.0136/2 improved (0.0068 per commit, 58.120%)
[03/15 17:29:57   8773s]   Density :      67.144%
[03/15 17:29:57   8773s] ------------------------------------------------------------------------------------------
[03/15 17:29:57   8773s]  2 buffer added (phase total 2, total 37)
[03/15 17:29:57   8773s] ------------------------------------------------------------------------------------------
[03/15 17:29:57   8773s]  iteration   cpu=0:00:00.1 real=0:00:00.0
[03/15 17:29:57   8773s]  accumulated cpu=0:01:16 real=0:01:16 totSessionCpu=2:26:13 mem=3021.7M
[03/15 17:29:57   8773s] ------------------------------------------------------------------------------------------
[03/15 17:29:57   8773s]  hold buffering full eval pass rate : 100.00 %
[03/15 17:29:57   8773s]     there are 2 full evals passed out of 2 
[03/15 17:29:57   8773s] ===========================================================================================
[03/15 17:29:57   8773s] 
[03/15 17:29:57   8773s] Starting Phase 2 Step 1 Iter 2 ...
[03/15 17:29:57   8773s] 
[03/15 17:29:57   8773s]     Added inst norm_inst/FE_PHC33013_n29762 (CKBD1)
[03/15 17:29:57   8773s]       sink term: norm_inst/FE_RC_1032_0/A2
[03/15 17:29:57   8773s]       side term: norm_inst/FE_RC_1034_0/I
[03/15 17:29:57   8773s] Worst hold path end point:
[03/15 17:29:57   8773s]   norm_inst/sfp_out_sign3_reg_16_/D
[03/15 17:29:57   8773s]     net: norm_inst/n30066 (nrTerm=2)
[03/15 17:29:57   8773s] ===========================================================================================
[03/15 17:29:57   8773s]   Phase 2 : Step 1 Iter 2 Summary (AddBuffer)
[03/15 17:29:57   8773s] ------------------------------------------------------------------------------------------
[03/15 17:29:57   8773s]  Hold WNS :      -0.0008
[03/15 17:29:57   8773s]       TNS :      -0.0008
[03/15 17:29:57   8773s]       #VP :            1
[03/15 17:29:57   8773s]       TNS+:       0.0090/1 improved (0.0090 per commit, 91.837%)
[03/15 17:29:57   8773s]   Density :      67.145%
[03/15 17:29:57   8773s] ------------------------------------------------------------------------------------------
[03/15 17:29:57   8773s]  1 buffer added (phase total 3, total 38)
[03/15 17:29:57   8773s] ------------------------------------------------------------------------------------------
[03/15 17:29:57   8773s]  iteration   cpu=0:00:00.1 real=0:00:00.0
[03/15 17:29:57   8773s]  accumulated cpu=0:01:16 real=0:01:16 totSessionCpu=2:26:14 mem=3021.7M
[03/15 17:29:57   8773s] ------------------------------------------------------------------------------------------
[03/15 17:29:57   8773s]  hold buffering full eval pass rate : 100.00 %
[03/15 17:29:57   8773s]     there are 1 full evals passed out of 1 
[03/15 17:29:57   8773s] ===========================================================================================
[03/15 17:29:57   8773s] 
[03/15 17:29:57   8773s] Starting Phase 2 Step 1 Iter 3 ...
[03/15 17:29:57   8773s] 
[03/15 17:29:57   8773s]     Added inst norm_inst/FE_PHC33014_FE_RN_343_0 (CKBD1)
[03/15 17:29:57   8773s]       sink term: norm_inst/FE_RC_1032_0/B2
[03/15 17:29:57   8773s] Worst hold path end point:
[03/15 17:29:57   8773s]   psum_mem_instance/memory11_reg_126_/E
[03/15 17:29:57   8773s]     net: psum_mem_instance/FE_OFN770_N288 (nrTerm=8)
[03/15 17:29:57   8773s] ===========================================================================================
[03/15 17:29:57   8773s]   Phase 2 : Step 1 Iter 3 Summary (AddBuffer)
[03/15 17:29:57   8773s] ------------------------------------------------------------------------------------------
[03/15 17:29:57   8773s]  Hold WNS :       0.0005
[03/15 17:29:57   8773s]       TNS :       0.0000
[03/15 17:29:57   8773s]       #VP :            0
[03/15 17:29:57   8773s]       TNS+:       0.0008/1 improved (0.0008 per commit, 100.000%)
[03/15 17:29:57   8773s]   Density :      67.145%
[03/15 17:29:57   8773s] ------------------------------------------------------------------------------------------
[03/15 17:29:57   8773s]  1 buffer added (phase total 4, total 39)
[03/15 17:29:57   8773s] ------------------------------------------------------------------------------------------
[03/15 17:29:57   8773s]  iteration   cpu=0:00:00.1 real=0:00:00.0
[03/15 17:29:57   8773s]  accumulated cpu=0:01:16 real=0:01:16 totSessionCpu=2:26:14 mem=3021.7M
[03/15 17:29:57   8773s] ------------------------------------------------------------------------------------------
[03/15 17:29:57   8773s]  hold buffering full eval pass rate : 100.00 %
[03/15 17:29:57   8773s]     there are 1 full evals passed out of 1 
[03/15 17:29:57   8773s] ===========================================================================================
[03/15 17:29:57   8773s] 
[03/15 17:29:57   8773s] 
[03/15 17:29:57   8773s] Capturing REF for hold ...
[03/15 17:29:57   8773s]    Hold Timing Snapshot: (REF)
[03/15 17:29:57   8773s]              All PG WNS: 0.001
[03/15 17:29:57   8773s]              All PG TNS: 0.000
[03/15 17:29:58   8773s] 
[03/15 17:29:58   8773s] *info:    Total 4 cells added for Phase II
[03/15 17:29:58   8774s] --------------------------------------------------- 
[03/15 17:29:58   8774s]    Hold Timing Summary  - Phase II 
[03/15 17:29:58   8774s] --------------------------------------------------- 
[03/15 17:29:58   8774s]  Target slack:       0.0000 ns
[03/15 17:29:58   8774s]  View: BC_VIEW 
[03/15 17:29:58   8774s]    WNS:       0.0005
[03/15 17:29:58   8774s]    TNS:       0.0000
[03/15 17:29:58   8774s]    VP :            0
[03/15 17:29:58   8774s]    Worst hold path end point: psum_mem_instance/memory11_reg_126_/E 
[03/15 17:29:58   8774s] --------------------------------------------------- 
[03/15 17:29:58   8774s] ** Profile ** Start :  cpu=0:00:00.0, mem=3021.7M
[03/15 17:29:58   8774s] ** Profile ** Other data :  cpu=0:00:00.0, mem=3021.7M
[03/15 17:29:59   8774s] ** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3021.7M

------------------------------------------------------------
     Phase II Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.478  | -3.478  | -0.317  |
|           TNS (ns):| -2944.9 | -2913.7 | -31.164 |
|    Violating Paths:|  3612   |  3464   |   148   |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

Density: 67.145%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[03/15 17:29:59   8775s] 
[03/15 17:29:59   8775s] *** Finished Core Fixing (fixHold) cpu=0:01:18 real=0:01:18 totSessionCpu=2:26:15 mem=3021.7M density=67.145% ***
[03/15 17:29:59   8775s] 
[03/15 17:29:59   8775s] *info:
[03/15 17:29:59   8775s] *info: Added a total of 39 cells to fix/reduce hold violation
[03/15 17:29:59   8775s] *info:          in which 13 termBuffering
[03/15 17:29:59   8775s] *info:          in which 0 dummyBuffering
[03/15 17:29:59   8775s] *info:
[03/15 17:29:59   8775s] *info: Summary: 
[03/15 17:29:59   8775s] *info:            4 cells of type 'BUFFD1' (4.0, 	38.349) used
[03/15 17:29:59   8775s] *info:            1 cell  of type 'BUFFD2' (6.0, 	17.835) used
[03/15 17:29:59   8775s] *info:            1 cell  of type 'BUFFD3' (7.0, 	12.229) used
[03/15 17:29:59   8775s] *info:           24 cells of type 'CKBD0' (4.0, 	79.291) used
[03/15 17:29:59   8775s] *info:            3 cells of type 'CKBD1' (4.0, 	39.802) used
[03/15 17:29:59   8775s] *info:            4 cells of type 'CKBD2' (6.0, 	20.021) used
[03/15 17:29:59   8775s] *info:            2 cells of type 'CKBD4' (9.0, 	10.101) used
[03/15 17:29:59   8775s] 
[03/15 17:29:59   8775s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3037.7M
[03/15 17:30:00   8775s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.250, REAL:0.246, MEM:3037.7M
[03/15 17:30:00   8775s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3037.7M
[03/15 17:30:00   8775s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3037.7M
[03/15 17:30:00   8775s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3037.7M
[03/15 17:30:00   8775s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.150, REAL:0.154, MEM:3037.7M
[03/15 17:30:00   8775s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3037.7M
[03/15 17:30:00   8775s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.002, MEM:3037.7M
[03/15 17:30:00   8775s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.280, REAL:0.280, MEM:3037.7M
[03/15 17:30:00   8775s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.280, REAL:0.280, MEM:3037.7M
[03/15 17:30:00   8775s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.25708.21
[03/15 17:30:00   8775s] OPERPROF: Starting RefinePlace at level 1, MEM:3037.7M
[03/15 17:30:00   8775s] *** Starting refinePlace (2:26:16 mem=3037.7M) ***
[03/15 17:30:00   8776s] Total net bbox length = 1.494e+06 (6.834e+05 8.110e+05) (ext = 4.911e+04)
[03/15 17:30:00   8776s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:30:00   8776s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3037.7M
[03/15 17:30:00   8776s] Starting refinePlace ...
[03/15 17:30:00   8776s]   Spread Effort: high, standalone mode, useDDP on.
[03/15 17:30:00   8776s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=3037.7MB) @(2:26:16 - 2:26:16).
[03/15 17:30:00   8776s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:30:00   8776s] wireLenOptFixPriorityInst 12017 inst fixed
[03/15 17:30:01   8776s] 
[03/15 17:30:01   8776s] Running Spiral with 1 thread in Normal Mode  fetchWidth=400 
[03/15 17:30:02   8778s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:30:02   8778s] [CPU] RefinePlace/Legalization (cpu=0:00:01.9, real=0:00:02.0, mem=3037.7MB) @(2:26:17 - 2:26:18).
[03/15 17:30:02   8778s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/15 17:30:02   8778s] 	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 3037.7MB
[03/15 17:30:02   8778s] Statistics of distance of Instance movement in refine placement:
[03/15 17:30:02   8778s]   maximum (X+Y) =         0.00 um
[03/15 17:30:02   8778s]   mean    (X+Y) =         0.00 um
[03/15 17:30:02   8778s] Summary Report:
[03/15 17:30:02   8778s] Instances move: 0 (out of 88320 movable)
[03/15 17:30:02   8778s] Instances flipped: 0
[03/15 17:30:02   8778s] Mean displacement: 0.00 um
[03/15 17:30:02   8778s] Max displacement: 0.00 um 
[03/15 17:30:02   8778s] Total instances moved : 0
[03/15 17:30:02   8778s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.320, REAL:2.320, MEM:3037.7M
[03/15 17:30:02   8778s] Total net bbox length = 1.494e+06 (6.834e+05 8.110e+05) (ext = 4.911e+04)
[03/15 17:30:02   8778s] Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 3037.7MB
[03/15 17:30:02   8778s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=3037.7MB) @(2:26:16 - 2:26:18).
[03/15 17:30:02   8778s] *** Finished refinePlace (2:26:19 mem=3037.7M) ***
[03/15 17:30:02   8778s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.25708.21
[03/15 17:30:02   8778s] OPERPROF: Finished RefinePlace at level 1, CPU:2.560, REAL:2.563, MEM:3037.7M
[03/15 17:30:03   8778s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3037.7M
[03/15 17:30:03   8779s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.240, MEM:3037.7M
[03/15 17:30:03   8779s] Finished re-routing un-routed nets (0:00:00.1 3037.7M)
[03/15 17:30:03   8779s] 
[03/15 17:30:03   8779s] OPERPROF: Starting DPlace-Init at level 1, MEM:3037.7M
[03/15 17:30:03   8779s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3037.7M
[03/15 17:30:03   8779s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.148, MEM:3037.7M
[03/15 17:30:03   8779s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3037.7M
[03/15 17:30:03   8779s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.002, MEM:3037.7M
[03/15 17:30:03   8779s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.269, MEM:3037.7M
[03/15 17:30:04   8780s] 
[03/15 17:30:04   8780s] Density : 0.6714
[03/15 17:30:04   8780s] Max route overflow : 0.0000
[03/15 17:30:04   8780s] 
[03/15 17:30:04   8780s] 
[03/15 17:30:04   8780s] *** Finish Physical Update (cpu=0:00:05.0 real=0:00:05.0 mem=3037.7M) ***
[03/15 17:30:04   8780s] ** Profile ** Start :  cpu=0:00:00.0, mem=3037.7M
[03/15 17:30:04   8780s] ** Profile ** Other data :  cpu=0:00:00.0, mem=3037.7M
[03/15 17:30:05   8780s] ** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3037.7M

------------------------------------------------------------
     After refinePlace Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.478  | -3.478  | -0.317  |
|           TNS (ns):| -2944.9 | -2913.7 | -31.164 |
|    Violating Paths:|  3612   |  3464   |   148   |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

Density: 67.145%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
[03/15 17:30:05   8780s] *** Finish Post CTS Hold Fixing (cpu=0:01:23 real=0:01:24 totSessionCpu=2:26:21 mem=3037.7M density=67.145%) ***
[03/15 17:30:05   8781s] (I,S,L,T): WC_VIEW: 271.739, 208.477, 3.38375, 483.601
[03/15 17:30:05   8781s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.25708.15
[03/15 17:30:05   8781s] *** HoldOpt [finish] : cpu/real = 0:00:21.7/0:00:21.7 (1.0), totSession cpu/real = 2:26:21.4/2:27:53.4 (1.0), mem = 3002.6M
[03/15 17:30:05   8781s] **INFO: total 39 insts, 0 nets marked don't touch
[03/15 17:30:05   8781s] **INFO: total 39 insts, 0 nets marked don't touch DB property
[03/15 17:30:05   8781s] **INFO: total 39 insts, 0 nets unmarked don't touch

[03/15 17:30:05   8781s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3002.6M
[03/15 17:30:06   8781s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.240, REAL:0.235, MEM:3002.6M
[03/15 17:30:06   8781s] TotalInstCnt at PhyDesignMc Destruction: 88,429
[03/15 17:30:06   8781s] 
[03/15 17:30:06   8781s] =============================================================================================
[03/15 17:30:06   8781s]  Step TAT Report for HoldOpt #1
[03/15 17:30:06   8781s] =============================================================================================
[03/15 17:30:06   8781s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 17:30:06   8781s] ---------------------------------------------------------------------------------------------
[03/15 17:30:06   8781s] [ ViewPruning            ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/15 17:30:06   8781s] [ RefinePlace            ]      1   0:00:05.1  (   5.9 % )     0:00:05.1 /  0:00:05.1    1.0
[03/15 17:30:06   8781s] [ TimingUpdate           ]      6   0:00:02.0  (   2.3 % )     0:00:19.9 /  0:00:20.1    1.0
[03/15 17:30:06   8781s] [ FullDelayCalc          ]      1   0:00:17.9  (  21.0 % )     0:00:17.9 /  0:00:18.1    1.0
[03/15 17:30:06   8781s] [ QThreadMaster          ]      1   0:00:31.3  (  36.8 % )     0:00:31.3 /  0:00:31.1    1.0
[03/15 17:30:06   8781s] [ OptSummaryReport       ]      5   0:00:00.4  (   0.4 % )     0:00:05.6 /  0:00:05.7    1.0
[03/15 17:30:06   8781s] [ TimingReport           ]      5   0:00:00.0  (   0.0 % )     0:00:03.7 /  0:00:03.7    1.0
[03/15 17:30:06   8781s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:02.1 /  0:00:02.1    1.0
[03/15 17:30:06   8781s] [ SlackTraversorInit     ]      3   0:00:03.5  (   4.1 % )     0:00:03.5 /  0:00:03.5    1.0
[03/15 17:30:06   8781s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[03/15 17:30:06   8781s] [ LibAnalyzerInit        ]      3   0:00:03.0  (   3.5 % )     0:00:03.0 /  0:00:03.0    1.0
[03/15 17:30:06   8781s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[03/15 17:30:06   8781s] [ PlacerInterfaceInit    ]      1   0:00:00.8  (   0.9 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 17:30:06   8781s] [ RouteCongInterfaceInit ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/15 17:30:06   8781s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/15 17:30:06   8781s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.0 % )     0:00:03.0 /  0:00:03.0    1.0
[03/15 17:30:06   8781s] [ OptGetWeight           ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:30:06   8781s] [ OptEval                ]     10   0:00:01.5  (   1.8 % )     0:00:01.5 /  0:00:01.5    1.0
[03/15 17:30:06   8781s] [ OptCommit              ]     10   0:00:00.2  (   0.2 % )     0:00:01.4 /  0:00:01.4    1.0
[03/15 17:30:06   8781s] [ IncrTimingUpdate       ]     20   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[03/15 17:30:06   8781s] [ PostCommitDelayUpdate  ]     11   0:00:00.0  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/15 17:30:06   8781s] [ IncrDelayCalc          ]     39   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/15 17:30:06   8781s] [ HoldTimerCalcSummary   ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:30:06   8781s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:30:06   8781s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:30:06   8781s] [ HoldReEval             ]     10   0:00:00.8  (   0.9 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 17:30:06   8781s] [ HoldCollectNode        ]     14   0:00:00.7  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.0
[03/15 17:30:06   8781s] [ HoldSortNodeList       ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:30:06   8781s] [ HoldBottleneckCount    ]     11   0:00:01.7  (   2.0 % )     0:00:01.7 /  0:00:01.7    1.0
[03/15 17:30:06   8781s] [ HoldCacheNodeWeight    ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[03/15 17:30:06   8781s] [ HoldBuildSlackGraph    ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.4
[03/15 17:30:06   8781s] [ HoldDBCommit           ]     10   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.8
[03/15 17:30:06   8781s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:30:06   8781s] [ GenerateDrvReportData  ]      1   0:00:02.1  (   2.5 % )     0:00:02.1 /  0:00:02.1    1.0
[03/15 17:30:06   8781s] [ ReportAnalysisSummary  ]     10   0:00:03.7  (   4.3 % )     0:00:03.7 /  0:00:03.7    1.0
[03/15 17:30:06   8781s] [ MISC                   ]          0:00:09.6  (  11.2 % )     0:00:09.6 /  0:00:09.6    1.0
[03/15 17:30:06   8781s] ---------------------------------------------------------------------------------------------
[03/15 17:30:06   8781s]  HoldOpt #1 TOTAL                   0:01:25.2  ( 100.0 % )     0:01:25.2 /  0:01:25.3    1.0
[03/15 17:30:06   8781s] ---------------------------------------------------------------------------------------------
[03/15 17:30:06   8781s] 
[03/15 17:30:06   8781s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2870.6M
[03/15 17:30:06   8781s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.120, REAL:0.119, MEM:2870.6M
[03/15 17:30:06   8781s] *** Steiner Routed Nets: 2.967%; Threshold: 100; Threshold for Hold: 100
[03/15 17:30:06   8781s] ### Creating LA Mngr. totSessionCpu=2:26:22 mem=2870.6M
[03/15 17:30:06   8781s] ### Creating LA Mngr, finished. totSessionCpu=2:26:22 mem=2870.6M
[03/15 17:30:06   8782s] Re-routed 0 nets
[03/15 17:30:06   8782s] GigaOpt_HOLD: Recover setup timing after hold fixing
[03/15 17:30:07   8782s] GigaOpt: WNS changes after routing: -3.478 -> -3.478 (bump = 0.0)
[03/15 17:30:07   8782s] GigaOpt: WNS bump threshold: 0.0129
[03/15 17:30:07   8782s] GigaOpt: Skipping postEco optimization
[03/15 17:30:07   8783s] GigaOpt: WNS changes after postEco optimization: -3.478 -> -3.478 (bump = 0.0)
[03/15 17:30:07   8783s] GigaOpt: Skipping nonLegal postEco optimization
[03/15 17:30:07   8783s] *** Steiner Routed Nets: 2.967%; Threshold: 100; Threshold for Hold: 100
[03/15 17:30:07   8783s] ### Creating LA Mngr. totSessionCpu=2:26:23 mem=2872.1M
[03/15 17:30:07   8783s] ### Creating LA Mngr, finished. totSessionCpu=2:26:23 mem=2872.1M
[03/15 17:30:07   8783s] Re-routed 0 nets
[03/15 17:30:08   8784s] GigaOpt: WNS changes after postEco optimization: -3.478 -> -3.478 (bump = 0.0, threshold = 0.0129)
[03/15 17:30:08   8784s] GigaOpt: Skipping post-eco TNS optimization
[03/15 17:30:09   8784s] 
[03/15 17:30:09   8784s] Active setup views:
[03/15 17:30:09   8784s]  WC_VIEW
[03/15 17:30:09   8784s]   Dominating endpoints: 0
[03/15 17:30:09   8784s]   Dominating TNS: -0.000
[03/15 17:30:09   8784s] 
[03/15 17:30:09   8785s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2872.14 MB )
[03/15 17:30:09   8785s] (I)       Started Loading and Dumping File ( Curr Mem: 2872.14 MB )
[03/15 17:30:09   8785s] (I)       Reading DB...
[03/15 17:30:09   8785s] (I)       Read data from FE... (mem=2872.1M)
[03/15 17:30:09   8785s] (I)       Read nodes and places... (mem=2872.1M)
[03/15 17:30:09   8785s] (I)       Done Read nodes and places (cpu=0.130s, mem=2904.0M)
[03/15 17:30:09   8785s] (I)       Read nets... (mem=2904.0M)
[03/15 17:30:09   8785s] (I)       Done Read nets (cpu=0.320s, mem=2938.0M)
[03/15 17:30:09   8785s] (I)       Done Read data from FE (cpu=0.450s, mem=2938.0M)
[03/15 17:30:09   8785s] (I)       before initializing RouteDB syMemory usage = 2938.0 MB
[03/15 17:30:09   8785s] (I)       Build term to term wires: false
[03/15 17:30:09   8785s] (I)       Honor MSV route constraint: false
[03/15 17:30:09   8785s] (I)       Maximum routing layer  : 127
[03/15 17:30:09   8785s] (I)       Minimum routing layer  : 2
[03/15 17:30:09   8785s] (I)       Supply scale factor H  : 1.00
[03/15 17:30:09   8785s] (I)       Supply scale factor V  : 1.00
[03/15 17:30:09   8785s] (I)       Tracks used by clock wire: 0
[03/15 17:30:09   8785s] (I)       Reverse direction      : 
[03/15 17:30:09   8785s] (I)       Honor partition pin guides: true
[03/15 17:30:09   8785s] (I)       Route selected nets only: false
[03/15 17:30:09   8785s] (I)       Route secondary PG pins: false
[03/15 17:30:09   8785s] (I)       Second PG max fanout   : 2147483647
[03/15 17:30:09   8785s] (I)       Apply function for special wires: true
[03/15 17:30:09   8785s] (I)       Layer by layer blockage reading: true
[03/15 17:30:09   8785s] (I)       Offset calculation fix : true
[03/15 17:30:09   8785s] (I)       Route stripe layer range: 
[03/15 17:30:09   8785s] (I)       Honor partition fences : 
[03/15 17:30:09   8785s] (I)       Honor partition pin    : 
[03/15 17:30:09   8785s] (I)       Honor partition fences with feedthrough: 
[03/15 17:30:09   8785s] (I)       Counted 14541 PG shapes. We will not process PG shapes layer by layer.
[03/15 17:30:09   8785s] (I)       Use row-based GCell size
[03/15 17:30:09   8785s] (I)       Use row-based GCell align
[03/15 17:30:09   8785s] (I)       GCell unit size   : 3600
[03/15 17:30:09   8785s] (I)       GCell multiplier  : 1
[03/15 17:30:09   8785s] (I)       GCell row height  : 3600
[03/15 17:30:09   8785s] (I)       Actual row height : 3600
[03/15 17:30:09   8785s] (I)       GCell align ref   : 20000 20000
[03/15 17:30:09   8785s] [NR-eGR] Track table information for default rule: 
[03/15 17:30:09   8785s] [NR-eGR] M1 has no routable track
[03/15 17:30:09   8785s] [NR-eGR] M2 has single uniform track structure
[03/15 17:30:09   8785s] [NR-eGR] M3 has single uniform track structure
[03/15 17:30:09   8785s] [NR-eGR] M4 has single uniform track structure
[03/15 17:30:09   8785s] [NR-eGR] M5 has single uniform track structure
[03/15 17:30:09   8785s] [NR-eGR] M6 has single uniform track structure
[03/15 17:30:09   8785s] [NR-eGR] M7 has single uniform track structure
[03/15 17:30:09   8785s] [NR-eGR] M8 has single uniform track structure
[03/15 17:30:09   8785s] (I)       ===========================================================================
[03/15 17:30:09   8785s] (I)       == Report All Rule Vias ==
[03/15 17:30:09   8785s] (I)       ===========================================================================
[03/15 17:30:09   8785s] (I)        Via Rule : (Default)
[03/15 17:30:09   8785s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/15 17:30:09   8785s] (I)       ---------------------------------------------------------------------------
[03/15 17:30:09   8785s] (I)        1    3 : VIA12_1cut_V               10 : VIA12_2cut_N             
[03/15 17:30:09   8785s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/15 17:30:09   8785s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/15 17:30:09   8785s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/15 17:30:09   8785s] (I)        5   57 : VIA56_1cut                 68 : VIA56_2cut_N             
[03/15 17:30:09   8785s] (I)        6   73 : VIA67_1cut                 82 : VIA67_2cut_N             
[03/15 17:30:09   8785s] (I)        7   85 : VIA78_1cut                 96 : VIA78_2cut_N             
[03/15 17:30:09   8785s] (I)        8    0 : ---                         0 : ---                      
[03/15 17:30:09   8785s] (I)       ===========================================================================
[03/15 17:30:09   8785s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 2938.02 MB )
[03/15 17:30:09   8785s] [NR-eGR] Read 21604 PG shapes
[03/15 17:30:09   8785s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2938.02 MB )
[03/15 17:30:09   8785s] [NR-eGR] #Routing Blockages  : 0
[03/15 17:30:09   8785s] [NR-eGR] #Instance Blockages : 0
[03/15 17:30:09   8785s] [NR-eGR] #PG Blockages       : 21604
[03/15 17:30:09   8785s] [NR-eGR] #Bump Blockages     : 0
[03/15 17:30:09   8785s] [NR-eGR] #Boundary Blockages : 0
[03/15 17:30:09   8785s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/15 17:30:09   8785s] [NR-eGR] Num Prerouted Nets = 143  Num Prerouted Wires = 37227
[03/15 17:30:09   8785s] (I)       readDataFromPlaceDB
[03/15 17:30:09   8785s] (I)       Read net information..
[03/15 17:30:09   8785s] [NR-eGR] Read numTotalNets=93136  numIgnoredNets=143
[03/15 17:30:09   8785s] (I)       Read testcase time = 0.030 seconds
[03/15 17:30:09   8785s] 
[03/15 17:30:09   8785s] (I)       early_global_route_priority property id does not exist.
[03/15 17:30:09   8785s] (I)       Start initializing grid graph
[03/15 17:30:09   8785s] (I)       End initializing grid graph
[03/15 17:30:09   8785s] (I)       Model blockages into capacity
[03/15 17:30:09   8785s] (I)       Read Num Blocks=21604  Num Prerouted Wires=37227  Num CS=0
[03/15 17:30:09   8785s] (I)       Started Modeling ( Curr Mem: 2958.60 MB )
[03/15 17:30:09   8785s] (I)       Started Modeling Layer 1 ( Curr Mem: 2958.60 MB )
[03/15 17:30:09   8785s] (I)       Started Modeling Layer 2 ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Layer 1 (V) : #blockages 9134 : #preroutes 13162
[03/15 17:30:10   8785s] (I)       Finished Modeling Layer 2 ( CPU: 0.03 sec, Real: 0.02 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Started Modeling Layer 3 ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Layer 2 (H) : #blockages 8300 : #preroutes 20049
[03/15 17:30:10   8785s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Started Modeling Layer 4 ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Layer 3 (V) : #blockages 4170 : #preroutes 3743
[03/15 17:30:10   8785s] (I)       Finished Modeling Layer 4 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Started Modeling Layer 5 ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 239
[03/15 17:30:10   8785s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Started Modeling Layer 6 ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 34
[03/15 17:30:10   8785s] (I)       Finished Modeling Layer 6 ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Started Modeling Layer 7 ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/15 17:30:10   8785s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Started Modeling Layer 8 ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/15 17:30:10   8785s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Finished Modeling ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       -- layer congestion ratio --
[03/15 17:30:10   8785s] (I)       Layer 1 : 0.100000
[03/15 17:30:10   8785s] (I)       Layer 2 : 0.700000
[03/15 17:30:10   8785s] (I)       Layer 3 : 0.700000
[03/15 17:30:10   8785s] (I)       Layer 4 : 0.700000
[03/15 17:30:10   8785s] (I)       Layer 5 : 0.700000
[03/15 17:30:10   8785s] (I)       Layer 6 : 0.700000
[03/15 17:30:10   8785s] (I)       Layer 7 : 0.700000
[03/15 17:30:10   8785s] (I)       Layer 8 : 0.700000
[03/15 17:30:10   8785s] (I)       ----------------------------
[03/15 17:30:10   8785s] (I)       Number of ignored nets = 143
[03/15 17:30:10   8785s] (I)       Number of fixed nets = 143.  Ignored: Yes
[03/15 17:30:10   8785s] (I)       Number of clock nets = 266.  Ignored: No
[03/15 17:30:10   8785s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/15 17:30:10   8785s] (I)       Number of special nets = 0.  Ignored: Yes
[03/15 17:30:10   8785s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/15 17:30:10   8785s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/15 17:30:10   8785s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/15 17:30:10   8785s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/15 17:30:10   8785s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/15 17:30:10   8785s] [NR-eGR] There are 123 clock nets ( 123 with NDR ).
[03/15 17:30:10   8785s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2958.6 MB
[03/15 17:30:10   8785s] (I)       Ndr track 0 does not exist
[03/15 17:30:10   8785s] (I)       Ndr track 0 does not exist
[03/15 17:30:10   8785s] (I)       Layer1  viaCost=300.00
[03/15 17:30:10   8785s] (I)       Layer2  viaCost=100.00
[03/15 17:30:10   8785s] (I)       Layer3  viaCost=100.00
[03/15 17:30:10   8785s] (I)       Layer4  viaCost=100.00
[03/15 17:30:10   8785s] (I)       Layer5  viaCost=100.00
[03/15 17:30:10   8785s] (I)       Layer6  viaCost=200.00
[03/15 17:30:10   8785s] (I)       Layer7  viaCost=100.00
[03/15 17:30:10   8785s] (I)       ---------------------Grid Graph Info--------------------
[03/15 17:30:10   8785s] (I)       Routing area        : (0, 0) - (1520400, 1516000)
[03/15 17:30:10   8785s] (I)       Core area           : (20000, 20000) - (1500400, 1496000)
[03/15 17:30:10   8785s] (I)       Site width          :   400  (dbu)
[03/15 17:30:10   8785s] (I)       Row height          :  3600  (dbu)
[03/15 17:30:10   8785s] (I)       GCell row height    :  3600  (dbu)
[03/15 17:30:10   8785s] (I)       GCell width         :  3600  (dbu)
[03/15 17:30:10   8785s] (I)       GCell height        :  3600  (dbu)
[03/15 17:30:10   8785s] (I)       Grid                :   422   421     8
[03/15 17:30:10   8785s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/15 17:30:10   8785s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/15 17:30:10   8785s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/15 17:30:10   8785s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/15 17:30:10   8785s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/15 17:30:10   8785s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/15 17:30:10   8785s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/15 17:30:10   8785s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/15 17:30:10   8785s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/15 17:30:10   8785s] (I)       Total num of tracks :     0  3801  3789  3801  3789  3801   947   950
[03/15 17:30:10   8785s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/15 17:30:10   8785s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/15 17:30:10   8785s] (I)       --------------------------------------------------------
[03/15 17:30:10   8785s] 
[03/15 17:30:10   8785s] [NR-eGR] ============ Routing rule table ============
[03/15 17:30:10   8785s] [NR-eGR] Rule id: 0  Nets: 92870 
[03/15 17:30:10   8785s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/15 17:30:10   8785s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/15 17:30:10   8785s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 17:30:10   8785s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 17:30:10   8785s] [NR-eGR] Rule id: 1  Nets: 123 
[03/15 17:30:10   8785s] (I)       ID:1  Default:no NDR Track ID:0 NDR Via ID:-1 Extra Space:1 #Shields:0 Max Demand(H):2 Max Demand(V):2
[03/15 17:30:10   8785s] (I)       Pitch:  L1=720  L2=800  L3=800  L4=800  L5=800  L6=800  L7=3200  L8=3200
[03/15 17:30:10   8785s] (I)       NumUsedTracks:  L1=2  L2=2  L3=2  L4=2  L5=2  L6=2  L7=2  L8=2
[03/15 17:30:10   8785s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/15 17:30:10   8785s] [NR-eGR] ========================================
[03/15 17:30:10   8785s] [NR-eGR] 
[03/15 17:30:10   8785s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/15 17:30:10   8785s] (I)       blocked tracks on layer2 : = 133027 / 1600221 (8.31%)
[03/15 17:30:10   8785s] (I)       blocked tracks on layer3 : = 28883 / 1598958 (1.81%)
[03/15 17:30:10   8785s] (I)       blocked tracks on layer4 : = 129735 / 1600221 (8.11%)
[03/15 17:30:10   8785s] (I)       blocked tracks on layer5 : = 0 / 1598958 (0.00%)
[03/15 17:30:10   8785s] (I)       blocked tracks on layer6 : = 0 / 1600221 (0.00%)
[03/15 17:30:10   8785s] (I)       blocked tracks on layer7 : = 0 / 399634 (0.00%)
[03/15 17:30:10   8785s] (I)       blocked tracks on layer8 : = 0 / 399950 (0.00%)
[03/15 17:30:10   8785s] (I)       After initializing earlyGlobalRoute syMemory usage = 2958.6 MB
[03/15 17:30:10   8785s] (I)       Finished Loading and Dumping File ( CPU: 0.75 sec, Real: 0.75 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Started Global Routing ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       ============= Initialization =============
[03/15 17:30:10   8785s] (I)       totalPins=294153  totalGlobalPin=275956 (93.81%)
[03/15 17:30:10   8785s] (I)       Started Build MST ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Generate topology with single threads
[03/15 17:30:10   8785s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       total 2D Cap : 799584 = (399634 H, 399950 V)
[03/15 17:30:10   8785s] [NR-eGR] Layer group 1: route 150 net(s) in layer range [7, 8]
[03/15 17:30:10   8785s] (I)       ============  Phase 1a Route ============
[03/15 17:30:10   8785s] (I)       Started Phase 1a ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 17:30:10   8785s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Usage: 13894 = (7869 H, 6025 V) = (1.97% H, 1.51% V) = (1.416e+04um H, 1.084e+04um V)
[03/15 17:30:10   8785s] (I)       
[03/15 17:30:10   8785s] (I)       ============  Phase 1b Route ============
[03/15 17:30:10   8785s] (I)       Started Phase 1b ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Usage: 13894 = (7869 H, 6025 V) = (1.97% H, 1.51% V) = (1.416e+04um H, 1.084e+04um V)
[03/15 17:30:10   8785s] (I)       
[03/15 17:30:10   8785s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.500920e+04um
[03/15 17:30:10   8785s] (I)       ============  Phase 1c Route ============
[03/15 17:30:10   8785s] (I)       Started Phase 1c ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Level2 Grid: 85 x 85
[03/15 17:30:10   8785s] (I)       Started Two Level Routing ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Usage: 13894 = (7869 H, 6025 V) = (1.97% H, 1.51% V) = (1.416e+04um H, 1.084e+04um V)
[03/15 17:30:10   8785s] (I)       
[03/15 17:30:10   8785s] (I)       ============  Phase 1d Route ============
[03/15 17:30:10   8785s] (I)       Started Phase 1d ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Usage: 13897 = (7869 H, 6028 V) = (1.97% H, 1.51% V) = (1.416e+04um H, 1.085e+04um V)
[03/15 17:30:10   8785s] (I)       
[03/15 17:30:10   8785s] (I)       ============  Phase 1e Route ============
[03/15 17:30:10   8785s] (I)       Started Phase 1e ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Usage: 13897 = (7869 H, 6028 V) = (1.97% H, 1.51% V) = (1.416e+04um H, 1.085e+04um V)
[03/15 17:30:10   8785s] (I)       
[03/15 17:30:10   8785s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.501460e+04um
[03/15 17:30:10   8785s] [NR-eGR] 
[03/15 17:30:10   8785s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Running layer assignment with 1 threads
[03/15 17:30:10   8785s] (I)       Finished Phase 1l ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Started Build MST ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Generate topology with single threads
[03/15 17:30:10   8785s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       total 2D Cap : 3043072 = (1572399 H, 1470673 V)
[03/15 17:30:10   8785s] [NR-eGR] Layer group 2: route 123 net(s) in layer range [3, 4]
[03/15 17:30:10   8785s] (I)       ============  Phase 1a Route ============
[03/15 17:30:10   8785s] (I)       Started Phase 1a ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 17:30:10   8785s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Usage: 14400 = (8075 H, 6325 V) = (0.51% H, 0.43% V) = (1.454e+04um H, 1.138e+04um V)
[03/15 17:30:10   8785s] (I)       
[03/15 17:30:10   8785s] (I)       ============  Phase 1b Route ============
[03/15 17:30:10   8785s] (I)       Started Phase 1b ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Finished Phase 1b ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Usage: 14400 = (8075 H, 6325 V) = (0.51% H, 0.43% V) = (1.454e+04um H, 1.138e+04um V)
[03/15 17:30:10   8785s] (I)       
[03/15 17:30:10   8785s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.08% V. EstWL: 2.592000e+04um
[03/15 17:30:10   8785s] (I)       ============  Phase 1c Route ============
[03/15 17:30:10   8785s] (I)       Started Phase 1c ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Level2 Grid: 85 x 85
[03/15 17:30:10   8785s] (I)       Started Two Level Routing ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Finished Phase 1c ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Usage: 14400 = (8075 H, 6325 V) = (0.51% H, 0.43% V) = (1.454e+04um H, 1.138e+04um V)
[03/15 17:30:10   8785s] (I)       
[03/15 17:30:10   8785s] (I)       ============  Phase 1d Route ============
[03/15 17:30:10   8785s] (I)       Started Phase 1d ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Finished Phase 1d ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Usage: 14400 = (8075 H, 6325 V) = (0.51% H, 0.43% V) = (1.454e+04um H, 1.138e+04um V)
[03/15 17:30:10   8785s] (I)       
[03/15 17:30:10   8785s] (I)       ============  Phase 1e Route ============
[03/15 17:30:10   8785s] (I)       Started Phase 1e ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Started Legalize Blockage Violations ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Finished Legalize Blockage Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Usage: 14400 = (8075 H, 6325 V) = (0.51% H, 0.43% V) = (1.454e+04um H, 1.138e+04um V)
[03/15 17:30:10   8785s] (I)       
[03/15 17:30:10   8785s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.08% V. EstWL: 2.592000e+04um
[03/15 17:30:10   8785s] [NR-eGR] 
[03/15 17:30:10   8785s] (I)       Current Phase 1l[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Running layer assignment with 1 threads
[03/15 17:30:10   8785s] (I)       Finished Phase 1l ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Started Build MST ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       Generate topology with single threads
[03/15 17:30:10   8785s] (I)       Finished Build MST ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8785s] (I)       total 2D Cap : 8560711 = (3570991 H, 4989720 V)
[03/15 17:30:10   8785s] [NR-eGR] Layer group 3: route 92720 net(s) in layer range [2, 8]
[03/15 17:30:10   8785s] (I)       ============  Phase 1a Route ============
[03/15 17:30:10   8785s] (I)       Started Phase 1a ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8786s] (I)       Finished Phase 1a ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8786s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8786s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/15 17:30:10   8786s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8786s] (I)       Usage: 904078 = (418942 H, 485136 V) = (11.73% H, 9.72% V) = (7.541e+05um H, 8.732e+05um V)
[03/15 17:30:10   8786s] (I)       
[03/15 17:30:10   8786s] (I)       ============  Phase 1b Route ============
[03/15 17:30:10   8786s] (I)       Started Phase 1b ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8786s] (I)       Finished Phase 1b ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8786s] (I)       Usage: 904122 = (418986 H, 485136 V) = (11.73% H, 9.72% V) = (7.542e+05um H, 8.732e+05um V)
[03/15 17:30:10   8786s] (I)       
[03/15 17:30:10   8786s] (I)       earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.627420e+06um
[03/15 17:30:10   8786s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/15 17:30:10   8786s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/15 17:30:10   8786s] (I)       ============  Phase 1c Route ============
[03/15 17:30:10   8786s] (I)       Started Phase 1c ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8786s] (I)       Level2 Grid: 85 x 85
[03/15 17:30:10   8786s] (I)       Started Two Level Routing ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8786s] (I)       Started Two Level Routing (Strong) ( Curr Mem: 2958.60 MB )
[03/15 17:30:10   8786s] (I)       Current Two Level Routing (Strong)[Round 0] ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8786s] (I)       Finished Two Level Routing (Strong) ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8786s] (I)       Finished Phase 1c ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:10   8786s] (I)       Usage: 904122 = (418986 H, 485136 V) = (11.73% H, 9.72% V) = (7.542e+05um H, 8.732e+05um V)
[03/15 17:30:10   8786s] (I)       
[03/15 17:30:10   8786s] (I)       ============  Phase 1d Route ============
[03/15 17:30:10   8786s] (I)       Started Phase 1d ( Curr Mem: 2958.60 MB )
[03/15 17:30:11   8786s] (I)       Finished Phase 1d ( CPU: 0.39 sec, Real: 0.39 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:11   8786s] (I)       Usage: 904127 = (418989 H, 485138 V) = (11.73% H, 9.72% V) = (7.542e+05um H, 8.732e+05um V)
[03/15 17:30:11   8786s] (I)       
[03/15 17:30:11   8786s] (I)       ============  Phase 1e Route ============
[03/15 17:30:11   8786s] (I)       Started Phase 1e ( Curr Mem: 2958.60 MB )
[03/15 17:30:11   8786s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:11   8786s] (I)       Usage: 904127 = (418989 H, 485138 V) = (11.73% H, 9.72% V) = (7.542e+05um H, 8.732e+05um V)
[03/15 17:30:11   8786s] (I)       
[03/15 17:30:11   8786s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.627429e+06um
[03/15 17:30:11   8786s] [NR-eGR] 
[03/15 17:30:11   8787s] (I)       Current Phase 1l[Initialization] ( CPU: 0.17 sec, Real: 0.17 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:11   8787s] (I)       Running layer assignment with 1 threads
[03/15 17:30:11   8787s] (I)       Finished Phase 1l ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:11   8787s] (I)       ============  Phase 1l Route ============
[03/15 17:30:11   8787s] (I)       
[03/15 17:30:11   8787s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/15 17:30:11   8787s] [NR-eGR]                        OverCon           OverCon           OverCon            
[03/15 17:30:11   8787s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[03/15 17:30:11   8787s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-6)    OverCon 
[03/15 17:30:11   8787s] [NR-eGR] --------------------------------------------------------------------------------
[03/15 17:30:11   8787s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 17:30:11   8787s] [NR-eGR]      M2  (2)       370( 0.21%)        96( 0.05%)        21( 0.01%)   ( 0.28%) 
[03/15 17:30:11   8787s] [NR-eGR]      M3  (3)        11( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[03/15 17:30:11   8787s] [NR-eGR]      M4  (4)       176( 0.10%)         5( 0.00%)         0( 0.00%)   ( 0.11%) 
[03/15 17:30:11   8787s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 17:30:11   8787s] [NR-eGR]      M6  (6)         5( 0.00%)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[03/15 17:30:11   8787s] [NR-eGR]      M7  (7)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 17:30:11   8787s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/15 17:30:11   8787s] [NR-eGR] --------------------------------------------------------------------------------
[03/15 17:30:11   8787s] [NR-eGR] Total              568( 0.05%)       102( 0.01%)        22( 0.00%)   ( 0.06%) 
[03/15 17:30:11   8787s] [NR-eGR] 
[03/15 17:30:11   8787s] (I)       Finished Global Routing ( CPU: 1.64 sec, Real: 1.64 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:11   8787s] (I)       total 2D Cap : 8576244 = (3573721 H, 5002523 V)
[03/15 17:30:11   8787s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/15 17:30:11   8787s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/15 17:30:11   8787s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.46 sec, Real: 2.46 sec, Curr Mem: 2958.60 MB )
[03/15 17:30:11   8787s] OPERPROF: Starting HotSpotCal at level 1, MEM:2958.6M
[03/15 17:30:11   8787s] [hotspot] +------------+---------------+---------------+
[03/15 17:30:11   8787s] [hotspot] |            |   max hotspot | total hotspot |
[03/15 17:30:11   8787s] [hotspot] +------------+---------------+---------------+
[03/15 17:30:11   8787s] [hotspot] | normalized |          0.00 |          0.00 |
[03/15 17:30:11   8787s] [hotspot] +------------+---------------+---------------+
[03/15 17:30:11   8787s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 17:30:11   8787s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/15 17:30:11   8787s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.020, MEM:2958.6M
[03/15 17:30:11   8787s] Deleting Cell Server ...
[03/15 17:30:11   8787s] Deleting Lib Analyzer.
[03/15 17:30:11   8787s] <optDesign CMD> Restore Using all VT Cells
[03/15 17:30:12   8788s] cleaningup cpe interface
[03/15 17:30:12   8788s] Reported timing to dir ./timingReports
[03/15 17:30:12   8788s] **optDesign ... cpu = 0:01:55, real = 0:01:55, mem = 2428.8M, totSessionCpu=2:26:28 **
[03/15 17:30:12   8788s] ** Profile ** Start :  cpu=0:00:00.0, mem=2842.1M
[03/15 17:30:12   8788s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2842.1M
[03/15 17:30:12   8788s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.110, REAL:0.110, MEM:2842.1M
[03/15 17:30:12   8788s] ** Profile ** Other data :  cpu=0:00:00.3, mem=2842.1M
[03/15 17:30:13   8788s] End AAE Lib Interpolated Model. (MEM=2842.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 17:30:13   8788s] **INFO: Starting Blocking QThread with 1 CPU
[03/15 17:30:13   8788s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/15 17:30:13   8788s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
[03/15 17:30:13   8788s] Starting delay calculation for Hold views
[03/15 17:30:13   8788s] #################################################################################
[03/15 17:30:13   8788s] # Design Stage: PreRoute
[03/15 17:30:13   8788s] # Design Name: core
[03/15 17:30:13   8788s] # Design Mode: 65nm
[03/15 17:30:13   8788s] # Analysis Mode: MMMC Non-OCV 
[03/15 17:30:13   8788s] # Parasitics Mode: No SPEF/RCDB
[03/15 17:30:13   8788s] # Signoff Settings: SI Off 
[03/15 17:30:13   8788s] #################################################################################
[03/15 17:30:13   8788s] AAE_INFO: 1 threads acquired from CTE.
[03/15 17:30:13   8788s] Calculate delays in BcWc mode...
[03/15 17:30:13   8788s] Topological Sorting (REAL = 0:00:00.0, MEM = 25.7M, InitMEM = 12.1M)
[03/15 17:30:13   8788s] Start delay calculation (fullDC) (1 T). (MEM=25.7188)
[03/15 17:30:13   8788s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/15 17:30:13   8788s] End AAE Lib Interpolated Model. (MEM=38.2383 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 17:30:13   8788s] Total number of fetched objects 93158
[03/15 17:30:13   8788s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:01.0)
[03/15 17:30:13   8788s] End delay calculation. (MEM=0 CPU=0:00:13.9 REAL=0:00:14.0)
[03/15 17:30:13   8788s] End delay calculation (fullDC). (MEM=0 CPU=0:00:17.5 REAL=0:00:18.0)
[03/15 17:30:13   8788s] *** CDM Built up (cpu=0:00:18.1  real=0:00:18.0  mem= 0.0M) ***
[03/15 17:30:13   8788s] *** Done Building Timing Graph (cpu=0:00:19.9 real=0:00:19.0 totSessionCpu=0:01:19 mem=0.0M)
[03/15 17:30:13   8788s] ** Profile ** Overall slacks :  cpu=0:00:20.7, mem=0.0M
[03/15 17:30:13   8788s] ** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
[03/15 17:30:13   8788s] *** QThread HoldRpt [finish] : cpu/real = 0:00:25.0/0:00:24.8 (1.0), mem = 0.0M
[03/15 17:30:13   8788s] 
[03/15 17:30:13   8788s] =============================================================================================
[03/15 17:30:13   8788s]  Step TAT Report for QThreadWorker #1
[03/15 17:30:13   8788s] =============================================================================================
[03/15 17:30:13   8788s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 17:30:13   8788s] ---------------------------------------------------------------------------------------------
[03/15 17:30:13   8788s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/15 17:30:13   8788s] [ TimingUpdate           ]      1   0:00:01.8  (   7.2 % )     0:00:19.8 /  0:00:19.9    1.0
[03/15 17:30:13   8788s] [ FullDelayCalc          ]      1   0:00:18.0  (  72.4 % )     0:00:18.0 /  0:00:18.1    1.0
[03/15 17:30:13   8788s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 17:30:13   8788s] [ GenerateReports        ]      1   0:00:00.4  (   1.6 % )     0:00:00.4 /  0:00:00.4    0.9
[03/15 17:30:13   8788s] [ ReportAnalysisSummary  ]      2   0:00:00.8  (   3.2 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 17:30:13   8788s] [ MISC                   ]          0:00:03.9  (  15.7 % )     0:00:03.9 /  0:00:03.9    1.0
[03/15 17:30:13   8788s] ---------------------------------------------------------------------------------------------
[03/15 17:30:13   8788s]  QThreadWorker #1 TOTAL             0:00:24.8  ( 100.0 % )     0:00:24.8 /  0:00:25.0    1.0
[03/15 17:30:13   8788s] ---------------------------------------------------------------------------------------------
[03/15 17:30:13   8788s] 
[03/15 17:30:38   8812s]  
_______________________________________________________________________
[03/15 17:30:38   8812s] Starting delay calculation for Setup views
[03/15 17:30:38   8813s] #################################################################################
[03/15 17:30:38   8813s] # Design Stage: PreRoute
[03/15 17:30:38   8813s] # Design Name: core
[03/15 17:30:38   8813s] # Design Mode: 65nm
[03/15 17:30:38   8813s] # Analysis Mode: MMMC Non-OCV 
[03/15 17:30:38   8813s] # Parasitics Mode: No SPEF/RCDB
[03/15 17:30:38   8813s] # Signoff Settings: SI Off 
[03/15 17:30:38   8813s] #################################################################################
[03/15 17:30:41   8816s] Calculate delays in BcWc mode...
[03/15 17:30:42   8816s] Topological Sorting (REAL = 0:00:01.0, MEM = 2867.7M, InitMEM = 2854.1M)
[03/15 17:30:42   8816s] Start delay calculation (fullDC) (1 T). (MEM=2867.72)
[03/15 17:30:42   8817s] End AAE Lib Interpolated Model. (MEM=2880.24 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 17:30:58   8834s] Total number of fetched objects 93158
[03/15 17:30:59   8834s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:01.0)
[03/15 17:30:59   8834s] End delay calculation. (MEM=2918.39 CPU=0:00:13.8 REAL=0:00:14.0)
[03/15 17:30:59   8834s] End delay calculation (fullDC). (MEM=2918.39 CPU=0:00:17.4 REAL=0:00:17.0)
[03/15 17:30:59   8834s] *** CDM Built up (cpu=0:00:21.3  real=0:00:21.0  mem= 2918.4M) ***
[03/15 17:31:01   8836s] *** Done Building Timing Graph (cpu=0:00:23.3 real=0:00:23.0 totSessionCpu=2:27:16 mem=2918.4M)
[03/15 17:31:01   8836s] ** Profile ** Overall slacks :  cpu=0:00:48.4, mem=2918.4M
[03/15 17:31:02   8837s] ** Profile ** Total reports :  cpu=0:00:00.8, mem=2868.4M
[03/15 17:31:08   8842s] ** Profile ** DRVs :  cpu=0:00:04.3, mem=2866.4M
[03/15 17:31:08   8842s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -3.478  | -3.478  | -0.317  |
|           TNS (ns):| -2944.8 | -2913.7 | -31.164 |
|    Violating Paths:|  3612   |  3464   |   148   |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.002  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  22728  |  11214  |  19474  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.145%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2866.4M
[03/15 17:31:08   8842s] *** Final Summary (holdfix) CPU=0:00:53.9, REAL=0:00:56.0, MEM=2866.4M
[03/15 17:31:08   8842s] **optDesign ... cpu = 0:02:49, real = 0:02:51, mem = 2486.6M, totSessionCpu=2:27:22 **
[03/15 17:31:08   8842s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/15 17:31:08   8842s] *** Finished optDesign ***
[03/15 17:31:08   8842s] cleaningup cpe interface
[03/15 17:31:08   8842s] cleaningup cpe interface
[03/15 17:31:08   8842s] 
[03/15 17:31:08   8842s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:02:45 real=  0:02:47)
[03/15 17:31:08   8842s] Info: pop threads available for lower-level modules during optimization.
[03/15 17:31:08   8842s] Info: Destroy the CCOpt slew target map.
[03/15 17:31:08   8842s] clean pInstBBox. size 0
[03/15 17:31:08   8842s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/15 17:31:08   8842s] All LLGs are deleted
[03/15 17:31:08   8842s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2866.4M
[03/15 17:31:08   8842s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2860.4M
[03/15 17:31:08   8842s] 
[03/15 17:31:08   8842s] =============================================================================================
[03/15 17:31:08   8842s]  Final TAT Report for optDesign
[03/15 17:31:08   8842s] =============================================================================================
[03/15 17:31:08   8842s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/15 17:31:08   8842s] ---------------------------------------------------------------------------------------------
[03/15 17:31:08   8842s] [ HoldOpt                ]      1   0:00:22.6  (  13.5 % )     0:01:25.2 /  0:01:25.3    1.0
[03/15 17:31:08   8842s] [ ViewPruning            ]      3   0:00:01.0  (   0.6 % )     0:00:01.0 /  0:00:01.0    1.0
[03/15 17:31:08   8842s] [ RefinePlace            ]      1   0:00:05.1  (   3.0 % )     0:00:05.1 /  0:00:05.1    1.0
[03/15 17:31:08   8842s] [ TimingUpdate           ]      8   0:00:03.8  (   2.3 % )     0:00:42.9 /  0:00:43.4    1.0
[03/15 17:31:08   8842s] [ FullDelayCalc          ]      2   0:00:39.1  (  23.3 % )     0:00:39.1 /  0:00:39.6    1.0
[03/15 17:31:08   8842s] [ QThreadMaster          ]      2   0:00:56.3  (  33.5 % )     0:00:56.3 /  0:00:55.3    1.0
[03/15 17:31:08   8842s] [ OptSummaryReport       ]      6   0:00:00.9  (   0.5 % )     0:01:01.2 /  0:00:59.5    1.0
[03/15 17:31:08   8842s] [ TimingReport           ]      6   0:00:04.4  (   2.6 % )     0:00:04.4 /  0:00:04.5    1.0
[03/15 17:31:08   8842s] [ DrvReport              ]      2   0:00:07.6  (   4.5 % )     0:00:07.6 /  0:00:06.5    0.8
[03/15 17:31:08   8842s] [ GenerateReports        ]      1   0:00:00.8  (   0.5 % )     0:00:00.8 /  0:00:00.8    1.0
[03/15 17:31:08   8842s] [ PropagateActivity      ]      1   0:00:11.1  (   6.6 % )     0:00:11.1 /  0:00:11.1    1.0
[03/15 17:31:08   8842s] [ MISC                   ]          0:00:15.1  (   9.0 % )     0:00:15.1 /  0:00:15.0    1.0
[03/15 17:31:08   8842s] ---------------------------------------------------------------------------------------------
[03/15 17:31:08   8842s]  optDesign TOTAL                    0:02:47.9  ( 100.0 % )     0:02:47.9 /  0:02:46.2    1.0
[03/15 17:31:08   8842s] ---------------------------------------------------------------------------------------------
[03/15 17:31:08   8842s] 
[03/15 17:31:08   8842s] <CMD> saveDesign cts.enc
[03/15 17:31:08   8842s] #% Begin save design ... (date=03/15 17:31:08, mem=2412.1M)
[03/15 17:31:08   8842s] % Begin Save ccopt configuration ... (date=03/15 17:31:08, mem=2415.1M)
[03/15 17:31:08   8842s] % End Save ccopt configuration ... (date=03/15 17:31:08, total cpu=0:00:00.4, real=0:00:00.0, peak res=2415.4M, current mem=2415.4M)
[03/15 17:31:09   8842s] % Begin Save netlist data ... (date=03/15 17:31:08, mem=2415.4M)
[03/15 17:31:09   8842s] Writing Binary DB to cts.enc.dat.tmp/core.v.bin in single-threaded mode...
[03/15 17:31:09   8843s] % End Save netlist data ... (date=03/15 17:31:09, total cpu=0:00:00.3, real=0:00:00.0, peak res=2415.8M, current mem=2415.8M)
[03/15 17:31:09   8843s] Saving congestion map file cts.enc.dat.tmp/core.route.congmap.gz ...
[03/15 17:31:09   8843s] % Begin Save AAE data ... (date=03/15 17:31:09, mem=2417.4M)
[03/15 17:31:09   8843s] Saving AAE Data ...
[03/15 17:31:09   8843s] % End Save AAE data ... (date=03/15 17:31:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2417.5M, current mem=2417.5M)
[03/15 17:31:11   8844s] Saving /home/linux/ieng6/ee260bwi22/qic013/dual-core-accelerator/part2/pnr/placement.enc.dat/scheduling_file.cts in cts.enc.dat/scheduling_file.cts
[03/15 17:31:11   8844s] % Begin Save clock tree data ... (date=03/15 17:31:11, mem=2417.7M)
[03/15 17:31:11   8844s] % End Save clock tree data ... (date=03/15 17:31:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=2417.8M, current mem=2417.8M)
[03/15 17:31:11   8844s] Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
[03/15 17:31:11   8844s] Saving mode setting ...
[03/15 17:31:11   8844s] Saving global file ...
[03/15 17:31:11   8844s] % Begin Save floorplan data ... (date=03/15 17:31:11, mem=2418.0M)
[03/15 17:31:11   8844s] Saving floorplan file ...
[03/15 17:31:11   8844s] % End Save floorplan data ... (date=03/15 17:31:11, total cpu=0:00:00.2, real=0:00:00.0, peak res=2418.3M, current mem=2418.3M)
[03/15 17:31:11   8844s] Saving PG file cts.enc.dat.tmp/core.pg.gz
[03/15 17:31:12   8844s] *** Completed savePGFile (cpu=0:00:00.1 real=0:00:01.0 mem=2804.4M) ***
[03/15 17:31:12   8844s] Saving Drc markers ...
[03/15 17:31:12   8844s] ... No Drc file written since there is no markers found.
[03/15 17:31:12   8844s] % Begin Save placement data ... (date=03/15 17:31:12, mem=2418.3M)
[03/15 17:31:12   8844s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/15 17:31:12   8844s] Save Adaptive View Pruing View Names to Binary file
[03/15 17:31:12   8844s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2807.4M) ***
[03/15 17:31:12   8844s] % End Save placement data ... (date=03/15 17:31:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2418.4M, current mem=2418.4M)
[03/15 17:31:12   8844s] % Begin Save routing data ... (date=03/15 17:31:12, mem=2418.4M)
[03/15 17:31:12   8844s] Saving route file ...
[03/15 17:31:13   8845s] *** Completed saveRoute (cpu=0:00:00.8 real=0:00:01.0 mem=2804.4M) ***
[03/15 17:31:13   8845s] % End Save routing data ... (date=03/15 17:31:13, total cpu=0:00:00.8, real=0:00:01.0, peak res=2418.8M, current mem=2418.8M)
[03/15 17:31:13   8845s] Saving property file cts.enc.dat.tmp/core.prop
[03/15 17:31:13   8845s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=2807.4M) ***
[03/15 17:31:14   8846s] #Saving pin access data to file cts.enc.dat.tmp/core.apa ...
[03/15 17:31:14   8847s] #
[03/15 17:31:14   8847s] Saving rc congestion map cts.enc.dat.tmp/core.congmap.gz ...
[03/15 17:31:15   8847s] % Begin Save power constraints data ... (date=03/15 17:31:15, mem=2419.2M)
[03/15 17:31:15   8847s] % End Save power constraints data ... (date=03/15 17:31:15, total cpu=0:00:00.0, real=0:00:00.0, peak res=2419.2M, current mem=2419.2M)
[03/15 17:31:17   8849s] Generated self-contained design cts.enc.dat.tmp
[03/15 17:31:17   8849s] #% End save design ... (date=03/15 17:31:17, total cpu=0:00:06.8, real=0:00:09.0, peak res=2419.2M, current mem=2419.0M)
[03/15 17:31:17   8849s] *** Message Summary: 0 warning(s), 0 error(s)
[03/15 17:31:17   8849s] 
[03/15 17:41:53   8957s] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/15 17:41:53   8957s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/15 17:41:53   8957s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/15 17:41:53   8957s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/15 17:41:53   8957s] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/15 17:41:53   8957s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/15 17:41:53   8957s] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/15 17:41:53   8957s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/15 17:41:53   8957s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/15 17:41:53   8957s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/15 17:41:53   8957s] <CMD> routeDesign
[03/15 17:41:53   8957s] #% Begin routeDesign (date=03/15 17:41:53, mem=2419.7M)
[03/15 17:41:53   8957s] ### Time Record (routeDesign) is installed.
[03/15 17:41:53   8957s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2419.68 (MB), peak = 2666.29 (MB)
[03/15 17:41:53   8957s] #Cmax has no qx tech file defined
[03/15 17:41:53   8957s] #No active RC corner or QRC tech file is missing.
[03/15 17:41:53   8957s] #**INFO: setDesignMode -flowEffort standard
[03/15 17:41:53   8957s] #**INFO: multi-cut via swapping will be performed after routing.
[03/15 17:41:53   8957s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/15 17:41:53   8957s] OPERPROF: Starting checkPlace at level 1, MEM:2844.0M
[03/15 17:41:53   8957s] z: 2, totalTracks: 1
[03/15 17:41:53   8957s] z: 4, totalTracks: 1
[03/15 17:41:53   8957s] z: 6, totalTracks: 1
[03/15 17:41:53   8957s] z: 8, totalTracks: 1
[03/15 17:41:53   8957s] #spOpts: N=65 
[03/15 17:41:53   8958s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2844.0M
[03/15 17:41:53   8958s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2844.0M
[03/15 17:41:53   8958s] Core basic site is core
[03/15 17:41:53   8958s] SiteArray: non-trimmed site array dimensions = 410 x 3701
[03/15 17:41:53   8958s] SiteArray: use 6,299,648 bytes
[03/15 17:41:53   8958s] SiteArray: current memory after site array memory allocation 2850.0M
[03/15 17:41:53   8958s] SiteArray: FP blocked sites are writable
[03/15 17:41:53   8958s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.051, MEM:2850.0M
[03/15 17:41:53   8958s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.063, MEM:2850.0M
[03/15 17:41:53   8958s] Begin checking placement ... (start mem=2844.0M, init mem=2850.0M)
[03/15 17:41:53   8958s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2850.0M
[03/15 17:41:53   8958s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.006, MEM:2850.0M
[03/15 17:41:53   8958s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2850.0M
[03/15 17:41:53   8958s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.005, MEM:2850.0M
[03/15 17:41:53   8958s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:2850.0M
[03/15 17:41:54   8958s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.430, REAL:0.362, MEM:2850.0M
[03/15 17:41:54   8958s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2850.0M
[03/15 17:41:54   8958s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.050, REAL:0.047, MEM:2850.0M
[03/15 17:41:54   8958s] *info: Placed = 88429          (Fixed = 109)
[03/15 17:41:54   8958s] *info: Unplaced = 0           
[03/15 17:41:54   8958s] Placement Density:67.14%(366790/546268)
[03/15 17:41:54   8958s] Placement Density (including fixed std cells):67.14%(366790/546268)
[03/15 17:41:54   8958s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2850.0M
[03/15 17:41:54   8958s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.050, REAL:0.051, MEM:2844.0M
[03/15 17:41:54   8958s] Finished checkPlace (total: cpu=0:00:00.9, real=0:00:01.0; vio checks: cpu=0:00:00.6, real=0:00:01.0; mem=2844.0M)
[03/15 17:41:54   8958s] OPERPROF: Finished checkPlace at level 1, CPU:0.880, REAL:0.814, MEM:2844.0M
[03/15 17:41:54   8958s] 
[03/15 17:41:54   8958s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/15 17:41:54   8958s] *** Changed status on (143) nets in Clock.
[03/15 17:41:54   8958s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2844.0M) ***
[03/15 17:41:54   8958s] #Start route 266 clock and analog nets...
[03/15 17:41:54   8958s] % Begin globalDetailRoute (date=03/15 17:41:54, mem=2408.1M)
[03/15 17:41:54   8958s] 
[03/15 17:41:54   8958s] globalDetailRoute
[03/15 17:41:54   8958s] 
[03/15 17:41:54   8958s] #setNanoRouteMode -drouteAutoStop true
[03/15 17:41:54   8958s] #setNanoRouteMode -drouteEndIteration 5
[03/15 17:41:54   8958s] #setNanoRouteMode -drouteFixAntenna true
[03/15 17:41:54   8958s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/15 17:41:54   8958s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/15 17:41:54   8958s] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 17:41:54   8958s] #setNanoRouteMode -routeWithEco true
[03/15 17:41:54   8958s] #setNanoRouteMode -routeWithSiDriven true
[03/15 17:41:54   8958s] #setNanoRouteMode -routeWithTimingDriven true
[03/15 17:41:54   8958s] ### Time Record (globalDetailRoute) is installed.
[03/15 17:41:54   8958s] #Start globalDetailRoute on Tue Mar 15 17:41:54 2022
[03/15 17:41:54   8958s] #
[03/15 17:41:54   8958s] ### Time Record (Pre Callback) is installed.
[03/15 17:41:55   8959s] ### Time Record (Pre Callback) is uninstalled.
[03/15 17:41:55   8959s] ### Time Record (DB Import) is installed.
[03/15 17:41:55   8959s] ### Time Record (Timing Data Generation) is installed.
[03/15 17:41:55   8959s] ### Time Record (Timing Data Generation) is uninstalled.
[03/15 17:41:55   8959s] LayerId::1 widthSet size::4
[03/15 17:41:55   8959s] LayerId::2 widthSet size::4
[03/15 17:41:55   8959s] LayerId::3 widthSet size::4
[03/15 17:41:55   8959s] LayerId::4 widthSet size::4
[03/15 17:41:55   8959s] LayerId::5 widthSet size::4
[03/15 17:41:55   8959s] LayerId::6 widthSet size::4
[03/15 17:41:55   8959s] LayerId::7 widthSet size::4
[03/15 17:41:55   8959s] LayerId::8 widthSet size::4
[03/15 17:41:55   8959s] Skipped RC grid update for preRoute extraction.
[03/15 17:41:55   8959s] Initializing multi-corner capacitance tables ... 
[03/15 17:41:55   8959s] Initializing multi-corner resistance tables ...
[03/15 17:41:55   8959s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.301774 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850500 ; wcR: 0.636400 ; newSi: 0.090100 ; pMod: 81 ; 
[03/15 17:41:55   8959s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/15 17:41:56   8961s] ### Net info: total nets: 93368
[03/15 17:41:56   8961s] ### Net info: dirty nets: 2765
[03/15 17:41:56   8961s] ### Net info: marked as disconnected nets: 0
[03/15 17:41:57   8961s] #num needed restored net=93102
[03/15 17:41:57   8961s] #need_extraction net=93102 (total=93368)
[03/15 17:41:57   8961s] ### Net info: fully routed nets: 143
[03/15 17:41:57   8961s] ### Net info: trivial (< 2 pins) nets: 232
[03/15 17:41:57   8961s] ### Net info: unrouted nets: 92993
[03/15 17:41:57   8961s] ### Net info: re-extraction nets: 0
[03/15 17:41:57   8961s] ### Net info: ignored nets: 0
[03/15 17:41:57   8961s] ### Net info: skip routing nets: 93102
[03/15 17:41:58   8963s] ### Time Record (DB Import) is uninstalled.
[03/15 17:41:58   8963s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/15 17:41:59   8963s] #RTESIG:78da8dd13d4fc3400c0660667e8575ed10a4b6d8f7115fd64aac802a60ad52714d23a589
[03/15 17:41:59   8963s] #       747719f8f704c418e27af523bfafe4d5fae3e9008aaa1df13621f391e0f9a091c8e01635
[03/15 17:41:59   8963s] #       f22355c769f5be57f7abf5cbeb1b5105ea5c7729282872887d1dbf3630a61021859cdbbe
[03/15 17:41:59   8963s] #       79f883c6428e6380e2340cdd2cd11ac141d1f6393421ce12e33de03271ba9482bc43f8ed
[03/15 17:41:59   8963s] #       bc60889064648c03b23b873f03c5b91beafc8f7495548b0c5b39d26a9691b308ead23697
[03/15 17:41:59   8963s] #       e92b29c76933ef3c6ab1954727077a2250d7f0d98e5729b2747224db1b4c79432de68543
[03/15 17:41:59   8963s] #       77dff68ae3e9
[03/15 17:41:59   8963s] #
[03/15 17:41:59   8963s] #Skip comparing routing design signature in db-snapshot flow
[03/15 17:41:59   8963s] #RTESIG:78da8dd14d4bc340100660cffd15c3b68708b6ceec4766732d785529eab544dca6813481
[03/15 17:41:59   8963s] #       ddcdc17f6f14c14bcc74aef330ef0bb3debc3d1c4051b523de26643e123c1e341219dca2
[03/15 17:41:59   8963s] #       46bea7ea38ad5ef76ab5de3c3dbf1055a04e759782822287d8d7f1f30ec61422a49073db
[03/15 17:41:59   8963s] #       37b7bfd058c8710c50bc0f43374bb4467050b47d0e4d88b3c4780fb84c9c2ea520ef107e
[03/15 17:41:59   8963s] #       3a2f1822241919e380eccee1f74071ea863aff235d25d522c3568eb49a65e42c823ab7cd
[03/15 17:41:59   8963s] #       79fa4aca71daccbbd2dabff72d418f5aacefd1c9cd3c11a84bf868c78b14593a3992ed15
[03/15 17:41:59   8963s] #       a6bca216f3c2a19b2f63d5f09c
[03/15 17:41:59   8963s] #
[03/15 17:41:59   8963s] ### Time Record (Global Routing) is installed.
[03/15 17:41:59   8963s] ### Time Record (Global Routing) is uninstalled.
[03/15 17:41:59   8963s] ### Time Record (Data Preparation) is installed.
[03/15 17:41:59   8963s] #Start routing data preparation on Tue Mar 15 17:41:59 2022
[03/15 17:41:59   8963s] #
[03/15 17:41:59   8964s] #Minimum voltage of a net in the design = 0.000.
[03/15 17:41:59   8964s] #Maximum voltage of a net in the design = 1.100.
[03/15 17:41:59   8964s] #Voltage range [0.000 - 1.100] has 93365 nets.
[03/15 17:41:59   8964s] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 17:41:59   8964s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/15 17:42:00   8964s] ### Time Record (Cell Pin Access) is installed.
[03/15 17:42:00   8964s] #Initial pin access analysis.
[03/15 17:42:05   8970s] #Detail pin access analysis.
[03/15 17:42:06   8970s] ### Time Record (Cell Pin Access) is uninstalled.
[03/15 17:42:07   8971s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/15 17:42:07   8971s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 17:42:07   8971s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 17:42:07   8971s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 17:42:07   8971s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 17:42:07   8971s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 17:42:07   8971s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 17:42:07   8971s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 17:42:08   8972s] #Regenerating Ggrids automatically.
[03/15 17:42:08   8972s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/15 17:42:08   8972s] #Using automatically generated G-grids.
[03/15 17:42:08   8973s] #Done routing data preparation.
[03/15 17:42:08   8973s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 2476.75 (MB), peak = 2666.29 (MB)
[03/15 17:42:08   8973s] ### Time Record (Data Preparation) is uninstalled.
[03/15 17:42:09   8973s] ### Time Record (Special Wire Merging) is installed.
[03/15 17:42:09   8973s] #Merging special wires: starts on Tue Mar 15 17:42:09 2022 with memory = 2477.95 (MB), peak = 2666.29 (MB)
[03/15 17:42:09   8973s] #
[03/15 17:42:09   8973s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:09   8973s] ### Time Record (Special Wire Merging) is uninstalled.
[03/15 17:42:09   8973s] #
[03/15 17:42:09   8973s] #Finished routing data preparation on Tue Mar 15 17:42:09 2022
[03/15 17:42:09   8973s] #
[03/15 17:42:09   8973s] #Cpu time = 00:00:10
[03/15 17:42:09   8973s] #Elapsed time = 00:00:10
[03/15 17:42:09   8973s] #Increased memory = 17.93 (MB)
[03/15 17:42:09   8973s] #Total memory = 2478.37 (MB)
[03/15 17:42:09   8973s] #Peak memory = 2666.29 (MB)
[03/15 17:42:09   8973s] #
[03/15 17:42:09   8973s] ### Time Record (Global Routing) is installed.
[03/15 17:42:09   8973s] #
[03/15 17:42:09   8973s] #Start global routing on Tue Mar 15 17:42:09 2022
[03/15 17:42:09   8973s] #
[03/15 17:42:09   8973s] #
[03/15 17:42:09   8973s] #Start global routing initialization on Tue Mar 15 17:42:09 2022
[03/15 17:42:09   8973s] #
[03/15 17:42:09   8973s] #Number of eco nets is 125
[03/15 17:42:09   8973s] #
[03/15 17:42:09   8973s] #Start global routing data preparation on Tue Mar 15 17:42:09 2022
[03/15 17:42:09   8973s] #
[03/15 17:42:09   8973s] ### build_merged_routing_blockage_rect_list starts on Tue Mar 15 17:42:09 2022 with memory = 2478.70 (MB), peak = 2666.29 (MB)
[03/15 17:42:09   8973s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:09   8973s] #Start routing resource analysis on Tue Mar 15 17:42:09 2022
[03/15 17:42:09   8973s] #
[03/15 17:42:09   8973s] ### init_is_bin_blocked starts on Tue Mar 15 17:42:09 2022 with memory = 2478.70 (MB), peak = 2666.29 (MB)
[03/15 17:42:09   8973s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:09   8973s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Mar 15 17:42:09 2022 with memory = 2490.23 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8974s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:10   8974s] ### adjust_flow_cap starts on Tue Mar 15 17:42:10 2022 with memory = 2490.64 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8974s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:10   8974s] ### adjust_partial_route_blockage starts on Tue Mar 15 17:42:10 2022 with memory = 2490.64 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8974s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:10   8974s] ### set_via_blocked starts on Tue Mar 15 17:42:10 2022 with memory = 2490.64 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8974s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:10   8974s] ### copy_flow starts on Tue Mar 15 17:42:10 2022 with memory = 2490.64 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8974s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:10   8974s] #Routing resource analysis is done on Tue Mar 15 17:42:10 2022
[03/15 17:42:10   8974s] #
[03/15 17:42:10   8974s] ### report_flow_cap starts on Tue Mar 15 17:42:10 2022 with memory = 2490.64 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8974s] #  Resource Analysis:
[03/15 17:42:10   8974s] #
[03/15 17:42:10   8974s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 17:42:10   8974s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 17:42:10   8974s] #  --------------------------------------------------------------
[03/15 17:42:10   8974s] #  M1             H        3709          80       64009    71.89%
[03/15 17:42:10   8974s] #  M2             V        3717          84       64009     0.41%
[03/15 17:42:10   8974s] #  M3             H        3789           0       64009     0.02%
[03/15 17:42:10   8974s] #  M4             V        3492         309       64009     0.78%
[03/15 17:42:10   8974s] #  M5             H        3789           0       64009     0.00%
[03/15 17:42:10   8974s] #  M6             V        3801           0       64009     0.00%
[03/15 17:42:10   8974s] #  M7             H         947           0       64009     0.00%
[03/15 17:42:10   8974s] #  M8             V         950           0       64009     0.00%
[03/15 17:42:10   8974s] #  --------------------------------------------------------------
[03/15 17:42:10   8974s] #  Total                  24194       1.55%      512072     9.14%
[03/15 17:42:10   8974s] #
[03/15 17:42:10   8974s] #  266 nets (0.28%) with 1 preferred extra spacing.
[03/15 17:42:10   8974s] #
[03/15 17:42:10   8974s] #
[03/15 17:42:10   8974s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:10   8974s] ### analyze_m2_tracks starts on Tue Mar 15 17:42:10 2022 with memory = 2490.64 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8974s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:10   8974s] ### report_initial_resource starts on Tue Mar 15 17:42:10 2022 with memory = 2490.64 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8974s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:10   8974s] ### mark_pg_pins_accessibility starts on Tue Mar 15 17:42:10 2022 with memory = 2490.64 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8975s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:10   8975s] ### set_net_region starts on Tue Mar 15 17:42:10 2022 with memory = 2490.64 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8975s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:10   8975s] #
[03/15 17:42:10   8975s] #Global routing data preparation is done on Tue Mar 15 17:42:10 2022
[03/15 17:42:10   8975s] #
[03/15 17:42:10   8975s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2490.64 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8975s] #
[03/15 17:42:10   8975s] ### prepare_level starts on Tue Mar 15 17:42:10 2022 with memory = 2490.64 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8975s] ### init level 1 starts on Tue Mar 15 17:42:10 2022 with memory = 2490.64 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8975s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:10   8975s] ### Level 1 hgrid = 253 X 253
[03/15 17:42:10   8975s] ### init level 2 starts on Tue Mar 15 17:42:10 2022 with memory = 2490.64 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8975s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:10   8975s] ### Level 2 hgrid = 64 X 64
[03/15 17:42:10   8975s] ### init level 3 starts on Tue Mar 15 17:42:10 2022 with memory = 2491.91 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8975s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:10   8975s] ### Level 3 hgrid = 16 X 16  (large_net only)
[03/15 17:42:10   8975s] ### prepare_level_flow starts on Tue Mar 15 17:42:10 2022 with memory = 2492.20 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8975s] ### init_flow_edge starts on Tue Mar 15 17:42:10 2022 with memory = 2492.20 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8975s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:10   8975s] ### init_flow_edge starts on Tue Mar 15 17:42:10 2022 with memory = 2492.92 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8975s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:10   8975s] ### init_flow_edge starts on Tue Mar 15 17:42:10 2022 with memory = 2492.92 (MB), peak = 2666.29 (MB)
[03/15 17:42:10   8975s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:10   8975s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:10   8975s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:11   8975s] #
[03/15 17:42:11   8975s] #Global routing initialization is done on Tue Mar 15 17:42:11 2022
[03/15 17:42:11   8975s] #
[03/15 17:42:11   8975s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2492.92 (MB), peak = 2666.29 (MB)
[03/15 17:42:11   8975s] #
[03/15 17:42:11   8975s] ### routing large nets 
[03/15 17:42:11   8975s] #start global routing iteration 1...
[03/15 17:42:11   8975s] ### init_flow_edge starts on Tue Mar 15 17:42:11 2022 with memory = 2493.08 (MB), peak = 2666.29 (MB)
[03/15 17:42:11   8975s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:42:11   8975s] ### routing at level 3 (topmost level) iter 0
[03/15 17:42:11   8975s] ### routing at level 2 iter 0 for 0 hboxes
[03/15 17:42:12   8977s] ### routing at level 1 iter 0 for 0 hboxes
[03/15 17:42:14   8978s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2591.38 (MB), peak = 2666.29 (MB)
[03/15 17:42:14   8978s] #
[03/15 17:42:14   8978s] #start global routing iteration 2...
[03/15 17:42:14   8978s] ### init_flow_edge starts on Tue Mar 15 17:42:14 2022 with memory = 2591.38 (MB), peak = 2666.29 (MB)
[03/15 17:42:14   8978s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:14   8978s] ### cal_flow starts on Tue Mar 15 17:42:14 2022 with memory = 2591.38 (MB), peak = 2666.29 (MB)
[03/15 17:42:14   8978s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:14   8978s] ### routing at level 1 iter 0 for 0 hboxes
[03/15 17:42:14   8979s] ### measure_qor starts on Tue Mar 15 17:42:14 2022 with memory = 2593.10 (MB), peak = 2666.29 (MB)
[03/15 17:42:14   8979s] ### measure_congestion starts on Tue Mar 15 17:42:14 2022 with memory = 2593.10 (MB), peak = 2666.29 (MB)
[03/15 17:42:14   8979s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:14   8979s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:14   8979s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2593.10 (MB), peak = 2666.29 (MB)
[03/15 17:42:14   8979s] #
[03/15 17:42:14   8979s] #start global routing iteration 3...
[03/15 17:42:15   8979s] ### init_flow_edge starts on Tue Mar 15 17:42:15 2022 with memory = 2593.10 (MB), peak = 2666.29 (MB)
[03/15 17:42:15   8979s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:15   8979s] ### cal_flow starts on Tue Mar 15 17:42:15 2022 with memory = 2593.10 (MB), peak = 2666.29 (MB)
[03/15 17:42:15   8979s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:15   8979s] ### routing at level 2 (topmost level) iter 0
[03/15 17:42:15   8979s] ### measure_qor starts on Tue Mar 15 17:42:15 2022 with memory = 2593.68 (MB), peak = 2666.29 (MB)
[03/15 17:42:15   8979s] ### measure_congestion starts on Tue Mar 15 17:42:15 2022 with memory = 2593.68 (MB), peak = 2666.29 (MB)
[03/15 17:42:15   8979s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:15   8979s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:15   8979s] ### routing at level 2 (topmost level) iter 1
[03/15 17:42:15   8979s] ### measure_qor starts on Tue Mar 15 17:42:15 2022 with memory = 2593.80 (MB), peak = 2666.29 (MB)
[03/15 17:42:15   8979s] ### measure_congestion starts on Tue Mar 15 17:42:15 2022 with memory = 2593.80 (MB), peak = 2666.29 (MB)
[03/15 17:42:15   8979s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:15   8979s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:15   8979s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2593.80 (MB), peak = 2666.29 (MB)
[03/15 17:42:15   8979s] #
[03/15 17:42:15   8979s] #start global routing iteration 4...
[03/15 17:42:15   8979s] ### routing at level 1 iter 0 for 0 hboxes
[03/15 17:42:16   8980s] ### measure_qor starts on Tue Mar 15 17:42:16 2022 with memory = 2601.25 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] ### measure_congestion starts on Tue Mar 15 17:42:16 2022 with memory = 2601.25 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] ### measure_congestion starts on Tue Mar 15 17:42:16 2022 with memory = 2601.25 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] ### routing at level 1 iter 1 for 0 hboxes
[03/15 17:42:16   8980s] ### measure_qor starts on Tue Mar 15 17:42:16 2022 with memory = 2601.44 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] ### measure_congestion starts on Tue Mar 15 17:42:16 2022 with memory = 2601.44 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2601.44 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] #
[03/15 17:42:16   8980s] ### route_end starts on Tue Mar 15 17:42:16 2022 with memory = 2601.44 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] #
[03/15 17:42:16   8980s] #Total number of trivial nets (e.g. < 2 pins) = 232 (skipped).
[03/15 17:42:16   8980s] #Total number of nets with skipped attribute = 92870 (skipped).
[03/15 17:42:16   8980s] #Total number of routable nets = 266.
[03/15 17:42:16   8980s] #Total number of nets in the design = 93368.
[03/15 17:42:16   8980s] #
[03/15 17:42:16   8980s] #248 routable nets have only global wires.
[03/15 17:42:16   8980s] #18 routable nets have only detail routed wires.
[03/15 17:42:16   8980s] #92870 skipped nets have only detail routed wires.
[03/15 17:42:16   8980s] #248 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 17:42:16   8980s] #18 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 17:42:16   8980s] #
[03/15 17:42:16   8980s] #Routed net constraints summary:
[03/15 17:42:16   8980s] #------------------------------------------------
[03/15 17:42:16   8980s] #        Rules   Pref Extra Space   Unconstrained  
[03/15 17:42:16   8980s] #------------------------------------------------
[03/15 17:42:16   8980s] #      Default                248               0  
[03/15 17:42:16   8980s] #------------------------------------------------
[03/15 17:42:16   8980s] #        Total                248               0  
[03/15 17:42:16   8980s] #------------------------------------------------
[03/15 17:42:16   8980s] #
[03/15 17:42:16   8980s] #Routing constraints summary of the whole design:
[03/15 17:42:16   8980s] #-------------------------------------------------------------------------------
[03/15 17:42:16   8980s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/15 17:42:16   8980s] #-------------------------------------------------------------------------------
[03/15 17:42:16   8980s] #      Default                266          150               144           92720  
[03/15 17:42:16   8980s] #-------------------------------------------------------------------------------
[03/15 17:42:16   8980s] #        Total                266          150               144           92720  
[03/15 17:42:16   8980s] #-------------------------------------------------------------------------------
[03/15 17:42:16   8980s] #
[03/15 17:42:16   8980s] ### cal_base_flow starts on Tue Mar 15 17:42:16 2022 with memory = 2601.45 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] ### init_flow_edge starts on Tue Mar 15 17:42:16 2022 with memory = 2601.45 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] ### cal_flow starts on Tue Mar 15 17:42:16 2022 with memory = 2601.45 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] ### report_overcon starts on Tue Mar 15 17:42:16 2022 with memory = 2601.45 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] #
[03/15 17:42:16   8980s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 17:42:16   8980s] #
[03/15 17:42:16   8980s] #                 OverCon          
[03/15 17:42:16   8980s] #                  #Gcell    %Gcell
[03/15 17:42:16   8980s] #     Layer           (1)   OverCon  Flow/Cap
[03/15 17:42:16   8980s] #  ----------------------------------------------
[03/15 17:42:16   8980s] #  M1            0(0.00%)   (0.00%)     0.48  
[03/15 17:42:16   8980s] #  M2            0(0.00%)   (0.00%)     0.06  
[03/15 17:42:16   8980s] #  M3            0(0.00%)   (0.00%)     0.03  
[03/15 17:42:16   8980s] #  M4           10(0.02%)   (0.02%)     0.00  
[03/15 17:42:16   8980s] #  M5            0(0.00%)   (0.00%)     0.00  
[03/15 17:42:16   8980s] #  M6            0(0.00%)   (0.00%)     0.00  
[03/15 17:42:16   8980s] #  M7            0(0.00%)   (0.00%)     0.00  
[03/15 17:42:16   8980s] #  M8            0(0.00%)   (0.00%)     0.00  
[03/15 17:42:16   8980s] #  ----------------------------------------------
[03/15 17:42:16   8980s] #     Total     10(0.00%)   (0.00%)
[03/15 17:42:16   8980s] #
[03/15 17:42:16   8980s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[03/15 17:42:16   8980s] #  Overflow after GR: 0.00% H + 0.00% V
[03/15 17:42:16   8980s] #
[03/15 17:42:16   8980s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] ### cal_base_flow starts on Tue Mar 15 17:42:16 2022 with memory = 2601.45 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] ### init_flow_edge starts on Tue Mar 15 17:42:16 2022 with memory = 2601.45 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] ### cal_flow starts on Tue Mar 15 17:42:16 2022 with memory = 2601.45 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] ### export_cong_map starts on Tue Mar 15 17:42:16 2022 with memory = 2601.45 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] ### PDZT_Export::export_cong_map starts on Tue Mar 15 17:42:16 2022 with memory = 2602.55 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] ### import_cong_map starts on Tue Mar 15 17:42:16 2022 with memory = 2602.55 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] ### update starts on Tue Mar 15 17:42:16 2022 with memory = 2602.55 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] #Complete Global Routing.
[03/15 17:42:16   8980s] #Total number of nets with non-default rule or having extra spacing = 266
[03/15 17:42:16   8980s] #Total wire length = 53137 um.
[03/15 17:42:16   8980s] #Total half perimeter of net bounding box = 18111 um.
[03/15 17:42:16   8980s] #Total wire length on LAYER M1 = 1 um.
[03/15 17:42:16   8980s] #Total wire length on LAYER M2 = 648 um.
[03/15 17:42:16   8980s] #Total wire length on LAYER M3 = 28002 um.
[03/15 17:42:16   8980s] #Total wire length on LAYER M4 = 22922 um.
[03/15 17:42:16   8980s] #Total wire length on LAYER M5 = 1259 um.
[03/15 17:42:16   8980s] #Total wire length on LAYER M6 = 306 um.
[03/15 17:42:16   8980s] #Total wire length on LAYER M7 = 0 um.
[03/15 17:42:16   8980s] #Total wire length on LAYER M8 = 0 um.
[03/15 17:42:16   8980s] #Total number of vias = 34542
[03/15 17:42:16   8980s] #Total number of multi-cut vias = 113 (  0.3%)
[03/15 17:42:16   8980s] #Total number of single cut vias = 34429 ( 99.7%)
[03/15 17:42:16   8980s] #Up-Via Summary (total 34542):
[03/15 17:42:16   8980s] #                   single-cut          multi-cut      Total
[03/15 17:42:16   8980s] #-----------------------------------------------------------
[03/15 17:42:16   8980s] # M1             11791 ( 99.1%)       113 (  0.9%)      11904
[03/15 17:42:16   8980s] # M2             11172 (100.0%)         0 (  0.0%)      11172
[03/15 17:42:16   8980s] # M3             11088 (100.0%)         0 (  0.0%)      11088
[03/15 17:42:16   8980s] # M4               302 (100.0%)         0 (  0.0%)        302
[03/15 17:42:16   8980s] # M5                76 (100.0%)         0 (  0.0%)         76
[03/15 17:42:16   8980s] #-----------------------------------------------------------
[03/15 17:42:16   8980s] #                34429 ( 99.7%)       113 (  0.3%)      34542 
[03/15 17:42:16   8980s] #
[03/15 17:42:16   8980s] #Total number of involved priority nets 248
[03/15 17:42:16   8980s] #Maximum src to sink distance for priority net 236.7
[03/15 17:42:16   8980s] #Average of max src_to_sink distance for priority net 55.7
[03/15 17:42:16   8980s] #Average of ave src_to_sink distance for priority net 33.2
[03/15 17:42:16   8980s] ### update cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] ### report_overcon starts on Tue Mar 15 17:42:16 2022 with memory = 2602.55 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] ### report_overcon starts on Tue Mar 15 17:42:16 2022 with memory = 2602.55 (MB), peak = 2666.29 (MB)
[03/15 17:42:16   8980s] #Max overcon = 1 tracks.
[03/15 17:42:16   8980s] #Total overcon = 0.00%.
[03/15 17:42:16   8980s] #Worst layer Gcell overcon rate = 0.02%.
[03/15 17:42:16   8980s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.5 GB, peak:2.6 GB
[03/15 17:42:16   8980s] #
[03/15 17:42:16   8980s] #Global routing statistics:
[03/15 17:42:16   8980s] #Cpu time = 00:00:08
[03/15 17:42:16   8980s] #Elapsed time = 00:00:08
[03/15 17:42:16   8980s] #Increased memory = 124.16 (MB)
[03/15 17:42:16   8980s] #Total memory = 2602.55 (MB)
[03/15 17:42:16   8980s] #Peak memory = 2666.29 (MB)
[03/15 17:42:16   8980s] #
[03/15 17:42:16   8980s] #Finished global routing on Tue Mar 15 17:42:16 2022
[03/15 17:42:16   8980s] #
[03/15 17:42:16   8980s] #
[03/15 17:42:16   8980s] ### Time Record (Global Routing) is uninstalled.
[03/15 17:42:16   8981s] ### Time Record (Track Assignment) is installed.
[03/15 17:42:17   8981s] ### Time Record (Track Assignment) is uninstalled.
[03/15 17:42:17   8981s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2506.02 (MB), peak = 2666.29 (MB)
[03/15 17:42:17   8981s] ### Time Record (Track Assignment) is installed.
[03/15 17:42:17   8981s] #Start Track Assignment.
[03/15 17:42:18   8982s] #Done with 2322 horizontal wires in 2 hboxes and 457 vertical wires in 2 hboxes.
[03/15 17:42:19   8983s] #Done with 20 horizontal wires in 2 hboxes and 6 vertical wires in 2 hboxes.
[03/15 17:42:19   8983s] #Complete Track Assignment.
[03/15 17:42:19   8983s] #Total number of nets with non-default rule or having extra spacing = 266
[03/15 17:42:19   8983s] #Total wire length = 59051 um.
[03/15 17:42:19   8983s] #Total half perimeter of net bounding box = 18111 um.
[03/15 17:42:19   8983s] #Total wire length on LAYER M1 = 1444 um.
[03/15 17:42:19   8983s] #Total wire length on LAYER M2 = 679 um.
[03/15 17:42:19   8983s] #Total wire length on LAYER M3 = 31960 um.
[03/15 17:42:19   8983s] #Total wire length on LAYER M4 = 23400 um.
[03/15 17:42:19   8983s] #Total wire length on LAYER M5 = 1262 um.
[03/15 17:42:19   8983s] #Total wire length on LAYER M6 = 306 um.
[03/15 17:42:19   8983s] #Total wire length on LAYER M7 = 0 um.
[03/15 17:42:19   8983s] #Total wire length on LAYER M8 = 0 um.
[03/15 17:42:19   8983s] #Total number of vias = 34542
[03/15 17:42:19   8983s] #Total number of multi-cut vias = 113 (  0.3%)
[03/15 17:42:19   8983s] #Total number of single cut vias = 34429 ( 99.7%)
[03/15 17:42:19   8983s] #Up-Via Summary (total 34542):
[03/15 17:42:19   8983s] #                   single-cut          multi-cut      Total
[03/15 17:42:19   8983s] #-----------------------------------------------------------
[03/15 17:42:19   8983s] # M1             11791 ( 99.1%)       113 (  0.9%)      11904
[03/15 17:42:19   8983s] # M2             11172 (100.0%)         0 (  0.0%)      11172
[03/15 17:42:19   8983s] # M3             11088 (100.0%)         0 (  0.0%)      11088
[03/15 17:42:19   8983s] # M4               302 (100.0%)         0 (  0.0%)        302
[03/15 17:42:19   8983s] # M5                76 (100.0%)         0 (  0.0%)         76
[03/15 17:42:19   8983s] #-----------------------------------------------------------
[03/15 17:42:19   8983s] #                34429 ( 99.7%)       113 (  0.3%)      34542 
[03/15 17:42:19   8983s] #
[03/15 17:42:19   8983s] ### Time Record (Track Assignment) is uninstalled.
[03/15 17:42:19   8983s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2523.45 (MB), peak = 2666.29 (MB)
[03/15 17:42:19   8983s] #
[03/15 17:42:19   8984s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/15 17:42:19   8984s] #Cpu time = 00:00:21
[03/15 17:42:19   8984s] #Elapsed time = 00:00:21
[03/15 17:42:19   8984s] #Increased memory = 63.25 (MB)
[03/15 17:42:19   8984s] #Total memory = 2523.68 (MB)
[03/15 17:42:19   8984s] #Peak memory = 2666.29 (MB)
[03/15 17:42:19   8984s] ### Time Record (Detail Routing) is installed.
[03/15 17:42:20   8984s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 17:42:21   8985s] #
[03/15 17:42:21   8985s] #Start Detail Routing..
[03/15 17:42:21   8985s] #start initial detail routing ...
[03/15 17:42:21   8985s] ### Design has 31 dirty nets, 113572 dirty-areas)
[03/15 17:43:43   9068s] # ECO: 13.3% of the total area was rechecked for DRC, and 34.4% required routing.
[03/15 17:43:44   9068s] #   number of violations = 0
[03/15 17:43:44   9068s] #88320 out of 88429 instances (99.9%) need to be verified(marked ipoed), dirty area = 75.1%.
[03/15 17:43:57   9082s] #   number of violations = 0
[03/15 17:43:57   9082s] #cpu time = 00:01:36, elapsed time = 00:01:36, memory = 2532.58 (MB), peak = 2666.29 (MB)
[03/15 17:43:57   9082s] #Complete Detail Routing.
[03/15 17:43:57   9082s] #Total number of nets with non-default rule or having extra spacing = 266
[03/15 17:43:57   9082s] #Total wire length = 53956 um.
[03/15 17:43:57   9082s] #Total half perimeter of net bounding box = 18111 um.
[03/15 17:43:57   9082s] #Total wire length on LAYER M1 = 150 um.
[03/15 17:43:57   9082s] #Total wire length on LAYER M2 = 9604 um.
[03/15 17:43:57   9082s] #Total wire length on LAYER M3 = 25481 um.
[03/15 17:43:57   9082s] #Total wire length on LAYER M4 = 17988 um.
[03/15 17:43:57   9082s] #Total wire length on LAYER M5 = 622 um.
[03/15 17:43:57   9082s] #Total wire length on LAYER M6 = 110 um.
[03/15 17:43:57   9082s] #Total wire length on LAYER M7 = 0 um.
[03/15 17:43:57   9082s] #Total wire length on LAYER M8 = 0 um.
[03/15 17:43:57   9082s] #Total number of vias = 30260
[03/15 17:43:57   9082s] #Total number of multi-cut vias = 170 (  0.6%)
[03/15 17:43:57   9082s] #Total number of single cut vias = 30090 ( 99.4%)
[03/15 17:43:57   9082s] #Up-Via Summary (total 30260):
[03/15 17:43:57   9082s] #                   single-cut          multi-cut      Total
[03/15 17:43:57   9082s] #-----------------------------------------------------------
[03/15 17:43:57   9082s] # M1             12286 ( 98.6%)       170 (  1.4%)      12456
[03/15 17:43:57   9082s] # M2             10178 (100.0%)         0 (  0.0%)      10178
[03/15 17:43:57   9082s] # M3              7471 (100.0%)         0 (  0.0%)       7471
[03/15 17:43:57   9082s] # M4               122 (100.0%)         0 (  0.0%)        122
[03/15 17:43:57   9082s] # M5                33 (100.0%)         0 (  0.0%)         33
[03/15 17:43:57   9082s] #-----------------------------------------------------------
[03/15 17:43:57   9082s] #                30090 ( 99.4%)       170 (  0.6%)      30260 
[03/15 17:43:57   9082s] #
[03/15 17:43:57   9082s] #Total number of DRC violations = 0
[03/15 17:43:57   9082s] ### Time Record (Detail Routing) is uninstalled.
[03/15 17:43:57   9082s] #Cpu time = 00:01:38
[03/15 17:43:57   9082s] #Elapsed time = 00:01:38
[03/15 17:43:57   9082s] #Increased memory = -17.11 (MB)
[03/15 17:43:57   9082s] #Total memory = 2506.57 (MB)
[03/15 17:43:57   9082s] #Peak memory = 2666.29 (MB)
[03/15 17:43:57   9082s] ### Time Record (Antenna Fixing) is installed.
[03/15 17:43:58   9082s] #
[03/15 17:43:58   9082s] #start routing for process antenna violation fix ...
[03/15 17:43:58   9083s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 17:43:59   9084s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2508.34 (MB), peak = 2666.29 (MB)
[03/15 17:43:59   9084s] #
[03/15 17:43:59   9084s] #Total number of nets with non-default rule or having extra spacing = 266
[03/15 17:43:59   9084s] #Total wire length = 53956 um.
[03/15 17:43:59   9084s] #Total half perimeter of net bounding box = 18111 um.
[03/15 17:43:59   9084s] #Total wire length on LAYER M1 = 150 um.
[03/15 17:43:59   9084s] #Total wire length on LAYER M2 = 9604 um.
[03/15 17:43:59   9084s] #Total wire length on LAYER M3 = 25481 um.
[03/15 17:43:59   9084s] #Total wire length on LAYER M4 = 17988 um.
[03/15 17:43:59   9084s] #Total wire length on LAYER M5 = 622 um.
[03/15 17:43:59   9084s] #Total wire length on LAYER M6 = 110 um.
[03/15 17:43:59   9084s] #Total wire length on LAYER M7 = 0 um.
[03/15 17:43:59   9084s] #Total wire length on LAYER M8 = 0 um.
[03/15 17:43:59   9084s] #Total number of vias = 30260
[03/15 17:43:59   9084s] #Total number of multi-cut vias = 170 (  0.6%)
[03/15 17:43:59   9084s] #Total number of single cut vias = 30090 ( 99.4%)
[03/15 17:43:59   9084s] #Up-Via Summary (total 30260):
[03/15 17:43:59   9084s] #                   single-cut          multi-cut      Total
[03/15 17:43:59   9084s] #-----------------------------------------------------------
[03/15 17:43:59   9084s] # M1             12286 ( 98.6%)       170 (  1.4%)      12456
[03/15 17:43:59   9084s] # M2             10178 (100.0%)         0 (  0.0%)      10178
[03/15 17:43:59   9084s] # M3              7471 (100.0%)         0 (  0.0%)       7471
[03/15 17:43:59   9084s] # M4               122 (100.0%)         0 (  0.0%)        122
[03/15 17:43:59   9084s] # M5                33 (100.0%)         0 (  0.0%)         33
[03/15 17:43:59   9084s] #-----------------------------------------------------------
[03/15 17:43:59   9084s] #                30090 ( 99.4%)       170 (  0.6%)      30260 
[03/15 17:43:59   9084s] #
[03/15 17:43:59   9084s] #Total number of DRC violations = 0
[03/15 17:43:59   9084s] #Total number of net violated process antenna rule = 0
[03/15 17:43:59   9084s] #
[03/15 17:44:00   9084s] #
[03/15 17:44:00   9084s] #Total number of nets with non-default rule or having extra spacing = 266
[03/15 17:44:00   9084s] #Total wire length = 53956 um.
[03/15 17:44:00   9084s] #Total half perimeter of net bounding box = 18111 um.
[03/15 17:44:00   9084s] #Total wire length on LAYER M1 = 150 um.
[03/15 17:44:00   9084s] #Total wire length on LAYER M2 = 9604 um.
[03/15 17:44:00   9084s] #Total wire length on LAYER M3 = 25481 um.
[03/15 17:44:00   9084s] #Total wire length on LAYER M4 = 17988 um.
[03/15 17:44:00   9084s] #Total wire length on LAYER M5 = 622 um.
[03/15 17:44:00   9084s] #Total wire length on LAYER M6 = 110 um.
[03/15 17:44:00   9084s] #Total wire length on LAYER M7 = 0 um.
[03/15 17:44:00   9084s] #Total wire length on LAYER M8 = 0 um.
[03/15 17:44:00   9084s] #Total number of vias = 30260
[03/15 17:44:00   9084s] #Total number of multi-cut vias = 170 (  0.6%)
[03/15 17:44:00   9084s] #Total number of single cut vias = 30090 ( 99.4%)
[03/15 17:44:00   9084s] #Up-Via Summary (total 30260):
[03/15 17:44:00   9084s] #                   single-cut          multi-cut      Total
[03/15 17:44:00   9084s] #-----------------------------------------------------------
[03/15 17:44:00   9084s] # M1             12286 ( 98.6%)       170 (  1.4%)      12456
[03/15 17:44:00   9084s] # M2             10178 (100.0%)         0 (  0.0%)      10178
[03/15 17:44:00   9084s] # M3              7471 (100.0%)         0 (  0.0%)       7471
[03/15 17:44:00   9084s] # M4               122 (100.0%)         0 (  0.0%)        122
[03/15 17:44:00   9084s] # M5                33 (100.0%)         0 (  0.0%)         33
[03/15 17:44:00   9084s] #-----------------------------------------------------------
[03/15 17:44:00   9084s] #                30090 ( 99.4%)       170 (  0.6%)      30260 
[03/15 17:44:00   9084s] #
[03/15 17:44:00   9084s] #Total number of DRC violations = 0
[03/15 17:44:00   9084s] #Total number of net violated process antenna rule = 0
[03/15 17:44:00   9084s] #
[03/15 17:44:00   9084s] ### Time Record (Antenna Fixing) is uninstalled.
[03/15 17:44:00   9084s] #detailRoute Statistics:
[03/15 17:44:00   9084s] #Cpu time = 00:01:40
[03/15 17:44:00   9084s] #Elapsed time = 00:01:40
[03/15 17:44:00   9084s] #Increased memory = -15.07 (MB)
[03/15 17:44:00   9084s] #Total memory = 2508.61 (MB)
[03/15 17:44:00   9084s] #Peak memory = 2666.29 (MB)
[03/15 17:44:00   9084s] #Skip updating routing design signature in db-snapshot flow
[03/15 17:44:00   9084s] ### Time Record (DB Export) is installed.
[03/15 17:44:01   9085s] ### Time Record (DB Export) is uninstalled.
[03/15 17:44:01   9085s] ### Time Record (Post Callback) is installed.
[03/15 17:44:01   9086s] ### Time Record (Post Callback) is uninstalled.
[03/15 17:44:01   9086s] #
[03/15 17:44:01   9086s] #globalDetailRoute statistics:
[03/15 17:44:01   9086s] #Cpu time = 00:02:07
[03/15 17:44:01   9086s] #Elapsed time = 00:02:07
[03/15 17:44:01   9086s] #Increased memory = 23.78 (MB)
[03/15 17:44:01   9086s] #Total memory = 2431.91 (MB)
[03/15 17:44:01   9086s] #Peak memory = 2666.29 (MB)
[03/15 17:44:01   9086s] #Number of warnings = 1
[03/15 17:44:01   9086s] #Total number of warnings = 6
[03/15 17:44:01   9086s] #Number of fails = 0
[03/15 17:44:01   9086s] #Total number of fails = 0
[03/15 17:44:01   9086s] #Complete globalDetailRoute on Tue Mar 15 17:44:01 2022
[03/15 17:44:01   9086s] #
[03/15 17:44:01   9086s] ### Time Record (globalDetailRoute) is uninstalled.
[03/15 17:44:01   9086s] % End globalDetailRoute (date=03/15 17:44:01, total cpu=0:02:07, real=0:02:07, peak res=2563.1M, current mem=2381.8M)
[03/15 17:44:01   9086s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[03/15 17:44:01   9086s] % Begin globalDetailRoute (date=03/15 17:44:01, mem=2381.8M)
[03/15 17:44:01   9086s] 
[03/15 17:44:01   9086s] globalDetailRoute
[03/15 17:44:01   9086s] 
[03/15 17:44:01   9086s] #setNanoRouteMode -drouteAutoStop true
[03/15 17:44:01   9086s] #setNanoRouteMode -drouteFixAntenna true
[03/15 17:44:01   9086s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[03/15 17:44:01   9086s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/15 17:44:01   9086s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/15 17:44:01   9086s] #setNanoRouteMode -routeSelectedNetOnly false
[03/15 17:44:01   9086s] #setNanoRouteMode -routeWithSiDriven true
[03/15 17:44:01   9086s] #setNanoRouteMode -routeWithTimingDriven true
[03/15 17:44:01   9086s] ### Time Record (globalDetailRoute) is installed.
[03/15 17:44:01   9086s] #Start globalDetailRoute on Tue Mar 15 17:44:01 2022
[03/15 17:44:01   9086s] #
[03/15 17:44:01   9086s] ### Time Record (Pre Callback) is installed.
[03/15 17:44:01   9086s] Saved RC grid cleaned up.
[03/15 17:44:01   9086s] ### Time Record (Pre Callback) is uninstalled.
[03/15 17:44:01   9086s] ### Time Record (DB Import) is installed.
[03/15 17:44:01   9086s] ### Time Record (Timing Data Generation) is installed.
[03/15 17:44:01   9086s] #Generating timing data, please wait...
[03/15 17:44:01   9086s] #93136 total nets, 266 already routed, 266 will ignore in trialRoute
[03/15 17:44:01   9086s] ### run_trial_route starts on Tue Mar 15 17:44:01 2022 with memory = 2378.27 (MB), peak = 2666.29 (MB)
[03/15 17:44:06   9090s] ### run_trial_route cpu:00:00:05, real:00:00:05, mem:2.3 GB, peak:2.6 GB
[03/15 17:44:06   9090s] ### dump_timing_file starts on Tue Mar 15 17:44:06 2022 with memory = 2401.65 (MB), peak = 2666.29 (MB)
[03/15 17:44:06   9090s] ### extractRC starts on Tue Mar 15 17:44:06 2022 with memory = 2401.65 (MB), peak = 2666.29 (MB)
[03/15 17:44:06   9090s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 17:44:07   9091s] ### extractRC cpu:00:00:01, real:00:00:01, mem:2.3 GB, peak:2.6 GB
[03/15 17:44:07   9091s] #Dump tif for version 2.1
[03/15 17:44:11   9096s] End AAE Lib Interpolated Model. (MEM=2925.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/15 17:44:28   9113s] Total number of fetched objects 93158
[03/15 17:44:28   9113s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[03/15 17:44:28   9113s] End delay calculation. (MEM=2963.36 CPU=0:00:14.1 REAL=0:00:13.0)
[03/15 17:44:40   9125s] #Generating timing data took: cpu time = 00:00:35, elapsed time = 00:00:35, memory = 2465.54 (MB), peak = 2666.29 (MB)
[03/15 17:44:40   9125s] ### dump_timing_file cpu:00:00:35, real:00:00:35, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:41   9125s] #Done generating timing data.
[03/15 17:44:41   9125s] ### Time Record (Timing Data Generation) is uninstalled.
[03/15 17:44:41   9125s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/15 17:44:42   9126s] ### Net info: total nets: 93368
[03/15 17:44:42   9126s] ### Net info: dirty nets: 0
[03/15 17:44:42   9126s] ### Net info: marked as disconnected nets: 0
[03/15 17:44:42   9127s] #num needed restored net=0
[03/15 17:44:42   9127s] #need_extraction net=0 (total=93368)
[03/15 17:44:42   9127s] ### Net info: fully routed nets: 266
[03/15 17:44:42   9127s] ### Net info: trivial (< 2 pins) nets: 232
[03/15 17:44:42   9127s] ### Net info: unrouted nets: 92870
[03/15 17:44:42   9127s] ### Net info: re-extraction nets: 0
[03/15 17:44:42   9127s] ### Net info: ignored nets: 0
[03/15 17:44:42   9127s] ### Net info: skip routing nets: 0
[03/15 17:44:43   9128s] #Start reading timing information from file .timing_file_25708.tif.gz ...
[03/15 17:44:44   9129s] #Read in timing information for 332 ports, 88429 instances from timing file .timing_file_25708.tif.gz.
[03/15 17:44:44   9129s] ### Time Record (DB Import) is uninstalled.
[03/15 17:44:44   9129s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/15 17:44:44   9129s] #RTESIG:78da8d90cb4ec330104559f31523b78b20d132e347c7d982d802aaa0db2a0837b5942692
[03/15 17:44:44   9129s] #       1f0bfe1e83588698d9dea373af66b53e3cee4150bb25de44643e123ced251229dca044be
[03/15 17:44:44   9129s] #       a3f658a2b77b71bd5a3fbfbc12b5204edd109d8026b93076e1f316727401a24bc98ffdcd
[03/15 17:44:44   9129s] #       2fa834a4901d34efd334cc22ca5a4068fc985cefc22c62e4ae6631c5222e7948fe21a732
[03/15 17:44:44   9129s] #       2aa650c259d41a849fed0b3a52ca00e9adc1ef83e6344c5dfa83346d5da725d721a311c4
[03/15 17:44:44   9129s] #       d9f7e7e5fd6451d6de5118532fb444e569eec3e74bad9275bd9277ffa8645e105d7d013a
[03/15 17:44:44   9129s] #       c5c51a
[03/15 17:44:44   9129s] #
[03/15 17:44:45   9129s] #RTESIG:78da8d90cb4ec330104559f31523b78b546acb8c1fb1b32d625b50056caba0baa9a53491
[03/15 17:44:45   9129s] #       fc58f0f7b808894d8899ed1c9d7b7517cbf7a703306ab6a43701b53e12ec0f1c89046e90
[03/15 17:44:45   9129s] #       a37ea0e6985f6f3b76bf583ebfbc1235c0ce6d1f2c832a5a3fb4fe730d29580fc1c6e886
[03/15 17:44:45   9129s] #       6ef5030a09d1270bd5c738f693883006102a3744db593f89285e972c2a5bd835f5d13da6
[03/15 17:44:45   9129s] #       984b85e8f37312350ae1bbfb8c8e84504072abf076509dfbb18d7f90aa29eb24d7654849
[03/15 17:44:45   9129s] #       047671dd65be3fd552feae3f071ae4a5dd32a3cacd0c515ed79e5cba9622b52c47eafa1f
[03/15 17:44:45   9129s] #       915acf88eebe00bc51d1cd
[03/15 17:44:45   9129s] #
[03/15 17:44:45   9129s] ### Time Record (Global Routing) is installed.
[03/15 17:44:45   9129s] ### Time Record (Global Routing) is uninstalled.
[03/15 17:44:45   9129s] ### Time Record (Data Preparation) is installed.
[03/15 17:44:45   9129s] #Start routing data preparation on Tue Mar 15 17:44:45 2022
[03/15 17:44:45   9129s] #
[03/15 17:44:45   9130s] #Minimum voltage of a net in the design = 0.000.
[03/15 17:44:45   9130s] #Maximum voltage of a net in the design = 1.100.
[03/15 17:44:45   9130s] #Voltage range [0.000 - 1.100] has 93365 nets.
[03/15 17:44:45   9130s] #Voltage range [0.900 - 1.100] has 1 net.
[03/15 17:44:45   9130s] #Voltage range [0.000 - 0.000] has 2 nets.
[03/15 17:44:45   9130s] ### Time Record (Cell Pin Access) is installed.
[03/15 17:44:45   9130s] #Initial pin access analysis.
[03/15 17:44:45   9130s] #Detail pin access analysis.
[03/15 17:44:45   9130s] ### Time Record (Cell Pin Access) is uninstalled.
[03/15 17:44:47   9132s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/15 17:44:47   9132s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 17:44:47   9132s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 17:44:47   9132s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 17:44:47   9132s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 17:44:47   9132s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/15 17:44:47   9132s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 17:44:47   9132s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/15 17:44:48   9132s] #Regenerating Ggrids automatically.
[03/15 17:44:48   9132s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/15 17:44:48   9132s] #Using automatically generated G-grids.
[03/15 17:44:48   9133s] #Done routing data preparation.
[03/15 17:44:48   9133s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2456.57 (MB), peak = 2666.29 (MB)
[03/15 17:44:48   9133s] ### Time Record (Data Preparation) is uninstalled.
[03/15 17:44:48   9133s] ### Time Record (Special Wire Merging) is installed.
[03/15 17:44:48   9133s] #Merging special wires: starts on Tue Mar 15 17:44:48 2022 with memory = 2457.88 (MB), peak = 2666.29 (MB)
[03/15 17:44:48   9133s] #
[03/15 17:44:48   9133s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:48   9133s] ### Time Record (Special Wire Merging) is uninstalled.
[03/15 17:44:49   9133s] #
[03/15 17:44:49   9133s] #Finished routing data preparation on Tue Mar 15 17:44:49 2022
[03/15 17:44:49   9133s] #
[03/15 17:44:49   9133s] #Cpu time = 00:00:04
[03/15 17:44:49   9133s] #Elapsed time = 00:00:04
[03/15 17:44:49   9133s] #Increased memory = 14.85 (MB)
[03/15 17:44:49   9133s] #Total memory = 2458.30 (MB)
[03/15 17:44:49   9133s] #Peak memory = 2666.29 (MB)
[03/15 17:44:49   9133s] #
[03/15 17:44:49   9133s] ### Time Record (Global Routing) is installed.
[03/15 17:44:49   9133s] #
[03/15 17:44:49   9133s] #Start global routing on Tue Mar 15 17:44:49 2022
[03/15 17:44:49   9133s] #
[03/15 17:44:49   9133s] #
[03/15 17:44:49   9133s] #Start global routing initialization on Tue Mar 15 17:44:49 2022
[03/15 17:44:49   9133s] #
[03/15 17:44:49   9133s] #Number of eco nets is 0
[03/15 17:44:49   9133s] #
[03/15 17:44:49   9133s] #Start global routing data preparation on Tue Mar 15 17:44:49 2022
[03/15 17:44:49   9133s] #
[03/15 17:44:49   9134s] ### build_merged_routing_blockage_rect_list starts on Tue Mar 15 17:44:49 2022 with memory = 2458.38 (MB), peak = 2666.29 (MB)
[03/15 17:44:49   9134s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:49   9134s] #Start routing resource analysis on Tue Mar 15 17:44:49 2022
[03/15 17:44:49   9134s] #
[03/15 17:44:49   9134s] ### init_is_bin_blocked starts on Tue Mar 15 17:44:49 2022 with memory = 2458.38 (MB), peak = 2666.29 (MB)
[03/15 17:44:49   9134s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:49   9134s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Mar 15 17:44:49 2022 with memory = 2469.89 (MB), peak = 2666.29 (MB)
[03/15 17:44:50   9135s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:50   9135s] ### adjust_flow_cap starts on Tue Mar 15 17:44:50 2022 with memory = 2470.29 (MB), peak = 2666.29 (MB)
[03/15 17:44:50   9135s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:50   9135s] ### adjust_partial_route_blockage starts on Tue Mar 15 17:44:50 2022 with memory = 2470.29 (MB), peak = 2666.29 (MB)
[03/15 17:44:50   9135s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:50   9135s] ### set_via_blocked starts on Tue Mar 15 17:44:50 2022 with memory = 2470.29 (MB), peak = 2666.29 (MB)
[03/15 17:44:50   9135s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:50   9135s] ### copy_flow starts on Tue Mar 15 17:44:50 2022 with memory = 2470.29 (MB), peak = 2666.29 (MB)
[03/15 17:44:50   9135s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:50   9135s] #Routing resource analysis is done on Tue Mar 15 17:44:50 2022
[03/15 17:44:50   9135s] #
[03/15 17:44:50   9135s] ### report_flow_cap starts on Tue Mar 15 17:44:50 2022 with memory = 2470.29 (MB), peak = 2666.29 (MB)
[03/15 17:44:50   9135s] #  Resource Analysis:
[03/15 17:44:50   9135s] #
[03/15 17:44:50   9135s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/15 17:44:50   9135s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/15 17:44:50   9135s] #  --------------------------------------------------------------
[03/15 17:44:50   9135s] #  M1             H        3709          80       64009    71.89%
[03/15 17:44:50   9135s] #  M2             V        3717          84       64009     0.41%
[03/15 17:44:50   9135s] #  M3             H        3789           0       64009     0.02%
[03/15 17:44:50   9135s] #  M4             V        3492         309       64009     0.78%
[03/15 17:44:50   9135s] #  M5             H        3789           0       64009     0.00%
[03/15 17:44:50   9135s] #  M6             V        3801           0       64009     0.00%
[03/15 17:44:50   9135s] #  M7             H         947           0       64009     0.00%
[03/15 17:44:50   9135s] #  M8             V         950           0       64009     0.00%
[03/15 17:44:50   9135s] #  --------------------------------------------------------------
[03/15 17:44:50   9135s] #  Total                  24194       1.55%      512072     9.14%
[03/15 17:44:50   9135s] #
[03/15 17:44:51   9135s] #  266 nets (0.28%) with 1 preferred extra spacing.
[03/15 17:44:51   9135s] #
[03/15 17:44:51   9135s] #
[03/15 17:44:51   9135s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:51   9135s] ### analyze_m2_tracks starts on Tue Mar 15 17:44:51 2022 with memory = 2470.29 (MB), peak = 2666.29 (MB)
[03/15 17:44:51   9135s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:51   9135s] ### report_initial_resource starts on Tue Mar 15 17:44:51 2022 with memory = 2470.29 (MB), peak = 2666.29 (MB)
[03/15 17:44:51   9135s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:51   9135s] ### mark_pg_pins_accessibility starts on Tue Mar 15 17:44:51 2022 with memory = 2470.29 (MB), peak = 2666.29 (MB)
[03/15 17:44:51   9135s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:51   9135s] ### set_net_region starts on Tue Mar 15 17:44:51 2022 with memory = 2470.29 (MB), peak = 2666.29 (MB)
[03/15 17:44:51   9135s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:51   9135s] #
[03/15 17:44:51   9135s] #Global routing data preparation is done on Tue Mar 15 17:44:51 2022
[03/15 17:44:51   9135s] #
[03/15 17:44:51   9135s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2470.29 (MB), peak = 2666.29 (MB)
[03/15 17:44:51   9135s] #
[03/15 17:44:51   9135s] ### prepare_level starts on Tue Mar 15 17:44:51 2022 with memory = 2470.29 (MB), peak = 2666.29 (MB)
[03/15 17:44:51   9135s] ### init level 1 starts on Tue Mar 15 17:44:51 2022 with memory = 2470.29 (MB), peak = 2666.29 (MB)
[03/15 17:44:51   9135s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:51   9135s] ### Level 1 hgrid = 253 X 253
[03/15 17:44:51   9135s] ### init level 2 starts on Tue Mar 15 17:44:51 2022 with memory = 2470.29 (MB), peak = 2666.29 (MB)
[03/15 17:44:51   9135s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:51   9135s] ### Level 2 hgrid = 64 X 64
[03/15 17:44:51   9135s] ### prepare_level_flow starts on Tue Mar 15 17:44:51 2022 with memory = 2471.55 (MB), peak = 2666.29 (MB)
[03/15 17:44:51   9135s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:51   9135s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:51   9135s] #
[03/15 17:44:51   9135s] #Global routing initialization is done on Tue Mar 15 17:44:51 2022
[03/15 17:44:51   9135s] #
[03/15 17:44:51   9135s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2471.80 (MB), peak = 2666.29 (MB)
[03/15 17:44:51   9135s] #
[03/15 17:44:51   9135s] #start global routing iteration 1...
[03/15 17:44:51   9135s] ### init_flow_edge starts on Tue Mar 15 17:44:51 2022 with memory = 2471.85 (MB), peak = 2666.29 (MB)
[03/15 17:44:51   9135s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.4 GB, peak:2.6 GB
[03/15 17:44:51   9135s] ### routing at level 1 iter 0 for 0 hboxes
[03/15 17:45:00   9145s] ### measure_qor starts on Tue Mar 15 17:45:00 2022 with memory = 2612.93 (MB), peak = 2666.29 (MB)
[03/15 17:45:00   9145s] ### measure_congestion starts on Tue Mar 15 17:45:00 2022 with memory = 2612.93 (MB), peak = 2666.29 (MB)
[03/15 17:45:00   9145s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:01   9145s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:01   9145s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 2612.93 (MB), peak = 2666.29 (MB)
[03/15 17:45:01   9145s] #
[03/15 17:45:01   9145s] #start global routing iteration 2...
[03/15 17:45:01   9145s] ### init_flow_edge starts on Tue Mar 15 17:45:01 2022 with memory = 2612.93 (MB), peak = 2666.29 (MB)
[03/15 17:45:01   9145s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:01   9145s] ### routing at level 2 (topmost level) iter 0
[03/15 17:45:02   9147s] ### measure_qor starts on Tue Mar 15 17:45:02 2022 with memory = 2612.93 (MB), peak = 2666.29 (MB)
[03/15 17:45:02   9147s] ### measure_congestion starts on Tue Mar 15 17:45:02 2022 with memory = 2612.93 (MB), peak = 2666.29 (MB)
[03/15 17:45:02   9147s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:02   9147s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:02   9147s] ### routing at level 2 (topmost level) iter 1
[03/15 17:45:03   9148s] ### measure_qor starts on Tue Mar 15 17:45:03 2022 with memory = 2612.93 (MB), peak = 2666.29 (MB)
[03/15 17:45:03   9148s] ### measure_congestion starts on Tue Mar 15 17:45:03 2022 with memory = 2612.93 (MB), peak = 2666.29 (MB)
[03/15 17:45:03   9148s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:03   9148s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:03   9148s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2612.93 (MB), peak = 2666.29 (MB)
[03/15 17:45:03   9148s] #
[03/15 17:45:03   9148s] #start global routing iteration 3...
[03/15 17:45:04   9148s] ### routing at level 1 iter 0 for 0 hboxes
[03/15 17:45:06   9151s] ### measure_qor starts on Tue Mar 15 17:45:06 2022 with memory = 2614.13 (MB), peak = 2666.29 (MB)
[03/15 17:45:06   9151s] ### measure_congestion starts on Tue Mar 15 17:45:06 2022 with memory = 2614.13 (MB), peak = 2666.29 (MB)
[03/15 17:45:06   9151s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:06   9151s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:06   9151s] ### measure_congestion starts on Tue Mar 15 17:45:06 2022 with memory = 2614.13 (MB), peak = 2666.29 (MB)
[03/15 17:45:06   9151s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:07   9151s] ### routing at level 1 iter 1 for 0 hboxes
[03/15 17:45:37   9182s] ### measure_qor starts on Tue Mar 15 17:45:37 2022 with memory = 2614.13 (MB), peak = 2666.29 (MB)
[03/15 17:45:37   9182s] ### measure_congestion starts on Tue Mar 15 17:45:37 2022 with memory = 2614.13 (MB), peak = 2666.29 (MB)
[03/15 17:45:37   9182s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:37   9182s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:37   9182s] #cpu time = 00:00:34, elapsed time = 00:00:34, memory = 2614.13 (MB), peak = 2666.29 (MB)
[03/15 17:45:37   9182s] #
[03/15 17:45:37   9182s] ### route_end starts on Tue Mar 15 17:45:37 2022 with memory = 2614.13 (MB), peak = 2666.29 (MB)
[03/15 17:45:37   9182s] #
[03/15 17:45:37   9182s] #Total number of trivial nets (e.g. < 2 pins) = 232 (skipped).
[03/15 17:45:37   9182s] #Total number of routable nets = 93136.
[03/15 17:45:37   9182s] #Total number of nets in the design = 93368.
[03/15 17:45:37   9182s] #
[03/15 17:45:37   9182s] #92870 routable nets have only global wires.
[03/15 17:45:37   9182s] #266 routable nets have only detail routed wires.
[03/15 17:45:37   9182s] #150 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 17:45:37   9182s] #266 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/15 17:45:37   9182s] #
[03/15 17:45:37   9182s] #Routed nets constraints summary:
[03/15 17:45:37   9182s] #------------------------------------------------------------
[03/15 17:45:37   9182s] #        Rules   Pref Layer   Expansion Ratio   Unconstrained  
[03/15 17:45:37   9182s] #------------------------------------------------------------
[03/15 17:45:37   9182s] #      Default          150               144           92720  
[03/15 17:45:37   9182s] #------------------------------------------------------------
[03/15 17:45:37   9182s] #        Total          150               144           92720  
[03/15 17:45:37   9182s] #------------------------------------------------------------
[03/15 17:45:37   9182s] #
[03/15 17:45:37   9182s] #Routing constraints summary of the whole design:
[03/15 17:45:37   9182s] #-------------------------------------------------------------------------------
[03/15 17:45:37   9182s] #        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
[03/15 17:45:37   9182s] #-------------------------------------------------------------------------------
[03/15 17:45:37   9182s] #      Default                266          150               144           92720  
[03/15 17:45:37   9182s] #-------------------------------------------------------------------------------
[03/15 17:45:37   9182s] #        Total                266          150               144           92720  
[03/15 17:45:37   9182s] #-------------------------------------------------------------------------------
[03/15 17:45:37   9182s] #
[03/15 17:45:38   9182s] ### cal_base_flow starts on Tue Mar 15 17:45:38 2022 with memory = 2614.13 (MB), peak = 2666.29 (MB)
[03/15 17:45:38   9182s] ### init_flow_edge starts on Tue Mar 15 17:45:38 2022 with memory = 2614.13 (MB), peak = 2666.29 (MB)
[03/15 17:45:38   9182s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:38   9182s] ### cal_flow starts on Tue Mar 15 17:45:38 2022 with memory = 2614.13 (MB), peak = 2666.29 (MB)
[03/15 17:45:38   9183s] ### cal_flow cpu:00:00:01, real:00:00:01, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:38   9183s] ### cal_base_flow cpu:00:00:01, real:00:00:01, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:38   9183s] ### report_overcon starts on Tue Mar 15 17:45:38 2022 with memory = 2614.13 (MB), peak = 2666.29 (MB)
[03/15 17:45:38   9183s] #
[03/15 17:45:38   9183s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/15 17:45:38   9183s] #
[03/15 17:45:38   9183s] #                 OverCon       OverCon       OverCon       OverCon          
[03/15 17:45:38   9183s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[03/15 17:45:38   9183s] #     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon  Flow/Cap
[03/15 17:45:38   9183s] #  ----------------------------------------------------------------------------------------
[03/15 17:45:38   9183s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.48  
[03/15 17:45:38   9183s] #  M2          428(0.67%)    115(0.18%)     25(0.04%)      4(0.01%)   (0.90%)     0.40  
[03/15 17:45:38   9183s] #  M3           16(0.02%)      4(0.01%)      0(0.00%)      0(0.00%)   (0.03%)     0.34  
[03/15 17:45:38   9183s] #  M4           26(0.04%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.04%)     0.17  
[03/15 17:45:38   9183s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.08  
[03/15 17:45:38   9183s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[03/15 17:45:38   9183s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.03  
[03/15 17:45:38   9183s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.02  
[03/15 17:45:38   9183s] #  ----------------------------------------------------------------------------------------
[03/15 17:45:38   9183s] #     Total    470(0.10%)    119(0.03%)     25(0.01%)      4(0.00%)   (0.13%)
[03/15 17:45:38   9183s] #
[03/15 17:45:38   9183s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
[03/15 17:45:38   9183s] #  Overflow after GR: 0.00% H + 0.13% V
[03/15 17:45:38   9183s] #
[03/15 17:45:38   9183s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:38   9183s] ### cal_base_flow starts on Tue Mar 15 17:45:38 2022 with memory = 2614.13 (MB), peak = 2666.29 (MB)
[03/15 17:45:38   9183s] ### init_flow_edge starts on Tue Mar 15 17:45:38 2022 with memory = 2614.13 (MB), peak = 2666.29 (MB)
[03/15 17:45:38   9183s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:38   9183s] ### cal_flow starts on Tue Mar 15 17:45:38 2022 with memory = 2614.13 (MB), peak = 2666.29 (MB)
[03/15 17:45:39   9183s] ### cal_flow cpu:00:00:01, real:00:00:01, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:39   9183s] ### cal_base_flow cpu:00:00:01, real:00:00:01, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:39   9183s] ### export_cong_map starts on Tue Mar 15 17:45:39 2022 with memory = 2614.13 (MB), peak = 2666.29 (MB)
[03/15 17:45:39   9183s] ### PDZT_Export::export_cong_map starts on Tue Mar 15 17:45:39 2022 with memory = 2614.13 (MB), peak = 2666.29 (MB)
[03/15 17:45:39   9183s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:39   9183s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:39   9183s] ### import_cong_map starts on Tue Mar 15 17:45:39 2022 with memory = 2614.13 (MB), peak = 2666.29 (MB)
[03/15 17:45:39   9183s] #Hotspot report including placement blocked areas
[03/15 17:45:39   9183s] OPERPROF: Starting HotSpotCal at level 1, MEM:2958.2M
[03/15 17:45:39   9183s] [hotspot] +------------+---------------+---------------+
[03/15 17:45:39   9183s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[03/15 17:45:39   9183s] [hotspot] +------------+---------------+---------------+
[03/15 17:45:39   9183s] [hotspot] |    M1(H)   |          0.00 |          0.00 |
[03/15 17:45:39   9183s] [hotspot] |    M2(V)   |          3.11 |         22.22 |
[03/15 17:45:39   9183s] [hotspot] |    M3(H)   |          0.00 |          0.00 |
[03/15 17:45:39   9183s] [hotspot] |    M4(V)   |          0.00 |          0.00 |
[03/15 17:45:39   9183s] [hotspot] |    M5(H)   |          0.00 |          0.00 |
[03/15 17:45:39   9183s] [hotspot] |    M6(V)   |          0.00 |          0.00 |
[03/15 17:45:39   9183s] [hotspot] |    M7(H)   |          0.00 |          0.00 |
[03/15 17:45:39   9183s] [hotspot] |    M8(V)   |          0.00 |          0.00 |
[03/15 17:45:39   9183s] [hotspot] +------------+---------------+---------------+
[03/15 17:45:39   9183s] [hotspot] |   worst    | (M2)     3.11 | (M2)    22.22 |
[03/15 17:45:39   9183s] [hotspot] +------------+---------------+---------------+
[03/15 17:45:39   9183s] [hotspot] | all layers |          0.00 |          0.00 |
[03/15 17:45:39   9183s] [hotspot] +------------+---------------+---------------+
[03/15 17:45:39   9183s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/15 17:45:39   9183s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/15 17:45:39   9183s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/15 17:45:39   9183s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.080, REAL:0.085, MEM:2958.2M
[03/15 17:45:39   9183s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:39   9183s] ### update starts on Tue Mar 15 17:45:39 2022 with memory = 2614.14 (MB), peak = 2666.29 (MB)
[03/15 17:45:39   9184s] #Complete Global Routing.
[03/15 17:45:39   9184s] #Total number of nets with non-default rule or having extra spacing = 266
[03/15 17:45:39   9184s] #Total wire length = 1618537 um.
[03/15 17:45:39   9184s] #Total half perimeter of net bounding box = 1626794 um.
[03/15 17:45:39   9184s] #Total wire length on LAYER M1 = 573 um.
[03/15 17:45:39   9184s] #Total wire length on LAYER M2 = 435412 um.
[03/15 17:45:39   9184s] #Total wire length on LAYER M3 = 526660 um.
[03/15 17:45:39   9184s] #Total wire length on LAYER M4 = 388959 um.
[03/15 17:45:39   9184s] #Total wire length on LAYER M5 = 209322 um.
[03/15 17:45:39   9184s] #Total wire length on LAYER M6 = 30740 um.
[03/15 17:45:39   9184s] #Total wire length on LAYER M7 = 16497 um.
[03/15 17:45:39   9184s] #Total wire length on LAYER M8 = 10374 um.
[03/15 17:45:39   9184s] #Total number of vias = 513178
[03/15 17:45:39   9184s] #Total number of multi-cut vias = 170 (  0.0%)
[03/15 17:45:39   9184s] #Total number of single cut vias = 513008 (100.0%)
[03/15 17:45:39   9184s] #Up-Via Summary (total 513178):
[03/15 17:45:39   9184s] #                   single-cut          multi-cut      Total
[03/15 17:45:39   9184s] #-----------------------------------------------------------
[03/15 17:45:39   9184s] # M1            289719 ( 99.9%)       170 (  0.1%)     289889
[03/15 17:45:39   9184s] # M2            166954 (100.0%)         0 (  0.0%)     166954
[03/15 17:45:39   9184s] # M3             40048 (100.0%)         0 (  0.0%)      40048
[03/15 17:45:39   9184s] # M4             10572 (100.0%)         0 (  0.0%)      10572
[03/15 17:45:39   9184s] # M5              2739 (100.0%)         0 (  0.0%)       2739
[03/15 17:45:39   9184s] # M6              1669 (100.0%)         0 (  0.0%)       1669
[03/15 17:45:39   9184s] # M7              1307 (100.0%)         0 (  0.0%)       1307
[03/15 17:45:39   9184s] #-----------------------------------------------------------
[03/15 17:45:39   9184s] #               513008 (100.0%)       170 (  0.0%)     513178 
[03/15 17:45:39   9184s] #
[03/15 17:45:39   9184s] ### update cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:39   9184s] ### report_overcon starts on Tue Mar 15 17:45:39 2022 with memory = 2614.14 (MB), peak = 2666.29 (MB)
[03/15 17:45:39   9184s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:39   9184s] ### report_overcon starts on Tue Mar 15 17:45:39 2022 with memory = 2614.14 (MB), peak = 2666.29 (MB)
[03/15 17:45:39   9184s] #Max overcon = 8 tracks.
[03/15 17:45:39   9184s] #Total overcon = 0.13%.
[03/15 17:45:39   9184s] #Worst layer Gcell overcon rate = 0.04%.
[03/15 17:45:39   9184s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:39   9184s] ### route_end cpu:00:00:02, real:00:00:02, mem:2.6 GB, peak:2.6 GB
[03/15 17:45:39   9184s] #
[03/15 17:45:39   9184s] #Global routing statistics:
[03/15 17:45:39   9184s] #Cpu time = 00:00:50
[03/15 17:45:39   9184s] #Elapsed time = 00:00:50
[03/15 17:45:39   9184s] #Increased memory = 155.82 (MB)
[03/15 17:45:39   9184s] #Total memory = 2614.14 (MB)
[03/15 17:45:39   9184s] #Peak memory = 2666.29 (MB)
[03/15 17:45:39   9184s] #
[03/15 17:45:39   9184s] #Finished global routing on Tue Mar 15 17:45:39 2022
[03/15 17:45:39   9184s] #
[03/15 17:45:39   9184s] #
[03/15 17:45:39   9184s] ### Time Record (Global Routing) is uninstalled.
[03/15 17:45:40   9185s] ### Time Record (Track Assignment) is installed.
[03/15 17:45:40   9185s] ### Time Record (Track Assignment) is uninstalled.
[03/15 17:45:40   9185s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2524.28 (MB), peak = 2666.29 (MB)
[03/15 17:45:40   9185s] ### Time Record (Track Assignment) is installed.
[03/15 17:45:41   9185s] #Start Track Assignment.
[03/15 17:45:51   9196s] #Done with 106682 horizontal wires in 2 hboxes and 121693 vertical wires in 2 hboxes.
[03/15 17:46:03   9208s] #Done with 23792 horizontal wires in 2 hboxes and 24258 vertical wires in 2 hboxes.
[03/15 17:46:06   9210s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/15 17:46:06   9210s] #
[03/15 17:46:06   9210s] #Track assignment summary:
[03/15 17:46:06   9210s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/15 17:46:06   9210s] #------------------------------------------------------------------------
[03/15 17:46:06   9210s] # M1           425.88 	  0.00%  	  0.00% 	  0.00%
[03/15 17:46:06   9210s] # M2        426256.32 	  0.03%  	  0.00% 	  0.00%
[03/15 17:46:06   9210s] # M3        494586.21 	  0.06%  	  0.00% 	  0.00%
[03/15 17:46:06   9210s] # M4        370367.92 	  0.02%  	  0.00% 	  0.01%
[03/15 17:46:06   9210s] # M5        208939.06 	  0.01%  	  0.00% 	  0.00%
[03/15 17:46:06   9210s] # M6         30662.60 	  0.01%  	  0.00% 	  0.00%
[03/15 17:46:06   9210s] # M7         16816.02 	  0.00%  	  0.00% 	  0.00%
[03/15 17:46:06   9210s] # M8         10684.40 	  0.00%  	  0.00% 	  0.00%
[03/15 17:46:06   9210s] #------------------------------------------------------------------------
[03/15 17:46:06   9210s] # All     1558738.41  	  0.03% 	  0.00% 	  0.00%
[03/15 17:46:06   9211s] #Complete Track Assignment.
[03/15 17:46:06   9211s] #Total number of nets with non-default rule or having extra spacing = 266
[03/15 17:46:06   9211s] #Total wire length = 1685853 um.
[03/15 17:46:06   9211s] #Total half perimeter of net bounding box = 1626794 um.
[03/15 17:46:06   9211s] #Total wire length on LAYER M1 = 50292 um.
[03/15 17:46:06   9211s] #Total wire length on LAYER M2 = 433791 um.
[03/15 17:46:06   9211s] #Total wire length on LAYER M3 = 542864 um.
[03/15 17:46:06   9211s] #Total wire length on LAYER M4 = 390107 um.
[03/15 17:46:06   9211s] #Total wire length on LAYER M5 = 210723 um.
[03/15 17:46:06   9211s] #Total wire length on LAYER M6 = 30915 um.
[03/15 17:46:06   9211s] #Total wire length on LAYER M7 = 16650 um.
[03/15 17:46:06   9211s] #Total wire length on LAYER M8 = 10511 um.
[03/15 17:46:06   9211s] #Total number of vias = 513178
[03/15 17:46:06   9211s] #Total number of multi-cut vias = 170 (  0.0%)
[03/15 17:46:06   9211s] #Total number of single cut vias = 513008 (100.0%)
[03/15 17:46:06   9211s] #Up-Via Summary (total 513178):
[03/15 17:46:06   9211s] #                   single-cut          multi-cut      Total
[03/15 17:46:06   9211s] #-----------------------------------------------------------
[03/15 17:46:06   9211s] # M1            289719 ( 99.9%)       170 (  0.1%)     289889
[03/15 17:46:06   9211s] # M2            166954 (100.0%)         0 (  0.0%)     166954
[03/15 17:46:06   9211s] # M3             40048 (100.0%)         0 (  0.0%)      40048
[03/15 17:46:06   9211s] # M4             10572 (100.0%)         0 (  0.0%)      10572
[03/15 17:46:06   9211s] # M5              2739 (100.0%)         0 (  0.0%)       2739
[03/15 17:46:06   9211s] # M6              1669 (100.0%)         0 (  0.0%)       1669
[03/15 17:46:06   9211s] # M7              1307 (100.0%)         0 (  0.0%)       1307
[03/15 17:46:06   9211s] #-----------------------------------------------------------
[03/15 17:46:06   9211s] #               513008 (100.0%)       170 (  0.0%)     513178 
[03/15 17:46:06   9211s] #
[03/15 17:46:06   9211s] ### Time Record (Track Assignment) is uninstalled.
[03/15 17:46:06   9211s] #cpu time = 00:00:26, elapsed time = 00:00:26, memory = 2566.83 (MB), peak = 2666.29 (MB)
[03/15 17:46:06   9211s] #
[03/15 17:46:06   9211s] #number of short segments in preferred routing layers
[03/15 17:46:06   9211s] #	M7        M8        Total 
[03/15 17:46:06   9211s] #	668       635       1303      
[03/15 17:46:06   9211s] #
[03/15 17:46:07   9211s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/15 17:46:07   9211s] #Cpu time = 00:01:22
[03/15 17:46:07   9211s] #Elapsed time = 00:01:22
[03/15 17:46:07   9211s] #Increased memory = 125.60 (MB)
[03/15 17:46:07   9211s] #Total memory = 2569.05 (MB)
[03/15 17:46:07   9211s] #Peak memory = 2666.29 (MB)
[03/15 17:46:07   9212s] ### Time Record (Detail Routing) is installed.
[03/15 17:46:08   9213s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 17:46:10   9214s] #
[03/15 17:46:10   9214s] #Start Detail Routing..
[03/15 17:46:10   9214s] #start initial detail routing ...
[03/15 17:46:10   9214s] ### Design has 0 dirty nets, 66095 dirty-areas), has valid drcs
[03/15 17:56:18   9823s] #   number of violations = 372
[03/15 17:56:18   9823s] #
[03/15 17:56:18   9823s] #    By Layer and Type :
[03/15 17:56:18   9823s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   CShort      Mar   Totals
[03/15 17:56:18   9823s] #	M1            0        6        0        0       50        1        0       57
[03/15 17:56:18   9823s] #	M2           30       17      262        1        0        0        5      315
[03/15 17:56:18   9823s] #	Totals       30       23      262        1       50        1        5      372
[03/15 17:56:18   9823s] #cpu time = 00:10:09, elapsed time = 00:10:08, memory = 2613.94 (MB), peak = 2666.29 (MB)
[03/15 17:56:20   9826s] #start 1st optimization iteration ...
[03/15 17:56:32   9838s] #   number of violations = 296
[03/15 17:56:32   9838s] #
[03/15 17:56:32   9838s] #    By Layer and Type :
[03/15 17:56:32   9838s] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
[03/15 17:56:32   9838s] #	M1            0        2        0        0        1        0        3
[03/15 17:56:32   9838s] #	M2           67       25      175       12        0       14      293
[03/15 17:56:32   9838s] #	Totals       67       27      175       12        1       14      296
[03/15 17:56:32   9838s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2621.34 (MB), peak = 2666.29 (MB)
[03/15 17:56:32   9838s] #start 2nd optimization iteration ...
[03/15 17:56:44   9849s] #   number of violations = 304
[03/15 17:56:44   9849s] #
[03/15 17:56:44   9849s] #    By Layer and Type :
[03/15 17:56:44   9849s] #	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
[03/15 17:56:44   9849s] #	M1            0        0        0        0        0        0
[03/15 17:56:44   9849s] #	M2           77        8      168       32       19      304
[03/15 17:56:44   9849s] #	Totals       77        8      168       32       19      304
[03/15 17:56:44   9849s] #cpu time = 00:00:11, elapsed time = 00:00:11, memory = 2622.66 (MB), peak = 2666.29 (MB)
[03/15 17:56:44   9849s] #start 3rd optimization iteration ...
[03/15 17:56:59   9864s] #   number of violations = 0
[03/15 17:56:59   9864s] #cpu time = 00:00:15, elapsed time = 00:00:15, memory = 2631.58 (MB), peak = 2666.29 (MB)
[03/15 17:57:00   9865s] #Complete Detail Routing.
[03/15 17:57:00   9865s] #Total number of nets with non-default rule or having extra spacing = 266
[03/15 17:57:00   9865s] #Total wire length = 1738777 um.
[03/15 17:57:00   9865s] #Total half perimeter of net bounding box = 1626794 um.
[03/15 17:57:00   9865s] #Total wire length on LAYER M1 = 12609 um.
[03/15 17:57:00   9865s] #Total wire length on LAYER M2 = 474700 um.
[03/15 17:57:00   9865s] #Total wire length on LAYER M3 = 536221 um.
[03/15 17:57:00   9865s] #Total wire length on LAYER M4 = 446956 um.
[03/15 17:57:00   9865s] #Total wire length on LAYER M5 = 209634 um.
[03/15 17:57:00   9865s] #Total wire length on LAYER M6 = 35634 um.
[03/15 17:57:00   9865s] #Total wire length on LAYER M7 = 14608 um.
[03/15 17:57:00   9865s] #Total wire length on LAYER M8 = 8415 um.
[03/15 17:57:00   9865s] #Total number of vias = 583033
[03/15 17:57:00   9865s] #Total number of multi-cut vias = 4671 (  0.8%)
[03/15 17:57:00   9865s] #Total number of single cut vias = 578362 ( 99.2%)
[03/15 17:57:00   9865s] #Up-Via Summary (total 583033):
[03/15 17:57:00   9865s] #                   single-cut          multi-cut      Total
[03/15 17:57:00   9865s] #-----------------------------------------------------------
[03/15 17:57:00   9865s] # M1            296098 ( 98.6%)      4105 (  1.4%)     300203
[03/15 17:57:00   9865s] # M2            213187 (100.0%)         0 (  0.0%)     213187
[03/15 17:57:00   9865s] # M3             55714 (100.0%)         0 (  0.0%)      55714
[03/15 17:57:00   9865s] # M4             10539 (100.0%)         0 (  0.0%)      10539
[03/15 17:57:00   9865s] # M5              1731 ( 75.4%)       566 ( 24.6%)       2297
[03/15 17:57:00   9865s] # M6               670 (100.0%)         0 (  0.0%)        670
[03/15 17:57:00   9865s] # M7               423 (100.0%)         0 (  0.0%)        423
[03/15 17:57:00   9865s] #-----------------------------------------------------------
[03/15 17:57:00   9865s] #               578362 ( 99.2%)      4671 (  0.8%)     583033 
[03/15 17:57:00   9865s] #
[03/15 17:57:00   9865s] #Total number of DRC violations = 0
[03/15 17:57:00   9866s] ### Time Record (Detail Routing) is uninstalled.
[03/15 17:57:00   9866s] #Cpu time = 00:10:54
[03/15 17:57:00   9866s] #Elapsed time = 00:10:53
[03/15 17:57:00   9866s] #Increased memory = -28.12 (MB)
[03/15 17:57:00   9866s] #Total memory = 2541.01 (MB)
[03/15 17:57:00   9866s] #Peak memory = 2666.29 (MB)
[03/15 17:57:00   9866s] ### Time Record (Antenna Fixing) is installed.
[03/15 17:57:01   9866s] #
[03/15 17:57:01   9866s] #start routing for process antenna violation fix ...
[03/15 17:57:02   9867s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 17:57:03   9869s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2543.33 (MB), peak = 2666.29 (MB)
[03/15 17:57:03   9869s] #
[03/15 17:57:04   9869s] #Total number of nets with non-default rule or having extra spacing = 266
[03/15 17:57:04   9869s] #Total wire length = 1738777 um.
[03/15 17:57:04   9869s] #Total half perimeter of net bounding box = 1626794 um.
[03/15 17:57:04   9869s] #Total wire length on LAYER M1 = 12609 um.
[03/15 17:57:04   9869s] #Total wire length on LAYER M2 = 474700 um.
[03/15 17:57:04   9869s] #Total wire length on LAYER M3 = 536221 um.
[03/15 17:57:04   9869s] #Total wire length on LAYER M4 = 446956 um.
[03/15 17:57:04   9869s] #Total wire length on LAYER M5 = 209634 um.
[03/15 17:57:04   9869s] #Total wire length on LAYER M6 = 35634 um.
[03/15 17:57:04   9869s] #Total wire length on LAYER M7 = 14608 um.
[03/15 17:57:04   9869s] #Total wire length on LAYER M8 = 8415 um.
[03/15 17:57:04   9869s] #Total number of vias = 583033
[03/15 17:57:04   9869s] #Total number of multi-cut vias = 4671 (  0.8%)
[03/15 17:57:04   9869s] #Total number of single cut vias = 578362 ( 99.2%)
[03/15 17:57:04   9869s] #Up-Via Summary (total 583033):
[03/15 17:57:04   9869s] #                   single-cut          multi-cut      Total
[03/15 17:57:04   9869s] #-----------------------------------------------------------
[03/15 17:57:04   9869s] # M1            296098 ( 98.6%)      4105 (  1.4%)     300203
[03/15 17:57:04   9869s] # M2            213187 (100.0%)         0 (  0.0%)     213187
[03/15 17:57:04   9869s] # M3             55714 (100.0%)         0 (  0.0%)      55714
[03/15 17:57:04   9869s] # M4             10539 (100.0%)         0 (  0.0%)      10539
[03/15 17:57:04   9869s] # M5              1731 ( 75.4%)       566 ( 24.6%)       2297
[03/15 17:57:04   9869s] # M6               670 (100.0%)         0 (  0.0%)        670
[03/15 17:57:04   9869s] # M7               423 (100.0%)         0 (  0.0%)        423
[03/15 17:57:04   9869s] #-----------------------------------------------------------
[03/15 17:57:04   9869s] #               578362 ( 99.2%)      4671 (  0.8%)     583033 
[03/15 17:57:04   9869s] #
[03/15 17:57:04   9869s] #Total number of DRC violations = 0
[03/15 17:57:04   9869s] #Total number of net violated process antenna rule = 0
[03/15 17:57:04   9869s] #
[03/15 17:57:06   9872s] #
[03/15 17:57:06   9872s] #Total number of nets with non-default rule or having extra spacing = 266
[03/15 17:57:06   9872s] #Total wire length = 1738777 um.
[03/15 17:57:06   9872s] #Total half perimeter of net bounding box = 1626794 um.
[03/15 17:57:06   9872s] #Total wire length on LAYER M1 = 12609 um.
[03/15 17:57:06   9872s] #Total wire length on LAYER M2 = 474700 um.
[03/15 17:57:06   9872s] #Total wire length on LAYER M3 = 536221 um.
[03/15 17:57:06   9872s] #Total wire length on LAYER M4 = 446956 um.
[03/15 17:57:06   9872s] #Total wire length on LAYER M5 = 209634 um.
[03/15 17:57:06   9872s] #Total wire length on LAYER M6 = 35634 um.
[03/15 17:57:06   9872s] #Total wire length on LAYER M7 = 14608 um.
[03/15 17:57:06   9872s] #Total wire length on LAYER M8 = 8415 um.
[03/15 17:57:06   9872s] #Total number of vias = 583033
[03/15 17:57:06   9872s] #Total number of multi-cut vias = 4671 (  0.8%)
[03/15 17:57:06   9872s] #Total number of single cut vias = 578362 ( 99.2%)
[03/15 17:57:06   9872s] #Up-Via Summary (total 583033):
[03/15 17:57:06   9872s] #                   single-cut          multi-cut      Total
[03/15 17:57:06   9872s] #-----------------------------------------------------------
[03/15 17:57:06   9872s] # M1            296098 ( 98.6%)      4105 (  1.4%)     300203
[03/15 17:57:06   9872s] # M2            213187 (100.0%)         0 (  0.0%)     213187
[03/15 17:57:06   9872s] # M3             55714 (100.0%)         0 (  0.0%)      55714
[03/15 17:57:06   9872s] # M4             10539 (100.0%)         0 (  0.0%)      10539
[03/15 17:57:06   9872s] # M5              1731 ( 75.4%)       566 ( 24.6%)       2297
[03/15 17:57:06   9872s] # M6               670 (100.0%)         0 (  0.0%)        670
[03/15 17:57:06   9872s] # M7               423 (100.0%)         0 (  0.0%)        423
[03/15 17:57:06   9872s] #-----------------------------------------------------------
[03/15 17:57:06   9872s] #               578362 ( 99.2%)      4671 (  0.8%)     583033 
[03/15 17:57:06   9872s] #
[03/15 17:57:06   9872s] #Total number of DRC violations = 0
[03/15 17:57:06   9872s] #Total number of net violated process antenna rule = 0
[03/15 17:57:06   9872s] #
[03/15 17:57:06   9872s] ### Time Record (Antenna Fixing) is uninstalled.
[03/15 17:57:10   9876s] ### Time Record (Post Route Via Swapping) is installed.
[03/15 17:57:10   9876s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 17:57:11   9876s] #
[03/15 17:57:11   9876s] #Start Post Route via swapping...
[03/15 17:57:11   9876s] #81.60% of area are rerouted by ECO routing.
[03/15 17:58:29   9955s] #   number of violations = 0
[03/15 17:58:29   9955s] #cpu time = 00:01:19, elapsed time = 00:01:18, memory = 2577.18 (MB), peak = 2666.29 (MB)
[03/15 17:58:29   9955s] #CELL_VIEW core,init has no DRC violation.
[03/15 17:58:29   9955s] #Total number of DRC violations = 0
[03/15 17:58:29   9955s] #Total number of net violated process antenna rule = 0
[03/15 17:58:29   9955s] #Post Route via swapping is done.
[03/15 17:58:29   9955s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/15 17:58:29   9955s] #Total number of nets with non-default rule or having extra spacing = 266
[03/15 17:58:29   9955s] #Total wire length = 1738777 um.
[03/15 17:58:29   9955s] #Total half perimeter of net bounding box = 1626794 um.
[03/15 17:58:29   9955s] #Total wire length on LAYER M1 = 12609 um.
[03/15 17:58:29   9955s] #Total wire length on LAYER M2 = 474700 um.
[03/15 17:58:29   9955s] #Total wire length on LAYER M3 = 536221 um.
[03/15 17:58:29   9955s] #Total wire length on LAYER M4 = 446956 um.
[03/15 17:58:29   9955s] #Total wire length on LAYER M5 = 209634 um.
[03/15 17:58:29   9955s] #Total wire length on LAYER M6 = 35634 um.
[03/15 17:58:29   9955s] #Total wire length on LAYER M7 = 14608 um.
[03/15 17:58:29   9955s] #Total wire length on LAYER M8 = 8415 um.
[03/15 17:58:29   9955s] #Total number of vias = 583033
[03/15 17:58:29   9955s] #Total number of multi-cut vias = 385234 ( 66.1%)
[03/15 17:58:29   9955s] #Total number of single cut vias = 197799 ( 33.9%)
[03/15 17:58:29   9955s] #Up-Via Summary (total 583033):
[03/15 17:58:29   9955s] #                   single-cut          multi-cut      Total
[03/15 17:58:29   9955s] #-----------------------------------------------------------
[03/15 17:58:29   9955s] # M1            194493 ( 64.8%)    105710 ( 35.2%)     300203
[03/15 17:58:29   9955s] # M2              3038 (  1.4%)    210149 ( 98.6%)     213187
[03/15 17:58:29   9955s] # M3               246 (  0.4%)     55468 ( 99.6%)      55714
[03/15 17:58:29   9955s] # M4                17 (  0.2%)     10522 ( 99.8%)      10539
[03/15 17:58:29   9955s] # M5                 3 (  0.1%)      2294 ( 99.9%)       2297
[03/15 17:58:29   9955s] # M6                 2 (  0.3%)       668 ( 99.7%)        670
[03/15 17:58:29   9955s] # M7                 0 (  0.0%)       423 (100.0%)        423
[03/15 17:58:29   9955s] #-----------------------------------------------------------
[03/15 17:58:29   9955s] #               197799 ( 33.9%)    385234 ( 66.1%)     583033 
[03/15 17:58:29   9955s] #
[03/15 17:58:34   9959s] ### Time Record (Post Route Wire Spreading) is installed.
[03/15 17:58:34   9960s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 17:58:35   9960s] #
[03/15 17:58:35   9960s] #Start Post Route wire spreading..
[03/15 17:58:36   9962s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 17:58:36   9962s] #
[03/15 17:58:36   9962s] #Start DRC checking..
[03/15 17:59:25  10011s] #   number of violations = 0
[03/15 17:59:25  10011s] #cpu time = 00:00:49, elapsed time = 00:00:49, memory = 2623.64 (MB), peak = 2666.29 (MB)
[03/15 17:59:25  10011s] #CELL_VIEW core,init has no DRC violation.
[03/15 17:59:25  10011s] #Total number of DRC violations = 0
[03/15 17:59:25  10011s] #Total number of net violated process antenna rule = 0
[03/15 17:59:26  10012s] #
[03/15 17:59:26  10012s] #Start data preparation for wire spreading...
[03/15 17:59:26  10012s] #
[03/15 17:59:26  10012s] #Data preparation is done on Tue Mar 15 17:59:26 2022
[03/15 17:59:26  10012s] #
[03/15 17:59:29  10015s] #
[03/15 17:59:29  10015s] #Start Post Route Wire Spread.
[03/15 17:59:40  10026s] #Done with 18583 horizontal wires in 4 hboxes and 18384 vertical wires in 4 hboxes.
[03/15 17:59:41  10026s] #Complete Post Route Wire Spread.
[03/15 17:59:41  10026s] #
[03/15 17:59:41  10027s] #Total number of nets with non-default rule or having extra spacing = 266
[03/15 17:59:41  10027s] #Total wire length = 1753680 um.
[03/15 17:59:41  10027s] #Total half perimeter of net bounding box = 1626794 um.
[03/15 17:59:41  10027s] #Total wire length on LAYER M1 = 12616 um.
[03/15 17:59:41  10027s] #Total wire length on LAYER M2 = 477212 um.
[03/15 17:59:41  10027s] #Total wire length on LAYER M3 = 542265 um.
[03/15 17:59:41  10027s] #Total wire length on LAYER M4 = 451856 um.
[03/15 17:59:41  10027s] #Total wire length on LAYER M5 = 210869 um.
[03/15 17:59:41  10027s] #Total wire length on LAYER M6 = 35737 um.
[03/15 17:59:41  10027s] #Total wire length on LAYER M7 = 14693 um.
[03/15 17:59:41  10027s] #Total wire length on LAYER M8 = 8433 um.
[03/15 17:59:41  10027s] #Total number of vias = 583033
[03/15 17:59:41  10027s] #Total number of multi-cut vias = 385234 ( 66.1%)
[03/15 17:59:41  10027s] #Total number of single cut vias = 197799 ( 33.9%)
[03/15 17:59:41  10027s] #Up-Via Summary (total 583033):
[03/15 17:59:41  10027s] #                   single-cut          multi-cut      Total
[03/15 17:59:41  10027s] #-----------------------------------------------------------
[03/15 17:59:41  10027s] # M1            194493 ( 64.8%)    105710 ( 35.2%)     300203
[03/15 17:59:41  10027s] # M2              3038 (  1.4%)    210149 ( 98.6%)     213187
[03/15 17:59:41  10027s] # M3               246 (  0.4%)     55468 ( 99.6%)      55714
[03/15 17:59:41  10027s] # M4                17 (  0.2%)     10522 ( 99.8%)      10539
[03/15 17:59:41  10027s] # M5                 3 (  0.1%)      2294 ( 99.9%)       2297
[03/15 17:59:41  10027s] # M6                 2 (  0.3%)       668 ( 99.7%)        670
[03/15 17:59:41  10027s] # M7                 0 (  0.0%)       423 (100.0%)        423
[03/15 17:59:41  10027s] #-----------------------------------------------------------
[03/15 17:59:41  10027s] #               197799 ( 33.9%)    385234 ( 66.1%)     583033 
[03/15 17:59:41  10027s] #
[03/15 17:59:43  10029s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/15 17:59:43  10029s] #
[03/15 17:59:43  10029s] #Start DRC checking..
[03/15 18:00:35  10081s] #   number of violations = 0
[03/15 18:00:35  10081s] #cpu time = 00:00:52, elapsed time = 00:00:52, memory = 2711.65 (MB), peak = 2737.66 (MB)
[03/15 18:00:35  10081s] #CELL_VIEW core,init has no DRC violation.
[03/15 18:00:35  10081s] #Total number of DRC violations = 0
[03/15 18:00:35  10081s] #Total number of net violated process antenna rule = 0
[03/15 18:00:38  10084s] #   number of violations = 0
[03/15 18:00:38  10084s] #cpu time = 00:01:13, elapsed time = 00:01:13, memory = 2589.96 (MB), peak = 2737.66 (MB)
[03/15 18:00:38  10084s] #CELL_VIEW core,init has no DRC violation.
[03/15 18:00:38  10084s] #Total number of DRC violations = 0
[03/15 18:00:38  10084s] #Total number of net violated process antenna rule = 0
[03/15 18:00:38  10084s] #Post Route wire spread is done.
[03/15 18:00:38  10084s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/15 18:00:39  10084s] #Total number of nets with non-default rule or having extra spacing = 266
[03/15 18:00:39  10084s] #Total wire length = 1753680 um.
[03/15 18:00:39  10084s] #Total half perimeter of net bounding box = 1626794 um.
[03/15 18:00:39  10084s] #Total wire length on LAYER M1 = 12616 um.
[03/15 18:00:39  10084s] #Total wire length on LAYER M2 = 477212 um.
[03/15 18:00:39  10084s] #Total wire length on LAYER M3 = 542265 um.
[03/15 18:00:39  10084s] #Total wire length on LAYER M4 = 451856 um.
[03/15 18:00:39  10084s] #Total wire length on LAYER M5 = 210869 um.
[03/15 18:00:39  10084s] #Total wire length on LAYER M6 = 35737 um.
[03/15 18:00:39  10084s] #Total wire length on LAYER M7 = 14693 um.
[03/15 18:00:39  10084s] #Total wire length on LAYER M8 = 8433 um.
[03/15 18:00:39  10084s] #Total number of vias = 583033
[03/15 18:00:39  10084s] #Total number of multi-cut vias = 385234 ( 66.1%)
[03/15 18:00:39  10084s] #Total number of single cut vias = 197799 ( 33.9%)
[03/15 18:00:39  10084s] #Up-Via Summary (total 583033):
[03/15 18:00:39  10084s] #                   single-cut          multi-cut      Total
[03/15 18:00:39  10084s] #-----------------------------------------------------------
[03/15 18:00:39  10084s] # M1            194493 ( 64.8%)    105710 ( 35.2%)     300203
[03/15 18:00:39  10084s] # M2              3038 (  1.4%)    210149 ( 98.6%)     213187
[03/15 18:00:39  10084s] # M3               246 (  0.4%)     55468 ( 99.6%)      55714
[03/15 18:00:39  10084s] # M4                17 (  0.2%)     10522 ( 99.8%)      10539
[03/15 18:00:39  10084s] # M5                 3 (  0.1%)      2294 ( 99.9%)       2297
[03/15 18:00:39  10084s] # M6                 2 (  0.3%)       668 ( 99.7%)        670
[03/15 18:00:39  10084s] # M7                 0 (  0.0%)       423 (100.0%)        423
[03/15 18:00:39  10084s] #-----------------------------------------------------------
[03/15 18:00:39  10084s] #               197799 ( 33.9%)    385234 ( 66.1%)     583033 
[03/15 18:00:39  10084s] #
[03/15 18:00:39  10085s] #detailRoute Statistics:
[03/15 18:00:39  10085s] #Cpu time = 00:14:34
[03/15 18:00:39  10085s] #Elapsed time = 00:14:32
[03/15 18:00:39  10085s] #Increased memory = 19.09 (MB)
[03/15 18:00:39  10085s] #Total memory = 2588.22 (MB)
[03/15 18:00:39  10085s] #Peak memory = 2737.66 (MB)
[03/15 18:00:39  10085s] ### Time Record (DB Export) is installed.
[03/15 18:00:42  10088s] ### Time Record (DB Export) is uninstalled.
[03/15 18:00:42  10088s] ### Time Record (Post Callback) is installed.
[03/15 18:00:42  10088s] ### Time Record (Post Callback) is uninstalled.
[03/15 18:00:42  10088s] #
[03/15 18:00:42  10088s] #globalDetailRoute statistics:
[03/15 18:00:42  10088s] #Cpu time = 00:16:42
[03/15 18:00:42  10088s] #Elapsed time = 00:16:41
[03/15 18:00:42  10088s] #Increased memory = 61.01 (MB)
[03/15 18:00:42  10088s] #Total memory = 2442.79 (MB)
[03/15 18:00:42  10088s] #Peak memory = 2737.66 (MB)
[03/15 18:00:42  10088s] #Number of warnings = 1
[03/15 18:00:42  10088s] #Total number of warnings = 8
[03/15 18:00:42  10088s] #Number of fails = 0
[03/15 18:00:42  10088s] #Total number of fails = 0
[03/15 18:00:42  10088s] #Complete globalDetailRoute on Tue Mar 15 18:00:42 2022
[03/15 18:00:42  10088s] #
[03/15 18:00:42  10088s] ### Time Record (globalDetailRoute) is uninstalled.
[03/15 18:00:42  10088s] % End globalDetailRoute (date=03/15 18:00:42, total cpu=0:16:42, real=0:16:41, peak res=2737.7M, current mem=2440.1M)
[03/15 18:00:42  10088s] #Default setup view is reset to WC_VIEW.
[03/15 18:00:43  10088s] #Default setup view is reset to WC_VIEW.
[03/15 18:00:43  10088s] #routeDesign: cpu time = 00:18:51, elapsed time = 00:18:49, memory = 2383.36 (MB), peak = 2737.66 (MB)
[03/15 18:00:43  10088s] 
[03/15 18:00:43  10088s] *** Summary of all messages that are not suppressed in this session:
[03/15 18:00:43  10088s] Severity  ID               Count  Summary                                  
[03/15 18:00:43  10088s] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/15 18:00:43  10088s] *** Message Summary: 1 warning(s), 0 error(s)
[03/15 18:00:43  10088s] 
[03/15 18:00:43  10088s] ### Time Record (routeDesign) is uninstalled.
[03/15 18:00:43  10088s] ### 
[03/15 18:00:43  10088s] ###   Scalability Statistics
[03/15 18:00:43  10088s] ### 
[03/15 18:00:43  10088s] ### --------------------------------+----------------+----------------+----------------+
[03/15 18:00:43  10088s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/15 18:00:43  10088s] ### --------------------------------+----------------+----------------+----------------+
[03/15 18:00:43  10088s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/15 18:00:43  10088s] ###   Post Callback                 |        00:00:01|        00:00:01|             1.0|
[03/15 18:00:43  10088s] ###   Timing Data Generation        |        00:00:40|        00:00:40|             1.0|
[03/15 18:00:43  10088s] ###   DB Import                     |        00:00:07|        00:00:07|             1.0|
[03/15 18:00:43  10088s] ###   DB Export                     |        00:00:04|        00:00:04|             1.0|
[03/15 18:00:43  10088s] ###   Cell Pin Access               |        00:00:06|        00:00:06|             1.0|
[03/15 18:00:43  10088s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/15 18:00:43  10088s] ###   Data Preparation              |        00:00:07|        00:00:07|             1.0|
[03/15 18:00:43  10088s] ###   Global Routing                |        00:00:58|        00:00:58|             1.0|
[03/15 18:00:43  10088s] ###   Track Assignment              |        00:00:29|        00:00:29|             1.0|
[03/15 18:00:43  10088s] ###   Detail Routing                |        00:12:32|        00:12:31|             1.0|
[03/15 18:00:43  10088s] ###   Antenna Fixing                |        00:00:08|        00:00:08|             1.0|
[03/15 18:00:43  10088s] ###   Post Route Via Swapping       |        00:01:19|        00:01:19|             1.0|
[03/15 18:00:43  10088s] ###   Post Route Wire Spreading     |        00:02:05|        00:02:05|             1.0|
[03/15 18:00:43  10088s] ###   Entire Command                |        00:18:51|        00:18:49|             1.0|
[03/15 18:00:43  10088s] ### --------------------------------+----------------+----------------+----------------+
[03/15 18:00:43  10088s] ### 
[03/15 18:00:43  10088s] #% End routeDesign (date=03/15 18:00:43, total cpu=0:18:51, real=0:18:50, peak res=2737.7M, current mem=2383.4M)
[03/15 18:00:43  10088s] <CMD> setExtractRCMode -engine postRoute
[03/15 18:00:43  10088s] <CMD> extractRC
[03/15 18:00:43  10088s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/15 18:00:43  10088s] Extraction called for design 'core' of instances=88429 and nets=93368 using extraction engine 'postRoute' at effort level 'low' .
[03/15 18:00:43  10088s] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 18:00:43  10088s] RC Extraction called in multi-corner(2) mode.
[03/15 18:00:43  10088s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 18:00:43  10089s] Process corner(s) are loaded.
[03/15 18:00:43  10089s]  Corner: Cmax
[03/15 18:00:43  10089s]  Corner: Cmin
[03/15 18:00:43  10089s] extractDetailRC Option : -outfile /tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/core_25708_GN0Qhn.rcdb.d  -extended
[03/15 18:00:43  10089s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 18:00:43  10089s]       RC Corner Indexes            0       1   
[03/15 18:00:43  10089s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 18:00:43  10089s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 18:00:43  10089s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 18:00:43  10089s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 18:00:43  10089s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 18:00:43  10089s] Shrink Factor                : 1.00000
[03/15 18:00:45  10090s] LayerId::1 widthSet size::4
[03/15 18:00:45  10090s] LayerId::2 widthSet size::4
[03/15 18:00:45  10090s] LayerId::3 widthSet size::4
[03/15 18:00:45  10090s] LayerId::4 widthSet size::4
[03/15 18:00:45  10090s] LayerId::5 widthSet size::4
[03/15 18:00:45  10090s] LayerId::6 widthSet size::4
[03/15 18:00:45  10090s] LayerId::7 widthSet size::4
[03/15 18:00:45  10090s] LayerId::8 widthSet size::4
[03/15 18:00:45  10090s] Initializing multi-corner capacitance tables ... 
[03/15 18:00:45  10090s] Initializing multi-corner resistance tables ...
[03/15 18:00:45  10091s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309008 ; uaWl: 0.983896 ; uaWlH: 0.393829 ; aWlH: 0.012971 ; Pmax: 0.863000 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 80 ; 
[03/15 18:00:46  10092s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 2985.1M)
[03/15 18:00:46  10092s] Creating parasitic data file '/tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/core_25708_GN0Qhn.rcdb.d' for storing RC.
[03/15 18:00:47  10093s] Extracted 10.0002% (CPU Time= 0:00:03.1  MEM= 3069.4M)
[03/15 18:00:48  10094s] Extracted 20.0002% (CPU Time= 0:00:03.8  MEM= 3069.4M)
[03/15 18:00:48  10095s] Extracted 30.0001% (CPU Time= 0:00:04.6  MEM= 3069.4M)
[03/15 18:00:50  10096s] Extracted 40.0002% (CPU Time= 0:00:05.8  MEM= 3073.4M)
[03/15 18:00:51  10098s] Extracted 50.0002% (CPU Time= 0:00:07.6  MEM= 3073.4M)
[03/15 18:00:54  10100s] Extracted 60.0002% (CPU Time= 0:00:09.9  MEM= 3073.4M)
[03/15 18:00:55  10101s] Extracted 70.0002% (CPU Time= 0:00:10.8  MEM= 3073.4M)
[03/15 18:00:55  10102s] Extracted 80.0001% (CPU Time= 0:00:11.7  MEM= 3073.4M)
[03/15 18:00:57  10103s] Extracted 90.0002% (CPU Time= 0:00:13.0  MEM= 3073.4M)
[03/15 18:00:59  10106s] Extracted 100% (CPU Time= 0:00:15.9  MEM= 3073.4M)
[03/15 18:01:00  10106s] Number of Extracted Resistors     : 1524194
[03/15 18:01:00  10106s] Number of Extracted Ground Cap.   : 1524478
[03/15 18:01:00  10106s] Number of Extracted Coupling Cap. : 2579600
[03/15 18:01:00  10106s] Opening parasitic data file '/tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/core_25708_GN0Qhn.rcdb.d' for reading (mem: 3033.387M)
[03/15 18:01:00  10106s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/15 18:01:00  10106s]  Corner: Cmax
[03/15 18:01:00  10106s]  Corner: Cmin
[03/15 18:01:00  10107s] Checking LVS Completed (CPU Time= 0:00:00.5  MEM= 3033.4M)
[03/15 18:01:00  10107s] Creating parasitic data file '/tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/core_25708_GN0Qhn.rcdb_Filter.rcdb.d' for storing RC.
[03/15 18:01:01  10108s] Closing parasitic data file '/tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/core_25708_GN0Qhn.rcdb.d': 93136 access done (mem: 3037.387M)
[03/15 18:01:01  10108s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3037.387M)
[03/15 18:01:01  10108s] Opening parasitic data file '/tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/core_25708_GN0Qhn.rcdb.d' for reading (mem: 3037.387M)
[03/15 18:01:01  10108s] processing rcdb (/tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/core_25708_GN0Qhn.rcdb.d) for hinst (top) of cell (core);
[03/15 18:01:02  10110s] Closing parasitic data file '/tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/core_25708_GN0Qhn.rcdb.d': 0 access done (mem: 3037.387M)
[03/15 18:01:02  10110s] Lumped Parasitic Loading Completed (total cpu=0:00:01.9, real=0:00:01.0, current mem=3037.387M)
[03/15 18:01:02  10110s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:21.8  Real Time: 0:00:19.0  MEM: 3037.387M)
[03/15 18:01:02  10110s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/15 18:01:02  10110s] <CMD> optDesign -postRoute -setup -hold
[03/15 18:01:02  10110s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2380.2M, totSessionCpu=2:48:31 **
[03/15 18:01:02  10110s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/15 18:01:02  10110s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/15 18:01:05  10113s] Creating Cell Server ...(0, 0, 0, 0)
[03/15 18:01:05  10113s] Summary for sequential cells identification: 
[03/15 18:01:05  10113s]   Identified SBFF number: 199
[03/15 18:01:05  10113s]   Identified MBFF number: 0
[03/15 18:01:05  10113s]   Identified SB Latch number: 0
[03/15 18:01:05  10113s]   Identified MB Latch number: 0
[03/15 18:01:05  10113s]   Not identified SBFF number: 0
[03/15 18:01:05  10113s]   Not identified MBFF number: 0
[03/15 18:01:05  10113s]   Not identified SB Latch number: 0
[03/15 18:01:05  10113s]   Not identified MB Latch number: 0
[03/15 18:01:05  10113s]   Number of sequential cells which are not FFs: 104
[03/15 18:01:05  10113s]  Visiting view : WC_VIEW
[03/15 18:01:05  10113s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/15 18:01:05  10113s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/15 18:01:05  10113s]  Visiting view : BC_VIEW
[03/15 18:01:05  10113s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/15 18:01:05  10113s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/15 18:01:05  10113s]  Setting StdDelay to 14.50
[03/15 18:01:05  10113s] Creating Cell Server, finished. 
[03/15 18:01:05  10113s] 
[03/15 18:01:05  10113s] Need call spDPlaceInit before registerPrioInstLoc.
[03/15 18:01:05  10113s] Switching SI Aware to true by default in postroute mode   
[03/15 18:01:05  10113s] GigaOpt running with 1 threads.
[03/15 18:01:05  10113s] Info: 1 threads available for lower-level modules during optimization.
[03/15 18:01:05  10113s] OPERPROF: Starting DPlace-Init at level 1, MEM:3012.2M
[03/15 18:01:05  10113s] z: 2, totalTracks: 1
[03/15 18:01:05  10113s] z: 4, totalTracks: 1
[03/15 18:01:05  10113s] z: 6, totalTracks: 1
[03/15 18:01:05  10113s] z: 8, totalTracks: 1
[03/15 18:01:05  10113s] #spOpts: N=65 
[03/15 18:01:05  10113s] All LLGs are deleted
[03/15 18:01:05  10113s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3012.2M
[03/15 18:01:05  10113s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:3012.2M
[03/15 18:01:05  10113s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3012.2M
[03/15 18:01:05  10113s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3012.2M
[03/15 18:01:05  10113s] Core basic site is core
[03/15 18:01:05  10113s] SiteArray: non-trimmed site array dimensions = 410 x 3701
[03/15 18:01:05  10113s] SiteArray: use 6,299,648 bytes
[03/15 18:01:05  10113s] SiteArray: current memory after site array memory allocation 3018.2M
[03/15 18:01:05  10113s] SiteArray: FP blocked sites are writable
[03/15 18:01:05  10113s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/15 18:01:05  10113s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:3018.2M
[03/15 18:01:05  10113s] Process 13583 wires and vias for routing blockage and capacity analysis
[03/15 18:01:05  10113s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.023, MEM:3018.2M
[03/15 18:01:05  10113s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.140, REAL:0.141, MEM:3018.2M
[03/15 18:01:05  10113s] OPERPROF:     Starting CMU at level 3, MEM:3018.2M
[03/15 18:01:05  10113s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.010, MEM:3018.2M
[03/15 18:01:05  10114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.180, REAL:0.182, MEM:3018.2M
[03/15 18:01:05  10114s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3018.2MB).
[03/15 18:01:05  10114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.360, REAL:0.353, MEM:3018.2M
[03/15 18:01:05  10114s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/15 18:01:05  10114s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/15 18:01:05  10114s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/15 18:01:05  10114s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/15 18:01:05  10114s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/15 18:01:05  10114s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/15 18:01:05  10114s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/15 18:01:05  10114s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/15 18:01:05  10114s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/15 18:01:05  10114s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/15 18:01:05  10114s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/15 18:01:05  10114s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/15 18:01:05  10114s] 	Cell FILL1_LL, site bcore.
[03/15 18:01:05  10114s] 	Cell FILL_NW_HH, site bcore.
[03/15 18:01:05  10114s] 	Cell FILL_NW_LL, site bcore.
[03/15 18:01:05  10114s] 	Cell LVLLHCD1, site bcore.
[03/15 18:01:05  10114s] 	Cell LVLLHCD2, site bcore.
[03/15 18:01:05  10114s] 	Cell LVLLHCD4, site bcore.
[03/15 18:01:05  10114s] 	Cell LVLLHCD8, site bcore.
[03/15 18:01:05  10114s] 	Cell LVLLHD1, site bcore.
[03/15 18:01:05  10114s] 	Cell LVLLHD2, site bcore.
[03/15 18:01:05  10114s] 	Cell LVLLHD4, site bcore.
[03/15 18:01:05  10114s] 	Cell LVLLHD8, site bcore.
[03/15 18:01:05  10114s] .
[03/15 18:01:05  10114s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3018.2M
[03/15 18:01:06  10114s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.380, REAL:0.393, MEM:3018.2M
[03/15 18:01:06  10114s] LayerId::1 widthSet size::4
[03/15 18:01:06  10114s] LayerId::2 widthSet size::4
[03/15 18:01:06  10114s] LayerId::3 widthSet size::4
[03/15 18:01:06  10114s] LayerId::4 widthSet size::4
[03/15 18:01:06  10114s] LayerId::5 widthSet size::4
[03/15 18:01:06  10114s] LayerId::6 widthSet size::4
[03/15 18:01:06  10114s] LayerId::7 widthSet size::4
[03/15 18:01:06  10114s] LayerId::8 widthSet size::4
[03/15 18:01:06  10114s] Initializing multi-corner capacitance tables ... 
[03/15 18:01:06  10114s] Initializing multi-corner resistance tables ...
[03/15 18:01:07  10115s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309008 ; uaWl: 0.983896 ; uaWlH: 0.393829 ; aWlH: 0.012971 ; Pmax: 0.863000 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 80 ; 
[03/15 18:01:07  10115s] 
[03/15 18:01:07  10115s] Creating Lib Analyzer ...
[03/15 18:01:07  10115s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/15 18:01:07  10115s] Type 'man IMPOPT-7077' for more detail.
[03/15 18:01:07  10115s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/15 18:01:07  10115s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/15 18:01:07  10115s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/15 18:01:07  10115s] 
[03/15 18:01:08  10116s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=2:48:37 mem=3024.2M
[03/15 18:01:08  10116s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=2:48:37 mem=3024.2M
[03/15 18:01:08  10116s] Creating Lib Analyzer, finished. 
[03/15 18:01:08  10117s] Effort level <high> specified for reg2reg path_group
[03/15 18:01:10  10119s] AAE DB initialization (MEM=3033.78 CPU=0:00:00.4 REAL=0:00:00.0) 
[03/15 18:01:10  10119s] Starting SI iteration 1 using Infinite Timing Windows
[03/15 18:01:11  10119s] #################################################################################
[03/15 18:01:11  10119s] # Design Stage: PostRoute
[03/15 18:01:11  10119s] # Design Name: core
[03/15 18:01:11  10119s] # Design Mode: 65nm
[03/15 18:01:11  10119s] # Analysis Mode: MMMC OCV 
[03/15 18:01:11  10119s] # Parasitics Mode: SPEF/RCDB
[03/15 18:01:11  10119s] # Signoff Settings: SI On 
[03/15 18:01:11  10119s] #################################################################################
[03/15 18:01:14  10122s] AAE_INFO: 1 threads acquired from CTE.
[03/15 18:01:14  10122s] *** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 3048.1M) ***
[03/15 18:01:17  10125s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3067.2M)
[03/15 18:01:17  10125s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/15 18:01:18  10126s] Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:01.0, MEM = 3067.2M)
[03/15 18:01:18  10126s] Starting SI iteration 2
[03/15 18:01:18  10126s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 3067.2M) ***
[03/15 18:01:19  10127s]              0V	    VSS
[03/15 18:01:19  10127s]            0.9V	    VDD
[03/15 18:01:26  10134s] Processing average sequential pin duty cycle 
[03/15 18:01:27  10135s] Processing average sequential pin duty cycle 
[03/15 18:01:27  10135s] Initializing cpe interface
[03/15 18:01:28  10137s] Processing average sequential pin duty cycle 
[03/15 18:01:32  10140s] **optDesign ... cpu = 0:00:30, real = 0:00:30, mem = 2467.1M, totSessionCpu=2:49:00 **
[03/15 18:01:32  10140s] Existing Dirty Nets : 0
[03/15 18:01:32  10140s] New Signature Flow (optDesignCheckOptions) ....
[03/15 18:01:32  10140s] #Taking db snapshot
[03/15 18:01:32  10140s] #Taking db snapshot ... done
[03/15 18:01:32  10140s] OPERPROF: Starting checkPlace at level 1, MEM:3085.3M
[03/15 18:01:32  10140s] z: 2, totalTracks: 1
[03/15 18:01:32  10140s] z: 4, totalTracks: 1
[03/15 18:01:32  10140s] z: 6, totalTracks: 1
[03/15 18:01:32  10140s] z: 8, totalTracks: 1
[03/15 18:01:32  10140s] #spOpts: N=65 
[03/15 18:01:32  10140s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3085.3M
[03/15 18:01:32  10140s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.095, MEM:3085.3M
[03/15 18:01:32  10140s] Begin checking placement ... (start mem=3085.3M, init mem=3085.3M)
[03/15 18:01:32  10140s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3085.3M
[03/15 18:01:32  10140s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.010, REAL:0.005, MEM:3085.3M
[03/15 18:01:32  10140s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:3085.3M
[03/15 18:01:32  10141s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.310, REAL:0.315, MEM:3085.3M
[03/15 18:01:32  10141s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3085.3M
[03/15 18:01:32  10141s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.040, REAL:0.039, MEM:3085.3M
[03/15 18:01:33  10141s] *info: Placed = 88429          (Fixed = 109)
[03/15 18:01:33  10141s] *info: Unplaced = 0           
[03/15 18:01:33  10141s] Placement Density:67.14%(366790/546268)
[03/15 18:01:33  10141s] Placement Density (including fixed std cells):67.14%(366790/546268)
[03/15 18:01:33  10141s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3085.3M
[03/15 18:01:33  10141s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.050, REAL:0.034, MEM:3079.3M
[03/15 18:01:33  10141s] Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:00.0; mem=3079.3M)
[03/15 18:01:33  10141s] OPERPROF: Finished checkPlace at level 1, CPU:0.700, REAL:0.696, MEM:3079.3M
[03/15 18:01:33  10141s]  Initial DC engine is -> aae
[03/15 18:01:33  10141s]  
[03/15 18:01:33  10141s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/15 18:01:33  10141s]  
[03/15 18:01:33  10141s]  
[03/15 18:01:33  10141s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/15 18:01:33  10141s]  
[03/15 18:01:33  10141s] Reset EOS DB
[03/15 18:01:33  10141s] Ignoring AAE DB Resetting ...
[03/15 18:01:33  10141s]  Set Options for AAE Based Opt flow 
[03/15 18:01:33  10141s] *** optDesign -postRoute ***
[03/15 18:01:33  10141s] DRC Margin: user margin 0.0; extra margin 0
[03/15 18:01:33  10141s] Setup Target Slack: user slack 0
[03/15 18:01:33  10141s] Hold Target Slack: user slack 0
[03/15 18:01:33  10141s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/15 18:01:33  10141s] All LLGs are deleted
[03/15 18:01:33  10141s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3079.3M
[03/15 18:01:33  10141s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:3079.3M
[03/15 18:01:33  10141s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3079.3M
[03/15 18:01:33  10141s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3079.3M
[03/15 18:01:33  10141s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:3085.3M
[03/15 18:01:33  10141s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.023, MEM:3085.3M
[03/15 18:01:33  10141s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.130, REAL:0.136, MEM:3085.3M
[03/15 18:01:33  10141s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.160, REAL:0.163, MEM:3085.3M
[03/15 18:01:33  10141s] Include MVT Delays for Hold Opt
[03/15 18:01:33  10141s] Deleting Cell Server ...
[03/15 18:01:33  10141s] Deleting Lib Analyzer.
[03/15 18:01:33  10141s] ** INFO : this run is activating 'postRoute' automaton
[03/15 18:01:33  10141s] 
[03/15 18:01:33  10141s] Power view               = WC_VIEW
[03/15 18:01:33  10141s] Number of VT partitions  = 2
[03/15 18:01:33  10141s] Standard cells in design = 811
[03/15 18:01:33  10141s] Instances in design      = 88429
[03/15 18:01:33  10141s] 
[03/15 18:01:33  10141s] Instance distribution across the VT partitions:
[03/15 18:01:33  10141s] 
[03/15 18:01:33  10141s]  LVT : inst = 47082 (53.2%), cells = 335 (41.31%)
[03/15 18:01:33  10141s]    Lib tcbn65gpluswc        : inst = 47082 (53.2%)
[03/15 18:01:33  10141s] 
[03/15 18:01:33  10141s]  HVT : inst = 41347 (46.8%), cells = 461 (56.84%)
[03/15 18:01:33  10141s]    Lib tcbn65gpluswc        : inst = 41347 (46.8%)
[03/15 18:01:33  10141s] 
[03/15 18:01:33  10141s] Reporting took 0 sec
[03/15 18:01:33  10141s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/15 18:01:33  10141s] Extraction called for design 'core' of instances=88429 and nets=93368 using extraction engine 'postRoute' at effort level 'low' .
[03/15 18:01:33  10141s] PostRoute (effortLevel low) RC Extraction called for design core.
[03/15 18:01:33  10141s] RC Extraction called in multi-corner(2) mode.
[03/15 18:01:33  10141s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/15 18:01:33  10142s] Process corner(s) are loaded.
[03/15 18:01:33  10142s]  Corner: Cmax
[03/15 18:01:33  10142s]  Corner: Cmin
[03/15 18:01:33  10142s] extractDetailRC Option : -outfile /tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/core_25708_GN0Qhn.rcdb.d -maxResLength 200  -extended
[03/15 18:01:33  10142s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/15 18:01:33  10142s]       RC Corner Indexes            0       1   
[03/15 18:01:33  10142s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/15 18:01:33  10142s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/15 18:01:33  10142s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/15 18:01:33  10142s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/15 18:01:33  10142s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/15 18:01:33  10142s] Shrink Factor                : 1.00000
[03/15 18:01:35  10143s] LayerId::1 widthSet size::4
[03/15 18:01:35  10143s] LayerId::2 widthSet size::4
[03/15 18:01:35  10143s] LayerId::3 widthSet size::4
[03/15 18:01:35  10143s] LayerId::4 widthSet size::4
[03/15 18:01:35  10143s] LayerId::5 widthSet size::4
[03/15 18:01:35  10143s] LayerId::6 widthSet size::4
[03/15 18:01:35  10143s] LayerId::7 widthSet size::4
[03/15 18:01:35  10143s] LayerId::8 widthSet size::4
[03/15 18:01:35  10143s] Initializing multi-corner capacitance tables ... 
[03/15 18:01:35  10143s] Initializing multi-corner resistance tables ...
[03/15 18:01:36  10144s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.309008 ; uaWl: 0.983896 ; uaWlH: 0.393829 ; aWlH: 0.012971 ; Pmax: 0.863000 ; wcR: 0.636400 ; newSi: 0.089900 ; pMod: 80 ; 
[03/15 18:01:36  10145s] Checking LVS Completed (CPU Time= 0:00:00.4  MEM= 3076.3M)
[03/15 18:01:37  10145s] Creating parasitic data file '/tmp/innovus_temp_25708_ieng6-ece-20.ucsd.edu_qic013_4OB6VV/core_25708_GN0Qhn.rcdb.d' for storing RC.
