{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 25 22:20:42 2017 " "Info: Processing started: Wed Oct 25 22:20:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Sumador_4bits -c Sumador_4bits --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Sumador_4bits -c Sumador_4bits --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[1\] Cout 10.329 ns Longest " "Info: Longest tpd from source pin \"A\[1\]\" to destination pin \"Cout\" is 10.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns A\[1\] 1 PIN PIN_42 3 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_42; Fanout = 3; PIN Node = 'A\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "Sumador_4bits.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Sumador Completo 4 Bits)/Sumador_4bits.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.114 ns) + CELL(0.271 ns) 6.245 ns Sumador_Completo:Inst_SC2\|cout~3 2 COMB LCCOMB_X1_Y5_N18 1 " "Info: 2: + IC(5.114 ns) + CELL(0.271 ns) = 6.245 ns; Loc. = LCCOMB_X1_Y5_N18; Fanout = 1; COMB Node = 'Sumador_Completo:Inst_SC2\|cout~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.385 ns" { A[1] Sumador_Completo:Inst_SC2|cout~3 } "NODE_NAME" } } { "Sumador_Completo.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Sumador Completo 4 Bits)/Sumador_Completo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 6.646 ns Sumador_Completo:Inst_SC2\|cout~4 3 COMB LCCOMB_X1_Y5_N28 2 " "Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 6.646 ns; Loc. = LCCOMB_X1_Y5_N28; Fanout = 2; COMB Node = 'Sumador_Completo:Inst_SC2\|cout~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Sumador_Completo:Inst_SC2|cout~3 Sumador_Completo:Inst_SC2|cout~4 } "NODE_NAME" } } { "Sumador_Completo.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Sumador Completo 4 Bits)/Sumador_Completo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.150 ns) 7.046 ns Sumador_Completo:Inst_SC3\|cout~3 4 COMB LCCOMB_X1_Y5_N16 1 " "Info: 4: + IC(0.250 ns) + CELL(0.150 ns) = 7.046 ns; Loc. = LCCOMB_X1_Y5_N16; Fanout = 1; COMB Node = 'Sumador_Completo:Inst_SC3\|cout~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.400 ns" { Sumador_Completo:Inst_SC2|cout~4 Sumador_Completo:Inst_SC3|cout~3 } "NODE_NAME" } } { "Sumador_Completo.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Sumador Completo 4 Bits)/Sumador_Completo.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(2.652 ns) 10.329 ns Cout 5 PIN PIN_28 0 " "Info: 5: + IC(0.631 ns) + CELL(2.652 ns) = 10.329 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'Cout'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.283 ns" { Sumador_Completo:Inst_SC3|cout~3 Cout } "NODE_NAME" } } { "Sumador_4bits.vhd" "" { Text "C:/Users/Sar/Documents/Alitzel/4to/PROGRAMACIÓN DE MICROSISTEMAS/Práctica Quartus II (Sumador Completo 4 Bits)/Sumador_4bits.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.083 ns ( 39.53 % ) " "Info: Total cell delay = 4.083 ns ( 39.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.246 ns ( 60.47 % ) " "Info: Total interconnect delay = 6.246 ns ( 60.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.329 ns" { A[1] Sumador_Completo:Inst_SC2|cout~3 Sumador_Completo:Inst_SC2|cout~4 Sumador_Completo:Inst_SC3|cout~3 Cout } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.329 ns" { A[1] {} A[1]~combout {} Sumador_Completo:Inst_SC2|cout~3 {} Sumador_Completo:Inst_SC2|cout~4 {} Sumador_Completo:Inst_SC3|cout~3 {} Cout {} } { 0.000ns 0.000ns 5.114ns 0.251ns 0.250ns 0.631ns } { 0.000ns 0.860ns 0.271ns 0.150ns 0.150ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 25 22:20:43 2017 " "Info: Processing ended: Wed Oct 25 22:20:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
