// Seed: 2512256014
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_3,
      id_4
  );
  output tri1 id_2;
  inout wire id_1;
  logic [1 : 1] id_6, id_7, id_8;
  wire id_9 = id_6;
  assign id_2 = (id_4 == id_6);
endmodule
