IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.93        Core1: 35.52        
Core2: 41.01        Core3: 56.96        
Core4: 17.76        Core5: 27.24        
Core6: 20.35        Core7: 32.91        
Core8: 15.54        Core9: 61.51        
Core10: 50.84        Core11: 33.35        
Core12: 17.64        Core13: 38.89        
Core14: 138.81        Core15: 135.02        
Core16: 40.80        Core17: 66.82        
Core18: 112.88        Core19: 138.44        
Core20: 44.84        Core21: 46.35        
Core22: 121.23        Core23: 49.56        
Core24: 55.30        Core25: 118.06        
Core26: 63.85        Core27: 81.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.53
Socket1: 72.16
DDR read Latency(ns)
Socket0: 1494.83
Socket1: 224.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.72        Core1: 37.15        
Core2: 39.97        Core3: 35.67        
Core4: 17.65        Core5: 27.20        
Core6: 21.06        Core7: 34.28        
Core8: 15.59        Core9: 60.69        
Core10: 51.19        Core11: 33.43        
Core12: 17.51        Core13: 40.01        
Core14: 137.41        Core15: 143.77        
Core16: 43.97        Core17: 64.09        
Core18: 112.50        Core19: 141.77        
Core20: 48.61        Core21: 48.29        
Core22: 120.95        Core23: 52.33        
Core24: 55.30        Core25: 119.43        
Core26: 62.12        Core27: 76.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 59.94
Socket1: 73.87
DDR read Latency(ns)
Socket0: 1491.88
Socket1: 226.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.07        Core1: 37.36        
Core2: 40.34        Core3: 59.06        
Core4: 17.50        Core5: 28.55        
Core6: 21.78        Core7: 35.45        
Core8: 16.07        Core9: 61.14        
Core10: 49.41        Core11: 34.05        
Core12: 17.83        Core13: 35.08        
Core14: 139.64        Core15: 145.18        
Core16: 44.55        Core17: 66.52        
Core18: 113.02        Core19: 143.85        
Core20: 46.91        Core21: 54.20        
Core22: 123.23        Core23: 52.45        
Core24: 48.68        Core25: 120.61        
Core26: 65.12        Core27: 75.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.20
Socket1: 75.53
DDR read Latency(ns)
Socket0: 1499.28
Socket1: 228.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.77        Core1: 37.75        
Core2: 41.13        Core3: 57.28        
Core4: 17.27        Core5: 27.28        
Core6: 22.01        Core7: 35.37        
Core8: 15.88        Core9: 63.03        
Core10: 43.77        Core11: 32.17        
Core12: 17.85        Core13: 40.02        
Core14: 139.89        Core15: 145.24        
Core16: 38.09        Core17: 59.66        
Core18: 114.91        Core19: 142.67        
Core20: 49.03        Core21: 51.00        
Core22: 123.84        Core23: 55.33        
Core24: 52.59        Core25: 120.46        
Core26: 66.52        Core27: 54.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.45
Socket1: 74.72
DDR read Latency(ns)
Socket0: 1497.77
Socket1: 228.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.93        Core1: 35.59        
Core2: 40.70        Core3: 60.08        
Core4: 18.00        Core5: 27.07        
Core6: 20.93        Core7: 33.97        
Core8: 15.58        Core9: 62.64        
Core10: 41.37        Core11: 32.56        
Core12: 17.39        Core13: 39.73        
Core14: 137.92        Core15: 143.42        
Core16: 43.93        Core17: 65.23        
Core18: 112.94        Core19: 140.33        
Core20: 46.97        Core21: 50.49        
Core22: 123.01        Core23: 53.67        
Core24: 52.40        Core25: 119.21        
Core26: 65.09        Core27: 78.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.90
Socket1: 73.78
DDR read Latency(ns)
Socket0: 1495.94
Socket1: 227.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.75        Core1: 36.08        
Core2: 40.05        Core3: 60.12        
Core4: 17.47        Core5: 26.99        
Core6: 19.75        Core7: 33.41        
Core8: 15.46        Core9: 62.19        
Core10: 37.05        Core11: 32.57        
Core12: 17.45        Core13: 38.96        
Core14: 138.46        Core15: 143.28        
Core16: 50.76        Core17: 31.69        
Core18: 112.86        Core19: 141.17        
Core20: 49.39        Core21: 50.09        
Core22: 121.83        Core23: 50.94        
Core24: 44.03        Core25: 119.34        
Core26: 64.58        Core27: 78.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.47
Socket1: 73.53
DDR read Latency(ns)
Socket0: 1505.75
Socket1: 226.82
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.01        Core1: 50.15        
Core2: 32.77        Core3: 67.00        
Core4: 21.55        Core5: 43.34        
Core6: 22.99        Core7: 48.49        
Core8: 17.82        Core9: 69.40        
Core10: 39.66        Core11: 49.26        
Core12: 19.21        Core13: 81.58        
Core14: 176.22        Core15: 173.33        
Core16: 32.06        Core17: 78.72        
Core18: 181.36        Core19: 174.29        
Core20: 44.89        Core21: 161.89        
Core22: 171.81        Core23: 86.76        
Core24: 63.22        Core25: 164.22        
Core26: 153.04        Core27: 32.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 88.36
Socket1: 109.59
DDR read Latency(ns)
Socket0: 1521.54
Socket1: 254.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.02        Core1: 52.45        
Core2: 32.72        Core3: 62.76        
Core4: 20.68        Core5: 41.43        
Core6: 21.61        Core7: 48.75        
Core8: 17.85        Core9: 67.70        
Core10: 40.26        Core11: 48.66        
Core12: 18.86        Core13: 80.31        
Core14: 169.39        Core15: 170.45        
Core16: 41.21        Core17: 86.53        
Core18: 177.70        Core19: 170.92        
Core20: 44.64        Core21: 159.47        
Core22: 168.00        Core23: 85.35        
Core24: 63.16        Core25: 163.99        
Core26: 148.87        Core27: 53.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.16
Socket1: 108.71
DDR read Latency(ns)
Socket0: 1519.42
Socket1: 256.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.72        Core1: 48.76        
Core2: 29.16        Core3: 40.89        
Core4: 20.96        Core5: 44.76        
Core6: 24.38        Core7: 50.39        
Core8: 17.90        Core9: 68.08        
Core10: 39.47        Core11: 49.43        
Core12: 19.30        Core13: 80.27        
Core14: 174.02        Core15: 172.09        
Core16: 30.95        Core17: 78.44        
Core18: 180.07        Core19: 171.02        
Core20: 54.90        Core21: 160.59        
Core22: 170.69        Core23: 85.99        
Core24: 59.38        Core25: 161.00        
Core26: 153.52        Core27: 53.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.68
Socket1: 108.39
DDR read Latency(ns)
Socket0: 1491.56
Socket1: 256.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.75        Core1: 50.07        
Core2: 32.32        Core3: 67.88        
Core4: 21.28        Core5: 45.49        
Core6: 23.38        Core7: 49.08        
Core8: 17.80        Core9: 68.23        
Core10: 40.73        Core11: 48.92        
Core12: 18.88        Core13: 80.37        
Core14: 173.03        Core15: 174.04        
Core16: 49.56        Core17: 72.76        
Core18: 182.70        Core19: 173.43        
Core20: 49.24        Core21: 161.35        
Core22: 168.31        Core23: 89.13        
Core24: 59.44        Core25: 163.65        
Core26: 155.90        Core27: 33.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.66
Socket1: 109.90
DDR read Latency(ns)
Socket0: 1512.77
Socket1: 256.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.61        Core1: 49.96        
Core2: 30.99        Core3: 67.51        
Core4: 21.36        Core5: 45.71        
Core6: 23.72        Core7: 49.24        
Core8: 17.53        Core9: 65.44        
Core10: 40.95        Core11: 49.73        
Core12: 19.07        Core13: 82.82        
Core14: 173.86        Core15: 171.85        
Core16: 37.03        Core17: 78.97        
Core18: 181.23        Core19: 174.96        
Core20: 26.34        Core21: 160.34        
Core22: 174.42        Core23: 87.99        
Core24: 59.32        Core25: 164.13        
Core26: 149.51        Core27: 43.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.94
Socket1: 110.25
DDR read Latency(ns)
Socket0: 1501.08
Socket1: 256.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.74        Core1: 49.39        
Core2: 30.61        Core3: 65.88        
Core4: 20.97        Core5: 44.09        
Core6: 22.26        Core7: 48.42        
Core8: 17.79        Core9: 66.96        
Core10: 40.43        Core11: 48.40        
Core12: 18.75        Core13: 82.91        
Core14: 172.88        Core15: 172.00        
Core16: 44.12        Core17: 73.66        
Core18: 176.15        Core19: 170.05        
Core20: 45.79        Core21: 158.74        
Core22: 168.84        Core23: 87.84        
Core24: 60.81        Core25: 159.94        
Core26: 149.61        Core27: 54.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.54
Socket1: 108.16
DDR read Latency(ns)
Socket0: 1528.56
Socket1: 255.97
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.73        Core1: 26.80        
Core2: 32.52        Core3: 58.47        
Core4: 19.07        Core5: 25.51        
Core6: 46.71        Core7: 28.54        
Core8: 17.09        Core9: 62.82        
Core10: 44.38        Core11: 26.90        
Core12: 17.15        Core13: 55.18        
Core14: 137.81        Core15: 140.56        
Core16: 44.19        Core17: 64.87        
Core18: 144.93        Core19: 128.40        
Core20: 36.27        Core21: 40.39        
Core22: 129.06        Core23: 48.39        
Core24: 53.68        Core25: 44.62        
Core26: 119.96        Core27: 42.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 73.69
Socket1: 57.69
DDR read Latency(ns)
Socket0: 1323.27
Socket1: 230.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.69        Core1: 26.69        
Core2: 32.07        Core3: 58.14        
Core4: 19.88        Core5: 25.69        
Core6: 62.51        Core7: 28.26        
Core8: 17.22        Core9: 63.70        
Core10: 54.75        Core11: 26.28        
Core12: 17.07        Core13: 60.67        
Core14: 135.41        Core15: 138.23        
Core16: 35.31        Core17: 106.92        
Core18: 142.86        Core19: 122.84        
Core20: 34.83        Core21: 45.13        
Core22: 128.59        Core23: 70.31        
Core24: 53.80        Core25: 36.81        
Core26: 118.71        Core27: 42.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 73.26
Socket1: 56.47
DDR read Latency(ns)
Socket0: 1311.00
Socket1: 230.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.99        Core1: 29.38        
Core2: 29.88        Core3: 57.51        
Core4: 20.76        Core5: 23.87        
Core6: 46.03        Core7: 28.47        
Core8: 17.29        Core9: 53.57        
Core10: 47.34        Core11: 26.85        
Core12: 17.13        Core13: 68.16        
Core14: 135.42        Core15: 139.85        
Core16: 48.10        Core17: 55.63        
Core18: 141.77        Core19: 126.61        
Core20: 27.33        Core21: 41.56        
Core22: 128.55        Core23: 70.65        
Core24: 50.14        Core25: 39.15        
Core26: 118.84        Core27: 42.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 72.74
Socket1: 57.14
DDR read Latency(ns)
Socket0: 1290.50
Socket1: 231.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.93        Core1: 26.71        
Core2: 31.13        Core3: 58.24        
Core4: 19.85        Core5: 25.97        
Core6: 54.65        Core7: 28.41        
Core8: 16.96        Core9: 60.16        
Core10: 48.40        Core11: 26.71        
Core12: 17.14        Core13: 47.60        
Core14: 136.26        Core15: 139.84        
Core16: 33.23        Core17: 28.66        
Core18: 142.39        Core19: 125.53        
Core20: 36.56        Core21: 37.62        
Core22: 129.16        Core23: 71.39        
Core24: 50.41        Core25: 41.77        
Core26: 119.23        Core27: 40.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 73.28
Socket1: 56.59
DDR read Latency(ns)
Socket0: 1327.01
Socket1: 230.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.73        Core1: 27.53        
Core2: 30.27        Core3: 43.36        
Core4: 19.47        Core5: 25.87        
Core6: 47.74        Core7: 29.87        
Core8: 17.08        Core9: 56.18        
Core10: 37.69        Core11: 27.24        
Core12: 17.01        Core13: 62.03        
Core14: 137.19        Core15: 140.16        
Core16: 40.86        Core17: 54.14        
Core18: 142.38        Core19: 128.24        
Core20: 36.30        Core21: 44.79        
Core22: 128.76        Core23: 69.71        
Core24: 51.13        Core25: 46.80        
Core26: 118.68        Core27: 43.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 72.93
Socket1: 58.88
DDR read Latency(ns)
Socket0: 1329.67
Socket1: 230.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.99        Core1: 26.90        
Core2: 32.49        Core3: 58.80        
Core4: 19.72        Core5: 25.78        
Core6: 51.99        Core7: 29.38        
Core8: 16.95        Core9: 67.09        
Core10: 48.62        Core11: 26.99        
Core12: 16.98        Core13: 51.05        
Core14: 138.30        Core15: 140.11        
Core16: 41.27        Core17: 24.75        
Core18: 145.07        Core19: 127.31        
Core20: 34.77        Core21: 43.61        
Core22: 129.93        Core23: 70.70        
Core24: 50.73        Core25: 42.48        
Core26: 119.46        Core27: 42.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 73.79
Socket1: 57.96
DDR read Latency(ns)
Socket0: 1305.22
Socket1: 231.58
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.28        Core1: 46.00        
Core2: 22.65        Core3: 80.09        
Core4: 19.05        Core5: 45.64        
Core6: 55.28        Core7: 50.94        
Core8: 18.40        Core9: 29.40        
Core10: 56.56        Core11: 41.33        
Core12: 18.73        Core13: 77.86        
Core14: 146.00        Core15: 165.74        
Core16: 35.71        Core17: 62.17        
Core18: 157.95        Core19: 166.28        
Core20: 45.35        Core21: 163.72        
Core22: 153.23        Core23: 89.39        
Core24: 32.08        Core25: 157.88        
Core26: 153.18        Core27: 72.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.40
Socket1: 105.19
DDR read Latency(ns)
Socket0: 1465.21
Socket1: 254.43


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.25        Core1: 46.12        
Core2: 22.41        Core3: 79.76        
Core4: 18.93        Core5: 44.33        
Core6: 56.08        Core7: 51.50        
Core8: 18.87        Core9: 49.11        
Core10: 39.25        Core11: 40.05        
Core12: 18.33        Core13: 66.22        
Core14: 144.67        Core15: 165.81        
Core16: 57.58        Core17: 57.76        
Core18: 163.46        Core19: 166.84        
Core20: 17.95        Core21: 162.47        
Core22: 153.19        Core23: 86.86        
Core24: 31.10        Core25: 156.05        
Core26: 150.79        Core27: 70.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.35
Socket1: 104.89
DDR read Latency(ns)
Socket0: 1463.25
Socket1: 254.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.33        Core1: 45.97        
Core2: 21.88        Core3: 79.87        
Core4: 19.03        Core5: 44.32        
Core6: 57.10        Core7: 51.41        
Core8: 18.71        Core9: 78.89        
Core10: 41.26        Core11: 40.11        
Core12: 18.54        Core13: 80.70        
Core14: 145.84        Core15: 169.41        
Core16: 39.49        Core17: 98.34        
Core18: 161.88        Core19: 167.61        
Core20: 43.03        Core21: 163.23        
Core22: 154.47        Core23: 91.74        
Core24: 31.25        Core25: 160.18        
Core26: 152.54        Core27: 72.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.20
Socket1: 106.34
DDR read Latency(ns)
Socket0: 1480.78
Socket1: 254.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.20        Core1: 45.14        
Core2: 22.00        Core3: 79.89        
Core4: 18.51        Core5: 44.41        
Core6: 56.57        Core7: 50.99        
Core8: 18.47        Core9: 66.03        
Core10: 42.90        Core11: 40.39        
Core12: 18.26        Core13: 75.50        
Core14: 146.30        Core15: 166.20        
Core16: 25.22        Core17: 29.19        
Core18: 161.54        Core19: 164.18        
Core20: 60.40        Core21: 160.88        
Core22: 150.80        Core23: 90.80        
Core24: 30.62        Core25: 157.03        
Core26: 152.47        Core27: 71.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 79.97
Socket1: 104.06
DDR read Latency(ns)
Socket0: 1500.58
Socket1: 253.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.34        Core1: 44.98        
Core2: 22.60        Core3: 80.48        
Core4: 18.80        Core5: 43.90        
Core6: 57.46        Core7: 50.60        
Core8: 18.37        Core9: 71.85        
Core10: 49.38        Core11: 40.45        
Core12: 18.90        Core13: 28.32        
Core14: 148.45        Core15: 168.02        
Core16: 44.80        Core17: 65.33        
Core18: 165.28        Core19: 168.13        
Core20: 51.93        Core21: 163.37        
Core22: 156.78        Core23: 89.39        
Core24: 33.43        Core25: 162.16        
Core26: 154.89        Core27: 70.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.50
Socket1: 105.70
DDR read Latency(ns)
Socket0: 1486.23
Socket1: 254.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.17        Core1: 46.06        
Core2: 21.06        Core3: 80.36        
Core4: 19.01        Core5: 44.63        
Core6: 56.72        Core7: 52.31        
Core8: 18.82        Core9: 80.02        
Core10: 49.80        Core11: 40.20        
Core12: 18.55        Core13: 60.83        
Core14: 146.31        Core15: 167.57        
Core16: 42.13        Core17: 69.70        
Core18: 160.68        Core19: 167.71        
Core20: 37.60        Core21: 165.21        
Core22: 153.50        Core23: 90.44        
Core24: 28.33        Core25: 157.46        
Core26: 154.22        Core27: 69.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.74
Socket1: 106.17
DDR read Latency(ns)
Socket0: 1463.37
Socket1: 255.33
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.66        Core1: 32.53        
Core2: 38.14        Core3: 63.14        
Core4: 18.44        Core5: 29.35        
Core6: 21.82        Core7: 35.89        
Core8: 17.53        Core9: 30.38        
Core10: 24.70        Core11: 34.04        
Core12: 16.86        Core13: 38.80        
Core14: 122.89        Core15: 29.78        
Core16: 45.93        Core17: 68.71        
Core18: 67.87        Core19: 117.61        
Core20: 22.38        Core21: 82.33        
Core22: 128.55        Core23: 38.15        
Core24: 35.30        Core25: 84.12        
Core26: 122.51        Core27: 44.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.72
Socket1: 57.98
DDR read Latency(ns)
Socket0: 1277.04
Socket1: 224.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.27        Core1: 33.47        
Core2: 37.77        Core3: 59.86        
Core4: 17.86        Core5: 30.17        
Core6: 21.35        Core7: 36.30        
Core8: 17.14        Core9: 59.47        
Core10: 23.67        Core11: 34.43        
Core12: 17.09        Core13: 47.02        
Core14: 122.41        Core15: 33.57        
Core16: 46.26        Core17: 27.01        
Core18: 68.03        Core19: 116.65        
Core20: 22.96        Core21: 81.46        
Core22: 125.72        Core23: 36.78        
Core24: 35.53        Core25: 83.25        
Core26: 120.86        Core27: 44.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.48
Socket1: 58.64
DDR read Latency(ns)
Socket0: 1296.83
Socket1: 226.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.17        Core1: 34.04        
Core2: 37.92        Core3: 61.36        
Core4: 18.16        Core5: 31.31        
Core6: 22.49        Core7: 36.53        
Core8: 17.58        Core9: 60.60        
Core10: 23.86        Core11: 34.10        
Core12: 17.04        Core13: 37.35        
Core14: 123.37        Core15: 44.59        
Core16: 44.81        Core17: 52.19        
Core18: 67.20        Core19: 118.53        
Core20: 21.33        Core21: 85.14        
Core22: 124.76        Core23: 36.43        
Core24: 35.96        Core25: 86.82        
Core26: 118.50        Core27: 33.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.24
Socket1: 61.42
DDR read Latency(ns)
Socket0: 1278.65
Socket1: 227.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.17        Core1: 33.22        
Core2: 39.47        Core3: 60.75        
Core4: 17.80        Core5: 30.16        
Core6: 20.94        Core7: 35.78        
Core8: 17.63        Core9: 68.37        
Core10: 23.97        Core11: 33.19        
Core12: 17.13        Core13: 45.49        
Core14: 119.84        Core15: 28.32        
Core16: 40.91        Core17: 102.85        
Core18: 55.80        Core19: 114.08        
Core20: 22.38        Core21: 77.94        
Core22: 125.50        Core23: 39.88        
Core24: 35.63        Core25: 79.95        
Core26: 118.92        Core27: 45.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.09
Socket1: 56.65
DDR read Latency(ns)
Socket0: 1265.86
Socket1: 223.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.10        Core1: 33.59        
Core2: 37.39        Core3: 59.91        
Core4: 17.80        Core5: 30.58        
Core6: 21.16        Core7: 35.67        
Core8: 17.73        Core9: 56.66        
Core10: 23.66        Core11: 33.46        
Core12: 16.87        Core13: 29.92        
Core14: 121.05        Core15: 39.38        
Core16: 45.56        Core17: 68.44        
Core18: 66.31        Core19: 113.32        
Core20: 22.43        Core21: 82.32        
Core22: 124.74        Core23: 39.01        
Core24: 35.05        Core25: 82.93        
Core26: 118.47        Core27: 43.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.98
Socket1: 58.93
DDR read Latency(ns)
Socket0: 1285.52
Socket1: 225.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.97        Core1: 31.00        
Core2: 38.31        Core3: 59.80        
Core4: 18.33        Core5: 30.35        
Core6: 21.25        Core7: 33.67        
Core8: 17.90        Core9: 54.60        
Core10: 24.27        Core11: 31.14        
Core12: 17.66        Core13: 27.18        
Core14: 95.08        Core15: 40.45        
Core16: 43.20        Core17: 62.74        
Core18: 109.56        Core19: 61.00        
Core20: 22.64        Core21: 65.98        
Core22: 123.31        Core23: 43.67        
Core24: 35.93        Core25: 62.51        
Core26: 119.27        Core27: 36.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.61
Socket1: 45.66
DDR read Latency(ns)
Socket0: 1059.37
Socket1: 219.35
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.61        Core1: 29.05        
Core2: 24.59        Core3: 67.90        
Core4: 19.72        Core5: 29.09        
Core6: 42.14        Core7: 35.63        
Core8: 15.59        Core9: 82.40        
Core10: 42.98        Core11: 36.16        
Core12: 15.26        Core13: 78.13        
Core14: 133.80        Core15: 50.23        
Core16: 40.97        Core17: 84.03        
Core18: 110.69        Core19: 98.90        
Core20: 46.93        Core21: 80.48        
Core22: 134.35        Core23: 46.66        
Core24: 50.23        Core25: 80.30        
Core26: 126.03        Core27: 67.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.94
Socket1: 58.44
DDR read Latency(ns)
Socket0: 1581.86
Socket1: 227.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.62        Core1: 30.92        
Core2: 25.95        Core3: 69.27        
Core4: 17.70        Core5: 30.52        
Core6: 40.38        Core7: 33.81        
Core8: 16.22        Core9: 66.09        
Core10: 31.26        Core11: 33.57        
Core12: 15.54        Core13: 24.71        
Core14: 131.07        Core15: 41.62        
Core16: 40.52        Core17: 92.66        
Core18: 110.49        Core19: 96.61        
Core20: 48.63        Core21: 73.14        
Core22: 133.56        Core23: 45.29        
Core24: 48.95        Core25: 72.77        
Core26: 123.25        Core27: 67.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 61.73
Socket1: 55.92
DDR read Latency(ns)
Socket0: 1603.09
Socket1: 226.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.35        Core1: 30.65        
Core2: 25.43        Core3: 68.32        
Core4: 18.04        Core5: 29.66        
Core6: 44.45        Core7: 34.23        
Core8: 15.91        Core9: 76.35        
Core10: 37.71        Core11: 33.82        
Core12: 15.19        Core13: 25.14        
Core14: 133.06        Core15: 35.39        
Core16: 40.31        Core17: 54.23        
Core18: 112.74        Core19: 98.95        
Core20: 47.23        Core21: 75.62        
Core22: 132.74        Core23: 45.09        
Core24: 47.00        Core25: 75.12        
Core26: 125.82        Core27: 68.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.44
Socket1: 55.93
DDR read Latency(ns)
Socket0: 1604.89
Socket1: 226.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.66        Core1: 28.20        
Core2: 26.80        Core3: 69.13        
Core4: 20.34        Core5: 29.25        
Core6: 44.21        Core7: 35.16        
Core8: 15.72        Core9: 81.21        
Core10: 42.88        Core11: 34.99        
Core12: 15.52        Core13: 61.22        
Core14: 133.18        Core15: 36.40        
Core16: 26.72        Core17: 25.37        
Core18: 111.54        Core19: 99.32        
Core20: 48.44        Core21: 76.48        
Core22: 134.09        Core23: 45.44        
Core24: 48.75        Core25: 76.25        
Core26: 125.51        Core27: 68.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.39
Socket1: 55.90
DDR read Latency(ns)
Socket0: 1619.57
Socket1: 226.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.06        Core1: 28.95        
Core2: 24.66        Core3: 70.08        
Core4: 19.47        Core5: 28.14        
Core6: 44.19        Core7: 36.01        
Core8: 15.79        Core9: 31.17        
Core10: 38.46        Core11: 34.99        
Core12: 15.39        Core13: 57.67        
Core14: 133.66        Core15: 38.96        
Core16: 40.36        Core17: 67.79        
Core18: 112.32        Core19: 99.65        
Core20: 47.88        Core21: 78.69        
Core22: 135.37        Core23: 45.00        
Core24: 48.91        Core25: 78.72        
Core26: 124.19        Core27: 68.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.39
Socket1: 56.62
DDR read Latency(ns)
Socket0: 1568.46
Socket1: 226.53


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.74        Core1: 28.60        
Core2: 24.28        Core3: 70.42        
Core4: 19.42        Core5: 28.08        
Core6: 44.96        Core7: 35.21        
Core8: 15.70        Core9: 88.49        
Core10: 48.28        Core11: 35.30        
Core12: 15.29        Core13: 76.77        
Core14: 133.47        Core15: 37.98        
Core16: 49.71        Core17: 78.51        
Core18: 110.33        Core19: 99.33        
Core20: 48.03        Core21: 77.09        
Core22: 133.24        Core23: 45.09        
Core24: 48.96        Core25: 77.20        
Core26: 123.21        Core27: 67.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.00
Socket1: 56.06
DDR read Latency(ns)
Socket0: 1607.98
Socket1: 225.37
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.30        Core1: 24.78        
Core2: 26.25        Core3: 61.16        
Core4: 18.48        Core5: 26.20        
Core6: 30.25        Core7: 37.58        
Core8: 16.42        Core9: 34.02        
Core10: 34.84        Core11: 36.18        
Core12: 15.14        Core13: 63.54        
Core14: 69.17        Core15: 121.66        
Core16: 47.95        Core17: 40.98        
Core18: 100.64        Core19: 110.96        
Core20: 32.95        Core21: 44.96        
Core22: 71.37        Core23: 68.31        
Core24: 44.57        Core25: 119.53        
Core26: 112.58        Core27: 62.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.15
Socket1: 67.95
DDR read Latency(ns)
Socket0: 1734.67
Socket1: 208.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.86        Core1: 24.37        
Core2: 25.64        Core3: 59.32        
Core4: 19.80        Core5: 26.09        
Core6: 30.16        Core7: 37.15        
Core8: 16.40        Core9: 40.43        
Core10: 16.54        Core11: 35.97        
Core12: 15.45        Core13: 77.34        
Core14: 94.22        Core15: 123.90        
Core16: 45.02        Core17: 43.18        
Core18: 107.68        Core19: 106.20        
Core20: 39.07        Core21: 46.24        
Core22: 66.07        Core23: 71.22        
Core24: 48.18        Core25: 119.35        
Core26: 114.58        Core27: 61.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 55.68
Socket1: 67.18
DDR read Latency(ns)
Socket0: 1657.25
Socket1: 213.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.27        Core1: 26.03        
Core2: 27.81        Core3: 56.43        
Core4: 19.18        Core5: 29.24        
Core6: 29.39        Core7: 36.51        
Core8: 17.64        Core9: 39.40        
Core10: 42.73        Core11: 34.72        
Core12: 16.61        Core13: 72.00        
Core14: 134.24        Core15: 138.04        
Core16: 30.67        Core17: 39.56        
Core18: 112.93        Core19: 94.12        
Core20: 40.79        Core21: 45.24        
Core22: 75.62        Core23: 88.29        
Core24: 49.61        Core25: 120.75        
Core26: 118.45        Core27: 61.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 64.36
Socket1: 66.42
DDR read Latency(ns)
Socket0: 1466.78
Socket1: 225.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.14        Core1: 26.06        
Core2: 27.08        Core3: 55.61        
Core4: 19.56        Core5: 27.68        
Core6: 30.31        Core7: 36.41        
Core8: 17.20        Core9: 40.02        
Core10: 42.33        Core11: 34.41        
Core12: 16.21        Core13: 60.31        
Core14: 131.93        Core15: 136.73        
Core16: 40.80        Core17: 41.86        
Core18: 110.48        Core19: 96.43        
Core20: 43.40        Core21: 42.31        
Core22: 75.21        Core23: 57.63        
Core24: 47.07        Core25: 118.05        
Core26: 116.41        Core27: 60.97        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.05
Socket1: 65.15
DDR read Latency(ns)
Socket0: 1469.02
Socket1: 222.85


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.65        Core1: 23.94        
Core2: 26.89        Core3: 58.75        
Core4: 20.33        Core5: 25.45        
Core6: 31.54        Core7: 36.28        
Core8: 16.98        Core9: 40.19        
Core10: 37.24        Core11: 34.33        
Core12: 15.69        Core13: 56.10        
Core14: 115.33        Core15: 117.48        
Core16: 41.21        Core17: 41.92        
Core18: 110.24        Core19: 102.88        
Core20: 43.08        Core21: 41.91        
Core22: 71.48        Core23: 53.80        
Core24: 46.83        Core25: 118.95        
Core26: 114.98        Core27: 60.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.49
Socket1: 64.06
DDR read Latency(ns)
Socket0: 1563.34
Socket1: 215.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.85        Core1: 27.69        
Core2: 26.71        Core3: 60.82        
Core4: 18.25        Core5: 28.59        
Core6: 31.94        Core7: 35.96        
Core8: 16.85        Core9: 41.73        
Core10: 16.84        Core11: 33.53        
Core12: 15.80        Core13: 65.58        
Core14: 71.97        Core15: 119.00        
Core16: 32.71        Core17: 41.71        
Core18: 102.92        Core19: 107.21        
Core20: 41.43        Core21: 44.45        
Core22: 53.11        Core23: 67.87        
Core24: 46.45        Core25: 117.60        
Core26: 112.19        Core27: 63.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 50.19
Socket1: 68.15
DDR read Latency(ns)
Socket0: 1758.00
Socket1: 206.76
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.20        Core1: 43.89        
Core2: 46.17        Core3: 67.22        
Core4: 18.92        Core5: 45.50        
Core6: 27.22        Core7: 46.04        
Core8: 18.82        Core9: 101.20        
Core10: 64.68        Core11: 45.06        
Core12: 18.80        Core13: 75.27        
Core14: 185.66        Core15: 169.19        
Core16: 23.51        Core17: 35.20        
Core18: 185.34        Core19: 172.93        
Core20: 47.70        Core21: 148.28        
Core22: 159.28        Core23: 85.86        
Core24: 64.82        Core25: 103.78        
Core26: 142.21        Core27: 58.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.38
Socket1: 96.96
DDR read Latency(ns)
Socket0: 1507.06
Socket1: 248.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.88        Core1: 43.60        
Core2: 43.87        Core3: 68.23        
Core4: 19.15        Core5: 44.90        
Core6: 26.73        Core7: 45.91        
Core8: 18.35        Core9: 100.66        
Core10: 63.56        Core11: 44.87        
Core12: 18.82        Core13: 77.19        
Core14: 185.80        Core15: 169.92        
Core16: 22.75        Core17: 60.83        
Core18: 185.41        Core19: 173.89        
Core20: 17.25        Core21: 150.40        
Core22: 157.60        Core23: 85.60        
Core24: 65.47        Core25: 106.07        
Core26: 141.82        Core27: 57.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 86.78
Socket1: 97.74
DDR read Latency(ns)
Socket0: 1491.97
Socket1: 250.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.71        Core1: 44.20        
Core2: 43.53        Core3: 67.69        
Core4: 18.76        Core5: 45.39        
Core6: 26.30        Core7: 46.89        
Core8: 18.63        Core9: 103.06        
Core10: 64.94        Core11: 44.17        
Core12: 18.94        Core13: 76.53        
Core14: 187.31        Core15: 171.36        
Core16: 22.12        Core17: 45.11        
Core18: 187.09        Core19: 174.33        
Core20: 42.52        Core21: 151.84        
Core22: 159.55        Core23: 86.12        
Core24: 60.15        Core25: 107.27        
Core26: 140.87        Core27: 58.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.50
Socket1: 98.67
DDR read Latency(ns)
Socket0: 1475.38
Socket1: 250.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.14        Core1: 44.38        
Core2: 43.82        Core3: 66.44        
Core4: 19.36        Core5: 46.94        
Core6: 27.43        Core7: 46.48        
Core8: 18.85        Core9: 100.31        
Core10: 63.16        Core11: 44.59        
Core12: 18.87        Core13: 76.69        
Core14: 185.52        Core15: 169.92        
Core16: 22.32        Core17: 36.55        
Core18: 184.90        Core19: 173.82        
Core20: 46.00        Core21: 147.91        
Core22: 156.49        Core23: 86.30        
Core24: 66.50        Core25: 103.53        
Core26: 140.97        Core27: 59.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.14
Socket1: 97.47
DDR read Latency(ns)
Socket0: 1470.99
Socket1: 249.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.72        Core1: 44.23        
Core2: 43.64        Core3: 67.84        
Core4: 19.37        Core5: 45.37        
Core6: 26.86        Core7: 47.42        
Core8: 18.34        Core9: 62.12        
Core10: 63.81        Core11: 44.82        
Core12: 19.09        Core13: 77.04        
Core14: 185.23        Core15: 168.52        
Core16: 23.46        Core17: 75.19        
Core18: 185.05        Core19: 172.83        
Core20: 55.94        Core21: 149.96        
Core22: 157.99        Core23: 87.28        
Core24: 64.92        Core25: 106.08        
Core26: 142.19        Core27: 58.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.17
Socket1: 97.70
DDR read Latency(ns)
Socket0: 1495.83
Socket1: 250.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.57        Core1: 43.51        
Core2: 42.97        Core3: 68.81        
Core4: 19.51        Core5: 45.89        
Core6: 27.27        Core7: 46.21        
Core8: 18.69        Core9: 99.57        
Core10: 64.71        Core11: 44.46        
Core12: 18.75        Core13: 50.50        
Core14: 187.55        Core15: 173.57        
Core16: 23.45        Core17: 70.99        
Core18: 186.96        Core19: 175.80        
Core20: 51.93        Core21: 150.88        
Core22: 158.68        Core23: 86.73        
Core24: 63.50        Core25: 106.88        
Core26: 141.26        Core27: 60.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 87.26
Socket1: 98.55
DDR read Latency(ns)
Socket0: 1510.72
Socket1: 250.77
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.23        Core1: 41.43        
Core2: 33.18        Core3: 64.09        
Core4: 18.72        Core5: 41.16        
Core6: 37.32        Core7: 38.25        
Core8: 18.66        Core9: 69.52        
Core10: 23.52        Core11: 43.56        
Core12: 19.82        Core13: 59.92        
Core14: 161.04        Core15: 144.57        
Core16: 19.63        Core17: 61.38        
Core18: 161.79        Core19: 155.99        
Core20: 45.14        Core21: 136.50        
Core22: 128.17        Core23: 73.81        
Core24: 55.57        Core25: 39.57        
Core26: 122.41        Core27: 88.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 78.81
Socket1: 76.12
DDR read Latency(ns)
Socket0: 1435.84
Socket1: 245.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.98        Core1: 42.36        
Core2: 31.27        Core3: 39.95        
Core4: 18.13        Core5: 41.98        
Core6: 38.39        Core7: 40.04        
Core8: 19.08        Core9: 65.31        
Core10: 26.88        Core11: 42.81        
Core12: 19.92        Core13: 74.87        
Core14: 162.63        Core15: 145.45        
Core16: 46.47        Core17: 63.11        
Core18: 162.34        Core19: 156.89        
Core20: 38.87        Core21: 136.87        
Core22: 128.11        Core23: 75.53        
Core24: 60.63        Core25: 38.56        
Core26: 122.17        Core27: 90.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 79.22
Socket1: 76.49
DDR read Latency(ns)
Socket0: 1479.53
Socket1: 246.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.09        Core1: 41.06        
Core2: 33.56        Core3: 67.91        
Core4: 18.23        Core5: 42.04        
Core6: 48.18        Core7: 38.71        
Core8: 18.94        Core9: 72.85        
Core10: 22.91        Core11: 43.39        
Core12: 19.65        Core13: 81.00        
Core14: 163.26        Core15: 138.06        
Core16: 47.70        Core17: 64.28        
Core18: 161.95        Core19: 154.31        
Core20: 45.18        Core21: 139.94        
Core22: 133.27        Core23: 75.75        
Core24: 58.86        Core25: 40.66        
Core26: 124.65        Core27: 89.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.22
Socket1: 76.22
DDR read Latency(ns)
Socket0: 1484.84
Socket1: 247.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.63        Core1: 41.67        
Core2: 32.22        Core3: 68.40        
Core4: 19.09        Core5: 42.17        
Core6: 51.16        Core7: 40.57        
Core8: 18.66        Core9: 73.06        
Core10: 25.02        Core11: 42.73        
Core12: 19.88        Core13: 65.23        
Core14: 163.27        Core15: 140.15        
Core16: 41.53        Core17: 63.69        
Core18: 162.13        Core19: 155.41        
Core20: 36.11        Core21: 139.71        
Core22: 131.33        Core23: 54.50        
Core24: 59.24        Core25: 37.81        
Core26: 125.26        Core27: 90.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 80.32
Socket1: 76.08
DDR read Latency(ns)
Socket0: 1495.38
Socket1: 247.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.98        Core1: 41.60        
Core2: 30.82        Core3: 64.85        
Core4: 19.07        Core5: 42.72        
Core6: 55.56        Core7: 39.07        
Core8: 18.83        Core9: 69.30        
Core10: 24.78        Core11: 43.06        
Core12: 20.00        Core13: 32.20        
Core14: 165.29        Core15: 143.77        
Core16: 37.66        Core17: 65.17        
Core18: 164.62        Core19: 156.53        
Core20: 43.72        Core21: 141.25        
Core22: 133.72        Core23: 74.60        
Core24: 62.51        Core25: 39.10        
Core26: 126.11        Core27: 89.49        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.30
Socket1: 76.86
DDR read Latency(ns)
Socket0: 1459.76
Socket1: 248.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.23        Core1: 40.58        
Core2: 36.74        Core3: 63.32        
Core4: 18.67        Core5: 41.86        
Core6: 66.98        Core7: 38.60        
Core8: 18.92        Core9: 71.61        
Core10: 25.67        Core11: 42.12        
Core12: 19.63        Core13: 28.82        
Core14: 158.51        Core15: 143.33        
Core16: 51.40        Core17: 66.66        
Core18: 158.18        Core19: 154.49        
Core20: 45.48        Core21: 133.26        
Core22: 131.47        Core23: 78.60        
Core24: 57.82        Core25: 61.88        
Core26: 126.62        Core27: 87.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 78.55
Socket1: 80.26
DDR read Latency(ns)
Socket0: 1515.21
Socket1: 245.16
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.95        Core1: 40.84        
Core2: 23.15        Core3: 80.28        
Core4: 18.30        Core5: 45.89        
Core6: 62.97        Core7: 42.31        
Core8: 18.43        Core9: 112.24        
Core10: 27.49        Core11: 41.17        
Core12: 18.64        Core13: 73.84        
Core14: 166.38        Core15: 172.84        
Core16: 48.34        Core17: 68.20        
Core18: 159.19        Core19: 153.76        
Core20: 48.64        Core21: 158.15        
Core22: 164.21        Core23: 76.09        
Core24: 71.60        Core25: 161.09        
Core26: 156.27        Core27: 52.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.70
Socket1: 102.12
DDR read Latency(ns)
Socket0: 1513.87
Socket1: 252.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.82        Core1: 41.81        
Core2: 23.44        Core3: 78.31        
Core4: 18.60        Core5: 46.03        
Core6: 69.54        Core7: 43.22        
Core8: 18.81        Core9: 112.68        
Core10: 27.16        Core11: 40.01        
Core12: 18.37        Core13: 77.93        
Core14: 162.91        Core15: 171.05        
Core16: 50.32        Core17: 75.22        
Core18: 157.97        Core19: 155.08        
Core20: 48.00        Core21: 156.87        
Core22: 159.10        Core23: 75.50        
Core24: 65.97        Core25: 157.74        
Core26: 152.66        Core27: 52.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.23
Socket1: 101.62
DDR read Latency(ns)
Socket0: 1524.71
Socket1: 252.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.12        Core1: 42.80        
Core2: 21.69        Core3: 80.94        
Core4: 18.97        Core5: 44.83        
Core6: 64.69        Core7: 41.97        
Core8: 18.62        Core9: 114.80        
Core10: 26.87        Core11: 40.71        
Core12: 18.75        Core13: 71.99        
Core14: 166.91        Core15: 173.99        
Core16: 37.21        Core17: 74.00        
Core18: 157.08        Core19: 154.74        
Core20: 48.24        Core21: 157.56        
Core22: 161.44        Core23: 76.12        
Core24: 65.05        Core25: 161.18        
Core26: 149.74        Core27: 74.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.39
Socket1: 102.81
DDR read Latency(ns)
Socket0: 1503.59
Socket1: 252.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.49        Core1: 42.35        
Core2: 23.07        Core3: 81.37        
Core4: 19.02        Core5: 45.76        
Core6: 70.39        Core7: 42.10        
Core8: 19.24        Core9: 109.84        
Core10: 27.77        Core11: 40.41        
Core12: 18.55        Core13: 75.72        
Core14: 165.27        Core15: 171.41        
Core16: 44.25        Core17: 64.64        
Core18: 161.03        Core19: 154.24        
Core20: 42.42        Core21: 156.87        
Core22: 163.90        Core23: 75.95        
Core24: 63.75        Core25: 159.70        
Core26: 153.93        Core27: 77.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.68
Socket1: 102.30
DDR read Latency(ns)
Socket0: 1481.11
Socket1: 250.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.31        Core1: 42.56        
Core2: 23.17        Core3: 79.88        
Core4: 18.96        Core5: 45.64        
Core6: 66.23        Core7: 42.13        
Core8: 18.55        Core9: 111.24        
Core10: 27.07        Core11: 41.59        
Core12: 18.64        Core13: 71.86        
Core14: 165.39        Core15: 173.02        
Core16: 51.52        Core17: 68.16        
Core18: 156.47        Core19: 155.44        
Core20: 48.39        Core21: 157.39        
Core22: 167.50        Core23: 60.65        
Core24: 66.16        Core25: 158.69        
Core26: 152.02        Core27: 78.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 82.11
Socket1: 102.32
DDR read Latency(ns)
Socket0: 1487.91
Socket1: 252.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.71        Core1: 42.19        
Core2: 22.86        Core3: 79.90        
Core4: 19.02        Core5: 46.72        
Core6: 67.92        Core7: 42.54        
Core8: 18.64        Core9: 110.19        
Core10: 26.15        Core11: 40.13        
Core12: 18.58        Core13: 72.34        
Core14: 164.47        Core15: 172.23        
Core16: 47.33        Core17: 73.00        
Core18: 156.12        Core19: 154.32        
Core20: 47.52        Core21: 157.41        
Core22: 164.57        Core23: 60.35        
Core24: 67.48        Core25: 159.27        
Core26: 152.42        Core27: 77.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 81.54
Socket1: 102.00
DDR read Latency(ns)
Socket0: 1509.31
Socket1: 252.40
