{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618217427526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618217427526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 12 18:50:27 2021 " "Processing started: Mon Apr 12 18:50:27 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618217427526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618217427526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exercise3 -c Exercise3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exercise3 -c Exercise3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618217427526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618217427981 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618217427981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise3.v 5 5 " "Found 5 design units, including 5 entities, in source file exercise3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Synchroniser " "Found entity 1: Synchroniser" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS5/Exercise3/Exercise3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618217435719 ""} { "Info" "ISGN_ENTITY_NAME" "2 EdgeDetector " "Found entity 2: EdgeDetector" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS5/Exercise3/Exercise3.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618217435719 ""} { "Info" "ISGN_ENTITY_NAME" "3 EdgeDetectors " "Found entity 3: EdgeDetectors" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS5/Exercise3/Exercise3.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618217435719 ""} { "Info" "ISGN_ENTITY_NAME" "4 MyFSM " "Found entity 4: MyFSM" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS5/Exercise3/Exercise3.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618217435719 ""} { "Info" "ISGN_ENTITY_NAME" "5 MyLock " "Found entity 5: MyLock" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS5/Exercise3/Exercise3.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618217435719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618217435719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyLock " "Elaborating entity \"MyLock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618217435750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synchroniser Synchroniser:s " "Elaborating entity \"Synchroniser\" for hierarchy \"Synchroniser:s\"" {  } { { "Exercise3.v" "s" { Text "C:/Users/cassi/Desktop/verilog code/WS5/Exercise3/Exercise3.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618217435768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetectors EdgeDetectors:e " "Elaborating entity \"EdgeDetectors\" for hierarchy \"EdgeDetectors:e\"" {  } { { "Exercise3.v" "e" { Text "C:/Users/cassi/Desktop/verilog code/WS5/Exercise3/Exercise3.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618217435768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetector EdgeDetectors:e\|EdgeDetector:EdgeD\[0\].ED " "Elaborating entity \"EdgeDetector\" for hierarchy \"EdgeDetectors:e\|EdgeDetector:EdgeD\[0\].ED\"" {  } { { "Exercise3.v" "EdgeD\[0\].ED" { Text "C:/Users/cassi/Desktop/verilog code/WS5/Exercise3/Exercise3.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618217435768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyFSM MyFSM:FSM " "Elaborating entity \"MyFSM\" for hierarchy \"MyFSM:FSM\"" {  } { { "Exercise3.v" "FSM" { Text "C:/Users/cassi/Desktop/verilog code/WS5/Exercise3/Exercise3.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618217435768 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Exercise3.v(74) " "Verilog HDL assignment warning at Exercise3.v(74): truncated value with size 3 to match size of target (1)" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS5/Exercise3/Exercise3.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618217435784 "|MyLock|MyFSM:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 Exercise3.v(75) " "Verilog HDL assignment warning at Exercise3.v(75): truncated value with size 3 to match size of target (1)" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS5/Exercise3/Exercise3.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1618217435784 "|MyLock|MyFSM:FSM"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "MyFSM:FSM\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"MyFSM:FSM\|Mod0\"" {  } { { "Exercise3.v" "Mod0" { Text "C:/Users/cassi/Desktop/verilog code/WS5/Exercise3/Exercise3.v" 79 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1618217436020 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1618217436020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyFSM:FSM\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"MyFSM:FSM\|lpm_divide:Mod0\"" {  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS5/Exercise3/Exercise3.v" 79 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618217436104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyFSM:FSM\|lpm_divide:Mod0 " "Instantiated megafunction \"MyFSM:FSM\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618217436104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618217436104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618217436104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1618217436104 ""}  } { { "Exercise3.v" "" { Text "C:/Users/cassi/Desktop/verilog code/WS5/Exercise3/Exercise3.v" 79 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1618217436104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_22m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_22m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_22m " "Found entity 1: lpm_divide_22m" {  } { { "db/lpm_divide_22m.tdf" "" { Text "C:/Users/cassi/Desktop/verilog code/WS5/Exercise3/db/lpm_divide_22m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618217436151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618217436151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "C:/Users/cassi/Desktop/verilog code/WS5/Exercise3/db/sign_div_unsign_5kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618217436198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618217436198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gse " "Found entity 1: alt_u_div_gse" {  } { { "db/alt_u_div_gse.tdf" "" { Text "C:/Users/cassi/Desktop/verilog code/WS5/Exercise3/db/alt_u_div_gse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618217436229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618217436229 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1618217436401 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618217436726 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618217436726 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618217436773 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618217436773 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1618217436773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618217436773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618217436788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 12 18:50:36 2021 " "Processing ended: Mon Apr 12 18:50:36 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618217436788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618217436788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618217436788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618217436788 ""}
