/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -q -O -c                                                  */
/*    /home/mgalles/pen3_src/capri/design/common/csr.conf -t h -D CAP_SEMA */
/*    -a cap_sema_csr -I /home/mgalles/pen3_src/capri/design/common -I     */
/*    /home/mgalles/pen3_src/capri/design/sema/src -I                      */
/*    /vol/asic_dump/mgalles/pen3_gen/capri/design/common -I               */
/*    /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src                */
/*    /vol/asic_dump/mgalles/pen3_gen/capri/design/common/cap_prj_sema_ppp_expanded */
/*                                                                         */
/* Input files:                                                            */
/*    /vol/asic_dump/mgalles/pen3_gen/capri/design/common/cap_prj_sema_ppp_expanded */
/*                                                                         */
/* Included files:                                                         */
/*    /home/mgalles/pen3_src/capri/design/common/cap_common.csr            */
/*    /home/mgalles/pen3_src/capri/design/common/csr_scratch.csr.pp        */
/*    /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr      */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/mgalles/pen3_src/capri/design/common/csr.conf                  */
/*                                                                         */
/* Generated on: Fri Feb  2 16:48:17 2018                                  */
/*           by: mgalles                                                   */
/*                                                                         */

#ifndef _CAP_PRJ_SEMA_PPP_EXPANDED_H_
#define _CAP_PRJ_SEMA_PPP_EXPANDED_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_sema_csr                              */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 302 */
/* Register: cap_sema_csr.base                                             */
#define CAP_SEMA_CSR_BASE_ADDRESS 0x0ul
#define CAP_SEMA_CSR_BASE_BYTE_ADDRESS 0x0ul
/* Register: cap_sema_csr.axi_attr                                         */
#define CAP_SEMA_CSR_AXI_ATTR_ADDRESS 0x1ul
#define CAP_SEMA_CSR_AXI_ATTR_BYTE_ADDRESS 0x4ul
/* Register: cap_sema_csr.sema_cfg                                         */
#define CAP_SEMA_CSR_SEMA_CFG_ADDRESS 0x2ul
#define CAP_SEMA_CSR_SEMA_CFG_BYTE_ADDRESS 0x8ul
/* Register: cap_sema_csr.csr_intr                                         */
#define CAP_SEMA_CSR_CSR_INTR_ADDRESS 0x3ul
#define CAP_SEMA_CSR_CSR_INTR_BYTE_ADDRESS 0xcul
/* Group: cap_sema_csr.int_groups                                          */
#define CAP_SEMA_CSR_INT_GROUPS_ADDRESS 0x4ul
#define CAP_SEMA_CSR_INT_GROUPS_BYTE_ADDRESS 0x10ul
/* Register: cap_sema_csr.int_groups.intreg                                */
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_ADDRESS 0x4ul
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x10ul
/* Register: cap_sema_csr.int_groups.int_enable_rw_reg                     */
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x5ul
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x14ul
/* Register: cap_sema_csr.int_groups.int_rw_reg                            */
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x6ul
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x18ul
/* Group: cap_sema_csr.sema_err                                            */
#define CAP_SEMA_CSR_SEMA_ERR_ADDRESS 0x8ul
#define CAP_SEMA_CSR_SEMA_ERR_BYTE_ADDRESS 0x20ul
/* Register: cap_sema_csr.sema_err.intreg                                  */
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_ADDRESS 0x8ul
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_BYTE_ADDRESS 0x20ul
/* Register: cap_sema_csr.sema_err.int_test_set                            */
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_ADDRESS 0x9ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_BYTE_ADDRESS 0x24ul
/* Register: cap_sema_csr.sema_err.int_enable_set                          */
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_ADDRESS 0xaul
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_BYTE_ADDRESS 0x28ul
/* Register: cap_sema_csr.sema_err.int_enable_clear                        */
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_ADDRESS 0xbul
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x2cul
/* Wide Register: cap_sema_csr.STA_pending                                 */
#define CAP_SEMA_CSR_STA_PENDING_ADDRESS 0x100ul
#define CAP_SEMA_CSR_STA_PENDING_BYTE_ADDRESS 0x400ul
#define CAP_SEMA_CSR_STA_PENDING_ARRAY_ELEMENT_SIZE 0x4ull
#define CAP_SEMA_CSR_STA_PENDING_ARRAY_COUNT 0x40ull
#define CAP_SEMA_CSR_STA_PENDING_ARRAY_INDEX_MAX 0x3full
#define CAP_SEMA_CSR_STA_PENDING_ARRAY_INDEX_MIN 0x0ull
/* Register: cap_sema_csr.STA_pending.STA_pending_0_3                      */
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_ADDRESS 0x100ul
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_BYTE_ADDRESS 0x400ul
/* Register: cap_sema_csr.STA_pending.STA_pending_1_3                      */
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_ADDRESS 0x101ul
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_BYTE_ADDRESS 0x404ul
/* Register: cap_sema_csr.STA_pending.STA_pending_2_3                      */
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_ADDRESS 0x102ul
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_BYTE_ADDRESS 0x408ul
/* Wide Register: cap_sema_csr.STA_err_resp                                */
#define CAP_SEMA_CSR_STA_ERR_RESP_ADDRESS 0x200ul
#define CAP_SEMA_CSR_STA_ERR_RESP_BYTE_ADDRESS 0x800ul
/* Register: cap_sema_csr.STA_err_resp.STA_err_resp_0_2                    */
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_ADDRESS 0x200ul
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_BYTE_ADDRESS 0x800ul
/* Register: cap_sema_csr.STA_err_resp.STA_err_resp_1_2                    */
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_ADDRESS 0x201ul
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_BYTE_ADDRESS 0x804ul
/* Register: cap_sema_csr.cfg_sema_mem                                     */
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ADDRESS 0x202ul
#define CAP_SEMA_CSR_CFG_SEMA_MEM_BYTE_ADDRESS 0x808ul
/* Register: cap_sema_csr.sta_sema_mem                                     */
#define CAP_SEMA_CSR_STA_SEMA_MEM_ADDRESS 0x203ul
#define CAP_SEMA_CSR_STA_SEMA_MEM_BYTE_ADDRESS 0x80cul
/* Register: cap_sema_csr.STA_sema                                         */
#define CAP_SEMA_CSR_STA_SEMA_ADDRESS 0x204ul
#define CAP_SEMA_CSR_STA_SEMA_BYTE_ADDRESS 0x810ul
/* Memory: cap_sema_csr.semaphore_raw                                      */
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ADDRESS 0x400ul
#define CAP_SEMA_CSR_SEMAPHORE_RAW_BYTE_ADDRESS 0x1000ul
/* Register: cap_sema_csr.semaphore_raw.entry                              */
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_ADDRESS 0x400ul
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_BYTE_ADDRESS 0x1000ul
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_ARRAY_COUNT 0x400ull
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_ARRAY_INDEX_MAX 0x3ffull
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_ARRAY_INDEX_MIN 0x0ull
/* Memory: cap_sema_csr.semaphore_inc                                      */
#define CAP_SEMA_CSR_SEMAPHORE_INC_ADDRESS 0x800ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_BYTE_ADDRESS 0x2000ul
/* Register: cap_sema_csr.semaphore_inc.entry                              */
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_ADDRESS 0x800ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_BYTE_ADDRESS 0x2000ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_ARRAY_COUNT 0x400ull
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_ARRAY_INDEX_MAX 0x3ffull
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_ARRAY_INDEX_MIN 0x0ull
/* Memory: cap_sema_csr.semaphore_dec                                      */
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ADDRESS 0xc00ul
#define CAP_SEMA_CSR_SEMAPHORE_DEC_BYTE_ADDRESS 0x3000ul
/* Register: cap_sema_csr.semaphore_dec.entry                              */
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_ADDRESS 0xc00ul
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_BYTE_ADDRESS 0x3000ul
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_ARRAY_COUNT 0x400ull
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_ARRAY_INDEX_MAX 0x3ffull
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_ARRAY_INDEX_MIN 0x0ull
/* Wide Memory: cap_sema_csr.semaphore_inc_not_full                        */
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ADDRESS 0x1000ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_BYTE_ADDRESS 0x4000ul
/* Wide Register: cap_sema_csr.semaphore_inc_not_full.entry                */
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ADDRESS 0x1000ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_BYTE_ADDRESS 0x4000ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ARRAY_COUNT 0x200ull
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ARRAY_INDEX_MAX 0x1ffull
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ARRAY_INDEX_MIN 0x0ull
/* Register: cap_sema_csr.semaphore_inc_not_full.entry.entry_0_2           */
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_0_2_ADDRESS 0x1000ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x4000ul
/* Register: cap_sema_csr.semaphore_inc_not_full.entry.entry_1_2           */
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_ADDRESS 0x1001ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x4004ul
/* Wide Memory: cap_sema_csr.atomic_add                                    */
#define CAP_SEMA_CSR_ATOMIC_ADD_ADDRESS 0x2000000ul
#define CAP_SEMA_CSR_ATOMIC_ADD_BYTE_ADDRESS 0x8000000ul
/* Wide Register: cap_sema_csr.atomic_add.entry                            */
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ADDRESS 0x2000000ul
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_BYTE_ADDRESS 0x8000000ul
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ARRAY_ELEMENT_SIZE 0x1ull
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ARRAY_COUNT 0x1000000ull
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ARRAY_INDEX_MAX 0xffffffull
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ARRAY_INDEX_MIN 0x0ull
/* Register: cap_sema_csr.atomic_add.entry.entry_0_2                       */
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_0_2_ADDRESS 0x2000000ul
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_0_2_BYTE_ADDRESS 0x8000000ul
/* Register: cap_sema_csr.atomic_add.entry.entry_1_2                       */
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_1_2_ADDRESS 0x2000001ul
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_1_2_BYTE_ADDRESS 0x8000004ul


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_sema_csr                                           */
/* Addressmap template: cap_sema_csr                                       */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 2 */
#define CAP_SEMA_CSR_SIZE 0x4000000ul
#define CAP_SEMA_CSR_BYTE_SIZE 0x10000000ul
/* Register member: cap_sema_csr.base                                      */
/* Register type referenced: cap_sema_csr::base                            */
/* Register template referenced: cap_sema_csr::base                        */
#define CAP_SEMA_CSR_BASE_OFFSET 0x0ul
#define CAP_SEMA_CSR_BASE_BYTE_OFFSET 0x0ul
#define CAP_SEMA_CSR_BASE_READ_ACCESS 1u
#define CAP_SEMA_CSR_BASE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_BASE_RESET_VALUE 0x00000001ul
#define CAP_SEMA_CSR_BASE_RESET_MASK 0xfffffffful
#define CAP_SEMA_CSR_BASE_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_BASE_WRITE_MASK 0xfffffffful
/* Register member: cap_sema_csr.axi_attr                                  */
/* Register type referenced: cap_sema_csr::axi_attr                        */
/* Register template referenced: cap_sema_csr::axi_attr                    */
#define CAP_SEMA_CSR_AXI_ATTR_OFFSET 0x1ul
#define CAP_SEMA_CSR_AXI_ATTR_BYTE_OFFSET 0x4ul
#define CAP_SEMA_CSR_AXI_ATTR_READ_ACCESS 1u
#define CAP_SEMA_CSR_AXI_ATTR_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_AXI_ATTR_RESET_VALUE 0x000002fful
#define CAP_SEMA_CSR_AXI_ATTR_RESET_MASK 0xfffffffful
#define CAP_SEMA_CSR_AXI_ATTR_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_AXI_ATTR_WRITE_MASK 0x0000fffful
/* Register member: cap_sema_csr.sema_cfg                                  */
/* Register type referenced: cap_sema_csr::sema_cfg                        */
/* Register template referenced: cap_sema_csr::sema_cfg                    */
#define CAP_SEMA_CSR_SEMA_CFG_OFFSET 0x2ul
#define CAP_SEMA_CSR_SEMA_CFG_BYTE_OFFSET 0x8ul
#define CAP_SEMA_CSR_SEMA_CFG_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_CFG_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_CFG_RESET_VALUE 0x00000001ul
#define CAP_SEMA_CSR_SEMA_CFG_RESET_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMA_CFG_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMA_CFG_WRITE_MASK 0x00000001ul
/* Register member: cap_sema_csr.csr_intr                                  */
/* Register type referenced: cap_sema_csr::csr_intr                        */
/* Register template referenced: cap_sema_csr::csr_intr                    */
#define CAP_SEMA_CSR_CSR_INTR_OFFSET 0x3ul
#define CAP_SEMA_CSR_CSR_INTR_BYTE_OFFSET 0xcul
#define CAP_SEMA_CSR_CSR_INTR_READ_ACCESS 1u
#define CAP_SEMA_CSR_CSR_INTR_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_CSR_INTR_RESET_VALUE 0x00000000ul
#define CAP_SEMA_CSR_CSR_INTR_RESET_MASK 0xfffffffeul
#define CAP_SEMA_CSR_CSR_INTR_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_CSR_INTR_WRITE_MASK 0x00000002ul
/* Group member: cap_sema_csr.int_groups                                   */
/* Group type referenced: cap_sema_csr::int_groups                         */
/* Group template referenced: cap_sema_csr::intgrp_status                  */
#define CAP_SEMA_CSR_INT_GROUPS_OFFSET 0x4ul
#define CAP_SEMA_CSR_INT_GROUPS_BYTE_OFFSET 0x10ul
#define CAP_SEMA_CSR_INT_GROUPS_READ_ACCESS 1u
#define CAP_SEMA_CSR_INT_GROUPS_WRITE_ACCESS 1u
/* Group member: cap_sema_csr.sema_err                                     */
/* Group type referenced: cap_sema_csr::sema_err                           */
/* Group template referenced: cap_sema_csr::intgrp                         */
#define CAP_SEMA_CSR_SEMA_ERR_OFFSET 0x8ul
#define CAP_SEMA_CSR_SEMA_ERR_BYTE_OFFSET 0x20ul
#define CAP_SEMA_CSR_SEMA_ERR_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_WRITE_ACCESS 1u
/* Wide Register member: cap_sema_csr.STA_pending                          */
/* Wide Register type referenced: cap_sema_csr::STA_pending                */
/* Wide Register template referenced: cap_sema_csr::STA_pending            */
#define CAP_SEMA_CSR_STA_PENDING_OFFSET 0x100ul
#define CAP_SEMA_CSR_STA_PENDING_BYTE_OFFSET 0x400ul
#define CAP_SEMA_CSR_STA_PENDING_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_PENDING_WRITE_ACCESS 0u
/* Register member: cap_sema_csr::STA_pending.STA_pending_0_3              */
/* Register type referenced: cap_sema_csr::STA_pending::STA_pending_0_3    */
/* Register template referenced: cap_sema_csr::STA_pending::STA_pending_0_3 */
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_OFFSET 0x100ul
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_BYTE_OFFSET 0x400ul
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_WRITE_MASK 0x00000000ul
/* Register member: cap_sema_csr::STA_pending.STA_pending_1_3              */
/* Register type referenced: cap_sema_csr::STA_pending::STA_pending_1_3    */
/* Register template referenced: cap_sema_csr::STA_pending::STA_pending_1_3 */
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_OFFSET 0x101ul
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_BYTE_OFFSET 0x404ul
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_WRITE_MASK 0x00000000ul
/* Register member: cap_sema_csr::STA_pending.STA_pending_2_3              */
/* Register type referenced: cap_sema_csr::STA_pending::STA_pending_2_3    */
/* Register template referenced: cap_sema_csr::STA_pending::STA_pending_2_3 */
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_OFFSET 0x102ul
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_BYTE_OFFSET 0x408ul
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_RESET_VALUE 0x00000000ul
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_RESET_MASK 0xf8000000ul
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_WRITE_MASK 0x00000000ul
/* Wide Register member: cap_sema_csr.STA_err_resp                         */
/* Wide Register type referenced: cap_sema_csr::STA_err_resp               */
/* Wide Register template referenced: cap_sema_csr::STA_err_resp           */
#define CAP_SEMA_CSR_STA_ERR_RESP_OFFSET 0x200ul
#define CAP_SEMA_CSR_STA_ERR_RESP_BYTE_OFFSET 0x800ul
#define CAP_SEMA_CSR_STA_ERR_RESP_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_ERR_RESP_WRITE_ACCESS 0u
/* Register member: cap_sema_csr::STA_err_resp.STA_err_resp_0_2            */
/* Register type referenced: cap_sema_csr::STA_err_resp::STA_err_resp_0_2  */
/* Register template referenced: cap_sema_csr::STA_err_resp::STA_err_resp_0_2 */
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_OFFSET 0x200ul
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_BYTE_OFFSET 0x800ul
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_WRITE_MASK 0x00000000ul
/* Register member: cap_sema_csr::STA_err_resp.STA_err_resp_1_2            */
/* Register type referenced: cap_sema_csr::STA_err_resp::STA_err_resp_1_2  */
/* Register template referenced: cap_sema_csr::STA_err_resp::STA_err_resp_1_2 */
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_OFFSET 0x201ul
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_BYTE_OFFSET 0x804ul
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_RESET_VALUE 0x00000000ul
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_RESET_MASK 0xfffffffeul
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_WRITE_MASK 0x00000000ul
/* Register member: cap_sema_csr.cfg_sema_mem                              */
/* Register type referenced: cap_sema_csr::cfg_sema_mem                    */
/* Register template referenced: cap_sema_csr::cfg_sema_mem                */
#define CAP_SEMA_CSR_CFG_SEMA_MEM_OFFSET 0x202ul
#define CAP_SEMA_CSR_CFG_SEMA_MEM_BYTE_OFFSET 0x808ul
#define CAP_SEMA_CSR_CFG_SEMA_MEM_READ_ACCESS 1u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_RESET_VALUE 0x00000000ul
#define CAP_SEMA_CSR_CFG_SEMA_MEM_RESET_MASK 0xfffffffful
#define CAP_SEMA_CSR_CFG_SEMA_MEM_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_CFG_SEMA_MEM_WRITE_MASK 0x00000007ul
/* Register member: cap_sema_csr.sta_sema_mem                              */
/* Register type referenced: cap_sema_csr::sta_sema_mem                    */
/* Register template referenced: cap_sema_csr::sta_sema_mem                */
#define CAP_SEMA_CSR_STA_SEMA_MEM_OFFSET 0x203ul
#define CAP_SEMA_CSR_STA_SEMA_MEM_BYTE_OFFSET 0x80cul
#define CAP_SEMA_CSR_STA_SEMA_MEM_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_SEMA_MEM_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_SEMA_MEM_RESET_VALUE 0x00000000ul
#define CAP_SEMA_CSR_STA_SEMA_MEM_RESET_MASK 0xffe00000ul
#define CAP_SEMA_CSR_STA_SEMA_MEM_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_STA_SEMA_MEM_WRITE_MASK 0x00000000ul
/* Register member: cap_sema_csr.STA_sema                                  */
/* Register type referenced: cap_sema_csr::STA_sema                        */
/* Register template referenced: cap_sema_csr::STA_sema                    */
#define CAP_SEMA_CSR_STA_SEMA_OFFSET 0x204ul
#define CAP_SEMA_CSR_STA_SEMA_BYTE_OFFSET 0x810ul
#define CAP_SEMA_CSR_STA_SEMA_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_SEMA_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_SEMA_RESET_VALUE 0x00000000ul
#define CAP_SEMA_CSR_STA_SEMA_RESET_MASK 0xffff0000ul
#define CAP_SEMA_CSR_STA_SEMA_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_STA_SEMA_WRITE_MASK 0x00000000ul
/* Memory member: cap_sema_csr.semaphore_raw                               */
/* Memory type referenced: cap_sema_csr::semaphore_raw                     */
/* Memory template referenced: cap_sema_csr::semaphore_raw                 */
#define CAP_SEMA_CSR_SEMAPHORE_RAW_OFFSET 0x400ul
#define CAP_SEMA_CSR_SEMAPHORE_RAW_BYTE_OFFSET 0x1000ul
#define CAP_SEMA_CSR_SEMAPHORE_RAW_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_RAW_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_RAW_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMAPHORE_RAW_WRITE_MASK 0xfffffffful
/* Memory member: cap_sema_csr.semaphore_inc                               */
/* Memory type referenced: cap_sema_csr::semaphore_inc                     */
/* Memory template referenced: cap_sema_csr::semaphore_inc                 */
#define CAP_SEMA_CSR_SEMAPHORE_INC_OFFSET 0x800ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_BYTE_OFFSET 0x2000ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMAPHORE_INC_WRITE_MASK 0xfffffffful
/* Memory member: cap_sema_csr.semaphore_dec                               */
/* Memory type referenced: cap_sema_csr::semaphore_dec                     */
/* Memory template referenced: cap_sema_csr::semaphore_dec                 */
#define CAP_SEMA_CSR_SEMAPHORE_DEC_OFFSET 0xc00ul
#define CAP_SEMA_CSR_SEMAPHORE_DEC_BYTE_OFFSET 0x3000ul
#define CAP_SEMA_CSR_SEMAPHORE_DEC_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_DEC_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_DEC_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMAPHORE_DEC_WRITE_MASK 0xfffffffful
/* Wide Memory member: cap_sema_csr.semaphore_inc_not_full                 */
/* Wide Memory type referenced: cap_sema_csr::semaphore_inc_not_full       */
/* Wide Memory template referenced: cap_sema_csr::semaphore_inc_not_full   */
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_OFFSET 0x1000ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_BYTE_OFFSET 0x4000ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_WRITE_ACCESS 1u
/* Wide Memory member: cap_sema_csr.atomic_add                             */
/* Wide Memory type referenced: cap_sema_csr::atomic_add                   */
/* Wide Memory template referenced: cap_sema_csr::atomic_add               */
#define CAP_SEMA_CSR_ATOMIC_ADD_OFFSET 0x2000000ul
#define CAP_SEMA_CSR_ATOMIC_ADD_BYTE_OFFSET 0x8000000ul
#define CAP_SEMA_CSR_ATOMIC_ADD_READ_ACCESS 1u
#define CAP_SEMA_CSR_ATOMIC_ADD_WRITE_ACCESS 1u

/* Register type: cap_sema_csr::base                                       */
/* Register template: cap_sema_csr::base                                   */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_sema_csr::base.scratch_reg                            */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_SEMA_CSR_BASE_SCRATCH_REG_MSB 31u
#define CAP_SEMA_CSR_BASE_SCRATCH_REG_LSB 0u
#define CAP_SEMA_CSR_BASE_SCRATCH_REG_WIDTH 32u
#define CAP_SEMA_CSR_BASE_SCRATCH_REG_READ_ACCESS 1u
#define CAP_SEMA_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_BASE_SCRATCH_REG_RESET 0x00000001ul
#define CAP_SEMA_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xfffffffful
#define CAP_SEMA_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xfffffffful)
#define CAP_SEMA_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xfffffffful)
#define CAP_SEMA_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xfffffffful)

/* Register type: cap_sema_csr::axi_attr                                   */
/* Register template: cap_sema_csr::axi_attr                               */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 129 */
/* Field member: cap_sema_csr::axi_attr.lock                               */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_SEMA_CSR_AXI_ATTR_LOCK_MSB 15u
#define CAP_SEMA_CSR_AXI_ATTR_LOCK_LSB 15u
#define CAP_SEMA_CSR_AXI_ATTR_LOCK_WIDTH 1u
#define CAP_SEMA_CSR_AXI_ATTR_LOCK_READ_ACCESS 1u
#define CAP_SEMA_CSR_AXI_ATTR_LOCK_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_AXI_ATTR_LOCK_RESET 0x0u
#define CAP_SEMA_CSR_AXI_ATTR_LOCK_FIELD_MASK 0x00008000ul
#define CAP_SEMA_CSR_AXI_ATTR_LOCK_GET(x) (((x) & 0x00008000ul) >> 15)
#define CAP_SEMA_CSR_AXI_ATTR_LOCK_SET(x) (((x) << 15) & 0x00008000ul)
#define CAP_SEMA_CSR_AXI_ATTR_LOCK_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000ul) | ((r) & 0xffff7ffful))
/* Field member: cap_sema_csr::axi_attr.qos                                */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_SEMA_CSR_AXI_ATTR_QOS_MSB 14u
#define CAP_SEMA_CSR_AXI_ATTR_QOS_LSB 11u
#define CAP_SEMA_CSR_AXI_ATTR_QOS_WIDTH 4u
#define CAP_SEMA_CSR_AXI_ATTR_QOS_READ_ACCESS 1u
#define CAP_SEMA_CSR_AXI_ATTR_QOS_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_AXI_ATTR_QOS_RESET 0x0u
#define CAP_SEMA_CSR_AXI_ATTR_QOS_FIELD_MASK 0x00007800ul
#define CAP_SEMA_CSR_AXI_ATTR_QOS_GET(x) (((x) & 0x00007800ul) >> 11)
#define CAP_SEMA_CSR_AXI_ATTR_QOS_SET(x) (((x) << 11) & 0x00007800ul)
#define CAP_SEMA_CSR_AXI_ATTR_QOS_MODIFY(r, x) \
   ((((x) << 11) & 0x00007800ul) | ((r) & 0xffff87fful))
/* Field member: cap_sema_csr::axi_attr.prot                               */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_SEMA_CSR_AXI_ATTR_PROT_MSB 10u
#define CAP_SEMA_CSR_AXI_ATTR_PROT_LSB 8u
#define CAP_SEMA_CSR_AXI_ATTR_PROT_WIDTH 3u
#define CAP_SEMA_CSR_AXI_ATTR_PROT_READ_ACCESS 1u
#define CAP_SEMA_CSR_AXI_ATTR_PROT_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_AXI_ATTR_PROT_RESET 0x2u
#define CAP_SEMA_CSR_AXI_ATTR_PROT_FIELD_MASK 0x00000700ul
#define CAP_SEMA_CSR_AXI_ATTR_PROT_GET(x) (((x) & 0x00000700ul) >> 8)
#define CAP_SEMA_CSR_AXI_ATTR_PROT_SET(x) (((x) << 8) & 0x00000700ul)
#define CAP_SEMA_CSR_AXI_ATTR_PROT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000700ul) | ((r) & 0xfffff8fful))
/* Field member: cap_sema_csr::axi_attr.awcache                            */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_SEMA_CSR_AXI_ATTR_AWCACHE_MSB 7u
#define CAP_SEMA_CSR_AXI_ATTR_AWCACHE_LSB 4u
#define CAP_SEMA_CSR_AXI_ATTR_AWCACHE_WIDTH 4u
#define CAP_SEMA_CSR_AXI_ATTR_AWCACHE_READ_ACCESS 1u
#define CAP_SEMA_CSR_AXI_ATTR_AWCACHE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_AXI_ATTR_AWCACHE_RESET 0xfu
#define CAP_SEMA_CSR_AXI_ATTR_AWCACHE_FIELD_MASK 0x000000f0ul
#define CAP_SEMA_CSR_AXI_ATTR_AWCACHE_GET(x) (((x) & 0x000000f0ul) >> 4)
#define CAP_SEMA_CSR_AXI_ATTR_AWCACHE_SET(x) (((x) << 4) & 0x000000f0ul)
#define CAP_SEMA_CSR_AXI_ATTR_AWCACHE_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0ul) | ((r) & 0xffffff0ful))
/* Field member: cap_sema_csr::axi_attr.arcache                            */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_SEMA_CSR_AXI_ATTR_ARCACHE_MSB 3u
#define CAP_SEMA_CSR_AXI_ATTR_ARCACHE_LSB 0u
#define CAP_SEMA_CSR_AXI_ATTR_ARCACHE_WIDTH 4u
#define CAP_SEMA_CSR_AXI_ATTR_ARCACHE_READ_ACCESS 1u
#define CAP_SEMA_CSR_AXI_ATTR_ARCACHE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_AXI_ATTR_ARCACHE_RESET 0xfu
#define CAP_SEMA_CSR_AXI_ATTR_ARCACHE_FIELD_MASK 0x0000000ful
#define CAP_SEMA_CSR_AXI_ATTR_ARCACHE_GET(x) ((x) & 0x0000000ful)
#define CAP_SEMA_CSR_AXI_ATTR_ARCACHE_SET(x) ((x) & 0x0000000ful)
#define CAP_SEMA_CSR_AXI_ATTR_ARCACHE_MODIFY(r, x) \
   (((x) & 0x0000000ful) | ((r) & 0xfffffff0ul))

/* Register type: cap_sema_csr::sema_cfg                                   */
/* Register template: cap_sema_csr::sema_cfg                               */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 156 */
/* Field member: cap_sema_csr::sema_cfg.allow_merge                        */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_SEMA_CSR_SEMA_CFG_ALLOW_MERGE_MSB 0u
#define CAP_SEMA_CSR_SEMA_CFG_ALLOW_MERGE_LSB 0u
#define CAP_SEMA_CSR_SEMA_CFG_ALLOW_MERGE_WIDTH 1u
#define CAP_SEMA_CSR_SEMA_CFG_ALLOW_MERGE_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_CFG_ALLOW_MERGE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_CFG_ALLOW_MERGE_RESET 0x1u
#define CAP_SEMA_CSR_SEMA_CFG_ALLOW_MERGE_FIELD_MASK 0x00000001ul
#define CAP_SEMA_CSR_SEMA_CFG_ALLOW_MERGE_GET(x) ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_SEMA_CFG_ALLOW_MERGE_SET(x) ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_SEMA_CFG_ALLOW_MERGE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_sema_csr::csr_intr                                   */
/* Register template: cap_sema_csr::csr_intr                               */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 112 */
/* Field member: cap_sema_csr::csr_intr.dowstream_enable                   */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1u
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1u
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1u
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1u
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0u
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_sema_csr::csr_intr.dowstream                          */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_MSB 0u
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_LSB 0u
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_WIDTH 1u
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1u
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001ul
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Group type: cap_sema_csr::int_groups                                    */
/* Group template: cap_sema_csr::intgrp_status                             */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 96 */
#define CAP_SEMA_CSR_INT_GROUPS_SIZE 0x4u
#define CAP_SEMA_CSR_INT_GROUPS_BYTE_SIZE 0x10u
/* Register member: cap_sema_csr::intgrp_status.intreg                     */
/* Register type referenced: cap_sema_csr::int_groups::intreg              */
/* Register template referenced: cap_sema_csr::intreg_status               */
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_OFFSET 0x0ul
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0ul
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_READ_ACCESS 1u
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000ul
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffeul
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000ul
/* Register member: cap_sema_csr::intgrp_status.int_enable_rw_reg          */
/* Register type referenced: cap_sema_csr::int_groups::int_enable_rw_reg   */
/* Register template referenced: cap_sema_csr::intreg_enable               */
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1ul
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4ul
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1u
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000ul
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xfffffffful
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000001ul
/* Register member: cap_sema_csr::intgrp_status.int_rw_reg                 */
/* Register type referenced: cap_sema_csr::int_groups::int_rw_reg          */
/* Register template referenced: cap_sema_csr::intreg_status               */
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2ul
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8ul
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1u
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000ul
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffeul
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000ul

/* Register type: cap_sema_csr::int_groups::intreg                         */
/* Register template: cap_sema_csr::intreg_status                          */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 46 */
/* Field member: cap_sema_csr::intreg_status.sema_err_interrupt            */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_SEMA_ERR_INTERRUPT_MSB 0u
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_SEMA_ERR_INTERRUPT_LSB 0u
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_SEMA_ERR_INTERRUPT_WIDTH 1u
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_SEMA_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_SEMA_ERR_INTERRUPT_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_SEMA_ERR_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_SEMA_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_SEMA_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_INT_GROUPS_INTREG_SEMA_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_sema_csr::int_groups::int_enable_rw_reg              */
/* Register template: cap_sema_csr::intreg_enable                          */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 34 */
/* Field member: cap_sema_csr::intreg_enable.sema_err_enable               */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_SEMA_ERR_ENABLE_MSB 0u
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_SEMA_ERR_ENABLE_LSB 0u
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_SEMA_ERR_ENABLE_WIDTH 1u
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_SEMA_ERR_ENABLE_READ_ACCESS 1u
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_SEMA_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_SEMA_ERR_ENABLE_RESET 0x0u
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_SEMA_ERR_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_SEMA_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_SEMA_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_INT_GROUPS_INT_ENABLE_RW_REG_SEMA_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_sema_csr::int_groups::int_rw_reg                     */
/* Register template: cap_sema_csr::intreg_status                          */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 46 */
/* Field member: cap_sema_csr::intreg_status.sema_err_interrupt            */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 240 */
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_SEMA_ERR_INTERRUPT_MSB 0u
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_SEMA_ERR_INTERRUPT_LSB 0u
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_SEMA_ERR_INTERRUPT_WIDTH 1u
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_SEMA_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_SEMA_ERR_INTERRUPT_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_SEMA_ERR_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_SEMA_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_SEMA_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_INT_GROUPS_INT_RW_REG_SEMA_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Group type: cap_sema_csr::sema_err                                      */
/* Group template: cap_sema_csr::intgrp                                    */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 75 */
#define CAP_SEMA_CSR_SEMA_ERR_SIZE 0x4u
#define CAP_SEMA_CSR_SEMA_ERR_BYTE_SIZE 0x10u
/* Register member: cap_sema_csr::intgrp.intreg                            */
/* Register type referenced: cap_sema_csr::sema_err::intreg                */
/* Register template referenced: cap_sema_csr::intreg                      */
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_OFFSET 0x0ul
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_BYTE_OFFSET 0x0ul
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_RESET_VALUE 0x00000000ul
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_RESET_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_WRITE_MASK 0x0000000ful
/* Register member: cap_sema_csr::intgrp.int_test_set                      */
/* Register type referenced: cap_sema_csr::sema_err::int_test_set          */
/* Register template referenced: cap_sema_csr::intreg                      */
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_OFFSET 0x1ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_BYTE_OFFSET 0x4ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_RESET_VALUE 0x00000000ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_RESET_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_WRITE_MASK 0x0000000ful
/* Register member: cap_sema_csr::intgrp.int_enable_set                    */
/* Register type referenced: cap_sema_csr::sema_err::int_enable_set        */
/* Register template referenced: cap_sema_csr::intreg_enable               */
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_OFFSET 0x2ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_BYTE_OFFSET 0x8ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_RESET_VALUE 0x00000000ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_RESET_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_WRITE_MASK 0x0000000ful
/* Register member: cap_sema_csr::intgrp.int_enable_clear                  */
/* Register type referenced: cap_sema_csr::sema_err::int_enable_clear      */
/* Register template referenced: cap_sema_csr::intreg_enable               */
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_OFFSET 0x3ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_BYTE_OFFSET 0xcul
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_RESET_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_WRITE_MASK 0x0000000ful

/* Register type: cap_sema_csr::sema_err::intreg                           */
/* Register template: cap_sema_csr::intreg                                 */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 11 */
/* Field member: cap_sema_csr::intreg.correctable_interrupt                */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_CORRECTABLE_INTERRUPT_MSB 3u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_CORRECTABLE_INTERRUPT_LSB 3u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_CORRECTABLE_INTERRUPT_WIDTH 1u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_CORRECTABLE_INTERRUPT_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_CORRECTABLE_INTERRUPT_RESET 0x0u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008ul
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_sema_csr::intreg.uncorrectable_interrupt              */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_UNCORRECTABLE_INTERRUPT_MSB 2u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_UNCORRECTABLE_INTERRUPT_LSB 2u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_UNCORRECTABLE_INTERRUPT_WIDTH 1u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_UNCORRECTABLE_INTERRUPT_RESET 0x0u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004ul
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_sema_csr::intreg.read_err_interrupt                   */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_READ_ERR_INTERRUPT_MSB 1u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_READ_ERR_INTERRUPT_LSB 1u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_READ_ERR_INTERRUPT_WIDTH 1u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_READ_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_READ_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_READ_ERR_INTERRUPT_RESET 0x0u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_READ_ERR_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_READ_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_READ_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_READ_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_sema_csr::intreg.write_err_interrupt                  */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_WRITE_ERR_INTERRUPT_MSB 0u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_WRITE_ERR_INTERRUPT_LSB 0u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_WRITE_ERR_INTERRUPT_WIDTH 1u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_WRITE_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_WRITE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_WRITE_ERR_INTERRUPT_RESET 0x0u
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_WRITE_ERR_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_WRITE_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_WRITE_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_SEMA_ERR_INTREG_WRITE_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_sema_csr::sema_err::int_test_set                     */
/* Register template: cap_sema_csr::intreg                                 */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 11 */
/* Field member: cap_sema_csr::intreg.correctable_interrupt                */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_CORRECTABLE_INTERRUPT_MSB 3u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_CORRECTABLE_INTERRUPT_LSB 3u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_CORRECTABLE_INTERRUPT_WIDTH 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_CORRECTABLE_INTERRUPT_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_CORRECTABLE_INTERRUPT_RESET 0x0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_sema_csr::intreg.uncorrectable_interrupt              */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_MSB 2u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_LSB 2u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_WIDTH 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_RESET 0x0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_sema_csr::intreg.read_err_interrupt                   */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_READ_ERR_INTERRUPT_MSB 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_READ_ERR_INTERRUPT_LSB 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_READ_ERR_INTERRUPT_WIDTH 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_READ_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_READ_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_READ_ERR_INTERRUPT_RESET 0x0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_READ_ERR_INTERRUPT_FIELD_MASK 0x00000002ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_READ_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_READ_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_READ_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_sema_csr::intreg.write_err_interrupt                  */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 218 */
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_WRITE_ERR_INTERRUPT_MSB 0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_WRITE_ERR_INTERRUPT_LSB 0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_WRITE_ERR_INTERRUPT_WIDTH 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_WRITE_ERR_INTERRUPT_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_WRITE_ERR_INTERRUPT_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_WRITE_ERR_INTERRUPT_RESET 0x0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_WRITE_ERR_INTERRUPT_FIELD_MASK 0x00000001ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_WRITE_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_WRITE_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_SEMA_ERR_INT_TEST_SET_WRITE_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_sema_csr::sema_err::int_enable_set                   */
/* Register template: cap_sema_csr::intreg_enable                          */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 34 */
/* Field member: cap_sema_csr::intreg_enable.correctable_enable            */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_CORRECTABLE_ENABLE_MSB 3u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_CORRECTABLE_ENABLE_LSB 3u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_CORRECTABLE_ENABLE_WIDTH 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_CORRECTABLE_ENABLE_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_CORRECTABLE_ENABLE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_CORRECTABLE_ENABLE_RESET 0x0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_sema_csr::intreg_enable.uncorrectable_enable          */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_MSB 2u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_LSB 2u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_WIDTH 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_RESET 0x0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_sema_csr::intreg_enable.read_err_enable               */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_READ_ERR_ENABLE_MSB 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_READ_ERR_ENABLE_LSB 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_READ_ERR_ENABLE_WIDTH 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_READ_ERR_ENABLE_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_READ_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_READ_ERR_ENABLE_RESET 0x0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_READ_ERR_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_READ_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_READ_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_READ_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_sema_csr::intreg_enable.write_err_enable              */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_WRITE_ERR_ENABLE_MSB 0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_WRITE_ERR_ENABLE_LSB 0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_WRITE_ERR_ENABLE_WIDTH 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_WRITE_ERR_ENABLE_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_WRITE_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_WRITE_ERR_ENABLE_RESET 0x0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_WRITE_ERR_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_WRITE_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_WRITE_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_SET_WRITE_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_sema_csr::sema_err::int_enable_clear                 */
/* Register template: cap_sema_csr::intreg_enable                          */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 34 */
/* Field member: cap_sema_csr::intreg_enable.correctable_enable            */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_MSB 3u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_LSB 3u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_WIDTH 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_RESET 0x0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_sema_csr::intreg_enable.uncorrectable_enable          */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_MSB 2u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_LSB 2u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_WIDTH 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_RESET 0x0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_sema_csr::intreg_enable.read_err_enable               */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_READ_ERR_ENABLE_MSB 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_READ_ERR_ENABLE_LSB 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_READ_ERR_ENABLE_WIDTH 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_READ_ERR_ENABLE_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_READ_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_READ_ERR_ENABLE_RESET 0x0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_READ_ERR_ENABLE_FIELD_MASK 0x00000002ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_READ_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_READ_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_READ_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_sema_csr::intreg_enable.write_err_enable              */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 231 */
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_WRITE_ERR_ENABLE_MSB 0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_WRITE_ERR_ENABLE_LSB 0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_WRITE_ERR_ENABLE_WIDTH 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_WRITE_ERR_ENABLE_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_WRITE_ERR_ENABLE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_WRITE_ERR_ENABLE_RESET 0x0u
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_WRITE_ERR_ENABLE_FIELD_MASK 0x00000001ul
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_WRITE_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_WRITE_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_SEMA_ERR_INT_ENABLE_CLEAR_WRITE_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Wide Register type: cap_sema_csr::STA_pending                           */
/* Wide Register template: cap_sema_csr::STA_pending                       */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 172 */
#define CAP_SEMA_CSR_STA_PENDING_SIZE 0x4u
#define CAP_SEMA_CSR_STA_PENDING_BYTE_SIZE 0x10u

/* Register type: cap_sema_csr::STA_pending::STA_pending_0_3               */
/* Register template: cap_sema_csr::STA_pending::STA_pending_0_3           */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 172 */
/* Field member: cap_sema_csr::STA_pending::STA_pending_0_3.addr_29_0      */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_ADDR_29_0_MSB 31u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_ADDR_29_0_LSB 2u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_ADDR_29_0_WIDTH 30u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_ADDR_29_0_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_ADDR_29_0_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_ADDR_29_0_FIELD_MASK 0xfffffffcul
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_ADDR_29_0_GET(x) \
   (((x) & 0xfffffffcul) >> 2)
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_ADDR_29_0_SET(x) \
   (((x) << 2) & 0xfffffffcul)
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_ADDR_29_0_MODIFY(r, x) \
   ((((x) << 2) & 0xfffffffcul) | ((r) & 0x00000003ul))
/* Field member: cap_sema_csr::STA_pending::STA_pending_0_3.wr             */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_WR_MSB 1u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_WR_LSB 1u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_WR_WIDTH 1u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_WR_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_WR_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_WR_FIELD_MASK 0x00000002ul
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_WR_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_WR_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_WR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_sema_csr::STA_pending::STA_pending_0_3.valid          */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_VALID_MSB 0u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_VALID_LSB 0u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_VALID_WIDTH 1u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_VALID_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_VALID_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_VALID_FIELD_MASK 0x00000001ul
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_VALID_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_VALID_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_0_3_VALID_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_sema_csr::STA_pending::STA_pending_1_3               */
/* Register template: cap_sema_csr::STA_pending::STA_pending_1_3           */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 172 */
/* Field member: cap_sema_csr::STA_pending::STA_pending_1_3.data_30_0      */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_DATA_30_0_MSB 31u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_DATA_30_0_LSB 1u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_DATA_30_0_WIDTH 31u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_DATA_30_0_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_DATA_30_0_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_DATA_30_0_FIELD_MASK 0xfffffffeul
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_DATA_30_0_GET(x) \
   (((x) & 0xfffffffeul) >> 1)
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_DATA_30_0_SET(x) \
   (((x) << 1) & 0xfffffffeul)
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_DATA_30_0_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffeul) | ((r) & 0x00000001ul))
/* Field member: cap_sema_csr::STA_pending::STA_pending_1_3.addr_30_30     */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_ADDR_30_30_MSB 0u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_ADDR_30_30_LSB 0u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_ADDR_30_30_WIDTH 1u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_ADDR_30_30_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_ADDR_30_30_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_ADDR_30_30_FIELD_MASK 0x00000001ul
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_ADDR_30_30_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_ADDR_30_30_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_1_3_ADDR_30_30_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_sema_csr::STA_pending::STA_pending_2_3               */
/* Register template: cap_sema_csr::STA_pending::STA_pending_2_3           */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 172 */
/* Field member: cap_sema_csr::STA_pending::STA_pending_2_3.data_57_31     */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_DATA_57_31_MSB 26u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_DATA_57_31_LSB 0u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_DATA_57_31_WIDTH 27u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_DATA_57_31_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_DATA_57_31_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_DATA_57_31_FIELD_MASK 0x07fffffful
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_DATA_57_31_GET(x) \
   ((x) & 0x07fffffful)
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_DATA_57_31_SET(x) \
   ((x) & 0x07fffffful)
#define CAP_SEMA_CSR_STA_PENDING_STA_PENDING_2_3_DATA_57_31_MODIFY(r, x) \
   (((x) & 0x07fffffful) | ((r) & 0xf8000000ul))

/* Wide Register type: cap_sema_csr::STA_err_resp                          */
/* Wide Register template: cap_sema_csr::STA_err_resp                      */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 181 */
#define CAP_SEMA_CSR_STA_ERR_RESP_SIZE 0x2u
#define CAP_SEMA_CSR_STA_ERR_RESP_BYTE_SIZE 0x8u

/* Register type: cap_sema_csr::STA_err_resp::STA_err_resp_0_2             */
/* Register template: cap_sema_csr::STA_err_resp::STA_err_resp_0_2         */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 181 */
/* Field member: cap_sema_csr::STA_err_resp::STA_err_resp_0_2.value_0_0    */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_VALUE_0_0_MSB 31u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_VALUE_0_0_LSB 31u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_VALUE_0_0_WIDTH 1u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_VALUE_0_0_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_VALUE_0_0_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_VALUE_0_0_FIELD_MASK 0x80000000ul
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_VALUE_0_0_GET(x) \
   (((x) & 0x80000000ul) >> 31)
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_VALUE_0_0_SET(x) \
   (((x) << 31) & 0x80000000ul)
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_VALUE_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000ul) | ((r) & 0x7ffffffful))
/* Field member: cap_sema_csr::STA_err_resp::STA_err_resp_0_2.addr         */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_ADDR_MSB 30u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_ADDR_LSB 0u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_ADDR_WIDTH 31u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_ADDR_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_ADDR_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_ADDR_FIELD_MASK 0x7ffffffful
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_ADDR_GET(x) \
   ((x) & 0x7ffffffful)
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_ADDR_SET(x) \
   ((x) & 0x7ffffffful)
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_0_2_ADDR_MODIFY(r, x) \
   (((x) & 0x7ffffffful) | ((r) & 0x80000000ul))

/* Register type: cap_sema_csr::STA_err_resp::STA_err_resp_1_2             */
/* Register template: cap_sema_csr::STA_err_resp::STA_err_resp_1_2         */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 181 */
/* Field member: cap_sema_csr::STA_err_resp::STA_err_resp_1_2.value_1_1    */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_VALUE_1_1_MSB 0u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_VALUE_1_1_LSB 0u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_VALUE_1_1_WIDTH 1u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_VALUE_1_1_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_VALUE_1_1_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_VALUE_1_1_FIELD_MASK 0x00000001ul
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_VALUE_1_1_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_VALUE_1_1_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_STA_ERR_RESP_STA_ERR_RESP_1_2_VALUE_1_1_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_sema_csr::cfg_sema_mem                               */
/* Register template: cap_sema_csr::cfg_sema_mem                           */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 189 */
/* Field member: cap_sema_csr::cfg_sema_mem.bist_run                       */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_SEMA_CSR_CFG_SEMA_MEM_BIST_RUN_MSB 2u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_BIST_RUN_LSB 2u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_BIST_RUN_WIDTH 1u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_BIST_RUN_READ_ACCESS 1u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_BIST_RUN_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_BIST_RUN_RESET 0x0u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_BIST_RUN_FIELD_MASK 0x00000004ul
#define CAP_SEMA_CSR_CFG_SEMA_MEM_BIST_RUN_GET(x) (((x) & 0x00000004ul) >> 2)
#define CAP_SEMA_CSR_CFG_SEMA_MEM_BIST_RUN_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_SEMA_CSR_CFG_SEMA_MEM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_sema_csr::cfg_sema_mem.ecc_disable_cor                */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_COR_MSB 1u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_COR_LSB 1u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_COR_WIDTH 1u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_COR_READ_ACCESS 1u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_COR_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_COR_RESET 0x0u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_COR_FIELD_MASK 0x00000002ul
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_COR_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_COR_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_COR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_sema_csr::cfg_sema_mem.ecc_disable_det                */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 11 */
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_DET_MSB 0u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_DET_LSB 0u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_DET_WIDTH 1u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_DET_READ_ACCESS 1u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_DET_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_DET_RESET 0x0u
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_DET_FIELD_MASK 0x00000001ul
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_DET_GET(x) ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_DET_SET(x) ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_CFG_SEMA_MEM_ECC_DISABLE_DET_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_sema_csr::sta_sema_mem                               */
/* Register template: cap_sema_csr::sta_sema_mem                           */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 197 */
/* Field member: cap_sema_csr::sta_sema_mem.addr                           */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_SEMA_MEM_ADDR_MSB 20u
#define CAP_SEMA_CSR_STA_SEMA_MEM_ADDR_LSB 11u
#define CAP_SEMA_CSR_STA_SEMA_MEM_ADDR_WIDTH 10u
#define CAP_SEMA_CSR_STA_SEMA_MEM_ADDR_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_SEMA_MEM_ADDR_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_SEMA_MEM_ADDR_FIELD_MASK 0x001ff800ul
#define CAP_SEMA_CSR_STA_SEMA_MEM_ADDR_GET(x) (((x) & 0x001ff800ul) >> 11)
#define CAP_SEMA_CSR_STA_SEMA_MEM_ADDR_SET(x) (((x) << 11) & 0x001ff800ul)
#define CAP_SEMA_CSR_STA_SEMA_MEM_ADDR_MODIFY(r, x) \
   ((((x) << 11) & 0x001ff800ul) | ((r) & 0xffe007fful))
/* Field member: cap_sema_csr::sta_sema_mem.syndrome                       */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_SEMA_MEM_SYNDROME_MSB 10u
#define CAP_SEMA_CSR_STA_SEMA_MEM_SYNDROME_LSB 4u
#define CAP_SEMA_CSR_STA_SEMA_MEM_SYNDROME_WIDTH 7u
#define CAP_SEMA_CSR_STA_SEMA_MEM_SYNDROME_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_SEMA_MEM_SYNDROME_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_SEMA_MEM_SYNDROME_FIELD_MASK 0x000007f0ul
#define CAP_SEMA_CSR_STA_SEMA_MEM_SYNDROME_GET(x) (((x) & 0x000007f0ul) >> 4)
#define CAP_SEMA_CSR_STA_SEMA_MEM_SYNDROME_SET(x) \
   (((x) << 4) & 0x000007f0ul)
#define CAP_SEMA_CSR_STA_SEMA_MEM_SYNDROME_MODIFY(r, x) \
   ((((x) << 4) & 0x000007f0ul) | ((r) & 0xfffff80ful))
/* Field member: cap_sema_csr::sta_sema_mem.uncorrectable                  */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_SEMA_MEM_UNCORRECTABLE_MSB 3u
#define CAP_SEMA_CSR_STA_SEMA_MEM_UNCORRECTABLE_LSB 3u
#define CAP_SEMA_CSR_STA_SEMA_MEM_UNCORRECTABLE_WIDTH 1u
#define CAP_SEMA_CSR_STA_SEMA_MEM_UNCORRECTABLE_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_SEMA_MEM_UNCORRECTABLE_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_SEMA_MEM_UNCORRECTABLE_FIELD_MASK 0x00000008ul
#define CAP_SEMA_CSR_STA_SEMA_MEM_UNCORRECTABLE_GET(x) \
   (((x) & 0x00000008ul) >> 3)
#define CAP_SEMA_CSR_STA_SEMA_MEM_UNCORRECTABLE_SET(x) \
   (((x) << 3) & 0x00000008ul)
#define CAP_SEMA_CSR_STA_SEMA_MEM_UNCORRECTABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_sema_csr::sta_sema_mem.correctable                    */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_SEMA_MEM_CORRECTABLE_MSB 2u
#define CAP_SEMA_CSR_STA_SEMA_MEM_CORRECTABLE_LSB 2u
#define CAP_SEMA_CSR_STA_SEMA_MEM_CORRECTABLE_WIDTH 1u
#define CAP_SEMA_CSR_STA_SEMA_MEM_CORRECTABLE_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_SEMA_MEM_CORRECTABLE_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_SEMA_MEM_CORRECTABLE_FIELD_MASK 0x00000004ul
#define CAP_SEMA_CSR_STA_SEMA_MEM_CORRECTABLE_GET(x) \
   (((x) & 0x00000004ul) >> 2)
#define CAP_SEMA_CSR_STA_SEMA_MEM_CORRECTABLE_SET(x) \
   (((x) << 2) & 0x00000004ul)
#define CAP_SEMA_CSR_STA_SEMA_MEM_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004ul) | ((r) & 0xfffffffbul))
/* Field member: cap_sema_csr::sta_sema_mem.bist_done_pass                 */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_PASS_MSB 1u
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_PASS_LSB 1u
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_PASS_WIDTH 1u
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_PASS_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_PASS_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002ul
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002ul) >> 1)
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002ul)
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002ul) | ((r) & 0xfffffffdul))
/* Field member: cap_sema_csr::sta_sema_mem.bist_done_fail                 */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_FAIL_MSB 0u
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_FAIL_LSB 0u
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_FAIL_WIDTH 1u
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_FAIL_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001ul
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_STA_SEMA_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Register type: cap_sema_csr::STA_sema                                   */
/* Register template: cap_sema_csr::STA_sema                               */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 207 */
/* Field member: cap_sema_csr::STA_sema.pending_count                      */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_SEMA_PENDING_COUNT_MSB 15u
#define CAP_SEMA_CSR_STA_SEMA_PENDING_COUNT_LSB 9u
#define CAP_SEMA_CSR_STA_SEMA_PENDING_COUNT_WIDTH 7u
#define CAP_SEMA_CSR_STA_SEMA_PENDING_COUNT_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_SEMA_PENDING_COUNT_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_SEMA_PENDING_COUNT_FIELD_MASK 0x0000fe00ul
#define CAP_SEMA_CSR_STA_SEMA_PENDING_COUNT_GET(x) \
   (((x) & 0x0000fe00ul) >> 9)
#define CAP_SEMA_CSR_STA_SEMA_PENDING_COUNT_SET(x) \
   (((x) << 9) & 0x0000fe00ul)
#define CAP_SEMA_CSR_STA_SEMA_PENDING_COUNT_MODIFY(r, x) \
   ((((x) << 9) & 0x0000fe00ul) | ((r) & 0xffff01fful))
/* Field member: cap_sema_csr::STA_sema.wr_pending_hit                     */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_SEMA_WR_PENDING_HIT_MSB 8u
#define CAP_SEMA_CSR_STA_SEMA_WR_PENDING_HIT_LSB 8u
#define CAP_SEMA_CSR_STA_SEMA_WR_PENDING_HIT_WIDTH 1u
#define CAP_SEMA_CSR_STA_SEMA_WR_PENDING_HIT_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_SEMA_WR_PENDING_HIT_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_SEMA_WR_PENDING_HIT_FIELD_MASK 0x00000100ul
#define CAP_SEMA_CSR_STA_SEMA_WR_PENDING_HIT_GET(x) \
   (((x) & 0x00000100ul) >> 8)
#define CAP_SEMA_CSR_STA_SEMA_WR_PENDING_HIT_SET(x) \
   (((x) << 8) & 0x00000100ul)
#define CAP_SEMA_CSR_STA_SEMA_WR_PENDING_HIT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100ul) | ((r) & 0xfffffefful))
/* Field member: cap_sema_csr::STA_sema.cam_hit                            */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_SEMA_CAM_HIT_MSB 7u
#define CAP_SEMA_CSR_STA_SEMA_CAM_HIT_LSB 7u
#define CAP_SEMA_CSR_STA_SEMA_CAM_HIT_WIDTH 1u
#define CAP_SEMA_CSR_STA_SEMA_CAM_HIT_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_SEMA_CAM_HIT_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_SEMA_CAM_HIT_FIELD_MASK 0x00000080ul
#define CAP_SEMA_CSR_STA_SEMA_CAM_HIT_GET(x) (((x) & 0x00000080ul) >> 7)
#define CAP_SEMA_CSR_STA_SEMA_CAM_HIT_SET(x) (((x) << 7) & 0x00000080ul)
#define CAP_SEMA_CSR_STA_SEMA_CAM_HIT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080ul) | ((r) & 0xffffff7ful))
/* Field member: cap_sema_csr::STA_sema.cam_full                           */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_SEMA_CAM_FULL_MSB 6u
#define CAP_SEMA_CSR_STA_SEMA_CAM_FULL_LSB 6u
#define CAP_SEMA_CSR_STA_SEMA_CAM_FULL_WIDTH 1u
#define CAP_SEMA_CSR_STA_SEMA_CAM_FULL_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_SEMA_CAM_FULL_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_SEMA_CAM_FULL_FIELD_MASK 0x00000040ul
#define CAP_SEMA_CSR_STA_SEMA_CAM_FULL_GET(x) (((x) & 0x00000040ul) >> 6)
#define CAP_SEMA_CSR_STA_SEMA_CAM_FULL_SET(x) (((x) << 6) & 0x00000040ul)
#define CAP_SEMA_CSR_STA_SEMA_CAM_FULL_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040ul) | ((r) & 0xffffffbful))
/* Field member: cap_sema_csr::STA_sema.axi_rready                         */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_SEMA_AXI_RREADY_MSB 5u
#define CAP_SEMA_CSR_STA_SEMA_AXI_RREADY_LSB 5u
#define CAP_SEMA_CSR_STA_SEMA_AXI_RREADY_WIDTH 1u
#define CAP_SEMA_CSR_STA_SEMA_AXI_RREADY_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_SEMA_AXI_RREADY_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_SEMA_AXI_RREADY_FIELD_MASK 0x00000020ul
#define CAP_SEMA_CSR_STA_SEMA_AXI_RREADY_GET(x) (((x) & 0x00000020ul) >> 5)
#define CAP_SEMA_CSR_STA_SEMA_AXI_RREADY_SET(x) (((x) << 5) & 0x00000020ul)
#define CAP_SEMA_CSR_STA_SEMA_AXI_RREADY_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020ul) | ((r) & 0xffffffdful))
/* Field member: cap_sema_csr::STA_sema.axi_awready                        */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_SEMA_AXI_AWREADY_MSB 4u
#define CAP_SEMA_CSR_STA_SEMA_AXI_AWREADY_LSB 4u
#define CAP_SEMA_CSR_STA_SEMA_AXI_AWREADY_WIDTH 1u
#define CAP_SEMA_CSR_STA_SEMA_AXI_AWREADY_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_SEMA_AXI_AWREADY_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_SEMA_AXI_AWREADY_FIELD_MASK 0x00000010ul
#define CAP_SEMA_CSR_STA_SEMA_AXI_AWREADY_GET(x) (((x) & 0x00000010ul) >> 4)
#define CAP_SEMA_CSR_STA_SEMA_AXI_AWREADY_SET(x) (((x) << 4) & 0x00000010ul)
#define CAP_SEMA_CSR_STA_SEMA_AXI_AWREADY_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010ul) | ((r) & 0xffffffeful))
/* Field member: cap_sema_csr::STA_sema.axi_wready                         */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_SEMA_AXI_WREADY_MSB 3u
#define CAP_SEMA_CSR_STA_SEMA_AXI_WREADY_LSB 3u
#define CAP_SEMA_CSR_STA_SEMA_AXI_WREADY_WIDTH 1u
#define CAP_SEMA_CSR_STA_SEMA_AXI_WREADY_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_SEMA_AXI_WREADY_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_SEMA_AXI_WREADY_FIELD_MASK 0x00000008ul
#define CAP_SEMA_CSR_STA_SEMA_AXI_WREADY_GET(x) (((x) & 0x00000008ul) >> 3)
#define CAP_SEMA_CSR_STA_SEMA_AXI_WREADY_SET(x) (((x) << 3) & 0x00000008ul)
#define CAP_SEMA_CSR_STA_SEMA_AXI_WREADY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008ul) | ((r) & 0xfffffff7ul))
/* Field member: cap_sema_csr::STA_sema.atomic_state                       */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 72 */
#define CAP_SEMA_CSR_STA_SEMA_ATOMIC_STATE_MSB 2u
#define CAP_SEMA_CSR_STA_SEMA_ATOMIC_STATE_LSB 0u
#define CAP_SEMA_CSR_STA_SEMA_ATOMIC_STATE_WIDTH 3u
#define CAP_SEMA_CSR_STA_SEMA_ATOMIC_STATE_READ_ACCESS 1u
#define CAP_SEMA_CSR_STA_SEMA_ATOMIC_STATE_WRITE_ACCESS 0u
#define CAP_SEMA_CSR_STA_SEMA_ATOMIC_STATE_FIELD_MASK 0x00000007ul
#define CAP_SEMA_CSR_STA_SEMA_ATOMIC_STATE_GET(x) ((x) & 0x00000007ul)
#define CAP_SEMA_CSR_STA_SEMA_ATOMIC_STATE_SET(x) ((x) & 0x00000007ul)
#define CAP_SEMA_CSR_STA_SEMA_ATOMIC_STATE_MODIFY(r, x) \
   (((x) & 0x00000007ul) | ((r) & 0xfffffff8ul))

/* Memory type: cap_sema_csr::semaphore_raw                                */
/* Memory template: cap_sema_csr::semaphore_raw                            */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 223 */
#define CAP_SEMA_CSR_SEMAPHORE_RAW_SIZE 0x400u
#define CAP_SEMA_CSR_SEMAPHORE_RAW_BYTE_SIZE 0x1000u
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRIES 0x400ull
#define CAP_SEMA_CSR_SEMAPHORE_RAW_MSB 31u
#define CAP_SEMA_CSR_SEMAPHORE_RAW_LSB 0u
#define CAP_SEMA_CSR_SEMAPHORE_RAW_WIDTH 32u
#define CAP_SEMA_CSR_SEMAPHORE_RAW_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMAPHORE_RAW_GET(x) ((x) & 0xfffffffful)
#define CAP_SEMA_CSR_SEMAPHORE_RAW_SET(x) ((x) & 0xfffffffful)
/* Register member: cap_sema_csr::semaphore_raw.entry                      */
/* Register type referenced: cap_sema_csr::semaphore_raw::entry            */
/* Register template referenced: cap_sema_csr::semaphore_raw::entry        */
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_OFFSET 0x0ul
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_BYTE_OFFSET 0x0ul
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_WRITE_MASK 0xfffffffful

/* Register type: cap_sema_csr::semaphore_raw::entry                       */
/* Register template: cap_sema_csr::semaphore_raw::entry                   */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 232 */
/* Field member: cap_sema_csr::semaphore_raw::entry.value                  */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_VALUE_MSB 31u
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_VALUE_LSB 0u
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_VALUE_WIDTH 32u
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_VALUE_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_VALUE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_VALUE_FIELD_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_VALUE_GET(x) ((x) & 0xfffffffful)
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_VALUE_SET(x) ((x) & 0xfffffffful)
#define CAP_SEMA_CSR_SEMAPHORE_RAW_ENTRY_VALUE_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Memory type: cap_sema_csr::semaphore_inc                                */
/* Memory template: cap_sema_csr::semaphore_inc                            */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 238 */
#define CAP_SEMA_CSR_SEMAPHORE_INC_SIZE 0x400u
#define CAP_SEMA_CSR_SEMAPHORE_INC_BYTE_SIZE 0x1000u
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRIES 0x400ull
#define CAP_SEMA_CSR_SEMAPHORE_INC_MSB 31u
#define CAP_SEMA_CSR_SEMAPHORE_INC_LSB 0u
#define CAP_SEMA_CSR_SEMAPHORE_INC_WIDTH 32u
#define CAP_SEMA_CSR_SEMAPHORE_INC_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMAPHORE_INC_GET(x) ((x) & 0xfffffffful)
#define CAP_SEMA_CSR_SEMAPHORE_INC_SET(x) ((x) & 0xfffffffful)
/* Register member: cap_sema_csr::semaphore_inc.entry                      */
/* Register type referenced: cap_sema_csr::semaphore_inc::entry            */
/* Register template referenced: cap_sema_csr::semaphore_inc::entry        */
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_OFFSET 0x0ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_BYTE_OFFSET 0x0ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_WRITE_MASK 0xfffffffful

/* Register type: cap_sema_csr::semaphore_inc::entry                       */
/* Register template: cap_sema_csr::semaphore_inc::entry                   */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 247 */
/* Field member: cap_sema_csr::semaphore_inc::entry.value                  */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_VALUE_MSB 31u
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_VALUE_LSB 0u
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_VALUE_WIDTH 32u
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_VALUE_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_VALUE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_VALUE_FIELD_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_VALUE_GET(x) ((x) & 0xfffffffful)
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_VALUE_SET(x) ((x) & 0xfffffffful)
#define CAP_SEMA_CSR_SEMAPHORE_INC_ENTRY_VALUE_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Memory type: cap_sema_csr::semaphore_dec                                */
/* Memory template: cap_sema_csr::semaphore_dec                            */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 253 */
#define CAP_SEMA_CSR_SEMAPHORE_DEC_SIZE 0x400u
#define CAP_SEMA_CSR_SEMAPHORE_DEC_BYTE_SIZE 0x1000u
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRIES 0x400ull
#define CAP_SEMA_CSR_SEMAPHORE_DEC_MSB 31u
#define CAP_SEMA_CSR_SEMAPHORE_DEC_LSB 0u
#define CAP_SEMA_CSR_SEMAPHORE_DEC_WIDTH 32u
#define CAP_SEMA_CSR_SEMAPHORE_DEC_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMAPHORE_DEC_GET(x) ((x) & 0xfffffffful)
#define CAP_SEMA_CSR_SEMAPHORE_DEC_SET(x) ((x) & 0xfffffffful)
/* Register member: cap_sema_csr::semaphore_dec.entry                      */
/* Register type referenced: cap_sema_csr::semaphore_dec::entry            */
/* Register template referenced: cap_sema_csr::semaphore_dec::entry        */
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_OFFSET 0x0ul
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_BYTE_OFFSET 0x0ul
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_WRITE_MASK 0xfffffffful

/* Register type: cap_sema_csr::semaphore_dec::entry                       */
/* Register template: cap_sema_csr::semaphore_dec::entry                   */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 262 */
/* Field member: cap_sema_csr::semaphore_dec::entry.value                  */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_VALUE_MSB 31u
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_VALUE_LSB 0u
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_VALUE_WIDTH 32u
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_VALUE_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_VALUE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_VALUE_FIELD_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_VALUE_GET(x) ((x) & 0xfffffffful)
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_VALUE_SET(x) ((x) & 0xfffffffful)
#define CAP_SEMA_CSR_SEMAPHORE_DEC_ENTRY_VALUE_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Wide Memory type: cap_sema_csr::semaphore_inc_not_full                  */
/* Wide Memory template: cap_sema_csr::semaphore_inc_not_full              */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 268 */
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_SIZE 0x400u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_BYTE_SIZE 0x1000u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRIES 0x200ull
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_MSB 32u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_LSB 0u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_WIDTH 33u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_MASK 0x00000001ffffffffull
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_GET(x) \
   ((x) & 0x00000001ffffffffull)
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_SET(x) \
   ((x) & 0x00000001ffffffffull)
/* Wide Register member: cap_sema_csr::semaphore_inc_not_full.entry        */
/* Wide Register type referenced: cap_sema_csr::semaphore_inc_not_full::entry */
/* Wide Register template referenced: cap_sema_csr::semaphore_inc_not_full::entry */
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_OFFSET 0x0ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_BYTE_OFFSET 0x0ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_WRITE_ACCESS 1u
/* Register member: cap_sema_csr::semaphore_inc_not_full::entry.entry_0_2  */
/* Register type referenced: cap_sema_csr::semaphore_inc_not_full::entry::entry_0_2 */
/* Register template referenced: cap_sema_csr::semaphore_inc_not_full::entry::entry_0_2 */
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_0_2_OFFSET 0x0ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_0_2_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_0_2_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_0_2_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_0_2_WRITE_MASK 0xfffffffful
/* Register member: cap_sema_csr::semaphore_inc_not_full::entry.entry_1_2  */
/* Register type referenced: cap_sema_csr::semaphore_inc_not_full::entry::entry_1_2 */
/* Register template referenced: cap_sema_csr::semaphore_inc_not_full::entry::entry_1_2 */
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_OFFSET 0x1ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_RESET_VALUE 0x00000000ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_RESET_MASK 0xfffffffeul
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_WRITE_MASK 0x00000001ul

/* Wide Register type: cap_sema_csr::semaphore_inc_not_full::entry         */
/* Wide Register template: cap_sema_csr::semaphore_inc_not_full::entry     */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 277 */
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_SIZE 0x1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_BYTE_SIZE 0x8u

/* Register type: cap_sema_csr::semaphore_inc_not_full::entry::entry_0_2   */
/* Register template: cap_sema_csr::semaphore_inc_not_full::entry::entry_0_2 */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 277 */
/* Field member: cap_sema_csr::semaphore_inc_not_full::entry::entry_0_2.value */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_0_2_VALUE_MSB 31u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_0_2_VALUE_LSB 0u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_0_2_VALUE_WIDTH 32u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_0_2_VALUE_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_0_2_VALUE_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_0_2_VALUE_FIELD_MASK 0xfffffffful
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_0_2_VALUE_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_0_2_VALUE_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_0_2_VALUE_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_sema_csr::semaphore_inc_not_full::entry::entry_1_2   */
/* Register template: cap_sema_csr::semaphore_inc_not_full::entry::entry_1_2 */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 277 */
/* Field member: cap_sema_csr::semaphore_inc_not_full::entry::entry_1_2.full */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_FULL_MSB 0u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_FULL_LSB 0u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_FULL_WIDTH 1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_FULL_READ_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_FULL_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_FULL_FIELD_MASK 0x00000001ul
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_FULL_GET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_FULL_SET(x) \
   ((x) & 0x00000001ul)
#define CAP_SEMA_CSR_SEMAPHORE_INC_NOT_FULL_ENTRY_ENTRY_1_2_FULL_MODIFY(r, x) \
   (((x) & 0x00000001ul) | ((r) & 0xfffffffeul))

/* Wide Memory type: cap_sema_csr::atomic_add                              */
/* Wide Memory template: cap_sema_csr::atomic_add                          */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 287 */
#define CAP_SEMA_CSR_ATOMIC_ADD_SIZE 0x2000000ul
#define CAP_SEMA_CSR_ATOMIC_ADD_BYTE_SIZE 0x8000000ul
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRIES 0x1000000ull
#define CAP_SEMA_CSR_ATOMIC_ADD_MSB 63u
#define CAP_SEMA_CSR_ATOMIC_ADD_LSB 0u
#define CAP_SEMA_CSR_ATOMIC_ADD_WIDTH 64u
#define CAP_SEMA_CSR_ATOMIC_ADD_MASK 0xffffffffffffffffull
#define CAP_SEMA_CSR_ATOMIC_ADD_GET(x) ((x) & 0xffffffffffffffffull)
#define CAP_SEMA_CSR_ATOMIC_ADD_SET(x) ((x) & 0xffffffffffffffffull)
/* Wide Register member: cap_sema_csr::atomic_add.entry                    */
/* Wide Register type referenced: cap_sema_csr::atomic_add::entry          */
/* Wide Register template referenced: cap_sema_csr::atomic_add::entry      */
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_OFFSET 0x0ul
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_BYTE_OFFSET 0x0ul
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_READ_ACCESS 1u
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_WRITE_ACCESS 1u
/* Register member: cap_sema_csr::atomic_add::entry.entry_0_2              */
/* Register type referenced: cap_sema_csr::atomic_add::entry::entry_0_2    */
/* Register template referenced: cap_sema_csr::atomic_add::entry::entry_0_2 */
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_0_2_OFFSET 0x0ul
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_0_2_BYTE_OFFSET 0x0ul
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_0_2_READ_ACCESS 1u
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_0_2_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_0_2_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_0_2_WRITE_MASK 0xfffffffful
/* Register member: cap_sema_csr::atomic_add::entry.entry_1_2              */
/* Register type referenced: cap_sema_csr::atomic_add::entry::entry_1_2    */
/* Register template referenced: cap_sema_csr::atomic_add::entry::entry_1_2 */
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_1_2_OFFSET 0x1ul
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_1_2_BYTE_OFFSET 0x4ul
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_1_2_READ_ACCESS 1u
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_1_2_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_1_2_READ_MASK 0xfffffffful
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_1_2_WRITE_MASK 0xfffffffful

/* Wide Register type: cap_sema_csr::atomic_add::entry                     */
/* Wide Register template: cap_sema_csr::atomic_add::entry                 */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 296 */
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_SIZE 0x1u
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_BYTE_SIZE 0x8u

/* Register type: cap_sema_csr::atomic_add::entry::entry_0_2               */
/* Register template: cap_sema_csr::atomic_add::entry::entry_0_2           */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 296 */
/* Field member: cap_sema_csr::atomic_add::entry::entry_0_2.value_31_0     */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_0_2_VALUE_31_0_MSB 31u
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_0_2_VALUE_31_0_LSB 0u
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_0_2_VALUE_31_0_WIDTH 32u
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_0_2_VALUE_31_0_READ_ACCESS 1u
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_0_2_VALUE_31_0_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_0_2_VALUE_31_0_FIELD_MASK 0xfffffffful
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: cap_sema_csr::atomic_add::entry::entry_1_2               */
/* Register template: cap_sema_csr::atomic_add::entry::entry_1_2           */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 296 */
/* Field member: cap_sema_csr::atomic_add::entry::entry_1_2.value_63_32    */
/* Source filename: /home/mgalles/pen3_src/capri/design/common/cap_common.csr, line: 110 */
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_1_2_VALUE_63_32_MSB 31u
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_1_2_VALUE_63_32_LSB 0u
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_1_2_VALUE_63_32_WIDTH 32u
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_1_2_VALUE_63_32_READ_ACCESS 1u
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_1_2_VALUE_63_32_WRITE_ACCESS 1u
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_1_2_VALUE_63_32_FIELD_MASK 0xfffffffful
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_1_2_VALUE_63_32_GET(x) \
   ((x) & 0xfffffffful)
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_1_2_VALUE_63_32_SET(x) \
   ((x) & 0xfffffffful)
#define CAP_SEMA_CSR_ATOMIC_ADD_ENTRY_ENTRY_1_2_VALUE_63_32_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Group: cap_sema_csr::int_groups                             */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 166 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_sema_csr_int_groups_reg_sv, *PTR_Cap_sema_csr_int_groups_reg_sv;

/* Typedef for Group: cap_sema_csr::sema_err                               */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 167 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_sema_csr_sema_err_reg_sv, *PTR_Cap_sema_csr_sema_err_reg_sv;

/* Typedef for Wide Register: cap_sema_csr::STA_pending                    */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 172 */
typedef struct {
   volatile uint32_t STA_pending_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t STA_pending_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t STA_pending_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_sema_csr_STA_pending_reg_sv, *PTR_Cap_sema_csr_STA_pending_reg_sv;

/* Typedef for Wide Register: cap_sema_csr::STA_err_resp                   */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 181 */
typedef struct {
   volatile uint32_t STA_err_resp_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t STA_err_resp_1_2; /**< Offset 0x4 (R) */
} Cap_sema_csr_STA_err_resp_reg_sv, *PTR_Cap_sema_csr_STA_err_resp_reg_sv;

/* Typedef for Memory: cap_sema_csr::semaphore_raw                         */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 223 */
typedef struct {
   volatile uint32_t entry[0x400]; /**< Offset 0x0 (R/W) */
} Cap_sema_csr_semaphore_raw_reg_sv, *PTR_Cap_sema_csr_semaphore_raw_reg_sv;

/* Typedef for Memory: cap_sema_csr::semaphore_inc                         */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 238 */
typedef struct {
   volatile uint32_t entry[0x400]; /**< Offset 0x0 (R/W) */
} Cap_sema_csr_semaphore_inc_reg_sv, *PTR_Cap_sema_csr_semaphore_inc_reg_sv;

/* Typedef for Memory: cap_sema_csr::semaphore_dec                         */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 253 */
typedef struct {
   volatile uint32_t entry[0x400]; /**< Offset 0x0 (R/W) */
} Cap_sema_csr_semaphore_dec_reg_sv, *PTR_Cap_sema_csr_semaphore_dec_reg_sv;

/* Typedef for Wide Register: cap_sema_csr::semaphore_inc_not_full::entry  */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 277 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_sema_csr_semaphore_inc_not_full_entry_reg_sv,
  *PTR_Cap_sema_csr_semaphore_inc_not_full_entry_reg_sv;

/* Typedef for Wide Memory: cap_sema_csr::semaphore_inc_not_full           */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 268 */
typedef struct {
   volatile Cap_sema_csr_semaphore_inc_not_full_entry_reg_sv entry[0x200]; /**< Offset 0x0 (R/W) */
} Cap_sema_csr_semaphore_inc_not_full_reg_sv,
  *PTR_Cap_sema_csr_semaphore_inc_not_full_reg_sv;

/* Typedef for Wide Register: cap_sema_csr::atomic_add::entry              */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 296 */
typedef struct {
   volatile uint32_t entry_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_2; /**< Offset 0x4 (R/W) */
} Cap_sema_csr_atomic_add_entry_reg_sv,
  *PTR_Cap_sema_csr_atomic_add_entry_reg_sv;

/* Typedef for Wide Memory: cap_sema_csr::atomic_add                       */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 287 */
typedef struct {
   volatile Cap_sema_csr_atomic_add_entry_reg_sv entry[0x1000000]; /**< Offset 0x0 (R/W) */
} Cap_sema_csr_atomic_add_reg_sv, *PTR_Cap_sema_csr_atomic_add_reg_sv;

/* Typedef for Addressmap: cap_sema_csr                                    */
/* Source filename: /vol/asic_dump/mgalles/pen3_gen/capri/design/sema/src/sema.gcsr, line: 302 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t axi_attr; /**< Offset 0x4 (R/W) */
   volatile uint32_t sema_cfg; /**< Offset 0x8 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0xc (R/W) */
   Cap_sema_csr_int_groups_reg_sv int_groups; /**< Offset 0x10 (R/W) */
   Cap_sema_csr_sema_err_reg_sv sema_err; /**< Offset 0x20 (R/W) */
   uint8_t _pad0[0x3d0];
   volatile Cap_sema_csr_STA_pending_reg_sv STA_pending[0x40]; /**< Offset 0x400 (R) */
   volatile Cap_sema_csr_STA_err_resp_reg_sv STA_err_resp; /**< Offset 0x800 (R) */
   volatile uint32_t cfg_sema_mem; /**< Offset 0x808 (R/W) */
   volatile uint32_t sta_sema_mem; /**< Offset 0x80c (R) */
   volatile uint32_t STA_sema; /**< Offset 0x810 (R) */
   uint8_t _pad1[0x7ec];
   Cap_sema_csr_semaphore_raw_reg_sv semaphore_raw; /**< Offset 0x1000 (R/W) */
   Cap_sema_csr_semaphore_inc_reg_sv semaphore_inc; /**< Offset 0x2000 (R/W) */
   Cap_sema_csr_semaphore_dec_reg_sv semaphore_dec; /**< Offset 0x3000 (R/W) */
   Cap_sema_csr_semaphore_inc_not_full_reg_sv semaphore_inc_not_full; /**< Offset 0x4000 (R/W) */
   uint8_t _pad2[0x7ffb000];
   Cap_sema_csr_atomic_add_reg_sv atomic_add; /**< Offset 0x8000000 (R/W) */
} Cap_sema_csr_reg_sv, *PTR_Cap_sema_csr_reg_sv;

#endif
