

================================================================
== Vitis HLS Report for 'STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Thu Jul  6 01:41:49 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    14340|    14340|  0.143 ms|  0.143 ms|  14340|  14340|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |    14338|    14338|        10|          7|          1|  2048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    114|    -|
|Register         |        -|    -|     215|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     215|    140|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln21_fu_85_p2   |         +|   0|  0|  12|          12|           1|
    |icmp_ln21_fu_79_p2  |      icmp|   0|  0|  12|          12|          13|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  26|          25|          16|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  42|          8|    1|          8|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i           |   9|          2|   12|         24|
    |ap_sig_allocacmp_sum_load    |   9|          2|   64|        128|
    |i_3_fu_38                    |   9|          2|   12|         24|
    |sum_fu_34                    |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 114|         24|  157|        320|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |RRi_load_reg_137             |  64|   0|   64|          0|
    |ap_CS_fsm                    |   7|   0|    7|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_3_fu_38                    |  12|   0|   12|          0|
    |icmp_ln21_reg_128            |   1|   0|    1|          0|
    |sum_1_reg_147                |  64|   0|   64|          0|
    |sum_fu_34                    |  64|   0|   64|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 215|   0|  215|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1|  return value|
|grp_fu_324_p_din0    |  out|   64|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1|  return value|
|grp_fu_324_p_din1    |  out|   64|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1|  return value|
|grp_fu_324_p_opcode  |  out|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1|  return value|
|grp_fu_324_p_dout0   |   in|   64|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1|  return value|
|grp_fu_324_p_ce      |  out|    1|  ap_ctrl_hs|  STDCpt<2048, 3, double>_Pipeline_VITIS_LOOP_21_1|  return value|
|RRi_address0         |  out|   11|   ap_memory|                                               RRi|         array|
|RRi_ce0              |  out|    1|   ap_memory|                                               RRi|         array|
|RRi_q0               |   in|   64|   ap_memory|                                               RRi|         array|
|sum_out              |  out|   64|      ap_vld|                                           sum_out|       pointer|
|sum_out_ap_vld       |  out|    1|      ap_vld|                                           sum_out|       pointer|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

