{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693845436943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693845436943 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 04 11:37:13 2023 " "Processing started: Mon Sep 04 11:37:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693845436943 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845436943 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Test_Entrada_Salidas -c Test_Entrada_Salidas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Test_Entrada_Salidas -c Test_Entrada_Salidas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845436943 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693845437172 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693845437172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/antirebote_ms2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/antirebote_ms2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Antirebote_ms2-Behavioral " "Found design unit 1: Antirebote_ms2-Behavioral" {  } { { "Bloques/Antirebote_ms2.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Antirebote_ms2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Antirebote_ms2 " "Found entity 1: Antirebote_ms2" {  } { { "Bloques/Antirebote_ms2.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Antirebote_ms2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/registrosostenimiento4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/registrosostenimiento4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroSostenimiento4Bits-Behavioral " "Found design unit 1: RegistroSostenimiento4Bits-Behavioral" {  } { { "Bloques/RegistroSostenimiento4Bits.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/RegistroSostenimiento4Bits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroSostenimiento4Bits " "Found entity 1: RegistroSostenimiento4Bits" {  } { { "Bloques/RegistroSostenimiento4Bits.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/RegistroSostenimiento4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/registro_sostenimiento4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/registro_sostenimiento4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro_Sostenimiento4-Behavioral " "Found design unit 1: Registro_Sostenimiento4-Behavioral" {  } { { "Bloques/Registro_Sostenimiento4.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Registro_Sostenimiento4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro_Sostenimiento4 " "Found entity 1: Registro_Sostenimiento4" {  } { { "Bloques/Registro_Sostenimiento4.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Registro_Sostenimiento4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/act_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/act_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Act_Display-behavioral " "Found design unit 1: Act_Display-behavioral" {  } { { "Bloques/Act_Display.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Act_Display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Act_Display " "Found entity 1: Act_Display" {  } { { "Bloques/Act_Display.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Act_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/teclado_matricial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/teclado_matricial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teclado_matricial-desarrollo " "Found design unit 1: teclado_matricial-desarrollo" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""} { "Info" "ISGN_ENTITY_NAME" "1 teclado_matricial " "Found entity 1: teclado_matricial" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/mss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/mss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mss-solucion " "Found design unit 1: mss-solucion" {  } { { "Bloques/mss.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/mss.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""} { "Info" "ISGN_ENTITY_NAME" "1 mss " "Found entity 1: mss" {  } { { "Bloques/mss.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/mss.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/clock_div_10_mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/clock_div_10_mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV_10_MHz-a " "Found design unit 1: CLOCK_DIV_10_MHz-a" {  } { { "Bloques/CLOCK_DIV_10_MHz.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/CLOCK_DIV_10_MHz.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV_10_MHz " "Found entity 1: CLOCK_DIV_10_MHz" {  } { { "Bloques/CLOCK_DIV_10_MHz.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/CLOCK_DIV_10_MHz.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RELOJ-a " "Found design unit 1: RELOJ-a" {  } { { "Bloques/RELOJ.VHD" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/RELOJ.VHD" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""} { "Info" "ISGN_ENTITY_NAME" "1 RELOJ " "Found entity 1: RELOJ" {  } { { "Bloques/RELOJ.VHD" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/RELOJ.VHD" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/antirebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/antirebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANTIREBOTE-a " "Found design unit 1: ANTIREBOTE-a" {  } { { "Bloques/ANTIREBOTE.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/ANTIREBOTE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANTIREBOTE " "Found entity 1: ANTIREBOTE" {  } { { "Bloques/ANTIREBOTE.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/ANTIREBOTE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto_test1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file proyecto_test1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto_Test1 " "Found entity 1: Proyecto_Test1" {  } { { "Proyecto_Test1.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-desarrollo " "Found design unit 1: contador-desarrollo" {  } { { "Bloques/contador.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "Bloques/contador.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-desarrollo " "Found design unit 1: comparador-desarrollo" {  } { { "output_files/comparador.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/output_files/comparador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "output_files/comparador.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/output_files/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clock_div_50_mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/clock_div_50_mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_50_mhz-rtl " "Found design unit 1: clock_div_50_mhz-rtl" {  } { { "output_files/clock_div_50_mhz.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/output_files/clock_div_50_mhz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_50_mhz " "Found entity 1: clock_div_50_mhz" {  } { { "output_files/clock_div_50_mhz.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/output_files/clock_div_50_mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/flipflopjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/flipflopjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopJK-Behavioral " "Found design unit 1: FlipFlopJK-Behavioral" {  } { { "Bloques/FlipFlopJK.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/FlipFlopJK.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopJK " "Found entity 1: FlipFlopJK" {  } { { "Bloques/FlipFlopJK.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/FlipFlopJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/contador1min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/contador1min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador1min-desarrollo " "Found design unit 1: contador1min-desarrollo" {  } { { "Bloques/contador1min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador1min.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador1min " "Found entity 1: contador1min" {  } { { "Bloques/contador1min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador1min.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/comparador1min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/comparador1min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador1min-desarrollo " "Found design unit 1: comparador1min-desarrollo" {  } { { "Bloques/comparador1min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/comparador1min.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador1min " "Found entity 1: comparador1min" {  } { { "Bloques/comparador1min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/comparador1min.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/contador10min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/contador10min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador10min-desarrollo " "Found design unit 1: contador10min-desarrollo" {  } { { "Bloques/contador10min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador10min.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador10min " "Found entity 1: contador10min" {  } { { "Bloques/contador10min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador10min.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/comparador10min.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/comparador10min.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador10min-desarrollo " "Found design unit 1: comparador10min-desarrollo" {  } { { "Bloques/comparador10min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/comparador10min.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador10min " "Found entity 1: comparador10min" {  } { { "Bloques/comparador10min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/comparador10min.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/validacion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/validacion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Validacion-Behavioral " "Found design unit 1: Validacion-Behavioral" {  } { { "Bloques/Validacion.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Validacion.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Validacion " "Found entity 1: Validacion" {  } { { "Bloques/Validacion.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Validacion.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/num_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/num_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 num_Display-behavioral " "Found design unit 1: num_Display-behavioral" {  } { { "Bloques/num_Display.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/num_Display.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441391 ""} { "Info" "ISGN_ENTITY_NAME" "1 num_Display " "Found entity 1: num_Display" {  } { { "Bloques/num_Display.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/num_Display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/delay1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/delay1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Delay1-Behavioral " "Found design unit 1: Delay1-Behavioral" {  } { { "Bloques/Delay1.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Delay1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Delay1 " "Found entity 1: Delay1" {  } { { "Bloques/Delay1.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Delay1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloques/delay2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloques/delay2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Delay2-Behavioral " "Found design unit 1: Delay2-Behavioral" {  } { { "Bloques/Delay2.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Delay2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441391 ""} { "Info" "ISGN_ENTITY_NAME" "1 Delay2 " "Found entity 1: Delay2" {  } { { "Bloques/Delay2.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Delay2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693845441391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyecto_Test1 " "Elaborating entity \"Proyecto_Test1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div_50_mhz clock_div_50_mhz:inst10 " "Elaborating entity \"clock_div_50_mhz\" for hierarchy \"clock_div_50_mhz:inst10\"" {  } { { "Proyecto_Test1.bdf" "inst10" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 584 16 184 664 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroSostenimiento4Bits RegistroSostenimiento4Bits:inst29 " "Elaborating entity \"RegistroSostenimiento4Bits\" for hierarchy \"RegistroSostenimiento4Bits:inst29\"" {  } { { "Proyecto_Test1.bdf" "inst29" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1288 -56 152 1432 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn RegistroSostenimiento4Bits.vhd(28) " "VHDL Process Statement warning at RegistroSostenimiento4Bits.vhd(28): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/RegistroSostenimiento4Bits.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/RegistroSostenimiento4Bits.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|RegistroSostenimiento4Bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mss mss:inst3 " "Elaborating entity \"mss\" for hierarchy \"mss:inst3\"" {  } { { "Proyecto_Test1.bdf" "inst3" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 216 608 824 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANTIREBOTE ANTIREBOTE:inst " "Elaborating entity \"ANTIREBOTE\" for hierarchy \"ANTIREBOTE:inst\"" {  } { { "Proyecto_Test1.bdf" "inst" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 248 160 408 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopJK FlipFlopJK:inst23 " "Elaborating entity \"FlipFlopJK\" for hierarchy \"FlipFlopJK:inst23\"" {  } { { "Proyecto_Test1.bdf" "inst23" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 872 1576 1744 984 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst9 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst9\"" {  } { { "Proyecto_Test1.bdf" "inst9" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 664 1056 1240 776 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:inst7 " "Elaborating entity \"contador\" for hierarchy \"contador:inst7\"" {  } { { "Proyecto_Test1.bdf" "inst7" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 664 728 888 808 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn contador.vhd(18) " "VHDL Process Statement warning at contador.vhd(18): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/contador.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|contador"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock contador.vhd(19) " "VHDL Process Statement warning at contador.vhd(19): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/contador.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador1min comparador1min:inst19 " "Elaborating entity \"comparador1min\" for hierarchy \"comparador1min:inst19\"" {  } { { "Proyecto_Test1.bdf" "inst19" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 656 1896 2080 768 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador1min contador1min:inst18 " "Elaborating entity \"contador1min\" for hierarchy \"contador1min:inst18\"" {  } { { "Proyecto_Test1.bdf" "inst18" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 656 1576 1736 800 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn contador1min.vhd(18) " "VHDL Process Statement warning at contador1min.vhd(18): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/contador1min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador1min.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|contador1min"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock contador1min.vhd(19) " "VHDL Process Statement warning at contador1min.vhd(19): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/contador1min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador1min.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|contador1min"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador10min comparador10min:inst35 " "Elaborating entity \"comparador10min\" for hierarchy \"comparador10min:inst35\"" {  } { { "Proyecto_Test1.bdf" "inst35" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1080 1832 2016 1192 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador10min contador10min:inst34 " "Elaborating entity \"contador10min\" for hierarchy \"contador10min:inst34\"" {  } { { "Proyecto_Test1.bdf" "inst34" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1080 1504 1664 1224 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn contador10min.vhd(18) " "VHDL Process Statement warning at contador10min.vhd(18): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/contador10min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador10min.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|contador10min"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clock contador10min.vhd(19) " "VHDL Process Statement warning at contador10min.vhd(19): signal \"clock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/contador10min.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/contador10min.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|contador10min"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Validacion Validacion:inst39 " "Elaborating entity \"Validacion\" for hierarchy \"Validacion:inst39\"" {  } { { "Proyecto_Test1.bdf" "inst39" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1288 288 432 1400 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay1 Delay1:inst37 " "Elaborating entity \"Delay1\" for hierarchy \"Delay1:inst37\"" {  } { { "Proyecto_Test1.bdf" "inst37" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 384 -376 -224 496 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn Delay1.vhd(20) " "VHDL Process Statement warning at Delay1.vhd(20): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/Delay1.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Delay1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Delay1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Delay2 Delay2:inst42 " "Elaborating entity \"Delay2\" for hierarchy \"Delay2:inst42\"" {  } { { "Proyecto_Test1.bdf" "inst42" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 520 -376 -224 632 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn Delay2.vhd(20) " "VHDL Process Statement warning at Delay2.vhd(20): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/Delay2.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Delay2.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Delay2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Antirebote_ms2 Antirebote_ms2:inst30 " "Elaborating entity \"Antirebote_ms2\" for hierarchy \"Antirebote_ms2:inst30\"" {  } { { "Proyecto_Test1.bdf" "inst30" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1304 -368 -168 1416 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn Antirebote_ms2.vhd(22) " "VHDL Process Statement warning at Antirebote_ms2.vhd(22): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/Antirebote_ms2.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/Antirebote_ms2.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Antirebote_ms2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teclado_matricial teclado_matricial:inst15 " "Elaborating entity \"teclado_matricial\" for hierarchy \"teclado_matricial:inst15\"" {  } { { "Proyecto_Test1.bdf" "inst15" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 944 16 200 1056 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp teclado_matricial.vhd(45) " "VHDL Process Statement warning at teclado_matricial.vhd(45): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp teclado_matricial.vhd(58) " "VHDL Process Statement warning at teclado_matricial.vhd(58): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp teclado_matricial.vhd(71) " "VHDL Process Statement warning at teclado_matricial.vhd(71): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp teclado_matricial.vhd(84) " "VHDL Process Statement warning at teclado_matricial.vhd(84): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "band teclado_matricial.vhd(100) " "VHDL Process Statement warning at teclado_matricial.vhd(100): signal \"band\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "band teclado_matricial.vhd(108) " "VHDL Process Statement warning at teclado_matricial.vhd(108): signal \"band\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n teclado_matricial.vhd(109) " "VHDL Process Statement warning at teclado_matricial.vhd(109): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "n teclado_matricial.vhd(110) " "VHDL Process Statement warning at teclado_matricial.vhd(110): signal \"n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempTecla teclado_matricial.vhd(42) " "VHDL Process Statement warning at teclado_matricial.vhd(42): inferring latch(es) for signal or variable \"tempTecla\", which holds its previous value in one or more paths through the process" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "band teclado_matricial.vhd(42) " "VHDL Process Statement warning at teclado_matricial.vhd(42): inferring latch(es) for signal or variable \"band\", which holds its previous value in one or more paths through the process" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n teclado_matricial.vhd(42) " "VHDL Process Statement warning at teclado_matricial.vhd(42): inferring latch(es) for signal or variable \"n\", which holds its previous value in one or more paths through the process" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempTecla\[0\] teclado_matricial.vhd(42) " "Inferred latch for \"tempTecla\[0\]\" at teclado_matricial.vhd(42)" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempTecla\[1\] teclado_matricial.vhd(42) " "Inferred latch for \"tempTecla\[1\]\" at teclado_matricial.vhd(42)" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempTecla\[2\] teclado_matricial.vhd(42) " "Inferred latch for \"tempTecla\[2\]\" at teclado_matricial.vhd(42)" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempTecla\[3\] teclado_matricial.vhd(42) " "Inferred latch for \"tempTecla\[3\]\" at teclado_matricial.vhd(42)" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 "|Proyecto_Test1|teclado_matricial:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Act_Display Act_Display:inst17 " "Elaborating entity \"Act_Display\" for hierarchy \"Act_Display:inst17\"" {  } { { "Proyecto_Test1.bdf" "inst17" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1144 24 160 1224 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num_Display num_Display:inst57 " "Elaborating entity \"num_Display\" for hierarchy \"num_Display:inst57\"" {  } { { "Proyecto_Test1.bdf" "inst57" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1704 240 424 1784 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845441407 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teclado_matricial:inst15\|tempTecla\[3\] " "Latch teclado_matricial:inst15\|tempTecla\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Ent\[3\] " "Ports D and ENA on the latch are fed by the same signal Ent\[3\]" {  } { { "Proyecto_Test1.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 984 -296 -128 1000 "Ent\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693845441822 ""}  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693845441822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teclado_matricial:inst15\|tempTecla\[2\] " "Latch teclado_matricial:inst15\|tempTecla\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Ent\[3\] " "Ports D and ENA on the latch are fed by the same signal Ent\[3\]" {  } { { "Proyecto_Test1.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 984 -296 -128 1000 "Ent\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693845441822 ""}  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693845441822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teclado_matricial:inst15\|tempTecla\[1\] " "Latch teclado_matricial:inst15\|tempTecla\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Ent\[3\] " "Ports D and ENA on the latch are fed by the same signal Ent\[3\]" {  } { { "Proyecto_Test1.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 984 -296 -128 1000 "Ent\[3..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693845441822 ""}  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693845441822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "teclado_matricial:inst15\|tempTecla\[0\] " "Latch teclado_matricial:inst15\|tempTecla\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA teclado_matricial:inst15\|Sal\[3\] " "Ports D and ENA on the latch are fed by the same signal teclado_matricial:inst15\|Sal\[3\]" {  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 23 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1693845441822 ""}  } { { "Bloques/teclado_matricial.vhd" "" { Text "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Bloques/teclado_matricial.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1693845441822 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex0\[3\] VCC " "Pin \"Hex0\[3\]\" is stuck at VCC" {  } { { "Proyecto_Test1.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1168 208 384 1184 "Hex0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693845441900 "|Proyecto_Test1|Hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[3\] VCC " "Pin \"Hex1\[3\]\" is stuck at VCC" {  } { { "Proyecto_Test1.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1184 208 384 1200 "Hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693845441900 "|Proyecto_Test1|Hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex1\[2\] VCC " "Pin \"Hex1\[2\]\" is stuck at VCC" {  } { { "Proyecto_Test1.bdf" "" { Schematic "C:/Users/Estudiante/Downloads/hoy3.4/proyecto 5/Proyecto_Test1.bdf" { { 1184 208 384 1200 "Hex1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693845441900 "|Proyecto_Test1|Hex1[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693845441900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693845441963 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693845442203 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693845442203 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "419 " "Implemented 419 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693845442234 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693845442234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "355 " "Implemented 355 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693845442234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693845442234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4940 " "Peak virtual memory: 4940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693845442234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 04 11:37:22 2023 " "Processing ended: Mon Sep 04 11:37:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693845442234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693845442234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693845442234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693845442234 ""}
