#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Thu Apr 13 17:34:52 2023
# Process ID: 7584
# Current directory: D:/CS224-Hardware-Lab/Lab_5/cache
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10780 D:\CS224-Hardware-Lab\Lab_5\cache\cache.xpr
# Log file: D:/CS224-Hardware-Lab/Lab_5/cache/vivado.log
# Journal file: D:/CS224-Hardware-Lab/Lab_5/cache\vivado.jou
# Running On: MSaiSrinivas, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project D:/CS224-Hardware-Lab/Lab_5/cache/cache.xpr
update_compile_order -fileset sources_1
close [ open D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/clock_divider.v w ]
add_files D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/sources_1/new/clock_divider.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {hit_count[10]} {hit_count[9]} {hit_count[8]} {hit_count[7]} {hit_count[6]} {hit_count[5]} {hit_count[4]} {hit_count[3]} {hit_count[2]} {hit_count[1]} {hit_count[0]}]]
set_property is_loc_fixed true [get_ports [list  {hit_count[10]}]]
set_property is_loc_fixed false [get_ports [list  {hit_count[10]}]]
place_ports {hit_count[0]} H17
startgroup
set_property package_pin "" [get_ports [list  {hit_count[2]}]]
place_ports {hit_count[1]} K15
endgroup
place_ports {hit_count[2]} J13
place_ports {hit_count[3]} N14
place_ports {hit_count[4]} R18
place_ports {hit_count[5]} V17
place_ports {hit_count[6]} U17
place_ports {hit_count[7]} U16
place_ports {hit_count[8]} V16
place_ports {hit_count[9]} T15
place_ports {hit_count[10]} U14
export_ip_user_files -of_objects  [get_files D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/constraints.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/constraints.xdc
file delete -force D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/constraints.xdc
close [ open D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc w ]
add_files -fileset constrs_1 D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc
set_property target_constrs_file D:/CS224-Hardware-Lab/Lab_5/cache/cache.srcs/constrs_1/new/contraints.xdc [current_fileset -constrset]
save_constraints -force
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
launch_simulation
open_wave_config D:/CS224-Hardware-Lab/Lab_5/cache/cachetb_behav.wcfg
source cachetb.tcl
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run impl_1
