|top
config_clk => system_acl_iface:acl_iface.config_clk_clk
Mem0_RefClk => system_acl_iface:acl_iface.kernel_pll_refclk_clk
Mem0_RefClk => system_acl_iface:acl_iface.ddr3a_pll_ref_clk
Mem1_RefClk => system_acl_iface:acl_iface.ddr3b_pll_ref_clk
pcie_refclk => system_acl_iface:acl_iface.pcie_refclk_clk
perstl0_n => system_acl_iface:acl_iface.pcie_npor_pin_perst
hip_serial_rx_in0 => system_acl_iface:acl_iface.pcie_hip_serial_rx_in0
hip_serial_rx_in1 => system_acl_iface:acl_iface.pcie_hip_serial_rx_in1
hip_serial_rx_in2 => system_acl_iface:acl_iface.pcie_hip_serial_rx_in2
hip_serial_rx_in3 => system_acl_iface:acl_iface.pcie_hip_serial_rx_in3
hip_serial_rx_in4 => system_acl_iface:acl_iface.pcie_hip_serial_rx_in4
hip_serial_rx_in5 => system_acl_iface:acl_iface.pcie_hip_serial_rx_in5
hip_serial_rx_in6 => system_acl_iface:acl_iface.pcie_hip_serial_rx_in6
hip_serial_rx_in7 => system_acl_iface:acl_iface.pcie_hip_serial_rx_in7
hip_serial_tx_out0 <= system_acl_iface:acl_iface.pcie_hip_serial_tx_out0
hip_serial_tx_out1 <= system_acl_iface:acl_iface.pcie_hip_serial_tx_out1
hip_serial_tx_out2 <= system_acl_iface:acl_iface.pcie_hip_serial_tx_out2
hip_serial_tx_out3 <= system_acl_iface:acl_iface.pcie_hip_serial_tx_out3
hip_serial_tx_out4 <= system_acl_iface:acl_iface.pcie_hip_serial_tx_out4
hip_serial_tx_out5 <= system_acl_iface:acl_iface.pcie_hip_serial_tx_out5
hip_serial_tx_out6 <= system_acl_iface:acl_iface.pcie_hip_serial_tx_out6
hip_serial_tx_out7 <= system_acl_iface:acl_iface.pcie_hip_serial_tx_out7
Mem0_Reset_n <= system_acl_iface:acl_iface.ddr3a_mem_reset_n
Mem0_Addr[0] <= system_acl_iface:acl_iface.ddr3a_mem_a[0]
Mem0_Addr[1] <= system_acl_iface:acl_iface.ddr3a_mem_a[1]
Mem0_Addr[2] <= system_acl_iface:acl_iface.ddr3a_mem_a[2]
Mem0_Addr[3] <= system_acl_iface:acl_iface.ddr3a_mem_a[3]
Mem0_Addr[4] <= system_acl_iface:acl_iface.ddr3a_mem_a[4]
Mem0_Addr[5] <= system_acl_iface:acl_iface.ddr3a_mem_a[5]
Mem0_Addr[6] <= system_acl_iface:acl_iface.ddr3a_mem_a[6]
Mem0_Addr[7] <= system_acl_iface:acl_iface.ddr3a_mem_a[7]
Mem0_Addr[8] <= system_acl_iface:acl_iface.ddr3a_mem_a[8]
Mem0_Addr[9] <= system_acl_iface:acl_iface.ddr3a_mem_a[9]
Mem0_Addr[10] <= system_acl_iface:acl_iface.ddr3a_mem_a[10]
Mem0_Addr[11] <= system_acl_iface:acl_iface.ddr3a_mem_a[11]
Mem0_Addr[12] <= system_acl_iface:acl_iface.ddr3a_mem_a[12]
Mem0_Addr[13] <= system_acl_iface:acl_iface.ddr3a_mem_a[13]
Mem0_Addr[14] <= system_acl_iface:acl_iface.ddr3a_mem_a[14]
Mem0_Addr[15] <= <GND>
Mem0_Bank[0] <= system_acl_iface:acl_iface.ddr3a_mem_ba[0]
Mem0_Bank[1] <= system_acl_iface:acl_iface.ddr3a_mem_ba[1]
Mem0_Bank[2] <= system_acl_iface:acl_iface.ddr3a_mem_ba[2]
Mem0_Cas_n <= system_acl_iface:acl_iface.ddr3a_mem_cas_n[0]
Mem0_Cke <= system_acl_iface:acl_iface.ddr3a_mem_cke[0]
Mem0_Ck <= system_acl_iface:acl_iface.ddr3a_mem_ck[0]
Mem0_Ck_n <= system_acl_iface:acl_iface.ddr3a_mem_ck_n[0]
Mem0_Cs_n <= system_acl_iface:acl_iface.ddr3a_mem_cs_n[0]
Mem0_Dm[0] <= system_acl_iface:acl_iface.ddr3a_mem_dm[0]
Mem0_Dm[1] <= system_acl_iface:acl_iface.ddr3a_mem_dm[1]
Mem0_Dm[2] <= system_acl_iface:acl_iface.ddr3a_mem_dm[2]
Mem0_Dm[3] <= system_acl_iface:acl_iface.ddr3a_mem_dm[3]
Mem0_Dm[4] <= system_acl_iface:acl_iface.ddr3a_mem_dm[4]
Mem0_Dm[5] <= system_acl_iface:acl_iface.ddr3a_mem_dm[5]
Mem0_Dm[6] <= system_acl_iface:acl_iface.ddr3a_mem_dm[6]
Mem0_Dm[7] <= system_acl_iface:acl_iface.ddr3a_mem_dm[7]
Mem0_Dq[0] <> system_acl_iface:acl_iface.ddr3a_mem_dq[0]
Mem0_Dq[1] <> system_acl_iface:acl_iface.ddr3a_mem_dq[1]
Mem0_Dq[2] <> system_acl_iface:acl_iface.ddr3a_mem_dq[2]
Mem0_Dq[3] <> system_acl_iface:acl_iface.ddr3a_mem_dq[3]
Mem0_Dq[4] <> system_acl_iface:acl_iface.ddr3a_mem_dq[4]
Mem0_Dq[5] <> system_acl_iface:acl_iface.ddr3a_mem_dq[5]
Mem0_Dq[6] <> system_acl_iface:acl_iface.ddr3a_mem_dq[6]
Mem0_Dq[7] <> system_acl_iface:acl_iface.ddr3a_mem_dq[7]
Mem0_Dq[8] <> system_acl_iface:acl_iface.ddr3a_mem_dq[8]
Mem0_Dq[9] <> system_acl_iface:acl_iface.ddr3a_mem_dq[9]
Mem0_Dq[10] <> system_acl_iface:acl_iface.ddr3a_mem_dq[10]
Mem0_Dq[11] <> system_acl_iface:acl_iface.ddr3a_mem_dq[11]
Mem0_Dq[12] <> system_acl_iface:acl_iface.ddr3a_mem_dq[12]
Mem0_Dq[13] <> system_acl_iface:acl_iface.ddr3a_mem_dq[13]
Mem0_Dq[14] <> system_acl_iface:acl_iface.ddr3a_mem_dq[14]
Mem0_Dq[15] <> system_acl_iface:acl_iface.ddr3a_mem_dq[15]
Mem0_Dq[16] <> system_acl_iface:acl_iface.ddr3a_mem_dq[16]
Mem0_Dq[17] <> system_acl_iface:acl_iface.ddr3a_mem_dq[17]
Mem0_Dq[18] <> system_acl_iface:acl_iface.ddr3a_mem_dq[18]
Mem0_Dq[19] <> system_acl_iface:acl_iface.ddr3a_mem_dq[19]
Mem0_Dq[20] <> system_acl_iface:acl_iface.ddr3a_mem_dq[20]
Mem0_Dq[21] <> system_acl_iface:acl_iface.ddr3a_mem_dq[21]
Mem0_Dq[22] <> system_acl_iface:acl_iface.ddr3a_mem_dq[22]
Mem0_Dq[23] <> system_acl_iface:acl_iface.ddr3a_mem_dq[23]
Mem0_Dq[24] <> system_acl_iface:acl_iface.ddr3a_mem_dq[24]
Mem0_Dq[25] <> system_acl_iface:acl_iface.ddr3a_mem_dq[25]
Mem0_Dq[26] <> system_acl_iface:acl_iface.ddr3a_mem_dq[26]
Mem0_Dq[27] <> system_acl_iface:acl_iface.ddr3a_mem_dq[27]
Mem0_Dq[28] <> system_acl_iface:acl_iface.ddr3a_mem_dq[28]
Mem0_Dq[29] <> system_acl_iface:acl_iface.ddr3a_mem_dq[29]
Mem0_Dq[30] <> system_acl_iface:acl_iface.ddr3a_mem_dq[30]
Mem0_Dq[31] <> system_acl_iface:acl_iface.ddr3a_mem_dq[31]
Mem0_Dq[32] <> system_acl_iface:acl_iface.ddr3a_mem_dq[32]
Mem0_Dq[33] <> system_acl_iface:acl_iface.ddr3a_mem_dq[33]
Mem0_Dq[34] <> system_acl_iface:acl_iface.ddr3a_mem_dq[34]
Mem0_Dq[35] <> system_acl_iface:acl_iface.ddr3a_mem_dq[35]
Mem0_Dq[36] <> system_acl_iface:acl_iface.ddr3a_mem_dq[36]
Mem0_Dq[37] <> system_acl_iface:acl_iface.ddr3a_mem_dq[37]
Mem0_Dq[38] <> system_acl_iface:acl_iface.ddr3a_mem_dq[38]
Mem0_Dq[39] <> system_acl_iface:acl_iface.ddr3a_mem_dq[39]
Mem0_Dq[40] <> system_acl_iface:acl_iface.ddr3a_mem_dq[40]
Mem0_Dq[41] <> system_acl_iface:acl_iface.ddr3a_mem_dq[41]
Mem0_Dq[42] <> system_acl_iface:acl_iface.ddr3a_mem_dq[42]
Mem0_Dq[43] <> system_acl_iface:acl_iface.ddr3a_mem_dq[43]
Mem0_Dq[44] <> system_acl_iface:acl_iface.ddr3a_mem_dq[44]
Mem0_Dq[45] <> system_acl_iface:acl_iface.ddr3a_mem_dq[45]
Mem0_Dq[46] <> system_acl_iface:acl_iface.ddr3a_mem_dq[46]
Mem0_Dq[47] <> system_acl_iface:acl_iface.ddr3a_mem_dq[47]
Mem0_Dq[48] <> system_acl_iface:acl_iface.ddr3a_mem_dq[48]
Mem0_Dq[49] <> system_acl_iface:acl_iface.ddr3a_mem_dq[49]
Mem0_Dq[50] <> system_acl_iface:acl_iface.ddr3a_mem_dq[50]
Mem0_Dq[51] <> system_acl_iface:acl_iface.ddr3a_mem_dq[51]
Mem0_Dq[52] <> system_acl_iface:acl_iface.ddr3a_mem_dq[52]
Mem0_Dq[53] <> system_acl_iface:acl_iface.ddr3a_mem_dq[53]
Mem0_Dq[54] <> system_acl_iface:acl_iface.ddr3a_mem_dq[54]
Mem0_Dq[55] <> system_acl_iface:acl_iface.ddr3a_mem_dq[55]
Mem0_Dq[56] <> system_acl_iface:acl_iface.ddr3a_mem_dq[56]
Mem0_Dq[57] <> system_acl_iface:acl_iface.ddr3a_mem_dq[57]
Mem0_Dq[58] <> system_acl_iface:acl_iface.ddr3a_mem_dq[58]
Mem0_Dq[59] <> system_acl_iface:acl_iface.ddr3a_mem_dq[59]
Mem0_Dq[60] <> system_acl_iface:acl_iface.ddr3a_mem_dq[60]
Mem0_Dq[61] <> system_acl_iface:acl_iface.ddr3a_mem_dq[61]
Mem0_Dq[62] <> system_acl_iface:acl_iface.ddr3a_mem_dq[62]
Mem0_Dq[63] <> system_acl_iface:acl_iface.ddr3a_mem_dq[63]
Mem0_Dqs[0] <> system_acl_iface:acl_iface.ddr3a_mem_dqs[0]
Mem0_Dqs[1] <> system_acl_iface:acl_iface.ddr3a_mem_dqs[1]
Mem0_Dqs[2] <> system_acl_iface:acl_iface.ddr3a_mem_dqs[2]
Mem0_Dqs[3] <> system_acl_iface:acl_iface.ddr3a_mem_dqs[3]
Mem0_Dqs[4] <> system_acl_iface:acl_iface.ddr3a_mem_dqs[4]
Mem0_Dqs[5] <> system_acl_iface:acl_iface.ddr3a_mem_dqs[5]
Mem0_Dqs[6] <> system_acl_iface:acl_iface.ddr3a_mem_dqs[6]
Mem0_Dqs[7] <> system_acl_iface:acl_iface.ddr3a_mem_dqs[7]
Mem0_Dqs_n[0] <> system_acl_iface:acl_iface.ddr3a_mem_dqs_n[0]
Mem0_Dqs_n[1] <> system_acl_iface:acl_iface.ddr3a_mem_dqs_n[1]
Mem0_Dqs_n[2] <> system_acl_iface:acl_iface.ddr3a_mem_dqs_n[2]
Mem0_Dqs_n[3] <> system_acl_iface:acl_iface.ddr3a_mem_dqs_n[3]
Mem0_Dqs_n[4] <> system_acl_iface:acl_iface.ddr3a_mem_dqs_n[4]
Mem0_Dqs_n[5] <> system_acl_iface:acl_iface.ddr3a_mem_dqs_n[5]
Mem0_Dqs_n[6] <> system_acl_iface:acl_iface.ddr3a_mem_dqs_n[6]
Mem0_Dqs_n[7] <> system_acl_iface:acl_iface.ddr3a_mem_dqs_n[7]
Mem0_Odt <= system_acl_iface:acl_iface.ddr3a_mem_odt[0]
Mem0_Ras_n <= system_acl_iface:acl_iface.ddr3a_mem_ras_n[0]
Mem0_We_n <= system_acl_iface:acl_iface.ddr3a_mem_we_n[0]
Mem0_Rzq => system_acl_iface:acl_iface.octa_rzqin
Mem1_Reset_n <= system_acl_iface:acl_iface.ddr3b_mem_reset_n
Mem1_Addr[0] <= system_acl_iface:acl_iface.ddr3b_mem_a[0]
Mem1_Addr[1] <= system_acl_iface:acl_iface.ddr3b_mem_a[1]
Mem1_Addr[2] <= system_acl_iface:acl_iface.ddr3b_mem_a[2]
Mem1_Addr[3] <= system_acl_iface:acl_iface.ddr3b_mem_a[3]
Mem1_Addr[4] <= system_acl_iface:acl_iface.ddr3b_mem_a[4]
Mem1_Addr[5] <= system_acl_iface:acl_iface.ddr3b_mem_a[5]
Mem1_Addr[6] <= system_acl_iface:acl_iface.ddr3b_mem_a[6]
Mem1_Addr[7] <= system_acl_iface:acl_iface.ddr3b_mem_a[7]
Mem1_Addr[8] <= system_acl_iface:acl_iface.ddr3b_mem_a[8]
Mem1_Addr[9] <= system_acl_iface:acl_iface.ddr3b_mem_a[9]
Mem1_Addr[10] <= system_acl_iface:acl_iface.ddr3b_mem_a[10]
Mem1_Addr[11] <= system_acl_iface:acl_iface.ddr3b_mem_a[11]
Mem1_Addr[12] <= system_acl_iface:acl_iface.ddr3b_mem_a[12]
Mem1_Addr[13] <= system_acl_iface:acl_iface.ddr3b_mem_a[13]
Mem1_Addr[14] <= system_acl_iface:acl_iface.ddr3b_mem_a[14]
Mem1_Addr[15] <= <GND>
Mem1_Bank[0] <= system_acl_iface:acl_iface.ddr3b_mem_ba[0]
Mem1_Bank[1] <= system_acl_iface:acl_iface.ddr3b_mem_ba[1]
Mem1_Bank[2] <= system_acl_iface:acl_iface.ddr3b_mem_ba[2]
Mem1_Cas_n <= system_acl_iface:acl_iface.ddr3b_mem_cas_n[0]
Mem1_Cke <= system_acl_iface:acl_iface.ddr3b_mem_cke[0]
Mem1_Ck <= system_acl_iface:acl_iface.ddr3b_mem_ck[0]
Mem1_Ck_n <= system_acl_iface:acl_iface.ddr3b_mem_ck_n[0]
Mem1_Cs_n <= system_acl_iface:acl_iface.ddr3b_mem_cs_n[0]
Mem1_Dm[0] <= system_acl_iface:acl_iface.ddr3b_mem_dm[0]
Mem1_Dm[1] <= system_acl_iface:acl_iface.ddr3b_mem_dm[1]
Mem1_Dm[2] <= system_acl_iface:acl_iface.ddr3b_mem_dm[2]
Mem1_Dm[3] <= system_acl_iface:acl_iface.ddr3b_mem_dm[3]
Mem1_Dm[4] <= system_acl_iface:acl_iface.ddr3b_mem_dm[4]
Mem1_Dm[5] <= system_acl_iface:acl_iface.ddr3b_mem_dm[5]
Mem1_Dm[6] <= system_acl_iface:acl_iface.ddr3b_mem_dm[6]
Mem1_Dm[7] <= system_acl_iface:acl_iface.ddr3b_mem_dm[7]
Mem1_Dq[0] <> system_acl_iface:acl_iface.ddr3b_mem_dq[0]
Mem1_Dq[1] <> system_acl_iface:acl_iface.ddr3b_mem_dq[1]
Mem1_Dq[2] <> system_acl_iface:acl_iface.ddr3b_mem_dq[2]
Mem1_Dq[3] <> system_acl_iface:acl_iface.ddr3b_mem_dq[3]
Mem1_Dq[4] <> system_acl_iface:acl_iface.ddr3b_mem_dq[4]
Mem1_Dq[5] <> system_acl_iface:acl_iface.ddr3b_mem_dq[5]
Mem1_Dq[6] <> system_acl_iface:acl_iface.ddr3b_mem_dq[6]
Mem1_Dq[7] <> system_acl_iface:acl_iface.ddr3b_mem_dq[7]
Mem1_Dq[8] <> system_acl_iface:acl_iface.ddr3b_mem_dq[8]
Mem1_Dq[9] <> system_acl_iface:acl_iface.ddr3b_mem_dq[9]
Mem1_Dq[10] <> system_acl_iface:acl_iface.ddr3b_mem_dq[10]
Mem1_Dq[11] <> system_acl_iface:acl_iface.ddr3b_mem_dq[11]
Mem1_Dq[12] <> system_acl_iface:acl_iface.ddr3b_mem_dq[12]
Mem1_Dq[13] <> system_acl_iface:acl_iface.ddr3b_mem_dq[13]
Mem1_Dq[14] <> system_acl_iface:acl_iface.ddr3b_mem_dq[14]
Mem1_Dq[15] <> system_acl_iface:acl_iface.ddr3b_mem_dq[15]
Mem1_Dq[16] <> system_acl_iface:acl_iface.ddr3b_mem_dq[16]
Mem1_Dq[17] <> system_acl_iface:acl_iface.ddr3b_mem_dq[17]
Mem1_Dq[18] <> system_acl_iface:acl_iface.ddr3b_mem_dq[18]
Mem1_Dq[19] <> system_acl_iface:acl_iface.ddr3b_mem_dq[19]
Mem1_Dq[20] <> system_acl_iface:acl_iface.ddr3b_mem_dq[20]
Mem1_Dq[21] <> system_acl_iface:acl_iface.ddr3b_mem_dq[21]
Mem1_Dq[22] <> system_acl_iface:acl_iface.ddr3b_mem_dq[22]
Mem1_Dq[23] <> system_acl_iface:acl_iface.ddr3b_mem_dq[23]
Mem1_Dq[24] <> system_acl_iface:acl_iface.ddr3b_mem_dq[24]
Mem1_Dq[25] <> system_acl_iface:acl_iface.ddr3b_mem_dq[25]
Mem1_Dq[26] <> system_acl_iface:acl_iface.ddr3b_mem_dq[26]
Mem1_Dq[27] <> system_acl_iface:acl_iface.ddr3b_mem_dq[27]
Mem1_Dq[28] <> system_acl_iface:acl_iface.ddr3b_mem_dq[28]
Mem1_Dq[29] <> system_acl_iface:acl_iface.ddr3b_mem_dq[29]
Mem1_Dq[30] <> system_acl_iface:acl_iface.ddr3b_mem_dq[30]
Mem1_Dq[31] <> system_acl_iface:acl_iface.ddr3b_mem_dq[31]
Mem1_Dq[32] <> system_acl_iface:acl_iface.ddr3b_mem_dq[32]
Mem1_Dq[33] <> system_acl_iface:acl_iface.ddr3b_mem_dq[33]
Mem1_Dq[34] <> system_acl_iface:acl_iface.ddr3b_mem_dq[34]
Mem1_Dq[35] <> system_acl_iface:acl_iface.ddr3b_mem_dq[35]
Mem1_Dq[36] <> system_acl_iface:acl_iface.ddr3b_mem_dq[36]
Mem1_Dq[37] <> system_acl_iface:acl_iface.ddr3b_mem_dq[37]
Mem1_Dq[38] <> system_acl_iface:acl_iface.ddr3b_mem_dq[38]
Mem1_Dq[39] <> system_acl_iface:acl_iface.ddr3b_mem_dq[39]
Mem1_Dq[40] <> system_acl_iface:acl_iface.ddr3b_mem_dq[40]
Mem1_Dq[41] <> system_acl_iface:acl_iface.ddr3b_mem_dq[41]
Mem1_Dq[42] <> system_acl_iface:acl_iface.ddr3b_mem_dq[42]
Mem1_Dq[43] <> system_acl_iface:acl_iface.ddr3b_mem_dq[43]
Mem1_Dq[44] <> system_acl_iface:acl_iface.ddr3b_mem_dq[44]
Mem1_Dq[45] <> system_acl_iface:acl_iface.ddr3b_mem_dq[45]
Mem1_Dq[46] <> system_acl_iface:acl_iface.ddr3b_mem_dq[46]
Mem1_Dq[47] <> system_acl_iface:acl_iface.ddr3b_mem_dq[47]
Mem1_Dq[48] <> system_acl_iface:acl_iface.ddr3b_mem_dq[48]
Mem1_Dq[49] <> system_acl_iface:acl_iface.ddr3b_mem_dq[49]
Mem1_Dq[50] <> system_acl_iface:acl_iface.ddr3b_mem_dq[50]
Mem1_Dq[51] <> system_acl_iface:acl_iface.ddr3b_mem_dq[51]
Mem1_Dq[52] <> system_acl_iface:acl_iface.ddr3b_mem_dq[52]
Mem1_Dq[53] <> system_acl_iface:acl_iface.ddr3b_mem_dq[53]
Mem1_Dq[54] <> system_acl_iface:acl_iface.ddr3b_mem_dq[54]
Mem1_Dq[55] <> system_acl_iface:acl_iface.ddr3b_mem_dq[55]
Mem1_Dq[56] <> system_acl_iface:acl_iface.ddr3b_mem_dq[56]
Mem1_Dq[57] <> system_acl_iface:acl_iface.ddr3b_mem_dq[57]
Mem1_Dq[58] <> system_acl_iface:acl_iface.ddr3b_mem_dq[58]
Mem1_Dq[59] <> system_acl_iface:acl_iface.ddr3b_mem_dq[59]
Mem1_Dq[60] <> system_acl_iface:acl_iface.ddr3b_mem_dq[60]
Mem1_Dq[61] <> system_acl_iface:acl_iface.ddr3b_mem_dq[61]
Mem1_Dq[62] <> system_acl_iface:acl_iface.ddr3b_mem_dq[62]
Mem1_Dq[63] <> system_acl_iface:acl_iface.ddr3b_mem_dq[63]
Mem1_Dqs[0] <> system_acl_iface:acl_iface.ddr3b_mem_dqs[0]
Mem1_Dqs[1] <> system_acl_iface:acl_iface.ddr3b_mem_dqs[1]
Mem1_Dqs[2] <> system_acl_iface:acl_iface.ddr3b_mem_dqs[2]
Mem1_Dqs[3] <> system_acl_iface:acl_iface.ddr3b_mem_dqs[3]
Mem1_Dqs[4] <> system_acl_iface:acl_iface.ddr3b_mem_dqs[4]
Mem1_Dqs[5] <> system_acl_iface:acl_iface.ddr3b_mem_dqs[5]
Mem1_Dqs[6] <> system_acl_iface:acl_iface.ddr3b_mem_dqs[6]
Mem1_Dqs[7] <> system_acl_iface:acl_iface.ddr3b_mem_dqs[7]
Mem1_Dqs_n[0] <> system_acl_iface:acl_iface.ddr3b_mem_dqs_n[0]
Mem1_Dqs_n[1] <> system_acl_iface:acl_iface.ddr3b_mem_dqs_n[1]
Mem1_Dqs_n[2] <> system_acl_iface:acl_iface.ddr3b_mem_dqs_n[2]
Mem1_Dqs_n[3] <> system_acl_iface:acl_iface.ddr3b_mem_dqs_n[3]
Mem1_Dqs_n[4] <> system_acl_iface:acl_iface.ddr3b_mem_dqs_n[4]
Mem1_Dqs_n[5] <> system_acl_iface:acl_iface.ddr3b_mem_dqs_n[5]
Mem1_Dqs_n[6] <> system_acl_iface:acl_iface.ddr3b_mem_dqs_n[6]
Mem1_Dqs_n[7] <> system_acl_iface:acl_iface.ddr3b_mem_dqs_n[7]
Mem1_Odt <= system_acl_iface:acl_iface.ddr3b_mem_odt[0]
Mem1_Ras_n <= system_acl_iface:acl_iface.ddr3b_mem_ras_n[0]
Mem1_We_n <= system_acl_iface:acl_iface.ddr3b_mem_we_n[0]
Mem1_Rzq => system_acl_iface:acl_iface.octb_rzqin
leds[0] <= <GND>
leds[1] <= <GND>
leds[2] <= <GND>
leds[3] <= <VCC>
leds[4] <= <GND>
leds[5] <= <VCC>
leds[6] <= <GND>
leds[7] <= <GND>


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_172to184_bb5_c2_ene10_0_reg_184_fifo|altshift_taps:r_data_rtl_0
shiftin[0] => shift_taps_3e31:auto_generated.shiftin[0]
shiftin[1] => shift_taps_3e31:auto_generated.shiftin[1]
shiftin[2] => shift_taps_3e31:auto_generated.shiftin[2]
shiftin[3] => shift_taps_3e31:auto_generated.shiftin[3]
shiftin[4] => shift_taps_3e31:auto_generated.shiftin[4]
shiftin[5] => shift_taps_3e31:auto_generated.shiftin[5]
shiftin[6] => shift_taps_3e31:auto_generated.shiftin[6]
shiftin[7] => shift_taps_3e31:auto_generated.shiftin[7]
shiftin[8] => shift_taps_3e31:auto_generated.shiftin[8]
shiftin[9] => shift_taps_3e31:auto_generated.shiftin[9]
shiftin[10] => shift_taps_3e31:auto_generated.shiftin[10]
shiftin[11] => shift_taps_3e31:auto_generated.shiftin[11]
shiftin[12] => shift_taps_3e31:auto_generated.shiftin[12]
shiftin[13] => shift_taps_3e31:auto_generated.shiftin[13]
shiftin[14] => shift_taps_3e31:auto_generated.shiftin[14]
shiftin[15] => shift_taps_3e31:auto_generated.shiftin[15]
shiftin[16] => shift_taps_3e31:auto_generated.shiftin[16]
shiftin[17] => shift_taps_3e31:auto_generated.shiftin[17]
shiftin[18] => shift_taps_3e31:auto_generated.shiftin[18]
shiftin[19] => shift_taps_3e31:auto_generated.shiftin[19]
shiftin[20] => shift_taps_3e31:auto_generated.shiftin[20]
shiftin[21] => shift_taps_3e31:auto_generated.shiftin[21]
shiftin[22] => shift_taps_3e31:auto_generated.shiftin[22]
shiftin[23] => shift_taps_3e31:auto_generated.shiftin[23]
shiftin[24] => shift_taps_3e31:auto_generated.shiftin[24]
shiftin[25] => shift_taps_3e31:auto_generated.shiftin[25]
shiftin[26] => shift_taps_3e31:auto_generated.shiftin[26]
shiftin[27] => shift_taps_3e31:auto_generated.shiftin[27]
shiftin[28] => shift_taps_3e31:auto_generated.shiftin[28]
shiftin[29] => shift_taps_3e31:auto_generated.shiftin[29]
shiftin[30] => shift_taps_3e31:auto_generated.shiftin[30]
shiftin[31] => shift_taps_3e31:auto_generated.shiftin[31]
clock => shift_taps_3e31:auto_generated.clock
clken => ~NO_FANOUT~
shiftout[0] <= <GND>
shiftout[1] <= <GND>
shiftout[2] <= <GND>
shiftout[3] <= <GND>
shiftout[4] <= <GND>
shiftout[5] <= <GND>
shiftout[6] <= <GND>
shiftout[7] <= <GND>
shiftout[8] <= <GND>
shiftout[9] <= <GND>
shiftout[10] <= <GND>
shiftout[11] <= <GND>
shiftout[12] <= <GND>
shiftout[13] <= <GND>
shiftout[14] <= <GND>
shiftout[15] <= <GND>
shiftout[16] <= <GND>
shiftout[17] <= <GND>
shiftout[18] <= <GND>
shiftout[19] <= <GND>
shiftout[20] <= <GND>
shiftout[21] <= <GND>
shiftout[22] <= <GND>
shiftout[23] <= <GND>
shiftout[24] <= <GND>
shiftout[25] <= <GND>
shiftout[26] <= <GND>
shiftout[27] <= <GND>
shiftout[28] <= <GND>
shiftout[29] <= <GND>
shiftout[30] <= <GND>
shiftout[31] <= <GND>
taps[0] <= shift_taps_3e31:auto_generated.taps[0]
taps[1] <= shift_taps_3e31:auto_generated.taps[1]
taps[2] <= shift_taps_3e31:auto_generated.taps[2]
taps[3] <= shift_taps_3e31:auto_generated.taps[3]
taps[4] <= shift_taps_3e31:auto_generated.taps[4]
taps[5] <= shift_taps_3e31:auto_generated.taps[5]
taps[6] <= shift_taps_3e31:auto_generated.taps[6]
taps[7] <= shift_taps_3e31:auto_generated.taps[7]
taps[8] <= shift_taps_3e31:auto_generated.taps[8]
taps[9] <= shift_taps_3e31:auto_generated.taps[9]
taps[10] <= shift_taps_3e31:auto_generated.taps[10]
taps[11] <= shift_taps_3e31:auto_generated.taps[11]
taps[12] <= shift_taps_3e31:auto_generated.taps[12]
taps[13] <= shift_taps_3e31:auto_generated.taps[13]
taps[14] <= shift_taps_3e31:auto_generated.taps[14]
taps[15] <= shift_taps_3e31:auto_generated.taps[15]
taps[16] <= shift_taps_3e31:auto_generated.taps[16]
taps[17] <= shift_taps_3e31:auto_generated.taps[17]
taps[18] <= shift_taps_3e31:auto_generated.taps[18]
taps[19] <= shift_taps_3e31:auto_generated.taps[19]
taps[20] <= shift_taps_3e31:auto_generated.taps[20]
taps[21] <= shift_taps_3e31:auto_generated.taps[21]
taps[22] <= shift_taps_3e31:auto_generated.taps[22]
taps[23] <= shift_taps_3e31:auto_generated.taps[23]
taps[24] <= shift_taps_3e31:auto_generated.taps[24]
taps[25] <= shift_taps_3e31:auto_generated.taps[25]
taps[26] <= shift_taps_3e31:auto_generated.taps[26]
taps[27] <= shift_taps_3e31:auto_generated.taps[27]
taps[28] <= shift_taps_3e31:auto_generated.taps[28]
taps[29] <= shift_taps_3e31:auto_generated.taps[29]
taps[30] <= shift_taps_3e31:auto_generated.taps[30]
taps[31] <= shift_taps_3e31:auto_generated.taps[31]
aclr => ~NO_FANOUT~


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_172to184_bb5_c2_ene10_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_3e31:auto_generated
clock => altsyncram_bce1:altsyncram5.clock0
clock => altsyncram_bce1:altsyncram5.clock1
clock => cntr_ckf:cntr1.clock
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
shiftin[0] => altsyncram_bce1:altsyncram5.data_a[0]
shiftin[1] => altsyncram_bce1:altsyncram5.data_a[1]
shiftin[2] => altsyncram_bce1:altsyncram5.data_a[2]
shiftin[3] => altsyncram_bce1:altsyncram5.data_a[3]
shiftin[4] => altsyncram_bce1:altsyncram5.data_a[4]
shiftin[5] => altsyncram_bce1:altsyncram5.data_a[5]
shiftin[6] => altsyncram_bce1:altsyncram5.data_a[6]
shiftin[7] => altsyncram_bce1:altsyncram5.data_a[7]
shiftin[8] => altsyncram_bce1:altsyncram5.data_a[8]
shiftin[9] => altsyncram_bce1:altsyncram5.data_a[9]
shiftin[10] => altsyncram_bce1:altsyncram5.data_a[10]
shiftin[11] => altsyncram_bce1:altsyncram5.data_a[11]
shiftin[12] => altsyncram_bce1:altsyncram5.data_a[12]
shiftin[13] => altsyncram_bce1:altsyncram5.data_a[13]
shiftin[14] => altsyncram_bce1:altsyncram5.data_a[14]
shiftin[15] => altsyncram_bce1:altsyncram5.data_a[15]
shiftin[16] => altsyncram_bce1:altsyncram5.data_a[16]
shiftin[17] => altsyncram_bce1:altsyncram5.data_a[17]
shiftin[18] => altsyncram_bce1:altsyncram5.data_a[18]
shiftin[19] => altsyncram_bce1:altsyncram5.data_a[19]
shiftin[20] => altsyncram_bce1:altsyncram5.data_a[20]
shiftin[21] => altsyncram_bce1:altsyncram5.data_a[21]
shiftin[22] => altsyncram_bce1:altsyncram5.data_a[22]
shiftin[23] => altsyncram_bce1:altsyncram5.data_a[23]
shiftin[24] => altsyncram_bce1:altsyncram5.data_a[24]
shiftin[25] => altsyncram_bce1:altsyncram5.data_a[25]
shiftin[26] => altsyncram_bce1:altsyncram5.data_a[26]
shiftin[27] => altsyncram_bce1:altsyncram5.data_a[27]
shiftin[28] => altsyncram_bce1:altsyncram5.data_a[28]
shiftin[29] => altsyncram_bce1:altsyncram5.data_a[29]
shiftin[30] => altsyncram_bce1:altsyncram5.data_a[30]
shiftin[31] => altsyncram_bce1:altsyncram5.data_a[31]
shiftout[0] <= altsyncram_bce1:altsyncram5.q_b[0]
shiftout[1] <= altsyncram_bce1:altsyncram5.q_b[1]
shiftout[2] <= altsyncram_bce1:altsyncram5.q_b[2]
shiftout[3] <= altsyncram_bce1:altsyncram5.q_b[3]
shiftout[4] <= altsyncram_bce1:altsyncram5.q_b[4]
shiftout[5] <= altsyncram_bce1:altsyncram5.q_b[5]
shiftout[6] <= altsyncram_bce1:altsyncram5.q_b[6]
shiftout[7] <= altsyncram_bce1:altsyncram5.q_b[7]
shiftout[8] <= altsyncram_bce1:altsyncram5.q_b[8]
shiftout[9] <= altsyncram_bce1:altsyncram5.q_b[9]
shiftout[10] <= altsyncram_bce1:altsyncram5.q_b[10]
shiftout[11] <= altsyncram_bce1:altsyncram5.q_b[11]
shiftout[12] <= altsyncram_bce1:altsyncram5.q_b[12]
shiftout[13] <= altsyncram_bce1:altsyncram5.q_b[13]
shiftout[14] <= altsyncram_bce1:altsyncram5.q_b[14]
shiftout[15] <= altsyncram_bce1:altsyncram5.q_b[15]
shiftout[16] <= altsyncram_bce1:altsyncram5.q_b[16]
shiftout[17] <= altsyncram_bce1:altsyncram5.q_b[17]
shiftout[18] <= altsyncram_bce1:altsyncram5.q_b[18]
shiftout[19] <= altsyncram_bce1:altsyncram5.q_b[19]
shiftout[20] <= altsyncram_bce1:altsyncram5.q_b[20]
shiftout[21] <= altsyncram_bce1:altsyncram5.q_b[21]
shiftout[22] <= altsyncram_bce1:altsyncram5.q_b[22]
shiftout[23] <= altsyncram_bce1:altsyncram5.q_b[23]
shiftout[24] <= altsyncram_bce1:altsyncram5.q_b[24]
shiftout[25] <= altsyncram_bce1:altsyncram5.q_b[25]
shiftout[26] <= altsyncram_bce1:altsyncram5.q_b[26]
shiftout[27] <= altsyncram_bce1:altsyncram5.q_b[27]
shiftout[28] <= altsyncram_bce1:altsyncram5.q_b[28]
shiftout[29] <= altsyncram_bce1:altsyncram5.q_b[29]
shiftout[30] <= altsyncram_bce1:altsyncram5.q_b[30]
shiftout[31] <= altsyncram_bce1:altsyncram5.q_b[31]
taps[0] <= altsyncram_bce1:altsyncram5.q_b[0]
taps[1] <= altsyncram_bce1:altsyncram5.q_b[1]
taps[2] <= altsyncram_bce1:altsyncram5.q_b[2]
taps[3] <= altsyncram_bce1:altsyncram5.q_b[3]
taps[4] <= altsyncram_bce1:altsyncram5.q_b[4]
taps[5] <= altsyncram_bce1:altsyncram5.q_b[5]
taps[6] <= altsyncram_bce1:altsyncram5.q_b[6]
taps[7] <= altsyncram_bce1:altsyncram5.q_b[7]
taps[8] <= altsyncram_bce1:altsyncram5.q_b[8]
taps[9] <= altsyncram_bce1:altsyncram5.q_b[9]
taps[10] <= altsyncram_bce1:altsyncram5.q_b[10]
taps[11] <= altsyncram_bce1:altsyncram5.q_b[11]
taps[12] <= altsyncram_bce1:altsyncram5.q_b[12]
taps[13] <= altsyncram_bce1:altsyncram5.q_b[13]
taps[14] <= altsyncram_bce1:altsyncram5.q_b[14]
taps[15] <= altsyncram_bce1:altsyncram5.q_b[15]
taps[16] <= altsyncram_bce1:altsyncram5.q_b[16]
taps[17] <= altsyncram_bce1:altsyncram5.q_b[17]
taps[18] <= altsyncram_bce1:altsyncram5.q_b[18]
taps[19] <= altsyncram_bce1:altsyncram5.q_b[19]
taps[20] <= altsyncram_bce1:altsyncram5.q_b[20]
taps[21] <= altsyncram_bce1:altsyncram5.q_b[21]
taps[22] <= altsyncram_bce1:altsyncram5.q_b[22]
taps[23] <= altsyncram_bce1:altsyncram5.q_b[23]
taps[24] <= altsyncram_bce1:altsyncram5.q_b[24]
taps[25] <= altsyncram_bce1:altsyncram5.q_b[25]
taps[26] <= altsyncram_bce1:altsyncram5.q_b[26]
taps[27] <= altsyncram_bce1:altsyncram5.q_b[27]
taps[28] <= altsyncram_bce1:altsyncram5.q_b[28]
taps[29] <= altsyncram_bce1:altsyncram5.q_b[29]
taps[30] <= altsyncram_bce1:altsyncram5.q_b[30]
taps[31] <= altsyncram_bce1:altsyncram5.q_b[31]


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_172to184_bb5_c2_ene10_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_3e31:auto_generated|altsyncram_bce1:altsyncram5
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[0] => ram_block6a16.PORTAADDR
address_a[0] => ram_block6a17.PORTAADDR
address_a[0] => ram_block6a18.PORTAADDR
address_a[0] => ram_block6a19.PORTAADDR
address_a[0] => ram_block6a20.PORTAADDR
address_a[0] => ram_block6a21.PORTAADDR
address_a[0] => ram_block6a22.PORTAADDR
address_a[0] => ram_block6a23.PORTAADDR
address_a[0] => ram_block6a24.PORTAADDR
address_a[0] => ram_block6a25.PORTAADDR
address_a[0] => ram_block6a26.PORTAADDR
address_a[0] => ram_block6a27.PORTAADDR
address_a[0] => ram_block6a28.PORTAADDR
address_a[0] => ram_block6a29.PORTAADDR
address_a[0] => ram_block6a30.PORTAADDR
address_a[0] => ram_block6a31.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[1] => ram_block6a16.PORTAADDR1
address_a[1] => ram_block6a17.PORTAADDR1
address_a[1] => ram_block6a18.PORTAADDR1
address_a[1] => ram_block6a19.PORTAADDR1
address_a[1] => ram_block6a20.PORTAADDR1
address_a[1] => ram_block6a21.PORTAADDR1
address_a[1] => ram_block6a22.PORTAADDR1
address_a[1] => ram_block6a23.PORTAADDR1
address_a[1] => ram_block6a24.PORTAADDR1
address_a[1] => ram_block6a25.PORTAADDR1
address_a[1] => ram_block6a26.PORTAADDR1
address_a[1] => ram_block6a27.PORTAADDR1
address_a[1] => ram_block6a28.PORTAADDR1
address_a[1] => ram_block6a29.PORTAADDR1
address_a[1] => ram_block6a30.PORTAADDR1
address_a[1] => ram_block6a31.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[2] => ram_block6a16.PORTAADDR2
address_a[2] => ram_block6a17.PORTAADDR2
address_a[2] => ram_block6a18.PORTAADDR2
address_a[2] => ram_block6a19.PORTAADDR2
address_a[2] => ram_block6a20.PORTAADDR2
address_a[2] => ram_block6a21.PORTAADDR2
address_a[2] => ram_block6a22.PORTAADDR2
address_a[2] => ram_block6a23.PORTAADDR2
address_a[2] => ram_block6a24.PORTAADDR2
address_a[2] => ram_block6a25.PORTAADDR2
address_a[2] => ram_block6a26.PORTAADDR2
address_a[2] => ram_block6a27.PORTAADDR2
address_a[2] => ram_block6a28.PORTAADDR2
address_a[2] => ram_block6a29.PORTAADDR2
address_a[2] => ram_block6a30.PORTAADDR2
address_a[2] => ram_block6a31.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[3] => ram_block6a16.PORTAADDR3
address_a[3] => ram_block6a17.PORTAADDR3
address_a[3] => ram_block6a18.PORTAADDR3
address_a[3] => ram_block6a19.PORTAADDR3
address_a[3] => ram_block6a20.PORTAADDR3
address_a[3] => ram_block6a21.PORTAADDR3
address_a[3] => ram_block6a22.PORTAADDR3
address_a[3] => ram_block6a23.PORTAADDR3
address_a[3] => ram_block6a24.PORTAADDR3
address_a[3] => ram_block6a25.PORTAADDR3
address_a[3] => ram_block6a26.PORTAADDR3
address_a[3] => ram_block6a27.PORTAADDR3
address_a[3] => ram_block6a28.PORTAADDR3
address_a[3] => ram_block6a29.PORTAADDR3
address_a[3] => ram_block6a30.PORTAADDR3
address_a[3] => ram_block6a31.PORTAADDR3
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[0] => ram_block6a16.PORTBADDR
address_b[0] => ram_block6a17.PORTBADDR
address_b[0] => ram_block6a18.PORTBADDR
address_b[0] => ram_block6a19.PORTBADDR
address_b[0] => ram_block6a20.PORTBADDR
address_b[0] => ram_block6a21.PORTBADDR
address_b[0] => ram_block6a22.PORTBADDR
address_b[0] => ram_block6a23.PORTBADDR
address_b[0] => ram_block6a24.PORTBADDR
address_b[0] => ram_block6a25.PORTBADDR
address_b[0] => ram_block6a26.PORTBADDR
address_b[0] => ram_block6a27.PORTBADDR
address_b[0] => ram_block6a28.PORTBADDR
address_b[0] => ram_block6a29.PORTBADDR
address_b[0] => ram_block6a30.PORTBADDR
address_b[0] => ram_block6a31.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[1] => ram_block6a16.PORTBADDR1
address_b[1] => ram_block6a17.PORTBADDR1
address_b[1] => ram_block6a18.PORTBADDR1
address_b[1] => ram_block6a19.PORTBADDR1
address_b[1] => ram_block6a20.PORTBADDR1
address_b[1] => ram_block6a21.PORTBADDR1
address_b[1] => ram_block6a22.PORTBADDR1
address_b[1] => ram_block6a23.PORTBADDR1
address_b[1] => ram_block6a24.PORTBADDR1
address_b[1] => ram_block6a25.PORTBADDR1
address_b[1] => ram_block6a26.PORTBADDR1
address_b[1] => ram_block6a27.PORTBADDR1
address_b[1] => ram_block6a28.PORTBADDR1
address_b[1] => ram_block6a29.PORTBADDR1
address_b[1] => ram_block6a30.PORTBADDR1
address_b[1] => ram_block6a31.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[2] => ram_block6a16.PORTBADDR2
address_b[2] => ram_block6a17.PORTBADDR2
address_b[2] => ram_block6a18.PORTBADDR2
address_b[2] => ram_block6a19.PORTBADDR2
address_b[2] => ram_block6a20.PORTBADDR2
address_b[2] => ram_block6a21.PORTBADDR2
address_b[2] => ram_block6a22.PORTBADDR2
address_b[2] => ram_block6a23.PORTBADDR2
address_b[2] => ram_block6a24.PORTBADDR2
address_b[2] => ram_block6a25.PORTBADDR2
address_b[2] => ram_block6a26.PORTBADDR2
address_b[2] => ram_block6a27.PORTBADDR2
address_b[2] => ram_block6a28.PORTBADDR2
address_b[2] => ram_block6a29.PORTBADDR2
address_b[2] => ram_block6a30.PORTBADDR2
address_b[2] => ram_block6a31.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[3] => ram_block6a16.PORTBADDR3
address_b[3] => ram_block6a17.PORTBADDR3
address_b[3] => ram_block6a18.PORTBADDR3
address_b[3] => ram_block6a19.PORTBADDR3
address_b[3] => ram_block6a20.PORTBADDR3
address_b[3] => ram_block6a21.PORTBADDR3
address_b[3] => ram_block6a22.PORTBADDR3
address_b[3] => ram_block6a23.PORTBADDR3
address_b[3] => ram_block6a24.PORTBADDR3
address_b[3] => ram_block6a25.PORTBADDR3
address_b[3] => ram_block6a26.PORTBADDR3
address_b[3] => ram_block6a27.PORTBADDR3
address_b[3] => ram_block6a28.PORTBADDR3
address_b[3] => ram_block6a29.PORTBADDR3
address_b[3] => ram_block6a30.PORTBADDR3
address_b[3] => ram_block6a31.PORTBADDR3
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock0 => ram_block6a16.CLK0
clock0 => ram_block6a17.CLK0
clock0 => ram_block6a18.CLK0
clock0 => ram_block6a19.CLK0
clock0 => ram_block6a20.CLK0
clock0 => ram_block6a21.CLK0
clock0 => ram_block6a22.CLK0
clock0 => ram_block6a23.CLK0
clock0 => ram_block6a24.CLK0
clock0 => ram_block6a25.CLK0
clock0 => ram_block6a26.CLK0
clock0 => ram_block6a27.CLK0
clock0 => ram_block6a28.CLK0
clock0 => ram_block6a29.CLK0
clock0 => ram_block6a30.CLK0
clock0 => ram_block6a31.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clock1 => ram_block6a16.CLK1
clock1 => ram_block6a17.CLK1
clock1 => ram_block6a18.CLK1
clock1 => ram_block6a19.CLK1
clock1 => ram_block6a20.CLK1
clock1 => ram_block6a21.CLK1
clock1 => ram_block6a22.CLK1
clock1 => ram_block6a23.CLK1
clock1 => ram_block6a24.CLK1
clock1 => ram_block6a25.CLK1
clock1 => ram_block6a26.CLK1
clock1 => ram_block6a27.CLK1
clock1 => ram_block6a28.CLK1
clock1 => ram_block6a29.CLK1
clock1 => ram_block6a30.CLK1
clock1 => ram_block6a31.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken0 => ram_block6a16.ENA0
clocken0 => ram_block6a17.ENA0
clocken0 => ram_block6a18.ENA0
clocken0 => ram_block6a19.ENA0
clocken0 => ram_block6a20.ENA0
clocken0 => ram_block6a21.ENA0
clocken0 => ram_block6a22.ENA0
clocken0 => ram_block6a23.ENA0
clocken0 => ram_block6a24.ENA0
clocken0 => ram_block6a25.ENA0
clocken0 => ram_block6a26.ENA0
clocken0 => ram_block6a27.ENA0
clocken0 => ram_block6a28.ENA0
clocken0 => ram_block6a29.ENA0
clocken0 => ram_block6a30.ENA0
clocken0 => ram_block6a31.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
clocken1 => ram_block6a16.ENA1
clocken1 => ram_block6a17.ENA1
clocken1 => ram_block6a18.ENA1
clocken1 => ram_block6a19.ENA1
clocken1 => ram_block6a20.ENA1
clocken1 => ram_block6a21.ENA1
clocken1 => ram_block6a22.ENA1
clocken1 => ram_block6a23.ENA1
clocken1 => ram_block6a24.ENA1
clocken1 => ram_block6a25.ENA1
clocken1 => ram_block6a26.ENA1
clocken1 => ram_block6a27.ENA1
clocken1 => ram_block6a28.ENA1
clocken1 => ram_block6a29.ENA1
clocken1 => ram_block6a30.ENA1
clocken1 => ram_block6a31.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_a[16] => ram_block6a16.PORTADATAIN
data_a[17] => ram_block6a17.PORTADATAIN
data_a[18] => ram_block6a18.PORTADATAIN
data_a[19] => ram_block6a19.PORTADATAIN
data_a[20] => ram_block6a20.PORTADATAIN
data_a[21] => ram_block6a21.PORTADATAIN
data_a[22] => ram_block6a22.PORTADATAIN
data_a[23] => ram_block6a23.PORTADATAIN
data_a[24] => ram_block6a24.PORTADATAIN
data_a[25] => ram_block6a25.PORTADATAIN
data_a[26] => ram_block6a26.PORTADATAIN
data_a[27] => ram_block6a27.PORTADATAIN
data_a[28] => ram_block6a28.PORTADATAIN
data_a[29] => ram_block6a29.PORTADATAIN
data_a[30] => ram_block6a30.PORTADATAIN
data_a[31] => ram_block6a31.PORTADATAIN
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
q_b[16] <= ram_block6a16.PORTBDATAOUT
q_b[17] <= ram_block6a17.PORTBDATAOUT
q_b[18] <= ram_block6a18.PORTBDATAOUT
q_b[19] <= ram_block6a19.PORTBDATAOUT
q_b[20] <= ram_block6a20.PORTBDATAOUT
q_b[21] <= ram_block6a21.PORTBDATAOUT
q_b[22] <= ram_block6a22.PORTBDATAOUT
q_b[23] <= ram_block6a23.PORTBDATAOUT
q_b[24] <= ram_block6a24.PORTBDATAOUT
q_b[25] <= ram_block6a25.PORTBDATAOUT
q_b[26] <= ram_block6a26.PORTBDATAOUT
q_b[27] <= ram_block6a27.PORTBDATAOUT
q_b[28] <= ram_block6a28.PORTBDATAOUT
q_b[29] <= ram_block6a29.PORTBDATAOUT
q_b[30] <= ram_block6a30.PORTBDATAOUT
q_b[31] <= ram_block6a31.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_a => ram_block6a16.PORTAWE
wren_a => ram_block6a17.PORTAWE
wren_a => ram_block6a18.PORTAWE
wren_a => ram_block6a19.PORTAWE
wren_a => ram_block6a20.PORTAWE
wren_a => ram_block6a21.PORTAWE
wren_a => ram_block6a22.PORTAWE
wren_a => ram_block6a23.PORTAWE
wren_a => ram_block6a24.PORTAWE
wren_a => ram_block6a25.PORTAWE
wren_a => ram_block6a26.PORTAWE
wren_a => ram_block6a27.PORTAWE
wren_a => ram_block6a28.PORTAWE
wren_a => ram_block6a29.PORTAWE
wren_a => ram_block6a30.PORTAWE
wren_a => ram_block6a31.PORTAWE


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_172to184_bb5_c2_ene10_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_3e31:auto_generated|cntr_ckf:cntr1
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_172to184_bb5_c2_ene10_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_3e31:auto_generated|cntr_ckf:cntr1|cmpr_eac:cmpr7
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_select83_0_reg_184_fifo|altshift_taps:r_data_rtl_0
shiftin[0] => shift_taps_1e31:auto_generated.shiftin[0]
shiftin[1] => shift_taps_1e31:auto_generated.shiftin[1]
shiftin[2] => shift_taps_1e31:auto_generated.shiftin[2]
shiftin[3] => shift_taps_1e31:auto_generated.shiftin[3]
shiftin[4] => shift_taps_1e31:auto_generated.shiftin[4]
shiftin[5] => shift_taps_1e31:auto_generated.shiftin[5]
shiftin[6] => shift_taps_1e31:auto_generated.shiftin[6]
shiftin[7] => shift_taps_1e31:auto_generated.shiftin[7]
shiftin[8] => shift_taps_1e31:auto_generated.shiftin[8]
shiftin[9] => shift_taps_1e31:auto_generated.shiftin[9]
shiftin[10] => shift_taps_1e31:auto_generated.shiftin[10]
shiftin[11] => shift_taps_1e31:auto_generated.shiftin[11]
shiftin[12] => shift_taps_1e31:auto_generated.shiftin[12]
shiftin[13] => shift_taps_1e31:auto_generated.shiftin[13]
shiftin[14] => shift_taps_1e31:auto_generated.shiftin[14]
shiftin[15] => shift_taps_1e31:auto_generated.shiftin[15]
shiftin[16] => shift_taps_1e31:auto_generated.shiftin[16]
shiftin[17] => shift_taps_1e31:auto_generated.shiftin[17]
shiftin[18] => shift_taps_1e31:auto_generated.shiftin[18]
shiftin[19] => shift_taps_1e31:auto_generated.shiftin[19]
shiftin[20] => shift_taps_1e31:auto_generated.shiftin[20]
shiftin[21] => shift_taps_1e31:auto_generated.shiftin[21]
shiftin[22] => shift_taps_1e31:auto_generated.shiftin[22]
shiftin[23] => shift_taps_1e31:auto_generated.shiftin[23]
shiftin[24] => shift_taps_1e31:auto_generated.shiftin[24]
shiftin[25] => shift_taps_1e31:auto_generated.shiftin[25]
shiftin[26] => shift_taps_1e31:auto_generated.shiftin[26]
shiftin[27] => shift_taps_1e31:auto_generated.shiftin[27]
shiftin[28] => shift_taps_1e31:auto_generated.shiftin[28]
shiftin[29] => shift_taps_1e31:auto_generated.shiftin[29]
shiftin[30] => shift_taps_1e31:auto_generated.shiftin[30]
shiftin[31] => shift_taps_1e31:auto_generated.shiftin[31]
clock => shift_taps_1e31:auto_generated.clock
clken => ~NO_FANOUT~
shiftout[0] <= <GND>
shiftout[1] <= <GND>
shiftout[2] <= <GND>
shiftout[3] <= <GND>
shiftout[4] <= <GND>
shiftout[5] <= <GND>
shiftout[6] <= <GND>
shiftout[7] <= <GND>
shiftout[8] <= <GND>
shiftout[9] <= <GND>
shiftout[10] <= <GND>
shiftout[11] <= <GND>
shiftout[12] <= <GND>
shiftout[13] <= <GND>
shiftout[14] <= <GND>
shiftout[15] <= <GND>
shiftout[16] <= <GND>
shiftout[17] <= <GND>
shiftout[18] <= <GND>
shiftout[19] <= <GND>
shiftout[20] <= <GND>
shiftout[21] <= <GND>
shiftout[22] <= <GND>
shiftout[23] <= <GND>
shiftout[24] <= <GND>
shiftout[25] <= <GND>
shiftout[26] <= <GND>
shiftout[27] <= <GND>
shiftout[28] <= <GND>
shiftout[29] <= <GND>
shiftout[30] <= <GND>
shiftout[31] <= <GND>
taps[0] <= shift_taps_1e31:auto_generated.taps[0]
taps[1] <= shift_taps_1e31:auto_generated.taps[1]
taps[2] <= shift_taps_1e31:auto_generated.taps[2]
taps[3] <= shift_taps_1e31:auto_generated.taps[3]
taps[4] <= shift_taps_1e31:auto_generated.taps[4]
taps[5] <= shift_taps_1e31:auto_generated.taps[5]
taps[6] <= shift_taps_1e31:auto_generated.taps[6]
taps[7] <= shift_taps_1e31:auto_generated.taps[7]
taps[8] <= shift_taps_1e31:auto_generated.taps[8]
taps[9] <= shift_taps_1e31:auto_generated.taps[9]
taps[10] <= shift_taps_1e31:auto_generated.taps[10]
taps[11] <= shift_taps_1e31:auto_generated.taps[11]
taps[12] <= shift_taps_1e31:auto_generated.taps[12]
taps[13] <= shift_taps_1e31:auto_generated.taps[13]
taps[14] <= shift_taps_1e31:auto_generated.taps[14]
taps[15] <= shift_taps_1e31:auto_generated.taps[15]
taps[16] <= shift_taps_1e31:auto_generated.taps[16]
taps[17] <= shift_taps_1e31:auto_generated.taps[17]
taps[18] <= shift_taps_1e31:auto_generated.taps[18]
taps[19] <= shift_taps_1e31:auto_generated.taps[19]
taps[20] <= shift_taps_1e31:auto_generated.taps[20]
taps[21] <= shift_taps_1e31:auto_generated.taps[21]
taps[22] <= shift_taps_1e31:auto_generated.taps[22]
taps[23] <= shift_taps_1e31:auto_generated.taps[23]
taps[24] <= shift_taps_1e31:auto_generated.taps[24]
taps[25] <= shift_taps_1e31:auto_generated.taps[25]
taps[26] <= shift_taps_1e31:auto_generated.taps[26]
taps[27] <= shift_taps_1e31:auto_generated.taps[27]
taps[28] <= shift_taps_1e31:auto_generated.taps[28]
taps[29] <= shift_taps_1e31:auto_generated.taps[29]
taps[30] <= shift_taps_1e31:auto_generated.taps[30]
taps[31] <= shift_taps_1e31:auto_generated.taps[31]
aclr => ~NO_FANOUT~


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_select83_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated
clock => altsyncram_7ce1:altsyncram5.clock0
clock => altsyncram_7ce1:altsyncram5.clock1
clock => cntr_akf:cntr1.clock
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
shiftin[0] => altsyncram_7ce1:altsyncram5.data_a[0]
shiftin[1] => altsyncram_7ce1:altsyncram5.data_a[1]
shiftin[2] => altsyncram_7ce1:altsyncram5.data_a[2]
shiftin[3] => altsyncram_7ce1:altsyncram5.data_a[3]
shiftin[4] => altsyncram_7ce1:altsyncram5.data_a[4]
shiftin[5] => altsyncram_7ce1:altsyncram5.data_a[5]
shiftin[6] => altsyncram_7ce1:altsyncram5.data_a[6]
shiftin[7] => altsyncram_7ce1:altsyncram5.data_a[7]
shiftin[8] => altsyncram_7ce1:altsyncram5.data_a[8]
shiftin[9] => altsyncram_7ce1:altsyncram5.data_a[9]
shiftin[10] => altsyncram_7ce1:altsyncram5.data_a[10]
shiftin[11] => altsyncram_7ce1:altsyncram5.data_a[11]
shiftin[12] => altsyncram_7ce1:altsyncram5.data_a[12]
shiftin[13] => altsyncram_7ce1:altsyncram5.data_a[13]
shiftin[14] => altsyncram_7ce1:altsyncram5.data_a[14]
shiftin[15] => altsyncram_7ce1:altsyncram5.data_a[15]
shiftin[16] => altsyncram_7ce1:altsyncram5.data_a[16]
shiftin[17] => altsyncram_7ce1:altsyncram5.data_a[17]
shiftin[18] => altsyncram_7ce1:altsyncram5.data_a[18]
shiftin[19] => altsyncram_7ce1:altsyncram5.data_a[19]
shiftin[20] => altsyncram_7ce1:altsyncram5.data_a[20]
shiftin[21] => altsyncram_7ce1:altsyncram5.data_a[21]
shiftin[22] => altsyncram_7ce1:altsyncram5.data_a[22]
shiftin[23] => altsyncram_7ce1:altsyncram5.data_a[23]
shiftin[24] => altsyncram_7ce1:altsyncram5.data_a[24]
shiftin[25] => altsyncram_7ce1:altsyncram5.data_a[25]
shiftin[26] => altsyncram_7ce1:altsyncram5.data_a[26]
shiftin[27] => altsyncram_7ce1:altsyncram5.data_a[27]
shiftin[28] => altsyncram_7ce1:altsyncram5.data_a[28]
shiftin[29] => altsyncram_7ce1:altsyncram5.data_a[29]
shiftin[30] => altsyncram_7ce1:altsyncram5.data_a[30]
shiftin[31] => altsyncram_7ce1:altsyncram5.data_a[31]
shiftout[0] <= altsyncram_7ce1:altsyncram5.q_b[0]
shiftout[1] <= altsyncram_7ce1:altsyncram5.q_b[1]
shiftout[2] <= altsyncram_7ce1:altsyncram5.q_b[2]
shiftout[3] <= altsyncram_7ce1:altsyncram5.q_b[3]
shiftout[4] <= altsyncram_7ce1:altsyncram5.q_b[4]
shiftout[5] <= altsyncram_7ce1:altsyncram5.q_b[5]
shiftout[6] <= altsyncram_7ce1:altsyncram5.q_b[6]
shiftout[7] <= altsyncram_7ce1:altsyncram5.q_b[7]
shiftout[8] <= altsyncram_7ce1:altsyncram5.q_b[8]
shiftout[9] <= altsyncram_7ce1:altsyncram5.q_b[9]
shiftout[10] <= altsyncram_7ce1:altsyncram5.q_b[10]
shiftout[11] <= altsyncram_7ce1:altsyncram5.q_b[11]
shiftout[12] <= altsyncram_7ce1:altsyncram5.q_b[12]
shiftout[13] <= altsyncram_7ce1:altsyncram5.q_b[13]
shiftout[14] <= altsyncram_7ce1:altsyncram5.q_b[14]
shiftout[15] <= altsyncram_7ce1:altsyncram5.q_b[15]
shiftout[16] <= altsyncram_7ce1:altsyncram5.q_b[16]
shiftout[17] <= altsyncram_7ce1:altsyncram5.q_b[17]
shiftout[18] <= altsyncram_7ce1:altsyncram5.q_b[18]
shiftout[19] <= altsyncram_7ce1:altsyncram5.q_b[19]
shiftout[20] <= altsyncram_7ce1:altsyncram5.q_b[20]
shiftout[21] <= altsyncram_7ce1:altsyncram5.q_b[21]
shiftout[22] <= altsyncram_7ce1:altsyncram5.q_b[22]
shiftout[23] <= altsyncram_7ce1:altsyncram5.q_b[23]
shiftout[24] <= altsyncram_7ce1:altsyncram5.q_b[24]
shiftout[25] <= altsyncram_7ce1:altsyncram5.q_b[25]
shiftout[26] <= altsyncram_7ce1:altsyncram5.q_b[26]
shiftout[27] <= altsyncram_7ce1:altsyncram5.q_b[27]
shiftout[28] <= altsyncram_7ce1:altsyncram5.q_b[28]
shiftout[29] <= altsyncram_7ce1:altsyncram5.q_b[29]
shiftout[30] <= altsyncram_7ce1:altsyncram5.q_b[30]
shiftout[31] <= altsyncram_7ce1:altsyncram5.q_b[31]
taps[0] <= altsyncram_7ce1:altsyncram5.q_b[0]
taps[1] <= altsyncram_7ce1:altsyncram5.q_b[1]
taps[2] <= altsyncram_7ce1:altsyncram5.q_b[2]
taps[3] <= altsyncram_7ce1:altsyncram5.q_b[3]
taps[4] <= altsyncram_7ce1:altsyncram5.q_b[4]
taps[5] <= altsyncram_7ce1:altsyncram5.q_b[5]
taps[6] <= altsyncram_7ce1:altsyncram5.q_b[6]
taps[7] <= altsyncram_7ce1:altsyncram5.q_b[7]
taps[8] <= altsyncram_7ce1:altsyncram5.q_b[8]
taps[9] <= altsyncram_7ce1:altsyncram5.q_b[9]
taps[10] <= altsyncram_7ce1:altsyncram5.q_b[10]
taps[11] <= altsyncram_7ce1:altsyncram5.q_b[11]
taps[12] <= altsyncram_7ce1:altsyncram5.q_b[12]
taps[13] <= altsyncram_7ce1:altsyncram5.q_b[13]
taps[14] <= altsyncram_7ce1:altsyncram5.q_b[14]
taps[15] <= altsyncram_7ce1:altsyncram5.q_b[15]
taps[16] <= altsyncram_7ce1:altsyncram5.q_b[16]
taps[17] <= altsyncram_7ce1:altsyncram5.q_b[17]
taps[18] <= altsyncram_7ce1:altsyncram5.q_b[18]
taps[19] <= altsyncram_7ce1:altsyncram5.q_b[19]
taps[20] <= altsyncram_7ce1:altsyncram5.q_b[20]
taps[21] <= altsyncram_7ce1:altsyncram5.q_b[21]
taps[22] <= altsyncram_7ce1:altsyncram5.q_b[22]
taps[23] <= altsyncram_7ce1:altsyncram5.q_b[23]
taps[24] <= altsyncram_7ce1:altsyncram5.q_b[24]
taps[25] <= altsyncram_7ce1:altsyncram5.q_b[25]
taps[26] <= altsyncram_7ce1:altsyncram5.q_b[26]
taps[27] <= altsyncram_7ce1:altsyncram5.q_b[27]
taps[28] <= altsyncram_7ce1:altsyncram5.q_b[28]
taps[29] <= altsyncram_7ce1:altsyncram5.q_b[29]
taps[30] <= altsyncram_7ce1:altsyncram5.q_b[30]
taps[31] <= altsyncram_7ce1:altsyncram5.q_b[31]


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_select83_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated|altsyncram_7ce1:altsyncram5
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[0] => ram_block6a16.PORTAADDR
address_a[0] => ram_block6a17.PORTAADDR
address_a[0] => ram_block6a18.PORTAADDR
address_a[0] => ram_block6a19.PORTAADDR
address_a[0] => ram_block6a20.PORTAADDR
address_a[0] => ram_block6a21.PORTAADDR
address_a[0] => ram_block6a22.PORTAADDR
address_a[0] => ram_block6a23.PORTAADDR
address_a[0] => ram_block6a24.PORTAADDR
address_a[0] => ram_block6a25.PORTAADDR
address_a[0] => ram_block6a26.PORTAADDR
address_a[0] => ram_block6a27.PORTAADDR
address_a[0] => ram_block6a28.PORTAADDR
address_a[0] => ram_block6a29.PORTAADDR
address_a[0] => ram_block6a30.PORTAADDR
address_a[0] => ram_block6a31.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[1] => ram_block6a16.PORTAADDR1
address_a[1] => ram_block6a17.PORTAADDR1
address_a[1] => ram_block6a18.PORTAADDR1
address_a[1] => ram_block6a19.PORTAADDR1
address_a[1] => ram_block6a20.PORTAADDR1
address_a[1] => ram_block6a21.PORTAADDR1
address_a[1] => ram_block6a22.PORTAADDR1
address_a[1] => ram_block6a23.PORTAADDR1
address_a[1] => ram_block6a24.PORTAADDR1
address_a[1] => ram_block6a25.PORTAADDR1
address_a[1] => ram_block6a26.PORTAADDR1
address_a[1] => ram_block6a27.PORTAADDR1
address_a[1] => ram_block6a28.PORTAADDR1
address_a[1] => ram_block6a29.PORTAADDR1
address_a[1] => ram_block6a30.PORTAADDR1
address_a[1] => ram_block6a31.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[2] => ram_block6a16.PORTAADDR2
address_a[2] => ram_block6a17.PORTAADDR2
address_a[2] => ram_block6a18.PORTAADDR2
address_a[2] => ram_block6a19.PORTAADDR2
address_a[2] => ram_block6a20.PORTAADDR2
address_a[2] => ram_block6a21.PORTAADDR2
address_a[2] => ram_block6a22.PORTAADDR2
address_a[2] => ram_block6a23.PORTAADDR2
address_a[2] => ram_block6a24.PORTAADDR2
address_a[2] => ram_block6a25.PORTAADDR2
address_a[2] => ram_block6a26.PORTAADDR2
address_a[2] => ram_block6a27.PORTAADDR2
address_a[2] => ram_block6a28.PORTAADDR2
address_a[2] => ram_block6a29.PORTAADDR2
address_a[2] => ram_block6a30.PORTAADDR2
address_a[2] => ram_block6a31.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[3] => ram_block6a16.PORTAADDR3
address_a[3] => ram_block6a17.PORTAADDR3
address_a[3] => ram_block6a18.PORTAADDR3
address_a[3] => ram_block6a19.PORTAADDR3
address_a[3] => ram_block6a20.PORTAADDR3
address_a[3] => ram_block6a21.PORTAADDR3
address_a[3] => ram_block6a22.PORTAADDR3
address_a[3] => ram_block6a23.PORTAADDR3
address_a[3] => ram_block6a24.PORTAADDR3
address_a[3] => ram_block6a25.PORTAADDR3
address_a[3] => ram_block6a26.PORTAADDR3
address_a[3] => ram_block6a27.PORTAADDR3
address_a[3] => ram_block6a28.PORTAADDR3
address_a[3] => ram_block6a29.PORTAADDR3
address_a[3] => ram_block6a30.PORTAADDR3
address_a[3] => ram_block6a31.PORTAADDR3
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[0] => ram_block6a16.PORTBADDR
address_b[0] => ram_block6a17.PORTBADDR
address_b[0] => ram_block6a18.PORTBADDR
address_b[0] => ram_block6a19.PORTBADDR
address_b[0] => ram_block6a20.PORTBADDR
address_b[0] => ram_block6a21.PORTBADDR
address_b[0] => ram_block6a22.PORTBADDR
address_b[0] => ram_block6a23.PORTBADDR
address_b[0] => ram_block6a24.PORTBADDR
address_b[0] => ram_block6a25.PORTBADDR
address_b[0] => ram_block6a26.PORTBADDR
address_b[0] => ram_block6a27.PORTBADDR
address_b[0] => ram_block6a28.PORTBADDR
address_b[0] => ram_block6a29.PORTBADDR
address_b[0] => ram_block6a30.PORTBADDR
address_b[0] => ram_block6a31.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[1] => ram_block6a16.PORTBADDR1
address_b[1] => ram_block6a17.PORTBADDR1
address_b[1] => ram_block6a18.PORTBADDR1
address_b[1] => ram_block6a19.PORTBADDR1
address_b[1] => ram_block6a20.PORTBADDR1
address_b[1] => ram_block6a21.PORTBADDR1
address_b[1] => ram_block6a22.PORTBADDR1
address_b[1] => ram_block6a23.PORTBADDR1
address_b[1] => ram_block6a24.PORTBADDR1
address_b[1] => ram_block6a25.PORTBADDR1
address_b[1] => ram_block6a26.PORTBADDR1
address_b[1] => ram_block6a27.PORTBADDR1
address_b[1] => ram_block6a28.PORTBADDR1
address_b[1] => ram_block6a29.PORTBADDR1
address_b[1] => ram_block6a30.PORTBADDR1
address_b[1] => ram_block6a31.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[2] => ram_block6a16.PORTBADDR2
address_b[2] => ram_block6a17.PORTBADDR2
address_b[2] => ram_block6a18.PORTBADDR2
address_b[2] => ram_block6a19.PORTBADDR2
address_b[2] => ram_block6a20.PORTBADDR2
address_b[2] => ram_block6a21.PORTBADDR2
address_b[2] => ram_block6a22.PORTBADDR2
address_b[2] => ram_block6a23.PORTBADDR2
address_b[2] => ram_block6a24.PORTBADDR2
address_b[2] => ram_block6a25.PORTBADDR2
address_b[2] => ram_block6a26.PORTBADDR2
address_b[2] => ram_block6a27.PORTBADDR2
address_b[2] => ram_block6a28.PORTBADDR2
address_b[2] => ram_block6a29.PORTBADDR2
address_b[2] => ram_block6a30.PORTBADDR2
address_b[2] => ram_block6a31.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[3] => ram_block6a16.PORTBADDR3
address_b[3] => ram_block6a17.PORTBADDR3
address_b[3] => ram_block6a18.PORTBADDR3
address_b[3] => ram_block6a19.PORTBADDR3
address_b[3] => ram_block6a20.PORTBADDR3
address_b[3] => ram_block6a21.PORTBADDR3
address_b[3] => ram_block6a22.PORTBADDR3
address_b[3] => ram_block6a23.PORTBADDR3
address_b[3] => ram_block6a24.PORTBADDR3
address_b[3] => ram_block6a25.PORTBADDR3
address_b[3] => ram_block6a26.PORTBADDR3
address_b[3] => ram_block6a27.PORTBADDR3
address_b[3] => ram_block6a28.PORTBADDR3
address_b[3] => ram_block6a29.PORTBADDR3
address_b[3] => ram_block6a30.PORTBADDR3
address_b[3] => ram_block6a31.PORTBADDR3
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock0 => ram_block6a16.CLK0
clock0 => ram_block6a17.CLK0
clock0 => ram_block6a18.CLK0
clock0 => ram_block6a19.CLK0
clock0 => ram_block6a20.CLK0
clock0 => ram_block6a21.CLK0
clock0 => ram_block6a22.CLK0
clock0 => ram_block6a23.CLK0
clock0 => ram_block6a24.CLK0
clock0 => ram_block6a25.CLK0
clock0 => ram_block6a26.CLK0
clock0 => ram_block6a27.CLK0
clock0 => ram_block6a28.CLK0
clock0 => ram_block6a29.CLK0
clock0 => ram_block6a30.CLK0
clock0 => ram_block6a31.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clock1 => ram_block6a16.CLK1
clock1 => ram_block6a17.CLK1
clock1 => ram_block6a18.CLK1
clock1 => ram_block6a19.CLK1
clock1 => ram_block6a20.CLK1
clock1 => ram_block6a21.CLK1
clock1 => ram_block6a22.CLK1
clock1 => ram_block6a23.CLK1
clock1 => ram_block6a24.CLK1
clock1 => ram_block6a25.CLK1
clock1 => ram_block6a26.CLK1
clock1 => ram_block6a27.CLK1
clock1 => ram_block6a28.CLK1
clock1 => ram_block6a29.CLK1
clock1 => ram_block6a30.CLK1
clock1 => ram_block6a31.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken0 => ram_block6a16.ENA0
clocken0 => ram_block6a17.ENA0
clocken0 => ram_block6a18.ENA0
clocken0 => ram_block6a19.ENA0
clocken0 => ram_block6a20.ENA0
clocken0 => ram_block6a21.ENA0
clocken0 => ram_block6a22.ENA0
clocken0 => ram_block6a23.ENA0
clocken0 => ram_block6a24.ENA0
clocken0 => ram_block6a25.ENA0
clocken0 => ram_block6a26.ENA0
clocken0 => ram_block6a27.ENA0
clocken0 => ram_block6a28.ENA0
clocken0 => ram_block6a29.ENA0
clocken0 => ram_block6a30.ENA0
clocken0 => ram_block6a31.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
clocken1 => ram_block6a16.ENA1
clocken1 => ram_block6a17.ENA1
clocken1 => ram_block6a18.ENA1
clocken1 => ram_block6a19.ENA1
clocken1 => ram_block6a20.ENA1
clocken1 => ram_block6a21.ENA1
clocken1 => ram_block6a22.ENA1
clocken1 => ram_block6a23.ENA1
clocken1 => ram_block6a24.ENA1
clocken1 => ram_block6a25.ENA1
clocken1 => ram_block6a26.ENA1
clocken1 => ram_block6a27.ENA1
clocken1 => ram_block6a28.ENA1
clocken1 => ram_block6a29.ENA1
clocken1 => ram_block6a30.ENA1
clocken1 => ram_block6a31.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_a[16] => ram_block6a16.PORTADATAIN
data_a[17] => ram_block6a17.PORTADATAIN
data_a[18] => ram_block6a18.PORTADATAIN
data_a[19] => ram_block6a19.PORTADATAIN
data_a[20] => ram_block6a20.PORTADATAIN
data_a[21] => ram_block6a21.PORTADATAIN
data_a[22] => ram_block6a22.PORTADATAIN
data_a[23] => ram_block6a23.PORTADATAIN
data_a[24] => ram_block6a24.PORTADATAIN
data_a[25] => ram_block6a25.PORTADATAIN
data_a[26] => ram_block6a26.PORTADATAIN
data_a[27] => ram_block6a27.PORTADATAIN
data_a[28] => ram_block6a28.PORTADATAIN
data_a[29] => ram_block6a29.PORTADATAIN
data_a[30] => ram_block6a30.PORTADATAIN
data_a[31] => ram_block6a31.PORTADATAIN
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
q_b[16] <= ram_block6a16.PORTBDATAOUT
q_b[17] <= ram_block6a17.PORTBDATAOUT
q_b[18] <= ram_block6a18.PORTBDATAOUT
q_b[19] <= ram_block6a19.PORTBDATAOUT
q_b[20] <= ram_block6a20.PORTBDATAOUT
q_b[21] <= ram_block6a21.PORTBDATAOUT
q_b[22] <= ram_block6a22.PORTBDATAOUT
q_b[23] <= ram_block6a23.PORTBDATAOUT
q_b[24] <= ram_block6a24.PORTBDATAOUT
q_b[25] <= ram_block6a25.PORTBDATAOUT
q_b[26] <= ram_block6a26.PORTBDATAOUT
q_b[27] <= ram_block6a27.PORTBDATAOUT
q_b[28] <= ram_block6a28.PORTBDATAOUT
q_b[29] <= ram_block6a29.PORTBDATAOUT
q_b[30] <= ram_block6a30.PORTBDATAOUT
q_b[31] <= ram_block6a31.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_a => ram_block6a16.PORTAWE
wren_a => ram_block6a17.PORTAWE
wren_a => ram_block6a18.PORTAWE
wren_a => ram_block6a19.PORTAWE
wren_a => ram_block6a20.PORTAWE
wren_a => ram_block6a21.PORTAWE
wren_a => ram_block6a22.PORTAWE
wren_a => ram_block6a23.PORTAWE
wren_a => ram_block6a24.PORTAWE
wren_a => ram_block6a25.PORTAWE
wren_a => ram_block6a26.PORTAWE
wren_a => ram_block6a27.PORTAWE
wren_a => ram_block6a28.PORTAWE
wren_a => ram_block6a29.PORTAWE
wren_a => ram_block6a30.PORTAWE
wren_a => ram_block6a31.PORTAWE


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_select83_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated|cntr_akf:cntr1
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_select83_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated|cntr_akf:cntr1|cmpr_eac:cmpr7
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_c_332_LC_OuterPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0
shiftin[0] => shift_taps_1e31:auto_generated.shiftin[0]
shiftin[1] => shift_taps_1e31:auto_generated.shiftin[1]
shiftin[2] => shift_taps_1e31:auto_generated.shiftin[2]
shiftin[3] => shift_taps_1e31:auto_generated.shiftin[3]
shiftin[4] => shift_taps_1e31:auto_generated.shiftin[4]
shiftin[5] => shift_taps_1e31:auto_generated.shiftin[5]
shiftin[6] => shift_taps_1e31:auto_generated.shiftin[6]
shiftin[7] => shift_taps_1e31:auto_generated.shiftin[7]
shiftin[8] => shift_taps_1e31:auto_generated.shiftin[8]
shiftin[9] => shift_taps_1e31:auto_generated.shiftin[9]
shiftin[10] => shift_taps_1e31:auto_generated.shiftin[10]
shiftin[11] => shift_taps_1e31:auto_generated.shiftin[11]
shiftin[12] => shift_taps_1e31:auto_generated.shiftin[12]
shiftin[13] => shift_taps_1e31:auto_generated.shiftin[13]
shiftin[14] => shift_taps_1e31:auto_generated.shiftin[14]
shiftin[15] => shift_taps_1e31:auto_generated.shiftin[15]
shiftin[16] => shift_taps_1e31:auto_generated.shiftin[16]
shiftin[17] => shift_taps_1e31:auto_generated.shiftin[17]
shiftin[18] => shift_taps_1e31:auto_generated.shiftin[18]
shiftin[19] => shift_taps_1e31:auto_generated.shiftin[19]
shiftin[20] => shift_taps_1e31:auto_generated.shiftin[20]
shiftin[21] => shift_taps_1e31:auto_generated.shiftin[21]
shiftin[22] => shift_taps_1e31:auto_generated.shiftin[22]
shiftin[23] => shift_taps_1e31:auto_generated.shiftin[23]
shiftin[24] => shift_taps_1e31:auto_generated.shiftin[24]
shiftin[25] => shift_taps_1e31:auto_generated.shiftin[25]
shiftin[26] => shift_taps_1e31:auto_generated.shiftin[26]
shiftin[27] => shift_taps_1e31:auto_generated.shiftin[27]
shiftin[28] => shift_taps_1e31:auto_generated.shiftin[28]
shiftin[29] => shift_taps_1e31:auto_generated.shiftin[29]
shiftin[30] => shift_taps_1e31:auto_generated.shiftin[30]
shiftin[31] => shift_taps_1e31:auto_generated.shiftin[31]
clock => shift_taps_1e31:auto_generated.clock
clken => ~NO_FANOUT~
shiftout[0] <= <GND>
shiftout[1] <= <GND>
shiftout[2] <= <GND>
shiftout[3] <= <GND>
shiftout[4] <= <GND>
shiftout[5] <= <GND>
shiftout[6] <= <GND>
shiftout[7] <= <GND>
shiftout[8] <= <GND>
shiftout[9] <= <GND>
shiftout[10] <= <GND>
shiftout[11] <= <GND>
shiftout[12] <= <GND>
shiftout[13] <= <GND>
shiftout[14] <= <GND>
shiftout[15] <= <GND>
shiftout[16] <= <GND>
shiftout[17] <= <GND>
shiftout[18] <= <GND>
shiftout[19] <= <GND>
shiftout[20] <= <GND>
shiftout[21] <= <GND>
shiftout[22] <= <GND>
shiftout[23] <= <GND>
shiftout[24] <= <GND>
shiftout[25] <= <GND>
shiftout[26] <= <GND>
shiftout[27] <= <GND>
shiftout[28] <= <GND>
shiftout[29] <= <GND>
shiftout[30] <= <GND>
shiftout[31] <= <GND>
taps[0] <= shift_taps_1e31:auto_generated.taps[0]
taps[1] <= shift_taps_1e31:auto_generated.taps[1]
taps[2] <= shift_taps_1e31:auto_generated.taps[2]
taps[3] <= shift_taps_1e31:auto_generated.taps[3]
taps[4] <= shift_taps_1e31:auto_generated.taps[4]
taps[5] <= shift_taps_1e31:auto_generated.taps[5]
taps[6] <= shift_taps_1e31:auto_generated.taps[6]
taps[7] <= shift_taps_1e31:auto_generated.taps[7]
taps[8] <= shift_taps_1e31:auto_generated.taps[8]
taps[9] <= shift_taps_1e31:auto_generated.taps[9]
taps[10] <= shift_taps_1e31:auto_generated.taps[10]
taps[11] <= shift_taps_1e31:auto_generated.taps[11]
taps[12] <= shift_taps_1e31:auto_generated.taps[12]
taps[13] <= shift_taps_1e31:auto_generated.taps[13]
taps[14] <= shift_taps_1e31:auto_generated.taps[14]
taps[15] <= shift_taps_1e31:auto_generated.taps[15]
taps[16] <= shift_taps_1e31:auto_generated.taps[16]
taps[17] <= shift_taps_1e31:auto_generated.taps[17]
taps[18] <= shift_taps_1e31:auto_generated.taps[18]
taps[19] <= shift_taps_1e31:auto_generated.taps[19]
taps[20] <= shift_taps_1e31:auto_generated.taps[20]
taps[21] <= shift_taps_1e31:auto_generated.taps[21]
taps[22] <= shift_taps_1e31:auto_generated.taps[22]
taps[23] <= shift_taps_1e31:auto_generated.taps[23]
taps[24] <= shift_taps_1e31:auto_generated.taps[24]
taps[25] <= shift_taps_1e31:auto_generated.taps[25]
taps[26] <= shift_taps_1e31:auto_generated.taps[26]
taps[27] <= shift_taps_1e31:auto_generated.taps[27]
taps[28] <= shift_taps_1e31:auto_generated.taps[28]
taps[29] <= shift_taps_1e31:auto_generated.taps[29]
taps[30] <= shift_taps_1e31:auto_generated.taps[30]
taps[31] <= shift_taps_1e31:auto_generated.taps[31]
aclr => ~NO_FANOUT~


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_c_332_LC_OuterPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated
clock => altsyncram_7ce1:altsyncram5.clock0
clock => altsyncram_7ce1:altsyncram5.clock1
clock => cntr_akf:cntr1.clock
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
shiftin[0] => altsyncram_7ce1:altsyncram5.data_a[0]
shiftin[1] => altsyncram_7ce1:altsyncram5.data_a[1]
shiftin[2] => altsyncram_7ce1:altsyncram5.data_a[2]
shiftin[3] => altsyncram_7ce1:altsyncram5.data_a[3]
shiftin[4] => altsyncram_7ce1:altsyncram5.data_a[4]
shiftin[5] => altsyncram_7ce1:altsyncram5.data_a[5]
shiftin[6] => altsyncram_7ce1:altsyncram5.data_a[6]
shiftin[7] => altsyncram_7ce1:altsyncram5.data_a[7]
shiftin[8] => altsyncram_7ce1:altsyncram5.data_a[8]
shiftin[9] => altsyncram_7ce1:altsyncram5.data_a[9]
shiftin[10] => altsyncram_7ce1:altsyncram5.data_a[10]
shiftin[11] => altsyncram_7ce1:altsyncram5.data_a[11]
shiftin[12] => altsyncram_7ce1:altsyncram5.data_a[12]
shiftin[13] => altsyncram_7ce1:altsyncram5.data_a[13]
shiftin[14] => altsyncram_7ce1:altsyncram5.data_a[14]
shiftin[15] => altsyncram_7ce1:altsyncram5.data_a[15]
shiftin[16] => altsyncram_7ce1:altsyncram5.data_a[16]
shiftin[17] => altsyncram_7ce1:altsyncram5.data_a[17]
shiftin[18] => altsyncram_7ce1:altsyncram5.data_a[18]
shiftin[19] => altsyncram_7ce1:altsyncram5.data_a[19]
shiftin[20] => altsyncram_7ce1:altsyncram5.data_a[20]
shiftin[21] => altsyncram_7ce1:altsyncram5.data_a[21]
shiftin[22] => altsyncram_7ce1:altsyncram5.data_a[22]
shiftin[23] => altsyncram_7ce1:altsyncram5.data_a[23]
shiftin[24] => altsyncram_7ce1:altsyncram5.data_a[24]
shiftin[25] => altsyncram_7ce1:altsyncram5.data_a[25]
shiftin[26] => altsyncram_7ce1:altsyncram5.data_a[26]
shiftin[27] => altsyncram_7ce1:altsyncram5.data_a[27]
shiftin[28] => altsyncram_7ce1:altsyncram5.data_a[28]
shiftin[29] => altsyncram_7ce1:altsyncram5.data_a[29]
shiftin[30] => altsyncram_7ce1:altsyncram5.data_a[30]
shiftin[31] => altsyncram_7ce1:altsyncram5.data_a[31]
shiftout[0] <= altsyncram_7ce1:altsyncram5.q_b[0]
shiftout[1] <= altsyncram_7ce1:altsyncram5.q_b[1]
shiftout[2] <= altsyncram_7ce1:altsyncram5.q_b[2]
shiftout[3] <= altsyncram_7ce1:altsyncram5.q_b[3]
shiftout[4] <= altsyncram_7ce1:altsyncram5.q_b[4]
shiftout[5] <= altsyncram_7ce1:altsyncram5.q_b[5]
shiftout[6] <= altsyncram_7ce1:altsyncram5.q_b[6]
shiftout[7] <= altsyncram_7ce1:altsyncram5.q_b[7]
shiftout[8] <= altsyncram_7ce1:altsyncram5.q_b[8]
shiftout[9] <= altsyncram_7ce1:altsyncram5.q_b[9]
shiftout[10] <= altsyncram_7ce1:altsyncram5.q_b[10]
shiftout[11] <= altsyncram_7ce1:altsyncram5.q_b[11]
shiftout[12] <= altsyncram_7ce1:altsyncram5.q_b[12]
shiftout[13] <= altsyncram_7ce1:altsyncram5.q_b[13]
shiftout[14] <= altsyncram_7ce1:altsyncram5.q_b[14]
shiftout[15] <= altsyncram_7ce1:altsyncram5.q_b[15]
shiftout[16] <= altsyncram_7ce1:altsyncram5.q_b[16]
shiftout[17] <= altsyncram_7ce1:altsyncram5.q_b[17]
shiftout[18] <= altsyncram_7ce1:altsyncram5.q_b[18]
shiftout[19] <= altsyncram_7ce1:altsyncram5.q_b[19]
shiftout[20] <= altsyncram_7ce1:altsyncram5.q_b[20]
shiftout[21] <= altsyncram_7ce1:altsyncram5.q_b[21]
shiftout[22] <= altsyncram_7ce1:altsyncram5.q_b[22]
shiftout[23] <= altsyncram_7ce1:altsyncram5.q_b[23]
shiftout[24] <= altsyncram_7ce1:altsyncram5.q_b[24]
shiftout[25] <= altsyncram_7ce1:altsyncram5.q_b[25]
shiftout[26] <= altsyncram_7ce1:altsyncram5.q_b[26]
shiftout[27] <= altsyncram_7ce1:altsyncram5.q_b[27]
shiftout[28] <= altsyncram_7ce1:altsyncram5.q_b[28]
shiftout[29] <= altsyncram_7ce1:altsyncram5.q_b[29]
shiftout[30] <= altsyncram_7ce1:altsyncram5.q_b[30]
shiftout[31] <= altsyncram_7ce1:altsyncram5.q_b[31]
taps[0] <= altsyncram_7ce1:altsyncram5.q_b[0]
taps[1] <= altsyncram_7ce1:altsyncram5.q_b[1]
taps[2] <= altsyncram_7ce1:altsyncram5.q_b[2]
taps[3] <= altsyncram_7ce1:altsyncram5.q_b[3]
taps[4] <= altsyncram_7ce1:altsyncram5.q_b[4]
taps[5] <= altsyncram_7ce1:altsyncram5.q_b[5]
taps[6] <= altsyncram_7ce1:altsyncram5.q_b[6]
taps[7] <= altsyncram_7ce1:altsyncram5.q_b[7]
taps[8] <= altsyncram_7ce1:altsyncram5.q_b[8]
taps[9] <= altsyncram_7ce1:altsyncram5.q_b[9]
taps[10] <= altsyncram_7ce1:altsyncram5.q_b[10]
taps[11] <= altsyncram_7ce1:altsyncram5.q_b[11]
taps[12] <= altsyncram_7ce1:altsyncram5.q_b[12]
taps[13] <= altsyncram_7ce1:altsyncram5.q_b[13]
taps[14] <= altsyncram_7ce1:altsyncram5.q_b[14]
taps[15] <= altsyncram_7ce1:altsyncram5.q_b[15]
taps[16] <= altsyncram_7ce1:altsyncram5.q_b[16]
taps[17] <= altsyncram_7ce1:altsyncram5.q_b[17]
taps[18] <= altsyncram_7ce1:altsyncram5.q_b[18]
taps[19] <= altsyncram_7ce1:altsyncram5.q_b[19]
taps[20] <= altsyncram_7ce1:altsyncram5.q_b[20]
taps[21] <= altsyncram_7ce1:altsyncram5.q_b[21]
taps[22] <= altsyncram_7ce1:altsyncram5.q_b[22]
taps[23] <= altsyncram_7ce1:altsyncram5.q_b[23]
taps[24] <= altsyncram_7ce1:altsyncram5.q_b[24]
taps[25] <= altsyncram_7ce1:altsyncram5.q_b[25]
taps[26] <= altsyncram_7ce1:altsyncram5.q_b[26]
taps[27] <= altsyncram_7ce1:altsyncram5.q_b[27]
taps[28] <= altsyncram_7ce1:altsyncram5.q_b[28]
taps[29] <= altsyncram_7ce1:altsyncram5.q_b[29]
taps[30] <= altsyncram_7ce1:altsyncram5.q_b[30]
taps[31] <= altsyncram_7ce1:altsyncram5.q_b[31]


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_c_332_LC_OuterPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated|altsyncram_7ce1:altsyncram5
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[0] => ram_block6a16.PORTAADDR
address_a[0] => ram_block6a17.PORTAADDR
address_a[0] => ram_block6a18.PORTAADDR
address_a[0] => ram_block6a19.PORTAADDR
address_a[0] => ram_block6a20.PORTAADDR
address_a[0] => ram_block6a21.PORTAADDR
address_a[0] => ram_block6a22.PORTAADDR
address_a[0] => ram_block6a23.PORTAADDR
address_a[0] => ram_block6a24.PORTAADDR
address_a[0] => ram_block6a25.PORTAADDR
address_a[0] => ram_block6a26.PORTAADDR
address_a[0] => ram_block6a27.PORTAADDR
address_a[0] => ram_block6a28.PORTAADDR
address_a[0] => ram_block6a29.PORTAADDR
address_a[0] => ram_block6a30.PORTAADDR
address_a[0] => ram_block6a31.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[1] => ram_block6a16.PORTAADDR1
address_a[1] => ram_block6a17.PORTAADDR1
address_a[1] => ram_block6a18.PORTAADDR1
address_a[1] => ram_block6a19.PORTAADDR1
address_a[1] => ram_block6a20.PORTAADDR1
address_a[1] => ram_block6a21.PORTAADDR1
address_a[1] => ram_block6a22.PORTAADDR1
address_a[1] => ram_block6a23.PORTAADDR1
address_a[1] => ram_block6a24.PORTAADDR1
address_a[1] => ram_block6a25.PORTAADDR1
address_a[1] => ram_block6a26.PORTAADDR1
address_a[1] => ram_block6a27.PORTAADDR1
address_a[1] => ram_block6a28.PORTAADDR1
address_a[1] => ram_block6a29.PORTAADDR1
address_a[1] => ram_block6a30.PORTAADDR1
address_a[1] => ram_block6a31.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[2] => ram_block6a16.PORTAADDR2
address_a[2] => ram_block6a17.PORTAADDR2
address_a[2] => ram_block6a18.PORTAADDR2
address_a[2] => ram_block6a19.PORTAADDR2
address_a[2] => ram_block6a20.PORTAADDR2
address_a[2] => ram_block6a21.PORTAADDR2
address_a[2] => ram_block6a22.PORTAADDR2
address_a[2] => ram_block6a23.PORTAADDR2
address_a[2] => ram_block6a24.PORTAADDR2
address_a[2] => ram_block6a25.PORTAADDR2
address_a[2] => ram_block6a26.PORTAADDR2
address_a[2] => ram_block6a27.PORTAADDR2
address_a[2] => ram_block6a28.PORTAADDR2
address_a[2] => ram_block6a29.PORTAADDR2
address_a[2] => ram_block6a30.PORTAADDR2
address_a[2] => ram_block6a31.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[3] => ram_block6a16.PORTAADDR3
address_a[3] => ram_block6a17.PORTAADDR3
address_a[3] => ram_block6a18.PORTAADDR3
address_a[3] => ram_block6a19.PORTAADDR3
address_a[3] => ram_block6a20.PORTAADDR3
address_a[3] => ram_block6a21.PORTAADDR3
address_a[3] => ram_block6a22.PORTAADDR3
address_a[3] => ram_block6a23.PORTAADDR3
address_a[3] => ram_block6a24.PORTAADDR3
address_a[3] => ram_block6a25.PORTAADDR3
address_a[3] => ram_block6a26.PORTAADDR3
address_a[3] => ram_block6a27.PORTAADDR3
address_a[3] => ram_block6a28.PORTAADDR3
address_a[3] => ram_block6a29.PORTAADDR3
address_a[3] => ram_block6a30.PORTAADDR3
address_a[3] => ram_block6a31.PORTAADDR3
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[0] => ram_block6a16.PORTBADDR
address_b[0] => ram_block6a17.PORTBADDR
address_b[0] => ram_block6a18.PORTBADDR
address_b[0] => ram_block6a19.PORTBADDR
address_b[0] => ram_block6a20.PORTBADDR
address_b[0] => ram_block6a21.PORTBADDR
address_b[0] => ram_block6a22.PORTBADDR
address_b[0] => ram_block6a23.PORTBADDR
address_b[0] => ram_block6a24.PORTBADDR
address_b[0] => ram_block6a25.PORTBADDR
address_b[0] => ram_block6a26.PORTBADDR
address_b[0] => ram_block6a27.PORTBADDR
address_b[0] => ram_block6a28.PORTBADDR
address_b[0] => ram_block6a29.PORTBADDR
address_b[0] => ram_block6a30.PORTBADDR
address_b[0] => ram_block6a31.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[1] => ram_block6a16.PORTBADDR1
address_b[1] => ram_block6a17.PORTBADDR1
address_b[1] => ram_block6a18.PORTBADDR1
address_b[1] => ram_block6a19.PORTBADDR1
address_b[1] => ram_block6a20.PORTBADDR1
address_b[1] => ram_block6a21.PORTBADDR1
address_b[1] => ram_block6a22.PORTBADDR1
address_b[1] => ram_block6a23.PORTBADDR1
address_b[1] => ram_block6a24.PORTBADDR1
address_b[1] => ram_block6a25.PORTBADDR1
address_b[1] => ram_block6a26.PORTBADDR1
address_b[1] => ram_block6a27.PORTBADDR1
address_b[1] => ram_block6a28.PORTBADDR1
address_b[1] => ram_block6a29.PORTBADDR1
address_b[1] => ram_block6a30.PORTBADDR1
address_b[1] => ram_block6a31.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[2] => ram_block6a16.PORTBADDR2
address_b[2] => ram_block6a17.PORTBADDR2
address_b[2] => ram_block6a18.PORTBADDR2
address_b[2] => ram_block6a19.PORTBADDR2
address_b[2] => ram_block6a20.PORTBADDR2
address_b[2] => ram_block6a21.PORTBADDR2
address_b[2] => ram_block6a22.PORTBADDR2
address_b[2] => ram_block6a23.PORTBADDR2
address_b[2] => ram_block6a24.PORTBADDR2
address_b[2] => ram_block6a25.PORTBADDR2
address_b[2] => ram_block6a26.PORTBADDR2
address_b[2] => ram_block6a27.PORTBADDR2
address_b[2] => ram_block6a28.PORTBADDR2
address_b[2] => ram_block6a29.PORTBADDR2
address_b[2] => ram_block6a30.PORTBADDR2
address_b[2] => ram_block6a31.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[3] => ram_block6a16.PORTBADDR3
address_b[3] => ram_block6a17.PORTBADDR3
address_b[3] => ram_block6a18.PORTBADDR3
address_b[3] => ram_block6a19.PORTBADDR3
address_b[3] => ram_block6a20.PORTBADDR3
address_b[3] => ram_block6a21.PORTBADDR3
address_b[3] => ram_block6a22.PORTBADDR3
address_b[3] => ram_block6a23.PORTBADDR3
address_b[3] => ram_block6a24.PORTBADDR3
address_b[3] => ram_block6a25.PORTBADDR3
address_b[3] => ram_block6a26.PORTBADDR3
address_b[3] => ram_block6a27.PORTBADDR3
address_b[3] => ram_block6a28.PORTBADDR3
address_b[3] => ram_block6a29.PORTBADDR3
address_b[3] => ram_block6a30.PORTBADDR3
address_b[3] => ram_block6a31.PORTBADDR3
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock0 => ram_block6a16.CLK0
clock0 => ram_block6a17.CLK0
clock0 => ram_block6a18.CLK0
clock0 => ram_block6a19.CLK0
clock0 => ram_block6a20.CLK0
clock0 => ram_block6a21.CLK0
clock0 => ram_block6a22.CLK0
clock0 => ram_block6a23.CLK0
clock0 => ram_block6a24.CLK0
clock0 => ram_block6a25.CLK0
clock0 => ram_block6a26.CLK0
clock0 => ram_block6a27.CLK0
clock0 => ram_block6a28.CLK0
clock0 => ram_block6a29.CLK0
clock0 => ram_block6a30.CLK0
clock0 => ram_block6a31.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clock1 => ram_block6a16.CLK1
clock1 => ram_block6a17.CLK1
clock1 => ram_block6a18.CLK1
clock1 => ram_block6a19.CLK1
clock1 => ram_block6a20.CLK1
clock1 => ram_block6a21.CLK1
clock1 => ram_block6a22.CLK1
clock1 => ram_block6a23.CLK1
clock1 => ram_block6a24.CLK1
clock1 => ram_block6a25.CLK1
clock1 => ram_block6a26.CLK1
clock1 => ram_block6a27.CLK1
clock1 => ram_block6a28.CLK1
clock1 => ram_block6a29.CLK1
clock1 => ram_block6a30.CLK1
clock1 => ram_block6a31.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken0 => ram_block6a16.ENA0
clocken0 => ram_block6a17.ENA0
clocken0 => ram_block6a18.ENA0
clocken0 => ram_block6a19.ENA0
clocken0 => ram_block6a20.ENA0
clocken0 => ram_block6a21.ENA0
clocken0 => ram_block6a22.ENA0
clocken0 => ram_block6a23.ENA0
clocken0 => ram_block6a24.ENA0
clocken0 => ram_block6a25.ENA0
clocken0 => ram_block6a26.ENA0
clocken0 => ram_block6a27.ENA0
clocken0 => ram_block6a28.ENA0
clocken0 => ram_block6a29.ENA0
clocken0 => ram_block6a30.ENA0
clocken0 => ram_block6a31.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
clocken1 => ram_block6a16.ENA1
clocken1 => ram_block6a17.ENA1
clocken1 => ram_block6a18.ENA1
clocken1 => ram_block6a19.ENA1
clocken1 => ram_block6a20.ENA1
clocken1 => ram_block6a21.ENA1
clocken1 => ram_block6a22.ENA1
clocken1 => ram_block6a23.ENA1
clocken1 => ram_block6a24.ENA1
clocken1 => ram_block6a25.ENA1
clocken1 => ram_block6a26.ENA1
clocken1 => ram_block6a27.ENA1
clocken1 => ram_block6a28.ENA1
clocken1 => ram_block6a29.ENA1
clocken1 => ram_block6a30.ENA1
clocken1 => ram_block6a31.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_a[16] => ram_block6a16.PORTADATAIN
data_a[17] => ram_block6a17.PORTADATAIN
data_a[18] => ram_block6a18.PORTADATAIN
data_a[19] => ram_block6a19.PORTADATAIN
data_a[20] => ram_block6a20.PORTADATAIN
data_a[21] => ram_block6a21.PORTADATAIN
data_a[22] => ram_block6a22.PORTADATAIN
data_a[23] => ram_block6a23.PORTADATAIN
data_a[24] => ram_block6a24.PORTADATAIN
data_a[25] => ram_block6a25.PORTADATAIN
data_a[26] => ram_block6a26.PORTADATAIN
data_a[27] => ram_block6a27.PORTADATAIN
data_a[28] => ram_block6a28.PORTADATAIN
data_a[29] => ram_block6a29.PORTADATAIN
data_a[30] => ram_block6a30.PORTADATAIN
data_a[31] => ram_block6a31.PORTADATAIN
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
q_b[16] <= ram_block6a16.PORTBDATAOUT
q_b[17] <= ram_block6a17.PORTBDATAOUT
q_b[18] <= ram_block6a18.PORTBDATAOUT
q_b[19] <= ram_block6a19.PORTBDATAOUT
q_b[20] <= ram_block6a20.PORTBDATAOUT
q_b[21] <= ram_block6a21.PORTBDATAOUT
q_b[22] <= ram_block6a22.PORTBDATAOUT
q_b[23] <= ram_block6a23.PORTBDATAOUT
q_b[24] <= ram_block6a24.PORTBDATAOUT
q_b[25] <= ram_block6a25.PORTBDATAOUT
q_b[26] <= ram_block6a26.PORTBDATAOUT
q_b[27] <= ram_block6a27.PORTBDATAOUT
q_b[28] <= ram_block6a28.PORTBDATAOUT
q_b[29] <= ram_block6a29.PORTBDATAOUT
q_b[30] <= ram_block6a30.PORTBDATAOUT
q_b[31] <= ram_block6a31.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_a => ram_block6a16.PORTAWE
wren_a => ram_block6a17.PORTAWE
wren_a => ram_block6a18.PORTAWE
wren_a => ram_block6a19.PORTAWE
wren_a => ram_block6a20.PORTAWE
wren_a => ram_block6a21.PORTAWE
wren_a => ram_block6a22.PORTAWE
wren_a => ram_block6a23.PORTAWE
wren_a => ram_block6a24.PORTAWE
wren_a => ram_block6a25.PORTAWE
wren_a => ram_block6a26.PORTAWE
wren_a => ram_block6a27.PORTAWE
wren_a => ram_block6a28.PORTAWE
wren_a => ram_block6a29.PORTAWE
wren_a => ram_block6a30.PORTAWE
wren_a => ram_block6a31.PORTAWE


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_c_332_LC_OuterPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated|cntr_akf:cntr1
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_c_332_LC_OuterPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated|cntr_akf:cntr1|cmpr_eac:cmpr7
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5__LC_OuterPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0
shiftin[0] => shift_taps_1e31:auto_generated.shiftin[0]
shiftin[1] => shift_taps_1e31:auto_generated.shiftin[1]
shiftin[2] => shift_taps_1e31:auto_generated.shiftin[2]
shiftin[3] => shift_taps_1e31:auto_generated.shiftin[3]
shiftin[4] => shift_taps_1e31:auto_generated.shiftin[4]
shiftin[5] => shift_taps_1e31:auto_generated.shiftin[5]
shiftin[6] => shift_taps_1e31:auto_generated.shiftin[6]
shiftin[7] => shift_taps_1e31:auto_generated.shiftin[7]
shiftin[8] => shift_taps_1e31:auto_generated.shiftin[8]
shiftin[9] => shift_taps_1e31:auto_generated.shiftin[9]
shiftin[10] => shift_taps_1e31:auto_generated.shiftin[10]
shiftin[11] => shift_taps_1e31:auto_generated.shiftin[11]
shiftin[12] => shift_taps_1e31:auto_generated.shiftin[12]
shiftin[13] => shift_taps_1e31:auto_generated.shiftin[13]
shiftin[14] => shift_taps_1e31:auto_generated.shiftin[14]
shiftin[15] => shift_taps_1e31:auto_generated.shiftin[15]
shiftin[16] => shift_taps_1e31:auto_generated.shiftin[16]
shiftin[17] => shift_taps_1e31:auto_generated.shiftin[17]
shiftin[18] => shift_taps_1e31:auto_generated.shiftin[18]
shiftin[19] => shift_taps_1e31:auto_generated.shiftin[19]
shiftin[20] => shift_taps_1e31:auto_generated.shiftin[20]
shiftin[21] => shift_taps_1e31:auto_generated.shiftin[21]
shiftin[22] => shift_taps_1e31:auto_generated.shiftin[22]
shiftin[23] => shift_taps_1e31:auto_generated.shiftin[23]
shiftin[24] => shift_taps_1e31:auto_generated.shiftin[24]
shiftin[25] => shift_taps_1e31:auto_generated.shiftin[25]
shiftin[26] => shift_taps_1e31:auto_generated.shiftin[26]
shiftin[27] => shift_taps_1e31:auto_generated.shiftin[27]
shiftin[28] => shift_taps_1e31:auto_generated.shiftin[28]
shiftin[29] => shift_taps_1e31:auto_generated.shiftin[29]
shiftin[30] => shift_taps_1e31:auto_generated.shiftin[30]
shiftin[31] => shift_taps_1e31:auto_generated.shiftin[31]
clock => shift_taps_1e31:auto_generated.clock
clken => ~NO_FANOUT~
shiftout[0] <= <GND>
shiftout[1] <= <GND>
shiftout[2] <= <GND>
shiftout[3] <= <GND>
shiftout[4] <= <GND>
shiftout[5] <= <GND>
shiftout[6] <= <GND>
shiftout[7] <= <GND>
shiftout[8] <= <GND>
shiftout[9] <= <GND>
shiftout[10] <= <GND>
shiftout[11] <= <GND>
shiftout[12] <= <GND>
shiftout[13] <= <GND>
shiftout[14] <= <GND>
shiftout[15] <= <GND>
shiftout[16] <= <GND>
shiftout[17] <= <GND>
shiftout[18] <= <GND>
shiftout[19] <= <GND>
shiftout[20] <= <GND>
shiftout[21] <= <GND>
shiftout[22] <= <GND>
shiftout[23] <= <GND>
shiftout[24] <= <GND>
shiftout[25] <= <GND>
shiftout[26] <= <GND>
shiftout[27] <= <GND>
shiftout[28] <= <GND>
shiftout[29] <= <GND>
shiftout[30] <= <GND>
shiftout[31] <= <GND>
taps[0] <= shift_taps_1e31:auto_generated.taps[0]
taps[1] <= shift_taps_1e31:auto_generated.taps[1]
taps[2] <= shift_taps_1e31:auto_generated.taps[2]
taps[3] <= shift_taps_1e31:auto_generated.taps[3]
taps[4] <= shift_taps_1e31:auto_generated.taps[4]
taps[5] <= shift_taps_1e31:auto_generated.taps[5]
taps[6] <= shift_taps_1e31:auto_generated.taps[6]
taps[7] <= shift_taps_1e31:auto_generated.taps[7]
taps[8] <= shift_taps_1e31:auto_generated.taps[8]
taps[9] <= shift_taps_1e31:auto_generated.taps[9]
taps[10] <= shift_taps_1e31:auto_generated.taps[10]
taps[11] <= shift_taps_1e31:auto_generated.taps[11]
taps[12] <= shift_taps_1e31:auto_generated.taps[12]
taps[13] <= shift_taps_1e31:auto_generated.taps[13]
taps[14] <= shift_taps_1e31:auto_generated.taps[14]
taps[15] <= shift_taps_1e31:auto_generated.taps[15]
taps[16] <= shift_taps_1e31:auto_generated.taps[16]
taps[17] <= shift_taps_1e31:auto_generated.taps[17]
taps[18] <= shift_taps_1e31:auto_generated.taps[18]
taps[19] <= shift_taps_1e31:auto_generated.taps[19]
taps[20] <= shift_taps_1e31:auto_generated.taps[20]
taps[21] <= shift_taps_1e31:auto_generated.taps[21]
taps[22] <= shift_taps_1e31:auto_generated.taps[22]
taps[23] <= shift_taps_1e31:auto_generated.taps[23]
taps[24] <= shift_taps_1e31:auto_generated.taps[24]
taps[25] <= shift_taps_1e31:auto_generated.taps[25]
taps[26] <= shift_taps_1e31:auto_generated.taps[26]
taps[27] <= shift_taps_1e31:auto_generated.taps[27]
taps[28] <= shift_taps_1e31:auto_generated.taps[28]
taps[29] <= shift_taps_1e31:auto_generated.taps[29]
taps[30] <= shift_taps_1e31:auto_generated.taps[30]
taps[31] <= shift_taps_1e31:auto_generated.taps[31]
aclr => ~NO_FANOUT~


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5__LC_OuterPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated
clock => altsyncram_7ce1:altsyncram5.clock0
clock => altsyncram_7ce1:altsyncram5.clock1
clock => cntr_akf:cntr1.clock
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
shiftin[0] => altsyncram_7ce1:altsyncram5.data_a[0]
shiftin[1] => altsyncram_7ce1:altsyncram5.data_a[1]
shiftin[2] => altsyncram_7ce1:altsyncram5.data_a[2]
shiftin[3] => altsyncram_7ce1:altsyncram5.data_a[3]
shiftin[4] => altsyncram_7ce1:altsyncram5.data_a[4]
shiftin[5] => altsyncram_7ce1:altsyncram5.data_a[5]
shiftin[6] => altsyncram_7ce1:altsyncram5.data_a[6]
shiftin[7] => altsyncram_7ce1:altsyncram5.data_a[7]
shiftin[8] => altsyncram_7ce1:altsyncram5.data_a[8]
shiftin[9] => altsyncram_7ce1:altsyncram5.data_a[9]
shiftin[10] => altsyncram_7ce1:altsyncram5.data_a[10]
shiftin[11] => altsyncram_7ce1:altsyncram5.data_a[11]
shiftin[12] => altsyncram_7ce1:altsyncram5.data_a[12]
shiftin[13] => altsyncram_7ce1:altsyncram5.data_a[13]
shiftin[14] => altsyncram_7ce1:altsyncram5.data_a[14]
shiftin[15] => altsyncram_7ce1:altsyncram5.data_a[15]
shiftin[16] => altsyncram_7ce1:altsyncram5.data_a[16]
shiftin[17] => altsyncram_7ce1:altsyncram5.data_a[17]
shiftin[18] => altsyncram_7ce1:altsyncram5.data_a[18]
shiftin[19] => altsyncram_7ce1:altsyncram5.data_a[19]
shiftin[20] => altsyncram_7ce1:altsyncram5.data_a[20]
shiftin[21] => altsyncram_7ce1:altsyncram5.data_a[21]
shiftin[22] => altsyncram_7ce1:altsyncram5.data_a[22]
shiftin[23] => altsyncram_7ce1:altsyncram5.data_a[23]
shiftin[24] => altsyncram_7ce1:altsyncram5.data_a[24]
shiftin[25] => altsyncram_7ce1:altsyncram5.data_a[25]
shiftin[26] => altsyncram_7ce1:altsyncram5.data_a[26]
shiftin[27] => altsyncram_7ce1:altsyncram5.data_a[27]
shiftin[28] => altsyncram_7ce1:altsyncram5.data_a[28]
shiftin[29] => altsyncram_7ce1:altsyncram5.data_a[29]
shiftin[30] => altsyncram_7ce1:altsyncram5.data_a[30]
shiftin[31] => altsyncram_7ce1:altsyncram5.data_a[31]
shiftout[0] <= altsyncram_7ce1:altsyncram5.q_b[0]
shiftout[1] <= altsyncram_7ce1:altsyncram5.q_b[1]
shiftout[2] <= altsyncram_7ce1:altsyncram5.q_b[2]
shiftout[3] <= altsyncram_7ce1:altsyncram5.q_b[3]
shiftout[4] <= altsyncram_7ce1:altsyncram5.q_b[4]
shiftout[5] <= altsyncram_7ce1:altsyncram5.q_b[5]
shiftout[6] <= altsyncram_7ce1:altsyncram5.q_b[6]
shiftout[7] <= altsyncram_7ce1:altsyncram5.q_b[7]
shiftout[8] <= altsyncram_7ce1:altsyncram5.q_b[8]
shiftout[9] <= altsyncram_7ce1:altsyncram5.q_b[9]
shiftout[10] <= altsyncram_7ce1:altsyncram5.q_b[10]
shiftout[11] <= altsyncram_7ce1:altsyncram5.q_b[11]
shiftout[12] <= altsyncram_7ce1:altsyncram5.q_b[12]
shiftout[13] <= altsyncram_7ce1:altsyncram5.q_b[13]
shiftout[14] <= altsyncram_7ce1:altsyncram5.q_b[14]
shiftout[15] <= altsyncram_7ce1:altsyncram5.q_b[15]
shiftout[16] <= altsyncram_7ce1:altsyncram5.q_b[16]
shiftout[17] <= altsyncram_7ce1:altsyncram5.q_b[17]
shiftout[18] <= altsyncram_7ce1:altsyncram5.q_b[18]
shiftout[19] <= altsyncram_7ce1:altsyncram5.q_b[19]
shiftout[20] <= altsyncram_7ce1:altsyncram5.q_b[20]
shiftout[21] <= altsyncram_7ce1:altsyncram5.q_b[21]
shiftout[22] <= altsyncram_7ce1:altsyncram5.q_b[22]
shiftout[23] <= altsyncram_7ce1:altsyncram5.q_b[23]
shiftout[24] <= altsyncram_7ce1:altsyncram5.q_b[24]
shiftout[25] <= altsyncram_7ce1:altsyncram5.q_b[25]
shiftout[26] <= altsyncram_7ce1:altsyncram5.q_b[26]
shiftout[27] <= altsyncram_7ce1:altsyncram5.q_b[27]
shiftout[28] <= altsyncram_7ce1:altsyncram5.q_b[28]
shiftout[29] <= altsyncram_7ce1:altsyncram5.q_b[29]
shiftout[30] <= altsyncram_7ce1:altsyncram5.q_b[30]
shiftout[31] <= altsyncram_7ce1:altsyncram5.q_b[31]
taps[0] <= altsyncram_7ce1:altsyncram5.q_b[0]
taps[1] <= altsyncram_7ce1:altsyncram5.q_b[1]
taps[2] <= altsyncram_7ce1:altsyncram5.q_b[2]
taps[3] <= altsyncram_7ce1:altsyncram5.q_b[3]
taps[4] <= altsyncram_7ce1:altsyncram5.q_b[4]
taps[5] <= altsyncram_7ce1:altsyncram5.q_b[5]
taps[6] <= altsyncram_7ce1:altsyncram5.q_b[6]
taps[7] <= altsyncram_7ce1:altsyncram5.q_b[7]
taps[8] <= altsyncram_7ce1:altsyncram5.q_b[8]
taps[9] <= altsyncram_7ce1:altsyncram5.q_b[9]
taps[10] <= altsyncram_7ce1:altsyncram5.q_b[10]
taps[11] <= altsyncram_7ce1:altsyncram5.q_b[11]
taps[12] <= altsyncram_7ce1:altsyncram5.q_b[12]
taps[13] <= altsyncram_7ce1:altsyncram5.q_b[13]
taps[14] <= altsyncram_7ce1:altsyncram5.q_b[14]
taps[15] <= altsyncram_7ce1:altsyncram5.q_b[15]
taps[16] <= altsyncram_7ce1:altsyncram5.q_b[16]
taps[17] <= altsyncram_7ce1:altsyncram5.q_b[17]
taps[18] <= altsyncram_7ce1:altsyncram5.q_b[18]
taps[19] <= altsyncram_7ce1:altsyncram5.q_b[19]
taps[20] <= altsyncram_7ce1:altsyncram5.q_b[20]
taps[21] <= altsyncram_7ce1:altsyncram5.q_b[21]
taps[22] <= altsyncram_7ce1:altsyncram5.q_b[22]
taps[23] <= altsyncram_7ce1:altsyncram5.q_b[23]
taps[24] <= altsyncram_7ce1:altsyncram5.q_b[24]
taps[25] <= altsyncram_7ce1:altsyncram5.q_b[25]
taps[26] <= altsyncram_7ce1:altsyncram5.q_b[26]
taps[27] <= altsyncram_7ce1:altsyncram5.q_b[27]
taps[28] <= altsyncram_7ce1:altsyncram5.q_b[28]
taps[29] <= altsyncram_7ce1:altsyncram5.q_b[29]
taps[30] <= altsyncram_7ce1:altsyncram5.q_b[30]
taps[31] <= altsyncram_7ce1:altsyncram5.q_b[31]


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5__LC_OuterPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated|altsyncram_7ce1:altsyncram5
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[0] => ram_block6a16.PORTAADDR
address_a[0] => ram_block6a17.PORTAADDR
address_a[0] => ram_block6a18.PORTAADDR
address_a[0] => ram_block6a19.PORTAADDR
address_a[0] => ram_block6a20.PORTAADDR
address_a[0] => ram_block6a21.PORTAADDR
address_a[0] => ram_block6a22.PORTAADDR
address_a[0] => ram_block6a23.PORTAADDR
address_a[0] => ram_block6a24.PORTAADDR
address_a[0] => ram_block6a25.PORTAADDR
address_a[0] => ram_block6a26.PORTAADDR
address_a[0] => ram_block6a27.PORTAADDR
address_a[0] => ram_block6a28.PORTAADDR
address_a[0] => ram_block6a29.PORTAADDR
address_a[0] => ram_block6a30.PORTAADDR
address_a[0] => ram_block6a31.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[1] => ram_block6a16.PORTAADDR1
address_a[1] => ram_block6a17.PORTAADDR1
address_a[1] => ram_block6a18.PORTAADDR1
address_a[1] => ram_block6a19.PORTAADDR1
address_a[1] => ram_block6a20.PORTAADDR1
address_a[1] => ram_block6a21.PORTAADDR1
address_a[1] => ram_block6a22.PORTAADDR1
address_a[1] => ram_block6a23.PORTAADDR1
address_a[1] => ram_block6a24.PORTAADDR1
address_a[1] => ram_block6a25.PORTAADDR1
address_a[1] => ram_block6a26.PORTAADDR1
address_a[1] => ram_block6a27.PORTAADDR1
address_a[1] => ram_block6a28.PORTAADDR1
address_a[1] => ram_block6a29.PORTAADDR1
address_a[1] => ram_block6a30.PORTAADDR1
address_a[1] => ram_block6a31.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[2] => ram_block6a16.PORTAADDR2
address_a[2] => ram_block6a17.PORTAADDR2
address_a[2] => ram_block6a18.PORTAADDR2
address_a[2] => ram_block6a19.PORTAADDR2
address_a[2] => ram_block6a20.PORTAADDR2
address_a[2] => ram_block6a21.PORTAADDR2
address_a[2] => ram_block6a22.PORTAADDR2
address_a[2] => ram_block6a23.PORTAADDR2
address_a[2] => ram_block6a24.PORTAADDR2
address_a[2] => ram_block6a25.PORTAADDR2
address_a[2] => ram_block6a26.PORTAADDR2
address_a[2] => ram_block6a27.PORTAADDR2
address_a[2] => ram_block6a28.PORTAADDR2
address_a[2] => ram_block6a29.PORTAADDR2
address_a[2] => ram_block6a30.PORTAADDR2
address_a[2] => ram_block6a31.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[3] => ram_block6a16.PORTAADDR3
address_a[3] => ram_block6a17.PORTAADDR3
address_a[3] => ram_block6a18.PORTAADDR3
address_a[3] => ram_block6a19.PORTAADDR3
address_a[3] => ram_block6a20.PORTAADDR3
address_a[3] => ram_block6a21.PORTAADDR3
address_a[3] => ram_block6a22.PORTAADDR3
address_a[3] => ram_block6a23.PORTAADDR3
address_a[3] => ram_block6a24.PORTAADDR3
address_a[3] => ram_block6a25.PORTAADDR3
address_a[3] => ram_block6a26.PORTAADDR3
address_a[3] => ram_block6a27.PORTAADDR3
address_a[3] => ram_block6a28.PORTAADDR3
address_a[3] => ram_block6a29.PORTAADDR3
address_a[3] => ram_block6a30.PORTAADDR3
address_a[3] => ram_block6a31.PORTAADDR3
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[0] => ram_block6a16.PORTBADDR
address_b[0] => ram_block6a17.PORTBADDR
address_b[0] => ram_block6a18.PORTBADDR
address_b[0] => ram_block6a19.PORTBADDR
address_b[0] => ram_block6a20.PORTBADDR
address_b[0] => ram_block6a21.PORTBADDR
address_b[0] => ram_block6a22.PORTBADDR
address_b[0] => ram_block6a23.PORTBADDR
address_b[0] => ram_block6a24.PORTBADDR
address_b[0] => ram_block6a25.PORTBADDR
address_b[0] => ram_block6a26.PORTBADDR
address_b[0] => ram_block6a27.PORTBADDR
address_b[0] => ram_block6a28.PORTBADDR
address_b[0] => ram_block6a29.PORTBADDR
address_b[0] => ram_block6a30.PORTBADDR
address_b[0] => ram_block6a31.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[1] => ram_block6a16.PORTBADDR1
address_b[1] => ram_block6a17.PORTBADDR1
address_b[1] => ram_block6a18.PORTBADDR1
address_b[1] => ram_block6a19.PORTBADDR1
address_b[1] => ram_block6a20.PORTBADDR1
address_b[1] => ram_block6a21.PORTBADDR1
address_b[1] => ram_block6a22.PORTBADDR1
address_b[1] => ram_block6a23.PORTBADDR1
address_b[1] => ram_block6a24.PORTBADDR1
address_b[1] => ram_block6a25.PORTBADDR1
address_b[1] => ram_block6a26.PORTBADDR1
address_b[1] => ram_block6a27.PORTBADDR1
address_b[1] => ram_block6a28.PORTBADDR1
address_b[1] => ram_block6a29.PORTBADDR1
address_b[1] => ram_block6a30.PORTBADDR1
address_b[1] => ram_block6a31.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[2] => ram_block6a16.PORTBADDR2
address_b[2] => ram_block6a17.PORTBADDR2
address_b[2] => ram_block6a18.PORTBADDR2
address_b[2] => ram_block6a19.PORTBADDR2
address_b[2] => ram_block6a20.PORTBADDR2
address_b[2] => ram_block6a21.PORTBADDR2
address_b[2] => ram_block6a22.PORTBADDR2
address_b[2] => ram_block6a23.PORTBADDR2
address_b[2] => ram_block6a24.PORTBADDR2
address_b[2] => ram_block6a25.PORTBADDR2
address_b[2] => ram_block6a26.PORTBADDR2
address_b[2] => ram_block6a27.PORTBADDR2
address_b[2] => ram_block6a28.PORTBADDR2
address_b[2] => ram_block6a29.PORTBADDR2
address_b[2] => ram_block6a30.PORTBADDR2
address_b[2] => ram_block6a31.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[3] => ram_block6a16.PORTBADDR3
address_b[3] => ram_block6a17.PORTBADDR3
address_b[3] => ram_block6a18.PORTBADDR3
address_b[3] => ram_block6a19.PORTBADDR3
address_b[3] => ram_block6a20.PORTBADDR3
address_b[3] => ram_block6a21.PORTBADDR3
address_b[3] => ram_block6a22.PORTBADDR3
address_b[3] => ram_block6a23.PORTBADDR3
address_b[3] => ram_block6a24.PORTBADDR3
address_b[3] => ram_block6a25.PORTBADDR3
address_b[3] => ram_block6a26.PORTBADDR3
address_b[3] => ram_block6a27.PORTBADDR3
address_b[3] => ram_block6a28.PORTBADDR3
address_b[3] => ram_block6a29.PORTBADDR3
address_b[3] => ram_block6a30.PORTBADDR3
address_b[3] => ram_block6a31.PORTBADDR3
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock0 => ram_block6a16.CLK0
clock0 => ram_block6a17.CLK0
clock0 => ram_block6a18.CLK0
clock0 => ram_block6a19.CLK0
clock0 => ram_block6a20.CLK0
clock0 => ram_block6a21.CLK0
clock0 => ram_block6a22.CLK0
clock0 => ram_block6a23.CLK0
clock0 => ram_block6a24.CLK0
clock0 => ram_block6a25.CLK0
clock0 => ram_block6a26.CLK0
clock0 => ram_block6a27.CLK0
clock0 => ram_block6a28.CLK0
clock0 => ram_block6a29.CLK0
clock0 => ram_block6a30.CLK0
clock0 => ram_block6a31.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clock1 => ram_block6a16.CLK1
clock1 => ram_block6a17.CLK1
clock1 => ram_block6a18.CLK1
clock1 => ram_block6a19.CLK1
clock1 => ram_block6a20.CLK1
clock1 => ram_block6a21.CLK1
clock1 => ram_block6a22.CLK1
clock1 => ram_block6a23.CLK1
clock1 => ram_block6a24.CLK1
clock1 => ram_block6a25.CLK1
clock1 => ram_block6a26.CLK1
clock1 => ram_block6a27.CLK1
clock1 => ram_block6a28.CLK1
clock1 => ram_block6a29.CLK1
clock1 => ram_block6a30.CLK1
clock1 => ram_block6a31.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken0 => ram_block6a16.ENA0
clocken0 => ram_block6a17.ENA0
clocken0 => ram_block6a18.ENA0
clocken0 => ram_block6a19.ENA0
clocken0 => ram_block6a20.ENA0
clocken0 => ram_block6a21.ENA0
clocken0 => ram_block6a22.ENA0
clocken0 => ram_block6a23.ENA0
clocken0 => ram_block6a24.ENA0
clocken0 => ram_block6a25.ENA0
clocken0 => ram_block6a26.ENA0
clocken0 => ram_block6a27.ENA0
clocken0 => ram_block6a28.ENA0
clocken0 => ram_block6a29.ENA0
clocken0 => ram_block6a30.ENA0
clocken0 => ram_block6a31.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
clocken1 => ram_block6a16.ENA1
clocken1 => ram_block6a17.ENA1
clocken1 => ram_block6a18.ENA1
clocken1 => ram_block6a19.ENA1
clocken1 => ram_block6a20.ENA1
clocken1 => ram_block6a21.ENA1
clocken1 => ram_block6a22.ENA1
clocken1 => ram_block6a23.ENA1
clocken1 => ram_block6a24.ENA1
clocken1 => ram_block6a25.ENA1
clocken1 => ram_block6a26.ENA1
clocken1 => ram_block6a27.ENA1
clocken1 => ram_block6a28.ENA1
clocken1 => ram_block6a29.ENA1
clocken1 => ram_block6a30.ENA1
clocken1 => ram_block6a31.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_a[16] => ram_block6a16.PORTADATAIN
data_a[17] => ram_block6a17.PORTADATAIN
data_a[18] => ram_block6a18.PORTADATAIN
data_a[19] => ram_block6a19.PORTADATAIN
data_a[20] => ram_block6a20.PORTADATAIN
data_a[21] => ram_block6a21.PORTADATAIN
data_a[22] => ram_block6a22.PORTADATAIN
data_a[23] => ram_block6a23.PORTADATAIN
data_a[24] => ram_block6a24.PORTADATAIN
data_a[25] => ram_block6a25.PORTADATAIN
data_a[26] => ram_block6a26.PORTADATAIN
data_a[27] => ram_block6a27.PORTADATAIN
data_a[28] => ram_block6a28.PORTADATAIN
data_a[29] => ram_block6a29.PORTADATAIN
data_a[30] => ram_block6a30.PORTADATAIN
data_a[31] => ram_block6a31.PORTADATAIN
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
q_b[16] <= ram_block6a16.PORTBDATAOUT
q_b[17] <= ram_block6a17.PORTBDATAOUT
q_b[18] <= ram_block6a18.PORTBDATAOUT
q_b[19] <= ram_block6a19.PORTBDATAOUT
q_b[20] <= ram_block6a20.PORTBDATAOUT
q_b[21] <= ram_block6a21.PORTBDATAOUT
q_b[22] <= ram_block6a22.PORTBDATAOUT
q_b[23] <= ram_block6a23.PORTBDATAOUT
q_b[24] <= ram_block6a24.PORTBDATAOUT
q_b[25] <= ram_block6a25.PORTBDATAOUT
q_b[26] <= ram_block6a26.PORTBDATAOUT
q_b[27] <= ram_block6a27.PORTBDATAOUT
q_b[28] <= ram_block6a28.PORTBDATAOUT
q_b[29] <= ram_block6a29.PORTBDATAOUT
q_b[30] <= ram_block6a30.PORTBDATAOUT
q_b[31] <= ram_block6a31.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_a => ram_block6a16.PORTAWE
wren_a => ram_block6a17.PORTAWE
wren_a => ram_block6a18.PORTAWE
wren_a => ram_block6a19.PORTAWE
wren_a => ram_block6a20.PORTAWE
wren_a => ram_block6a21.PORTAWE
wren_a => ram_block6a22.PORTAWE
wren_a => ram_block6a23.PORTAWE
wren_a => ram_block6a24.PORTAWE
wren_a => ram_block6a25.PORTAWE
wren_a => ram_block6a26.PORTAWE
wren_a => ram_block6a27.PORTAWE
wren_a => ram_block6a28.PORTAWE
wren_a => ram_block6a29.PORTAWE
wren_a => ram_block6a30.PORTAWE
wren_a => ram_block6a31.PORTAWE


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5__LC_OuterPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated|cntr_akf:cntr1
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5__LC_OuterPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated|cntr_akf:cntr1|cmpr_eac:cmpr7
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_i_426_LC_OuterPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0
shiftin[0] => shift_taps_1e31:auto_generated.shiftin[0]
shiftin[1] => shift_taps_1e31:auto_generated.shiftin[1]
shiftin[2] => shift_taps_1e31:auto_generated.shiftin[2]
shiftin[3] => shift_taps_1e31:auto_generated.shiftin[3]
shiftin[4] => shift_taps_1e31:auto_generated.shiftin[4]
shiftin[5] => shift_taps_1e31:auto_generated.shiftin[5]
shiftin[6] => shift_taps_1e31:auto_generated.shiftin[6]
shiftin[7] => shift_taps_1e31:auto_generated.shiftin[7]
shiftin[8] => shift_taps_1e31:auto_generated.shiftin[8]
shiftin[9] => shift_taps_1e31:auto_generated.shiftin[9]
shiftin[10] => shift_taps_1e31:auto_generated.shiftin[10]
shiftin[11] => shift_taps_1e31:auto_generated.shiftin[11]
shiftin[12] => shift_taps_1e31:auto_generated.shiftin[12]
shiftin[13] => shift_taps_1e31:auto_generated.shiftin[13]
shiftin[14] => shift_taps_1e31:auto_generated.shiftin[14]
shiftin[15] => shift_taps_1e31:auto_generated.shiftin[15]
shiftin[16] => shift_taps_1e31:auto_generated.shiftin[16]
shiftin[17] => shift_taps_1e31:auto_generated.shiftin[17]
shiftin[18] => shift_taps_1e31:auto_generated.shiftin[18]
shiftin[19] => shift_taps_1e31:auto_generated.shiftin[19]
shiftin[20] => shift_taps_1e31:auto_generated.shiftin[20]
shiftin[21] => shift_taps_1e31:auto_generated.shiftin[21]
shiftin[22] => shift_taps_1e31:auto_generated.shiftin[22]
shiftin[23] => shift_taps_1e31:auto_generated.shiftin[23]
shiftin[24] => shift_taps_1e31:auto_generated.shiftin[24]
shiftin[25] => shift_taps_1e31:auto_generated.shiftin[25]
shiftin[26] => shift_taps_1e31:auto_generated.shiftin[26]
shiftin[27] => shift_taps_1e31:auto_generated.shiftin[27]
shiftin[28] => shift_taps_1e31:auto_generated.shiftin[28]
shiftin[29] => shift_taps_1e31:auto_generated.shiftin[29]
shiftin[30] => shift_taps_1e31:auto_generated.shiftin[30]
shiftin[31] => shift_taps_1e31:auto_generated.shiftin[31]
clock => shift_taps_1e31:auto_generated.clock
clken => ~NO_FANOUT~
shiftout[0] <= <GND>
shiftout[1] <= <GND>
shiftout[2] <= <GND>
shiftout[3] <= <GND>
shiftout[4] <= <GND>
shiftout[5] <= <GND>
shiftout[6] <= <GND>
shiftout[7] <= <GND>
shiftout[8] <= <GND>
shiftout[9] <= <GND>
shiftout[10] <= <GND>
shiftout[11] <= <GND>
shiftout[12] <= <GND>
shiftout[13] <= <GND>
shiftout[14] <= <GND>
shiftout[15] <= <GND>
shiftout[16] <= <GND>
shiftout[17] <= <GND>
shiftout[18] <= <GND>
shiftout[19] <= <GND>
shiftout[20] <= <GND>
shiftout[21] <= <GND>
shiftout[22] <= <GND>
shiftout[23] <= <GND>
shiftout[24] <= <GND>
shiftout[25] <= <GND>
shiftout[26] <= <GND>
shiftout[27] <= <GND>
shiftout[28] <= <GND>
shiftout[29] <= <GND>
shiftout[30] <= <GND>
shiftout[31] <= <GND>
taps[0] <= shift_taps_1e31:auto_generated.taps[0]
taps[1] <= shift_taps_1e31:auto_generated.taps[1]
taps[2] <= shift_taps_1e31:auto_generated.taps[2]
taps[3] <= shift_taps_1e31:auto_generated.taps[3]
taps[4] <= shift_taps_1e31:auto_generated.taps[4]
taps[5] <= shift_taps_1e31:auto_generated.taps[5]
taps[6] <= shift_taps_1e31:auto_generated.taps[6]
taps[7] <= shift_taps_1e31:auto_generated.taps[7]
taps[8] <= shift_taps_1e31:auto_generated.taps[8]
taps[9] <= shift_taps_1e31:auto_generated.taps[9]
taps[10] <= shift_taps_1e31:auto_generated.taps[10]
taps[11] <= shift_taps_1e31:auto_generated.taps[11]
taps[12] <= shift_taps_1e31:auto_generated.taps[12]
taps[13] <= shift_taps_1e31:auto_generated.taps[13]
taps[14] <= shift_taps_1e31:auto_generated.taps[14]
taps[15] <= shift_taps_1e31:auto_generated.taps[15]
taps[16] <= shift_taps_1e31:auto_generated.taps[16]
taps[17] <= shift_taps_1e31:auto_generated.taps[17]
taps[18] <= shift_taps_1e31:auto_generated.taps[18]
taps[19] <= shift_taps_1e31:auto_generated.taps[19]
taps[20] <= shift_taps_1e31:auto_generated.taps[20]
taps[21] <= shift_taps_1e31:auto_generated.taps[21]
taps[22] <= shift_taps_1e31:auto_generated.taps[22]
taps[23] <= shift_taps_1e31:auto_generated.taps[23]
taps[24] <= shift_taps_1e31:auto_generated.taps[24]
taps[25] <= shift_taps_1e31:auto_generated.taps[25]
taps[26] <= shift_taps_1e31:auto_generated.taps[26]
taps[27] <= shift_taps_1e31:auto_generated.taps[27]
taps[28] <= shift_taps_1e31:auto_generated.taps[28]
taps[29] <= shift_taps_1e31:auto_generated.taps[29]
taps[30] <= shift_taps_1e31:auto_generated.taps[30]
taps[31] <= shift_taps_1e31:auto_generated.taps[31]
aclr => ~NO_FANOUT~


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_i_426_LC_OuterPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated
clock => altsyncram_7ce1:altsyncram5.clock0
clock => altsyncram_7ce1:altsyncram5.clock1
clock => cntr_akf:cntr1.clock
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
shiftin[0] => altsyncram_7ce1:altsyncram5.data_a[0]
shiftin[1] => altsyncram_7ce1:altsyncram5.data_a[1]
shiftin[2] => altsyncram_7ce1:altsyncram5.data_a[2]
shiftin[3] => altsyncram_7ce1:altsyncram5.data_a[3]
shiftin[4] => altsyncram_7ce1:altsyncram5.data_a[4]
shiftin[5] => altsyncram_7ce1:altsyncram5.data_a[5]
shiftin[6] => altsyncram_7ce1:altsyncram5.data_a[6]
shiftin[7] => altsyncram_7ce1:altsyncram5.data_a[7]
shiftin[8] => altsyncram_7ce1:altsyncram5.data_a[8]
shiftin[9] => altsyncram_7ce1:altsyncram5.data_a[9]
shiftin[10] => altsyncram_7ce1:altsyncram5.data_a[10]
shiftin[11] => altsyncram_7ce1:altsyncram5.data_a[11]
shiftin[12] => altsyncram_7ce1:altsyncram5.data_a[12]
shiftin[13] => altsyncram_7ce1:altsyncram5.data_a[13]
shiftin[14] => altsyncram_7ce1:altsyncram5.data_a[14]
shiftin[15] => altsyncram_7ce1:altsyncram5.data_a[15]
shiftin[16] => altsyncram_7ce1:altsyncram5.data_a[16]
shiftin[17] => altsyncram_7ce1:altsyncram5.data_a[17]
shiftin[18] => altsyncram_7ce1:altsyncram5.data_a[18]
shiftin[19] => altsyncram_7ce1:altsyncram5.data_a[19]
shiftin[20] => altsyncram_7ce1:altsyncram5.data_a[20]
shiftin[21] => altsyncram_7ce1:altsyncram5.data_a[21]
shiftin[22] => altsyncram_7ce1:altsyncram5.data_a[22]
shiftin[23] => altsyncram_7ce1:altsyncram5.data_a[23]
shiftin[24] => altsyncram_7ce1:altsyncram5.data_a[24]
shiftin[25] => altsyncram_7ce1:altsyncram5.data_a[25]
shiftin[26] => altsyncram_7ce1:altsyncram5.data_a[26]
shiftin[27] => altsyncram_7ce1:altsyncram5.data_a[27]
shiftin[28] => altsyncram_7ce1:altsyncram5.data_a[28]
shiftin[29] => altsyncram_7ce1:altsyncram5.data_a[29]
shiftin[30] => altsyncram_7ce1:altsyncram5.data_a[30]
shiftin[31] => altsyncram_7ce1:altsyncram5.data_a[31]
shiftout[0] <= altsyncram_7ce1:altsyncram5.q_b[0]
shiftout[1] <= altsyncram_7ce1:altsyncram5.q_b[1]
shiftout[2] <= altsyncram_7ce1:altsyncram5.q_b[2]
shiftout[3] <= altsyncram_7ce1:altsyncram5.q_b[3]
shiftout[4] <= altsyncram_7ce1:altsyncram5.q_b[4]
shiftout[5] <= altsyncram_7ce1:altsyncram5.q_b[5]
shiftout[6] <= altsyncram_7ce1:altsyncram5.q_b[6]
shiftout[7] <= altsyncram_7ce1:altsyncram5.q_b[7]
shiftout[8] <= altsyncram_7ce1:altsyncram5.q_b[8]
shiftout[9] <= altsyncram_7ce1:altsyncram5.q_b[9]
shiftout[10] <= altsyncram_7ce1:altsyncram5.q_b[10]
shiftout[11] <= altsyncram_7ce1:altsyncram5.q_b[11]
shiftout[12] <= altsyncram_7ce1:altsyncram5.q_b[12]
shiftout[13] <= altsyncram_7ce1:altsyncram5.q_b[13]
shiftout[14] <= altsyncram_7ce1:altsyncram5.q_b[14]
shiftout[15] <= altsyncram_7ce1:altsyncram5.q_b[15]
shiftout[16] <= altsyncram_7ce1:altsyncram5.q_b[16]
shiftout[17] <= altsyncram_7ce1:altsyncram5.q_b[17]
shiftout[18] <= altsyncram_7ce1:altsyncram5.q_b[18]
shiftout[19] <= altsyncram_7ce1:altsyncram5.q_b[19]
shiftout[20] <= altsyncram_7ce1:altsyncram5.q_b[20]
shiftout[21] <= altsyncram_7ce1:altsyncram5.q_b[21]
shiftout[22] <= altsyncram_7ce1:altsyncram5.q_b[22]
shiftout[23] <= altsyncram_7ce1:altsyncram5.q_b[23]
shiftout[24] <= altsyncram_7ce1:altsyncram5.q_b[24]
shiftout[25] <= altsyncram_7ce1:altsyncram5.q_b[25]
shiftout[26] <= altsyncram_7ce1:altsyncram5.q_b[26]
shiftout[27] <= altsyncram_7ce1:altsyncram5.q_b[27]
shiftout[28] <= altsyncram_7ce1:altsyncram5.q_b[28]
shiftout[29] <= altsyncram_7ce1:altsyncram5.q_b[29]
shiftout[30] <= altsyncram_7ce1:altsyncram5.q_b[30]
shiftout[31] <= altsyncram_7ce1:altsyncram5.q_b[31]
taps[0] <= altsyncram_7ce1:altsyncram5.q_b[0]
taps[1] <= altsyncram_7ce1:altsyncram5.q_b[1]
taps[2] <= altsyncram_7ce1:altsyncram5.q_b[2]
taps[3] <= altsyncram_7ce1:altsyncram5.q_b[3]
taps[4] <= altsyncram_7ce1:altsyncram5.q_b[4]
taps[5] <= altsyncram_7ce1:altsyncram5.q_b[5]
taps[6] <= altsyncram_7ce1:altsyncram5.q_b[6]
taps[7] <= altsyncram_7ce1:altsyncram5.q_b[7]
taps[8] <= altsyncram_7ce1:altsyncram5.q_b[8]
taps[9] <= altsyncram_7ce1:altsyncram5.q_b[9]
taps[10] <= altsyncram_7ce1:altsyncram5.q_b[10]
taps[11] <= altsyncram_7ce1:altsyncram5.q_b[11]
taps[12] <= altsyncram_7ce1:altsyncram5.q_b[12]
taps[13] <= altsyncram_7ce1:altsyncram5.q_b[13]
taps[14] <= altsyncram_7ce1:altsyncram5.q_b[14]
taps[15] <= altsyncram_7ce1:altsyncram5.q_b[15]
taps[16] <= altsyncram_7ce1:altsyncram5.q_b[16]
taps[17] <= altsyncram_7ce1:altsyncram5.q_b[17]
taps[18] <= altsyncram_7ce1:altsyncram5.q_b[18]
taps[19] <= altsyncram_7ce1:altsyncram5.q_b[19]
taps[20] <= altsyncram_7ce1:altsyncram5.q_b[20]
taps[21] <= altsyncram_7ce1:altsyncram5.q_b[21]
taps[22] <= altsyncram_7ce1:altsyncram5.q_b[22]
taps[23] <= altsyncram_7ce1:altsyncram5.q_b[23]
taps[24] <= altsyncram_7ce1:altsyncram5.q_b[24]
taps[25] <= altsyncram_7ce1:altsyncram5.q_b[25]
taps[26] <= altsyncram_7ce1:altsyncram5.q_b[26]
taps[27] <= altsyncram_7ce1:altsyncram5.q_b[27]
taps[28] <= altsyncram_7ce1:altsyncram5.q_b[28]
taps[29] <= altsyncram_7ce1:altsyncram5.q_b[29]
taps[30] <= altsyncram_7ce1:altsyncram5.q_b[30]
taps[31] <= altsyncram_7ce1:altsyncram5.q_b[31]


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_i_426_LC_OuterPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated|altsyncram_7ce1:altsyncram5
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[0] => ram_block6a16.PORTAADDR
address_a[0] => ram_block6a17.PORTAADDR
address_a[0] => ram_block6a18.PORTAADDR
address_a[0] => ram_block6a19.PORTAADDR
address_a[0] => ram_block6a20.PORTAADDR
address_a[0] => ram_block6a21.PORTAADDR
address_a[0] => ram_block6a22.PORTAADDR
address_a[0] => ram_block6a23.PORTAADDR
address_a[0] => ram_block6a24.PORTAADDR
address_a[0] => ram_block6a25.PORTAADDR
address_a[0] => ram_block6a26.PORTAADDR
address_a[0] => ram_block6a27.PORTAADDR
address_a[0] => ram_block6a28.PORTAADDR
address_a[0] => ram_block6a29.PORTAADDR
address_a[0] => ram_block6a30.PORTAADDR
address_a[0] => ram_block6a31.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[1] => ram_block6a16.PORTAADDR1
address_a[1] => ram_block6a17.PORTAADDR1
address_a[1] => ram_block6a18.PORTAADDR1
address_a[1] => ram_block6a19.PORTAADDR1
address_a[1] => ram_block6a20.PORTAADDR1
address_a[1] => ram_block6a21.PORTAADDR1
address_a[1] => ram_block6a22.PORTAADDR1
address_a[1] => ram_block6a23.PORTAADDR1
address_a[1] => ram_block6a24.PORTAADDR1
address_a[1] => ram_block6a25.PORTAADDR1
address_a[1] => ram_block6a26.PORTAADDR1
address_a[1] => ram_block6a27.PORTAADDR1
address_a[1] => ram_block6a28.PORTAADDR1
address_a[1] => ram_block6a29.PORTAADDR1
address_a[1] => ram_block6a30.PORTAADDR1
address_a[1] => ram_block6a31.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[2] => ram_block6a16.PORTAADDR2
address_a[2] => ram_block6a17.PORTAADDR2
address_a[2] => ram_block6a18.PORTAADDR2
address_a[2] => ram_block6a19.PORTAADDR2
address_a[2] => ram_block6a20.PORTAADDR2
address_a[2] => ram_block6a21.PORTAADDR2
address_a[2] => ram_block6a22.PORTAADDR2
address_a[2] => ram_block6a23.PORTAADDR2
address_a[2] => ram_block6a24.PORTAADDR2
address_a[2] => ram_block6a25.PORTAADDR2
address_a[2] => ram_block6a26.PORTAADDR2
address_a[2] => ram_block6a27.PORTAADDR2
address_a[2] => ram_block6a28.PORTAADDR2
address_a[2] => ram_block6a29.PORTAADDR2
address_a[2] => ram_block6a30.PORTAADDR2
address_a[2] => ram_block6a31.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[3] => ram_block6a16.PORTAADDR3
address_a[3] => ram_block6a17.PORTAADDR3
address_a[3] => ram_block6a18.PORTAADDR3
address_a[3] => ram_block6a19.PORTAADDR3
address_a[3] => ram_block6a20.PORTAADDR3
address_a[3] => ram_block6a21.PORTAADDR3
address_a[3] => ram_block6a22.PORTAADDR3
address_a[3] => ram_block6a23.PORTAADDR3
address_a[3] => ram_block6a24.PORTAADDR3
address_a[3] => ram_block6a25.PORTAADDR3
address_a[3] => ram_block6a26.PORTAADDR3
address_a[3] => ram_block6a27.PORTAADDR3
address_a[3] => ram_block6a28.PORTAADDR3
address_a[3] => ram_block6a29.PORTAADDR3
address_a[3] => ram_block6a30.PORTAADDR3
address_a[3] => ram_block6a31.PORTAADDR3
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[0] => ram_block6a16.PORTBADDR
address_b[0] => ram_block6a17.PORTBADDR
address_b[0] => ram_block6a18.PORTBADDR
address_b[0] => ram_block6a19.PORTBADDR
address_b[0] => ram_block6a20.PORTBADDR
address_b[0] => ram_block6a21.PORTBADDR
address_b[0] => ram_block6a22.PORTBADDR
address_b[0] => ram_block6a23.PORTBADDR
address_b[0] => ram_block6a24.PORTBADDR
address_b[0] => ram_block6a25.PORTBADDR
address_b[0] => ram_block6a26.PORTBADDR
address_b[0] => ram_block6a27.PORTBADDR
address_b[0] => ram_block6a28.PORTBADDR
address_b[0] => ram_block6a29.PORTBADDR
address_b[0] => ram_block6a30.PORTBADDR
address_b[0] => ram_block6a31.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[1] => ram_block6a16.PORTBADDR1
address_b[1] => ram_block6a17.PORTBADDR1
address_b[1] => ram_block6a18.PORTBADDR1
address_b[1] => ram_block6a19.PORTBADDR1
address_b[1] => ram_block6a20.PORTBADDR1
address_b[1] => ram_block6a21.PORTBADDR1
address_b[1] => ram_block6a22.PORTBADDR1
address_b[1] => ram_block6a23.PORTBADDR1
address_b[1] => ram_block6a24.PORTBADDR1
address_b[1] => ram_block6a25.PORTBADDR1
address_b[1] => ram_block6a26.PORTBADDR1
address_b[1] => ram_block6a27.PORTBADDR1
address_b[1] => ram_block6a28.PORTBADDR1
address_b[1] => ram_block6a29.PORTBADDR1
address_b[1] => ram_block6a30.PORTBADDR1
address_b[1] => ram_block6a31.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[2] => ram_block6a16.PORTBADDR2
address_b[2] => ram_block6a17.PORTBADDR2
address_b[2] => ram_block6a18.PORTBADDR2
address_b[2] => ram_block6a19.PORTBADDR2
address_b[2] => ram_block6a20.PORTBADDR2
address_b[2] => ram_block6a21.PORTBADDR2
address_b[2] => ram_block6a22.PORTBADDR2
address_b[2] => ram_block6a23.PORTBADDR2
address_b[2] => ram_block6a24.PORTBADDR2
address_b[2] => ram_block6a25.PORTBADDR2
address_b[2] => ram_block6a26.PORTBADDR2
address_b[2] => ram_block6a27.PORTBADDR2
address_b[2] => ram_block6a28.PORTBADDR2
address_b[2] => ram_block6a29.PORTBADDR2
address_b[2] => ram_block6a30.PORTBADDR2
address_b[2] => ram_block6a31.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[3] => ram_block6a16.PORTBADDR3
address_b[3] => ram_block6a17.PORTBADDR3
address_b[3] => ram_block6a18.PORTBADDR3
address_b[3] => ram_block6a19.PORTBADDR3
address_b[3] => ram_block6a20.PORTBADDR3
address_b[3] => ram_block6a21.PORTBADDR3
address_b[3] => ram_block6a22.PORTBADDR3
address_b[3] => ram_block6a23.PORTBADDR3
address_b[3] => ram_block6a24.PORTBADDR3
address_b[3] => ram_block6a25.PORTBADDR3
address_b[3] => ram_block6a26.PORTBADDR3
address_b[3] => ram_block6a27.PORTBADDR3
address_b[3] => ram_block6a28.PORTBADDR3
address_b[3] => ram_block6a29.PORTBADDR3
address_b[3] => ram_block6a30.PORTBADDR3
address_b[3] => ram_block6a31.PORTBADDR3
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock0 => ram_block6a16.CLK0
clock0 => ram_block6a17.CLK0
clock0 => ram_block6a18.CLK0
clock0 => ram_block6a19.CLK0
clock0 => ram_block6a20.CLK0
clock0 => ram_block6a21.CLK0
clock0 => ram_block6a22.CLK0
clock0 => ram_block6a23.CLK0
clock0 => ram_block6a24.CLK0
clock0 => ram_block6a25.CLK0
clock0 => ram_block6a26.CLK0
clock0 => ram_block6a27.CLK0
clock0 => ram_block6a28.CLK0
clock0 => ram_block6a29.CLK0
clock0 => ram_block6a30.CLK0
clock0 => ram_block6a31.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clock1 => ram_block6a16.CLK1
clock1 => ram_block6a17.CLK1
clock1 => ram_block6a18.CLK1
clock1 => ram_block6a19.CLK1
clock1 => ram_block6a20.CLK1
clock1 => ram_block6a21.CLK1
clock1 => ram_block6a22.CLK1
clock1 => ram_block6a23.CLK1
clock1 => ram_block6a24.CLK1
clock1 => ram_block6a25.CLK1
clock1 => ram_block6a26.CLK1
clock1 => ram_block6a27.CLK1
clock1 => ram_block6a28.CLK1
clock1 => ram_block6a29.CLK1
clock1 => ram_block6a30.CLK1
clock1 => ram_block6a31.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken0 => ram_block6a16.ENA0
clocken0 => ram_block6a17.ENA0
clocken0 => ram_block6a18.ENA0
clocken0 => ram_block6a19.ENA0
clocken0 => ram_block6a20.ENA0
clocken0 => ram_block6a21.ENA0
clocken0 => ram_block6a22.ENA0
clocken0 => ram_block6a23.ENA0
clocken0 => ram_block6a24.ENA0
clocken0 => ram_block6a25.ENA0
clocken0 => ram_block6a26.ENA0
clocken0 => ram_block6a27.ENA0
clocken0 => ram_block6a28.ENA0
clocken0 => ram_block6a29.ENA0
clocken0 => ram_block6a30.ENA0
clocken0 => ram_block6a31.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
clocken1 => ram_block6a16.ENA1
clocken1 => ram_block6a17.ENA1
clocken1 => ram_block6a18.ENA1
clocken1 => ram_block6a19.ENA1
clocken1 => ram_block6a20.ENA1
clocken1 => ram_block6a21.ENA1
clocken1 => ram_block6a22.ENA1
clocken1 => ram_block6a23.ENA1
clocken1 => ram_block6a24.ENA1
clocken1 => ram_block6a25.ENA1
clocken1 => ram_block6a26.ENA1
clocken1 => ram_block6a27.ENA1
clocken1 => ram_block6a28.ENA1
clocken1 => ram_block6a29.ENA1
clocken1 => ram_block6a30.ENA1
clocken1 => ram_block6a31.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_a[16] => ram_block6a16.PORTADATAIN
data_a[17] => ram_block6a17.PORTADATAIN
data_a[18] => ram_block6a18.PORTADATAIN
data_a[19] => ram_block6a19.PORTADATAIN
data_a[20] => ram_block6a20.PORTADATAIN
data_a[21] => ram_block6a21.PORTADATAIN
data_a[22] => ram_block6a22.PORTADATAIN
data_a[23] => ram_block6a23.PORTADATAIN
data_a[24] => ram_block6a24.PORTADATAIN
data_a[25] => ram_block6a25.PORTADATAIN
data_a[26] => ram_block6a26.PORTADATAIN
data_a[27] => ram_block6a27.PORTADATAIN
data_a[28] => ram_block6a28.PORTADATAIN
data_a[29] => ram_block6a29.PORTADATAIN
data_a[30] => ram_block6a30.PORTADATAIN
data_a[31] => ram_block6a31.PORTADATAIN
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
q_b[16] <= ram_block6a16.PORTBDATAOUT
q_b[17] <= ram_block6a17.PORTBDATAOUT
q_b[18] <= ram_block6a18.PORTBDATAOUT
q_b[19] <= ram_block6a19.PORTBDATAOUT
q_b[20] <= ram_block6a20.PORTBDATAOUT
q_b[21] <= ram_block6a21.PORTBDATAOUT
q_b[22] <= ram_block6a22.PORTBDATAOUT
q_b[23] <= ram_block6a23.PORTBDATAOUT
q_b[24] <= ram_block6a24.PORTBDATAOUT
q_b[25] <= ram_block6a25.PORTBDATAOUT
q_b[26] <= ram_block6a26.PORTBDATAOUT
q_b[27] <= ram_block6a27.PORTBDATAOUT
q_b[28] <= ram_block6a28.PORTBDATAOUT
q_b[29] <= ram_block6a29.PORTBDATAOUT
q_b[30] <= ram_block6a30.PORTBDATAOUT
q_b[31] <= ram_block6a31.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_a => ram_block6a16.PORTAWE
wren_a => ram_block6a17.PORTAWE
wren_a => ram_block6a18.PORTAWE
wren_a => ram_block6a19.PORTAWE
wren_a => ram_block6a20.PORTAWE
wren_a => ram_block6a21.PORTAWE
wren_a => ram_block6a22.PORTAWE
wren_a => ram_block6a23.PORTAWE
wren_a => ram_block6a24.PORTAWE
wren_a => ram_block6a25.PORTAWE
wren_a => ram_block6a26.PORTAWE
wren_a => ram_block6a27.PORTAWE
wren_a => ram_block6a28.PORTAWE
wren_a => ram_block6a29.PORTAWE
wren_a => ram_block6a30.PORTAWE
wren_a => ram_block6a31.PORTAWE


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_i_426_LC_OuterPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated|cntr_akf:cntr1
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_i_426_LC_OuterPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated|cntr_akf:cntr1|cmpr_eac:cmpr7
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_j_522_LC_InnerPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0
shiftin[0] => shift_taps_1e31:auto_generated.shiftin[0]
shiftin[1] => shift_taps_1e31:auto_generated.shiftin[1]
shiftin[2] => shift_taps_1e31:auto_generated.shiftin[2]
shiftin[3] => shift_taps_1e31:auto_generated.shiftin[3]
shiftin[4] => shift_taps_1e31:auto_generated.shiftin[4]
shiftin[5] => shift_taps_1e31:auto_generated.shiftin[5]
shiftin[6] => shift_taps_1e31:auto_generated.shiftin[6]
shiftin[7] => shift_taps_1e31:auto_generated.shiftin[7]
shiftin[8] => shift_taps_1e31:auto_generated.shiftin[8]
shiftin[9] => shift_taps_1e31:auto_generated.shiftin[9]
shiftin[10] => shift_taps_1e31:auto_generated.shiftin[10]
shiftin[11] => shift_taps_1e31:auto_generated.shiftin[11]
shiftin[12] => shift_taps_1e31:auto_generated.shiftin[12]
shiftin[13] => shift_taps_1e31:auto_generated.shiftin[13]
shiftin[14] => shift_taps_1e31:auto_generated.shiftin[14]
shiftin[15] => shift_taps_1e31:auto_generated.shiftin[15]
shiftin[16] => shift_taps_1e31:auto_generated.shiftin[16]
shiftin[17] => shift_taps_1e31:auto_generated.shiftin[17]
shiftin[18] => shift_taps_1e31:auto_generated.shiftin[18]
shiftin[19] => shift_taps_1e31:auto_generated.shiftin[19]
shiftin[20] => shift_taps_1e31:auto_generated.shiftin[20]
shiftin[21] => shift_taps_1e31:auto_generated.shiftin[21]
shiftin[22] => shift_taps_1e31:auto_generated.shiftin[22]
shiftin[23] => shift_taps_1e31:auto_generated.shiftin[23]
shiftin[24] => shift_taps_1e31:auto_generated.shiftin[24]
shiftin[25] => shift_taps_1e31:auto_generated.shiftin[25]
shiftin[26] => shift_taps_1e31:auto_generated.shiftin[26]
shiftin[27] => shift_taps_1e31:auto_generated.shiftin[27]
shiftin[28] => shift_taps_1e31:auto_generated.shiftin[28]
shiftin[29] => shift_taps_1e31:auto_generated.shiftin[29]
shiftin[30] => shift_taps_1e31:auto_generated.shiftin[30]
shiftin[31] => shift_taps_1e31:auto_generated.shiftin[31]
clock => shift_taps_1e31:auto_generated.clock
clken => ~NO_FANOUT~
shiftout[0] <= <GND>
shiftout[1] <= <GND>
shiftout[2] <= <GND>
shiftout[3] <= <GND>
shiftout[4] <= <GND>
shiftout[5] <= <GND>
shiftout[6] <= <GND>
shiftout[7] <= <GND>
shiftout[8] <= <GND>
shiftout[9] <= <GND>
shiftout[10] <= <GND>
shiftout[11] <= <GND>
shiftout[12] <= <GND>
shiftout[13] <= <GND>
shiftout[14] <= <GND>
shiftout[15] <= <GND>
shiftout[16] <= <GND>
shiftout[17] <= <GND>
shiftout[18] <= <GND>
shiftout[19] <= <GND>
shiftout[20] <= <GND>
shiftout[21] <= <GND>
shiftout[22] <= <GND>
shiftout[23] <= <GND>
shiftout[24] <= <GND>
shiftout[25] <= <GND>
shiftout[26] <= <GND>
shiftout[27] <= <GND>
shiftout[28] <= <GND>
shiftout[29] <= <GND>
shiftout[30] <= <GND>
shiftout[31] <= <GND>
taps[0] <= shift_taps_1e31:auto_generated.taps[0]
taps[1] <= shift_taps_1e31:auto_generated.taps[1]
taps[2] <= shift_taps_1e31:auto_generated.taps[2]
taps[3] <= shift_taps_1e31:auto_generated.taps[3]
taps[4] <= shift_taps_1e31:auto_generated.taps[4]
taps[5] <= shift_taps_1e31:auto_generated.taps[5]
taps[6] <= shift_taps_1e31:auto_generated.taps[6]
taps[7] <= shift_taps_1e31:auto_generated.taps[7]
taps[8] <= shift_taps_1e31:auto_generated.taps[8]
taps[9] <= shift_taps_1e31:auto_generated.taps[9]
taps[10] <= shift_taps_1e31:auto_generated.taps[10]
taps[11] <= shift_taps_1e31:auto_generated.taps[11]
taps[12] <= shift_taps_1e31:auto_generated.taps[12]
taps[13] <= shift_taps_1e31:auto_generated.taps[13]
taps[14] <= shift_taps_1e31:auto_generated.taps[14]
taps[15] <= shift_taps_1e31:auto_generated.taps[15]
taps[16] <= shift_taps_1e31:auto_generated.taps[16]
taps[17] <= shift_taps_1e31:auto_generated.taps[17]
taps[18] <= shift_taps_1e31:auto_generated.taps[18]
taps[19] <= shift_taps_1e31:auto_generated.taps[19]
taps[20] <= shift_taps_1e31:auto_generated.taps[20]
taps[21] <= shift_taps_1e31:auto_generated.taps[21]
taps[22] <= shift_taps_1e31:auto_generated.taps[22]
taps[23] <= shift_taps_1e31:auto_generated.taps[23]
taps[24] <= shift_taps_1e31:auto_generated.taps[24]
taps[25] <= shift_taps_1e31:auto_generated.taps[25]
taps[26] <= shift_taps_1e31:auto_generated.taps[26]
taps[27] <= shift_taps_1e31:auto_generated.taps[27]
taps[28] <= shift_taps_1e31:auto_generated.taps[28]
taps[29] <= shift_taps_1e31:auto_generated.taps[29]
taps[30] <= shift_taps_1e31:auto_generated.taps[30]
taps[31] <= shift_taps_1e31:auto_generated.taps[31]
aclr => ~NO_FANOUT~


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_j_522_LC_InnerPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated
clock => altsyncram_7ce1:altsyncram5.clock0
clock => altsyncram_7ce1:altsyncram5.clock1
clock => cntr_akf:cntr1.clock
clock => dffe3a[3].CLK
clock => dffe3a[2].CLK
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
shiftin[0] => altsyncram_7ce1:altsyncram5.data_a[0]
shiftin[1] => altsyncram_7ce1:altsyncram5.data_a[1]
shiftin[2] => altsyncram_7ce1:altsyncram5.data_a[2]
shiftin[3] => altsyncram_7ce1:altsyncram5.data_a[3]
shiftin[4] => altsyncram_7ce1:altsyncram5.data_a[4]
shiftin[5] => altsyncram_7ce1:altsyncram5.data_a[5]
shiftin[6] => altsyncram_7ce1:altsyncram5.data_a[6]
shiftin[7] => altsyncram_7ce1:altsyncram5.data_a[7]
shiftin[8] => altsyncram_7ce1:altsyncram5.data_a[8]
shiftin[9] => altsyncram_7ce1:altsyncram5.data_a[9]
shiftin[10] => altsyncram_7ce1:altsyncram5.data_a[10]
shiftin[11] => altsyncram_7ce1:altsyncram5.data_a[11]
shiftin[12] => altsyncram_7ce1:altsyncram5.data_a[12]
shiftin[13] => altsyncram_7ce1:altsyncram5.data_a[13]
shiftin[14] => altsyncram_7ce1:altsyncram5.data_a[14]
shiftin[15] => altsyncram_7ce1:altsyncram5.data_a[15]
shiftin[16] => altsyncram_7ce1:altsyncram5.data_a[16]
shiftin[17] => altsyncram_7ce1:altsyncram5.data_a[17]
shiftin[18] => altsyncram_7ce1:altsyncram5.data_a[18]
shiftin[19] => altsyncram_7ce1:altsyncram5.data_a[19]
shiftin[20] => altsyncram_7ce1:altsyncram5.data_a[20]
shiftin[21] => altsyncram_7ce1:altsyncram5.data_a[21]
shiftin[22] => altsyncram_7ce1:altsyncram5.data_a[22]
shiftin[23] => altsyncram_7ce1:altsyncram5.data_a[23]
shiftin[24] => altsyncram_7ce1:altsyncram5.data_a[24]
shiftin[25] => altsyncram_7ce1:altsyncram5.data_a[25]
shiftin[26] => altsyncram_7ce1:altsyncram5.data_a[26]
shiftin[27] => altsyncram_7ce1:altsyncram5.data_a[27]
shiftin[28] => altsyncram_7ce1:altsyncram5.data_a[28]
shiftin[29] => altsyncram_7ce1:altsyncram5.data_a[29]
shiftin[30] => altsyncram_7ce1:altsyncram5.data_a[30]
shiftin[31] => altsyncram_7ce1:altsyncram5.data_a[31]
shiftout[0] <= altsyncram_7ce1:altsyncram5.q_b[0]
shiftout[1] <= altsyncram_7ce1:altsyncram5.q_b[1]
shiftout[2] <= altsyncram_7ce1:altsyncram5.q_b[2]
shiftout[3] <= altsyncram_7ce1:altsyncram5.q_b[3]
shiftout[4] <= altsyncram_7ce1:altsyncram5.q_b[4]
shiftout[5] <= altsyncram_7ce1:altsyncram5.q_b[5]
shiftout[6] <= altsyncram_7ce1:altsyncram5.q_b[6]
shiftout[7] <= altsyncram_7ce1:altsyncram5.q_b[7]
shiftout[8] <= altsyncram_7ce1:altsyncram5.q_b[8]
shiftout[9] <= altsyncram_7ce1:altsyncram5.q_b[9]
shiftout[10] <= altsyncram_7ce1:altsyncram5.q_b[10]
shiftout[11] <= altsyncram_7ce1:altsyncram5.q_b[11]
shiftout[12] <= altsyncram_7ce1:altsyncram5.q_b[12]
shiftout[13] <= altsyncram_7ce1:altsyncram5.q_b[13]
shiftout[14] <= altsyncram_7ce1:altsyncram5.q_b[14]
shiftout[15] <= altsyncram_7ce1:altsyncram5.q_b[15]
shiftout[16] <= altsyncram_7ce1:altsyncram5.q_b[16]
shiftout[17] <= altsyncram_7ce1:altsyncram5.q_b[17]
shiftout[18] <= altsyncram_7ce1:altsyncram5.q_b[18]
shiftout[19] <= altsyncram_7ce1:altsyncram5.q_b[19]
shiftout[20] <= altsyncram_7ce1:altsyncram5.q_b[20]
shiftout[21] <= altsyncram_7ce1:altsyncram5.q_b[21]
shiftout[22] <= altsyncram_7ce1:altsyncram5.q_b[22]
shiftout[23] <= altsyncram_7ce1:altsyncram5.q_b[23]
shiftout[24] <= altsyncram_7ce1:altsyncram5.q_b[24]
shiftout[25] <= altsyncram_7ce1:altsyncram5.q_b[25]
shiftout[26] <= altsyncram_7ce1:altsyncram5.q_b[26]
shiftout[27] <= altsyncram_7ce1:altsyncram5.q_b[27]
shiftout[28] <= altsyncram_7ce1:altsyncram5.q_b[28]
shiftout[29] <= altsyncram_7ce1:altsyncram5.q_b[29]
shiftout[30] <= altsyncram_7ce1:altsyncram5.q_b[30]
shiftout[31] <= altsyncram_7ce1:altsyncram5.q_b[31]
taps[0] <= altsyncram_7ce1:altsyncram5.q_b[0]
taps[1] <= altsyncram_7ce1:altsyncram5.q_b[1]
taps[2] <= altsyncram_7ce1:altsyncram5.q_b[2]
taps[3] <= altsyncram_7ce1:altsyncram5.q_b[3]
taps[4] <= altsyncram_7ce1:altsyncram5.q_b[4]
taps[5] <= altsyncram_7ce1:altsyncram5.q_b[5]
taps[6] <= altsyncram_7ce1:altsyncram5.q_b[6]
taps[7] <= altsyncram_7ce1:altsyncram5.q_b[7]
taps[8] <= altsyncram_7ce1:altsyncram5.q_b[8]
taps[9] <= altsyncram_7ce1:altsyncram5.q_b[9]
taps[10] <= altsyncram_7ce1:altsyncram5.q_b[10]
taps[11] <= altsyncram_7ce1:altsyncram5.q_b[11]
taps[12] <= altsyncram_7ce1:altsyncram5.q_b[12]
taps[13] <= altsyncram_7ce1:altsyncram5.q_b[13]
taps[14] <= altsyncram_7ce1:altsyncram5.q_b[14]
taps[15] <= altsyncram_7ce1:altsyncram5.q_b[15]
taps[16] <= altsyncram_7ce1:altsyncram5.q_b[16]
taps[17] <= altsyncram_7ce1:altsyncram5.q_b[17]
taps[18] <= altsyncram_7ce1:altsyncram5.q_b[18]
taps[19] <= altsyncram_7ce1:altsyncram5.q_b[19]
taps[20] <= altsyncram_7ce1:altsyncram5.q_b[20]
taps[21] <= altsyncram_7ce1:altsyncram5.q_b[21]
taps[22] <= altsyncram_7ce1:altsyncram5.q_b[22]
taps[23] <= altsyncram_7ce1:altsyncram5.q_b[23]
taps[24] <= altsyncram_7ce1:altsyncram5.q_b[24]
taps[25] <= altsyncram_7ce1:altsyncram5.q_b[25]
taps[26] <= altsyncram_7ce1:altsyncram5.q_b[26]
taps[27] <= altsyncram_7ce1:altsyncram5.q_b[27]
taps[28] <= altsyncram_7ce1:altsyncram5.q_b[28]
taps[29] <= altsyncram_7ce1:altsyncram5.q_b[29]
taps[30] <= altsyncram_7ce1:altsyncram5.q_b[30]
taps[31] <= altsyncram_7ce1:altsyncram5.q_b[31]


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_j_522_LC_InnerPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated|altsyncram_7ce1:altsyncram5
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[0] => ram_block6a16.PORTAADDR
address_a[0] => ram_block6a17.PORTAADDR
address_a[0] => ram_block6a18.PORTAADDR
address_a[0] => ram_block6a19.PORTAADDR
address_a[0] => ram_block6a20.PORTAADDR
address_a[0] => ram_block6a21.PORTAADDR
address_a[0] => ram_block6a22.PORTAADDR
address_a[0] => ram_block6a23.PORTAADDR
address_a[0] => ram_block6a24.PORTAADDR
address_a[0] => ram_block6a25.PORTAADDR
address_a[0] => ram_block6a26.PORTAADDR
address_a[0] => ram_block6a27.PORTAADDR
address_a[0] => ram_block6a28.PORTAADDR
address_a[0] => ram_block6a29.PORTAADDR
address_a[0] => ram_block6a30.PORTAADDR
address_a[0] => ram_block6a31.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[1] => ram_block6a16.PORTAADDR1
address_a[1] => ram_block6a17.PORTAADDR1
address_a[1] => ram_block6a18.PORTAADDR1
address_a[1] => ram_block6a19.PORTAADDR1
address_a[1] => ram_block6a20.PORTAADDR1
address_a[1] => ram_block6a21.PORTAADDR1
address_a[1] => ram_block6a22.PORTAADDR1
address_a[1] => ram_block6a23.PORTAADDR1
address_a[1] => ram_block6a24.PORTAADDR1
address_a[1] => ram_block6a25.PORTAADDR1
address_a[1] => ram_block6a26.PORTAADDR1
address_a[1] => ram_block6a27.PORTAADDR1
address_a[1] => ram_block6a28.PORTAADDR1
address_a[1] => ram_block6a29.PORTAADDR1
address_a[1] => ram_block6a30.PORTAADDR1
address_a[1] => ram_block6a31.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[2] => ram_block6a16.PORTAADDR2
address_a[2] => ram_block6a17.PORTAADDR2
address_a[2] => ram_block6a18.PORTAADDR2
address_a[2] => ram_block6a19.PORTAADDR2
address_a[2] => ram_block6a20.PORTAADDR2
address_a[2] => ram_block6a21.PORTAADDR2
address_a[2] => ram_block6a22.PORTAADDR2
address_a[2] => ram_block6a23.PORTAADDR2
address_a[2] => ram_block6a24.PORTAADDR2
address_a[2] => ram_block6a25.PORTAADDR2
address_a[2] => ram_block6a26.PORTAADDR2
address_a[2] => ram_block6a27.PORTAADDR2
address_a[2] => ram_block6a28.PORTAADDR2
address_a[2] => ram_block6a29.PORTAADDR2
address_a[2] => ram_block6a30.PORTAADDR2
address_a[2] => ram_block6a31.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[3] => ram_block6a16.PORTAADDR3
address_a[3] => ram_block6a17.PORTAADDR3
address_a[3] => ram_block6a18.PORTAADDR3
address_a[3] => ram_block6a19.PORTAADDR3
address_a[3] => ram_block6a20.PORTAADDR3
address_a[3] => ram_block6a21.PORTAADDR3
address_a[3] => ram_block6a22.PORTAADDR3
address_a[3] => ram_block6a23.PORTAADDR3
address_a[3] => ram_block6a24.PORTAADDR3
address_a[3] => ram_block6a25.PORTAADDR3
address_a[3] => ram_block6a26.PORTAADDR3
address_a[3] => ram_block6a27.PORTAADDR3
address_a[3] => ram_block6a28.PORTAADDR3
address_a[3] => ram_block6a29.PORTAADDR3
address_a[3] => ram_block6a30.PORTAADDR3
address_a[3] => ram_block6a31.PORTAADDR3
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[0] => ram_block6a16.PORTBADDR
address_b[0] => ram_block6a17.PORTBADDR
address_b[0] => ram_block6a18.PORTBADDR
address_b[0] => ram_block6a19.PORTBADDR
address_b[0] => ram_block6a20.PORTBADDR
address_b[0] => ram_block6a21.PORTBADDR
address_b[0] => ram_block6a22.PORTBADDR
address_b[0] => ram_block6a23.PORTBADDR
address_b[0] => ram_block6a24.PORTBADDR
address_b[0] => ram_block6a25.PORTBADDR
address_b[0] => ram_block6a26.PORTBADDR
address_b[0] => ram_block6a27.PORTBADDR
address_b[0] => ram_block6a28.PORTBADDR
address_b[0] => ram_block6a29.PORTBADDR
address_b[0] => ram_block6a30.PORTBADDR
address_b[0] => ram_block6a31.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[1] => ram_block6a16.PORTBADDR1
address_b[1] => ram_block6a17.PORTBADDR1
address_b[1] => ram_block6a18.PORTBADDR1
address_b[1] => ram_block6a19.PORTBADDR1
address_b[1] => ram_block6a20.PORTBADDR1
address_b[1] => ram_block6a21.PORTBADDR1
address_b[1] => ram_block6a22.PORTBADDR1
address_b[1] => ram_block6a23.PORTBADDR1
address_b[1] => ram_block6a24.PORTBADDR1
address_b[1] => ram_block6a25.PORTBADDR1
address_b[1] => ram_block6a26.PORTBADDR1
address_b[1] => ram_block6a27.PORTBADDR1
address_b[1] => ram_block6a28.PORTBADDR1
address_b[1] => ram_block6a29.PORTBADDR1
address_b[1] => ram_block6a30.PORTBADDR1
address_b[1] => ram_block6a31.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[2] => ram_block6a16.PORTBADDR2
address_b[2] => ram_block6a17.PORTBADDR2
address_b[2] => ram_block6a18.PORTBADDR2
address_b[2] => ram_block6a19.PORTBADDR2
address_b[2] => ram_block6a20.PORTBADDR2
address_b[2] => ram_block6a21.PORTBADDR2
address_b[2] => ram_block6a22.PORTBADDR2
address_b[2] => ram_block6a23.PORTBADDR2
address_b[2] => ram_block6a24.PORTBADDR2
address_b[2] => ram_block6a25.PORTBADDR2
address_b[2] => ram_block6a26.PORTBADDR2
address_b[2] => ram_block6a27.PORTBADDR2
address_b[2] => ram_block6a28.PORTBADDR2
address_b[2] => ram_block6a29.PORTBADDR2
address_b[2] => ram_block6a30.PORTBADDR2
address_b[2] => ram_block6a31.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[3] => ram_block6a16.PORTBADDR3
address_b[3] => ram_block6a17.PORTBADDR3
address_b[3] => ram_block6a18.PORTBADDR3
address_b[3] => ram_block6a19.PORTBADDR3
address_b[3] => ram_block6a20.PORTBADDR3
address_b[3] => ram_block6a21.PORTBADDR3
address_b[3] => ram_block6a22.PORTBADDR3
address_b[3] => ram_block6a23.PORTBADDR3
address_b[3] => ram_block6a24.PORTBADDR3
address_b[3] => ram_block6a25.PORTBADDR3
address_b[3] => ram_block6a26.PORTBADDR3
address_b[3] => ram_block6a27.PORTBADDR3
address_b[3] => ram_block6a28.PORTBADDR3
address_b[3] => ram_block6a29.PORTBADDR3
address_b[3] => ram_block6a30.PORTBADDR3
address_b[3] => ram_block6a31.PORTBADDR3
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock0 => ram_block6a16.CLK0
clock0 => ram_block6a17.CLK0
clock0 => ram_block6a18.CLK0
clock0 => ram_block6a19.CLK0
clock0 => ram_block6a20.CLK0
clock0 => ram_block6a21.CLK0
clock0 => ram_block6a22.CLK0
clock0 => ram_block6a23.CLK0
clock0 => ram_block6a24.CLK0
clock0 => ram_block6a25.CLK0
clock0 => ram_block6a26.CLK0
clock0 => ram_block6a27.CLK0
clock0 => ram_block6a28.CLK0
clock0 => ram_block6a29.CLK0
clock0 => ram_block6a30.CLK0
clock0 => ram_block6a31.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clock1 => ram_block6a16.CLK1
clock1 => ram_block6a17.CLK1
clock1 => ram_block6a18.CLK1
clock1 => ram_block6a19.CLK1
clock1 => ram_block6a20.CLK1
clock1 => ram_block6a21.CLK1
clock1 => ram_block6a22.CLK1
clock1 => ram_block6a23.CLK1
clock1 => ram_block6a24.CLK1
clock1 => ram_block6a25.CLK1
clock1 => ram_block6a26.CLK1
clock1 => ram_block6a27.CLK1
clock1 => ram_block6a28.CLK1
clock1 => ram_block6a29.CLK1
clock1 => ram_block6a30.CLK1
clock1 => ram_block6a31.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken0 => ram_block6a16.ENA0
clocken0 => ram_block6a17.ENA0
clocken0 => ram_block6a18.ENA0
clocken0 => ram_block6a19.ENA0
clocken0 => ram_block6a20.ENA0
clocken0 => ram_block6a21.ENA0
clocken0 => ram_block6a22.ENA0
clocken0 => ram_block6a23.ENA0
clocken0 => ram_block6a24.ENA0
clocken0 => ram_block6a25.ENA0
clocken0 => ram_block6a26.ENA0
clocken0 => ram_block6a27.ENA0
clocken0 => ram_block6a28.ENA0
clocken0 => ram_block6a29.ENA0
clocken0 => ram_block6a30.ENA0
clocken0 => ram_block6a31.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
clocken1 => ram_block6a16.ENA1
clocken1 => ram_block6a17.ENA1
clocken1 => ram_block6a18.ENA1
clocken1 => ram_block6a19.ENA1
clocken1 => ram_block6a20.ENA1
clocken1 => ram_block6a21.ENA1
clocken1 => ram_block6a22.ENA1
clocken1 => ram_block6a23.ENA1
clocken1 => ram_block6a24.ENA1
clocken1 => ram_block6a25.ENA1
clocken1 => ram_block6a26.ENA1
clocken1 => ram_block6a27.ENA1
clocken1 => ram_block6a28.ENA1
clocken1 => ram_block6a29.ENA1
clocken1 => ram_block6a30.ENA1
clocken1 => ram_block6a31.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_a[16] => ram_block6a16.PORTADATAIN
data_a[17] => ram_block6a17.PORTADATAIN
data_a[18] => ram_block6a18.PORTADATAIN
data_a[19] => ram_block6a19.PORTADATAIN
data_a[20] => ram_block6a20.PORTADATAIN
data_a[21] => ram_block6a21.PORTADATAIN
data_a[22] => ram_block6a22.PORTADATAIN
data_a[23] => ram_block6a23.PORTADATAIN
data_a[24] => ram_block6a24.PORTADATAIN
data_a[25] => ram_block6a25.PORTADATAIN
data_a[26] => ram_block6a26.PORTADATAIN
data_a[27] => ram_block6a27.PORTADATAIN
data_a[28] => ram_block6a28.PORTADATAIN
data_a[29] => ram_block6a29.PORTADATAIN
data_a[30] => ram_block6a30.PORTADATAIN
data_a[31] => ram_block6a31.PORTADATAIN
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
q_b[16] <= ram_block6a16.PORTBDATAOUT
q_b[17] <= ram_block6a17.PORTBDATAOUT
q_b[18] <= ram_block6a18.PORTBDATAOUT
q_b[19] <= ram_block6a19.PORTBDATAOUT
q_b[20] <= ram_block6a20.PORTBDATAOUT
q_b[21] <= ram_block6a21.PORTBDATAOUT
q_b[22] <= ram_block6a22.PORTBDATAOUT
q_b[23] <= ram_block6a23.PORTBDATAOUT
q_b[24] <= ram_block6a24.PORTBDATAOUT
q_b[25] <= ram_block6a25.PORTBDATAOUT
q_b[26] <= ram_block6a26.PORTBDATAOUT
q_b[27] <= ram_block6a27.PORTBDATAOUT
q_b[28] <= ram_block6a28.PORTBDATAOUT
q_b[29] <= ram_block6a29.PORTBDATAOUT
q_b[30] <= ram_block6a30.PORTBDATAOUT
q_b[31] <= ram_block6a31.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_a => ram_block6a16.PORTAWE
wren_a => ram_block6a17.PORTAWE
wren_a => ram_block6a18.PORTAWE
wren_a => ram_block6a19.PORTAWE
wren_a => ram_block6a20.PORTAWE
wren_a => ram_block6a21.PORTAWE
wren_a => ram_block6a22.PORTAWE
wren_a => ram_block6a23.PORTAWE
wren_a => ram_block6a24.PORTAWE
wren_a => ram_block6a25.PORTAWE
wren_a => ram_block6a26.PORTAWE
wren_a => ram_block6a27.PORTAWE
wren_a => ram_block6a28.PORTAWE
wren_a => ram_block6a29.PORTAWE
wren_a => ram_block6a30.PORTAWE
wren_a => ram_block6a31.PORTAWE


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_j_522_LC_InnerPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated|cntr_akf:cntr1
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_174to184_bb5_j_522_LC_InnerPHI_0_reg_184_fifo|altshift_taps:r_data_rtl_0|shift_taps_1e31:auto_generated|cntr_akf:cntr1|cmpr_eac:cmpr7
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_172to176_bb5_c2_ene3_0_reg_176_fifo|altshift_taps:r_data_rtl_0
shiftin[0] => shift_taps_kc31:auto_generated.shiftin[0]
shiftin[1] => shift_taps_kc31:auto_generated.shiftin[1]
shiftin[2] => shift_taps_kc31:auto_generated.shiftin[2]
shiftin[3] => shift_taps_kc31:auto_generated.shiftin[3]
shiftin[4] => shift_taps_kc31:auto_generated.shiftin[4]
shiftin[5] => shift_taps_kc31:auto_generated.shiftin[5]
shiftin[6] => shift_taps_kc31:auto_generated.shiftin[6]
shiftin[7] => shift_taps_kc31:auto_generated.shiftin[7]
shiftin[8] => shift_taps_kc31:auto_generated.shiftin[8]
shiftin[9] => shift_taps_kc31:auto_generated.shiftin[9]
shiftin[10] => shift_taps_kc31:auto_generated.shiftin[10]
shiftin[11] => shift_taps_kc31:auto_generated.shiftin[11]
shiftin[12] => shift_taps_kc31:auto_generated.shiftin[12]
shiftin[13] => shift_taps_kc31:auto_generated.shiftin[13]
shiftin[14] => shift_taps_kc31:auto_generated.shiftin[14]
shiftin[15] => shift_taps_kc31:auto_generated.shiftin[15]
shiftin[16] => shift_taps_kc31:auto_generated.shiftin[16]
shiftin[17] => shift_taps_kc31:auto_generated.shiftin[17]
shiftin[18] => shift_taps_kc31:auto_generated.shiftin[18]
shiftin[19] => shift_taps_kc31:auto_generated.shiftin[19]
shiftin[20] => shift_taps_kc31:auto_generated.shiftin[20]
shiftin[21] => shift_taps_kc31:auto_generated.shiftin[21]
shiftin[22] => shift_taps_kc31:auto_generated.shiftin[22]
shiftin[23] => shift_taps_kc31:auto_generated.shiftin[23]
shiftin[24] => shift_taps_kc31:auto_generated.shiftin[24]
shiftin[25] => shift_taps_kc31:auto_generated.shiftin[25]
shiftin[26] => shift_taps_kc31:auto_generated.shiftin[26]
shiftin[27] => shift_taps_kc31:auto_generated.shiftin[27]
shiftin[28] => shift_taps_kc31:auto_generated.shiftin[28]
shiftin[29] => shift_taps_kc31:auto_generated.shiftin[29]
shiftin[30] => shift_taps_kc31:auto_generated.shiftin[30]
shiftin[31] => shift_taps_kc31:auto_generated.shiftin[31]
clock => shift_taps_kc31:auto_generated.clock
clken => ~NO_FANOUT~
shiftout[0] <= <GND>
shiftout[1] <= <GND>
shiftout[2] <= <GND>
shiftout[3] <= <GND>
shiftout[4] <= <GND>
shiftout[5] <= <GND>
shiftout[6] <= <GND>
shiftout[7] <= <GND>
shiftout[8] <= <GND>
shiftout[9] <= <GND>
shiftout[10] <= <GND>
shiftout[11] <= <GND>
shiftout[12] <= <GND>
shiftout[13] <= <GND>
shiftout[14] <= <GND>
shiftout[15] <= <GND>
shiftout[16] <= <GND>
shiftout[17] <= <GND>
shiftout[18] <= <GND>
shiftout[19] <= <GND>
shiftout[20] <= <GND>
shiftout[21] <= <GND>
shiftout[22] <= <GND>
shiftout[23] <= <GND>
shiftout[24] <= <GND>
shiftout[25] <= <GND>
shiftout[26] <= <GND>
shiftout[27] <= <GND>
shiftout[28] <= <GND>
shiftout[29] <= <GND>
shiftout[30] <= <GND>
shiftout[31] <= <GND>
taps[0] <= shift_taps_kc31:auto_generated.taps[0]
taps[1] <= shift_taps_kc31:auto_generated.taps[1]
taps[2] <= shift_taps_kc31:auto_generated.taps[2]
taps[3] <= shift_taps_kc31:auto_generated.taps[3]
taps[4] <= shift_taps_kc31:auto_generated.taps[4]
taps[5] <= shift_taps_kc31:auto_generated.taps[5]
taps[6] <= shift_taps_kc31:auto_generated.taps[6]
taps[7] <= shift_taps_kc31:auto_generated.taps[7]
taps[8] <= shift_taps_kc31:auto_generated.taps[8]
taps[9] <= shift_taps_kc31:auto_generated.taps[9]
taps[10] <= shift_taps_kc31:auto_generated.taps[10]
taps[11] <= shift_taps_kc31:auto_generated.taps[11]
taps[12] <= shift_taps_kc31:auto_generated.taps[12]
taps[13] <= shift_taps_kc31:auto_generated.taps[13]
taps[14] <= shift_taps_kc31:auto_generated.taps[14]
taps[15] <= shift_taps_kc31:auto_generated.taps[15]
taps[16] <= shift_taps_kc31:auto_generated.taps[16]
taps[17] <= shift_taps_kc31:auto_generated.taps[17]
taps[18] <= shift_taps_kc31:auto_generated.taps[18]
taps[19] <= shift_taps_kc31:auto_generated.taps[19]
taps[20] <= shift_taps_kc31:auto_generated.taps[20]
taps[21] <= shift_taps_kc31:auto_generated.taps[21]
taps[22] <= shift_taps_kc31:auto_generated.taps[22]
taps[23] <= shift_taps_kc31:auto_generated.taps[23]
taps[24] <= shift_taps_kc31:auto_generated.taps[24]
taps[25] <= shift_taps_kc31:auto_generated.taps[25]
taps[26] <= shift_taps_kc31:auto_generated.taps[26]
taps[27] <= shift_taps_kc31:auto_generated.taps[27]
taps[28] <= shift_taps_kc31:auto_generated.taps[28]
taps[29] <= shift_taps_kc31:auto_generated.taps[29]
taps[30] <= shift_taps_kc31:auto_generated.taps[30]
taps[31] <= shift_taps_kc31:auto_generated.taps[31]
aclr => ~NO_FANOUT~


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_172to176_bb5_c2_ene3_0_reg_176_fifo|altshift_taps:r_data_rtl_0|shift_taps_kc31:auto_generated
clock => altsyncram_99e1:altsyncram4.clock0
clock => altsyncram_99e1:altsyncram4.clock1
clock => cntr_rif:cntr1.clock
clock => dffe3a[1].CLK
clock => dffe3a[0].CLK
shiftin[0] => altsyncram_99e1:altsyncram4.data_a[0]
shiftin[1] => altsyncram_99e1:altsyncram4.data_a[1]
shiftin[2] => altsyncram_99e1:altsyncram4.data_a[2]
shiftin[3] => altsyncram_99e1:altsyncram4.data_a[3]
shiftin[4] => altsyncram_99e1:altsyncram4.data_a[4]
shiftin[5] => altsyncram_99e1:altsyncram4.data_a[5]
shiftin[6] => altsyncram_99e1:altsyncram4.data_a[6]
shiftin[7] => altsyncram_99e1:altsyncram4.data_a[7]
shiftin[8] => altsyncram_99e1:altsyncram4.data_a[8]
shiftin[9] => altsyncram_99e1:altsyncram4.data_a[9]
shiftin[10] => altsyncram_99e1:altsyncram4.data_a[10]
shiftin[11] => altsyncram_99e1:altsyncram4.data_a[11]
shiftin[12] => altsyncram_99e1:altsyncram4.data_a[12]
shiftin[13] => altsyncram_99e1:altsyncram4.data_a[13]
shiftin[14] => altsyncram_99e1:altsyncram4.data_a[14]
shiftin[15] => altsyncram_99e1:altsyncram4.data_a[15]
shiftin[16] => altsyncram_99e1:altsyncram4.data_a[16]
shiftin[17] => altsyncram_99e1:altsyncram4.data_a[17]
shiftin[18] => altsyncram_99e1:altsyncram4.data_a[18]
shiftin[19] => altsyncram_99e1:altsyncram4.data_a[19]
shiftin[20] => altsyncram_99e1:altsyncram4.data_a[20]
shiftin[21] => altsyncram_99e1:altsyncram4.data_a[21]
shiftin[22] => altsyncram_99e1:altsyncram4.data_a[22]
shiftin[23] => altsyncram_99e1:altsyncram4.data_a[23]
shiftin[24] => altsyncram_99e1:altsyncram4.data_a[24]
shiftin[25] => altsyncram_99e1:altsyncram4.data_a[25]
shiftin[26] => altsyncram_99e1:altsyncram4.data_a[26]
shiftin[27] => altsyncram_99e1:altsyncram4.data_a[27]
shiftin[28] => altsyncram_99e1:altsyncram4.data_a[28]
shiftin[29] => altsyncram_99e1:altsyncram4.data_a[29]
shiftin[30] => altsyncram_99e1:altsyncram4.data_a[30]
shiftin[31] => altsyncram_99e1:altsyncram4.data_a[31]
shiftout[0] <= altsyncram_99e1:altsyncram4.q_b[0]
shiftout[1] <= altsyncram_99e1:altsyncram4.q_b[1]
shiftout[2] <= altsyncram_99e1:altsyncram4.q_b[2]
shiftout[3] <= altsyncram_99e1:altsyncram4.q_b[3]
shiftout[4] <= altsyncram_99e1:altsyncram4.q_b[4]
shiftout[5] <= altsyncram_99e1:altsyncram4.q_b[5]
shiftout[6] <= altsyncram_99e1:altsyncram4.q_b[6]
shiftout[7] <= altsyncram_99e1:altsyncram4.q_b[7]
shiftout[8] <= altsyncram_99e1:altsyncram4.q_b[8]
shiftout[9] <= altsyncram_99e1:altsyncram4.q_b[9]
shiftout[10] <= altsyncram_99e1:altsyncram4.q_b[10]
shiftout[11] <= altsyncram_99e1:altsyncram4.q_b[11]
shiftout[12] <= altsyncram_99e1:altsyncram4.q_b[12]
shiftout[13] <= altsyncram_99e1:altsyncram4.q_b[13]
shiftout[14] <= altsyncram_99e1:altsyncram4.q_b[14]
shiftout[15] <= altsyncram_99e1:altsyncram4.q_b[15]
shiftout[16] <= altsyncram_99e1:altsyncram4.q_b[16]
shiftout[17] <= altsyncram_99e1:altsyncram4.q_b[17]
shiftout[18] <= altsyncram_99e1:altsyncram4.q_b[18]
shiftout[19] <= altsyncram_99e1:altsyncram4.q_b[19]
shiftout[20] <= altsyncram_99e1:altsyncram4.q_b[20]
shiftout[21] <= altsyncram_99e1:altsyncram4.q_b[21]
shiftout[22] <= altsyncram_99e1:altsyncram4.q_b[22]
shiftout[23] <= altsyncram_99e1:altsyncram4.q_b[23]
shiftout[24] <= altsyncram_99e1:altsyncram4.q_b[24]
shiftout[25] <= altsyncram_99e1:altsyncram4.q_b[25]
shiftout[26] <= altsyncram_99e1:altsyncram4.q_b[26]
shiftout[27] <= altsyncram_99e1:altsyncram4.q_b[27]
shiftout[28] <= altsyncram_99e1:altsyncram4.q_b[28]
shiftout[29] <= altsyncram_99e1:altsyncram4.q_b[29]
shiftout[30] <= altsyncram_99e1:altsyncram4.q_b[30]
shiftout[31] <= altsyncram_99e1:altsyncram4.q_b[31]
taps[0] <= altsyncram_99e1:altsyncram4.q_b[0]
taps[1] <= altsyncram_99e1:altsyncram4.q_b[1]
taps[2] <= altsyncram_99e1:altsyncram4.q_b[2]
taps[3] <= altsyncram_99e1:altsyncram4.q_b[3]
taps[4] <= altsyncram_99e1:altsyncram4.q_b[4]
taps[5] <= altsyncram_99e1:altsyncram4.q_b[5]
taps[6] <= altsyncram_99e1:altsyncram4.q_b[6]
taps[7] <= altsyncram_99e1:altsyncram4.q_b[7]
taps[8] <= altsyncram_99e1:altsyncram4.q_b[8]
taps[9] <= altsyncram_99e1:altsyncram4.q_b[9]
taps[10] <= altsyncram_99e1:altsyncram4.q_b[10]
taps[11] <= altsyncram_99e1:altsyncram4.q_b[11]
taps[12] <= altsyncram_99e1:altsyncram4.q_b[12]
taps[13] <= altsyncram_99e1:altsyncram4.q_b[13]
taps[14] <= altsyncram_99e1:altsyncram4.q_b[14]
taps[15] <= altsyncram_99e1:altsyncram4.q_b[15]
taps[16] <= altsyncram_99e1:altsyncram4.q_b[16]
taps[17] <= altsyncram_99e1:altsyncram4.q_b[17]
taps[18] <= altsyncram_99e1:altsyncram4.q_b[18]
taps[19] <= altsyncram_99e1:altsyncram4.q_b[19]
taps[20] <= altsyncram_99e1:altsyncram4.q_b[20]
taps[21] <= altsyncram_99e1:altsyncram4.q_b[21]
taps[22] <= altsyncram_99e1:altsyncram4.q_b[22]
taps[23] <= altsyncram_99e1:altsyncram4.q_b[23]
taps[24] <= altsyncram_99e1:altsyncram4.q_b[24]
taps[25] <= altsyncram_99e1:altsyncram4.q_b[25]
taps[26] <= altsyncram_99e1:altsyncram4.q_b[26]
taps[27] <= altsyncram_99e1:altsyncram4.q_b[27]
taps[28] <= altsyncram_99e1:altsyncram4.q_b[28]
taps[29] <= altsyncram_99e1:altsyncram4.q_b[29]
taps[30] <= altsyncram_99e1:altsyncram4.q_b[30]
taps[31] <= altsyncram_99e1:altsyncram4.q_b[31]


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_172to176_bb5_c2_ene3_0_reg_176_fifo|altshift_taps:r_data_rtl_0|shift_taps_kc31:auto_generated|altsyncram_99e1:altsyncram4
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[0] => ram_block5a24.PORTAADDR
address_a[0] => ram_block5a25.PORTAADDR
address_a[0] => ram_block5a26.PORTAADDR
address_a[0] => ram_block5a27.PORTAADDR
address_a[0] => ram_block5a28.PORTAADDR
address_a[0] => ram_block5a29.PORTAADDR
address_a[0] => ram_block5a30.PORTAADDR
address_a[0] => ram_block5a31.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[1] => ram_block5a24.PORTAADDR1
address_a[1] => ram_block5a25.PORTAADDR1
address_a[1] => ram_block5a26.PORTAADDR1
address_a[1] => ram_block5a27.PORTAADDR1
address_a[1] => ram_block5a28.PORTAADDR1
address_a[1] => ram_block5a29.PORTAADDR1
address_a[1] => ram_block5a30.PORTAADDR1
address_a[1] => ram_block5a31.PORTAADDR1
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[0] => ram_block5a24.PORTBADDR
address_b[0] => ram_block5a25.PORTBADDR
address_b[0] => ram_block5a26.PORTBADDR
address_b[0] => ram_block5a27.PORTBADDR
address_b[0] => ram_block5a28.PORTBADDR
address_b[0] => ram_block5a29.PORTBADDR
address_b[0] => ram_block5a30.PORTBADDR
address_b[0] => ram_block5a31.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[1] => ram_block5a24.PORTBADDR1
address_b[1] => ram_block5a25.PORTBADDR1
address_b[1] => ram_block5a26.PORTBADDR1
address_b[1] => ram_block5a27.PORTBADDR1
address_b[1] => ram_block5a28.PORTBADDR1
address_b[1] => ram_block5a29.PORTBADDR1
address_b[1] => ram_block5a30.PORTBADDR1
address_b[1] => ram_block5a31.PORTBADDR1
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clock0 => ram_block5a24.CLK0
clock0 => ram_block5a25.CLK0
clock0 => ram_block5a26.CLK0
clock0 => ram_block5a27.CLK0
clock0 => ram_block5a28.CLK0
clock0 => ram_block5a29.CLK0
clock0 => ram_block5a30.CLK0
clock0 => ram_block5a31.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clock1 => ram_block5a16.CLK1
clock1 => ram_block5a17.CLK1
clock1 => ram_block5a18.CLK1
clock1 => ram_block5a19.CLK1
clock1 => ram_block5a20.CLK1
clock1 => ram_block5a21.CLK1
clock1 => ram_block5a22.CLK1
clock1 => ram_block5a23.CLK1
clock1 => ram_block5a24.CLK1
clock1 => ram_block5a25.CLK1
clock1 => ram_block5a26.CLK1
clock1 => ram_block5a27.CLK1
clock1 => ram_block5a28.CLK1
clock1 => ram_block5a29.CLK1
clock1 => ram_block5a30.CLK1
clock1 => ram_block5a31.CLK1
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken0 => ram_block5a16.ENA0
clocken0 => ram_block5a17.ENA0
clocken0 => ram_block5a18.ENA0
clocken0 => ram_block5a19.ENA0
clocken0 => ram_block5a20.ENA0
clocken0 => ram_block5a21.ENA0
clocken0 => ram_block5a22.ENA0
clocken0 => ram_block5a23.ENA0
clocken0 => ram_block5a24.ENA0
clocken0 => ram_block5a25.ENA0
clocken0 => ram_block5a26.ENA0
clocken0 => ram_block5a27.ENA0
clocken0 => ram_block5a28.ENA0
clocken0 => ram_block5a29.ENA0
clocken0 => ram_block5a30.ENA0
clocken0 => ram_block5a31.ENA0
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
clocken1 => ram_block5a16.ENA1
clocken1 => ram_block5a17.ENA1
clocken1 => ram_block5a18.ENA1
clocken1 => ram_block5a19.ENA1
clocken1 => ram_block5a20.ENA1
clocken1 => ram_block5a21.ENA1
clocken1 => ram_block5a22.ENA1
clocken1 => ram_block5a23.ENA1
clocken1 => ram_block5a24.ENA1
clocken1 => ram_block5a25.ENA1
clocken1 => ram_block5a26.ENA1
clocken1 => ram_block5a27.ENA1
clocken1 => ram_block5a28.ENA1
clocken1 => ram_block5a29.ENA1
clocken1 => ram_block5a30.ENA1
clocken1 => ram_block5a31.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
data_a[24] => ram_block5a24.PORTADATAIN
data_a[25] => ram_block5a25.PORTADATAIN
data_a[26] => ram_block5a26.PORTADATAIN
data_a[27] => ram_block5a27.PORTADATAIN
data_a[28] => ram_block5a28.PORTADATAIN
data_a[29] => ram_block5a29.PORTADATAIN
data_a[30] => ram_block5a30.PORTADATAIN
data_a[31] => ram_block5a31.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
q_b[24] <= ram_block5a24.PORTBDATAOUT
q_b[25] <= ram_block5a25.PORTBDATAOUT
q_b[26] <= ram_block5a26.PORTBDATAOUT
q_b[27] <= ram_block5a27.PORTBDATAOUT
q_b[28] <= ram_block5a28.PORTBDATAOUT
q_b[29] <= ram_block5a29.PORTBDATAOUT
q_b[30] <= ram_block5a30.PORTBDATAOUT
q_b[31] <= ram_block5a31.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a23.PORTAWE
wren_a => ram_block5a24.PORTAWE
wren_a => ram_block5a25.PORTAWE
wren_a => ram_block5a26.PORTAWE
wren_a => ram_block5a27.PORTAWE
wren_a => ram_block5a28.PORTAWE
wren_a => ram_block5a29.PORTAWE
wren_a => ram_block5a30.PORTAWE
wren_a => ram_block5a31.PORTAWE


|top|system:system_inst|net_system:net_system|convLayer_top_wrapper_0:convLayer_inst_0|convLayer_function_wrapper:kernel|convLayer_function:convLayer_function_inst0|convLayer_basic_block_5:convLayer_basic_block_5|acl_data_fifo:rnode_172to176_bb5_c2_ene3_0_reg_176_fifo|altshift_taps:r_data_rtl_0|shift_taps_kc31:auto_generated|cntr_rif:cntr1
clk_en => counter_reg_bit[1].IN0
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE


