
Full_Fota.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004228  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c4  080043f8  080043f8  000143f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080046bc  080046bc  0002006c  2**0
                  CONTENTS
  4 .ARM          00000008  080046bc  080046bc  000146bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080046c4  080046c4  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080046c4  080046c4  000146c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080046c8  080046c8  000146c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  080046cc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000338  2000006c  08004738  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003a4  08004738  000203a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ab1b  00000000  00000000  000200df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000237f  00000000  00000000  0002abfa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009c0  00000000  00000000  0002cf80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000752  00000000  00000000  0002d940  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022309  00000000  00000000  0002e092  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d82b  00000000  00000000  0005039b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c9a40  00000000  00000000  0005dbc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002aa0  00000000  00000000  00127608  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000044  00000000  00000000  0012a0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080043e0 	.word	0x080043e0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	080043e0 	.word	0x080043e0

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <BL_Print_Message>:
    CBL_OTP_READ_CMD,
    CBL_CHANGE_ROP_Level_CMD
};

/* API Definitions -----------------------------------------------------------*/
void BL_Print_Message(char *format, ...){
 80005ac:	b40f      	push	{r0, r1, r2, r3}
 80005ae:	b580      	push	{r7, lr}
 80005b0:	b09a      	sub	sp, #104	; 0x68
 80005b2:	af00      	add	r7, sp, #0
	char Messsage[100] = {0};
 80005b4:	2300      	movs	r3, #0
 80005b6:	607b      	str	r3, [r7, #4]
 80005b8:	f107 0308 	add.w	r3, r7, #8
 80005bc:	2260      	movs	r2, #96	; 0x60
 80005be:	2100      	movs	r1, #0
 80005c0:	4618      	mov	r0, r3
 80005c2:	f003 fa89 	bl	8003ad8 <memset>
	/* holds the information needed by va_start, va_arg, va_end */
	va_list args;
	/* Enables access to the variable arguments */
	va_start(args, format);
 80005c6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80005ca:	603b      	str	r3, [r7, #0]
	/* Write formatted data from variable argument list to string */
	vsprintf(Messsage, format, args);
 80005cc:	1d3b      	adds	r3, r7, #4
 80005ce:	683a      	ldr	r2, [r7, #0]
 80005d0:	6f39      	ldr	r1, [r7, #112]	; 0x70
 80005d2:	4618      	mov	r0, r3
 80005d4:	f003 fa76 	bl	8003ac4 <vsiprintf>
#if (BL_DEBUG_METHOD == BL_ENABLE_UART_DEBUG_MESSAGE)
	/* Trasmit the formatted data through the defined UART */
	HAL_UART_Transmit(BL_DEBUG_UART_PC, (uint8_t *)Messsage, sizeof(Messsage), HAL_MAX_DELAY);
 80005d8:	1d39      	adds	r1, r7, #4
 80005da:	f04f 33ff 	mov.w	r3, #4294967295
 80005de:	2264      	movs	r2, #100	; 0x64
 80005e0:	4804      	ldr	r0, [pc, #16]	; (80005f4 <BL_Print_Message+0x48>)
 80005e2:	f002 fe07 	bl	80031f4 <HAL_UART_Transmit>
#elif (BL_DEBUG_METHOD == BL_ENABLE_CAN_DEBUG_MESSAGE)
	/* Trasmit the formatted data through the defined CAN */
#endif
	/* Performs cleanup for an ap object initialized by a call to va_start */
	va_end(args);
}
 80005e6:	bf00      	nop
 80005e8:	3768      	adds	r7, #104	; 0x68
 80005ea:	46bd      	mov	sp, r7
 80005ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80005f0:	b004      	add	sp, #16
 80005f2:	4770      	bx	lr
 80005f4:	20000160 	.word	0x20000160

080005f8 <BL_UART_Fetch_Host_Command>:

BL_Status BL_UART_Fetch_Host_Command (void){
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
	/* Local Definations Scope */
	BL_Status Status = BL_OK;
 80005fe:	2300      	movs	r3, #0
 8000600:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 8000602:	2301      	movs	r3, #1
 8000604:	71bb      	strb	r3, [r7, #6]
	uint16_t Data_length = 0;
 8000606:	2300      	movs	r3, #0
 8000608:	80bb      	strh	r3, [r7, #4]
	/* Clear BL_Host_Buffer */
	memset(BL_Host_Buffer, 0, BL_HOST_BUFFER_RX_LENGTH);
 800060a:	22c8      	movs	r2, #200	; 0xc8
 800060c:	2100      	movs	r1, #0
 800060e:	4868      	ldr	r0, [pc, #416]	; (80007b0 <BL_UART_Fetch_Host_Command+0x1b8>)
 8000610:	f003 fa62 	bl	8003ad8 <memset>
	/* Read the length of the command packet received from the HOST */
	HAL_Status = HAL_UART_Receive(&huart3, BL_Host_Buffer, 1, HAL_MAX_DELAY);
 8000614:	f04f 33ff 	mov.w	r3, #4294967295
 8000618:	2201      	movs	r2, #1
 800061a:	4965      	ldr	r1, [pc, #404]	; (80007b0 <BL_UART_Fetch_Host_Command+0x1b8>)
 800061c:	4865      	ldr	r0, [pc, #404]	; (80007b4 <BL_UART_Fetch_Host_Command+0x1bc>)
 800061e:	f002 fe74 	bl	800330a <HAL_UART_Receive>
 8000622:	4603      	mov	r3, r0
 8000624:	71bb      	strb	r3, [r7, #6]
	if (HAL_Status != HAL_OK){
 8000626:	79bb      	ldrb	r3, [r7, #6]
 8000628:	2b00      	cmp	r3, #0
 800062a:	d002      	beq.n	8000632 <BL_UART_Fetch_Host_Command+0x3a>
		  Status = BL_NOT_OK;
 800062c:	2301      	movs	r3, #1
 800062e:	71fb      	strb	r3, [r7, #7]
 8000630:	e0b9      	b.n	80007a6 <BL_UART_Fetch_Host_Command+0x1ae>
	}
	else{
		Data_length = BL_Host_Buffer[0];
 8000632:	4b5f      	ldr	r3, [pc, #380]	; (80007b0 <BL_UART_Fetch_Host_Command+0x1b8>)
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	80bb      	strh	r3, [r7, #4]
		HAL_Status = HAL_UART_Receive(&huart3, &BL_Host_Buffer[1], Data_length, HAL_MAX_DELAY);
 8000638:	88ba      	ldrh	r2, [r7, #4]
 800063a:	f04f 33ff 	mov.w	r3, #4294967295
 800063e:	495e      	ldr	r1, [pc, #376]	; (80007b8 <BL_UART_Fetch_Host_Command+0x1c0>)
 8000640:	485c      	ldr	r0, [pc, #368]	; (80007b4 <BL_UART_Fetch_Host_Command+0x1bc>)
 8000642:	f002 fe62 	bl	800330a <HAL_UART_Receive>
 8000646:	4603      	mov	r3, r0
 8000648:	71bb      	strb	r3, [r7, #6]
		if (HAL_Status != HAL_OK){
 800064a:	79bb      	ldrb	r3, [r7, #6]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d002      	beq.n	8000656 <BL_UART_Fetch_Host_Command+0x5e>
		  Status = BL_NOT_OK;
 8000650:	2301      	movs	r3, #1
 8000652:	71fb      	strb	r3, [r7, #7]
 8000654:	e0a7      	b.n	80007a6 <BL_UART_Fetch_Host_Command+0x1ae>
	   }
		else{	
			switch (BL_Host_Buffer[1]){
 8000656:	4b56      	ldr	r3, [pc, #344]	; (80007b0 <BL_UART_Fetch_Host_Command+0x1b8>)
 8000658:	785b      	ldrb	r3, [r3, #1]
 800065a:	3b10      	subs	r3, #16
 800065c:	2b12      	cmp	r3, #18
 800065e:	f200 809e 	bhi.w	800079e <BL_UART_Fetch_Host_Command+0x1a6>
 8000662:	a201      	add	r2, pc, #4	; (adr r2, 8000668 <BL_UART_Fetch_Host_Command+0x70>)
 8000664:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000668:	080006b5 	.word	0x080006b5
 800066c:	080006c7 	.word	0x080006c7
 8000670:	080006d9 	.word	0x080006d9
 8000674:	080006eb 	.word	0x080006eb
 8000678:	080006fd 	.word	0x080006fd
 800067c:	0800070f 	.word	0x0800070f
 8000680:	08000721 	.word	0x08000721
 8000684:	08000745 	.word	0x08000745
 8000688:	08000757 	.word	0x08000757
 800068c:	08000769 	.word	0x08000769
 8000690:	0800079f 	.word	0x0800079f
 8000694:	0800079f 	.word	0x0800079f
 8000698:	0800079f 	.word	0x0800079f
 800069c:	0800079f 	.word	0x0800079f
 80006a0:	0800079f 	.word	0x0800079f
 80006a4:	0800079f 	.word	0x0800079f
 80006a8:	0800077b 	.word	0x0800077b
 80006ac:	0800078d 	.word	0x0800078d
 80006b0:	08000733 	.word	0x08000733
				case CBL_GET_VER_CMD:
					BL_Print_Message("Gets the protocol version \r\n");
 80006b4:	4841      	ldr	r0, [pc, #260]	; (80007bc <BL_UART_Fetch_Host_Command+0x1c4>)
 80006b6:	f7ff ff79 	bl	80005ac <BL_Print_Message>
					Bootloader_Get_Version(BL_Host_Buffer);
 80006ba:	483d      	ldr	r0, [pc, #244]	; (80007b0 <BL_UART_Fetch_Host_Command+0x1b8>)
 80006bc:	f000 f95a 	bl	8000974 <Bootloader_Get_Version>
					Status = BL_OK;
 80006c0:	2300      	movs	r3, #0
 80006c2:	71fb      	strb	r3, [r7, #7]
					break;
 80006c4:	e06f      	b.n	80007a6 <BL_UART_Fetch_Host_Command+0x1ae>
				case CBL_GET_HELP_CMD:
					BL_Print_Message("Gets help with Commands ID \r\n");
 80006c6:	483e      	ldr	r0, [pc, #248]	; (80007c0 <BL_UART_Fetch_Host_Command+0x1c8>)
 80006c8:	f7ff ff70 	bl	80005ac <BL_Print_Message>
					Bootloader_Get_Help(BL_Host_Buffer);
 80006cc:	4838      	ldr	r0, [pc, #224]	; (80007b0 <BL_UART_Fetch_Host_Command+0x1b8>)
 80006ce:	f000 f983 	bl	80009d8 <Bootloader_Get_Help>
					Status = BL_OK;
 80006d2:	2300      	movs	r3, #0
 80006d4:	71fb      	strb	r3, [r7, #7]
					break;
 80006d6:	e066      	b.n	80007a6 <BL_UART_Fetch_Host_Command+0x1ae>
				case CBL_GET_CID_CMD:
					BL_Print_Message("Gets the chip ID \r\n");
 80006d8:	483a      	ldr	r0, [pc, #232]	; (80007c4 <BL_UART_Fetch_Host_Command+0x1cc>)
 80006da:	f7ff ff67 	bl	80005ac <BL_Print_Message>
					Bootloader_Get_Chip_Identification_Number(BL_Host_Buffer);
 80006de:	4834      	ldr	r0, [pc, #208]	; (80007b0 <BL_UART_Fetch_Host_Command+0x1b8>)
 80006e0:	f000 f9a8 	bl	8000a34 <Bootloader_Get_Chip_Identification_Number>
					Status = BL_OK;
 80006e4:	2300      	movs	r3, #0
 80006e6:	71fb      	strb	r3, [r7, #7]
					break;
 80006e8:	e05d      	b.n	80007a6 <BL_UART_Fetch_Host_Command+0x1ae>
				case CBL_GET_RDP_STATUS_CMD:
					BL_Print_Message("Read protection level \r\n");
 80006ea:	4837      	ldr	r0, [pc, #220]	; (80007c8 <BL_UART_Fetch_Host_Command+0x1d0>)
 80006ec:	f7ff ff5e 	bl	80005ac <BL_Print_Message>
					Bootloader_Read_Protection_Level(BL_Host_Buffer);
 80006f0:	482f      	ldr	r0, [pc, #188]	; (80007b0 <BL_UART_Fetch_Host_Command+0x1b8>)
 80006f2:	f000 fbee 	bl	8000ed2 <Bootloader_Read_Protection_Level>
					Status = BL_OK;
 80006f6:	2300      	movs	r3, #0
 80006f8:	71fb      	strb	r3, [r7, #7]
					break;
 80006fa:	e054      	b.n	80007a6 <BL_UART_Fetch_Host_Command+0x1ae>
				case CBL_GO_TO_ADDR_CMD:
					BL_Print_Message("Jumps to specific address located in the flash memory \r\n");
 80006fc:	4833      	ldr	r0, [pc, #204]	; (80007cc <BL_UART_Fetch_Host_Command+0x1d4>)
 80006fe:	f7ff ff55 	bl	80005ac <BL_Print_Message>
					Bootloader_Jump_To_Address(BL_Host_Buffer);
 8000702:	482b      	ldr	r0, [pc, #172]	; (80007b0 <BL_UART_Fetch_Host_Command+0x1b8>)
 8000704:	f000 fa54 	bl	8000bb0 <Bootloader_Jump_To_Address>
					Status = BL_OK;
 8000708:	2300      	movs	r3, #0
 800070a:	71fb      	strb	r3, [r7, #7]
					break;
 800070c:	e04b      	b.n	80007a6 <BL_UART_Fetch_Host_Command+0x1ae>
				case CBL_FLASH_ERASE_CMD:
					BL_Print_Message("Erases some pages in flash memory \r\n");
 800070e:	4830      	ldr	r0, [pc, #192]	; (80007d0 <BL_UART_Fetch_Host_Command+0x1d8>)
 8000710:	f7ff ff4c 	bl	80005ac <BL_Print_Message>
				    Bootloader_Erase_Flash(BL_Host_Buffer);
 8000714:	4826      	ldr	r0, [pc, #152]	; (80007b0 <BL_UART_Fetch_Host_Command+0x1b8>)
 8000716:	f000 fad2 	bl	8000cbe <Bootloader_Erase_Flash>
					Status = BL_OK;
 800071a:	2300      	movs	r3, #0
 800071c:	71fb      	strb	r3, [r7, #7]
					break;
 800071e:	e042      	b.n	80007a6 <BL_UART_Fetch_Host_Command+0x1ae>
				case CBL_MEM_WRITE_CMD:
					BL_Print_Message("Write bytes in Flash Memory from address specified by the application \r\n");
 8000720:	482c      	ldr	r0, [pc, #176]	; (80007d4 <BL_UART_Fetch_Host_Command+0x1dc>)
 8000722:	f7ff ff43 	bl	80005ac <BL_Print_Message>
					Bootloader_Memory_Write(BL_Host_Buffer);
 8000726:	4822      	ldr	r0, [pc, #136]	; (80007b0 <BL_UART_Fetch_Host_Command+0x1b8>)
 8000728:	f000 fb61 	bl	8000dee <Bootloader_Memory_Write>
					Status = BL_OK;
 800072c:	2300      	movs	r3, #0
 800072e:	71fb      	strb	r3, [r7, #7]
					break;
 8000730:	e039      	b.n	80007a6 <BL_UART_Fetch_Host_Command+0x1ae>
				case CBL_GO_TO_USER_APP:
					BL_Print_Message("Jumps to user application code located in the flash memory \r\n");
 8000732:	4829      	ldr	r0, [pc, #164]	; (80007d8 <BL_UART_Fetch_Host_Command+0x1e0>)
 8000734:	f7ff ff3a 	bl	80005ac <BL_Print_Message>
					Bootloader_Jump_To_UserApp(BL_Host_Buffer);
 8000738:	481d      	ldr	r0, [pc, #116]	; (80007b0 <BL_UART_Fetch_Host_Command+0x1b8>)
 800073a:	f000 f9b3 	bl	8000aa4 <Bootloader_Jump_To_UserApp>
					Status = BL_OK;
 800073e:	2300      	movs	r3, #0
 8000740:	71fb      	strb	r3, [r7, #7]
					break;
 8000742:	e030      	b.n	80007a6 <BL_UART_Fetch_Host_Command+0x1ae>
				case CBL_EN_RW_PROTECT_CMD:
					BL_Print_Message("Enable or Disable write protect on different sectors of the user flash \r\n");
 8000744:	4825      	ldr	r0, [pc, #148]	; (80007dc <BL_UART_Fetch_Host_Command+0x1e4>)
 8000746:	f7ff ff31 	bl	80005ac <BL_Print_Message>
					Bootloader_Enable_RW_Protection(BL_Host_Buffer);
 800074a:	4819      	ldr	r0, [pc, #100]	; (80007b0 <BL_UART_Fetch_Host_Command+0x1b8>)
 800074c:	f000 fbfe 	bl	8000f4c <Bootloader_Enable_RW_Protection>
					Status = BL_OK;
 8000750:	2300      	movs	r3, #0
 8000752:	71fb      	strb	r3, [r7, #7]
					break;
 8000754:	e027      	b.n	80007a6 <BL_UART_Fetch_Host_Command+0x1ae>
				case CBL_MEM_READ_CMD:
					BL_Print_Message("Read data from different memories of the microcontroller \r\n");
 8000756:	4822      	ldr	r0, [pc, #136]	; (80007e0 <BL_UART_Fetch_Host_Command+0x1e8>)
 8000758:	f7ff ff28 	bl	80005ac <BL_Print_Message>
					Bootloader_Memory_Read(BL_Host_Buffer);
 800075c:	4814      	ldr	r0, [pc, #80]	; (80007b0 <BL_UART_Fetch_Host_Command+0x1b8>)
 800075e:	f000 fbff 	bl	8000f60 <Bootloader_Memory_Read>
					Status = BL_OK;
 8000762:	2300      	movs	r3, #0
 8000764:	71fb      	strb	r3, [r7, #7]
					break;
 8000766:	e01e      	b.n	80007a6 <BL_UART_Fetch_Host_Command+0x1ae>
				case CBL_READ_SECTOR_STATUS_CMD:
					BL_Print_Message("Read all the sector protection status \r\n");
 8000768:	481e      	ldr	r0, [pc, #120]	; (80007e4 <BL_UART_Fetch_Host_Command+0x1ec>)
 800076a:	f7ff ff1f 	bl	80005ac <BL_Print_Message>
					Bootloader_Get_Sector_Protection_Status(BL_Host_Buffer);
 800076e:	4810      	ldr	r0, [pc, #64]	; (80007b0 <BL_UART_Fetch_Host_Command+0x1b8>)
 8000770:	f000 fc00 	bl	8000f74 <Bootloader_Get_Sector_Protection_Status>
					Status = BL_OK;
 8000774:	2300      	movs	r3, #0
 8000776:	71fb      	strb	r3, [r7, #7]
					break;
 8000778:	e015      	b.n	80007a6 <BL_UART_Fetch_Host_Command+0x1ae>
				case CBL_OTP_READ_CMD:
					BL_Print_Message("Read the OTP contents \r\n");
 800077a:	481b      	ldr	r0, [pc, #108]	; (80007e8 <BL_UART_Fetch_Host_Command+0x1f0>)
 800077c:	f7ff ff16 	bl	80005ac <BL_Print_Message>
					Bootloader_Read_OTP(BL_Host_Buffer);
 8000780:	480b      	ldr	r0, [pc, #44]	; (80007b0 <BL_UART_Fetch_Host_Command+0x1b8>)
 8000782:	f000 fc01 	bl	8000f88 <Bootloader_Read_OTP>
					Status = BL_OK;
 8000786:	2300      	movs	r3, #0
 8000788:	71fb      	strb	r3, [r7, #7]
					break;
 800078a:	e00c      	b.n	80007a6 <BL_UART_Fetch_Host_Command+0x1ae>
				case CBL_CHANGE_ROP_Level_CMD:
					BL_Print_Message("Read the ROP Level \r\n");
 800078c:	4817      	ldr	r0, [pc, #92]	; (80007ec <BL_UART_Fetch_Host_Command+0x1f4>)
 800078e:	f7ff ff0d 	bl	80005ac <BL_Print_Message>
					Bootloader_Change_Read_Protection_Level(BL_Host_Buffer);
 8000792:	4807      	ldr	r0, [pc, #28]	; (80007b0 <BL_UART_Fetch_Host_Command+0x1b8>)
 8000794:	f000 fbd0 	bl	8000f38 <Bootloader_Change_Read_Protection_Level>
					Status = BL_OK;
 8000798:	2300      	movs	r3, #0
 800079a:	71fb      	strb	r3, [r7, #7]
					break;
 800079c:	e003      	b.n	80007a6 <BL_UART_Fetch_Host_Command+0x1ae>
				default:
					BL_Print_Message("Invalid command code received from host !! \r\n");
 800079e:	4814      	ldr	r0, [pc, #80]	; (80007f0 <BL_UART_Fetch_Host_Command+0x1f8>)
 80007a0:	f7ff ff04 	bl	80005ac <BL_Print_Message>
					break;
 80007a4:	bf00      	nop
			}
		}
	}
  return Status;
 80007a6:	79fb      	ldrb	r3, [r7, #7]
}
 80007a8:	4618      	mov	r0, r3
 80007aa:	3708      	adds	r7, #8
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	20000088 	.word	0x20000088
 80007b4:	200001f0 	.word	0x200001f0
 80007b8:	20000089 	.word	0x20000089
 80007bc:	080043f8 	.word	0x080043f8
 80007c0:	08004418 	.word	0x08004418
 80007c4:	08004438 	.word	0x08004438
 80007c8:	0800444c 	.word	0x0800444c
 80007cc:	08004468 	.word	0x08004468
 80007d0:	080044a4 	.word	0x080044a4
 80007d4:	080044cc 	.word	0x080044cc
 80007d8:	08004518 	.word	0x08004518
 80007dc:	08004558 	.word	0x08004558
 80007e0:	080045a4 	.word	0x080045a4
 80007e4:	080045e0 	.word	0x080045e0
 80007e8:	0800460c 	.word	0x0800460c
 80007ec:	08004628 	.word	0x08004628
 80007f0:	08004640 	.word	0x08004640

080007f4 <Bootloader_Send_Data_To_Host>:
  * @param  Host_Buffer : Data.
  * @param  Data_Len    : Data Length.
  * @retval no return.
**************************************************************************************/

 static inline void Bootloader_Send_Data_To_Host (uint8_t *Host_Buffer, uint32_t Data_Len){
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
 80007fc:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(&huart3, Host_Buffer, Data_Len, HAL_MAX_DELAY);
 80007fe:	683b      	ldr	r3, [r7, #0]
 8000800:	b29a      	uxth	r2, r3
 8000802:	f04f 33ff 	mov.w	r3, #4294967295
 8000806:	6879      	ldr	r1, [r7, #4]
 8000808:	4803      	ldr	r0, [pc, #12]	; (8000818 <Bootloader_Send_Data_To_Host+0x24>)
 800080a:	f002 fcf3 	bl	80031f4 <HAL_UART_Transmit>
}
 800080e:	bf00      	nop
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	200001f0 	.word	0x200001f0

0800081c <Bootloader_Send_ACK>:
  * @brief  Send ACK.
  * @param  no params.
  * @retval no return.
**************************************************************************************/

 static inline void Bootloader_Send_ACK (uint8_t Replay_Len){
 800081c:	b580      	push	{r7, lr}
 800081e:	b084      	sub	sp, #16
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	71fb      	strb	r3, [r7, #7]
	uint8_t Ack_Info[2] = {0, 0};
 8000826:	2300      	movs	r3, #0
 8000828:	81bb      	strh	r3, [r7, #12]
	Ack_Info[0] = CBL_SEND_ACK;
 800082a:	23cd      	movs	r3, #205	; 0xcd
 800082c:	733b      	strb	r3, [r7, #12]
	Ack_Info[1] = Replay_Len; /* Length of the following packet (Response) from STM32 to the Host*/
 800082e:	79fb      	ldrb	r3, [r7, #7]
 8000830:	737b      	strb	r3, [r7, #13]
	Bootloader_Send_Data_To_Host(Ack_Info, 2);
 8000832:	f107 030c 	add.w	r3, r7, #12
 8000836:	2102      	movs	r1, #2
 8000838:	4618      	mov	r0, r3
 800083a:	f7ff ffdb 	bl	80007f4 <Bootloader_Send_Data_To_Host>
}
 800083e:	bf00      	nop
 8000840:	3710      	adds	r7, #16
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}

08000846 <Bootloader_Send_NACK>:
  * @brief  Send NACK.
  * @param  no params.
  * @retval no return.
**************************************************************************************/

static inline void Bootloader_Send_NACK	(void){
 8000846:	b580      	push	{r7, lr}
 8000848:	b082      	sub	sp, #8
 800084a:	af00      	add	r7, sp, #0
	uint8_t Ack_Info = CBL_SEND_NACK;
 800084c:	23ab      	movs	r3, #171	; 0xab
 800084e:	71fb      	strb	r3, [r7, #7]
	Bootloader_Send_Data_To_Host(&Ack_Info, 1);
 8000850:	1dfb      	adds	r3, r7, #7
 8000852:	2101      	movs	r1, #1
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff ffcd 	bl	80007f4 <Bootloader_Send_Data_To_Host>
}
 800085a:	bf00      	nop
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
	...

08000864 <Bootloader_CRC_Verify>:
  * @param  *pData   : Pointer to Verified Data.
  * @param  Data_Len : Data Length.
  * @param  Host_CRC : CRC Delivered by Host.
  * @retval CRC_Status.
**************************************************************************************/
static uint8_t Bootloader_CRC_Verify (uint8_t *pData, uint32_t Data_Len, uint32_t Host_CRC){
 8000864:	b580      	push	{r7, lr}
 8000866:	b088      	sub	sp, #32
 8000868:	af00      	add	r7, sp, #0
 800086a:	60f8      	str	r0, [r7, #12]
 800086c:	60b9      	str	r1, [r7, #8]
 800086e:	607a      	str	r2, [r7, #4]
	uint8_t CRC_Status = CRC_VERIFICATION_FAILED;
 8000870:	2300      	movs	r3, #0
 8000872:	77fb      	strb	r3, [r7, #31]
	uint32_t MCU_CRC_Calculated = 0;
 8000874:	2300      	movs	r3, #0
 8000876:	61bb      	str	r3, [r7, #24]
	uint8_t Data_Counter = 0;
 8000878:	2300      	movs	r3, #0
 800087a:	75fb      	strb	r3, [r7, #23]
	uint32_t Data_Buffer = 0;
 800087c:	2300      	movs	r3, #0
 800087e:	613b      	str	r3, [r7, #16]
	for (Data_Counter = 0; Data_Counter < Data_Len; Data_Counter++){
 8000880:	2300      	movs	r3, #0
 8000882:	75fb      	strb	r3, [r7, #23]
 8000884:	e00f      	b.n	80008a6 <Bootloader_CRC_Verify+0x42>
		Data_Buffer = (uint32_t)(pData[Data_Counter]);
 8000886:	7dfb      	ldrb	r3, [r7, #23]
 8000888:	68fa      	ldr	r2, [r7, #12]
 800088a:	4413      	add	r3, r2
 800088c:	781b      	ldrb	r3, [r3, #0]
 800088e:	613b      	str	r3, [r7, #16]
		MCU_CRC_Calculated = HAL_CRC_Accumulate(CRC_ENGINE_OBJ, &Data_Buffer, 1);
 8000890:	f107 0310 	add.w	r3, r7, #16
 8000894:	2201      	movs	r2, #1
 8000896:	4619      	mov	r1, r3
 8000898:	4810      	ldr	r0, [pc, #64]	; (80008dc <Bootloader_CRC_Verify+0x78>)
 800089a:	f001 f84a 	bl	8001932 <HAL_CRC_Accumulate>
 800089e:	61b8      	str	r0, [r7, #24]
	for (Data_Counter = 0; Data_Counter < Data_Len; Data_Counter++){
 80008a0:	7dfb      	ldrb	r3, [r7, #23]
 80008a2:	3301      	adds	r3, #1
 80008a4:	75fb      	strb	r3, [r7, #23]
 80008a6:	7dfb      	ldrb	r3, [r7, #23]
 80008a8:	68ba      	ldr	r2, [r7, #8]
 80008aa:	429a      	cmp	r2, r3
 80008ac:	d8eb      	bhi.n	8000886 <Bootloader_CRC_Verify+0x22>
	}
	/* Reset the CRC Calculation Unit */
  __HAL_CRC_DR_RESET(CRC_ENGINE_OBJ);
 80008ae:	4b0b      	ldr	r3, [pc, #44]	; (80008dc <Bootloader_CRC_Verify+0x78>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	689a      	ldr	r2, [r3, #8]
 80008b4:	4b09      	ldr	r3, [pc, #36]	; (80008dc <Bootloader_CRC_Verify+0x78>)
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	f042 0201 	orr.w	r2, r2, #1
 80008bc:	609a      	str	r2, [r3, #8]
	/* Compare the Host CRC and Calculated CRC */
	if(MCU_CRC_Calculated == Host_CRC){
 80008be:	69ba      	ldr	r2, [r7, #24]
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	429a      	cmp	r2, r3
 80008c4:	d102      	bne.n	80008cc <Bootloader_CRC_Verify+0x68>
		CRC_Status = CRC_VERIFICATION_PASSED;
 80008c6:	2301      	movs	r3, #1
 80008c8:	77fb      	strb	r3, [r7, #31]
 80008ca:	e001      	b.n	80008d0 <Bootloader_CRC_Verify+0x6c>
	}
	else{
		CRC_Status = CRC_VERIFICATION_FAILED;
 80008cc:	2300      	movs	r3, #0
 80008ce:	77fb      	strb	r3, [r7, #31]
	}
	return CRC_Status;
 80008d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80008d2:	4618      	mov	r0, r3
 80008d4:	3720      	adds	r7, #32
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	20000150 	.word	0x20000150

080008e0 <Calculate_CRC32>:
/* Custom CRC Verification with different Polynomial (0x08C71CC1) */
static uint8_t Calculate_CRC32 (uint8_t* Buffer, uint32_t Buffer_Length, uint32_t Host_CRC){
 80008e0:	b480      	push	{r7}
 80008e2:	b08b      	sub	sp, #44	; 0x2c
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	60f8      	str	r0, [r7, #12]
 80008e8:	60b9      	str	r1, [r7, #8]
 80008ea:	607a      	str	r2, [r7, #4]
	uint8_t CRC_Status = CRC_VERIFICATION_FAILED;
 80008ec:	2300      	movs	r3, #0
 80008ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t MCU_CRC_Calculated = 0;
 80008f2:	2300      	movs	r3, #0
 80008f4:	617b      	str	r3, [r7, #20]
  uint32_t CRC_Value = 0xFFFFFFFF;
 80008f6:	f04f 33ff 	mov.w	r3, #4294967295
 80008fa:	623b      	str	r3, [r7, #32]
  for (uint32_t i = 0; i < Buffer_Length; i++){
 80008fc:	2300      	movs	r3, #0
 80008fe:	61fb      	str	r3, [r7, #28]
 8000900:	e01f      	b.n	8000942 <Calculate_CRC32+0x62>
      CRC_Value = CRC_Value ^ Buffer[i];
 8000902:	68fa      	ldr	r2, [r7, #12]
 8000904:	69fb      	ldr	r3, [r7, #28]
 8000906:	4413      	add	r3, r2
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	461a      	mov	r2, r3
 800090c:	6a3b      	ldr	r3, [r7, #32]
 800090e:	4053      	eors	r3, r2
 8000910:	623b      	str	r3, [r7, #32]
      for (uint32_t DataElemBitLen = 0; DataElemBitLen < 32; DataElemBitLen++){
 8000912:	2300      	movs	r3, #0
 8000914:	61bb      	str	r3, [r7, #24]
 8000916:	e00e      	b.n	8000936 <Calculate_CRC32+0x56>
          if(CRC_Value & 0x80000000){
 8000918:	6a3b      	ldr	r3, [r7, #32]
 800091a:	2b00      	cmp	r3, #0
 800091c:	da05      	bge.n	800092a <Calculate_CRC32+0x4a>
              CRC_Value = (CRC_Value << 1) ^ 0x08C71CC1;
 800091e:	6a3b      	ldr	r3, [r7, #32]
 8000920:	005a      	lsls	r2, r3, #1
 8000922:	4b13      	ldr	r3, [pc, #76]	; (8000970 <Calculate_CRC32+0x90>)
 8000924:	4053      	eors	r3, r2
 8000926:	623b      	str	r3, [r7, #32]
 8000928:	e002      	b.n	8000930 <Calculate_CRC32+0x50>
          } 
					else{
              CRC_Value = (CRC_Value << 1);
 800092a:	6a3b      	ldr	r3, [r7, #32]
 800092c:	005b      	lsls	r3, r3, #1
 800092e:	623b      	str	r3, [r7, #32]
      for (uint32_t DataElemBitLen = 0; DataElemBitLen < 32; DataElemBitLen++){
 8000930:	69bb      	ldr	r3, [r7, #24]
 8000932:	3301      	adds	r3, #1
 8000934:	61bb      	str	r3, [r7, #24]
 8000936:	69bb      	ldr	r3, [r7, #24]
 8000938:	2b1f      	cmp	r3, #31
 800093a:	d9ed      	bls.n	8000918 <Calculate_CRC32+0x38>
  for (uint32_t i = 0; i < Buffer_Length; i++){
 800093c:	69fb      	ldr	r3, [r7, #28]
 800093e:	3301      	adds	r3, #1
 8000940:	61fb      	str	r3, [r7, #28]
 8000942:	69fa      	ldr	r2, [r7, #28]
 8000944:	68bb      	ldr	r3, [r7, #8]
 8000946:	429a      	cmp	r2, r3
 8000948:	d3db      	bcc.n	8000902 <Calculate_CRC32+0x22>
          }
      }
  }
	/* Compare the Host CRC and Calculated CRC */
	if(CRC_Value == Host_CRC){
 800094a:	6a3a      	ldr	r2, [r7, #32]
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	429a      	cmp	r2, r3
 8000950:	d103      	bne.n	800095a <Calculate_CRC32+0x7a>
		CRC_Status = CRC_VERIFICATION_PASSED;
 8000952:	2301      	movs	r3, #1
 8000954:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000958:	e002      	b.n	8000960 <Calculate_CRC32+0x80>
	}
	else{
		CRC_Status = CRC_VERIFICATION_FAILED;
 800095a:	2300      	movs	r3, #0
 800095c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
	return CRC_Status;
 8000960:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000964:	4618      	mov	r0, r3
 8000966:	372c      	adds	r7, #44	; 0x2c
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr
 8000970:	08c71cc1 	.word	0x08c71cc1

08000974 <Bootloader_Get_Version>:
  * @brief  Get Bootloader Version.
  * @param  Pointer to Host_Buffer (Command Frame).
  * @retval no return.
**************************************************************************************/

static void Bootloader_Get_Version	(uint8_t *Host_Buffer){
 8000974:	b580      	push	{r7, lr}
 8000976:	b086      	sub	sp, #24
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
	/* Local Definations Scope */
	uint8_t BL_Version [4] = {CBL_VENDOR_ID, CBL_SW_MAJOR_VERSION, CBL_SW_MINOR_VERSION, CBL_SW_PATCH_VERSION};
 800097c:	4b15      	ldr	r3, [pc, #84]	; (80009d4 <Bootloader_Get_Version+0x60>)
 800097e:	60fb      	str	r3, [r7, #12]
	uint16_t Host_CMD_Packet_Len = 0;
 8000980:	2300      	movs	r3, #0
 8000982:	82fb      	strh	r3, [r7, #22]
  uint32_t Host_CRC32 = 0;
 8000984:	2300      	movs	r3, #0
 8000986:	613b      	str	r3, [r7, #16]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_Print_Message("Read the bootloader version from the MCU \r\n");
#endif	
	/* CRC Verification */
	Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	781b      	ldrb	r3, [r3, #0]
 800098c:	b29b      	uxth	r3, r3
 800098e:	3301      	adds	r3, #1
 8000990:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *((uint32_t* )((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));	
 8000992:	8afb      	ldrh	r3, [r7, #22]
 8000994:	3b04      	subs	r3, #4
 8000996:	687a      	ldr	r2, [r7, #4]
 8000998:	4413      	add	r3, r2
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	613b      	str	r3, [r7, #16]
	if (CRC_VERIFICATION_PASSED == 
		                     Calculate_CRC32 (Host_Buffer, Host_CMD_Packet_Len -  CRC_TYPE_SIZE_BYTE, Host_CRC32)){
 800099e:	8afb      	ldrh	r3, [r7, #22]
 80009a0:	3b04      	subs	r3, #4
 80009a2:	693a      	ldr	r2, [r7, #16]
 80009a4:	4619      	mov	r1, r3
 80009a6:	6878      	ldr	r0, [r7, #4]
 80009a8:	f7ff ff9a 	bl	80008e0 <Calculate_CRC32>
 80009ac:	4603      	mov	r3, r0
	if (CRC_VERIFICATION_PASSED == 
 80009ae:	2b01      	cmp	r3, #1
 80009b0:	d109      	bne.n	80009c6 <Bootloader_Get_Version+0x52>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
		BL_Print_Message("CRC Verification Passed \r\n");
#endif										 
		Bootloader_Send_ACK(4);
 80009b2:	2004      	movs	r0, #4
 80009b4:	f7ff ff32 	bl	800081c <Bootloader_Send_ACK>
		Bootloader_Send_Data_To_Host(BL_Version, 4);
 80009b8:	f107 030c 	add.w	r3, r7, #12
 80009bc:	2104      	movs	r1, #4
 80009be:	4618      	mov	r0, r3
 80009c0:	f7ff ff18 	bl	80007f4 <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	  BL_Print_Message("CRC Verification Failed \r\n");
#endif
	  Bootloader_Send_NACK();
	}	
}
 80009c4:	e001      	b.n	80009ca <Bootloader_Get_Version+0x56>
	  Bootloader_Send_NACK();
 80009c6:	f7ff ff3e 	bl	8000846 <Bootloader_Send_NACK>
}
 80009ca:	bf00      	nop
 80009cc:	3718      	adds	r7, #24
 80009ce:	46bd      	mov	sp, r7
 80009d0:	bd80      	pop	{r7, pc}
 80009d2:	bf00      	nop
 80009d4:	01000164 	.word	0x01000164

080009d8 <Bootloader_Get_Help>:
  * @brief  Get Commands Help.
  * @param  Pointer to Host_Buffer (Command Frame).
  * @retval no return.
**************************************************************************************/

static void Bootloader_Get_Help	(uint8_t *Host_Buffer){
 80009d8:	b580      	push	{r7, lr}
 80009da:	b084      	sub	sp, #16
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  /* Local Definations Scope */
	uint16_t Host_CMD_Packet_Len = 0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	81fb      	strh	r3, [r7, #14]
  uint32_t Host_CRC32 = 0;
 80009e4:	2300      	movs	r3, #0
 80009e6:	60bb      	str	r3, [r7, #8]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_Print_Message("Read the commands supported by the bootloader \r\n");
#endif
	/* CRC Verification */
	Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	b29b      	uxth	r3, r3
 80009ee:	3301      	adds	r3, #1
 80009f0:	81fb      	strh	r3, [r7, #14]
	Host_CRC32 = *((uint32_t* )((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 80009f2:	89fb      	ldrh	r3, [r7, #14]
 80009f4:	3b04      	subs	r3, #4
 80009f6:	687a      	ldr	r2, [r7, #4]
 80009f8:	4413      	add	r3, r2
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	60bb      	str	r3, [r7, #8]
	if (CRC_VERIFICATION_PASSED == 
		                     Calculate_CRC32(Host_Buffer, Host_CMD_Packet_Len - CRC_TYPE_SIZE_BYTE, Host_CRC32)){
 80009fe:	89fb      	ldrh	r3, [r7, #14]
 8000a00:	3b04      	subs	r3, #4
 8000a02:	68ba      	ldr	r2, [r7, #8]
 8000a04:	4619      	mov	r1, r3
 8000a06:	6878      	ldr	r0, [r7, #4]
 8000a08:	f7ff ff6a 	bl	80008e0 <Calculate_CRC32>
 8000a0c:	4603      	mov	r3, r0
	if (CRC_VERIFICATION_PASSED == 
 8000a0e:	2b01      	cmp	r3, #1
 8000a10:	d107      	bne.n	8000a22 <Bootloader_Get_Help+0x4a>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
		BL_Print_Message("CRC Verification Passed \r\n");
#endif
		Bootloader_Send_ACK(12);
 8000a12:	200c      	movs	r0, #12
 8000a14:	f7ff ff02 	bl	800081c <Bootloader_Send_ACK>
		Bootloader_Send_Data_To_Host(Bootloader_Supported_CMDs, 12);
 8000a18:	210c      	movs	r1, #12
 8000a1a:	4805      	ldr	r0, [pc, #20]	; (8000a30 <Bootloader_Get_Help+0x58>)
 8000a1c:	f7ff feea 	bl	80007f4 <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_Print_Message("CRC Verification Failed \r\n");
#endif
	Bootloader_Send_NACK();
	}	
}
 8000a20:	e001      	b.n	8000a26 <Bootloader_Get_Help+0x4e>
	Bootloader_Send_NACK();
 8000a22:	f7ff ff10 	bl	8000846 <Bootloader_Send_NACK>
}
 8000a26:	bf00      	nop
 8000a28:	3710      	adds	r7, #16
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	20000000 	.word	0x20000000

08000a34 <Bootloader_Get_Chip_Identification_Number>:
  * @brief  Get Chip Identification Number.
  * @param  *pData   : Pointer to Host_Buffer (Command Frame).
  * @retval no return.
**************************************************************************************/

static void Bootloader_Get_Chip_Identification_Number	(uint8_t *Host_Buffer){
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b086      	sub	sp, #24
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  /* Local Definations Scope */
	uint16_t Host_CMD_Packet_Len = 0;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	82fb      	strh	r3, [r7, #22]
  uint32_t Host_CRC32 = 0;
 8000a40:	2300      	movs	r3, #0
 8000a42:	613b      	str	r3, [r7, #16]
	uint16_t MCU_Identification_Number = 0;
 8000a44:	2300      	movs	r3, #0
 8000a46:	81fb      	strh	r3, [r7, #14]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_Print_Message("Read the MCU chip identification number \r\n");
#endif
	/* CRC Verification */
	Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	b29b      	uxth	r3, r3
 8000a4e:	3301      	adds	r3, #1
 8000a50:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *((uint32_t* )((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 8000a52:	8afb      	ldrh	r3, [r7, #22]
 8000a54:	3b04      	subs	r3, #4
 8000a56:	687a      	ldr	r2, [r7, #4]
 8000a58:	4413      	add	r3, r2
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	613b      	str	r3, [r7, #16]
	if (CRC_VERIFICATION_PASSED == 
		                     Calculate_CRC32(Host_Buffer, Host_CMD_Packet_Len -  CRC_TYPE_SIZE_BYTE, Host_CRC32)){
 8000a5e:	8afb      	ldrh	r3, [r7, #22]
 8000a60:	3b04      	subs	r3, #4
 8000a62:	693a      	ldr	r2, [r7, #16]
 8000a64:	4619      	mov	r1, r3
 8000a66:	6878      	ldr	r0, [r7, #4]
 8000a68:	f7ff ff3a 	bl	80008e0 <Calculate_CRC32>
 8000a6c:	4603      	mov	r3, r0
	if (CRC_VERIFICATION_PASSED == 
 8000a6e:	2b01      	cmp	r3, #1
 8000a70:	d110      	bne.n	8000a94 <Bootloader_Get_Chip_Identification_Number+0x60>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
		BL_Print_Message("CRC Verification Passed \r\n");
#endif
		MCU_Identification_Number = (uint16_t)((DBGMCU->IDCODE) & 0x00000FFF);
 8000a72:	4b0b      	ldr	r3, [pc, #44]	; (8000aa0 <Bootloader_Get_Chip_Identification_Number+0x6c>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	b29b      	uxth	r3, r3
 8000a78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000a7c:	b29b      	uxth	r3, r3
 8000a7e:	81fb      	strh	r3, [r7, #14]
		Bootloader_Send_ACK(2);
 8000a80:	2002      	movs	r0, #2
 8000a82:	f7ff fecb 	bl	800081c <Bootloader_Send_ACK>
		Bootloader_Send_Data_To_Host((uint8_t* )&MCU_Identification_Number, 2);
 8000a86:	f107 030e 	add.w	r3, r7, #14
 8000a8a:	2102      	movs	r1, #2
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f7ff feb1 	bl	80007f4 <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_Print_Message("CRC Verification Failed \r\n");
#endif
	Bootloader_Send_NACK();
	}	
}
 8000a92:	e001      	b.n	8000a98 <Bootloader_Get_Chip_Identification_Number+0x64>
	Bootloader_Send_NACK();
 8000a94:	f7ff fed7 	bl	8000846 <Bootloader_Send_NACK>
}
 8000a98:	bf00      	nop
 8000a9a:	3718      	adds	r7, #24
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	e0042000 	.word	0xe0042000

08000aa4 <Bootloader_Jump_To_UserApp>:
/*************************************************************************************
  * @brief  Jump To User Application.
  * @param  no params.
  * @retval no return.
**************************************************************************************/
static void Bootloader_Jump_To_UserApp (uint8_t *Host_Buffer){
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b088      	sub	sp, #32
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0;
 8000aac:	2300      	movs	r3, #0
 8000aae:	83fb      	strh	r3, [r7, #30]
  uint32_t Host_CRC32 = 0;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	61bb      	str	r3, [r7, #24]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_Print_Message("Read the bootloader version from the MCU \r\n");
#endif	
	/* CRC Verification */
	Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	781b      	ldrb	r3, [r3, #0]
 8000ab8:	b29b      	uxth	r3, r3
 8000aba:	3301      	adds	r3, #1
 8000abc:	83fb      	strh	r3, [r7, #30]
	Host_CRC32 = *((uint32_t* )((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));	
 8000abe:	8bfb      	ldrh	r3, [r7, #30]
 8000ac0:	3b04      	subs	r3, #4
 8000ac2:	687a      	ldr	r2, [r7, #4]
 8000ac4:	4413      	add	r3, r2
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	61bb      	str	r3, [r7, #24]
	if (CRC_VERIFICATION_PASSED == 
		                     Calculate_CRC32 (Host_Buffer, Host_CMD_Packet_Len -  CRC_TYPE_SIZE_BYTE, Host_CRC32)){
 8000aca:	8bfb      	ldrh	r3, [r7, #30]
 8000acc:	3b04      	subs	r3, #4
 8000ace:	69ba      	ldr	r2, [r7, #24]
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	6878      	ldr	r0, [r7, #4]
 8000ad4:	f7ff ff04 	bl	80008e0 <Calculate_CRC32>
 8000ad8:	4603      	mov	r3, r0
	if (CRC_VERIFICATION_PASSED == 
 8000ada:	2b01      	cmp	r3, #1
 8000adc:	d11b      	bne.n	8000b16 <Bootloader_Jump_To_UserApp+0x72>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
		BL_Print_Message("CRC Verification Passed \r\n");
#endif										 

		Bootloader_Send_ACK(1);
 8000ade:	2001      	movs	r0, #1
 8000ae0:	f7ff fe9c 	bl	800081c <Bootloader_Send_ACK>

		Bootloader_Send_Data_To_Host((uint8_t*)CRC_VERIFICATION_PASSED, 1);										 
 8000ae4:	2101      	movs	r1, #1
 8000ae6:	2001      	movs	r0, #1
 8000ae8:	f7ff fe84 	bl	80007f4 <Bootloader_Send_Data_To_Host>
		/* ------> Jump to user Application <------ */
    // Read the MSP (Main Stack Pointer) value from the user application's vector table
		Bootloader_Jump_To_Application();
 8000aec:	f000 f81e 	bl	8000b2c <Bootloader_Jump_To_Application>
    uint32_t MSP_value   = *((volatile uint32_t* )0x08008000U);
 8000af0:	4b0c      	ldr	r3, [pc, #48]	; (8000b24 <Bootloader_Jump_To_UserApp+0x80>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	617b      	str	r3, [r7, #20]
	  // Read the reset handler address from the user application's vector table
	  uint32_t MainAppAdd  = *((volatile uint32_t* )(0x08008000U + 4));
 8000af6:	4b0c      	ldr	r3, [pc, #48]	; (8000b28 <Bootloader_Jump_To_UserApp+0x84>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	613b      	str	r3, [r7, #16]
	  // Define a function pointer to the reset handler address
	  pMainApp ResetHandler_Address = (pMainApp)MainAppAdd;
 8000afc:	693b      	ldr	r3, [r7, #16]
 8000afe:	60fb      	str	r3, [r7, #12]
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	f383 8808 	msr	MSP, r3
}
 8000b0a:	bf00      	nop
	  // Set the MSP to the value obtained from the user application's vector table
	  __set_MSP(MSP_value);
	  // Deinitialize the RCC (Reset and Clock Control) peripheral (Block any External Interrupts)
	  HAL_RCC_DeInit();
 8000b0c:	f001 ff8c 	bl	8002a28 <HAL_RCC_DeInit>
	  // Jump to the reset handler address in the user application
	  ResetHandler_Address();													 											 											 
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	4798      	blx	r3
#endif
	  Bootloader_Send_NACK();
	}	


}
 8000b14:	e001      	b.n	8000b1a <Bootloader_Jump_To_UserApp+0x76>
	  Bootloader_Send_NACK();
 8000b16:	f7ff fe96 	bl	8000846 <Bootloader_Send_NACK>
}
 8000b1a:	bf00      	nop
 8000b1c:	3720      	adds	r7, #32
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	bf00      	nop
 8000b24:	08008000 	.word	0x08008000
 8000b28:	08008004 	.word	0x08008004

08000b2c <Bootloader_Jump_To_Application>:
void Bootloader_Jump_To_Application()
  {
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
	    void(*App_Reset_Handler)(void);

	  	uint32_t ResetHandlerAddress ;

	  	/*configure MSP of user APP by reading value form base address of sector2*/
	  	uint32_t Local_u32MSPval =*((volatile uint32_t * )(0x08008000));
 8000b32:	4b08      	ldr	r3, [pc, #32]	; (8000b54 <Bootloader_Jump_To_Application+0x28>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	60fb      	str	r3, [r7, #12]

	  	/*write the user MSP value inside into msp register*/
	  	__asm volatile("msr MSP,%0"::"r"(Local_u32MSPval));
 8000b38:	68fb      	ldr	r3, [r7, #12]
 8000b3a:	f383 8808 	msr	MSP, r3

	  	/*Get reset Handler Address of user app*/
	  	ResetHandlerAddress = *((volatile uint32_t * ) (0x08008000 + 4)) ;
 8000b3e:	4b06      	ldr	r3, [pc, #24]	; (8000b58 <Bootloader_Jump_To_Application+0x2c>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	60bb      	str	r3, [r7, #8]

	  	App_Reset_Handler=(void*)ResetHandlerAddress;
 8000b44:	68bb      	ldr	r3, [r7, #8]
 8000b46:	607b      	str	r3, [r7, #4]

	  	/*jump to the user app handler */
	  	App_Reset_Handler();
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	4798      	blx	r3



  }
 8000b4c:	bf00      	nop
 8000b4e:	3710      	adds	r7, #16
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	08008000 	.word	0x08008000
 8000b58:	08008004 	.word	0x08008004

08000b5c <Host_Address_Verification>:
  * @brief  Host Address Verification.
  * @param  Jump_Address.
  * @retval Address_Verification.
**************************************************************************************/

static uint8_t Host_Address_Verification (uint32_t Jump_Address){
 8000b5c:	b480      	push	{r7}
 8000b5e:	b085      	sub	sp, #20
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
	uint8_t Address_Verification = ADDRESS_IS_INVALID;
 8000b64:	2300      	movs	r3, #0
 8000b66:	73fb      	strb	r3, [r7, #15]
	if((Jump_Address >= SRAM_BASE) && (Jump_Address <= STM32F103_SRAM_END)){
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000b6e:	d306      	bcc.n	8000b7e <Host_Address_Verification+0x22>
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	4a0d      	ldr	r2, [pc, #52]	; (8000ba8 <Host_Address_Verification+0x4c>)
 8000b74:	4293      	cmp	r3, r2
 8000b76:	d802      	bhi.n	8000b7e <Host_Address_Verification+0x22>
		  Address_Verification = ADDRESS_IS_VALID;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	73fb      	strb	r3, [r7, #15]
 8000b7c:	e00c      	b.n	8000b98 <Host_Address_Verification+0x3c>
	}
	else if((Jump_Address >= FLASH_BASE) && (Jump_Address <= STM32F103_FLASH_END)){
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8000b84:	d306      	bcc.n	8000b94 <Host_Address_Verification+0x38>
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	4a08      	ldr	r2, [pc, #32]	; (8000bac <Host_Address_Verification+0x50>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d802      	bhi.n	8000b94 <Host_Address_Verification+0x38>
		  Address_Verification = ADDRESS_IS_VALID;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	73fb      	strb	r3, [r7, #15]
 8000b92:	e001      	b.n	8000b98 <Host_Address_Verification+0x3c>
	}
	else{
		  Address_Verification = ADDRESS_IS_INVALID;
 8000b94:	2300      	movs	r3, #0
 8000b96:	73fb      	strb	r3, [r7, #15]
	}
	return Address_Verification;
 8000b98:	7bfb      	ldrb	r3, [r7, #15]
}	
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	3714      	adds	r7, #20
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop
 8000ba8:	20005000 	.word	0x20005000
 8000bac:	08010000 	.word	0x08010000

08000bb0 <Bootloader_Jump_To_Address>:
  * @brief  Jump To Specific Address.
  * @param  *Host_Buffer: Pointer to Host_Buffer (Command Frame).
  * @retval no return.
**************************************************************************************/

static void Bootloader_Jump_To_Address (uint8_t *Host_Buffer){
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b088      	sub	sp, #32
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  /* Local Definations Scope */
	uint16_t Host_CMD_Packet_Len = 0;
 8000bb8:	2300      	movs	r3, #0
 8000bba:	83fb      	strh	r3, [r7, #30]
  uint32_t Host_CRC32 = 0;
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	61bb      	str	r3, [r7, #24]
	uint32_t HOST_Jump_Address = 0;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	617b      	str	r3, [r7, #20]
	uint8_t Address_Verification = ADDRESS_IS_INVALID;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	73fb      	strb	r3, [r7, #15]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_Print_Message("Read the MCU chip identification number \r\n");
#endif
	/* CRC Verification */
	Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	b29b      	uxth	r3, r3
 8000bce:	3301      	adds	r3, #1
 8000bd0:	83fb      	strh	r3, [r7, #30]
	Host_CRC32 = *((uint32_t* )((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 8000bd2:	8bfb      	ldrh	r3, [r7, #30]
 8000bd4:	3b04      	subs	r3, #4
 8000bd6:	687a      	ldr	r2, [r7, #4]
 8000bd8:	4413      	add	r3, r2
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	61bb      	str	r3, [r7, #24]
	if (CRC_VERIFICATION_PASSED == 
		                     Bootloader_CRC_Verify(Host_Buffer, Host_CMD_Packet_Len -  CRC_TYPE_SIZE_BYTE, Host_CRC32)){
 8000bde:	8bfb      	ldrh	r3, [r7, #30]
 8000be0:	3b04      	subs	r3, #4
 8000be2:	69ba      	ldr	r2, [r7, #24]
 8000be4:	4619      	mov	r1, r3
 8000be6:	6878      	ldr	r0, [r7, #4]
 8000be8:	f7ff fe3c 	bl	8000864 <Bootloader_CRC_Verify>
 8000bec:	4603      	mov	r3, r0
	if (CRC_VERIFICATION_PASSED == 
 8000bee:	2b01      	cmp	r3, #1
 8000bf0:	d121      	bne.n	8000c36 <Bootloader_Jump_To_Address+0x86>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
		BL_Print_Message("CRC Verification Passed \r\n");
#endif
		Bootloader_Send_ACK(1);
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	f7ff fe12 	bl	800081c <Bootloader_Send_ACK>
		HOST_Jump_Address = *((uint32_t* )&Host_Buffer[2]);
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000bfe:	617b      	str	r3, [r7, #20]
		Address_Verification = Host_Address_Verification(HOST_Jump_Address);				
 8000c00:	6978      	ldr	r0, [r7, #20]
 8000c02:	f7ff ffab 	bl	8000b5c <Host_Address_Verification>
 8000c06:	4603      	mov	r3, r0
 8000c08:	73fb      	strb	r3, [r7, #15]
    if( ADDRESS_IS_VALID == Address_Verification ){
 8000c0a:	7bfb      	ldrb	r3, [r7, #15]
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	d10b      	bne.n	8000c28 <Bootloader_Jump_To_Address+0x78>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
			BL_Print_Message("Address verification succeeded \r\n");
#endif
			/* Report address verification succeeded */
			Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification, 1);
 8000c10:	f107 030f 	add.w	r3, r7, #15
 8000c14:	2101      	movs	r1, #1
 8000c16:	4618      	mov	r0, r3
 8000c18:	f7ff fdec 	bl	80007f4 <Bootloader_Send_Data_To_Host>
			/* Prepare the address to jump (1 --> state for thumb architecture) */
			Jump_Ptr Jump_Address = (Jump_Ptr)(HOST_Jump_Address + 1);
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	3301      	adds	r3, #1
 8000c20:	613b      	str	r3, [r7, #16]
			Jump_Address();
 8000c22:	693b      	ldr	r3, [r7, #16]
 8000c24:	4798      	blx	r3
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_Print_Message("CRC Verification Failed \r\n");
#endif
	Bootloader_Send_NACK();
	}	
}
 8000c26:	e008      	b.n	8000c3a <Bootloader_Jump_To_Address+0x8a>
			Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification, 1);
 8000c28:	f107 030f 	add.w	r3, r7, #15
 8000c2c:	2101      	movs	r1, #1
 8000c2e:	4618      	mov	r0, r3
 8000c30:	f7ff fde0 	bl	80007f4 <Bootloader_Send_Data_To_Host>
}
 8000c34:	e001      	b.n	8000c3a <Bootloader_Jump_To_Address+0x8a>
	Bootloader_Send_NACK();
 8000c36:	f7ff fe06 	bl	8000846 <Bootloader_Send_NACK>
}
 8000c3a:	bf00      	nop
 8000c3c:	3720      	adds	r7, #32
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}

08000c42 <Perform_Flash_Erase>:
//	return 	Validity_Status;
//}
//
#define INVALID_SECTOR            0x12
  uint8_t Perform_Flash_Erase(uint8_t initial_sector_number, uint8_t number_of_sector)
  {
 8000c42:	b580      	push	{r7, lr}
 8000c44:	b08a      	sub	sp, #40	; 0x28
 8000c46:	af00      	add	r7, sp, #0
 8000c48:	4603      	mov	r3, r0
 8000c4a:	460a      	mov	r2, r1
 8000c4c:	71fb      	strb	r3, [r7, #7]
 8000c4e:	4613      	mov	r3, r2
 8000c50:	71bb      	strb	r3, [r7, #6]
  	//we have totally 12 sectors in one bank .. sector[0 to 11]
  	//number_of_sector has to be in the range of 0 to 11
  	// if sector_number = 0xff , that means mass erase !

  	FLASH_EraseInitTypeDef flashErase_handle;
  	uint32_t sectorError = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	60bb      	str	r3, [r7, #8]
  	uint8_t erase_status = 0x01;
 8000c56:	2301      	movs	r3, #1
 8000c58:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  	if (number_of_sector > 23)
 8000c5c:	79bb      	ldrb	r3, [r7, #6]
 8000c5e:	2b17      	cmp	r3, #23
 8000c60:	d901      	bls.n	8000c66 <Perform_Flash_Erase+0x24>
  		return (uint8_t) INVALID_SECTOR;
 8000c62:	2312      	movs	r3, #18
 8000c64:	e027      	b.n	8000cb6 <Perform_Flash_Erase+0x74>

  	if ((initial_sector_number == 0xFFFFFFFF) || (number_of_sector <= 23)) {
 8000c66:	79bb      	ldrb	r3, [r7, #6]
 8000c68:	2b17      	cmp	r3, #23
 8000c6a:	d823      	bhi.n	8000cb4 <Perform_Flash_Erase+0x72>
  		if (number_of_sector == (uint32_t) 0xFFFFFFFF) {
  			flashErase_handle.TypeErase = FLASH_TYPEERASE_MASSERASE;
  			flashErase_handle.Banks = FLASH_BANK_1;
  		} else {
  			/*Here we are just calculating how many sectors needs to erased */
  			uint32_t remanining_sector = 24 - number_of_sector;
 8000c6c:	79bb      	ldrb	r3, [r7, #6]
 8000c6e:	f1c3 0318 	rsb	r3, r3, #24
 8000c72:	623b      	str	r3, [r7, #32]
  			if (number_of_sector > remanining_sector) {
 8000c74:	79bb      	ldrb	r3, [r7, #6]
 8000c76:	6a3a      	ldr	r2, [r7, #32]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	d201      	bcs.n	8000c80 <Perform_Flash_Erase+0x3e>
  				number_of_sector = remanining_sector;
 8000c7c:	6a3b      	ldr	r3, [r7, #32]
 8000c7e:	71bb      	strb	r3, [r7, #6]
  			}
  			flashErase_handle.TypeErase = FLASH_TYPEERASE_SECTORS;
 8000c80:	2300      	movs	r3, #0
 8000c82:	60fb      	str	r3, [r7, #12]
  			flashErase_handle.Sector = initial_sector_number; // this is the initial sector
 8000c84:	79fb      	ldrb	r3, [r7, #7]
 8000c86:	617b      	str	r3, [r7, #20]
  			flashErase_handle.NbSectors = number_of_sector;
 8000c88:	79bb      	ldrb	r3, [r7, #6]
 8000c8a:	61bb      	str	r3, [r7, #24]
  		}

  		/*Get access to touch the flash registers */
  		HAL_FLASH_Unlock();
 8000c8c:	f000 fed0 	bl	8001a30 <HAL_FLASH_Unlock>
  		flashErase_handle.VoltageRange = FLASH_VOLTAGE_RANGE_3; // our MCU will work on this voltage range
 8000c90:	2302      	movs	r3, #2
 8000c92:	61fb      	str	r3, [r7, #28]
  		erase_status = (uint8_t) HAL_FLASHEx_Erase(&flashErase_handle,
 8000c94:	f107 0208 	add.w	r2, r7, #8
 8000c98:	f107 030c 	add.w	r3, r7, #12
 8000c9c:	4611      	mov	r1, r2
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f001 f838 	bl	8001d14 <HAL_FLASHEx_Erase>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  				&sectorError);
  		HAL_FLASH_Lock();
 8000caa:	f000 fee3 	bl	8001a74 <HAL_FLASH_Lock>

  		return (uint8_t) erase_status;
 8000cae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000cb2:	e000      	b.n	8000cb6 <Perform_Flash_Erase+0x74>
  	}

  	return (uint8_t) INVALID_SECTOR;
 8000cb4:	2312      	movs	r3, #18
  }
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3728      	adds	r7, #40	; 0x28
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}

08000cbe <Bootloader_Erase_Flash>:


static void Bootloader_Erase_Flash	(uint8_t *Host_Buffer){
 8000cbe:	b580      	push	{r7, lr}
 8000cc0:	b086      	sub	sp, #24
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	6078      	str	r0, [r7, #4]
   /* Local Definations Scope */
	uint16_t Host_CMD_Packet_Len = 0;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	82fb      	strh	r3, [r7, #22]
  uint32_t Host_CRC32 = 0;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	613b      	str	r3, [r7, #16]
	uint8_t Erase_Status = 0;
 8000cce:	2300      	movs	r3, #0
 8000cd0:	73fb      	strb	r3, [r7, #15]
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_Print_Message("Read the MCU chip identification number \r\n");
#endif
	/* CRC Verification */
	Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	b29b      	uxth	r3, r3
 8000cd8:	3301      	adds	r3, #1
 8000cda:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *((uint32_t* )((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 8000cdc:	8afb      	ldrh	r3, [r7, #22]
 8000cde:	3b04      	subs	r3, #4
 8000ce0:	687a      	ldr	r2, [r7, #4]
 8000ce2:	4413      	add	r3, r2
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	613b      	str	r3, [r7, #16]
	if (CRC_VERIFICATION_PASSED ==Calculate_CRC32(Host_Buffer, Host_CMD_Packet_Len -  CRC_TYPE_SIZE_BYTE, Host_CRC32)){
 8000ce8:	8afb      	ldrh	r3, [r7, #22]
 8000cea:	3b04      	subs	r3, #4
 8000cec:	693a      	ldr	r2, [r7, #16]
 8000cee:	4619      	mov	r1, r3
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	f7ff fdf5 	bl	80008e0 <Calculate_CRC32>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b01      	cmp	r3, #1
 8000cfa:	d119      	bne.n	8000d30 <Bootloader_Erase_Flash+0x72>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
		BL_Print_Message("CRC Verification Passed \r\n");
#endif
		Perform_Flash_Erase(2,6);
 8000cfc:	2106      	movs	r1, #6
 8000cfe:	2002      	movs	r0, #2
 8000d00:	f7ff ff9f 	bl	8000c42 <Perform_Flash_Erase>
		Bootloader_Send_ACK(1);
 8000d04:	2001      	movs	r0, #1
 8000d06:	f7ff fd89 	bl	800081c <Bootloader_Send_ACK>
		Erase_Status = Perform_Flash_Erase(Host_Buffer[2], Host_Buffer[3]);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	3302      	adds	r3, #2
 8000d0e:	781a      	ldrb	r2, [r3, #0]
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	3303      	adds	r3, #3
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	4619      	mov	r1, r3
 8000d18:	4610      	mov	r0, r2
 8000d1a:	f7ff ff92 	bl	8000c42 <Perform_Flash_Erase>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	73fb      	strb	r3, [r7, #15]
		Bootloader_Send_Data_To_Host((uint8_t *)&Erase_Status, 1);
 8000d22:	f107 030f 	add.w	r3, r7, #15
 8000d26:	2101      	movs	r1, #1
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f7ff fd63 	bl	80007f4 <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_Print_Message("CRC Verification Failed \r\n");
#endif
	Bootloader_Send_NACK();
	}
}
 8000d2e:	e001      	b.n	8000d34 <Bootloader_Erase_Flash+0x76>
	Bootloader_Send_NACK();
 8000d30:	f7ff fd89 	bl	8000846 <Bootloader_Send_NACK>
}
 8000d34:	bf00      	nop
 8000d36:	3718      	adds	r7, #24
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <Flash_Memory_Write_Payload>:
  * @param  *Payload_Len           :Data Length.
  * @param  Number_Of_Sectors.
  * @retval Flash_Payload_Write_Status.
**************************************************************************************/

uint8_t Flash_Memory_Write_Payload (uint8_t *Host_Payload, uint32_t Payload_Start_Address, uint16_t Payload_Len){
 8000d3c:	b5b0      	push	{r4, r5, r7, lr}
 8000d3e:	b088      	sub	sp, #32
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	60f8      	str	r0, [r7, #12]
 8000d44:	60b9      	str	r1, [r7, #8]
 8000d46:	4613      	mov	r3, r2
 8000d48:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef HAL_Status = HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	77fb      	strb	r3, [r7, #31]
	uint8_t Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	77bb      	strb	r3, [r7, #30]
	uint16_t Payload_Counter = 0;
 8000d52:	2300      	movs	r3, #0
 8000d54:	837b      	strh	r3, [r7, #26]
	uint32_t Address = 0;
 8000d56:	2300      	movs	r3, #0
 8000d58:	617b      	str	r3, [r7, #20]
	/* Unlock the FLASH control register access */
  HAL_Status = HAL_FLASH_Unlock();
 8000d5a:	f000 fe69 	bl	8001a30 <HAL_FLASH_Unlock>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	77fb      	strb	r3, [r7, #31]
	if(HAL_Status != HAL_OK){
 8000d62:	7ffb      	ldrb	r3, [r7, #31]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d002      	beq.n	8000d6e <Flash_Memory_Write_Payload+0x32>
		Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	77bb      	strb	r3, [r7, #30]
 8000d6c:	e025      	b.n	8000dba <Flash_Memory_Write_Payload+0x7e>
	}
	else{
	for (uint16_t Payload_Counter = 0; Payload_Counter < Payload_Len; Payload_Counter += 2) {
 8000d6e:	2300      	movs	r3, #0
 8000d70:	83bb      	strh	r3, [r7, #28]
 8000d72:	e01e      	b.n	8000db2 <Flash_Memory_Write_Payload+0x76>
            /* Use uint16_t pointer to properly handle 16-bit data */
            uint16_t* dataToWrite = (uint16_t*)&Host_Payload[Payload_Counter];
 8000d74:	8bbb      	ldrh	r3, [r7, #28]
 8000d76:	68fa      	ldr	r2, [r7, #12]
 8000d78:	4413      	add	r3, r2
 8000d7a:	613b      	str	r3, [r7, #16]
            HAL_Status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,
 8000d7c:	8bba      	ldrh	r2, [r7, #28]
 8000d7e:	68bb      	ldr	r3, [r7, #8]
 8000d80:	18d1      	adds	r1, r2, r3
                                           Payload_Start_Address + Payload_Counter,
                                           *dataToWrite);
 8000d82:	693b      	ldr	r3, [r7, #16]
 8000d84:	881b      	ldrh	r3, [r3, #0]
            HAL_Status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD,
 8000d86:	b29b      	uxth	r3, r3
 8000d88:	2200      	movs	r2, #0
 8000d8a:	461c      	mov	r4, r3
 8000d8c:	4615      	mov	r5, r2
 8000d8e:	4622      	mov	r2, r4
 8000d90:	462b      	mov	r3, r5
 8000d92:	2001      	movs	r0, #1
 8000d94:	f000 fdf8 	bl	8001988 <HAL_FLASH_Program>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	77fb      	strb	r3, [r7, #31]
            if (HAL_Status != HAL_OK){
 8000d9c:	7ffb      	ldrb	r3, [r7, #31]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d002      	beq.n	8000da8 <Flash_Memory_Write_Payload+0x6c>
                Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8000da2:	2300      	movs	r3, #0
 8000da4:	77bb      	strb	r3, [r7, #30]
                break;
 8000da6:	e008      	b.n	8000dba <Flash_Memory_Write_Payload+0x7e>
            }
            else {
                Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_PASSED;
 8000da8:	2301      	movs	r3, #1
 8000daa:	77bb      	strb	r3, [r7, #30]
	for (uint16_t Payload_Counter = 0; Payload_Counter < Payload_Len; Payload_Counter += 2) {
 8000dac:	8bbb      	ldrh	r3, [r7, #28]
 8000dae:	3302      	adds	r3, #2
 8000db0:	83bb      	strh	r3, [r7, #28]
 8000db2:	8bba      	ldrh	r2, [r7, #28]
 8000db4:	88fb      	ldrh	r3, [r7, #6]
 8000db6:	429a      	cmp	r2, r3
 8000db8:	d3dc      	bcc.n	8000d74 <Flash_Memory_Write_Payload+0x38>
            }
        }
  }
	
	if((FLASH_PAYLOAD_WRITE_PASSED == Flash_Payload_Write_Status) && (HAL_OK == HAL_Status)){
 8000dba:	7fbb      	ldrb	r3, [r7, #30]
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d10f      	bne.n	8000de0 <Flash_Memory_Write_Payload+0xa4>
 8000dc0:	7ffb      	ldrb	r3, [r7, #31]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d10c      	bne.n	8000de0 <Flash_Memory_Write_Payload+0xa4>
		/* Locks the FLASH control register access */
		HAL_Status = HAL_FLASH_Lock();
 8000dc6:	f000 fe55 	bl	8001a74 <HAL_FLASH_Lock>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	77fb      	strb	r3, [r7, #31]
		if(HAL_Status != HAL_OK){
 8000dce:	7ffb      	ldrb	r3, [r7, #31]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d002      	beq.n	8000dda <Flash_Memory_Write_Payload+0x9e>
			Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	77bb      	strb	r3, [r7, #30]
		if(HAL_Status != HAL_OK){
 8000dd8:	e004      	b.n	8000de4 <Flash_Memory_Write_Payload+0xa8>
		}
		else{
			Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_PASSED;
 8000dda:	2301      	movs	r3, #1
 8000ddc:	77bb      	strb	r3, [r7, #30]
		if(HAL_Status != HAL_OK){
 8000dde:	e001      	b.n	8000de4 <Flash_Memory_Write_Payload+0xa8>
		}
	}
	else{
		Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8000de0:	2300      	movs	r3, #0
 8000de2:	77bb      	strb	r3, [r7, #30]
	}
	
	return Flash_Payload_Write_Status;
 8000de4:	7fbb      	ldrb	r3, [r7, #30]
}
 8000de6:	4618      	mov	r0, r3
 8000de8:	3720      	adds	r7, #32
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bdb0      	pop	{r4, r5, r7, pc}

08000dee <Bootloader_Memory_Write>:

static void Bootloader_Memory_Write	(uint8_t *Host_Buffer){
 8000dee:	b580      	push	{r7, lr}
 8000df0:	b086      	sub	sp, #24
 8000df2:	af00      	add	r7, sp, #0
 8000df4:	6078      	str	r0, [r7, #4]
 /* Local Definations Scope */
	uint16_t Host_CMD_Packet_Len = 0;
 8000df6:	2300      	movs	r3, #0
 8000df8:	82fb      	strh	r3, [r7, #22]
  uint32_t Host_CRC32 = 0;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	613b      	str	r3, [r7, #16]
  uint32_t HOST_Address = 0;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	60fb      	str	r3, [r7, #12]
	uint8_t Address_Verification = ADDRESS_IS_INVALID;
 8000e02:	2300      	movs	r3, #0
 8000e04:	72bb      	strb	r3, [r7, #10]
	uint8_t Payload_Len = 0;
 8000e06:	2300      	movs	r3, #0
 8000e08:	72fb      	strb	r3, [r7, #11]
	uint8_t Flash_Payload_Write_Status = FLASH_PAYLOAD_WRITE_FAILED;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	727b      	strb	r3, [r7, #9]
	
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_Print_Message("Write data into different memories of the MCU \r\n");
#endif
	/* CRC Verification */
	Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	781b      	ldrb	r3, [r3, #0]
 8000e12:	b29b      	uxth	r3, r3
 8000e14:	3301      	adds	r3, #1
 8000e16:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *((uint32_t* )((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));
 8000e18:	8afb      	ldrh	r3, [r7, #22]
 8000e1a:	3b04      	subs	r3, #4
 8000e1c:	687a      	ldr	r2, [r7, #4]
 8000e1e:	4413      	add	r3, r2
 8000e20:	681b      	ldr	r3, [r3, #0]
 8000e22:	613b      	str	r3, [r7, #16]
	if (CRC_VERIFICATION_PASSED == 
		                     Calculate_CRC32(Host_Buffer, Host_CMD_Packet_Len -  CRC_TYPE_SIZE_BYTE, Host_CRC32)){
 8000e24:	8afb      	ldrh	r3, [r7, #22]
 8000e26:	3b04      	subs	r3, #4
 8000e28:	693a      	ldr	r2, [r7, #16]
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	6878      	ldr	r0, [r7, #4]
 8000e2e:	f7ff fd57 	bl	80008e0 <Calculate_CRC32>
 8000e32:	4603      	mov	r3, r0
	if (CRC_VERIFICATION_PASSED == 
 8000e34:	2b01      	cmp	r3, #1
 8000e36:	d139      	bne.n	8000eac <Bootloader_Memory_Write+0xbe>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
		BL_Print_Message("CRC Verification Passed \r\n");
#endif
		Bootloader_Send_ACK(1);
 8000e38:	2001      	movs	r0, #1
 8000e3a:	f7ff fcef 	bl	800081c <Bootloader_Send_ACK>
		/* Extract the payload length from the Host packet */
		Payload_Len  = Host_Buffer[6];
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	799b      	ldrb	r3, [r3, #6]
 8000e42:	72fb      	strb	r3, [r7, #11]
		/* Extract the start address from the Host packet */
    HOST_Address = *((uint32_t *)(&Host_Buffer[2]));
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000e4a:	60fb      	str	r3, [r7, #12]
    /* Verify the Extracted address to be valid address */
		Address_Verification = Host_Address_Verification(HOST_Address);
 8000e4c:	68f8      	ldr	r0, [r7, #12]
 8000e4e:	f7ff fe85 	bl	8000b5c <Host_Address_Verification>
 8000e52:	4603      	mov	r3, r0
 8000e54:	72bb      	strb	r3, [r7, #10]
		if(ADDRESS_IS_VALID == Address_Verification){
 8000e56:	7abb      	ldrb	r3, [r7, #10]
 8000e58:	2b01      	cmp	r3, #1
 8000e5a:	d11e      	bne.n	8000e9a <Bootloader_Memory_Write+0xac>
         Flash_Payload_Write_Status = Flash_Memory_Write_Payload((uint8_t *)&Host_Buffer[7], HOST_Address, Payload_Len);
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	3307      	adds	r3, #7
 8000e60:	7afa      	ldrb	r2, [r7, #11]
 8000e62:	b292      	uxth	r2, r2
 8000e64:	68f9      	ldr	r1, [r7, #12]
 8000e66:	4618      	mov	r0, r3
 8000e68:	f7ff ff68 	bl	8000d3c <Flash_Memory_Write_Payload>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	727b      	strb	r3, [r7, #9]
			   if(FLASH_PAYLOAD_WRITE_PASSED == Flash_Payload_Write_Status){
 8000e70:	7a7b      	ldrb	r3, [r7, #9]
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d10a      	bne.n	8000e8c <Bootloader_Memory_Write+0x9e>
				 /* Report payload write passed */
				 Bootloader_Send_Data_To_Host((uint8_t *)&Flash_Payload_Write_Status, 1);
 8000e76:	f107 0309 	add.w	r3, r7, #9
 8000e7a:	2101      	movs	r1, #1
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff fcb9 	bl	80007f4 <Bootloader_Send_Data_To_Host>
				 /* ------> Send Acknowledge <------ */
         Bootloader_Send_Data_To_Host((uint8_t* )CBL_SEND_ACK, 1);						 
 8000e82:	2101      	movs	r1, #1
 8000e84:	20cd      	movs	r0, #205	; 0xcd
 8000e86:	f7ff fcb5 	bl	80007f4 <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_Print_Message("CRC Verification Failed \r\n");
#endif
	Bootloader_Send_NACK();
	}	
}
 8000e8a:	e011      	b.n	8000eb0 <Bootloader_Memory_Write+0xc2>
				Bootloader_Send_Data_To_Host((uint8_t *)&Flash_Payload_Write_Status, 1);
 8000e8c:	f107 0309 	add.w	r3, r7, #9
 8000e90:	2101      	movs	r1, #1
 8000e92:	4618      	mov	r0, r3
 8000e94:	f7ff fcae 	bl	80007f4 <Bootloader_Send_Data_To_Host>
}
 8000e98:	e00a      	b.n	8000eb0 <Bootloader_Memory_Write+0xc2>
			Address_Verification = ADDRESS_IS_INVALID;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	72bb      	strb	r3, [r7, #10]
			Bootloader_Send_Data_To_Host((uint8_t *)&Address_Verification, 1);
 8000e9e:	f107 030a 	add.w	r3, r7, #10
 8000ea2:	2101      	movs	r1, #1
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	f7ff fca5 	bl	80007f4 <Bootloader_Send_Data_To_Host>
}
 8000eaa:	e001      	b.n	8000eb0 <Bootloader_Memory_Write+0xc2>
	Bootloader_Send_NACK();
 8000eac:	f7ff fccb 	bl	8000846 <Bootloader_Send_NACK>
}
 8000eb0:	bf00      	nop
 8000eb2:	3718      	adds	r7, #24
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bd80      	pop	{r7, pc}

08000eb8 <CBL_STM32F_Get_RDP_Level>:
  * @brief  Read Protection Level.
  * @param  no param
  * @retval Protection Level.
**************************************************************************************/

static inline uint8_t CBL_STM32F_Get_RDP_Level (void){
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b088      	sub	sp, #32
 8000ebc:	af00      	add	r7, sp, #0
	FLASH_OBProgramInitTypeDef FLASH_OBProgram;
	/* Get the Option byte configuration */
	HAL_FLASHEx_OBGetConfig(&FLASH_OBProgram);
 8000ebe:	1d3b      	adds	r3, r7, #4
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f000 ff97 	bl	8001df4 <HAL_FLASHEx_OBGetConfig>
	
	return (uint8_t)(FLASH_OBProgram.RDPLevel);
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	b2db      	uxtb	r3, r3
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3720      	adds	r7, #32
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}

08000ed2 <Bootloader_Read_Protection_Level>:

static void Bootloader_Read_Protection_Level(uint8_t *Host_Buffer){
 8000ed2:	b580      	push	{r7, lr}
 8000ed4:	b086      	sub	sp, #24
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
	uint16_t Host_CMD_Packet_Len = 0;
 8000eda:	2300      	movs	r3, #0
 8000edc:	82fb      	strh	r3, [r7, #22]
  uint32_t Host_CRC32 = 0;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	613b      	str	r3, [r7, #16]
	uint8_t RDP_Level = 0;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	73fb      	strb	r3, [r7, #15]
	
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
	BL_Print_Message("Read the FLASH Read Protection Out level \r\n");
#endif
	/* Extract the CRC32 and packet length sent by the HOST */
	Host_CMD_Packet_Len = Host_Buffer[0] + 1;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	b29b      	uxth	r3, r3
 8000eec:	3301      	adds	r3, #1
 8000eee:	82fb      	strh	r3, [r7, #22]
	Host_CRC32 = *((uint32_t *)((Host_Buffer + Host_CMD_Packet_Len) - CRC_TYPE_SIZE_BYTE));	
 8000ef0:	8afb      	ldrh	r3, [r7, #22]
 8000ef2:	3b04      	subs	r3, #4
 8000ef4:	687a      	ldr	r2, [r7, #4]
 8000ef6:	4413      	add	r3, r2
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	613b      	str	r3, [r7, #16]
/* CRC Verification */
	if(CRC_VERIFICATION_PASSED == Calculate_CRC32((uint8_t *)&Host_Buffer[0] , Host_CMD_Packet_Len - 4, Host_CRC32)){
 8000efc:	8afb      	ldrh	r3, [r7, #22]
 8000efe:	3b04      	subs	r3, #4
 8000f00:	693a      	ldr	r2, [r7, #16]
 8000f02:	4619      	mov	r1, r3
 8000f04:	6878      	ldr	r0, [r7, #4]
 8000f06:	f7ff fceb 	bl	80008e0 <Calculate_CRC32>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b01      	cmp	r3, #1
 8000f0e:	d10d      	bne.n	8000f2c <Bootloader_Read_Protection_Level+0x5a>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
		BL_Print_Message("CRC Verification Passed \r\n");
#endif
		Bootloader_Send_ACK(1);
 8000f10:	2001      	movs	r0, #1
 8000f12:	f7ff fc83 	bl	800081c <Bootloader_Send_ACK>
		/* Read Protection Level */
		RDP_Level = CBL_STM32F_Get_RDP_Level();
 8000f16:	f7ff ffcf 	bl	8000eb8 <CBL_STM32F_Get_RDP_Level>
 8000f1a:	4603      	mov	r3, r0
 8000f1c:	73fb      	strb	r3, [r7, #15]
		/* Report Valid Protection Level */
		Bootloader_Send_Data_To_Host((uint8_t *)&RDP_Level, 1);
 8000f1e:	f107 030f 	add.w	r3, r7, #15
 8000f22:	2101      	movs	r1, #1
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff fc65 	bl	80007f4 <Bootloader_Send_Data_To_Host>
#if (BL_DEBUG_ENABLE == DEBUG_INFO_ENABLE)
		BL_Print_Message("CRC Verification Failed \r\n");
#endif
		Bootloader_Send_NACK();
	}
}
 8000f2a:	e001      	b.n	8000f30 <Bootloader_Read_Protection_Level+0x5e>
		Bootloader_Send_NACK();
 8000f2c:	f7ff fc8b 	bl	8000846 <Bootloader_Send_NACK>
}
 8000f30:	bf00      	nop
 8000f32:	3718      	adds	r7, #24
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <Bootloader_Change_Read_Protection_Level>:

/* Additional Features ----------------------------------------------------------*/
static uint8_t Change_ROP_Level                             (uint32_t ROP_Level){}
static void    Bootloader_Change_Read_Protection_Level  		(uint8_t *Host_Buffer){}
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
 8000f40:	bf00      	nop
 8000f42:	370c      	adds	r7, #12
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr

08000f4c <Bootloader_Enable_RW_Protection>:
static void    Bootloader_Enable_RW_Protection							(uint8_t *Host_Buffer){}
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	bf00      	nop
 8000f56:	370c      	adds	r7, #12
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr

08000f60 <Bootloader_Memory_Read>:
static void    Bootloader_Memory_Read										  	(uint8_t *Host_Buffer){}
 8000f60:	b480      	push	{r7}
 8000f62:	b083      	sub	sp, #12
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
 8000f68:	bf00      	nop
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr

08000f74 <Bootloader_Get_Sector_Protection_Status>:
static void    Bootloader_Get_Sector_Protection_Status			(uint8_t *Host_Buffer){}
 8000f74:	b480      	push	{r7}
 8000f76:	b083      	sub	sp, #12
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
 8000f7c:	bf00      	nop
 8000f7e:	370c      	adds	r7, #12
 8000f80:	46bd      	mov	sp, r7
 8000f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f86:	4770      	bx	lr

08000f88 <Bootloader_Read_OTP>:
static void    Bootloader_Read_OTP													(uint8_t *Host_Buffer){}
 8000f88:	b480      	push	{r7}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	bf00      	nop
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000fa0:	4b06      	ldr	r3, [pc, #24]	; (8000fbc <MX_CRC_Init+0x20>)
 8000fa2:	4a07      	ldr	r2, [pc, #28]	; (8000fc0 <MX_CRC_Init+0x24>)
 8000fa4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000fa6:	4805      	ldr	r0, [pc, #20]	; (8000fbc <MX_CRC_Init+0x20>)
 8000fa8:	f000 fca7 	bl	80018fa <HAL_CRC_Init>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000fb2:	f000 f92f 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000fb6:	bf00      	nop
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	20000150 	.word	0x20000150
 8000fc0:	40023000 	.word	0x40023000

08000fc4 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b085      	sub	sp, #20
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a0b      	ldr	r2, [pc, #44]	; (8001000 <HAL_CRC_MspInit+0x3c>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d10d      	bne.n	8000ff2 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60fb      	str	r3, [r7, #12]
 8000fda:	4b0a      	ldr	r3, [pc, #40]	; (8001004 <HAL_CRC_MspInit+0x40>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fde:	4a09      	ldr	r2, [pc, #36]	; (8001004 <HAL_CRC_MspInit+0x40>)
 8000fe0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fe6:	4b07      	ldr	r3, [pc, #28]	; (8001004 <HAL_CRC_MspInit+0x40>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000ff2:	bf00      	nop
 8000ff4:	3714      	adds	r7, #20
 8000ff6:	46bd      	mov	sp, r7
 8000ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	40023000 	.word	0x40023000
 8001004:	40023800 	.word	0x40023800

08001008 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b08a      	sub	sp, #40	; 0x28
 800100c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800100e:	f107 0314 	add.w	r3, r7, #20
 8001012:	2200      	movs	r2, #0
 8001014:	601a      	str	r2, [r3, #0]
 8001016:	605a      	str	r2, [r3, #4]
 8001018:	609a      	str	r2, [r3, #8]
 800101a:	60da      	str	r2, [r3, #12]
 800101c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	613b      	str	r3, [r7, #16]
 8001022:	4b2d      	ldr	r3, [pc, #180]	; (80010d8 <MX_GPIO_Init+0xd0>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001026:	4a2c      	ldr	r2, [pc, #176]	; (80010d8 <MX_GPIO_Init+0xd0>)
 8001028:	f043 0304 	orr.w	r3, r3, #4
 800102c:	6313      	str	r3, [r2, #48]	; 0x30
 800102e:	4b2a      	ldr	r3, [pc, #168]	; (80010d8 <MX_GPIO_Init+0xd0>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001032:	f003 0304 	and.w	r3, r3, #4
 8001036:	613b      	str	r3, [r7, #16]
 8001038:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	60fb      	str	r3, [r7, #12]
 800103e:	4b26      	ldr	r3, [pc, #152]	; (80010d8 <MX_GPIO_Init+0xd0>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001042:	4a25      	ldr	r2, [pc, #148]	; (80010d8 <MX_GPIO_Init+0xd0>)
 8001044:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001048:	6313      	str	r3, [r2, #48]	; 0x30
 800104a:	4b23      	ldr	r3, [pc, #140]	; (80010d8 <MX_GPIO_Init+0xd0>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800104e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001056:	2300      	movs	r3, #0
 8001058:	60bb      	str	r3, [r7, #8]
 800105a:	4b1f      	ldr	r3, [pc, #124]	; (80010d8 <MX_GPIO_Init+0xd0>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105e:	4a1e      	ldr	r2, [pc, #120]	; (80010d8 <MX_GPIO_Init+0xd0>)
 8001060:	f043 0301 	orr.w	r3, r3, #1
 8001064:	6313      	str	r3, [r2, #48]	; 0x30
 8001066:	4b1c      	ldr	r3, [pc, #112]	; (80010d8 <MX_GPIO_Init+0xd0>)
 8001068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106a:	f003 0301 	and.w	r3, r3, #1
 800106e:	60bb      	str	r3, [r7, #8]
 8001070:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001072:	2300      	movs	r3, #0
 8001074:	607b      	str	r3, [r7, #4]
 8001076:	4b18      	ldr	r3, [pc, #96]	; (80010d8 <MX_GPIO_Init+0xd0>)
 8001078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800107a:	4a17      	ldr	r2, [pc, #92]	; (80010d8 <MX_GPIO_Init+0xd0>)
 800107c:	f043 0302 	orr.w	r3, r3, #2
 8001080:	6313      	str	r3, [r2, #48]	; 0x30
 8001082:	4b15      	ldr	r3, [pc, #84]	; (80010d8 <MX_GPIO_Init+0xd0>)
 8001084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001086:	f003 0302 	and.w	r3, r3, #2
 800108a:	607b      	str	r3, [r7, #4]
 800108c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800108e:	2200      	movs	r2, #0
 8001090:	2120      	movs	r1, #32
 8001092:	4812      	ldr	r0, [pc, #72]	; (80010dc <MX_GPIO_Init+0xd4>)
 8001094:	f001 f964 	bl	8002360 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001098:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800109c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800109e:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80010a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a4:	2300      	movs	r3, #0
 80010a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80010a8:	f107 0314 	add.w	r3, r7, #20
 80010ac:	4619      	mov	r1, r3
 80010ae:	480c      	ldr	r0, [pc, #48]	; (80010e0 <MX_GPIO_Init+0xd8>)
 80010b0:	f000 ffc2 	bl	8002038 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80010b4:	2320      	movs	r3, #32
 80010b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b8:	2301      	movs	r3, #1
 80010ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010bc:	2300      	movs	r3, #0
 80010be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010c0:	2300      	movs	r3, #0
 80010c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80010c4:	f107 0314 	add.w	r3, r7, #20
 80010c8:	4619      	mov	r1, r3
 80010ca:	4804      	ldr	r0, [pc, #16]	; (80010dc <MX_GPIO_Init+0xd4>)
 80010cc:	f000 ffb4 	bl	8002038 <HAL_GPIO_Init>

}
 80010d0:	bf00      	nop
 80010d2:	3728      	adds	r7, #40	; 0x28
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	40023800 	.word	0x40023800
 80010dc:	40020000 	.word	0x40020000
 80010e0:	40020800 	.word	0x40020800

080010e4 <main>:
  * @retval int
  */
volatile uint8_t indecator_Var, dummy;
#include"bootloader.h"
int main(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010e8:	f000 fab0 	bl	800164c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ec:	f000 f824 	bl	8001138 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010f0:	f7ff ff8a 	bl	8001008 <MX_GPIO_Init>
  MX_CRC_Init();
 80010f4:	f7ff ff52 	bl	8000f9c <MX_CRC_Init>
  MX_USART1_UART_Init();
 80010f8:	f000 f92c 	bl	8001354 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80010fc:	f000 f954 	bl	80013a8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001100:	f000 f97c 	bl	80013fc <MX_USART3_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8001104:	2201      	movs	r2, #1
 8001106:	2120      	movs	r1, #32
 8001108:	4808      	ldr	r0, [pc, #32]	; (800112c <main+0x48>)
 800110a:	f001 f929 	bl	8002360 <HAL_GPIO_WritePin>

  	while (1)
    {

    /* USER CODE END WHILE */
  		HAL_UART_Receive(&huart3, &indecator_Var, 1, HAL_MAX_DELAY);
 800110e:	f04f 33ff 	mov.w	r3, #4294967295
 8001112:	2201      	movs	r2, #1
 8001114:	4906      	ldr	r1, [pc, #24]	; (8001130 <main+0x4c>)
 8001116:	4807      	ldr	r0, [pc, #28]	; (8001134 <main+0x50>)
 8001118:	f002 f8f7 	bl	800330a <HAL_UART_Receive>
  				if (0x7F == indecator_Var)
 800111c:	4b04      	ldr	r3, [pc, #16]	; (8001130 <main+0x4c>)
 800111e:	781b      	ldrb	r3, [r3, #0]
 8001120:	b2db      	uxtb	r3, r3
 8001122:	2b7f      	cmp	r3, #127	; 0x7f
 8001124:	d1f3      	bne.n	800110e <main+0x2a>
  				    BL_UART_Fetch_Host_Command();
 8001126:	f7ff fa67 	bl	80005f8 <BL_UART_Fetch_Host_Command>
  		HAL_UART_Receive(&huart3, &indecator_Var, 1, HAL_MAX_DELAY);
 800112a:	e7f0      	b.n	800110e <main+0x2a>
 800112c:	40020000 	.word	0x40020000
 8001130:	20000158 	.word	0x20000158
 8001134:	200001f0 	.word	0x200001f0

08001138 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b094      	sub	sp, #80	; 0x50
 800113c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800113e:	f107 031c 	add.w	r3, r7, #28
 8001142:	2234      	movs	r2, #52	; 0x34
 8001144:	2100      	movs	r1, #0
 8001146:	4618      	mov	r0, r3
 8001148:	f002 fcc6 	bl	8003ad8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800114c:	f107 0308 	add.w	r3, r7, #8
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
 800115a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800115c:	2300      	movs	r3, #0
 800115e:	607b      	str	r3, [r7, #4]
 8001160:	4b2a      	ldr	r3, [pc, #168]	; (800120c <SystemClock_Config+0xd4>)
 8001162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001164:	4a29      	ldr	r2, [pc, #164]	; (800120c <SystemClock_Config+0xd4>)
 8001166:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800116a:	6413      	str	r3, [r2, #64]	; 0x40
 800116c:	4b27      	ldr	r3, [pc, #156]	; (800120c <SystemClock_Config+0xd4>)
 800116e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001170:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001174:	607b      	str	r3, [r7, #4]
 8001176:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001178:	2300      	movs	r3, #0
 800117a:	603b      	str	r3, [r7, #0]
 800117c:	4b24      	ldr	r3, [pc, #144]	; (8001210 <SystemClock_Config+0xd8>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001184:	4a22      	ldr	r2, [pc, #136]	; (8001210 <SystemClock_Config+0xd8>)
 8001186:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800118a:	6013      	str	r3, [r2, #0]
 800118c:	4b20      	ldr	r3, [pc, #128]	; (8001210 <SystemClock_Config+0xd8>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001194:	603b      	str	r3, [r7, #0]
 8001196:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001198:	2302      	movs	r3, #2
 800119a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800119c:	2301      	movs	r3, #1
 800119e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011a0:	2310      	movs	r3, #16
 80011a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011a4:	2302      	movs	r3, #2
 80011a6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011a8:	2300      	movs	r3, #0
 80011aa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80011ac:	2310      	movs	r3, #16
 80011ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011b0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80011b4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80011b6:	2304      	movs	r3, #4
 80011b8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80011ba:	2302      	movs	r3, #2
 80011bc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80011be:	2302      	movs	r3, #2
 80011c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011c2:	f107 031c 	add.w	r3, r7, #28
 80011c6:	4618      	mov	r0, r3
 80011c8:	f001 fd26 	bl	8002c18 <HAL_RCC_OscConfig>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80011d2:	f000 f81f 	bl	8001214 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011d6:	230f      	movs	r3, #15
 80011d8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011da:	2302      	movs	r3, #2
 80011dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011de:	2300      	movs	r3, #0
 80011e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011e8:	2300      	movs	r3, #0
 80011ea:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011ec:	f107 0308 	add.w	r3, r7, #8
 80011f0:	2102      	movs	r1, #2
 80011f2:	4618      	mov	r0, r3
 80011f4:	f001 f8ce 	bl	8002394 <HAL_RCC_ClockConfig>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80011fe:	f000 f809 	bl	8001214 <Error_Handler>
  }
}
 8001202:	bf00      	nop
 8001204:	3750      	adds	r7, #80	; 0x50
 8001206:	46bd      	mov	sp, r7
 8001208:	bd80      	pop	{r7, pc}
 800120a:	bf00      	nop
 800120c:	40023800 	.word	0x40023800
 8001210:	40007000 	.word	0x40007000

08001214 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001218:	b672      	cpsid	i
}
 800121a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800121c:	e7fe      	b.n	800121c <Error_Handler+0x8>
	...

08001220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	607b      	str	r3, [r7, #4]
 800122a:	4b10      	ldr	r3, [pc, #64]	; (800126c <HAL_MspInit+0x4c>)
 800122c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800122e:	4a0f      	ldr	r2, [pc, #60]	; (800126c <HAL_MspInit+0x4c>)
 8001230:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001234:	6453      	str	r3, [r2, #68]	; 0x44
 8001236:	4b0d      	ldr	r3, [pc, #52]	; (800126c <HAL_MspInit+0x4c>)
 8001238:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	603b      	str	r3, [r7, #0]
 8001246:	4b09      	ldr	r3, [pc, #36]	; (800126c <HAL_MspInit+0x4c>)
 8001248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800124a:	4a08      	ldr	r2, [pc, #32]	; (800126c <HAL_MspInit+0x4c>)
 800124c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001250:	6413      	str	r3, [r2, #64]	; 0x40
 8001252:	4b06      	ldr	r3, [pc, #24]	; (800126c <HAL_MspInit+0x4c>)
 8001254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800125a:	603b      	str	r3, [r7, #0]
 800125c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800125e:	2007      	movs	r0, #7
 8001260:	f000 fb18 	bl	8001894 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40023800 	.word	0x40023800

08001270 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001274:	e7fe      	b.n	8001274 <NMI_Handler+0x4>

08001276 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001276:	b480      	push	{r7}
 8001278:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800127a:	e7fe      	b.n	800127a <HardFault_Handler+0x4>

0800127c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001280:	e7fe      	b.n	8001280 <MemManage_Handler+0x4>

08001282 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001282:	b480      	push	{r7}
 8001284:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001286:	e7fe      	b.n	8001286 <BusFault_Handler+0x4>

08001288 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800128c:	e7fe      	b.n	800128c <UsageFault_Handler+0x4>

0800128e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800128e:	b480      	push	{r7}
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001292:	bf00      	nop
 8001294:	46bd      	mov	sp, r7
 8001296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129a:	4770      	bx	lr

0800129c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr

080012aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012aa:	b480      	push	{r7}
 80012ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ae:	bf00      	nop
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr

080012b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012bc:	f000 fa18 	bl	80016f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012cc:	4a14      	ldr	r2, [pc, #80]	; (8001320 <_sbrk+0x5c>)
 80012ce:	4b15      	ldr	r3, [pc, #84]	; (8001324 <_sbrk+0x60>)
 80012d0:	1ad3      	subs	r3, r2, r3
 80012d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012d8:	4b13      	ldr	r3, [pc, #76]	; (8001328 <_sbrk+0x64>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d102      	bne.n	80012e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012e0:	4b11      	ldr	r3, [pc, #68]	; (8001328 <_sbrk+0x64>)
 80012e2:	4a12      	ldr	r2, [pc, #72]	; (800132c <_sbrk+0x68>)
 80012e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012e6:	4b10      	ldr	r3, [pc, #64]	; (8001328 <_sbrk+0x64>)
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4413      	add	r3, r2
 80012ee:	693a      	ldr	r2, [r7, #16]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d207      	bcs.n	8001304 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012f4:	f002 fbf8 	bl	8003ae8 <__errno>
 80012f8:	4603      	mov	r3, r0
 80012fa:	220c      	movs	r2, #12
 80012fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001302:	e009      	b.n	8001318 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001304:	4b08      	ldr	r3, [pc, #32]	; (8001328 <_sbrk+0x64>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800130a:	4b07      	ldr	r3, [pc, #28]	; (8001328 <_sbrk+0x64>)
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4413      	add	r3, r2
 8001312:	4a05      	ldr	r2, [pc, #20]	; (8001328 <_sbrk+0x64>)
 8001314:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001316:	68fb      	ldr	r3, [r7, #12]
}
 8001318:	4618      	mov	r0, r3
 800131a:	3718      	adds	r7, #24
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20020000 	.word	0x20020000
 8001324:	00000400 	.word	0x00000400
 8001328:	2000015c 	.word	0x2000015c
 800132c:	200003a8 	.word	0x200003a8

08001330 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001334:	4b06      	ldr	r3, [pc, #24]	; (8001350 <SystemInit+0x20>)
 8001336:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800133a:	4a05      	ldr	r2, [pc, #20]	; (8001350 <SystemInit+0x20>)
 800133c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001340:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001344:	bf00      	nop
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	e000ed00 	.word	0xe000ed00

08001354 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001358:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 800135a:	4a12      	ldr	r2, [pc, #72]	; (80013a4 <MX_USART1_UART_Init+0x50>)
 800135c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800135e:	4b10      	ldr	r3, [pc, #64]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001360:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001364:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001366:	4b0e      	ldr	r3, [pc, #56]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001368:	2200      	movs	r2, #0
 800136a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800136c:	4b0c      	ldr	r3, [pc, #48]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 800136e:	2200      	movs	r2, #0
 8001370:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001372:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001374:	2200      	movs	r2, #0
 8001376:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001378:	4b09      	ldr	r3, [pc, #36]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 800137a:	220c      	movs	r2, #12
 800137c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800137e:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001380:	2200      	movs	r2, #0
 8001382:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001384:	4b06      	ldr	r3, [pc, #24]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 8001386:	2200      	movs	r2, #0
 8001388:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800138a:	4805      	ldr	r0, [pc, #20]	; (80013a0 <MX_USART1_UART_Init+0x4c>)
 800138c:	f001 fee2 	bl	8003154 <HAL_UART_Init>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001396:	f7ff ff3d 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800139a:	bf00      	nop
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	20000160 	.word	0x20000160
 80013a4:	40011000 	.word	0x40011000

080013a8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80013ac:	4b11      	ldr	r3, [pc, #68]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013ae:	4a12      	ldr	r2, [pc, #72]	; (80013f8 <MX_USART2_UART_Init+0x50>)
 80013b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80013b2:	4b10      	ldr	r3, [pc, #64]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013b4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80013b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80013ba:	4b0e      	ldr	r3, [pc, #56]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013bc:	2200      	movs	r2, #0
 80013be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013c0:	4b0c      	ldr	r3, [pc, #48]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013c6:	4b0b      	ldr	r3, [pc, #44]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013cc:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013ce:	220c      	movs	r2, #12
 80013d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013d2:	4b08      	ldr	r3, [pc, #32]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d8:	4b06      	ldr	r3, [pc, #24]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013da:	2200      	movs	r2, #0
 80013dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013de:	4805      	ldr	r0, [pc, #20]	; (80013f4 <MX_USART2_UART_Init+0x4c>)
 80013e0:	f001 feb8 	bl	8003154 <HAL_UART_Init>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013ea:	f7ff ff13 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013ee:	bf00      	nop
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	200001a8 	.word	0x200001a8
 80013f8:	40004400 	.word	0x40004400

080013fc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001400:	4b11      	ldr	r3, [pc, #68]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 8001402:	4a12      	ldr	r2, [pc, #72]	; (800144c <MX_USART3_UART_Init+0x50>)
 8001404:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001406:	4b10      	ldr	r3, [pc, #64]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 8001408:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800140c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800140e:	4b0e      	ldr	r3, [pc, #56]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 8001410:	2200      	movs	r2, #0
 8001412:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001414:	4b0c      	ldr	r3, [pc, #48]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 8001416:	2200      	movs	r2, #0
 8001418:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800141a:	4b0b      	ldr	r3, [pc, #44]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 800141c:	2200      	movs	r2, #0
 800141e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001420:	4b09      	ldr	r3, [pc, #36]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 8001422:	220c      	movs	r2, #12
 8001424:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001426:	4b08      	ldr	r3, [pc, #32]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800142c:	4b06      	ldr	r3, [pc, #24]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 800142e:	2200      	movs	r2, #0
 8001430:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001432:	4805      	ldr	r0, [pc, #20]	; (8001448 <MX_USART3_UART_Init+0x4c>)
 8001434:	f001 fe8e 	bl	8003154 <HAL_UART_Init>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d001      	beq.n	8001442 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800143e:	f7ff fee9 	bl	8001214 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001442:	bf00      	nop
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	200001f0 	.word	0x200001f0
 800144c:	40004800 	.word	0x40004800

08001450 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08e      	sub	sp, #56	; 0x38
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001458:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4a5b      	ldr	r2, [pc, #364]	; (80015dc <HAL_UART_MspInit+0x18c>)
 800146e:	4293      	cmp	r3, r2
 8001470:	d12d      	bne.n	80014ce <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001472:	2300      	movs	r3, #0
 8001474:	623b      	str	r3, [r7, #32]
 8001476:	4b5a      	ldr	r3, [pc, #360]	; (80015e0 <HAL_UART_MspInit+0x190>)
 8001478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800147a:	4a59      	ldr	r2, [pc, #356]	; (80015e0 <HAL_UART_MspInit+0x190>)
 800147c:	f043 0310 	orr.w	r3, r3, #16
 8001480:	6453      	str	r3, [r2, #68]	; 0x44
 8001482:	4b57      	ldr	r3, [pc, #348]	; (80015e0 <HAL_UART_MspInit+0x190>)
 8001484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001486:	f003 0310 	and.w	r3, r3, #16
 800148a:	623b      	str	r3, [r7, #32]
 800148c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800148e:	2300      	movs	r3, #0
 8001490:	61fb      	str	r3, [r7, #28]
 8001492:	4b53      	ldr	r3, [pc, #332]	; (80015e0 <HAL_UART_MspInit+0x190>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	4a52      	ldr	r2, [pc, #328]	; (80015e0 <HAL_UART_MspInit+0x190>)
 8001498:	f043 0301 	orr.w	r3, r3, #1
 800149c:	6313      	str	r3, [r2, #48]	; 0x30
 800149e:	4b50      	ldr	r3, [pc, #320]	; (80015e0 <HAL_UART_MspInit+0x190>)
 80014a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a2:	f003 0301 	and.w	r3, r3, #1
 80014a6:	61fb      	str	r3, [r7, #28]
 80014a8:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80014aa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80014ae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b0:	2302      	movs	r3, #2
 80014b2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014b8:	2303      	movs	r3, #3
 80014ba:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80014bc:	2307      	movs	r3, #7
 80014be:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014c4:	4619      	mov	r1, r3
 80014c6:	4847      	ldr	r0, [pc, #284]	; (80015e4 <HAL_UART_MspInit+0x194>)
 80014c8:	f000 fdb6 	bl	8002038 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80014cc:	e081      	b.n	80015d2 <HAL_UART_MspInit+0x182>
  else if(uartHandle->Instance==USART2)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4a45      	ldr	r2, [pc, #276]	; (80015e8 <HAL_UART_MspInit+0x198>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d12c      	bne.n	8001532 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART2_CLK_ENABLE();
 80014d8:	2300      	movs	r3, #0
 80014da:	61bb      	str	r3, [r7, #24]
 80014dc:	4b40      	ldr	r3, [pc, #256]	; (80015e0 <HAL_UART_MspInit+0x190>)
 80014de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e0:	4a3f      	ldr	r2, [pc, #252]	; (80015e0 <HAL_UART_MspInit+0x190>)
 80014e2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014e6:	6413      	str	r3, [r2, #64]	; 0x40
 80014e8:	4b3d      	ldr	r3, [pc, #244]	; (80015e0 <HAL_UART_MspInit+0x190>)
 80014ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014f0:	61bb      	str	r3, [r7, #24]
 80014f2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014f4:	2300      	movs	r3, #0
 80014f6:	617b      	str	r3, [r7, #20]
 80014f8:	4b39      	ldr	r3, [pc, #228]	; (80015e0 <HAL_UART_MspInit+0x190>)
 80014fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fc:	4a38      	ldr	r2, [pc, #224]	; (80015e0 <HAL_UART_MspInit+0x190>)
 80014fe:	f043 0301 	orr.w	r3, r3, #1
 8001502:	6313      	str	r3, [r2, #48]	; 0x30
 8001504:	4b36      	ldr	r3, [pc, #216]	; (80015e0 <HAL_UART_MspInit+0x190>)
 8001506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001508:	f003 0301 	and.w	r3, r3, #1
 800150c:	617b      	str	r3, [r7, #20]
 800150e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001510:	230c      	movs	r3, #12
 8001512:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001514:	2302      	movs	r3, #2
 8001516:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001518:	2300      	movs	r3, #0
 800151a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800151c:	2303      	movs	r3, #3
 800151e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001520:	2307      	movs	r3, #7
 8001522:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001524:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001528:	4619      	mov	r1, r3
 800152a:	482e      	ldr	r0, [pc, #184]	; (80015e4 <HAL_UART_MspInit+0x194>)
 800152c:	f000 fd84 	bl	8002038 <HAL_GPIO_Init>
}
 8001530:	e04f      	b.n	80015d2 <HAL_UART_MspInit+0x182>
  else if(uartHandle->Instance==USART3)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	4a2d      	ldr	r2, [pc, #180]	; (80015ec <HAL_UART_MspInit+0x19c>)
 8001538:	4293      	cmp	r3, r2
 800153a:	d14a      	bne.n	80015d2 <HAL_UART_MspInit+0x182>
    __HAL_RCC_USART3_CLK_ENABLE();
 800153c:	2300      	movs	r3, #0
 800153e:	613b      	str	r3, [r7, #16]
 8001540:	4b27      	ldr	r3, [pc, #156]	; (80015e0 <HAL_UART_MspInit+0x190>)
 8001542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001544:	4a26      	ldr	r2, [pc, #152]	; (80015e0 <HAL_UART_MspInit+0x190>)
 8001546:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800154a:	6413      	str	r3, [r2, #64]	; 0x40
 800154c:	4b24      	ldr	r3, [pc, #144]	; (80015e0 <HAL_UART_MspInit+0x190>)
 800154e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001550:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001554:	613b      	str	r3, [r7, #16]
 8001556:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001558:	2300      	movs	r3, #0
 800155a:	60fb      	str	r3, [r7, #12]
 800155c:	4b20      	ldr	r3, [pc, #128]	; (80015e0 <HAL_UART_MspInit+0x190>)
 800155e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001560:	4a1f      	ldr	r2, [pc, #124]	; (80015e0 <HAL_UART_MspInit+0x190>)
 8001562:	f043 0304 	orr.w	r3, r3, #4
 8001566:	6313      	str	r3, [r2, #48]	; 0x30
 8001568:	4b1d      	ldr	r3, [pc, #116]	; (80015e0 <HAL_UART_MspInit+0x190>)
 800156a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156c:	f003 0304 	and.w	r3, r3, #4
 8001570:	60fb      	str	r3, [r7, #12]
 8001572:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001574:	2300      	movs	r3, #0
 8001576:	60bb      	str	r3, [r7, #8]
 8001578:	4b19      	ldr	r3, [pc, #100]	; (80015e0 <HAL_UART_MspInit+0x190>)
 800157a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157c:	4a18      	ldr	r2, [pc, #96]	; (80015e0 <HAL_UART_MspInit+0x190>)
 800157e:	f043 0302 	orr.w	r3, r3, #2
 8001582:	6313      	str	r3, [r2, #48]	; 0x30
 8001584:	4b16      	ldr	r3, [pc, #88]	; (80015e0 <HAL_UART_MspInit+0x190>)
 8001586:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001588:	f003 0302 	and.w	r3, r3, #2
 800158c:	60bb      	str	r3, [r7, #8]
 800158e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001590:	2320      	movs	r3, #32
 8001592:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001594:	2302      	movs	r3, #2
 8001596:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800159c:	2303      	movs	r3, #3
 800159e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80015a0:	2307      	movs	r3, #7
 80015a2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015a8:	4619      	mov	r1, r3
 80015aa:	4811      	ldr	r0, [pc, #68]	; (80015f0 <HAL_UART_MspInit+0x1a0>)
 80015ac:	f000 fd44 	bl	8002038 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015b6:	2302      	movs	r3, #2
 80015b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015be:	2303      	movs	r3, #3
 80015c0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80015c2:	2307      	movs	r3, #7
 80015c4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ca:	4619      	mov	r1, r3
 80015cc:	4809      	ldr	r0, [pc, #36]	; (80015f4 <HAL_UART_MspInit+0x1a4>)
 80015ce:	f000 fd33 	bl	8002038 <HAL_GPIO_Init>
}
 80015d2:	bf00      	nop
 80015d4:	3738      	adds	r7, #56	; 0x38
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40011000 	.word	0x40011000
 80015e0:	40023800 	.word	0x40023800
 80015e4:	40020000 	.word	0x40020000
 80015e8:	40004400 	.word	0x40004400
 80015ec:	40004800 	.word	0x40004800
 80015f0:	40020800 	.word	0x40020800
 80015f4:	40020400 	.word	0x40020400

080015f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80015f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001630 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80015fc:	f7ff fe98 	bl	8001330 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001600:	480c      	ldr	r0, [pc, #48]	; (8001634 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001602:	490d      	ldr	r1, [pc, #52]	; (8001638 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001604:	4a0d      	ldr	r2, [pc, #52]	; (800163c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001606:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001608:	e002      	b.n	8001610 <LoopCopyDataInit>

0800160a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800160a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800160c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800160e:	3304      	adds	r3, #4

08001610 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001610:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001612:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001614:	d3f9      	bcc.n	800160a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001616:	4a0a      	ldr	r2, [pc, #40]	; (8001640 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001618:	4c0a      	ldr	r4, [pc, #40]	; (8001644 <LoopFillZerobss+0x22>)
  movs r3, #0
 800161a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800161c:	e001      	b.n	8001622 <LoopFillZerobss>

0800161e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800161e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001620:	3204      	adds	r2, #4

08001622 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001622:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001624:	d3fb      	bcc.n	800161e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001626:	f002 fa65 	bl	8003af4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800162a:	f7ff fd5b 	bl	80010e4 <main>
  bx  lr    
 800162e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001630:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001634:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001638:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 800163c:	080046cc 	.word	0x080046cc
  ldr r2, =_sbss
 8001640:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001644:	200003a4 	.word	0x200003a4

08001648 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001648:	e7fe      	b.n	8001648 <ADC_IRQHandler>
	...

0800164c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001650:	4b0e      	ldr	r3, [pc, #56]	; (800168c <HAL_Init+0x40>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a0d      	ldr	r2, [pc, #52]	; (800168c <HAL_Init+0x40>)
 8001656:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800165a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800165c:	4b0b      	ldr	r3, [pc, #44]	; (800168c <HAL_Init+0x40>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a0a      	ldr	r2, [pc, #40]	; (800168c <HAL_Init+0x40>)
 8001662:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001666:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001668:	4b08      	ldr	r3, [pc, #32]	; (800168c <HAL_Init+0x40>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a07      	ldr	r2, [pc, #28]	; (800168c <HAL_Init+0x40>)
 800166e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001672:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001674:	2003      	movs	r0, #3
 8001676:	f000 f90d 	bl	8001894 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800167a:	2000      	movs	r0, #0
 800167c:	f000 f808 	bl	8001690 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001680:	f7ff fdce 	bl	8001220 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001684:	2300      	movs	r3, #0
}
 8001686:	4618      	mov	r0, r3
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40023c00 	.word	0x40023c00

08001690 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001698:	4b12      	ldr	r3, [pc, #72]	; (80016e4 <HAL_InitTick+0x54>)
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	4b12      	ldr	r3, [pc, #72]	; (80016e8 <HAL_InitTick+0x58>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	4619      	mov	r1, r3
 80016a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80016aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ae:	4618      	mov	r0, r3
 80016b0:	f000 f917 	bl	80018e2 <HAL_SYSTICK_Config>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	e00e      	b.n	80016dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2b0f      	cmp	r3, #15
 80016c2:	d80a      	bhi.n	80016da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016c4:	2200      	movs	r2, #0
 80016c6:	6879      	ldr	r1, [r7, #4]
 80016c8:	f04f 30ff 	mov.w	r0, #4294967295
 80016cc:	f000 f8ed 	bl	80018aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016d0:	4a06      	ldr	r2, [pc, #24]	; (80016ec <HAL_InitTick+0x5c>)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016d6:	2300      	movs	r3, #0
 80016d8:	e000      	b.n	80016dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016da:	2301      	movs	r3, #1
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	20000010 	.word	0x20000010
 80016e8:	20000018 	.word	0x20000018
 80016ec:	20000014 	.word	0x20000014

080016f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80016f4:	4b06      	ldr	r3, [pc, #24]	; (8001710 <HAL_IncTick+0x20>)
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	461a      	mov	r2, r3
 80016fa:	4b06      	ldr	r3, [pc, #24]	; (8001714 <HAL_IncTick+0x24>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4413      	add	r3, r2
 8001700:	4a04      	ldr	r2, [pc, #16]	; (8001714 <HAL_IncTick+0x24>)
 8001702:	6013      	str	r3, [r2, #0]
}
 8001704:	bf00      	nop
 8001706:	46bd      	mov	sp, r7
 8001708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800170c:	4770      	bx	lr
 800170e:	bf00      	nop
 8001710:	20000018 	.word	0x20000018
 8001714:	20000238 	.word	0x20000238

08001718 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0
  return uwTick;
 800171c:	4b03      	ldr	r3, [pc, #12]	; (800172c <HAL_GetTick+0x14>)
 800171e:	681b      	ldr	r3, [r3, #0]
}
 8001720:	4618      	mov	r0, r3
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	20000238 	.word	0x20000238

08001730 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001730:	b480      	push	{r7}
 8001732:	b085      	sub	sp, #20
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	f003 0307 	and.w	r3, r3, #7
 800173e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001740:	4b0c      	ldr	r3, [pc, #48]	; (8001774 <__NVIC_SetPriorityGrouping+0x44>)
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001746:	68ba      	ldr	r2, [r7, #8]
 8001748:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800174c:	4013      	ands	r3, r2
 800174e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001754:	68bb      	ldr	r3, [r7, #8]
 8001756:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001758:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800175c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001760:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001762:	4a04      	ldr	r2, [pc, #16]	; (8001774 <__NVIC_SetPriorityGrouping+0x44>)
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	60d3      	str	r3, [r2, #12]
}
 8001768:	bf00      	nop
 800176a:	3714      	adds	r7, #20
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr
 8001774:	e000ed00 	.word	0xe000ed00

08001778 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800177c:	4b04      	ldr	r3, [pc, #16]	; (8001790 <__NVIC_GetPriorityGrouping+0x18>)
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	0a1b      	lsrs	r3, r3, #8
 8001782:	f003 0307 	and.w	r3, r3, #7
}
 8001786:	4618      	mov	r0, r3
 8001788:	46bd      	mov	sp, r7
 800178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178e:	4770      	bx	lr
 8001790:	e000ed00 	.word	0xe000ed00

08001794 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001794:	b480      	push	{r7}
 8001796:	b083      	sub	sp, #12
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	6039      	str	r1, [r7, #0]
 800179e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	db0a      	blt.n	80017be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	b2da      	uxtb	r2, r3
 80017ac:	490c      	ldr	r1, [pc, #48]	; (80017e0 <__NVIC_SetPriority+0x4c>)
 80017ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017b2:	0112      	lsls	r2, r2, #4
 80017b4:	b2d2      	uxtb	r2, r2
 80017b6:	440b      	add	r3, r1
 80017b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017bc:	e00a      	b.n	80017d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	b2da      	uxtb	r2, r3
 80017c2:	4908      	ldr	r1, [pc, #32]	; (80017e4 <__NVIC_SetPriority+0x50>)
 80017c4:	79fb      	ldrb	r3, [r7, #7]
 80017c6:	f003 030f 	and.w	r3, r3, #15
 80017ca:	3b04      	subs	r3, #4
 80017cc:	0112      	lsls	r2, r2, #4
 80017ce:	b2d2      	uxtb	r2, r2
 80017d0:	440b      	add	r3, r1
 80017d2:	761a      	strb	r2, [r3, #24]
}
 80017d4:	bf00      	nop
 80017d6:	370c      	adds	r7, #12
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	e000e100 	.word	0xe000e100
 80017e4:	e000ed00 	.word	0xe000ed00

080017e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b089      	sub	sp, #36	; 0x24
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	60f8      	str	r0, [r7, #12]
 80017f0:	60b9      	str	r1, [r7, #8]
 80017f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	f003 0307 	and.w	r3, r3, #7
 80017fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	f1c3 0307 	rsb	r3, r3, #7
 8001802:	2b04      	cmp	r3, #4
 8001804:	bf28      	it	cs
 8001806:	2304      	movcs	r3, #4
 8001808:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800180a:	69fb      	ldr	r3, [r7, #28]
 800180c:	3304      	adds	r3, #4
 800180e:	2b06      	cmp	r3, #6
 8001810:	d902      	bls.n	8001818 <NVIC_EncodePriority+0x30>
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	3b03      	subs	r3, #3
 8001816:	e000      	b.n	800181a <NVIC_EncodePriority+0x32>
 8001818:	2300      	movs	r3, #0
 800181a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800181c:	f04f 32ff 	mov.w	r2, #4294967295
 8001820:	69bb      	ldr	r3, [r7, #24]
 8001822:	fa02 f303 	lsl.w	r3, r2, r3
 8001826:	43da      	mvns	r2, r3
 8001828:	68bb      	ldr	r3, [r7, #8]
 800182a:	401a      	ands	r2, r3
 800182c:	697b      	ldr	r3, [r7, #20]
 800182e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001830:	f04f 31ff 	mov.w	r1, #4294967295
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	fa01 f303 	lsl.w	r3, r1, r3
 800183a:	43d9      	mvns	r1, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001840:	4313      	orrs	r3, r2
         );
}
 8001842:	4618      	mov	r0, r3
 8001844:	3724      	adds	r7, #36	; 0x24
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr
	...

08001850 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	3b01      	subs	r3, #1
 800185c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001860:	d301      	bcc.n	8001866 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001862:	2301      	movs	r3, #1
 8001864:	e00f      	b.n	8001886 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001866:	4a0a      	ldr	r2, [pc, #40]	; (8001890 <SysTick_Config+0x40>)
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	3b01      	subs	r3, #1
 800186c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800186e:	210f      	movs	r1, #15
 8001870:	f04f 30ff 	mov.w	r0, #4294967295
 8001874:	f7ff ff8e 	bl	8001794 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001878:	4b05      	ldr	r3, [pc, #20]	; (8001890 <SysTick_Config+0x40>)
 800187a:	2200      	movs	r2, #0
 800187c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800187e:	4b04      	ldr	r3, [pc, #16]	; (8001890 <SysTick_Config+0x40>)
 8001880:	2207      	movs	r2, #7
 8001882:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001884:	2300      	movs	r3, #0
}
 8001886:	4618      	mov	r0, r3
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	e000e010 	.word	0xe000e010

08001894 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b082      	sub	sp, #8
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f7ff ff47 	bl	8001730 <__NVIC_SetPriorityGrouping>
}
 80018a2:	bf00      	nop
 80018a4:	3708      	adds	r7, #8
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b086      	sub	sp, #24
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	4603      	mov	r3, r0
 80018b2:	60b9      	str	r1, [r7, #8]
 80018b4:	607a      	str	r2, [r7, #4]
 80018b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018b8:	2300      	movs	r3, #0
 80018ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018bc:	f7ff ff5c 	bl	8001778 <__NVIC_GetPriorityGrouping>
 80018c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018c2:	687a      	ldr	r2, [r7, #4]
 80018c4:	68b9      	ldr	r1, [r7, #8]
 80018c6:	6978      	ldr	r0, [r7, #20]
 80018c8:	f7ff ff8e 	bl	80017e8 <NVIC_EncodePriority>
 80018cc:	4602      	mov	r2, r0
 80018ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018d2:	4611      	mov	r1, r2
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7ff ff5d 	bl	8001794 <__NVIC_SetPriority>
}
 80018da:	bf00      	nop
 80018dc:	3718      	adds	r7, #24
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80018e2:	b580      	push	{r7, lr}
 80018e4:	b082      	sub	sp, #8
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80018ea:	6878      	ldr	r0, [r7, #4]
 80018ec:	f7ff ffb0 	bl	8001850 <SysTick_Config>
 80018f0:	4603      	mov	r3, r0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b082      	sub	sp, #8
 80018fe:	af00      	add	r7, sp, #0
 8001900:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d101      	bne.n	800190c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001908:	2301      	movs	r3, #1
 800190a:	e00e      	b.n	800192a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	795b      	ldrb	r3, [r3, #5]
 8001910:	b2db      	uxtb	r3, r3
 8001912:	2b00      	cmp	r3, #0
 8001914:	d105      	bne.n	8001922 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800191c:	6878      	ldr	r0, [r7, #4]
 800191e:	f7ff fb51 	bl	8000fc4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2201      	movs	r2, #1
 8001926:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <HAL_CRC_Accumulate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Accumulate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8001932:	b480      	push	{r7}
 8001934:	b087      	sub	sp, #28
 8001936:	af00      	add	r7, sp, #0
 8001938:	60f8      	str	r0, [r7, #12]
 800193a:	60b9      	str	r1, [r7, #8]
 800193c:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800193e:	2300      	movs	r3, #0
 8001940:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	2202      	movs	r2, #2
 8001946:	715a      	strb	r2, [r3, #5]

  /* Enter Data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
 800194c:	e00a      	b.n	8001964 <HAL_CRC_Accumulate+0x32>
  {
    hcrc->Instance->DR = pBuffer[index];
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	68ba      	ldr	r2, [r7, #8]
 8001954:	441a      	add	r2, r3
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	6812      	ldr	r2, [r2, #0]
 800195c:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	3301      	adds	r3, #1
 8001962:	617b      	str	r3, [r7, #20]
 8001964:	697a      	ldr	r2, [r7, #20]
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	429a      	cmp	r2, r3
 800196a:	d3f0      	bcc.n	800194e <HAL_CRC_Accumulate+0x1c>
  }
  temp = hcrc->Instance->DR;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001974:	68fb      	ldr	r3, [r7, #12]
 8001976:	2201      	movs	r2, #1
 8001978:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 800197a:	693b      	ldr	r3, [r7, #16]
}
 800197c:	4618      	mov	r0, r3
 800197e:	371c      	adds	r7, #28
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr

08001988 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b086      	sub	sp, #24
 800198c:	af00      	add	r7, sp, #0
 800198e:	60f8      	str	r0, [r7, #12]
 8001990:	60b9      	str	r1, [r7, #8]
 8001992:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001996:	2301      	movs	r3, #1
 8001998:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800199a:	4b23      	ldr	r3, [pc, #140]	; (8001a28 <HAL_FLASH_Program+0xa0>)
 800199c:	7e1b      	ldrb	r3, [r3, #24]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d101      	bne.n	80019a6 <HAL_FLASH_Program+0x1e>
 80019a2:	2302      	movs	r3, #2
 80019a4:	e03b      	b.n	8001a1e <HAL_FLASH_Program+0x96>
 80019a6:	4b20      	ldr	r3, [pc, #128]	; (8001a28 <HAL_FLASH_Program+0xa0>)
 80019a8:	2201      	movs	r2, #1
 80019aa:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80019ac:	f24c 3050 	movw	r0, #50000	; 0xc350
 80019b0:	f000 f870 	bl	8001a94 <FLASH_WaitForLastOperation>
 80019b4:	4603      	mov	r3, r0
 80019b6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 80019b8:	7dfb      	ldrb	r3, [r7, #23]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d12b      	bne.n	8001a16 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d105      	bne.n	80019d0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80019c4:	783b      	ldrb	r3, [r7, #0]
 80019c6:	4619      	mov	r1, r3
 80019c8:	68b8      	ldr	r0, [r7, #8]
 80019ca:	f000 f91b 	bl	8001c04 <FLASH_Program_Byte>
 80019ce:	e016      	b.n	80019fe <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d105      	bne.n	80019e2 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 80019d6:	883b      	ldrh	r3, [r7, #0]
 80019d8:	4619      	mov	r1, r3
 80019da:	68b8      	ldr	r0, [r7, #8]
 80019dc:	f000 f8ee 	bl	8001bbc <FLASH_Program_HalfWord>
 80019e0:	e00d      	b.n	80019fe <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d105      	bne.n	80019f4 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	4619      	mov	r1, r3
 80019ec:	68b8      	ldr	r0, [r7, #8]
 80019ee:	f000 f8c3 	bl	8001b78 <FLASH_Program_Word>
 80019f2:	e004      	b.n	80019fe <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 80019f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80019f8:	68b8      	ldr	r0, [r7, #8]
 80019fa:	f000 f88b 	bl	8001b14 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80019fe:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001a02:	f000 f847 	bl	8001a94 <FLASH_WaitForLastOperation>
 8001a06:	4603      	mov	r3, r0
 8001a08:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8001a0a:	4b08      	ldr	r3, [pc, #32]	; (8001a2c <HAL_FLASH_Program+0xa4>)
 8001a0c:	691b      	ldr	r3, [r3, #16]
 8001a0e:	4a07      	ldr	r2, [pc, #28]	; (8001a2c <HAL_FLASH_Program+0xa4>)
 8001a10:	f023 0301 	bic.w	r3, r3, #1
 8001a14:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001a16:	4b04      	ldr	r3, [pc, #16]	; (8001a28 <HAL_FLASH_Program+0xa0>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	761a      	strb	r2, [r3, #24]
  
  return status;
 8001a1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3718      	adds	r7, #24
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	2000023c 	.word	0x2000023c
 8001a2c:	40023c00 	.word	0x40023c00

08001a30 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001a36:	2300      	movs	r3, #0
 8001a38:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001a3a:	4b0b      	ldr	r3, [pc, #44]	; (8001a68 <HAL_FLASH_Unlock+0x38>)
 8001a3c:	691b      	ldr	r3, [r3, #16]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	da0b      	bge.n	8001a5a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001a42:	4b09      	ldr	r3, [pc, #36]	; (8001a68 <HAL_FLASH_Unlock+0x38>)
 8001a44:	4a09      	ldr	r2, [pc, #36]	; (8001a6c <HAL_FLASH_Unlock+0x3c>)
 8001a46:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001a48:	4b07      	ldr	r3, [pc, #28]	; (8001a68 <HAL_FLASH_Unlock+0x38>)
 8001a4a:	4a09      	ldr	r2, [pc, #36]	; (8001a70 <HAL_FLASH_Unlock+0x40>)
 8001a4c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001a4e:	4b06      	ldr	r3, [pc, #24]	; (8001a68 <HAL_FLASH_Unlock+0x38>)
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	da01      	bge.n	8001a5a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8001a5a:	79fb      	ldrb	r3, [r7, #7]
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	370c      	adds	r7, #12
 8001a60:	46bd      	mov	sp, r7
 8001a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a66:	4770      	bx	lr
 8001a68:	40023c00 	.word	0x40023c00
 8001a6c:	45670123 	.word	0x45670123
 8001a70:	cdef89ab 	.word	0xcdef89ab

08001a74 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001a74:	b480      	push	{r7}
 8001a76:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8001a78:	4b05      	ldr	r3, [pc, #20]	; (8001a90 <HAL_FLASH_Lock+0x1c>)
 8001a7a:	691b      	ldr	r3, [r3, #16]
 8001a7c:	4a04      	ldr	r2, [pc, #16]	; (8001a90 <HAL_FLASH_Lock+0x1c>)
 8001a7e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001a82:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr
 8001a90:	40023c00 	.word	0x40023c00

08001a94 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001aa0:	4b1a      	ldr	r3, [pc, #104]	; (8001b0c <FLASH_WaitForLastOperation+0x78>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8001aa6:	f7ff fe37 	bl	8001718 <HAL_GetTick>
 8001aaa:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001aac:	e010      	b.n	8001ad0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ab4:	d00c      	beq.n	8001ad0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d007      	beq.n	8001acc <FLASH_WaitForLastOperation+0x38>
 8001abc:	f7ff fe2c 	bl	8001718 <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	687a      	ldr	r2, [r7, #4]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d201      	bcs.n	8001ad0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8001acc:	2303      	movs	r3, #3
 8001ace:	e019      	b.n	8001b04 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8001ad0:	4b0f      	ldr	r3, [pc, #60]	; (8001b10 <FLASH_WaitForLastOperation+0x7c>)
 8001ad2:	68db      	ldr	r3, [r3, #12]
 8001ad4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d1e8      	bne.n	8001aae <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8001adc:	4b0c      	ldr	r3, [pc, #48]	; (8001b10 <FLASH_WaitForLastOperation+0x7c>)
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	f003 0301 	and.w	r3, r3, #1
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d002      	beq.n	8001aee <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001ae8:	4b09      	ldr	r3, [pc, #36]	; (8001b10 <FLASH_WaitForLastOperation+0x7c>)
 8001aea:	2201      	movs	r2, #1
 8001aec:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8001aee:	4b08      	ldr	r3, [pc, #32]	; (8001b10 <FLASH_WaitForLastOperation+0x7c>)
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d003      	beq.n	8001b02 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001afa:	f000 f8a5 	bl	8001c48 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e000      	b.n	8001b04 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8001b02:	2300      	movs	r3, #0
  
}  
 8001b04:	4618      	mov	r0, r3
 8001b06:	3710      	adds	r7, #16
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	2000023c 	.word	0x2000023c
 8001b10:	40023c00 	.word	0x40023c00

08001b14 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b085      	sub	sp, #20
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	60f8      	str	r0, [r7, #12]
 8001b1c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001b20:	4b14      	ldr	r3, [pc, #80]	; (8001b74 <FLASH_Program_DoubleWord+0x60>)
 8001b22:	691b      	ldr	r3, [r3, #16]
 8001b24:	4a13      	ldr	r2, [pc, #76]	; (8001b74 <FLASH_Program_DoubleWord+0x60>)
 8001b26:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b2a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8001b2c:	4b11      	ldr	r3, [pc, #68]	; (8001b74 <FLASH_Program_DoubleWord+0x60>)
 8001b2e:	691b      	ldr	r3, [r3, #16]
 8001b30:	4a10      	ldr	r2, [pc, #64]	; (8001b74 <FLASH_Program_DoubleWord+0x60>)
 8001b32:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8001b36:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001b38:	4b0e      	ldr	r3, [pc, #56]	; (8001b74 <FLASH_Program_DoubleWord+0x60>)
 8001b3a:	691b      	ldr	r3, [r3, #16]
 8001b3c:	4a0d      	ldr	r2, [pc, #52]	; (8001b74 <FLASH_Program_DoubleWord+0x60>)
 8001b3e:	f043 0301 	orr.w	r3, r3, #1
 8001b42:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	683a      	ldr	r2, [r7, #0]
 8001b48:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8001b4a:	f3bf 8f6f 	isb	sy
}
 8001b4e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8001b50:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b54:	f04f 0200 	mov.w	r2, #0
 8001b58:	f04f 0300 	mov.w	r3, #0
 8001b5c:	000a      	movs	r2, r1
 8001b5e:	2300      	movs	r3, #0
 8001b60:	68f9      	ldr	r1, [r7, #12]
 8001b62:	3104      	adds	r1, #4
 8001b64:	4613      	mov	r3, r2
 8001b66:	600b      	str	r3, [r1, #0]
}
 8001b68:	bf00      	nop
 8001b6a:	3714      	adds	r7, #20
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b72:	4770      	bx	lr
 8001b74:	40023c00 	.word	0x40023c00

08001b78 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001b82:	4b0d      	ldr	r3, [pc, #52]	; (8001bb8 <FLASH_Program_Word+0x40>)
 8001b84:	691b      	ldr	r3, [r3, #16]
 8001b86:	4a0c      	ldr	r2, [pc, #48]	; (8001bb8 <FLASH_Program_Word+0x40>)
 8001b88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001b8c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8001b8e:	4b0a      	ldr	r3, [pc, #40]	; (8001bb8 <FLASH_Program_Word+0x40>)
 8001b90:	691b      	ldr	r3, [r3, #16]
 8001b92:	4a09      	ldr	r2, [pc, #36]	; (8001bb8 <FLASH_Program_Word+0x40>)
 8001b94:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b98:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001b9a:	4b07      	ldr	r3, [pc, #28]	; (8001bb8 <FLASH_Program_Word+0x40>)
 8001b9c:	691b      	ldr	r3, [r3, #16]
 8001b9e:	4a06      	ldr	r2, [pc, #24]	; (8001bb8 <FLASH_Program_Word+0x40>)
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	683a      	ldr	r2, [r7, #0]
 8001baa:	601a      	str	r2, [r3, #0]
}
 8001bac:	bf00      	nop
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb6:	4770      	bx	lr
 8001bb8:	40023c00 	.word	0x40023c00

08001bbc <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
 8001bc4:	460b      	mov	r3, r1
 8001bc6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001bc8:	4b0d      	ldr	r3, [pc, #52]	; (8001c00 <FLASH_Program_HalfWord+0x44>)
 8001bca:	691b      	ldr	r3, [r3, #16]
 8001bcc:	4a0c      	ldr	r2, [pc, #48]	; (8001c00 <FLASH_Program_HalfWord+0x44>)
 8001bce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001bd2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8001bd4:	4b0a      	ldr	r3, [pc, #40]	; (8001c00 <FLASH_Program_HalfWord+0x44>)
 8001bd6:	691b      	ldr	r3, [r3, #16]
 8001bd8:	4a09      	ldr	r2, [pc, #36]	; (8001c00 <FLASH_Program_HalfWord+0x44>)
 8001bda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bde:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001be0:	4b07      	ldr	r3, [pc, #28]	; (8001c00 <FLASH_Program_HalfWord+0x44>)
 8001be2:	691b      	ldr	r3, [r3, #16]
 8001be4:	4a06      	ldr	r2, [pc, #24]	; (8001c00 <FLASH_Program_HalfWord+0x44>)
 8001be6:	f043 0301 	orr.w	r3, r3, #1
 8001bea:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	887a      	ldrh	r2, [r7, #2]
 8001bf0:	801a      	strh	r2, [r3, #0]
}
 8001bf2:	bf00      	nop
 8001bf4:	370c      	adds	r7, #12
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	40023c00 	.word	0x40023c00

08001c04 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001c10:	4b0c      	ldr	r3, [pc, #48]	; (8001c44 <FLASH_Program_Byte+0x40>)
 8001c12:	691b      	ldr	r3, [r3, #16]
 8001c14:	4a0b      	ldr	r2, [pc, #44]	; (8001c44 <FLASH_Program_Byte+0x40>)
 8001c16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001c1a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8001c1c:	4b09      	ldr	r3, [pc, #36]	; (8001c44 <FLASH_Program_Byte+0x40>)
 8001c1e:	4a09      	ldr	r2, [pc, #36]	; (8001c44 <FLASH_Program_Byte+0x40>)
 8001c20:	691b      	ldr	r3, [r3, #16]
 8001c22:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8001c24:	4b07      	ldr	r3, [pc, #28]	; (8001c44 <FLASH_Program_Byte+0x40>)
 8001c26:	691b      	ldr	r3, [r3, #16]
 8001c28:	4a06      	ldr	r2, [pc, #24]	; (8001c44 <FLASH_Program_Byte+0x40>)
 8001c2a:	f043 0301 	orr.w	r3, r3, #1
 8001c2e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	78fa      	ldrb	r2, [r7, #3]
 8001c34:	701a      	strb	r2, [r3, #0]
}
 8001c36:	bf00      	nop
 8001c38:	370c      	adds	r7, #12
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	40023c00 	.word	0x40023c00

08001c48 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8001c4c:	4b2f      	ldr	r3, [pc, #188]	; (8001d0c <FLASH_SetErrorCode+0xc4>)
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	f003 0310 	and.w	r3, r3, #16
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d008      	beq.n	8001c6a <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001c58:	4b2d      	ldr	r3, [pc, #180]	; (8001d10 <FLASH_SetErrorCode+0xc8>)
 8001c5a:	69db      	ldr	r3, [r3, #28]
 8001c5c:	f043 0310 	orr.w	r3, r3, #16
 8001c60:	4a2b      	ldr	r2, [pc, #172]	; (8001d10 <FLASH_SetErrorCode+0xc8>)
 8001c62:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8001c64:	4b29      	ldr	r3, [pc, #164]	; (8001d0c <FLASH_SetErrorCode+0xc4>)
 8001c66:	2210      	movs	r2, #16
 8001c68:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8001c6a:	4b28      	ldr	r3, [pc, #160]	; (8001d0c <FLASH_SetErrorCode+0xc4>)
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	f003 0320 	and.w	r3, r3, #32
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d008      	beq.n	8001c88 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8001c76:	4b26      	ldr	r3, [pc, #152]	; (8001d10 <FLASH_SetErrorCode+0xc8>)
 8001c78:	69db      	ldr	r3, [r3, #28]
 8001c7a:	f043 0308 	orr.w	r3, r3, #8
 8001c7e:	4a24      	ldr	r2, [pc, #144]	; (8001d10 <FLASH_SetErrorCode+0xc8>)
 8001c80:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8001c82:	4b22      	ldr	r3, [pc, #136]	; (8001d0c <FLASH_SetErrorCode+0xc4>)
 8001c84:	2220      	movs	r2, #32
 8001c86:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8001c88:	4b20      	ldr	r3, [pc, #128]	; (8001d0c <FLASH_SetErrorCode+0xc4>)
 8001c8a:	68db      	ldr	r3, [r3, #12]
 8001c8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d008      	beq.n	8001ca6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8001c94:	4b1e      	ldr	r3, [pc, #120]	; (8001d10 <FLASH_SetErrorCode+0xc8>)
 8001c96:	69db      	ldr	r3, [r3, #28]
 8001c98:	f043 0304 	orr.w	r3, r3, #4
 8001c9c:	4a1c      	ldr	r2, [pc, #112]	; (8001d10 <FLASH_SetErrorCode+0xc8>)
 8001c9e:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8001ca0:	4b1a      	ldr	r3, [pc, #104]	; (8001d0c <FLASH_SetErrorCode+0xc4>)
 8001ca2:	2240      	movs	r2, #64	; 0x40
 8001ca4:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8001ca6:	4b19      	ldr	r3, [pc, #100]	; (8001d0c <FLASH_SetErrorCode+0xc4>)
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d008      	beq.n	8001cc4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8001cb2:	4b17      	ldr	r3, [pc, #92]	; (8001d10 <FLASH_SetErrorCode+0xc8>)
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	f043 0302 	orr.w	r3, r3, #2
 8001cba:	4a15      	ldr	r2, [pc, #84]	; (8001d10 <FLASH_SetErrorCode+0xc8>)
 8001cbc:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8001cbe:	4b13      	ldr	r3, [pc, #76]	; (8001d0c <FLASH_SetErrorCode+0xc4>)
 8001cc0:	2280      	movs	r2, #128	; 0x80
 8001cc2:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8001cc4:	4b11      	ldr	r3, [pc, #68]	; (8001d0c <FLASH_SetErrorCode+0xc4>)
 8001cc6:	68db      	ldr	r3, [r3, #12]
 8001cc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d009      	beq.n	8001ce4 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8001cd0:	4b0f      	ldr	r3, [pc, #60]	; (8001d10 <FLASH_SetErrorCode+0xc8>)
 8001cd2:	69db      	ldr	r3, [r3, #28]
 8001cd4:	f043 0301 	orr.w	r3, r3, #1
 8001cd8:	4a0d      	ldr	r2, [pc, #52]	; (8001d10 <FLASH_SetErrorCode+0xc8>)
 8001cda:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8001cdc:	4b0b      	ldr	r3, [pc, #44]	; (8001d0c <FLASH_SetErrorCode+0xc4>)
 8001cde:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ce2:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8001ce4:	4b09      	ldr	r3, [pc, #36]	; (8001d0c <FLASH_SetErrorCode+0xc4>)
 8001ce6:	68db      	ldr	r3, [r3, #12]
 8001ce8:	f003 0302 	and.w	r3, r3, #2
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d008      	beq.n	8001d02 <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8001cf0:	4b07      	ldr	r3, [pc, #28]	; (8001d10 <FLASH_SetErrorCode+0xc8>)
 8001cf2:	69db      	ldr	r3, [r3, #28]
 8001cf4:	f043 0320 	orr.w	r3, r3, #32
 8001cf8:	4a05      	ldr	r2, [pc, #20]	; (8001d10 <FLASH_SetErrorCode+0xc8>)
 8001cfa:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8001cfc:	4b03      	ldr	r3, [pc, #12]	; (8001d0c <FLASH_SetErrorCode+0xc4>)
 8001cfe:	2202      	movs	r2, #2
 8001d00:	60da      	str	r2, [r3, #12]
  }
}
 8001d02:	bf00      	nop
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	40023c00 	.word	0x40023c00
 8001d10:	2000023c 	.word	0x2000023c

08001d14 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
 8001d1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8001d22:	2300      	movs	r3, #0
 8001d24:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001d26:	4b31      	ldr	r3, [pc, #196]	; (8001dec <HAL_FLASHEx_Erase+0xd8>)
 8001d28:	7e1b      	ldrb	r3, [r3, #24]
 8001d2a:	2b01      	cmp	r3, #1
 8001d2c:	d101      	bne.n	8001d32 <HAL_FLASHEx_Erase+0x1e>
 8001d2e:	2302      	movs	r3, #2
 8001d30:	e058      	b.n	8001de4 <HAL_FLASHEx_Erase+0xd0>
 8001d32:	4b2e      	ldr	r3, [pc, #184]	; (8001dec <HAL_FLASHEx_Erase+0xd8>)
 8001d34:	2201      	movs	r2, #1
 8001d36:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d38:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d3c:	f7ff feaa 	bl	8001a94 <FLASH_WaitForLastOperation>
 8001d40:	4603      	mov	r3, r0
 8001d42:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8001d44:	7bfb      	ldrb	r3, [r7, #15]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d148      	bne.n	8001ddc <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	f04f 32ff 	mov.w	r2, #4294967295
 8001d50:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d115      	bne.n	8001d86 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	691b      	ldr	r3, [r3, #16]
 8001d5e:	b2da      	uxtb	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	4619      	mov	r1, r3
 8001d66:	4610      	mov	r0, r2
 8001d68:	f000 f868 	bl	8001e3c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d6c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001d70:	f7ff fe90 	bl	8001a94 <FLASH_WaitForLastOperation>
 8001d74:	4603      	mov	r3, r0
 8001d76:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8001d78:	4b1d      	ldr	r3, [pc, #116]	; (8001df0 <HAL_FLASHEx_Erase+0xdc>)
 8001d7a:	691b      	ldr	r3, [r3, #16]
 8001d7c:	4a1c      	ldr	r2, [pc, #112]	; (8001df0 <HAL_FLASHEx_Erase+0xdc>)
 8001d7e:	f023 0304 	bic.w	r3, r3, #4
 8001d82:	6113      	str	r3, [r2, #16]
 8001d84:	e028      	b.n	8001dd8 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	689b      	ldr	r3, [r3, #8]
 8001d8a:	60bb      	str	r3, [r7, #8]
 8001d8c:	e01c      	b.n	8001dc8 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	691b      	ldr	r3, [r3, #16]
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	4619      	mov	r1, r3
 8001d96:	68b8      	ldr	r0, [r7, #8]
 8001d98:	f000 f874 	bl	8001e84 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001d9c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001da0:	f7ff fe78 	bl	8001a94 <FLASH_WaitForLastOperation>
 8001da4:	4603      	mov	r3, r0
 8001da6:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8001da8:	4b11      	ldr	r3, [pc, #68]	; (8001df0 <HAL_FLASHEx_Erase+0xdc>)
 8001daa:	691b      	ldr	r3, [r3, #16]
 8001dac:	4a10      	ldr	r2, [pc, #64]	; (8001df0 <HAL_FLASHEx_Erase+0xdc>)
 8001dae:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8001db2:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8001db4:	7bfb      	ldrb	r3, [r7, #15]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d003      	beq.n	8001dc2 <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	68ba      	ldr	r2, [r7, #8]
 8001dbe:	601a      	str	r2, [r3, #0]
          break;
 8001dc0:	e00a      	b.n	8001dd8 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8001dc2:	68bb      	ldr	r3, [r7, #8]
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	60bb      	str	r3, [r7, #8]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	68da      	ldr	r2, [r3, #12]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	689b      	ldr	r3, [r3, #8]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	68ba      	ldr	r2, [r7, #8]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d3da      	bcc.n	8001d8e <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8001dd8:	f000 f8e8 	bl	8001fac <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001ddc:	4b03      	ldr	r3, [pc, #12]	; (8001dec <HAL_FLASHEx_Erase+0xd8>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	761a      	strb	r2, [r3, #24]

  return status;
 8001de2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001de4:	4618      	mov	r0, r3
 8001de6:	3710      	adds	r7, #16
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	2000023c 	.word	0x2000023c
 8001df0:	40023c00 	.word	0x40023c00

08001df4 <HAL_FLASHEx_OBGetConfig>:
  *         contains the configuration information for the programming.
  *
  * @retval None
  */
void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	220f      	movs	r2, #15
 8001e00:	601a      	str	r2, [r3, #0]

  /*Get WRP*/
  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
 8001e02:	f000 f897 	bl	8001f34 <FLASH_OB_GetWRP>
 8001e06:	4603      	mov	r3, r0
 8001e08:	461a      	mov	r2, r3
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	609a      	str	r2, [r3, #8]

  /*Get RDP Level*/
  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
 8001e0e:	f000 f89d 	bl	8001f4c <FLASH_OB_GetRDP>
 8001e12:	4603      	mov	r3, r0
 8001e14:	461a      	mov	r2, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	611a      	str	r2, [r3, #16]

  /*Get USER*/
  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
 8001e1a:	f000 f87b 	bl	8001f14 <FLASH_OB_GetUser>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	461a      	mov	r2, r3
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	761a      	strb	r2, [r3, #24]

  /*Get BOR Level*/
  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
 8001e26:	f000 f8b1 	bl	8001f8c <FLASH_OB_GetBOR>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	615a      	str	r2, [r3, #20]
}
 8001e32:	bf00      	nop
 8001e34:	3708      	adds	r7, #8
 8001e36:	46bd      	mov	sp, r7
 8001e38:	bd80      	pop	{r7, pc}
	...

08001e3c <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b083      	sub	sp, #12
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	4603      	mov	r3, r0
 8001e44:	6039      	str	r1, [r7, #0]
 8001e46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001e48:	4b0d      	ldr	r3, [pc, #52]	; (8001e80 <FLASH_MassErase+0x44>)
 8001e4a:	691b      	ldr	r3, [r3, #16]
 8001e4c:	4a0c      	ldr	r2, [pc, #48]	; (8001e80 <FLASH_MassErase+0x44>)
 8001e4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e52:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8001e54:	4b0a      	ldr	r3, [pc, #40]	; (8001e80 <FLASH_MassErase+0x44>)
 8001e56:	691b      	ldr	r3, [r3, #16]
 8001e58:	4a09      	ldr	r2, [pc, #36]	; (8001e80 <FLASH_MassErase+0x44>)
 8001e5a:	f043 0304 	orr.w	r3, r3, #4
 8001e5e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8001e60:	4b07      	ldr	r3, [pc, #28]	; (8001e80 <FLASH_MassErase+0x44>)
 8001e62:	691a      	ldr	r2, [r3, #16]
 8001e64:	79fb      	ldrb	r3, [r7, #7]
 8001e66:	021b      	lsls	r3, r3, #8
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	4a05      	ldr	r2, [pc, #20]	; (8001e80 <FLASH_MassErase+0x44>)
 8001e6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e70:	6113      	str	r3, [r2, #16]
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	40023c00 	.word	0x40023c00

08001e84 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b085      	sub	sp, #20
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8001e90:	2300      	movs	r3, #0
 8001e92:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8001e94:	78fb      	ldrb	r3, [r7, #3]
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d102      	bne.n	8001ea0 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	e010      	b.n	8001ec2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8001ea0:	78fb      	ldrb	r3, [r7, #3]
 8001ea2:	2b01      	cmp	r3, #1
 8001ea4:	d103      	bne.n	8001eae <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8001ea6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	e009      	b.n	8001ec2 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8001eae:	78fb      	ldrb	r3, [r7, #3]
 8001eb0:	2b02      	cmp	r3, #2
 8001eb2:	d103      	bne.n	8001ebc <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8001eb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001eb8:	60fb      	str	r3, [r7, #12]
 8001eba:	e002      	b.n	8001ec2 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8001ebc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ec0:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8001ec2:	4b13      	ldr	r3, [pc, #76]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001ec4:	691b      	ldr	r3, [r3, #16]
 8001ec6:	4a12      	ldr	r2, [pc, #72]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001ec8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ecc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8001ece:	4b10      	ldr	r3, [pc, #64]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001ed0:	691a      	ldr	r2, [r3, #16]
 8001ed2:	490f      	ldr	r1, [pc, #60]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	4313      	orrs	r3, r2
 8001ed8:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8001eda:	4b0d      	ldr	r3, [pc, #52]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001edc:	691b      	ldr	r3, [r3, #16]
 8001ede:	4a0c      	ldr	r2, [pc, #48]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001ee0:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001ee4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8001ee6:	4b0a      	ldr	r3, [pc, #40]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001ee8:	691a      	ldr	r2, [r3, #16]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	00db      	lsls	r3, r3, #3
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	4a07      	ldr	r2, [pc, #28]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001ef2:	f043 0302 	orr.w	r3, r3, #2
 8001ef6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8001ef8:	4b05      	ldr	r3, [pc, #20]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001efa:	691b      	ldr	r3, [r3, #16]
 8001efc:	4a04      	ldr	r2, [pc, #16]	; (8001f10 <FLASH_Erase_Sector+0x8c>)
 8001efe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f02:	6113      	str	r3, [r2, #16]
}
 8001f04:	bf00      	nop
 8001f06:	3714      	adds	r7, #20
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr
 8001f10:	40023c00 	.word	0x40023c00

08001f14 <FLASH_OB_GetUser>:
  * @brief  Return the FLASH User Option Byte value.
  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
  *         and RST_STDBY(Bit2).
  */
static uint8_t FLASH_OB_GetUser(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  /* Return the User Option Byte */
  return ((uint8_t)(FLASH->OPTCR & 0xE0));
 8001f18:	4b05      	ldr	r3, [pc, #20]	; (8001f30 <FLASH_OB_GetUser+0x1c>)
 8001f1a:	695b      	ldr	r3, [r3, #20]
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	f023 031f 	bic.w	r3, r3, #31
 8001f22:	b2db      	uxtb	r3, r3
}
 8001f24:	4618      	mov	r0, r3
 8001f26:	46bd      	mov	sp, r7
 8001f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2c:	4770      	bx	lr
 8001f2e:	bf00      	nop
 8001f30:	40023c00 	.word	0x40023c00

08001f34 <FLASH_OB_GetWRP>:
/**
  * @brief  Return the FLASH Write Protection Option Bytes value.
  * @retval uint16_t FLASH Write Protection Option Bytes value
  */
static uint16_t FLASH_OB_GetWRP(void)
{
 8001f34:	b480      	push	{r7}
 8001f36:	af00      	add	r7, sp, #0
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 8001f38:	4b03      	ldr	r3, [pc, #12]	; (8001f48 <FLASH_OB_GetWRP+0x14>)
 8001f3a:	881b      	ldrh	r3, [r3, #0]
 8001f3c:	b29b      	uxth	r3, r3
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	40023c16 	.word	0x40023c16

08001f4c <FLASH_OB_GetRDP>:
  *            @arg OB_RDP_LEVEL_0: No protection
  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
  *            @arg OB_RDP_LEVEL_2: Full chip protection
  */
static uint8_t FLASH_OB_GetRDP(void)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
  uint8_t readstatus = OB_RDP_LEVEL_0;
 8001f52:	23aa      	movs	r3, #170	; 0xaa
 8001f54:	71fb      	strb	r3, [r7, #7]

  if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2)
 8001f56:	4b0c      	ldr	r3, [pc, #48]	; (8001f88 <FLASH_OB_GetRDP+0x3c>)
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	b2db      	uxtb	r3, r3
 8001f5c:	2bcc      	cmp	r3, #204	; 0xcc
 8001f5e:	d102      	bne.n	8001f66 <FLASH_OB_GetRDP+0x1a>
  {
    readstatus = OB_RDP_LEVEL_2;
 8001f60:	23cc      	movs	r3, #204	; 0xcc
 8001f62:	71fb      	strb	r3, [r7, #7]
 8001f64:	e009      	b.n	8001f7a <FLASH_OB_GetRDP+0x2e>
  }
  else if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0)
 8001f66:	4b08      	ldr	r3, [pc, #32]	; (8001f88 <FLASH_OB_GetRDP+0x3c>)
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	b2db      	uxtb	r3, r3
 8001f6c:	2baa      	cmp	r3, #170	; 0xaa
 8001f6e:	d102      	bne.n	8001f76 <FLASH_OB_GetRDP+0x2a>
  {
    readstatus = OB_RDP_LEVEL_0;
 8001f70:	23aa      	movs	r3, #170	; 0xaa
 8001f72:	71fb      	strb	r3, [r7, #7]
 8001f74:	e001      	b.n	8001f7a <FLASH_OB_GetRDP+0x2e>
  }
  else
  {
    readstatus = OB_RDP_LEVEL_1;
 8001f76:	2355      	movs	r3, #85	; 0x55
 8001f78:	71fb      	strb	r3, [r7, #7]
  }

  return readstatus;
 8001f7a:	79fb      	ldrb	r3, [r7, #7]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr
 8001f88:	40023c15 	.word	0x40023c15

08001f8c <FLASH_OB_GetBOR>:
  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V
  */
static uint8_t FLASH_OB_GetBOR(void)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	af00      	add	r7, sp, #0
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 8001f90:	4b05      	ldr	r3, [pc, #20]	; (8001fa8 <FLASH_OB_GetBOR+0x1c>)
 8001f92:	781b      	ldrb	r3, [r3, #0]
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	f003 030c 	and.w	r3, r3, #12
 8001f9a:	b2db      	uxtb	r3, r3
}
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa4:	4770      	bx	lr
 8001fa6:	bf00      	nop
 8001fa8:	40023c14 	.word	0x40023c14

08001fac <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8001fb0:	4b20      	ldr	r3, [pc, #128]	; (8002034 <FLASH_FlushCaches+0x88>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d017      	beq.n	8001fec <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8001fbc:	4b1d      	ldr	r3, [pc, #116]	; (8002034 <FLASH_FlushCaches+0x88>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	4a1c      	ldr	r2, [pc, #112]	; (8002034 <FLASH_FlushCaches+0x88>)
 8001fc2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001fc6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001fc8:	4b1a      	ldr	r3, [pc, #104]	; (8002034 <FLASH_FlushCaches+0x88>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4a19      	ldr	r2, [pc, #100]	; (8002034 <FLASH_FlushCaches+0x88>)
 8001fce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001fd2:	6013      	str	r3, [r2, #0]
 8001fd4:	4b17      	ldr	r3, [pc, #92]	; (8002034 <FLASH_FlushCaches+0x88>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	4a16      	ldr	r2, [pc, #88]	; (8002034 <FLASH_FlushCaches+0x88>)
 8001fda:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001fde:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001fe0:	4b14      	ldr	r3, [pc, #80]	; (8002034 <FLASH_FlushCaches+0x88>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4a13      	ldr	r2, [pc, #76]	; (8002034 <FLASH_FlushCaches+0x88>)
 8001fe6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fea:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8001fec:	4b11      	ldr	r3, [pc, #68]	; (8002034 <FLASH_FlushCaches+0x88>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d017      	beq.n	8002028 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8001ff8:	4b0e      	ldr	r3, [pc, #56]	; (8002034 <FLASH_FlushCaches+0x88>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a0d      	ldr	r2, [pc, #52]	; (8002034 <FLASH_FlushCaches+0x88>)
 8001ffe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002002:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8002004:	4b0b      	ldr	r3, [pc, #44]	; (8002034 <FLASH_FlushCaches+0x88>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	4a0a      	ldr	r2, [pc, #40]	; (8002034 <FLASH_FlushCaches+0x88>)
 800200a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800200e:	6013      	str	r3, [r2, #0]
 8002010:	4b08      	ldr	r3, [pc, #32]	; (8002034 <FLASH_FlushCaches+0x88>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a07      	ldr	r2, [pc, #28]	; (8002034 <FLASH_FlushCaches+0x88>)
 8002016:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800201a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800201c:	4b05      	ldr	r3, [pc, #20]	; (8002034 <FLASH_FlushCaches+0x88>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a04      	ldr	r2, [pc, #16]	; (8002034 <FLASH_FlushCaches+0x88>)
 8002022:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002026:	6013      	str	r3, [r2, #0]
  }
}
 8002028:	bf00      	nop
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr
 8002032:	bf00      	nop
 8002034:	40023c00 	.word	0x40023c00

08002038 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002038:	b480      	push	{r7}
 800203a:	b089      	sub	sp, #36	; 0x24
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]
 8002040:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002042:	2300      	movs	r3, #0
 8002044:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002046:	2300      	movs	r3, #0
 8002048:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800204a:	2300      	movs	r3, #0
 800204c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800204e:	2300      	movs	r3, #0
 8002050:	61fb      	str	r3, [r7, #28]
 8002052:	e165      	b.n	8002320 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002054:	2201      	movs	r2, #1
 8002056:	69fb      	ldr	r3, [r7, #28]
 8002058:	fa02 f303 	lsl.w	r3, r2, r3
 800205c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	697a      	ldr	r2, [r7, #20]
 8002064:	4013      	ands	r3, r2
 8002066:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002068:	693a      	ldr	r2, [r7, #16]
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	429a      	cmp	r2, r3
 800206e:	f040 8154 	bne.w	800231a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	f003 0303 	and.w	r3, r3, #3
 800207a:	2b01      	cmp	r3, #1
 800207c:	d005      	beq.n	800208a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002086:	2b02      	cmp	r3, #2
 8002088:	d130      	bne.n	80020ec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	689b      	ldr	r3, [r3, #8]
 800208e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002090:	69fb      	ldr	r3, [r7, #28]
 8002092:	005b      	lsls	r3, r3, #1
 8002094:	2203      	movs	r2, #3
 8002096:	fa02 f303 	lsl.w	r3, r2, r3
 800209a:	43db      	mvns	r3, r3
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	4013      	ands	r3, r2
 80020a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	68da      	ldr	r2, [r3, #12]
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	69ba      	ldr	r2, [r7, #24]
 80020b0:	4313      	orrs	r3, r2
 80020b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	69ba      	ldr	r2, [r7, #24]
 80020b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	685b      	ldr	r3, [r3, #4]
 80020be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020c0:	2201      	movs	r2, #1
 80020c2:	69fb      	ldr	r3, [r7, #28]
 80020c4:	fa02 f303 	lsl.w	r3, r2, r3
 80020c8:	43db      	mvns	r3, r3
 80020ca:	69ba      	ldr	r2, [r7, #24]
 80020cc:	4013      	ands	r3, r2
 80020ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	091b      	lsrs	r3, r3, #4
 80020d6:	f003 0201 	and.w	r2, r3, #1
 80020da:	69fb      	ldr	r3, [r7, #28]
 80020dc:	fa02 f303 	lsl.w	r3, r2, r3
 80020e0:	69ba      	ldr	r2, [r7, #24]
 80020e2:	4313      	orrs	r3, r2
 80020e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f003 0303 	and.w	r3, r3, #3
 80020f4:	2b03      	cmp	r3, #3
 80020f6:	d017      	beq.n	8002128 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	005b      	lsls	r3, r3, #1
 8002102:	2203      	movs	r2, #3
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	43db      	mvns	r3, r3
 800210a:	69ba      	ldr	r2, [r7, #24]
 800210c:	4013      	ands	r3, r2
 800210e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	689a      	ldr	r2, [r3, #8]
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	005b      	lsls	r3, r3, #1
 8002118:	fa02 f303 	lsl.w	r3, r2, r3
 800211c:	69ba      	ldr	r2, [r7, #24]
 800211e:	4313      	orrs	r3, r2
 8002120:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	69ba      	ldr	r2, [r7, #24]
 8002126:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	f003 0303 	and.w	r3, r3, #3
 8002130:	2b02      	cmp	r3, #2
 8002132:	d123      	bne.n	800217c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	08da      	lsrs	r2, r3, #3
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	3208      	adds	r2, #8
 800213c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002140:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002142:	69fb      	ldr	r3, [r7, #28]
 8002144:	f003 0307 	and.w	r3, r3, #7
 8002148:	009b      	lsls	r3, r3, #2
 800214a:	220f      	movs	r2, #15
 800214c:	fa02 f303 	lsl.w	r3, r2, r3
 8002150:	43db      	mvns	r3, r3
 8002152:	69ba      	ldr	r2, [r7, #24]
 8002154:	4013      	ands	r3, r2
 8002156:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	691a      	ldr	r2, [r3, #16]
 800215c:	69fb      	ldr	r3, [r7, #28]
 800215e:	f003 0307 	and.w	r3, r3, #7
 8002162:	009b      	lsls	r3, r3, #2
 8002164:	fa02 f303 	lsl.w	r3, r2, r3
 8002168:	69ba      	ldr	r2, [r7, #24]
 800216a:	4313      	orrs	r3, r2
 800216c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800216e:	69fb      	ldr	r3, [r7, #28]
 8002170:	08da      	lsrs	r2, r3, #3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	3208      	adds	r2, #8
 8002176:	69b9      	ldr	r1, [r7, #24]
 8002178:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	2203      	movs	r2, #3
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	43db      	mvns	r3, r3
 800218e:	69ba      	ldr	r2, [r7, #24]
 8002190:	4013      	ands	r3, r2
 8002192:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685b      	ldr	r3, [r3, #4]
 8002198:	f003 0203 	and.w	r2, r3, #3
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	005b      	lsls	r3, r3, #1
 80021a0:	fa02 f303 	lsl.w	r3, r2, r3
 80021a4:	69ba      	ldr	r2, [r7, #24]
 80021a6:	4313      	orrs	r3, r2
 80021a8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	69ba      	ldr	r2, [r7, #24]
 80021ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	f000 80ae 	beq.w	800231a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021be:	2300      	movs	r3, #0
 80021c0:	60fb      	str	r3, [r7, #12]
 80021c2:	4b5d      	ldr	r3, [pc, #372]	; (8002338 <HAL_GPIO_Init+0x300>)
 80021c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021c6:	4a5c      	ldr	r2, [pc, #368]	; (8002338 <HAL_GPIO_Init+0x300>)
 80021c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021cc:	6453      	str	r3, [r2, #68]	; 0x44
 80021ce:	4b5a      	ldr	r3, [pc, #360]	; (8002338 <HAL_GPIO_Init+0x300>)
 80021d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021d6:	60fb      	str	r3, [r7, #12]
 80021d8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021da:	4a58      	ldr	r2, [pc, #352]	; (800233c <HAL_GPIO_Init+0x304>)
 80021dc:	69fb      	ldr	r3, [r7, #28]
 80021de:	089b      	lsrs	r3, r3, #2
 80021e0:	3302      	adds	r3, #2
 80021e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	f003 0303 	and.w	r3, r3, #3
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	220f      	movs	r2, #15
 80021f2:	fa02 f303 	lsl.w	r3, r2, r3
 80021f6:	43db      	mvns	r3, r3
 80021f8:	69ba      	ldr	r2, [r7, #24]
 80021fa:	4013      	ands	r3, r2
 80021fc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a4f      	ldr	r2, [pc, #316]	; (8002340 <HAL_GPIO_Init+0x308>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d025      	beq.n	8002252 <HAL_GPIO_Init+0x21a>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a4e      	ldr	r2, [pc, #312]	; (8002344 <HAL_GPIO_Init+0x30c>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d01f      	beq.n	800224e <HAL_GPIO_Init+0x216>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a4d      	ldr	r2, [pc, #308]	; (8002348 <HAL_GPIO_Init+0x310>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d019      	beq.n	800224a <HAL_GPIO_Init+0x212>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a4c      	ldr	r2, [pc, #304]	; (800234c <HAL_GPIO_Init+0x314>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d013      	beq.n	8002246 <HAL_GPIO_Init+0x20e>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a4b      	ldr	r2, [pc, #300]	; (8002350 <HAL_GPIO_Init+0x318>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d00d      	beq.n	8002242 <HAL_GPIO_Init+0x20a>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a4a      	ldr	r2, [pc, #296]	; (8002354 <HAL_GPIO_Init+0x31c>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d007      	beq.n	800223e <HAL_GPIO_Init+0x206>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	4a49      	ldr	r2, [pc, #292]	; (8002358 <HAL_GPIO_Init+0x320>)
 8002232:	4293      	cmp	r3, r2
 8002234:	d101      	bne.n	800223a <HAL_GPIO_Init+0x202>
 8002236:	2306      	movs	r3, #6
 8002238:	e00c      	b.n	8002254 <HAL_GPIO_Init+0x21c>
 800223a:	2307      	movs	r3, #7
 800223c:	e00a      	b.n	8002254 <HAL_GPIO_Init+0x21c>
 800223e:	2305      	movs	r3, #5
 8002240:	e008      	b.n	8002254 <HAL_GPIO_Init+0x21c>
 8002242:	2304      	movs	r3, #4
 8002244:	e006      	b.n	8002254 <HAL_GPIO_Init+0x21c>
 8002246:	2303      	movs	r3, #3
 8002248:	e004      	b.n	8002254 <HAL_GPIO_Init+0x21c>
 800224a:	2302      	movs	r3, #2
 800224c:	e002      	b.n	8002254 <HAL_GPIO_Init+0x21c>
 800224e:	2301      	movs	r3, #1
 8002250:	e000      	b.n	8002254 <HAL_GPIO_Init+0x21c>
 8002252:	2300      	movs	r3, #0
 8002254:	69fa      	ldr	r2, [r7, #28]
 8002256:	f002 0203 	and.w	r2, r2, #3
 800225a:	0092      	lsls	r2, r2, #2
 800225c:	4093      	lsls	r3, r2
 800225e:	69ba      	ldr	r2, [r7, #24]
 8002260:	4313      	orrs	r3, r2
 8002262:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002264:	4935      	ldr	r1, [pc, #212]	; (800233c <HAL_GPIO_Init+0x304>)
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	089b      	lsrs	r3, r3, #2
 800226a:	3302      	adds	r3, #2
 800226c:	69ba      	ldr	r2, [r7, #24]
 800226e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002272:	4b3a      	ldr	r3, [pc, #232]	; (800235c <HAL_GPIO_Init+0x324>)
 8002274:	689b      	ldr	r3, [r3, #8]
 8002276:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	43db      	mvns	r3, r3
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	4013      	ands	r3, r2
 8002280:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d003      	beq.n	8002296 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800228e:	69ba      	ldr	r2, [r7, #24]
 8002290:	693b      	ldr	r3, [r7, #16]
 8002292:	4313      	orrs	r3, r2
 8002294:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002296:	4a31      	ldr	r2, [pc, #196]	; (800235c <HAL_GPIO_Init+0x324>)
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800229c:	4b2f      	ldr	r3, [pc, #188]	; (800235c <HAL_GPIO_Init+0x324>)
 800229e:	68db      	ldr	r3, [r3, #12]
 80022a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	43db      	mvns	r3, r3
 80022a6:	69ba      	ldr	r2, [r7, #24]
 80022a8:	4013      	ands	r3, r2
 80022aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d003      	beq.n	80022c0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80022b8:	69ba      	ldr	r2, [r7, #24]
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	4313      	orrs	r3, r2
 80022be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80022c0:	4a26      	ldr	r2, [pc, #152]	; (800235c <HAL_GPIO_Init+0x324>)
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80022c6:	4b25      	ldr	r3, [pc, #148]	; (800235c <HAL_GPIO_Init+0x324>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022cc:	693b      	ldr	r3, [r7, #16]
 80022ce:	43db      	mvns	r3, r3
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	4013      	ands	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d003      	beq.n	80022ea <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	693b      	ldr	r3, [r7, #16]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80022ea:	4a1c      	ldr	r2, [pc, #112]	; (800235c <HAL_GPIO_Init+0x324>)
 80022ec:	69bb      	ldr	r3, [r7, #24]
 80022ee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022f0:	4b1a      	ldr	r3, [pc, #104]	; (800235c <HAL_GPIO_Init+0x324>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	43db      	mvns	r3, r3
 80022fa:	69ba      	ldr	r2, [r7, #24]
 80022fc:	4013      	ands	r3, r2
 80022fe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002308:	2b00      	cmp	r3, #0
 800230a:	d003      	beq.n	8002314 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800230c:	69ba      	ldr	r2, [r7, #24]
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	4313      	orrs	r3, r2
 8002312:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002314:	4a11      	ldr	r2, [pc, #68]	; (800235c <HAL_GPIO_Init+0x324>)
 8002316:	69bb      	ldr	r3, [r7, #24]
 8002318:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	3301      	adds	r3, #1
 800231e:	61fb      	str	r3, [r7, #28]
 8002320:	69fb      	ldr	r3, [r7, #28]
 8002322:	2b0f      	cmp	r3, #15
 8002324:	f67f ae96 	bls.w	8002054 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002328:	bf00      	nop
 800232a:	bf00      	nop
 800232c:	3724      	adds	r7, #36	; 0x24
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	40023800 	.word	0x40023800
 800233c:	40013800 	.word	0x40013800
 8002340:	40020000 	.word	0x40020000
 8002344:	40020400 	.word	0x40020400
 8002348:	40020800 	.word	0x40020800
 800234c:	40020c00 	.word	0x40020c00
 8002350:	40021000 	.word	0x40021000
 8002354:	40021400 	.word	0x40021400
 8002358:	40021800 	.word	0x40021800
 800235c:	40013c00 	.word	0x40013c00

08002360 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
 8002368:	460b      	mov	r3, r1
 800236a:	807b      	strh	r3, [r7, #2]
 800236c:	4613      	mov	r3, r2
 800236e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002370:	787b      	ldrb	r3, [r7, #1]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d003      	beq.n	800237e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002376:	887a      	ldrh	r2, [r7, #2]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800237c:	e003      	b.n	8002386 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800237e:	887b      	ldrh	r3, [r7, #2]
 8002380:	041a      	lsls	r2, r3, #16
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	619a      	str	r2, [r3, #24]
}
 8002386:	bf00      	nop
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
	...

08002394 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b084      	sub	sp, #16
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d101      	bne.n	80023a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023a4:	2301      	movs	r3, #1
 80023a6:	e0cc      	b.n	8002542 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023a8:	4b68      	ldr	r3, [pc, #416]	; (800254c <HAL_RCC_ClockConfig+0x1b8>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	f003 030f 	and.w	r3, r3, #15
 80023b0:	683a      	ldr	r2, [r7, #0]
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d90c      	bls.n	80023d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023b6:	4b65      	ldr	r3, [pc, #404]	; (800254c <HAL_RCC_ClockConfig+0x1b8>)
 80023b8:	683a      	ldr	r2, [r7, #0]
 80023ba:	b2d2      	uxtb	r2, r2
 80023bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023be:	4b63      	ldr	r3, [pc, #396]	; (800254c <HAL_RCC_ClockConfig+0x1b8>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 030f 	and.w	r3, r3, #15
 80023c6:	683a      	ldr	r2, [r7, #0]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d001      	beq.n	80023d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e0b8      	b.n	8002542 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f003 0302 	and.w	r3, r3, #2
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d020      	beq.n	800241e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0304 	and.w	r3, r3, #4
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d005      	beq.n	80023f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023e8:	4b59      	ldr	r3, [pc, #356]	; (8002550 <HAL_RCC_ClockConfig+0x1bc>)
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	4a58      	ldr	r2, [pc, #352]	; (8002550 <HAL_RCC_ClockConfig+0x1bc>)
 80023ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80023f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0308 	and.w	r3, r3, #8
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d005      	beq.n	800240c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002400:	4b53      	ldr	r3, [pc, #332]	; (8002550 <HAL_RCC_ClockConfig+0x1bc>)
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	4a52      	ldr	r2, [pc, #328]	; (8002550 <HAL_RCC_ClockConfig+0x1bc>)
 8002406:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800240a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800240c:	4b50      	ldr	r3, [pc, #320]	; (8002550 <HAL_RCC_ClockConfig+0x1bc>)
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	494d      	ldr	r1, [pc, #308]	; (8002550 <HAL_RCC_ClockConfig+0x1bc>)
 800241a:	4313      	orrs	r3, r2
 800241c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 0301 	and.w	r3, r3, #1
 8002426:	2b00      	cmp	r3, #0
 8002428:	d044      	beq.n	80024b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	2b01      	cmp	r3, #1
 8002430:	d107      	bne.n	8002442 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002432:	4b47      	ldr	r3, [pc, #284]	; (8002550 <HAL_RCC_ClockConfig+0x1bc>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d119      	bne.n	8002472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
 8002440:	e07f      	b.n	8002542 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	2b02      	cmp	r3, #2
 8002448:	d003      	beq.n	8002452 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800244e:	2b03      	cmp	r3, #3
 8002450:	d107      	bne.n	8002462 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002452:	4b3f      	ldr	r3, [pc, #252]	; (8002550 <HAL_RCC_ClockConfig+0x1bc>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800245a:	2b00      	cmp	r3, #0
 800245c:	d109      	bne.n	8002472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e06f      	b.n	8002542 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002462:	4b3b      	ldr	r3, [pc, #236]	; (8002550 <HAL_RCC_ClockConfig+0x1bc>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0302 	and.w	r3, r3, #2
 800246a:	2b00      	cmp	r3, #0
 800246c:	d101      	bne.n	8002472 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800246e:	2301      	movs	r3, #1
 8002470:	e067      	b.n	8002542 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002472:	4b37      	ldr	r3, [pc, #220]	; (8002550 <HAL_RCC_ClockConfig+0x1bc>)
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f023 0203 	bic.w	r2, r3, #3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	4934      	ldr	r1, [pc, #208]	; (8002550 <HAL_RCC_ClockConfig+0x1bc>)
 8002480:	4313      	orrs	r3, r2
 8002482:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002484:	f7ff f948 	bl	8001718 <HAL_GetTick>
 8002488:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800248a:	e00a      	b.n	80024a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800248c:	f7ff f944 	bl	8001718 <HAL_GetTick>
 8002490:	4602      	mov	r2, r0
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	1ad3      	subs	r3, r2, r3
 8002496:	f241 3288 	movw	r2, #5000	; 0x1388
 800249a:	4293      	cmp	r3, r2
 800249c:	d901      	bls.n	80024a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e04f      	b.n	8002542 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024a2:	4b2b      	ldr	r3, [pc, #172]	; (8002550 <HAL_RCC_ClockConfig+0x1bc>)
 80024a4:	689b      	ldr	r3, [r3, #8]
 80024a6:	f003 020c 	and.w	r2, r3, #12
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	685b      	ldr	r3, [r3, #4]
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d1eb      	bne.n	800248c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024b4:	4b25      	ldr	r3, [pc, #148]	; (800254c <HAL_RCC_ClockConfig+0x1b8>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f003 030f 	and.w	r3, r3, #15
 80024bc:	683a      	ldr	r2, [r7, #0]
 80024be:	429a      	cmp	r2, r3
 80024c0:	d20c      	bcs.n	80024dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024c2:	4b22      	ldr	r3, [pc, #136]	; (800254c <HAL_RCC_ClockConfig+0x1b8>)
 80024c4:	683a      	ldr	r2, [r7, #0]
 80024c6:	b2d2      	uxtb	r2, r2
 80024c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ca:	4b20      	ldr	r3, [pc, #128]	; (800254c <HAL_RCC_ClockConfig+0x1b8>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f003 030f 	and.w	r3, r3, #15
 80024d2:	683a      	ldr	r2, [r7, #0]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d001      	beq.n	80024dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e032      	b.n	8002542 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0304 	and.w	r3, r3, #4
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d008      	beq.n	80024fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024e8:	4b19      	ldr	r3, [pc, #100]	; (8002550 <HAL_RCC_ClockConfig+0x1bc>)
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	68db      	ldr	r3, [r3, #12]
 80024f4:	4916      	ldr	r1, [pc, #88]	; (8002550 <HAL_RCC_ClockConfig+0x1bc>)
 80024f6:	4313      	orrs	r3, r2
 80024f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f003 0308 	and.w	r3, r3, #8
 8002502:	2b00      	cmp	r3, #0
 8002504:	d009      	beq.n	800251a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002506:	4b12      	ldr	r3, [pc, #72]	; (8002550 <HAL_RCC_ClockConfig+0x1bc>)
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	691b      	ldr	r3, [r3, #16]
 8002512:	00db      	lsls	r3, r3, #3
 8002514:	490e      	ldr	r1, [pc, #56]	; (8002550 <HAL_RCC_ClockConfig+0x1bc>)
 8002516:	4313      	orrs	r3, r2
 8002518:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800251a:	f000 f855 	bl	80025c8 <HAL_RCC_GetSysClockFreq>
 800251e:	4602      	mov	r2, r0
 8002520:	4b0b      	ldr	r3, [pc, #44]	; (8002550 <HAL_RCC_ClockConfig+0x1bc>)
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	091b      	lsrs	r3, r3, #4
 8002526:	f003 030f 	and.w	r3, r3, #15
 800252a:	490a      	ldr	r1, [pc, #40]	; (8002554 <HAL_RCC_ClockConfig+0x1c0>)
 800252c:	5ccb      	ldrb	r3, [r1, r3]
 800252e:	fa22 f303 	lsr.w	r3, r2, r3
 8002532:	4a09      	ldr	r2, [pc, #36]	; (8002558 <HAL_RCC_ClockConfig+0x1c4>)
 8002534:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002536:	4b09      	ldr	r3, [pc, #36]	; (800255c <HAL_RCC_ClockConfig+0x1c8>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	4618      	mov	r0, r3
 800253c:	f7ff f8a8 	bl	8001690 <HAL_InitTick>

  return HAL_OK;
 8002540:	2300      	movs	r3, #0
}
 8002542:	4618      	mov	r0, r3
 8002544:	3710      	adds	r7, #16
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	40023c00 	.word	0x40023c00
 8002550:	40023800 	.word	0x40023800
 8002554:	08004670 	.word	0x08004670
 8002558:	20000010 	.word	0x20000010
 800255c:	20000014 	.word	0x20000014

08002560 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002560:	b480      	push	{r7}
 8002562:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002564:	4b03      	ldr	r3, [pc, #12]	; (8002574 <HAL_RCC_GetHCLKFreq+0x14>)
 8002566:	681b      	ldr	r3, [r3, #0]
}
 8002568:	4618      	mov	r0, r3
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	20000010 	.word	0x20000010

08002578 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800257c:	f7ff fff0 	bl	8002560 <HAL_RCC_GetHCLKFreq>
 8002580:	4602      	mov	r2, r0
 8002582:	4b05      	ldr	r3, [pc, #20]	; (8002598 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	0a9b      	lsrs	r3, r3, #10
 8002588:	f003 0307 	and.w	r3, r3, #7
 800258c:	4903      	ldr	r1, [pc, #12]	; (800259c <HAL_RCC_GetPCLK1Freq+0x24>)
 800258e:	5ccb      	ldrb	r3, [r1, r3]
 8002590:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002594:	4618      	mov	r0, r3
 8002596:	bd80      	pop	{r7, pc}
 8002598:	40023800 	.word	0x40023800
 800259c:	08004680 	.word	0x08004680

080025a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80025a4:	f7ff ffdc 	bl	8002560 <HAL_RCC_GetHCLKFreq>
 80025a8:	4602      	mov	r2, r0
 80025aa:	4b05      	ldr	r3, [pc, #20]	; (80025c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	0b5b      	lsrs	r3, r3, #13
 80025b0:	f003 0307 	and.w	r3, r3, #7
 80025b4:	4903      	ldr	r1, [pc, #12]	; (80025c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80025b6:	5ccb      	ldrb	r3, [r1, r3]
 80025b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80025bc:	4618      	mov	r0, r3
 80025be:	bd80      	pop	{r7, pc}
 80025c0:	40023800 	.word	0x40023800
 80025c4:	08004680 	.word	0x08004680

080025c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025cc:	b0ae      	sub	sp, #184	; 0xb8
 80025ce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80025d0:	2300      	movs	r3, #0
 80025d2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80025d6:	2300      	movs	r3, #0
 80025d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80025dc:	2300      	movs	r3, #0
 80025de:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80025e2:	2300      	movs	r3, #0
 80025e4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80025e8:	2300      	movs	r3, #0
 80025ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025ee:	4bcb      	ldr	r3, [pc, #812]	; (800291c <HAL_RCC_GetSysClockFreq+0x354>)
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f003 030c 	and.w	r3, r3, #12
 80025f6:	2b0c      	cmp	r3, #12
 80025f8:	f200 8206 	bhi.w	8002a08 <HAL_RCC_GetSysClockFreq+0x440>
 80025fc:	a201      	add	r2, pc, #4	; (adr r2, 8002604 <HAL_RCC_GetSysClockFreq+0x3c>)
 80025fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002602:	bf00      	nop
 8002604:	08002639 	.word	0x08002639
 8002608:	08002a09 	.word	0x08002a09
 800260c:	08002a09 	.word	0x08002a09
 8002610:	08002a09 	.word	0x08002a09
 8002614:	08002641 	.word	0x08002641
 8002618:	08002a09 	.word	0x08002a09
 800261c:	08002a09 	.word	0x08002a09
 8002620:	08002a09 	.word	0x08002a09
 8002624:	08002649 	.word	0x08002649
 8002628:	08002a09 	.word	0x08002a09
 800262c:	08002a09 	.word	0x08002a09
 8002630:	08002a09 	.word	0x08002a09
 8002634:	08002839 	.word	0x08002839
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002638:	4bb9      	ldr	r3, [pc, #740]	; (8002920 <HAL_RCC_GetSysClockFreq+0x358>)
 800263a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800263e:	e1e7      	b.n	8002a10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002640:	4bb8      	ldr	r3, [pc, #736]	; (8002924 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002642:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002646:	e1e3      	b.n	8002a10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002648:	4bb4      	ldr	r3, [pc, #720]	; (800291c <HAL_RCC_GetSysClockFreq+0x354>)
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002650:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002654:	4bb1      	ldr	r3, [pc, #708]	; (800291c <HAL_RCC_GetSysClockFreq+0x354>)
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800265c:	2b00      	cmp	r3, #0
 800265e:	d071      	beq.n	8002744 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002660:	4bae      	ldr	r3, [pc, #696]	; (800291c <HAL_RCC_GetSysClockFreq+0x354>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	099b      	lsrs	r3, r3, #6
 8002666:	2200      	movs	r2, #0
 8002668:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800266c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002670:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002674:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002678:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800267c:	2300      	movs	r3, #0
 800267e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002682:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002686:	4622      	mov	r2, r4
 8002688:	462b      	mov	r3, r5
 800268a:	f04f 0000 	mov.w	r0, #0
 800268e:	f04f 0100 	mov.w	r1, #0
 8002692:	0159      	lsls	r1, r3, #5
 8002694:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002698:	0150      	lsls	r0, r2, #5
 800269a:	4602      	mov	r2, r0
 800269c:	460b      	mov	r3, r1
 800269e:	4621      	mov	r1, r4
 80026a0:	1a51      	subs	r1, r2, r1
 80026a2:	6439      	str	r1, [r7, #64]	; 0x40
 80026a4:	4629      	mov	r1, r5
 80026a6:	eb63 0301 	sbc.w	r3, r3, r1
 80026aa:	647b      	str	r3, [r7, #68]	; 0x44
 80026ac:	f04f 0200 	mov.w	r2, #0
 80026b0:	f04f 0300 	mov.w	r3, #0
 80026b4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80026b8:	4649      	mov	r1, r9
 80026ba:	018b      	lsls	r3, r1, #6
 80026bc:	4641      	mov	r1, r8
 80026be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80026c2:	4641      	mov	r1, r8
 80026c4:	018a      	lsls	r2, r1, #6
 80026c6:	4641      	mov	r1, r8
 80026c8:	1a51      	subs	r1, r2, r1
 80026ca:	63b9      	str	r1, [r7, #56]	; 0x38
 80026cc:	4649      	mov	r1, r9
 80026ce:	eb63 0301 	sbc.w	r3, r3, r1
 80026d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026d4:	f04f 0200 	mov.w	r2, #0
 80026d8:	f04f 0300 	mov.w	r3, #0
 80026dc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80026e0:	4649      	mov	r1, r9
 80026e2:	00cb      	lsls	r3, r1, #3
 80026e4:	4641      	mov	r1, r8
 80026e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026ea:	4641      	mov	r1, r8
 80026ec:	00ca      	lsls	r2, r1, #3
 80026ee:	4610      	mov	r0, r2
 80026f0:	4619      	mov	r1, r3
 80026f2:	4603      	mov	r3, r0
 80026f4:	4622      	mov	r2, r4
 80026f6:	189b      	adds	r3, r3, r2
 80026f8:	633b      	str	r3, [r7, #48]	; 0x30
 80026fa:	462b      	mov	r3, r5
 80026fc:	460a      	mov	r2, r1
 80026fe:	eb42 0303 	adc.w	r3, r2, r3
 8002702:	637b      	str	r3, [r7, #52]	; 0x34
 8002704:	f04f 0200 	mov.w	r2, #0
 8002708:	f04f 0300 	mov.w	r3, #0
 800270c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8002710:	4629      	mov	r1, r5
 8002712:	024b      	lsls	r3, r1, #9
 8002714:	4621      	mov	r1, r4
 8002716:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800271a:	4621      	mov	r1, r4
 800271c:	024a      	lsls	r2, r1, #9
 800271e:	4610      	mov	r0, r2
 8002720:	4619      	mov	r1, r3
 8002722:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002726:	2200      	movs	r2, #0
 8002728:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800272c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002730:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8002734:	f7fd fdbc 	bl	80002b0 <__aeabi_uldivmod>
 8002738:	4602      	mov	r2, r0
 800273a:	460b      	mov	r3, r1
 800273c:	4613      	mov	r3, r2
 800273e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002742:	e067      	b.n	8002814 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002744:	4b75      	ldr	r3, [pc, #468]	; (800291c <HAL_RCC_GetSysClockFreq+0x354>)
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	099b      	lsrs	r3, r3, #6
 800274a:	2200      	movs	r2, #0
 800274c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002750:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002754:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002758:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800275c:	67bb      	str	r3, [r7, #120]	; 0x78
 800275e:	2300      	movs	r3, #0
 8002760:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002762:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8002766:	4622      	mov	r2, r4
 8002768:	462b      	mov	r3, r5
 800276a:	f04f 0000 	mov.w	r0, #0
 800276e:	f04f 0100 	mov.w	r1, #0
 8002772:	0159      	lsls	r1, r3, #5
 8002774:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002778:	0150      	lsls	r0, r2, #5
 800277a:	4602      	mov	r2, r0
 800277c:	460b      	mov	r3, r1
 800277e:	4621      	mov	r1, r4
 8002780:	1a51      	subs	r1, r2, r1
 8002782:	62b9      	str	r1, [r7, #40]	; 0x28
 8002784:	4629      	mov	r1, r5
 8002786:	eb63 0301 	sbc.w	r3, r3, r1
 800278a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800278c:	f04f 0200 	mov.w	r2, #0
 8002790:	f04f 0300 	mov.w	r3, #0
 8002794:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002798:	4649      	mov	r1, r9
 800279a:	018b      	lsls	r3, r1, #6
 800279c:	4641      	mov	r1, r8
 800279e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80027a2:	4641      	mov	r1, r8
 80027a4:	018a      	lsls	r2, r1, #6
 80027a6:	4641      	mov	r1, r8
 80027a8:	ebb2 0a01 	subs.w	sl, r2, r1
 80027ac:	4649      	mov	r1, r9
 80027ae:	eb63 0b01 	sbc.w	fp, r3, r1
 80027b2:	f04f 0200 	mov.w	r2, #0
 80027b6:	f04f 0300 	mov.w	r3, #0
 80027ba:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80027be:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80027c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80027c6:	4692      	mov	sl, r2
 80027c8:	469b      	mov	fp, r3
 80027ca:	4623      	mov	r3, r4
 80027cc:	eb1a 0303 	adds.w	r3, sl, r3
 80027d0:	623b      	str	r3, [r7, #32]
 80027d2:	462b      	mov	r3, r5
 80027d4:	eb4b 0303 	adc.w	r3, fp, r3
 80027d8:	627b      	str	r3, [r7, #36]	; 0x24
 80027da:	f04f 0200 	mov.w	r2, #0
 80027de:	f04f 0300 	mov.w	r3, #0
 80027e2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80027e6:	4629      	mov	r1, r5
 80027e8:	028b      	lsls	r3, r1, #10
 80027ea:	4621      	mov	r1, r4
 80027ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80027f0:	4621      	mov	r1, r4
 80027f2:	028a      	lsls	r2, r1, #10
 80027f4:	4610      	mov	r0, r2
 80027f6:	4619      	mov	r1, r3
 80027f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80027fc:	2200      	movs	r2, #0
 80027fe:	673b      	str	r3, [r7, #112]	; 0x70
 8002800:	677a      	str	r2, [r7, #116]	; 0x74
 8002802:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8002806:	f7fd fd53 	bl	80002b0 <__aeabi_uldivmod>
 800280a:	4602      	mov	r2, r0
 800280c:	460b      	mov	r3, r1
 800280e:	4613      	mov	r3, r2
 8002810:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002814:	4b41      	ldr	r3, [pc, #260]	; (800291c <HAL_RCC_GetSysClockFreq+0x354>)
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	0c1b      	lsrs	r3, r3, #16
 800281a:	f003 0303 	and.w	r3, r3, #3
 800281e:	3301      	adds	r3, #1
 8002820:	005b      	lsls	r3, r3, #1
 8002822:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8002826:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800282a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800282e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002832:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002836:	e0eb      	b.n	8002a10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002838:	4b38      	ldr	r3, [pc, #224]	; (800291c <HAL_RCC_GetSysClockFreq+0x354>)
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002840:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002844:	4b35      	ldr	r3, [pc, #212]	; (800291c <HAL_RCC_GetSysClockFreq+0x354>)
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d06b      	beq.n	8002928 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002850:	4b32      	ldr	r3, [pc, #200]	; (800291c <HAL_RCC_GetSysClockFreq+0x354>)
 8002852:	685b      	ldr	r3, [r3, #4]
 8002854:	099b      	lsrs	r3, r3, #6
 8002856:	2200      	movs	r2, #0
 8002858:	66bb      	str	r3, [r7, #104]	; 0x68
 800285a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800285c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800285e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002862:	663b      	str	r3, [r7, #96]	; 0x60
 8002864:	2300      	movs	r3, #0
 8002866:	667b      	str	r3, [r7, #100]	; 0x64
 8002868:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800286c:	4622      	mov	r2, r4
 800286e:	462b      	mov	r3, r5
 8002870:	f04f 0000 	mov.w	r0, #0
 8002874:	f04f 0100 	mov.w	r1, #0
 8002878:	0159      	lsls	r1, r3, #5
 800287a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800287e:	0150      	lsls	r0, r2, #5
 8002880:	4602      	mov	r2, r0
 8002882:	460b      	mov	r3, r1
 8002884:	4621      	mov	r1, r4
 8002886:	1a51      	subs	r1, r2, r1
 8002888:	61b9      	str	r1, [r7, #24]
 800288a:	4629      	mov	r1, r5
 800288c:	eb63 0301 	sbc.w	r3, r3, r1
 8002890:	61fb      	str	r3, [r7, #28]
 8002892:	f04f 0200 	mov.w	r2, #0
 8002896:	f04f 0300 	mov.w	r3, #0
 800289a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800289e:	4659      	mov	r1, fp
 80028a0:	018b      	lsls	r3, r1, #6
 80028a2:	4651      	mov	r1, sl
 80028a4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028a8:	4651      	mov	r1, sl
 80028aa:	018a      	lsls	r2, r1, #6
 80028ac:	4651      	mov	r1, sl
 80028ae:	ebb2 0801 	subs.w	r8, r2, r1
 80028b2:	4659      	mov	r1, fp
 80028b4:	eb63 0901 	sbc.w	r9, r3, r1
 80028b8:	f04f 0200 	mov.w	r2, #0
 80028bc:	f04f 0300 	mov.w	r3, #0
 80028c0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80028c4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80028c8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80028cc:	4690      	mov	r8, r2
 80028ce:	4699      	mov	r9, r3
 80028d0:	4623      	mov	r3, r4
 80028d2:	eb18 0303 	adds.w	r3, r8, r3
 80028d6:	613b      	str	r3, [r7, #16]
 80028d8:	462b      	mov	r3, r5
 80028da:	eb49 0303 	adc.w	r3, r9, r3
 80028de:	617b      	str	r3, [r7, #20]
 80028e0:	f04f 0200 	mov.w	r2, #0
 80028e4:	f04f 0300 	mov.w	r3, #0
 80028e8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80028ec:	4629      	mov	r1, r5
 80028ee:	024b      	lsls	r3, r1, #9
 80028f0:	4621      	mov	r1, r4
 80028f2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80028f6:	4621      	mov	r1, r4
 80028f8:	024a      	lsls	r2, r1, #9
 80028fa:	4610      	mov	r0, r2
 80028fc:	4619      	mov	r1, r3
 80028fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002902:	2200      	movs	r2, #0
 8002904:	65bb      	str	r3, [r7, #88]	; 0x58
 8002906:	65fa      	str	r2, [r7, #92]	; 0x5c
 8002908:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800290c:	f7fd fcd0 	bl	80002b0 <__aeabi_uldivmod>
 8002910:	4602      	mov	r2, r0
 8002912:	460b      	mov	r3, r1
 8002914:	4613      	mov	r3, r2
 8002916:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800291a:	e065      	b.n	80029e8 <HAL_RCC_GetSysClockFreq+0x420>
 800291c:	40023800 	.word	0x40023800
 8002920:	00f42400 	.word	0x00f42400
 8002924:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002928:	4b3d      	ldr	r3, [pc, #244]	; (8002a20 <HAL_RCC_GetSysClockFreq+0x458>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	099b      	lsrs	r3, r3, #6
 800292e:	2200      	movs	r2, #0
 8002930:	4618      	mov	r0, r3
 8002932:	4611      	mov	r1, r2
 8002934:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002938:	653b      	str	r3, [r7, #80]	; 0x50
 800293a:	2300      	movs	r3, #0
 800293c:	657b      	str	r3, [r7, #84]	; 0x54
 800293e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8002942:	4642      	mov	r2, r8
 8002944:	464b      	mov	r3, r9
 8002946:	f04f 0000 	mov.w	r0, #0
 800294a:	f04f 0100 	mov.w	r1, #0
 800294e:	0159      	lsls	r1, r3, #5
 8002950:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002954:	0150      	lsls	r0, r2, #5
 8002956:	4602      	mov	r2, r0
 8002958:	460b      	mov	r3, r1
 800295a:	4641      	mov	r1, r8
 800295c:	1a51      	subs	r1, r2, r1
 800295e:	60b9      	str	r1, [r7, #8]
 8002960:	4649      	mov	r1, r9
 8002962:	eb63 0301 	sbc.w	r3, r3, r1
 8002966:	60fb      	str	r3, [r7, #12]
 8002968:	f04f 0200 	mov.w	r2, #0
 800296c:	f04f 0300 	mov.w	r3, #0
 8002970:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002974:	4659      	mov	r1, fp
 8002976:	018b      	lsls	r3, r1, #6
 8002978:	4651      	mov	r1, sl
 800297a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800297e:	4651      	mov	r1, sl
 8002980:	018a      	lsls	r2, r1, #6
 8002982:	4651      	mov	r1, sl
 8002984:	1a54      	subs	r4, r2, r1
 8002986:	4659      	mov	r1, fp
 8002988:	eb63 0501 	sbc.w	r5, r3, r1
 800298c:	f04f 0200 	mov.w	r2, #0
 8002990:	f04f 0300 	mov.w	r3, #0
 8002994:	00eb      	lsls	r3, r5, #3
 8002996:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800299a:	00e2      	lsls	r2, r4, #3
 800299c:	4614      	mov	r4, r2
 800299e:	461d      	mov	r5, r3
 80029a0:	4643      	mov	r3, r8
 80029a2:	18e3      	adds	r3, r4, r3
 80029a4:	603b      	str	r3, [r7, #0]
 80029a6:	464b      	mov	r3, r9
 80029a8:	eb45 0303 	adc.w	r3, r5, r3
 80029ac:	607b      	str	r3, [r7, #4]
 80029ae:	f04f 0200 	mov.w	r2, #0
 80029b2:	f04f 0300 	mov.w	r3, #0
 80029b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80029ba:	4629      	mov	r1, r5
 80029bc:	028b      	lsls	r3, r1, #10
 80029be:	4621      	mov	r1, r4
 80029c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80029c4:	4621      	mov	r1, r4
 80029c6:	028a      	lsls	r2, r1, #10
 80029c8:	4610      	mov	r0, r2
 80029ca:	4619      	mov	r1, r3
 80029cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80029d0:	2200      	movs	r2, #0
 80029d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80029d4:	64fa      	str	r2, [r7, #76]	; 0x4c
 80029d6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80029da:	f7fd fc69 	bl	80002b0 <__aeabi_uldivmod>
 80029de:	4602      	mov	r2, r0
 80029e0:	460b      	mov	r3, r1
 80029e2:	4613      	mov	r3, r2
 80029e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80029e8:	4b0d      	ldr	r3, [pc, #52]	; (8002a20 <HAL_RCC_GetSysClockFreq+0x458>)
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	0f1b      	lsrs	r3, r3, #28
 80029ee:	f003 0307 	and.w	r3, r3, #7
 80029f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80029f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80029fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80029fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a02:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002a06:	e003      	b.n	8002a10 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a08:	4b06      	ldr	r3, [pc, #24]	; (8002a24 <HAL_RCC_GetSysClockFreq+0x45c>)
 8002a0a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8002a0e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	37b8      	adds	r7, #184	; 0xb8
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a1e:	bf00      	nop
 8002a20:	40023800 	.word	0x40023800
 8002a24:	00f42400 	.word	0x00f42400

08002a28 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8002a28:	b580      	push	{r7, lr}
 8002a2a:	b082      	sub	sp, #8
 8002a2c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002a2e:	f7fe fe73 	bl	8001718 <HAL_GetTick>
 8002a32:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002a34:	4b72      	ldr	r3, [pc, #456]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	4a71      	ldr	r2, [pc, #452]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002a3a:	f043 0301 	orr.w	r3, r3, #1
 8002a3e:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002a40:	e008      	b.n	8002a54 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a42:	f7fe fe69 	bl	8001718 <HAL_GetTick>
 8002a46:	4602      	mov	r2, r0
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d901      	bls.n	8002a54 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 8002a50:	2303      	movs	r3, #3
 8002a52:	e0d0      	b.n	8002bf6 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8002a54:	4b6a      	ldr	r3, [pc, #424]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f003 0302 	and.w	r3, r3, #2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d0f0      	beq.n	8002a42 <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 8002a60:	4b67      	ldr	r3, [pc, #412]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a66      	ldr	r2, [pc, #408]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002a66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a6a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002a6c:	f7fe fe54 	bl	8001718 <HAL_GetTick>
 8002a70:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 8002a72:	4b63      	ldr	r3, [pc, #396]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8002a78:	e00a      	b.n	8002a90 <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a7a:	f7fe fe4d 	bl	8001718 <HAL_GetTick>
 8002a7e:	4602      	mov	r2, r0
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	f241 3288 	movw	r2, #5000	; 0x1388
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d901      	bls.n	8002a90 <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	e0b2      	b.n	8002bf6 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8002a90:	4b5b      	ldr	r3, [pc, #364]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	f003 030c 	and.w	r3, r3, #12
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d1ee      	bne.n	8002a7a <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002a9c:	f7fe fe3c 	bl	8001718 <HAL_GetTick>
 8002aa0:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 8002aa2:	4b57      	ldr	r3, [pc, #348]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a56      	ldr	r2, [pc, #344]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002aa8:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 8002aac:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002aae:	e008      	b.n	8002ac2 <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ab0:	f7fe fe32 	bl	8001718 <HAL_GetTick>
 8002ab4:	4602      	mov	r2, r0
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	2b64      	cmp	r3, #100	; 0x64
 8002abc:	d901      	bls.n	8002ac2 <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 8002abe:	2303      	movs	r3, #3
 8002ac0:	e099      	b.n	8002bf6 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8002ac2:	4b4f      	ldr	r3, [pc, #316]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d1f0      	bne.n	8002ab0 <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002ace:	f7fe fe23 	bl	8001718 <HAL_GetTick>
 8002ad2:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002ad4:	4b4a      	ldr	r3, [pc, #296]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a49      	ldr	r2, [pc, #292]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002ada:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ade:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002ae0:	e008      	b.n	8002af4 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ae2:	f7fe fe19 	bl	8001718 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	2b02      	cmp	r3, #2
 8002aee:	d901      	bls.n	8002af4 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 8002af0:	2303      	movs	r3, #3
 8002af2:	e080      	b.n	8002bf6 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8002af4:	4b42      	ldr	r3, [pc, #264]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d1f0      	bne.n	8002ae2 <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002b00:	f7fe fe0a 	bl	8001718 <HAL_GetTick>
 8002b04:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 8002b06:	4b3e      	ldr	r3, [pc, #248]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a3d      	ldr	r2, [pc, #244]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002b0c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002b10:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8002b12:	e008      	b.n	8002b26 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002b14:	f7fe fe00 	bl	8001718 <HAL_GetTick>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	1ad3      	subs	r3, r2, r3
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d901      	bls.n	8002b26 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e067      	b.n	8002bf6 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8002b26:	4b36      	ldr	r3, [pc, #216]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d1f0      	bne.n	8002b14 <HAL_RCC_DeInit+0xec>
  }
#endif /* RCC_PLLI2S_SUPPORT */

#if defined(RCC_PLLSAI_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8002b32:	f7fe fdf1 	bl	8001718 <HAL_GetTick>
 8002b36:	6078      	str	r0, [r7, #4]

  /* Reset PLLSAI bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
 8002b38:	4b31      	ldr	r3, [pc, #196]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a30      	ldr	r2, [pc, #192]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002b3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b42:	6013      	str	r3, [r2, #0]

  /* Wait till PLLSAI is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 8002b44:	e008      	b.n	8002b58 <HAL_RCC_DeInit+0x130>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8002b46:	f7fe fde7 	bl	8001718 <HAL_GetTick>
 8002b4a:	4602      	mov	r2, r0
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	1ad3      	subs	r3, r2, r3
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d901      	bls.n	8002b58 <HAL_RCC_DeInit+0x130>
    {
      return HAL_TIMEOUT;
 8002b54:	2303      	movs	r3, #3
 8002b56:	e04e      	b.n	8002bf6 <HAL_RCC_DeInit+0x1ce>
  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
 8002b58:	4b29      	ldr	r3, [pc, #164]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1f0      	bne.n	8002b46 <HAL_RCC_DeInit+0x11e>
#endif /* RCC_PLLSAI_SUPPORT */

  /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
 8002b64:	4b26      	ldr	r3, [pc, #152]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002b66:	4a27      	ldr	r2, [pc, #156]	; (8002c04 <HAL_RCC_DeInit+0x1dc>)
 8002b68:	605a      	str	r2, [r3, #4]
#endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F446xx || STM32F469xx || STM32F479xx */

  /* Reset PLLI2SCFGR register to default value */
#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
    defined(STM32F423xx) || defined(STM32F446xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8002b6a:	4b25      	ldr	r3, [pc, #148]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002b6c:	4a25      	ldr	r2, [pc, #148]	; (8002c04 <HAL_RCC_DeInit+0x1dc>)
 8002b6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Reset PLLSAICFGR register */
#if defined(STM32F427xx) || defined(STM32F429xx) || defined(STM32F437xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIR_1;
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
 8002b72:	4b23      	ldr	r3, [pc, #140]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002b74:	4a24      	ldr	r2, [pc, #144]	; (8002c08 <HAL_RCC_DeInit+0x1e0>)
 8002b76:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 8002b7a:	4b21      	ldr	r3, [pc, #132]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	4a20      	ldr	r2, [pc, #128]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002b80:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8002b84:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8002b86:	4b1e      	ldr	r3, [pc, #120]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002b88:	68db      	ldr	r3, [r3, #12]
 8002b8a:	4a1d      	ldr	r2, [pc, #116]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002b8c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002b90:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYIE */

#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
 8002b92:	4b1b      	ldr	r3, [pc, #108]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002b94:	68db      	ldr	r3, [r3, #12]
 8002b96:	4a1a      	ldr	r2, [pc, #104]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002b98:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002b9c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 8002b9e:	4b18      	ldr	r3, [pc, #96]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	4a17      	ldr	r2, [pc, #92]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002ba4:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
 8002ba8:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8002baa:	4b15      	ldr	r3, [pc, #84]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	4a14      	ldr	r2, [pc, #80]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002bb0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002bb4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLI2SRDYC */

#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
 8002bb6:	4b12      	ldr	r3, [pc, #72]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002bb8:	68db      	ldr	r3, [r3, #12]
 8002bba:	4a11      	ldr	r2, [pc, #68]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002bbc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002bc0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8002bc2:	4b0f      	ldr	r3, [pc, #60]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002bc4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bc6:	4a0e      	ldr	r2, [pc, #56]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002bc8:	f023 0301 	bic.w	r3, r3, #1
 8002bcc:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8002bce:	4b0c      	ldr	r3, [pc, #48]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002bd0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002bd2:	4a0b      	ldr	r2, [pc, #44]	; (8002c00 <HAL_RCC_DeInit+0x1d8>)
 8002bd4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002bd8:	6753      	str	r3, [r2, #116]	; 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8002bda:	4b0c      	ldr	r3, [pc, #48]	; (8002c0c <HAL_RCC_DeInit+0x1e4>)
 8002bdc:	4a0c      	ldr	r2, [pc, #48]	; (8002c10 <HAL_RCC_DeInit+0x1e8>)
 8002bde:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 8002be0:	4b0c      	ldr	r3, [pc, #48]	; (8002c14 <HAL_RCC_DeInit+0x1ec>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7fe fd53 	bl	8001690 <HAL_InitTick>
 8002bea:	4603      	mov	r3, r0
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d001      	beq.n	8002bf4 <HAL_RCC_DeInit+0x1cc>
  {
    return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e000      	b.n	8002bf6 <HAL_RCC_DeInit+0x1ce>
  }
  else
  {
    return HAL_OK;
 8002bf4:	2300      	movs	r3, #0
  }
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	40023800 	.word	0x40023800
 8002c04:	24003010 	.word	0x24003010
 8002c08:	04003010 	.word	0x04003010
 8002c0c:	20000010 	.word	0x20000010
 8002c10:	00f42400 	.word	0x00f42400
 8002c14:	20000014 	.word	0x20000014

08002c18 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b086      	sub	sp, #24
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d101      	bne.n	8002c2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e28d      	b.n	8003146 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	f000 8083 	beq.w	8002d3e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002c38:	4b94      	ldr	r3, [pc, #592]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	f003 030c 	and.w	r3, r3, #12
 8002c40:	2b04      	cmp	r3, #4
 8002c42:	d019      	beq.n	8002c78 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002c44:	4b91      	ldr	r3, [pc, #580]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002c46:	689b      	ldr	r3, [r3, #8]
 8002c48:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002c4c:	2b08      	cmp	r3, #8
 8002c4e:	d106      	bne.n	8002c5e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002c50:	4b8e      	ldr	r3, [pc, #568]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002c52:	685b      	ldr	r3, [r3, #4]
 8002c54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c58:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c5c:	d00c      	beq.n	8002c78 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c5e:	4b8b      	ldr	r3, [pc, #556]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002c66:	2b0c      	cmp	r3, #12
 8002c68:	d112      	bne.n	8002c90 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c6a:	4b88      	ldr	r3, [pc, #544]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c72:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c76:	d10b      	bne.n	8002c90 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c78:	4b84      	ldr	r3, [pc, #528]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d05b      	beq.n	8002d3c <HAL_RCC_OscConfig+0x124>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d157      	bne.n	8002d3c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e25a      	b.n	8003146 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c98:	d106      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x90>
 8002c9a:	4b7c      	ldr	r3, [pc, #496]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	4a7b      	ldr	r2, [pc, #492]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002ca0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ca4:	6013      	str	r3, [r2, #0]
 8002ca6:	e01d      	b.n	8002ce4 <HAL_RCC_OscConfig+0xcc>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	685b      	ldr	r3, [r3, #4]
 8002cac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cb0:	d10c      	bne.n	8002ccc <HAL_RCC_OscConfig+0xb4>
 8002cb2:	4b76      	ldr	r3, [pc, #472]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a75      	ldr	r2, [pc, #468]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002cb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cbc:	6013      	str	r3, [r2, #0]
 8002cbe:	4b73      	ldr	r3, [pc, #460]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4a72      	ldr	r2, [pc, #456]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002cc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cc8:	6013      	str	r3, [r2, #0]
 8002cca:	e00b      	b.n	8002ce4 <HAL_RCC_OscConfig+0xcc>
 8002ccc:	4b6f      	ldr	r3, [pc, #444]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a6e      	ldr	r2, [pc, #440]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002cd2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cd6:	6013      	str	r3, [r2, #0]
 8002cd8:	4b6c      	ldr	r3, [pc, #432]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a6b      	ldr	r2, [pc, #428]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002cde:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ce2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d013      	beq.n	8002d14 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cec:	f7fe fd14 	bl	8001718 <HAL_GetTick>
 8002cf0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cf2:	e008      	b.n	8002d06 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002cf4:	f7fe fd10 	bl	8001718 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	2b64      	cmp	r3, #100	; 0x64
 8002d00:	d901      	bls.n	8002d06 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e21f      	b.n	8003146 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d06:	4b61      	ldr	r3, [pc, #388]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d0f0      	beq.n	8002cf4 <HAL_RCC_OscConfig+0xdc>
 8002d12:	e014      	b.n	8002d3e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d14:	f7fe fd00 	bl	8001718 <HAL_GetTick>
 8002d18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d1a:	e008      	b.n	8002d2e <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d1c:	f7fe fcfc 	bl	8001718 <HAL_GetTick>
 8002d20:	4602      	mov	r2, r0
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	1ad3      	subs	r3, r2, r3
 8002d26:	2b64      	cmp	r3, #100	; 0x64
 8002d28:	d901      	bls.n	8002d2e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002d2a:	2303      	movs	r3, #3
 8002d2c:	e20b      	b.n	8003146 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d2e:	4b57      	ldr	r3, [pc, #348]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d1f0      	bne.n	8002d1c <HAL_RCC_OscConfig+0x104>
 8002d3a:	e000      	b.n	8002d3e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f003 0302 	and.w	r3, r3, #2
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d06f      	beq.n	8002e2a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002d4a:	4b50      	ldr	r3, [pc, #320]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	f003 030c 	and.w	r3, r3, #12
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d017      	beq.n	8002d86 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002d56:	4b4d      	ldr	r3, [pc, #308]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002d58:	689b      	ldr	r3, [r3, #8]
 8002d5a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002d5e:	2b08      	cmp	r3, #8
 8002d60:	d105      	bne.n	8002d6e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002d62:	4b4a      	ldr	r3, [pc, #296]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d00b      	beq.n	8002d86 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d6e:	4b47      	ldr	r3, [pc, #284]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002d70:	689b      	ldr	r3, [r3, #8]
 8002d72:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002d76:	2b0c      	cmp	r3, #12
 8002d78:	d11c      	bne.n	8002db4 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d7a:	4b44      	ldr	r3, [pc, #272]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d116      	bne.n	8002db4 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d86:	4b41      	ldr	r3, [pc, #260]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f003 0302 	and.w	r3, r3, #2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d005      	beq.n	8002d9e <HAL_RCC_OscConfig+0x186>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	68db      	ldr	r3, [r3, #12]
 8002d96:	2b01      	cmp	r3, #1
 8002d98:	d001      	beq.n	8002d9e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e1d3      	b.n	8003146 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d9e:	4b3b      	ldr	r3, [pc, #236]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	691b      	ldr	r3, [r3, #16]
 8002daa:	00db      	lsls	r3, r3, #3
 8002dac:	4937      	ldr	r1, [pc, #220]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002dae:	4313      	orrs	r3, r2
 8002db0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002db2:	e03a      	b.n	8002e2a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	68db      	ldr	r3, [r3, #12]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d020      	beq.n	8002dfe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002dbc:	4b34      	ldr	r3, [pc, #208]	; (8002e90 <HAL_RCC_OscConfig+0x278>)
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc2:	f7fe fca9 	bl	8001718 <HAL_GetTick>
 8002dc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dc8:	e008      	b.n	8002ddc <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002dca:	f7fe fca5 	bl	8001718 <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d901      	bls.n	8002ddc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	e1b4      	b.n	8003146 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ddc:	4b2b      	ldr	r3, [pc, #172]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f003 0302 	and.w	r3, r3, #2
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d0f0      	beq.n	8002dca <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002de8:	4b28      	ldr	r3, [pc, #160]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	691b      	ldr	r3, [r3, #16]
 8002df4:	00db      	lsls	r3, r3, #3
 8002df6:	4925      	ldr	r1, [pc, #148]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	600b      	str	r3, [r1, #0]
 8002dfc:	e015      	b.n	8002e2a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dfe:	4b24      	ldr	r3, [pc, #144]	; (8002e90 <HAL_RCC_OscConfig+0x278>)
 8002e00:	2200      	movs	r2, #0
 8002e02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e04:	f7fe fc88 	bl	8001718 <HAL_GetTick>
 8002e08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e0a:	e008      	b.n	8002e1e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e0c:	f7fe fc84 	bl	8001718 <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	2b02      	cmp	r3, #2
 8002e18:	d901      	bls.n	8002e1e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e193      	b.n	8003146 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e1e:	4b1b      	ldr	r3, [pc, #108]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d1f0      	bne.n	8002e0c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0308 	and.w	r3, r3, #8
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d036      	beq.n	8002ea4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	695b      	ldr	r3, [r3, #20]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d016      	beq.n	8002e6c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e3e:	4b15      	ldr	r3, [pc, #84]	; (8002e94 <HAL_RCC_OscConfig+0x27c>)
 8002e40:	2201      	movs	r2, #1
 8002e42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e44:	f7fe fc68 	bl	8001718 <HAL_GetTick>
 8002e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e4a:	e008      	b.n	8002e5e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e4c:	f7fe fc64 	bl	8001718 <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	2b02      	cmp	r3, #2
 8002e58:	d901      	bls.n	8002e5e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002e5a:	2303      	movs	r3, #3
 8002e5c:	e173      	b.n	8003146 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e5e:	4b0b      	ldr	r3, [pc, #44]	; (8002e8c <HAL_RCC_OscConfig+0x274>)
 8002e60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e62:	f003 0302 	and.w	r3, r3, #2
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d0f0      	beq.n	8002e4c <HAL_RCC_OscConfig+0x234>
 8002e6a:	e01b      	b.n	8002ea4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e6c:	4b09      	ldr	r3, [pc, #36]	; (8002e94 <HAL_RCC_OscConfig+0x27c>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e72:	f7fe fc51 	bl	8001718 <HAL_GetTick>
 8002e76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e78:	e00e      	b.n	8002e98 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002e7a:	f7fe fc4d 	bl	8001718 <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d907      	bls.n	8002e98 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e15c      	b.n	8003146 <HAL_RCC_OscConfig+0x52e>
 8002e8c:	40023800 	.word	0x40023800
 8002e90:	42470000 	.word	0x42470000
 8002e94:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e98:	4b8a      	ldr	r3, [pc, #552]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002e9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e9c:	f003 0302 	and.w	r3, r3, #2
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d1ea      	bne.n	8002e7a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0304 	and.w	r3, r3, #4
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	f000 8097 	beq.w	8002fe0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eb6:	4b83      	ldr	r3, [pc, #524]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d10f      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60bb      	str	r3, [r7, #8]
 8002ec6:	4b7f      	ldr	r3, [pc, #508]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eca:	4a7e      	ldr	r2, [pc, #504]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002ecc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ed0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ed2:	4b7c      	ldr	r3, [pc, #496]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002ed4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ed6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eda:	60bb      	str	r3, [r7, #8]
 8002edc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ede:	2301      	movs	r3, #1
 8002ee0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ee2:	4b79      	ldr	r3, [pc, #484]	; (80030c8 <HAL_RCC_OscConfig+0x4b0>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d118      	bne.n	8002f20 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002eee:	4b76      	ldr	r3, [pc, #472]	; (80030c8 <HAL_RCC_OscConfig+0x4b0>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a75      	ldr	r2, [pc, #468]	; (80030c8 <HAL_RCC_OscConfig+0x4b0>)
 8002ef4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ef8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002efa:	f7fe fc0d 	bl	8001718 <HAL_GetTick>
 8002efe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f00:	e008      	b.n	8002f14 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f02:	f7fe fc09 	bl	8001718 <HAL_GetTick>
 8002f06:	4602      	mov	r2, r0
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	1ad3      	subs	r3, r2, r3
 8002f0c:	2b02      	cmp	r3, #2
 8002f0e:	d901      	bls.n	8002f14 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002f10:	2303      	movs	r3, #3
 8002f12:	e118      	b.n	8003146 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f14:	4b6c      	ldr	r3, [pc, #432]	; (80030c8 <HAL_RCC_OscConfig+0x4b0>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d0f0      	beq.n	8002f02 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	689b      	ldr	r3, [r3, #8]
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d106      	bne.n	8002f36 <HAL_RCC_OscConfig+0x31e>
 8002f28:	4b66      	ldr	r3, [pc, #408]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002f2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f2c:	4a65      	ldr	r2, [pc, #404]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002f2e:	f043 0301 	orr.w	r3, r3, #1
 8002f32:	6713      	str	r3, [r2, #112]	; 0x70
 8002f34:	e01c      	b.n	8002f70 <HAL_RCC_OscConfig+0x358>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	2b05      	cmp	r3, #5
 8002f3c:	d10c      	bne.n	8002f58 <HAL_RCC_OscConfig+0x340>
 8002f3e:	4b61      	ldr	r3, [pc, #388]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002f40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f42:	4a60      	ldr	r2, [pc, #384]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002f44:	f043 0304 	orr.w	r3, r3, #4
 8002f48:	6713      	str	r3, [r2, #112]	; 0x70
 8002f4a:	4b5e      	ldr	r3, [pc, #376]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002f4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f4e:	4a5d      	ldr	r2, [pc, #372]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002f50:	f043 0301 	orr.w	r3, r3, #1
 8002f54:	6713      	str	r3, [r2, #112]	; 0x70
 8002f56:	e00b      	b.n	8002f70 <HAL_RCC_OscConfig+0x358>
 8002f58:	4b5a      	ldr	r3, [pc, #360]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002f5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f5c:	4a59      	ldr	r2, [pc, #356]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002f5e:	f023 0301 	bic.w	r3, r3, #1
 8002f62:	6713      	str	r3, [r2, #112]	; 0x70
 8002f64:	4b57      	ldr	r3, [pc, #348]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002f66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f68:	4a56      	ldr	r2, [pc, #344]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002f6a:	f023 0304 	bic.w	r3, r3, #4
 8002f6e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d015      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f78:	f7fe fbce 	bl	8001718 <HAL_GetTick>
 8002f7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f7e:	e00a      	b.n	8002f96 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002f80:	f7fe fbca 	bl	8001718 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	d901      	bls.n	8002f96 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002f92:	2303      	movs	r3, #3
 8002f94:	e0d7      	b.n	8003146 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f96:	4b4b      	ldr	r3, [pc, #300]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002f98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f9a:	f003 0302 	and.w	r3, r3, #2
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d0ee      	beq.n	8002f80 <HAL_RCC_OscConfig+0x368>
 8002fa2:	e014      	b.n	8002fce <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fa4:	f7fe fbb8 	bl	8001718 <HAL_GetTick>
 8002fa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002faa:	e00a      	b.n	8002fc2 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002fac:	f7fe fbb4 	bl	8001718 <HAL_GetTick>
 8002fb0:	4602      	mov	r2, r0
 8002fb2:	693b      	ldr	r3, [r7, #16]
 8002fb4:	1ad3      	subs	r3, r2, r3
 8002fb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d901      	bls.n	8002fc2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002fbe:	2303      	movs	r3, #3
 8002fc0:	e0c1      	b.n	8003146 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fc2:	4b40      	ldr	r3, [pc, #256]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002fc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc6:	f003 0302 	and.w	r3, r3, #2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1ee      	bne.n	8002fac <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002fce:	7dfb      	ldrb	r3, [r7, #23]
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d105      	bne.n	8002fe0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fd4:	4b3b      	ldr	r3, [pc, #236]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd8:	4a3a      	ldr	r2, [pc, #232]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002fda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fde:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	699b      	ldr	r3, [r3, #24]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	f000 80ad 	beq.w	8003144 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002fea:	4b36      	ldr	r3, [pc, #216]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8002fec:	689b      	ldr	r3, [r3, #8]
 8002fee:	f003 030c 	and.w	r3, r3, #12
 8002ff2:	2b08      	cmp	r3, #8
 8002ff4:	d060      	beq.n	80030b8 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	2b02      	cmp	r3, #2
 8002ffc:	d145      	bne.n	800308a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ffe:	4b33      	ldr	r3, [pc, #204]	; (80030cc <HAL_RCC_OscConfig+0x4b4>)
 8003000:	2200      	movs	r2, #0
 8003002:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003004:	f7fe fb88 	bl	8001718 <HAL_GetTick>
 8003008:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800300a:	e008      	b.n	800301e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800300c:	f7fe fb84 	bl	8001718 <HAL_GetTick>
 8003010:	4602      	mov	r2, r0
 8003012:	693b      	ldr	r3, [r7, #16]
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	2b02      	cmp	r3, #2
 8003018:	d901      	bls.n	800301e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e093      	b.n	8003146 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800301e:	4b29      	ldr	r3, [pc, #164]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1f0      	bne.n	800300c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	69da      	ldr	r2, [r3, #28]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6a1b      	ldr	r3, [r3, #32]
 8003032:	431a      	orrs	r2, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003038:	019b      	lsls	r3, r3, #6
 800303a:	431a      	orrs	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003040:	085b      	lsrs	r3, r3, #1
 8003042:	3b01      	subs	r3, #1
 8003044:	041b      	lsls	r3, r3, #16
 8003046:	431a      	orrs	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800304c:	061b      	lsls	r3, r3, #24
 800304e:	431a      	orrs	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003054:	071b      	lsls	r3, r3, #28
 8003056:	491b      	ldr	r1, [pc, #108]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 8003058:	4313      	orrs	r3, r2
 800305a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800305c:	4b1b      	ldr	r3, [pc, #108]	; (80030cc <HAL_RCC_OscConfig+0x4b4>)
 800305e:	2201      	movs	r2, #1
 8003060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003062:	f7fe fb59 	bl	8001718 <HAL_GetTick>
 8003066:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003068:	e008      	b.n	800307c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800306a:	f7fe fb55 	bl	8001718 <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	2b02      	cmp	r3, #2
 8003076:	d901      	bls.n	800307c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e064      	b.n	8003146 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800307c:	4b11      	ldr	r3, [pc, #68]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d0f0      	beq.n	800306a <HAL_RCC_OscConfig+0x452>
 8003088:	e05c      	b.n	8003144 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800308a:	4b10      	ldr	r3, [pc, #64]	; (80030cc <HAL_RCC_OscConfig+0x4b4>)
 800308c:	2200      	movs	r2, #0
 800308e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003090:	f7fe fb42 	bl	8001718 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003098:	f7fe fb3e 	bl	8001718 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e04d      	b.n	8003146 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030aa:	4b06      	ldr	r3, [pc, #24]	; (80030c4 <HAL_RCC_OscConfig+0x4ac>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d1f0      	bne.n	8003098 <HAL_RCC_OscConfig+0x480>
 80030b6:	e045      	b.n	8003144 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d107      	bne.n	80030d0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80030c0:	2301      	movs	r3, #1
 80030c2:	e040      	b.n	8003146 <HAL_RCC_OscConfig+0x52e>
 80030c4:	40023800 	.word	0x40023800
 80030c8:	40007000 	.word	0x40007000
 80030cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80030d0:	4b1f      	ldr	r3, [pc, #124]	; (8003150 <HAL_RCC_OscConfig+0x538>)
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	699b      	ldr	r3, [r3, #24]
 80030da:	2b01      	cmp	r3, #1
 80030dc:	d030      	beq.n	8003140 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d129      	bne.n	8003140 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d122      	bne.n	8003140 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030fa:	68fa      	ldr	r2, [r7, #12]
 80030fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003100:	4013      	ands	r3, r2
 8003102:	687a      	ldr	r2, [r7, #4]
 8003104:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003106:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003108:	4293      	cmp	r3, r2
 800310a:	d119      	bne.n	8003140 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003116:	085b      	lsrs	r3, r3, #1
 8003118:	3b01      	subs	r3, #1
 800311a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800311c:	429a      	cmp	r2, r3
 800311e:	d10f      	bne.n	8003140 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800312a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800312c:	429a      	cmp	r2, r3
 800312e:	d107      	bne.n	8003140 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800313a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800313c:	429a      	cmp	r2, r3
 800313e:	d001      	beq.n	8003144 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	e000      	b.n	8003146 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003144:	2300      	movs	r3, #0
}
 8003146:	4618      	mov	r0, r3
 8003148:	3718      	adds	r7, #24
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}
 800314e:	bf00      	nop
 8003150:	40023800 	.word	0x40023800

08003154 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b082      	sub	sp, #8
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d101      	bne.n	8003166 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	e042      	b.n	80031ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800316c:	b2db      	uxtb	r3, r3
 800316e:	2b00      	cmp	r3, #0
 8003170:	d106      	bne.n	8003180 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	f7fe f968 	bl	8001450 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	2224      	movs	r2, #36	; 0x24
 8003184:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	68da      	ldr	r2, [r3, #12]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003196:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003198:	6878      	ldr	r0, [r7, #4]
 800319a:	f000 fa09 	bl	80035b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	691a      	ldr	r2, [r3, #16]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80031ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	695a      	ldr	r2, [r3, #20]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	68da      	ldr	r2, [r3, #12]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	2200      	movs	r2, #0
 80031d2:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2220      	movs	r2, #32
 80031d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2220      	movs	r2, #32
 80031e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2200      	movs	r2, #0
 80031e8:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80031ea:	2300      	movs	r3, #0
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	3708      	adds	r7, #8
 80031f0:	46bd      	mov	sp, r7
 80031f2:	bd80      	pop	{r7, pc}

080031f4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b08a      	sub	sp, #40	; 0x28
 80031f8:	af02      	add	r7, sp, #8
 80031fa:	60f8      	str	r0, [r7, #12]
 80031fc:	60b9      	str	r1, [r7, #8]
 80031fe:	603b      	str	r3, [r7, #0]
 8003200:	4613      	mov	r3, r2
 8003202:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003204:	2300      	movs	r3, #0
 8003206:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800320e:	b2db      	uxtb	r3, r3
 8003210:	2b20      	cmp	r3, #32
 8003212:	d175      	bne.n	8003300 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d002      	beq.n	8003220 <HAL_UART_Transmit+0x2c>
 800321a:	88fb      	ldrh	r3, [r7, #6]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d101      	bne.n	8003224 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	e06e      	b.n	8003302 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2200      	movs	r2, #0
 8003228:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2221      	movs	r2, #33	; 0x21
 800322e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003232:	f7fe fa71 	bl	8001718 <HAL_GetTick>
 8003236:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	88fa      	ldrh	r2, [r7, #6]
 800323c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	88fa      	ldrh	r2, [r7, #6]
 8003242:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800324c:	d108      	bne.n	8003260 <HAL_UART_Transmit+0x6c>
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	691b      	ldr	r3, [r3, #16]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d104      	bne.n	8003260 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003256:	2300      	movs	r3, #0
 8003258:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	61bb      	str	r3, [r7, #24]
 800325e:	e003      	b.n	8003268 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003260:	68bb      	ldr	r3, [r7, #8]
 8003262:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003264:	2300      	movs	r3, #0
 8003266:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003268:	e02e      	b.n	80032c8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	9300      	str	r3, [sp, #0]
 800326e:	697b      	ldr	r3, [r7, #20]
 8003270:	2200      	movs	r2, #0
 8003272:	2180      	movs	r1, #128	; 0x80
 8003274:	68f8      	ldr	r0, [r7, #12]
 8003276:	f000 f8df 	bl	8003438 <UART_WaitOnFlagUntilTimeout>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d005      	beq.n	800328c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	2220      	movs	r2, #32
 8003284:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003288:	2303      	movs	r3, #3
 800328a:	e03a      	b.n	8003302 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800328c:	69fb      	ldr	r3, [r7, #28]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d10b      	bne.n	80032aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003292:	69bb      	ldr	r3, [r7, #24]
 8003294:	881b      	ldrh	r3, [r3, #0]
 8003296:	461a      	mov	r2, r3
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80032a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80032a2:	69bb      	ldr	r3, [r7, #24]
 80032a4:	3302      	adds	r3, #2
 80032a6:	61bb      	str	r3, [r7, #24]
 80032a8:	e007      	b.n	80032ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	781a      	ldrb	r2, [r3, #0]
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	3301      	adds	r3, #1
 80032b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032be:	b29b      	uxth	r3, r3
 80032c0:	3b01      	subs	r3, #1
 80032c2:	b29a      	uxth	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d1cb      	bne.n	800326a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80032d2:	683b      	ldr	r3, [r7, #0]
 80032d4:	9300      	str	r3, [sp, #0]
 80032d6:	697b      	ldr	r3, [r7, #20]
 80032d8:	2200      	movs	r2, #0
 80032da:	2140      	movs	r1, #64	; 0x40
 80032dc:	68f8      	ldr	r0, [r7, #12]
 80032de:	f000 f8ab 	bl	8003438 <UART_WaitOnFlagUntilTimeout>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d005      	beq.n	80032f4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2220      	movs	r2, #32
 80032ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e006      	b.n	8003302 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2220      	movs	r2, #32
 80032f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80032fc:	2300      	movs	r3, #0
 80032fe:	e000      	b.n	8003302 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003300:	2302      	movs	r3, #2
  }
}
 8003302:	4618      	mov	r0, r3
 8003304:	3720      	adds	r7, #32
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}

0800330a <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800330a:	b580      	push	{r7, lr}
 800330c:	b08a      	sub	sp, #40	; 0x28
 800330e:	af02      	add	r7, sp, #8
 8003310:	60f8      	str	r0, [r7, #12]
 8003312:	60b9      	str	r1, [r7, #8]
 8003314:	603b      	str	r3, [r7, #0]
 8003316:	4613      	mov	r3, r2
 8003318:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800331a:	2300      	movs	r3, #0
 800331c:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b20      	cmp	r3, #32
 8003328:	f040 8081 	bne.w	800342e <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800332c:	68bb      	ldr	r3, [r7, #8]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d002      	beq.n	8003338 <HAL_UART_Receive+0x2e>
 8003332:	88fb      	ldrh	r3, [r7, #6]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d101      	bne.n	800333c <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003338:	2301      	movs	r3, #1
 800333a:	e079      	b.n	8003430 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	2200      	movs	r2, #0
 8003340:	645a      	str	r2, [r3, #68]	; 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2222      	movs	r2, #34	; 0x22
 8003346:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	2200      	movs	r2, #0
 800334e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003350:	f7fe f9e2 	bl	8001718 <HAL_GetTick>
 8003354:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	88fa      	ldrh	r2, [r7, #6]
 800335a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	88fa      	ldrh	r2, [r7, #6]
 8003360:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800336a:	d108      	bne.n	800337e <HAL_UART_Receive+0x74>
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	691b      	ldr	r3, [r3, #16]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d104      	bne.n	800337e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8003374:	2300      	movs	r3, #0
 8003376:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	61bb      	str	r3, [r7, #24]
 800337c:	e003      	b.n	8003386 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003382:	2300      	movs	r3, #0
 8003384:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003386:	e047      	b.n	8003418 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	9300      	str	r3, [sp, #0]
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	2200      	movs	r2, #0
 8003390:	2120      	movs	r1, #32
 8003392:	68f8      	ldr	r0, [r7, #12]
 8003394:	f000 f850 	bl	8003438 <UART_WaitOnFlagUntilTimeout>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d005      	beq.n	80033aa <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2220      	movs	r2, #32
 80033a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        return HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	e042      	b.n	8003430 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d10c      	bne.n	80033ca <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033bc:	b29a      	uxth	r2, r3
 80033be:	69bb      	ldr	r3, [r7, #24]
 80033c0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80033c2:	69bb      	ldr	r3, [r7, #24]
 80033c4:	3302      	adds	r3, #2
 80033c6:	61bb      	str	r3, [r7, #24]
 80033c8:	e01f      	b.n	800340a <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80033d2:	d007      	beq.n	80033e4 <HAL_UART_Receive+0xda>
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d10a      	bne.n	80033f2 <HAL_UART_Receive+0xe8>
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	691b      	ldr	r3, [r3, #16]
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d106      	bne.n	80033f2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	b2da      	uxtb	r2, r3
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	701a      	strb	r2, [r3, #0]
 80033f0:	e008      	b.n	8003404 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033fe:	b2da      	uxtb	r2, r3
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003404:	69fb      	ldr	r3, [r7, #28]
 8003406:	3301      	adds	r3, #1
 8003408:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800340e:	b29b      	uxth	r3, r3
 8003410:	3b01      	subs	r3, #1
 8003412:	b29a      	uxth	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800341c:	b29b      	uxth	r3, r3
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1b2      	bne.n	8003388 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	2220      	movs	r2, #32
 8003426:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    return HAL_OK;
 800342a:	2300      	movs	r3, #0
 800342c:	e000      	b.n	8003430 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800342e:	2302      	movs	r3, #2
  }
}
 8003430:	4618      	mov	r0, r3
 8003432:	3720      	adds	r7, #32
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}

08003438 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b086      	sub	sp, #24
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	603b      	str	r3, [r7, #0]
 8003444:	4613      	mov	r3, r2
 8003446:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003448:	e03b      	b.n	80034c2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800344a:	6a3b      	ldr	r3, [r7, #32]
 800344c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003450:	d037      	beq.n	80034c2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003452:	f7fe f961 	bl	8001718 <HAL_GetTick>
 8003456:	4602      	mov	r2, r0
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	6a3a      	ldr	r2, [r7, #32]
 800345e:	429a      	cmp	r2, r3
 8003460:	d302      	bcc.n	8003468 <UART_WaitOnFlagUntilTimeout+0x30>
 8003462:	6a3b      	ldr	r3, [r7, #32]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d101      	bne.n	800346c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003468:	2303      	movs	r3, #3
 800346a:	e03a      	b.n	80034e2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	68db      	ldr	r3, [r3, #12]
 8003472:	f003 0304 	and.w	r3, r3, #4
 8003476:	2b00      	cmp	r3, #0
 8003478:	d023      	beq.n	80034c2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	2b80      	cmp	r3, #128	; 0x80
 800347e:	d020      	beq.n	80034c2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003480:	68bb      	ldr	r3, [r7, #8]
 8003482:	2b40      	cmp	r3, #64	; 0x40
 8003484:	d01d      	beq.n	80034c2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 0308 	and.w	r3, r3, #8
 8003490:	2b08      	cmp	r3, #8
 8003492:	d116      	bne.n	80034c2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003494:	2300      	movs	r3, #0
 8003496:	617b      	str	r3, [r7, #20]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	617b      	str	r3, [r7, #20]
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	617b      	str	r3, [r7, #20]
 80034a8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034aa:	68f8      	ldr	r0, [r7, #12]
 80034ac:	f000 f81d 	bl	80034ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	2208      	movs	r2, #8
 80034b4:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2200      	movs	r2, #0
 80034ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e00f      	b.n	80034e2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681a      	ldr	r2, [r3, #0]
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	4013      	ands	r3, r2
 80034cc:	68ba      	ldr	r2, [r7, #8]
 80034ce:	429a      	cmp	r2, r3
 80034d0:	bf0c      	ite	eq
 80034d2:	2301      	moveq	r3, #1
 80034d4:	2300      	movne	r3, #0
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	461a      	mov	r2, r3
 80034da:	79fb      	ldrb	r3, [r7, #7]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d0b4      	beq.n	800344a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3718      	adds	r7, #24
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034ea:	b480      	push	{r7}
 80034ec:	b095      	sub	sp, #84	; 0x54
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	330c      	adds	r3, #12
 80034f8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034fc:	e853 3f00 	ldrex	r3, [r3]
 8003500:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003504:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003508:	64fb      	str	r3, [r7, #76]	; 0x4c
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	330c      	adds	r3, #12
 8003510:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003512:	643a      	str	r2, [r7, #64]	; 0x40
 8003514:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003516:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003518:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800351a:	e841 2300 	strex	r3, r2, [r1]
 800351e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003520:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003522:	2b00      	cmp	r3, #0
 8003524:	d1e5      	bne.n	80034f2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	3314      	adds	r3, #20
 800352c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800352e:	6a3b      	ldr	r3, [r7, #32]
 8003530:	e853 3f00 	ldrex	r3, [r3]
 8003534:	61fb      	str	r3, [r7, #28]
   return(result);
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	f023 0301 	bic.w	r3, r3, #1
 800353c:	64bb      	str	r3, [r7, #72]	; 0x48
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	3314      	adds	r3, #20
 8003544:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003546:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003548:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800354a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800354c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800354e:	e841 2300 	strex	r3, r2, [r1]
 8003552:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003556:	2b00      	cmp	r3, #0
 8003558:	d1e5      	bne.n	8003526 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800355e:	2b01      	cmp	r3, #1
 8003560:	d119      	bne.n	8003596 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	330c      	adds	r3, #12
 8003568:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	e853 3f00 	ldrex	r3, [r3]
 8003570:	60bb      	str	r3, [r7, #8]
   return(result);
 8003572:	68bb      	ldr	r3, [r7, #8]
 8003574:	f023 0310 	bic.w	r3, r3, #16
 8003578:	647b      	str	r3, [r7, #68]	; 0x44
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	330c      	adds	r3, #12
 8003580:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003582:	61ba      	str	r2, [r7, #24]
 8003584:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003586:	6979      	ldr	r1, [r7, #20]
 8003588:	69ba      	ldr	r2, [r7, #24]
 800358a:	e841 2300 	strex	r3, r2, [r1]
 800358e:	613b      	str	r3, [r7, #16]
   return(result);
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d1e5      	bne.n	8003562 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2220      	movs	r2, #32
 800359a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	631a      	str	r2, [r3, #48]	; 0x30
}
 80035a4:	bf00      	nop
 80035a6:	3754      	adds	r7, #84	; 0x54
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr

080035b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80035b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80035b4:	b0c0      	sub	sp, #256	; 0x100
 80035b6:	af00      	add	r7, sp, #0
 80035b8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80035bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80035c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035cc:	68d9      	ldr	r1, [r3, #12]
 80035ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	ea40 0301 	orr.w	r3, r0, r1
 80035d8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80035da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035de:	689a      	ldr	r2, [r3, #8]
 80035e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035e4:	691b      	ldr	r3, [r3, #16]
 80035e6:	431a      	orrs	r2, r3
 80035e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035ec:	695b      	ldr	r3, [r3, #20]
 80035ee:	431a      	orrs	r2, r3
 80035f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80035f4:	69db      	ldr	r3, [r3, #28]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80035fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	68db      	ldr	r3, [r3, #12]
 8003604:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003608:	f021 010c 	bic.w	r1, r1, #12
 800360c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003616:	430b      	orrs	r3, r1
 8003618:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800361a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	695b      	ldr	r3, [r3, #20]
 8003622:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800362a:	6999      	ldr	r1, [r3, #24]
 800362c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003630:	681a      	ldr	r2, [r3, #0]
 8003632:	ea40 0301 	orr.w	r3, r0, r1
 8003636:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	4b8f      	ldr	r3, [pc, #572]	; (800387c <UART_SetConfig+0x2cc>)
 8003640:	429a      	cmp	r2, r3
 8003642:	d005      	beq.n	8003650 <UART_SetConfig+0xa0>
 8003644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	4b8d      	ldr	r3, [pc, #564]	; (8003880 <UART_SetConfig+0x2d0>)
 800364c:	429a      	cmp	r2, r3
 800364e:	d104      	bne.n	800365a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003650:	f7fe ffa6 	bl	80025a0 <HAL_RCC_GetPCLK2Freq>
 8003654:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003658:	e003      	b.n	8003662 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800365a:	f7fe ff8d 	bl	8002578 <HAL_RCC_GetPCLK1Freq>
 800365e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003666:	69db      	ldr	r3, [r3, #28]
 8003668:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800366c:	f040 810c 	bne.w	8003888 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003670:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003674:	2200      	movs	r2, #0
 8003676:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800367a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800367e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003682:	4622      	mov	r2, r4
 8003684:	462b      	mov	r3, r5
 8003686:	1891      	adds	r1, r2, r2
 8003688:	65b9      	str	r1, [r7, #88]	; 0x58
 800368a:	415b      	adcs	r3, r3
 800368c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800368e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003692:	4621      	mov	r1, r4
 8003694:	eb12 0801 	adds.w	r8, r2, r1
 8003698:	4629      	mov	r1, r5
 800369a:	eb43 0901 	adc.w	r9, r3, r1
 800369e:	f04f 0200 	mov.w	r2, #0
 80036a2:	f04f 0300 	mov.w	r3, #0
 80036a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80036aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80036ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80036b2:	4690      	mov	r8, r2
 80036b4:	4699      	mov	r9, r3
 80036b6:	4623      	mov	r3, r4
 80036b8:	eb18 0303 	adds.w	r3, r8, r3
 80036bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80036c0:	462b      	mov	r3, r5
 80036c2:	eb49 0303 	adc.w	r3, r9, r3
 80036c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80036ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80036d6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80036da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80036de:	460b      	mov	r3, r1
 80036e0:	18db      	adds	r3, r3, r3
 80036e2:	653b      	str	r3, [r7, #80]	; 0x50
 80036e4:	4613      	mov	r3, r2
 80036e6:	eb42 0303 	adc.w	r3, r2, r3
 80036ea:	657b      	str	r3, [r7, #84]	; 0x54
 80036ec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80036f0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80036f4:	f7fc fddc 	bl	80002b0 <__aeabi_uldivmod>
 80036f8:	4602      	mov	r2, r0
 80036fa:	460b      	mov	r3, r1
 80036fc:	4b61      	ldr	r3, [pc, #388]	; (8003884 <UART_SetConfig+0x2d4>)
 80036fe:	fba3 2302 	umull	r2, r3, r3, r2
 8003702:	095b      	lsrs	r3, r3, #5
 8003704:	011c      	lsls	r4, r3, #4
 8003706:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800370a:	2200      	movs	r2, #0
 800370c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003710:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003714:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003718:	4642      	mov	r2, r8
 800371a:	464b      	mov	r3, r9
 800371c:	1891      	adds	r1, r2, r2
 800371e:	64b9      	str	r1, [r7, #72]	; 0x48
 8003720:	415b      	adcs	r3, r3
 8003722:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003724:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003728:	4641      	mov	r1, r8
 800372a:	eb12 0a01 	adds.w	sl, r2, r1
 800372e:	4649      	mov	r1, r9
 8003730:	eb43 0b01 	adc.w	fp, r3, r1
 8003734:	f04f 0200 	mov.w	r2, #0
 8003738:	f04f 0300 	mov.w	r3, #0
 800373c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003740:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003744:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003748:	4692      	mov	sl, r2
 800374a:	469b      	mov	fp, r3
 800374c:	4643      	mov	r3, r8
 800374e:	eb1a 0303 	adds.w	r3, sl, r3
 8003752:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003756:	464b      	mov	r3, r9
 8003758:	eb4b 0303 	adc.w	r3, fp, r3
 800375c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8003760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800376c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8003770:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003774:	460b      	mov	r3, r1
 8003776:	18db      	adds	r3, r3, r3
 8003778:	643b      	str	r3, [r7, #64]	; 0x40
 800377a:	4613      	mov	r3, r2
 800377c:	eb42 0303 	adc.w	r3, r2, r3
 8003780:	647b      	str	r3, [r7, #68]	; 0x44
 8003782:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003786:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800378a:	f7fc fd91 	bl	80002b0 <__aeabi_uldivmod>
 800378e:	4602      	mov	r2, r0
 8003790:	460b      	mov	r3, r1
 8003792:	4611      	mov	r1, r2
 8003794:	4b3b      	ldr	r3, [pc, #236]	; (8003884 <UART_SetConfig+0x2d4>)
 8003796:	fba3 2301 	umull	r2, r3, r3, r1
 800379a:	095b      	lsrs	r3, r3, #5
 800379c:	2264      	movs	r2, #100	; 0x64
 800379e:	fb02 f303 	mul.w	r3, r2, r3
 80037a2:	1acb      	subs	r3, r1, r3
 80037a4:	00db      	lsls	r3, r3, #3
 80037a6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80037aa:	4b36      	ldr	r3, [pc, #216]	; (8003884 <UART_SetConfig+0x2d4>)
 80037ac:	fba3 2302 	umull	r2, r3, r3, r2
 80037b0:	095b      	lsrs	r3, r3, #5
 80037b2:	005b      	lsls	r3, r3, #1
 80037b4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80037b8:	441c      	add	r4, r3
 80037ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80037be:	2200      	movs	r2, #0
 80037c0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80037c4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80037c8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80037cc:	4642      	mov	r2, r8
 80037ce:	464b      	mov	r3, r9
 80037d0:	1891      	adds	r1, r2, r2
 80037d2:	63b9      	str	r1, [r7, #56]	; 0x38
 80037d4:	415b      	adcs	r3, r3
 80037d6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037d8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80037dc:	4641      	mov	r1, r8
 80037de:	1851      	adds	r1, r2, r1
 80037e0:	6339      	str	r1, [r7, #48]	; 0x30
 80037e2:	4649      	mov	r1, r9
 80037e4:	414b      	adcs	r3, r1
 80037e6:	637b      	str	r3, [r7, #52]	; 0x34
 80037e8:	f04f 0200 	mov.w	r2, #0
 80037ec:	f04f 0300 	mov.w	r3, #0
 80037f0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80037f4:	4659      	mov	r1, fp
 80037f6:	00cb      	lsls	r3, r1, #3
 80037f8:	4651      	mov	r1, sl
 80037fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037fe:	4651      	mov	r1, sl
 8003800:	00ca      	lsls	r2, r1, #3
 8003802:	4610      	mov	r0, r2
 8003804:	4619      	mov	r1, r3
 8003806:	4603      	mov	r3, r0
 8003808:	4642      	mov	r2, r8
 800380a:	189b      	adds	r3, r3, r2
 800380c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003810:	464b      	mov	r3, r9
 8003812:	460a      	mov	r2, r1
 8003814:	eb42 0303 	adc.w	r3, r2, r3
 8003818:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800381c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8003828:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800382c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8003830:	460b      	mov	r3, r1
 8003832:	18db      	adds	r3, r3, r3
 8003834:	62bb      	str	r3, [r7, #40]	; 0x28
 8003836:	4613      	mov	r3, r2
 8003838:	eb42 0303 	adc.w	r3, r2, r3
 800383c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800383e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003842:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8003846:	f7fc fd33 	bl	80002b0 <__aeabi_uldivmod>
 800384a:	4602      	mov	r2, r0
 800384c:	460b      	mov	r3, r1
 800384e:	4b0d      	ldr	r3, [pc, #52]	; (8003884 <UART_SetConfig+0x2d4>)
 8003850:	fba3 1302 	umull	r1, r3, r3, r2
 8003854:	095b      	lsrs	r3, r3, #5
 8003856:	2164      	movs	r1, #100	; 0x64
 8003858:	fb01 f303 	mul.w	r3, r1, r3
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	00db      	lsls	r3, r3, #3
 8003860:	3332      	adds	r3, #50	; 0x32
 8003862:	4a08      	ldr	r2, [pc, #32]	; (8003884 <UART_SetConfig+0x2d4>)
 8003864:	fba2 2303 	umull	r2, r3, r2, r3
 8003868:	095b      	lsrs	r3, r3, #5
 800386a:	f003 0207 	and.w	r2, r3, #7
 800386e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4422      	add	r2, r4
 8003876:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003878:	e106      	b.n	8003a88 <UART_SetConfig+0x4d8>
 800387a:	bf00      	nop
 800387c:	40011000 	.word	0x40011000
 8003880:	40011400 	.word	0x40011400
 8003884:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003888:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800388c:	2200      	movs	r2, #0
 800388e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8003892:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003896:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800389a:	4642      	mov	r2, r8
 800389c:	464b      	mov	r3, r9
 800389e:	1891      	adds	r1, r2, r2
 80038a0:	6239      	str	r1, [r7, #32]
 80038a2:	415b      	adcs	r3, r3
 80038a4:	627b      	str	r3, [r7, #36]	; 0x24
 80038a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80038aa:	4641      	mov	r1, r8
 80038ac:	1854      	adds	r4, r2, r1
 80038ae:	4649      	mov	r1, r9
 80038b0:	eb43 0501 	adc.w	r5, r3, r1
 80038b4:	f04f 0200 	mov.w	r2, #0
 80038b8:	f04f 0300 	mov.w	r3, #0
 80038bc:	00eb      	lsls	r3, r5, #3
 80038be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038c2:	00e2      	lsls	r2, r4, #3
 80038c4:	4614      	mov	r4, r2
 80038c6:	461d      	mov	r5, r3
 80038c8:	4643      	mov	r3, r8
 80038ca:	18e3      	adds	r3, r4, r3
 80038cc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80038d0:	464b      	mov	r3, r9
 80038d2:	eb45 0303 	adc.w	r3, r5, r3
 80038d6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80038da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80038e6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80038ea:	f04f 0200 	mov.w	r2, #0
 80038ee:	f04f 0300 	mov.w	r3, #0
 80038f2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80038f6:	4629      	mov	r1, r5
 80038f8:	008b      	lsls	r3, r1, #2
 80038fa:	4621      	mov	r1, r4
 80038fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003900:	4621      	mov	r1, r4
 8003902:	008a      	lsls	r2, r1, #2
 8003904:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003908:	f7fc fcd2 	bl	80002b0 <__aeabi_uldivmod>
 800390c:	4602      	mov	r2, r0
 800390e:	460b      	mov	r3, r1
 8003910:	4b60      	ldr	r3, [pc, #384]	; (8003a94 <UART_SetConfig+0x4e4>)
 8003912:	fba3 2302 	umull	r2, r3, r3, r2
 8003916:	095b      	lsrs	r3, r3, #5
 8003918:	011c      	lsls	r4, r3, #4
 800391a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800391e:	2200      	movs	r2, #0
 8003920:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003924:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003928:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800392c:	4642      	mov	r2, r8
 800392e:	464b      	mov	r3, r9
 8003930:	1891      	adds	r1, r2, r2
 8003932:	61b9      	str	r1, [r7, #24]
 8003934:	415b      	adcs	r3, r3
 8003936:	61fb      	str	r3, [r7, #28]
 8003938:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800393c:	4641      	mov	r1, r8
 800393e:	1851      	adds	r1, r2, r1
 8003940:	6139      	str	r1, [r7, #16]
 8003942:	4649      	mov	r1, r9
 8003944:	414b      	adcs	r3, r1
 8003946:	617b      	str	r3, [r7, #20]
 8003948:	f04f 0200 	mov.w	r2, #0
 800394c:	f04f 0300 	mov.w	r3, #0
 8003950:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003954:	4659      	mov	r1, fp
 8003956:	00cb      	lsls	r3, r1, #3
 8003958:	4651      	mov	r1, sl
 800395a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800395e:	4651      	mov	r1, sl
 8003960:	00ca      	lsls	r2, r1, #3
 8003962:	4610      	mov	r0, r2
 8003964:	4619      	mov	r1, r3
 8003966:	4603      	mov	r3, r0
 8003968:	4642      	mov	r2, r8
 800396a:	189b      	adds	r3, r3, r2
 800396c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003970:	464b      	mov	r3, r9
 8003972:	460a      	mov	r2, r1
 8003974:	eb42 0303 	adc.w	r3, r2, r3
 8003978:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800397c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	67bb      	str	r3, [r7, #120]	; 0x78
 8003986:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003988:	f04f 0200 	mov.w	r2, #0
 800398c:	f04f 0300 	mov.w	r3, #0
 8003990:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003994:	4649      	mov	r1, r9
 8003996:	008b      	lsls	r3, r1, #2
 8003998:	4641      	mov	r1, r8
 800399a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800399e:	4641      	mov	r1, r8
 80039a0:	008a      	lsls	r2, r1, #2
 80039a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80039a6:	f7fc fc83 	bl	80002b0 <__aeabi_uldivmod>
 80039aa:	4602      	mov	r2, r0
 80039ac:	460b      	mov	r3, r1
 80039ae:	4611      	mov	r1, r2
 80039b0:	4b38      	ldr	r3, [pc, #224]	; (8003a94 <UART_SetConfig+0x4e4>)
 80039b2:	fba3 2301 	umull	r2, r3, r3, r1
 80039b6:	095b      	lsrs	r3, r3, #5
 80039b8:	2264      	movs	r2, #100	; 0x64
 80039ba:	fb02 f303 	mul.w	r3, r2, r3
 80039be:	1acb      	subs	r3, r1, r3
 80039c0:	011b      	lsls	r3, r3, #4
 80039c2:	3332      	adds	r3, #50	; 0x32
 80039c4:	4a33      	ldr	r2, [pc, #204]	; (8003a94 <UART_SetConfig+0x4e4>)
 80039c6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ca:	095b      	lsrs	r3, r3, #5
 80039cc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80039d0:	441c      	add	r4, r3
 80039d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80039d6:	2200      	movs	r2, #0
 80039d8:	673b      	str	r3, [r7, #112]	; 0x70
 80039da:	677a      	str	r2, [r7, #116]	; 0x74
 80039dc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80039e0:	4642      	mov	r2, r8
 80039e2:	464b      	mov	r3, r9
 80039e4:	1891      	adds	r1, r2, r2
 80039e6:	60b9      	str	r1, [r7, #8]
 80039e8:	415b      	adcs	r3, r3
 80039ea:	60fb      	str	r3, [r7, #12]
 80039ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80039f0:	4641      	mov	r1, r8
 80039f2:	1851      	adds	r1, r2, r1
 80039f4:	6039      	str	r1, [r7, #0]
 80039f6:	4649      	mov	r1, r9
 80039f8:	414b      	adcs	r3, r1
 80039fa:	607b      	str	r3, [r7, #4]
 80039fc:	f04f 0200 	mov.w	r2, #0
 8003a00:	f04f 0300 	mov.w	r3, #0
 8003a04:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003a08:	4659      	mov	r1, fp
 8003a0a:	00cb      	lsls	r3, r1, #3
 8003a0c:	4651      	mov	r1, sl
 8003a0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003a12:	4651      	mov	r1, sl
 8003a14:	00ca      	lsls	r2, r1, #3
 8003a16:	4610      	mov	r0, r2
 8003a18:	4619      	mov	r1, r3
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	4642      	mov	r2, r8
 8003a1e:	189b      	adds	r3, r3, r2
 8003a20:	66bb      	str	r3, [r7, #104]	; 0x68
 8003a22:	464b      	mov	r3, r9
 8003a24:	460a      	mov	r2, r1
 8003a26:	eb42 0303 	adc.w	r3, r2, r3
 8003a2a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	2200      	movs	r2, #0
 8003a34:	663b      	str	r3, [r7, #96]	; 0x60
 8003a36:	667a      	str	r2, [r7, #100]	; 0x64
 8003a38:	f04f 0200 	mov.w	r2, #0
 8003a3c:	f04f 0300 	mov.w	r3, #0
 8003a40:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8003a44:	4649      	mov	r1, r9
 8003a46:	008b      	lsls	r3, r1, #2
 8003a48:	4641      	mov	r1, r8
 8003a4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003a4e:	4641      	mov	r1, r8
 8003a50:	008a      	lsls	r2, r1, #2
 8003a52:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003a56:	f7fc fc2b 	bl	80002b0 <__aeabi_uldivmod>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	460b      	mov	r3, r1
 8003a5e:	4b0d      	ldr	r3, [pc, #52]	; (8003a94 <UART_SetConfig+0x4e4>)
 8003a60:	fba3 1302 	umull	r1, r3, r3, r2
 8003a64:	095b      	lsrs	r3, r3, #5
 8003a66:	2164      	movs	r1, #100	; 0x64
 8003a68:	fb01 f303 	mul.w	r3, r1, r3
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	011b      	lsls	r3, r3, #4
 8003a70:	3332      	adds	r3, #50	; 0x32
 8003a72:	4a08      	ldr	r2, [pc, #32]	; (8003a94 <UART_SetConfig+0x4e4>)
 8003a74:	fba2 2303 	umull	r2, r3, r2, r3
 8003a78:	095b      	lsrs	r3, r3, #5
 8003a7a:	f003 020f 	and.w	r2, r3, #15
 8003a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4422      	add	r2, r4
 8003a86:	609a      	str	r2, [r3, #8]
}
 8003a88:	bf00      	nop
 8003a8a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003a94:	51eb851f 	.word	0x51eb851f

08003a98 <_vsiprintf_r>:
 8003a98:	b500      	push	{lr}
 8003a9a:	b09b      	sub	sp, #108	; 0x6c
 8003a9c:	9100      	str	r1, [sp, #0]
 8003a9e:	9104      	str	r1, [sp, #16]
 8003aa0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003aa4:	9105      	str	r1, [sp, #20]
 8003aa6:	9102      	str	r1, [sp, #8]
 8003aa8:	4905      	ldr	r1, [pc, #20]	; (8003ac0 <_vsiprintf_r+0x28>)
 8003aaa:	9103      	str	r1, [sp, #12]
 8003aac:	4669      	mov	r1, sp
 8003aae:	f000 f999 	bl	8003de4 <_svfiprintf_r>
 8003ab2:	9b00      	ldr	r3, [sp, #0]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	701a      	strb	r2, [r3, #0]
 8003ab8:	b01b      	add	sp, #108	; 0x6c
 8003aba:	f85d fb04 	ldr.w	pc, [sp], #4
 8003abe:	bf00      	nop
 8003ac0:	ffff0208 	.word	0xffff0208

08003ac4 <vsiprintf>:
 8003ac4:	4613      	mov	r3, r2
 8003ac6:	460a      	mov	r2, r1
 8003ac8:	4601      	mov	r1, r0
 8003aca:	4802      	ldr	r0, [pc, #8]	; (8003ad4 <vsiprintf+0x10>)
 8003acc:	6800      	ldr	r0, [r0, #0]
 8003ace:	f7ff bfe3 	b.w	8003a98 <_vsiprintf_r>
 8003ad2:	bf00      	nop
 8003ad4:	20000068 	.word	0x20000068

08003ad8 <memset>:
 8003ad8:	4402      	add	r2, r0
 8003ada:	4603      	mov	r3, r0
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d100      	bne.n	8003ae2 <memset+0xa>
 8003ae0:	4770      	bx	lr
 8003ae2:	f803 1b01 	strb.w	r1, [r3], #1
 8003ae6:	e7f9      	b.n	8003adc <memset+0x4>

08003ae8 <__errno>:
 8003ae8:	4b01      	ldr	r3, [pc, #4]	; (8003af0 <__errno+0x8>)
 8003aea:	6818      	ldr	r0, [r3, #0]
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	20000068 	.word	0x20000068

08003af4 <__libc_init_array>:
 8003af4:	b570      	push	{r4, r5, r6, lr}
 8003af6:	4d0d      	ldr	r5, [pc, #52]	; (8003b2c <__libc_init_array+0x38>)
 8003af8:	4c0d      	ldr	r4, [pc, #52]	; (8003b30 <__libc_init_array+0x3c>)
 8003afa:	1b64      	subs	r4, r4, r5
 8003afc:	10a4      	asrs	r4, r4, #2
 8003afe:	2600      	movs	r6, #0
 8003b00:	42a6      	cmp	r6, r4
 8003b02:	d109      	bne.n	8003b18 <__libc_init_array+0x24>
 8003b04:	4d0b      	ldr	r5, [pc, #44]	; (8003b34 <__libc_init_array+0x40>)
 8003b06:	4c0c      	ldr	r4, [pc, #48]	; (8003b38 <__libc_init_array+0x44>)
 8003b08:	f000 fc6a 	bl	80043e0 <_init>
 8003b0c:	1b64      	subs	r4, r4, r5
 8003b0e:	10a4      	asrs	r4, r4, #2
 8003b10:	2600      	movs	r6, #0
 8003b12:	42a6      	cmp	r6, r4
 8003b14:	d105      	bne.n	8003b22 <__libc_init_array+0x2e>
 8003b16:	bd70      	pop	{r4, r5, r6, pc}
 8003b18:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b1c:	4798      	blx	r3
 8003b1e:	3601      	adds	r6, #1
 8003b20:	e7ee      	b.n	8003b00 <__libc_init_array+0xc>
 8003b22:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b26:	4798      	blx	r3
 8003b28:	3601      	adds	r6, #1
 8003b2a:	e7f2      	b.n	8003b12 <__libc_init_array+0x1e>
 8003b2c:	080046c4 	.word	0x080046c4
 8003b30:	080046c4 	.word	0x080046c4
 8003b34:	080046c4 	.word	0x080046c4
 8003b38:	080046c8 	.word	0x080046c8

08003b3c <__retarget_lock_acquire_recursive>:
 8003b3c:	4770      	bx	lr

08003b3e <__retarget_lock_release_recursive>:
 8003b3e:	4770      	bx	lr

08003b40 <_free_r>:
 8003b40:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003b42:	2900      	cmp	r1, #0
 8003b44:	d044      	beq.n	8003bd0 <_free_r+0x90>
 8003b46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b4a:	9001      	str	r0, [sp, #4]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	f1a1 0404 	sub.w	r4, r1, #4
 8003b52:	bfb8      	it	lt
 8003b54:	18e4      	addlt	r4, r4, r3
 8003b56:	f000 f8df 	bl	8003d18 <__malloc_lock>
 8003b5a:	4a1e      	ldr	r2, [pc, #120]	; (8003bd4 <_free_r+0x94>)
 8003b5c:	9801      	ldr	r0, [sp, #4]
 8003b5e:	6813      	ldr	r3, [r2, #0]
 8003b60:	b933      	cbnz	r3, 8003b70 <_free_r+0x30>
 8003b62:	6063      	str	r3, [r4, #4]
 8003b64:	6014      	str	r4, [r2, #0]
 8003b66:	b003      	add	sp, #12
 8003b68:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003b6c:	f000 b8da 	b.w	8003d24 <__malloc_unlock>
 8003b70:	42a3      	cmp	r3, r4
 8003b72:	d908      	bls.n	8003b86 <_free_r+0x46>
 8003b74:	6825      	ldr	r5, [r4, #0]
 8003b76:	1961      	adds	r1, r4, r5
 8003b78:	428b      	cmp	r3, r1
 8003b7a:	bf01      	itttt	eq
 8003b7c:	6819      	ldreq	r1, [r3, #0]
 8003b7e:	685b      	ldreq	r3, [r3, #4]
 8003b80:	1949      	addeq	r1, r1, r5
 8003b82:	6021      	streq	r1, [r4, #0]
 8003b84:	e7ed      	b.n	8003b62 <_free_r+0x22>
 8003b86:	461a      	mov	r2, r3
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	b10b      	cbz	r3, 8003b90 <_free_r+0x50>
 8003b8c:	42a3      	cmp	r3, r4
 8003b8e:	d9fa      	bls.n	8003b86 <_free_r+0x46>
 8003b90:	6811      	ldr	r1, [r2, #0]
 8003b92:	1855      	adds	r5, r2, r1
 8003b94:	42a5      	cmp	r5, r4
 8003b96:	d10b      	bne.n	8003bb0 <_free_r+0x70>
 8003b98:	6824      	ldr	r4, [r4, #0]
 8003b9a:	4421      	add	r1, r4
 8003b9c:	1854      	adds	r4, r2, r1
 8003b9e:	42a3      	cmp	r3, r4
 8003ba0:	6011      	str	r1, [r2, #0]
 8003ba2:	d1e0      	bne.n	8003b66 <_free_r+0x26>
 8003ba4:	681c      	ldr	r4, [r3, #0]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	6053      	str	r3, [r2, #4]
 8003baa:	440c      	add	r4, r1
 8003bac:	6014      	str	r4, [r2, #0]
 8003bae:	e7da      	b.n	8003b66 <_free_r+0x26>
 8003bb0:	d902      	bls.n	8003bb8 <_free_r+0x78>
 8003bb2:	230c      	movs	r3, #12
 8003bb4:	6003      	str	r3, [r0, #0]
 8003bb6:	e7d6      	b.n	8003b66 <_free_r+0x26>
 8003bb8:	6825      	ldr	r5, [r4, #0]
 8003bba:	1961      	adds	r1, r4, r5
 8003bbc:	428b      	cmp	r3, r1
 8003bbe:	bf04      	itt	eq
 8003bc0:	6819      	ldreq	r1, [r3, #0]
 8003bc2:	685b      	ldreq	r3, [r3, #4]
 8003bc4:	6063      	str	r3, [r4, #4]
 8003bc6:	bf04      	itt	eq
 8003bc8:	1949      	addeq	r1, r1, r5
 8003bca:	6021      	streq	r1, [r4, #0]
 8003bcc:	6054      	str	r4, [r2, #4]
 8003bce:	e7ca      	b.n	8003b66 <_free_r+0x26>
 8003bd0:	b003      	add	sp, #12
 8003bd2:	bd30      	pop	{r4, r5, pc}
 8003bd4:	2000039c 	.word	0x2000039c

08003bd8 <sbrk_aligned>:
 8003bd8:	b570      	push	{r4, r5, r6, lr}
 8003bda:	4e0e      	ldr	r6, [pc, #56]	; (8003c14 <sbrk_aligned+0x3c>)
 8003bdc:	460c      	mov	r4, r1
 8003bde:	6831      	ldr	r1, [r6, #0]
 8003be0:	4605      	mov	r5, r0
 8003be2:	b911      	cbnz	r1, 8003bea <sbrk_aligned+0x12>
 8003be4:	f000 fba6 	bl	8004334 <_sbrk_r>
 8003be8:	6030      	str	r0, [r6, #0]
 8003bea:	4621      	mov	r1, r4
 8003bec:	4628      	mov	r0, r5
 8003bee:	f000 fba1 	bl	8004334 <_sbrk_r>
 8003bf2:	1c43      	adds	r3, r0, #1
 8003bf4:	d00a      	beq.n	8003c0c <sbrk_aligned+0x34>
 8003bf6:	1cc4      	adds	r4, r0, #3
 8003bf8:	f024 0403 	bic.w	r4, r4, #3
 8003bfc:	42a0      	cmp	r0, r4
 8003bfe:	d007      	beq.n	8003c10 <sbrk_aligned+0x38>
 8003c00:	1a21      	subs	r1, r4, r0
 8003c02:	4628      	mov	r0, r5
 8003c04:	f000 fb96 	bl	8004334 <_sbrk_r>
 8003c08:	3001      	adds	r0, #1
 8003c0a:	d101      	bne.n	8003c10 <sbrk_aligned+0x38>
 8003c0c:	f04f 34ff 	mov.w	r4, #4294967295
 8003c10:	4620      	mov	r0, r4
 8003c12:	bd70      	pop	{r4, r5, r6, pc}
 8003c14:	200003a0 	.word	0x200003a0

08003c18 <_malloc_r>:
 8003c18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003c1c:	1ccd      	adds	r5, r1, #3
 8003c1e:	f025 0503 	bic.w	r5, r5, #3
 8003c22:	3508      	adds	r5, #8
 8003c24:	2d0c      	cmp	r5, #12
 8003c26:	bf38      	it	cc
 8003c28:	250c      	movcc	r5, #12
 8003c2a:	2d00      	cmp	r5, #0
 8003c2c:	4607      	mov	r7, r0
 8003c2e:	db01      	blt.n	8003c34 <_malloc_r+0x1c>
 8003c30:	42a9      	cmp	r1, r5
 8003c32:	d905      	bls.n	8003c40 <_malloc_r+0x28>
 8003c34:	230c      	movs	r3, #12
 8003c36:	603b      	str	r3, [r7, #0]
 8003c38:	2600      	movs	r6, #0
 8003c3a:	4630      	mov	r0, r6
 8003c3c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003c40:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003d14 <_malloc_r+0xfc>
 8003c44:	f000 f868 	bl	8003d18 <__malloc_lock>
 8003c48:	f8d8 3000 	ldr.w	r3, [r8]
 8003c4c:	461c      	mov	r4, r3
 8003c4e:	bb5c      	cbnz	r4, 8003ca8 <_malloc_r+0x90>
 8003c50:	4629      	mov	r1, r5
 8003c52:	4638      	mov	r0, r7
 8003c54:	f7ff ffc0 	bl	8003bd8 <sbrk_aligned>
 8003c58:	1c43      	adds	r3, r0, #1
 8003c5a:	4604      	mov	r4, r0
 8003c5c:	d155      	bne.n	8003d0a <_malloc_r+0xf2>
 8003c5e:	f8d8 4000 	ldr.w	r4, [r8]
 8003c62:	4626      	mov	r6, r4
 8003c64:	2e00      	cmp	r6, #0
 8003c66:	d145      	bne.n	8003cf4 <_malloc_r+0xdc>
 8003c68:	2c00      	cmp	r4, #0
 8003c6a:	d048      	beq.n	8003cfe <_malloc_r+0xe6>
 8003c6c:	6823      	ldr	r3, [r4, #0]
 8003c6e:	4631      	mov	r1, r6
 8003c70:	4638      	mov	r0, r7
 8003c72:	eb04 0903 	add.w	r9, r4, r3
 8003c76:	f000 fb5d 	bl	8004334 <_sbrk_r>
 8003c7a:	4581      	cmp	r9, r0
 8003c7c:	d13f      	bne.n	8003cfe <_malloc_r+0xe6>
 8003c7e:	6821      	ldr	r1, [r4, #0]
 8003c80:	1a6d      	subs	r5, r5, r1
 8003c82:	4629      	mov	r1, r5
 8003c84:	4638      	mov	r0, r7
 8003c86:	f7ff ffa7 	bl	8003bd8 <sbrk_aligned>
 8003c8a:	3001      	adds	r0, #1
 8003c8c:	d037      	beq.n	8003cfe <_malloc_r+0xe6>
 8003c8e:	6823      	ldr	r3, [r4, #0]
 8003c90:	442b      	add	r3, r5
 8003c92:	6023      	str	r3, [r4, #0]
 8003c94:	f8d8 3000 	ldr.w	r3, [r8]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d038      	beq.n	8003d0e <_malloc_r+0xf6>
 8003c9c:	685a      	ldr	r2, [r3, #4]
 8003c9e:	42a2      	cmp	r2, r4
 8003ca0:	d12b      	bne.n	8003cfa <_malloc_r+0xe2>
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	605a      	str	r2, [r3, #4]
 8003ca6:	e00f      	b.n	8003cc8 <_malloc_r+0xb0>
 8003ca8:	6822      	ldr	r2, [r4, #0]
 8003caa:	1b52      	subs	r2, r2, r5
 8003cac:	d41f      	bmi.n	8003cee <_malloc_r+0xd6>
 8003cae:	2a0b      	cmp	r2, #11
 8003cb0:	d917      	bls.n	8003ce2 <_malloc_r+0xca>
 8003cb2:	1961      	adds	r1, r4, r5
 8003cb4:	42a3      	cmp	r3, r4
 8003cb6:	6025      	str	r5, [r4, #0]
 8003cb8:	bf18      	it	ne
 8003cba:	6059      	strne	r1, [r3, #4]
 8003cbc:	6863      	ldr	r3, [r4, #4]
 8003cbe:	bf08      	it	eq
 8003cc0:	f8c8 1000 	streq.w	r1, [r8]
 8003cc4:	5162      	str	r2, [r4, r5]
 8003cc6:	604b      	str	r3, [r1, #4]
 8003cc8:	4638      	mov	r0, r7
 8003cca:	f104 060b 	add.w	r6, r4, #11
 8003cce:	f000 f829 	bl	8003d24 <__malloc_unlock>
 8003cd2:	f026 0607 	bic.w	r6, r6, #7
 8003cd6:	1d23      	adds	r3, r4, #4
 8003cd8:	1af2      	subs	r2, r6, r3
 8003cda:	d0ae      	beq.n	8003c3a <_malloc_r+0x22>
 8003cdc:	1b9b      	subs	r3, r3, r6
 8003cde:	50a3      	str	r3, [r4, r2]
 8003ce0:	e7ab      	b.n	8003c3a <_malloc_r+0x22>
 8003ce2:	42a3      	cmp	r3, r4
 8003ce4:	6862      	ldr	r2, [r4, #4]
 8003ce6:	d1dd      	bne.n	8003ca4 <_malloc_r+0x8c>
 8003ce8:	f8c8 2000 	str.w	r2, [r8]
 8003cec:	e7ec      	b.n	8003cc8 <_malloc_r+0xb0>
 8003cee:	4623      	mov	r3, r4
 8003cf0:	6864      	ldr	r4, [r4, #4]
 8003cf2:	e7ac      	b.n	8003c4e <_malloc_r+0x36>
 8003cf4:	4634      	mov	r4, r6
 8003cf6:	6876      	ldr	r6, [r6, #4]
 8003cf8:	e7b4      	b.n	8003c64 <_malloc_r+0x4c>
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	e7cc      	b.n	8003c98 <_malloc_r+0x80>
 8003cfe:	230c      	movs	r3, #12
 8003d00:	603b      	str	r3, [r7, #0]
 8003d02:	4638      	mov	r0, r7
 8003d04:	f000 f80e 	bl	8003d24 <__malloc_unlock>
 8003d08:	e797      	b.n	8003c3a <_malloc_r+0x22>
 8003d0a:	6025      	str	r5, [r4, #0]
 8003d0c:	e7dc      	b.n	8003cc8 <_malloc_r+0xb0>
 8003d0e:	605b      	str	r3, [r3, #4]
 8003d10:	deff      	udf	#255	; 0xff
 8003d12:	bf00      	nop
 8003d14:	2000039c 	.word	0x2000039c

08003d18 <__malloc_lock>:
 8003d18:	4801      	ldr	r0, [pc, #4]	; (8003d20 <__malloc_lock+0x8>)
 8003d1a:	f7ff bf0f 	b.w	8003b3c <__retarget_lock_acquire_recursive>
 8003d1e:	bf00      	nop
 8003d20:	20000398 	.word	0x20000398

08003d24 <__malloc_unlock>:
 8003d24:	4801      	ldr	r0, [pc, #4]	; (8003d2c <__malloc_unlock+0x8>)
 8003d26:	f7ff bf0a 	b.w	8003b3e <__retarget_lock_release_recursive>
 8003d2a:	bf00      	nop
 8003d2c:	20000398 	.word	0x20000398

08003d30 <__ssputs_r>:
 8003d30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d34:	688e      	ldr	r6, [r1, #8]
 8003d36:	461f      	mov	r7, r3
 8003d38:	42be      	cmp	r6, r7
 8003d3a:	680b      	ldr	r3, [r1, #0]
 8003d3c:	4682      	mov	sl, r0
 8003d3e:	460c      	mov	r4, r1
 8003d40:	4690      	mov	r8, r2
 8003d42:	d82c      	bhi.n	8003d9e <__ssputs_r+0x6e>
 8003d44:	898a      	ldrh	r2, [r1, #12]
 8003d46:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003d4a:	d026      	beq.n	8003d9a <__ssputs_r+0x6a>
 8003d4c:	6965      	ldr	r5, [r4, #20]
 8003d4e:	6909      	ldr	r1, [r1, #16]
 8003d50:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003d54:	eba3 0901 	sub.w	r9, r3, r1
 8003d58:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003d5c:	1c7b      	adds	r3, r7, #1
 8003d5e:	444b      	add	r3, r9
 8003d60:	106d      	asrs	r5, r5, #1
 8003d62:	429d      	cmp	r5, r3
 8003d64:	bf38      	it	cc
 8003d66:	461d      	movcc	r5, r3
 8003d68:	0553      	lsls	r3, r2, #21
 8003d6a:	d527      	bpl.n	8003dbc <__ssputs_r+0x8c>
 8003d6c:	4629      	mov	r1, r5
 8003d6e:	f7ff ff53 	bl	8003c18 <_malloc_r>
 8003d72:	4606      	mov	r6, r0
 8003d74:	b360      	cbz	r0, 8003dd0 <__ssputs_r+0xa0>
 8003d76:	6921      	ldr	r1, [r4, #16]
 8003d78:	464a      	mov	r2, r9
 8003d7a:	f000 faeb 	bl	8004354 <memcpy>
 8003d7e:	89a3      	ldrh	r3, [r4, #12]
 8003d80:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003d84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d88:	81a3      	strh	r3, [r4, #12]
 8003d8a:	6126      	str	r6, [r4, #16]
 8003d8c:	6165      	str	r5, [r4, #20]
 8003d8e:	444e      	add	r6, r9
 8003d90:	eba5 0509 	sub.w	r5, r5, r9
 8003d94:	6026      	str	r6, [r4, #0]
 8003d96:	60a5      	str	r5, [r4, #8]
 8003d98:	463e      	mov	r6, r7
 8003d9a:	42be      	cmp	r6, r7
 8003d9c:	d900      	bls.n	8003da0 <__ssputs_r+0x70>
 8003d9e:	463e      	mov	r6, r7
 8003da0:	6820      	ldr	r0, [r4, #0]
 8003da2:	4632      	mov	r2, r6
 8003da4:	4641      	mov	r1, r8
 8003da6:	f000 faab 	bl	8004300 <memmove>
 8003daa:	68a3      	ldr	r3, [r4, #8]
 8003dac:	1b9b      	subs	r3, r3, r6
 8003dae:	60a3      	str	r3, [r4, #8]
 8003db0:	6823      	ldr	r3, [r4, #0]
 8003db2:	4433      	add	r3, r6
 8003db4:	6023      	str	r3, [r4, #0]
 8003db6:	2000      	movs	r0, #0
 8003db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003dbc:	462a      	mov	r2, r5
 8003dbe:	f000 fad7 	bl	8004370 <_realloc_r>
 8003dc2:	4606      	mov	r6, r0
 8003dc4:	2800      	cmp	r0, #0
 8003dc6:	d1e0      	bne.n	8003d8a <__ssputs_r+0x5a>
 8003dc8:	6921      	ldr	r1, [r4, #16]
 8003dca:	4650      	mov	r0, sl
 8003dcc:	f7ff feb8 	bl	8003b40 <_free_r>
 8003dd0:	230c      	movs	r3, #12
 8003dd2:	f8ca 3000 	str.w	r3, [sl]
 8003dd6:	89a3      	ldrh	r3, [r4, #12]
 8003dd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ddc:	81a3      	strh	r3, [r4, #12]
 8003dde:	f04f 30ff 	mov.w	r0, #4294967295
 8003de2:	e7e9      	b.n	8003db8 <__ssputs_r+0x88>

08003de4 <_svfiprintf_r>:
 8003de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003de8:	4698      	mov	r8, r3
 8003dea:	898b      	ldrh	r3, [r1, #12]
 8003dec:	061b      	lsls	r3, r3, #24
 8003dee:	b09d      	sub	sp, #116	; 0x74
 8003df0:	4607      	mov	r7, r0
 8003df2:	460d      	mov	r5, r1
 8003df4:	4614      	mov	r4, r2
 8003df6:	d50e      	bpl.n	8003e16 <_svfiprintf_r+0x32>
 8003df8:	690b      	ldr	r3, [r1, #16]
 8003dfa:	b963      	cbnz	r3, 8003e16 <_svfiprintf_r+0x32>
 8003dfc:	2140      	movs	r1, #64	; 0x40
 8003dfe:	f7ff ff0b 	bl	8003c18 <_malloc_r>
 8003e02:	6028      	str	r0, [r5, #0]
 8003e04:	6128      	str	r0, [r5, #16]
 8003e06:	b920      	cbnz	r0, 8003e12 <_svfiprintf_r+0x2e>
 8003e08:	230c      	movs	r3, #12
 8003e0a:	603b      	str	r3, [r7, #0]
 8003e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e10:	e0d0      	b.n	8003fb4 <_svfiprintf_r+0x1d0>
 8003e12:	2340      	movs	r3, #64	; 0x40
 8003e14:	616b      	str	r3, [r5, #20]
 8003e16:	2300      	movs	r3, #0
 8003e18:	9309      	str	r3, [sp, #36]	; 0x24
 8003e1a:	2320      	movs	r3, #32
 8003e1c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003e20:	f8cd 800c 	str.w	r8, [sp, #12]
 8003e24:	2330      	movs	r3, #48	; 0x30
 8003e26:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003fcc <_svfiprintf_r+0x1e8>
 8003e2a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003e2e:	f04f 0901 	mov.w	r9, #1
 8003e32:	4623      	mov	r3, r4
 8003e34:	469a      	mov	sl, r3
 8003e36:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003e3a:	b10a      	cbz	r2, 8003e40 <_svfiprintf_r+0x5c>
 8003e3c:	2a25      	cmp	r2, #37	; 0x25
 8003e3e:	d1f9      	bne.n	8003e34 <_svfiprintf_r+0x50>
 8003e40:	ebba 0b04 	subs.w	fp, sl, r4
 8003e44:	d00b      	beq.n	8003e5e <_svfiprintf_r+0x7a>
 8003e46:	465b      	mov	r3, fp
 8003e48:	4622      	mov	r2, r4
 8003e4a:	4629      	mov	r1, r5
 8003e4c:	4638      	mov	r0, r7
 8003e4e:	f7ff ff6f 	bl	8003d30 <__ssputs_r>
 8003e52:	3001      	adds	r0, #1
 8003e54:	f000 80a9 	beq.w	8003faa <_svfiprintf_r+0x1c6>
 8003e58:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e5a:	445a      	add	r2, fp
 8003e5c:	9209      	str	r2, [sp, #36]	; 0x24
 8003e5e:	f89a 3000 	ldrb.w	r3, [sl]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	f000 80a1 	beq.w	8003faa <_svfiprintf_r+0x1c6>
 8003e68:	2300      	movs	r3, #0
 8003e6a:	f04f 32ff 	mov.w	r2, #4294967295
 8003e6e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003e72:	f10a 0a01 	add.w	sl, sl, #1
 8003e76:	9304      	str	r3, [sp, #16]
 8003e78:	9307      	str	r3, [sp, #28]
 8003e7a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003e7e:	931a      	str	r3, [sp, #104]	; 0x68
 8003e80:	4654      	mov	r4, sl
 8003e82:	2205      	movs	r2, #5
 8003e84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003e88:	4850      	ldr	r0, [pc, #320]	; (8003fcc <_svfiprintf_r+0x1e8>)
 8003e8a:	f7fc f9c1 	bl	8000210 <memchr>
 8003e8e:	9a04      	ldr	r2, [sp, #16]
 8003e90:	b9d8      	cbnz	r0, 8003eca <_svfiprintf_r+0xe6>
 8003e92:	06d0      	lsls	r0, r2, #27
 8003e94:	bf44      	itt	mi
 8003e96:	2320      	movmi	r3, #32
 8003e98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003e9c:	0711      	lsls	r1, r2, #28
 8003e9e:	bf44      	itt	mi
 8003ea0:	232b      	movmi	r3, #43	; 0x2b
 8003ea2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ea6:	f89a 3000 	ldrb.w	r3, [sl]
 8003eaa:	2b2a      	cmp	r3, #42	; 0x2a
 8003eac:	d015      	beq.n	8003eda <_svfiprintf_r+0xf6>
 8003eae:	9a07      	ldr	r2, [sp, #28]
 8003eb0:	4654      	mov	r4, sl
 8003eb2:	2000      	movs	r0, #0
 8003eb4:	f04f 0c0a 	mov.w	ip, #10
 8003eb8:	4621      	mov	r1, r4
 8003eba:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003ebe:	3b30      	subs	r3, #48	; 0x30
 8003ec0:	2b09      	cmp	r3, #9
 8003ec2:	d94d      	bls.n	8003f60 <_svfiprintf_r+0x17c>
 8003ec4:	b1b0      	cbz	r0, 8003ef4 <_svfiprintf_r+0x110>
 8003ec6:	9207      	str	r2, [sp, #28]
 8003ec8:	e014      	b.n	8003ef4 <_svfiprintf_r+0x110>
 8003eca:	eba0 0308 	sub.w	r3, r0, r8
 8003ece:	fa09 f303 	lsl.w	r3, r9, r3
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	9304      	str	r3, [sp, #16]
 8003ed6:	46a2      	mov	sl, r4
 8003ed8:	e7d2      	b.n	8003e80 <_svfiprintf_r+0x9c>
 8003eda:	9b03      	ldr	r3, [sp, #12]
 8003edc:	1d19      	adds	r1, r3, #4
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	9103      	str	r1, [sp, #12]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	bfbb      	ittet	lt
 8003ee6:	425b      	neglt	r3, r3
 8003ee8:	f042 0202 	orrlt.w	r2, r2, #2
 8003eec:	9307      	strge	r3, [sp, #28]
 8003eee:	9307      	strlt	r3, [sp, #28]
 8003ef0:	bfb8      	it	lt
 8003ef2:	9204      	strlt	r2, [sp, #16]
 8003ef4:	7823      	ldrb	r3, [r4, #0]
 8003ef6:	2b2e      	cmp	r3, #46	; 0x2e
 8003ef8:	d10c      	bne.n	8003f14 <_svfiprintf_r+0x130>
 8003efa:	7863      	ldrb	r3, [r4, #1]
 8003efc:	2b2a      	cmp	r3, #42	; 0x2a
 8003efe:	d134      	bne.n	8003f6a <_svfiprintf_r+0x186>
 8003f00:	9b03      	ldr	r3, [sp, #12]
 8003f02:	1d1a      	adds	r2, r3, #4
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	9203      	str	r2, [sp, #12]
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	bfb8      	it	lt
 8003f0c:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f10:	3402      	adds	r4, #2
 8003f12:	9305      	str	r3, [sp, #20]
 8003f14:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003fdc <_svfiprintf_r+0x1f8>
 8003f18:	7821      	ldrb	r1, [r4, #0]
 8003f1a:	2203      	movs	r2, #3
 8003f1c:	4650      	mov	r0, sl
 8003f1e:	f7fc f977 	bl	8000210 <memchr>
 8003f22:	b138      	cbz	r0, 8003f34 <_svfiprintf_r+0x150>
 8003f24:	9b04      	ldr	r3, [sp, #16]
 8003f26:	eba0 000a 	sub.w	r0, r0, sl
 8003f2a:	2240      	movs	r2, #64	; 0x40
 8003f2c:	4082      	lsls	r2, r0
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	3401      	adds	r4, #1
 8003f32:	9304      	str	r3, [sp, #16]
 8003f34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003f38:	4825      	ldr	r0, [pc, #148]	; (8003fd0 <_svfiprintf_r+0x1ec>)
 8003f3a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003f3e:	2206      	movs	r2, #6
 8003f40:	f7fc f966 	bl	8000210 <memchr>
 8003f44:	2800      	cmp	r0, #0
 8003f46:	d038      	beq.n	8003fba <_svfiprintf_r+0x1d6>
 8003f48:	4b22      	ldr	r3, [pc, #136]	; (8003fd4 <_svfiprintf_r+0x1f0>)
 8003f4a:	bb1b      	cbnz	r3, 8003f94 <_svfiprintf_r+0x1b0>
 8003f4c:	9b03      	ldr	r3, [sp, #12]
 8003f4e:	3307      	adds	r3, #7
 8003f50:	f023 0307 	bic.w	r3, r3, #7
 8003f54:	3308      	adds	r3, #8
 8003f56:	9303      	str	r3, [sp, #12]
 8003f58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003f5a:	4433      	add	r3, r6
 8003f5c:	9309      	str	r3, [sp, #36]	; 0x24
 8003f5e:	e768      	b.n	8003e32 <_svfiprintf_r+0x4e>
 8003f60:	fb0c 3202 	mla	r2, ip, r2, r3
 8003f64:	460c      	mov	r4, r1
 8003f66:	2001      	movs	r0, #1
 8003f68:	e7a6      	b.n	8003eb8 <_svfiprintf_r+0xd4>
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	3401      	adds	r4, #1
 8003f6e:	9305      	str	r3, [sp, #20]
 8003f70:	4619      	mov	r1, r3
 8003f72:	f04f 0c0a 	mov.w	ip, #10
 8003f76:	4620      	mov	r0, r4
 8003f78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003f7c:	3a30      	subs	r2, #48	; 0x30
 8003f7e:	2a09      	cmp	r2, #9
 8003f80:	d903      	bls.n	8003f8a <_svfiprintf_r+0x1a6>
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d0c6      	beq.n	8003f14 <_svfiprintf_r+0x130>
 8003f86:	9105      	str	r1, [sp, #20]
 8003f88:	e7c4      	b.n	8003f14 <_svfiprintf_r+0x130>
 8003f8a:	fb0c 2101 	mla	r1, ip, r1, r2
 8003f8e:	4604      	mov	r4, r0
 8003f90:	2301      	movs	r3, #1
 8003f92:	e7f0      	b.n	8003f76 <_svfiprintf_r+0x192>
 8003f94:	ab03      	add	r3, sp, #12
 8003f96:	9300      	str	r3, [sp, #0]
 8003f98:	462a      	mov	r2, r5
 8003f9a:	4b0f      	ldr	r3, [pc, #60]	; (8003fd8 <_svfiprintf_r+0x1f4>)
 8003f9c:	a904      	add	r1, sp, #16
 8003f9e:	4638      	mov	r0, r7
 8003fa0:	f3af 8000 	nop.w
 8003fa4:	1c42      	adds	r2, r0, #1
 8003fa6:	4606      	mov	r6, r0
 8003fa8:	d1d6      	bne.n	8003f58 <_svfiprintf_r+0x174>
 8003faa:	89ab      	ldrh	r3, [r5, #12]
 8003fac:	065b      	lsls	r3, r3, #25
 8003fae:	f53f af2d 	bmi.w	8003e0c <_svfiprintf_r+0x28>
 8003fb2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003fb4:	b01d      	add	sp, #116	; 0x74
 8003fb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003fba:	ab03      	add	r3, sp, #12
 8003fbc:	9300      	str	r3, [sp, #0]
 8003fbe:	462a      	mov	r2, r5
 8003fc0:	4b05      	ldr	r3, [pc, #20]	; (8003fd8 <_svfiprintf_r+0x1f4>)
 8003fc2:	a904      	add	r1, sp, #16
 8003fc4:	4638      	mov	r0, r7
 8003fc6:	f000 f879 	bl	80040bc <_printf_i>
 8003fca:	e7eb      	b.n	8003fa4 <_svfiprintf_r+0x1c0>
 8003fcc:	08004688 	.word	0x08004688
 8003fd0:	08004692 	.word	0x08004692
 8003fd4:	00000000 	.word	0x00000000
 8003fd8:	08003d31 	.word	0x08003d31
 8003fdc:	0800468e 	.word	0x0800468e

08003fe0 <_printf_common>:
 8003fe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003fe4:	4616      	mov	r6, r2
 8003fe6:	4699      	mov	r9, r3
 8003fe8:	688a      	ldr	r2, [r1, #8]
 8003fea:	690b      	ldr	r3, [r1, #16]
 8003fec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	bfb8      	it	lt
 8003ff4:	4613      	movlt	r3, r2
 8003ff6:	6033      	str	r3, [r6, #0]
 8003ff8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ffc:	4607      	mov	r7, r0
 8003ffe:	460c      	mov	r4, r1
 8004000:	b10a      	cbz	r2, 8004006 <_printf_common+0x26>
 8004002:	3301      	adds	r3, #1
 8004004:	6033      	str	r3, [r6, #0]
 8004006:	6823      	ldr	r3, [r4, #0]
 8004008:	0699      	lsls	r1, r3, #26
 800400a:	bf42      	ittt	mi
 800400c:	6833      	ldrmi	r3, [r6, #0]
 800400e:	3302      	addmi	r3, #2
 8004010:	6033      	strmi	r3, [r6, #0]
 8004012:	6825      	ldr	r5, [r4, #0]
 8004014:	f015 0506 	ands.w	r5, r5, #6
 8004018:	d106      	bne.n	8004028 <_printf_common+0x48>
 800401a:	f104 0a19 	add.w	sl, r4, #25
 800401e:	68e3      	ldr	r3, [r4, #12]
 8004020:	6832      	ldr	r2, [r6, #0]
 8004022:	1a9b      	subs	r3, r3, r2
 8004024:	42ab      	cmp	r3, r5
 8004026:	dc26      	bgt.n	8004076 <_printf_common+0x96>
 8004028:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800402c:	1e13      	subs	r3, r2, #0
 800402e:	6822      	ldr	r2, [r4, #0]
 8004030:	bf18      	it	ne
 8004032:	2301      	movne	r3, #1
 8004034:	0692      	lsls	r2, r2, #26
 8004036:	d42b      	bmi.n	8004090 <_printf_common+0xb0>
 8004038:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800403c:	4649      	mov	r1, r9
 800403e:	4638      	mov	r0, r7
 8004040:	47c0      	blx	r8
 8004042:	3001      	adds	r0, #1
 8004044:	d01e      	beq.n	8004084 <_printf_common+0xa4>
 8004046:	6823      	ldr	r3, [r4, #0]
 8004048:	6922      	ldr	r2, [r4, #16]
 800404a:	f003 0306 	and.w	r3, r3, #6
 800404e:	2b04      	cmp	r3, #4
 8004050:	bf02      	ittt	eq
 8004052:	68e5      	ldreq	r5, [r4, #12]
 8004054:	6833      	ldreq	r3, [r6, #0]
 8004056:	1aed      	subeq	r5, r5, r3
 8004058:	68a3      	ldr	r3, [r4, #8]
 800405a:	bf0c      	ite	eq
 800405c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004060:	2500      	movne	r5, #0
 8004062:	4293      	cmp	r3, r2
 8004064:	bfc4      	itt	gt
 8004066:	1a9b      	subgt	r3, r3, r2
 8004068:	18ed      	addgt	r5, r5, r3
 800406a:	2600      	movs	r6, #0
 800406c:	341a      	adds	r4, #26
 800406e:	42b5      	cmp	r5, r6
 8004070:	d11a      	bne.n	80040a8 <_printf_common+0xc8>
 8004072:	2000      	movs	r0, #0
 8004074:	e008      	b.n	8004088 <_printf_common+0xa8>
 8004076:	2301      	movs	r3, #1
 8004078:	4652      	mov	r2, sl
 800407a:	4649      	mov	r1, r9
 800407c:	4638      	mov	r0, r7
 800407e:	47c0      	blx	r8
 8004080:	3001      	adds	r0, #1
 8004082:	d103      	bne.n	800408c <_printf_common+0xac>
 8004084:	f04f 30ff 	mov.w	r0, #4294967295
 8004088:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800408c:	3501      	adds	r5, #1
 800408e:	e7c6      	b.n	800401e <_printf_common+0x3e>
 8004090:	18e1      	adds	r1, r4, r3
 8004092:	1c5a      	adds	r2, r3, #1
 8004094:	2030      	movs	r0, #48	; 0x30
 8004096:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800409a:	4422      	add	r2, r4
 800409c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80040a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80040a4:	3302      	adds	r3, #2
 80040a6:	e7c7      	b.n	8004038 <_printf_common+0x58>
 80040a8:	2301      	movs	r3, #1
 80040aa:	4622      	mov	r2, r4
 80040ac:	4649      	mov	r1, r9
 80040ae:	4638      	mov	r0, r7
 80040b0:	47c0      	blx	r8
 80040b2:	3001      	adds	r0, #1
 80040b4:	d0e6      	beq.n	8004084 <_printf_common+0xa4>
 80040b6:	3601      	adds	r6, #1
 80040b8:	e7d9      	b.n	800406e <_printf_common+0x8e>
	...

080040bc <_printf_i>:
 80040bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80040c0:	7e0f      	ldrb	r7, [r1, #24]
 80040c2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80040c4:	2f78      	cmp	r7, #120	; 0x78
 80040c6:	4691      	mov	r9, r2
 80040c8:	4680      	mov	r8, r0
 80040ca:	460c      	mov	r4, r1
 80040cc:	469a      	mov	sl, r3
 80040ce:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80040d2:	d807      	bhi.n	80040e4 <_printf_i+0x28>
 80040d4:	2f62      	cmp	r7, #98	; 0x62
 80040d6:	d80a      	bhi.n	80040ee <_printf_i+0x32>
 80040d8:	2f00      	cmp	r7, #0
 80040da:	f000 80d4 	beq.w	8004286 <_printf_i+0x1ca>
 80040de:	2f58      	cmp	r7, #88	; 0x58
 80040e0:	f000 80c0 	beq.w	8004264 <_printf_i+0x1a8>
 80040e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80040e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80040ec:	e03a      	b.n	8004164 <_printf_i+0xa8>
 80040ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80040f2:	2b15      	cmp	r3, #21
 80040f4:	d8f6      	bhi.n	80040e4 <_printf_i+0x28>
 80040f6:	a101      	add	r1, pc, #4	; (adr r1, 80040fc <_printf_i+0x40>)
 80040f8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80040fc:	08004155 	.word	0x08004155
 8004100:	08004169 	.word	0x08004169
 8004104:	080040e5 	.word	0x080040e5
 8004108:	080040e5 	.word	0x080040e5
 800410c:	080040e5 	.word	0x080040e5
 8004110:	080040e5 	.word	0x080040e5
 8004114:	08004169 	.word	0x08004169
 8004118:	080040e5 	.word	0x080040e5
 800411c:	080040e5 	.word	0x080040e5
 8004120:	080040e5 	.word	0x080040e5
 8004124:	080040e5 	.word	0x080040e5
 8004128:	0800426d 	.word	0x0800426d
 800412c:	08004195 	.word	0x08004195
 8004130:	08004227 	.word	0x08004227
 8004134:	080040e5 	.word	0x080040e5
 8004138:	080040e5 	.word	0x080040e5
 800413c:	0800428f 	.word	0x0800428f
 8004140:	080040e5 	.word	0x080040e5
 8004144:	08004195 	.word	0x08004195
 8004148:	080040e5 	.word	0x080040e5
 800414c:	080040e5 	.word	0x080040e5
 8004150:	0800422f 	.word	0x0800422f
 8004154:	682b      	ldr	r3, [r5, #0]
 8004156:	1d1a      	adds	r2, r3, #4
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	602a      	str	r2, [r5, #0]
 800415c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004160:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004164:	2301      	movs	r3, #1
 8004166:	e09f      	b.n	80042a8 <_printf_i+0x1ec>
 8004168:	6820      	ldr	r0, [r4, #0]
 800416a:	682b      	ldr	r3, [r5, #0]
 800416c:	0607      	lsls	r7, r0, #24
 800416e:	f103 0104 	add.w	r1, r3, #4
 8004172:	6029      	str	r1, [r5, #0]
 8004174:	d501      	bpl.n	800417a <_printf_i+0xbe>
 8004176:	681e      	ldr	r6, [r3, #0]
 8004178:	e003      	b.n	8004182 <_printf_i+0xc6>
 800417a:	0646      	lsls	r6, r0, #25
 800417c:	d5fb      	bpl.n	8004176 <_printf_i+0xba>
 800417e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004182:	2e00      	cmp	r6, #0
 8004184:	da03      	bge.n	800418e <_printf_i+0xd2>
 8004186:	232d      	movs	r3, #45	; 0x2d
 8004188:	4276      	negs	r6, r6
 800418a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800418e:	485a      	ldr	r0, [pc, #360]	; (80042f8 <_printf_i+0x23c>)
 8004190:	230a      	movs	r3, #10
 8004192:	e012      	b.n	80041ba <_printf_i+0xfe>
 8004194:	682b      	ldr	r3, [r5, #0]
 8004196:	6820      	ldr	r0, [r4, #0]
 8004198:	1d19      	adds	r1, r3, #4
 800419a:	6029      	str	r1, [r5, #0]
 800419c:	0605      	lsls	r5, r0, #24
 800419e:	d501      	bpl.n	80041a4 <_printf_i+0xe8>
 80041a0:	681e      	ldr	r6, [r3, #0]
 80041a2:	e002      	b.n	80041aa <_printf_i+0xee>
 80041a4:	0641      	lsls	r1, r0, #25
 80041a6:	d5fb      	bpl.n	80041a0 <_printf_i+0xe4>
 80041a8:	881e      	ldrh	r6, [r3, #0]
 80041aa:	4853      	ldr	r0, [pc, #332]	; (80042f8 <_printf_i+0x23c>)
 80041ac:	2f6f      	cmp	r7, #111	; 0x6f
 80041ae:	bf0c      	ite	eq
 80041b0:	2308      	moveq	r3, #8
 80041b2:	230a      	movne	r3, #10
 80041b4:	2100      	movs	r1, #0
 80041b6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80041ba:	6865      	ldr	r5, [r4, #4]
 80041bc:	60a5      	str	r5, [r4, #8]
 80041be:	2d00      	cmp	r5, #0
 80041c0:	bfa2      	ittt	ge
 80041c2:	6821      	ldrge	r1, [r4, #0]
 80041c4:	f021 0104 	bicge.w	r1, r1, #4
 80041c8:	6021      	strge	r1, [r4, #0]
 80041ca:	b90e      	cbnz	r6, 80041d0 <_printf_i+0x114>
 80041cc:	2d00      	cmp	r5, #0
 80041ce:	d04b      	beq.n	8004268 <_printf_i+0x1ac>
 80041d0:	4615      	mov	r5, r2
 80041d2:	fbb6 f1f3 	udiv	r1, r6, r3
 80041d6:	fb03 6711 	mls	r7, r3, r1, r6
 80041da:	5dc7      	ldrb	r7, [r0, r7]
 80041dc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80041e0:	4637      	mov	r7, r6
 80041e2:	42bb      	cmp	r3, r7
 80041e4:	460e      	mov	r6, r1
 80041e6:	d9f4      	bls.n	80041d2 <_printf_i+0x116>
 80041e8:	2b08      	cmp	r3, #8
 80041ea:	d10b      	bne.n	8004204 <_printf_i+0x148>
 80041ec:	6823      	ldr	r3, [r4, #0]
 80041ee:	07de      	lsls	r6, r3, #31
 80041f0:	d508      	bpl.n	8004204 <_printf_i+0x148>
 80041f2:	6923      	ldr	r3, [r4, #16]
 80041f4:	6861      	ldr	r1, [r4, #4]
 80041f6:	4299      	cmp	r1, r3
 80041f8:	bfde      	ittt	le
 80041fa:	2330      	movle	r3, #48	; 0x30
 80041fc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004200:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004204:	1b52      	subs	r2, r2, r5
 8004206:	6122      	str	r2, [r4, #16]
 8004208:	f8cd a000 	str.w	sl, [sp]
 800420c:	464b      	mov	r3, r9
 800420e:	aa03      	add	r2, sp, #12
 8004210:	4621      	mov	r1, r4
 8004212:	4640      	mov	r0, r8
 8004214:	f7ff fee4 	bl	8003fe0 <_printf_common>
 8004218:	3001      	adds	r0, #1
 800421a:	d14a      	bne.n	80042b2 <_printf_i+0x1f6>
 800421c:	f04f 30ff 	mov.w	r0, #4294967295
 8004220:	b004      	add	sp, #16
 8004222:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004226:	6823      	ldr	r3, [r4, #0]
 8004228:	f043 0320 	orr.w	r3, r3, #32
 800422c:	6023      	str	r3, [r4, #0]
 800422e:	4833      	ldr	r0, [pc, #204]	; (80042fc <_printf_i+0x240>)
 8004230:	2778      	movs	r7, #120	; 0x78
 8004232:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004236:	6823      	ldr	r3, [r4, #0]
 8004238:	6829      	ldr	r1, [r5, #0]
 800423a:	061f      	lsls	r7, r3, #24
 800423c:	f851 6b04 	ldr.w	r6, [r1], #4
 8004240:	d402      	bmi.n	8004248 <_printf_i+0x18c>
 8004242:	065f      	lsls	r7, r3, #25
 8004244:	bf48      	it	mi
 8004246:	b2b6      	uxthmi	r6, r6
 8004248:	07df      	lsls	r7, r3, #31
 800424a:	bf48      	it	mi
 800424c:	f043 0320 	orrmi.w	r3, r3, #32
 8004250:	6029      	str	r1, [r5, #0]
 8004252:	bf48      	it	mi
 8004254:	6023      	strmi	r3, [r4, #0]
 8004256:	b91e      	cbnz	r6, 8004260 <_printf_i+0x1a4>
 8004258:	6823      	ldr	r3, [r4, #0]
 800425a:	f023 0320 	bic.w	r3, r3, #32
 800425e:	6023      	str	r3, [r4, #0]
 8004260:	2310      	movs	r3, #16
 8004262:	e7a7      	b.n	80041b4 <_printf_i+0xf8>
 8004264:	4824      	ldr	r0, [pc, #144]	; (80042f8 <_printf_i+0x23c>)
 8004266:	e7e4      	b.n	8004232 <_printf_i+0x176>
 8004268:	4615      	mov	r5, r2
 800426a:	e7bd      	b.n	80041e8 <_printf_i+0x12c>
 800426c:	682b      	ldr	r3, [r5, #0]
 800426e:	6826      	ldr	r6, [r4, #0]
 8004270:	6961      	ldr	r1, [r4, #20]
 8004272:	1d18      	adds	r0, r3, #4
 8004274:	6028      	str	r0, [r5, #0]
 8004276:	0635      	lsls	r5, r6, #24
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	d501      	bpl.n	8004280 <_printf_i+0x1c4>
 800427c:	6019      	str	r1, [r3, #0]
 800427e:	e002      	b.n	8004286 <_printf_i+0x1ca>
 8004280:	0670      	lsls	r0, r6, #25
 8004282:	d5fb      	bpl.n	800427c <_printf_i+0x1c0>
 8004284:	8019      	strh	r1, [r3, #0]
 8004286:	2300      	movs	r3, #0
 8004288:	6123      	str	r3, [r4, #16]
 800428a:	4615      	mov	r5, r2
 800428c:	e7bc      	b.n	8004208 <_printf_i+0x14c>
 800428e:	682b      	ldr	r3, [r5, #0]
 8004290:	1d1a      	adds	r2, r3, #4
 8004292:	602a      	str	r2, [r5, #0]
 8004294:	681d      	ldr	r5, [r3, #0]
 8004296:	6862      	ldr	r2, [r4, #4]
 8004298:	2100      	movs	r1, #0
 800429a:	4628      	mov	r0, r5
 800429c:	f7fb ffb8 	bl	8000210 <memchr>
 80042a0:	b108      	cbz	r0, 80042a6 <_printf_i+0x1ea>
 80042a2:	1b40      	subs	r0, r0, r5
 80042a4:	6060      	str	r0, [r4, #4]
 80042a6:	6863      	ldr	r3, [r4, #4]
 80042a8:	6123      	str	r3, [r4, #16]
 80042aa:	2300      	movs	r3, #0
 80042ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042b0:	e7aa      	b.n	8004208 <_printf_i+0x14c>
 80042b2:	6923      	ldr	r3, [r4, #16]
 80042b4:	462a      	mov	r2, r5
 80042b6:	4649      	mov	r1, r9
 80042b8:	4640      	mov	r0, r8
 80042ba:	47d0      	blx	sl
 80042bc:	3001      	adds	r0, #1
 80042be:	d0ad      	beq.n	800421c <_printf_i+0x160>
 80042c0:	6823      	ldr	r3, [r4, #0]
 80042c2:	079b      	lsls	r3, r3, #30
 80042c4:	d413      	bmi.n	80042ee <_printf_i+0x232>
 80042c6:	68e0      	ldr	r0, [r4, #12]
 80042c8:	9b03      	ldr	r3, [sp, #12]
 80042ca:	4298      	cmp	r0, r3
 80042cc:	bfb8      	it	lt
 80042ce:	4618      	movlt	r0, r3
 80042d0:	e7a6      	b.n	8004220 <_printf_i+0x164>
 80042d2:	2301      	movs	r3, #1
 80042d4:	4632      	mov	r2, r6
 80042d6:	4649      	mov	r1, r9
 80042d8:	4640      	mov	r0, r8
 80042da:	47d0      	blx	sl
 80042dc:	3001      	adds	r0, #1
 80042de:	d09d      	beq.n	800421c <_printf_i+0x160>
 80042e0:	3501      	adds	r5, #1
 80042e2:	68e3      	ldr	r3, [r4, #12]
 80042e4:	9903      	ldr	r1, [sp, #12]
 80042e6:	1a5b      	subs	r3, r3, r1
 80042e8:	42ab      	cmp	r3, r5
 80042ea:	dcf2      	bgt.n	80042d2 <_printf_i+0x216>
 80042ec:	e7eb      	b.n	80042c6 <_printf_i+0x20a>
 80042ee:	2500      	movs	r5, #0
 80042f0:	f104 0619 	add.w	r6, r4, #25
 80042f4:	e7f5      	b.n	80042e2 <_printf_i+0x226>
 80042f6:	bf00      	nop
 80042f8:	08004699 	.word	0x08004699
 80042fc:	080046aa 	.word	0x080046aa

08004300 <memmove>:
 8004300:	4288      	cmp	r0, r1
 8004302:	b510      	push	{r4, lr}
 8004304:	eb01 0402 	add.w	r4, r1, r2
 8004308:	d902      	bls.n	8004310 <memmove+0x10>
 800430a:	4284      	cmp	r4, r0
 800430c:	4623      	mov	r3, r4
 800430e:	d807      	bhi.n	8004320 <memmove+0x20>
 8004310:	1e43      	subs	r3, r0, #1
 8004312:	42a1      	cmp	r1, r4
 8004314:	d008      	beq.n	8004328 <memmove+0x28>
 8004316:	f811 2b01 	ldrb.w	r2, [r1], #1
 800431a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800431e:	e7f8      	b.n	8004312 <memmove+0x12>
 8004320:	4402      	add	r2, r0
 8004322:	4601      	mov	r1, r0
 8004324:	428a      	cmp	r2, r1
 8004326:	d100      	bne.n	800432a <memmove+0x2a>
 8004328:	bd10      	pop	{r4, pc}
 800432a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800432e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004332:	e7f7      	b.n	8004324 <memmove+0x24>

08004334 <_sbrk_r>:
 8004334:	b538      	push	{r3, r4, r5, lr}
 8004336:	4d06      	ldr	r5, [pc, #24]	; (8004350 <_sbrk_r+0x1c>)
 8004338:	2300      	movs	r3, #0
 800433a:	4604      	mov	r4, r0
 800433c:	4608      	mov	r0, r1
 800433e:	602b      	str	r3, [r5, #0]
 8004340:	f7fc ffc0 	bl	80012c4 <_sbrk>
 8004344:	1c43      	adds	r3, r0, #1
 8004346:	d102      	bne.n	800434e <_sbrk_r+0x1a>
 8004348:	682b      	ldr	r3, [r5, #0]
 800434a:	b103      	cbz	r3, 800434e <_sbrk_r+0x1a>
 800434c:	6023      	str	r3, [r4, #0]
 800434e:	bd38      	pop	{r3, r4, r5, pc}
 8004350:	20000394 	.word	0x20000394

08004354 <memcpy>:
 8004354:	440a      	add	r2, r1
 8004356:	4291      	cmp	r1, r2
 8004358:	f100 33ff 	add.w	r3, r0, #4294967295
 800435c:	d100      	bne.n	8004360 <memcpy+0xc>
 800435e:	4770      	bx	lr
 8004360:	b510      	push	{r4, lr}
 8004362:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004366:	f803 4f01 	strb.w	r4, [r3, #1]!
 800436a:	4291      	cmp	r1, r2
 800436c:	d1f9      	bne.n	8004362 <memcpy+0xe>
 800436e:	bd10      	pop	{r4, pc}

08004370 <_realloc_r>:
 8004370:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004374:	4680      	mov	r8, r0
 8004376:	4614      	mov	r4, r2
 8004378:	460e      	mov	r6, r1
 800437a:	b921      	cbnz	r1, 8004386 <_realloc_r+0x16>
 800437c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004380:	4611      	mov	r1, r2
 8004382:	f7ff bc49 	b.w	8003c18 <_malloc_r>
 8004386:	b92a      	cbnz	r2, 8004394 <_realloc_r+0x24>
 8004388:	f7ff fbda 	bl	8003b40 <_free_r>
 800438c:	4625      	mov	r5, r4
 800438e:	4628      	mov	r0, r5
 8004390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004394:	f000 f81b 	bl	80043ce <_malloc_usable_size_r>
 8004398:	4284      	cmp	r4, r0
 800439a:	4607      	mov	r7, r0
 800439c:	d802      	bhi.n	80043a4 <_realloc_r+0x34>
 800439e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80043a2:	d812      	bhi.n	80043ca <_realloc_r+0x5a>
 80043a4:	4621      	mov	r1, r4
 80043a6:	4640      	mov	r0, r8
 80043a8:	f7ff fc36 	bl	8003c18 <_malloc_r>
 80043ac:	4605      	mov	r5, r0
 80043ae:	2800      	cmp	r0, #0
 80043b0:	d0ed      	beq.n	800438e <_realloc_r+0x1e>
 80043b2:	42bc      	cmp	r4, r7
 80043b4:	4622      	mov	r2, r4
 80043b6:	4631      	mov	r1, r6
 80043b8:	bf28      	it	cs
 80043ba:	463a      	movcs	r2, r7
 80043bc:	f7ff ffca 	bl	8004354 <memcpy>
 80043c0:	4631      	mov	r1, r6
 80043c2:	4640      	mov	r0, r8
 80043c4:	f7ff fbbc 	bl	8003b40 <_free_r>
 80043c8:	e7e1      	b.n	800438e <_realloc_r+0x1e>
 80043ca:	4635      	mov	r5, r6
 80043cc:	e7df      	b.n	800438e <_realloc_r+0x1e>

080043ce <_malloc_usable_size_r>:
 80043ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043d2:	1f18      	subs	r0, r3, #4
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	bfbc      	itt	lt
 80043d8:	580b      	ldrlt	r3, [r1, r0]
 80043da:	18c0      	addlt	r0, r0, r3
 80043dc:	4770      	bx	lr
	...

080043e0 <_init>:
 80043e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043e2:	bf00      	nop
 80043e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043e6:	bc08      	pop	{r3}
 80043e8:	469e      	mov	lr, r3
 80043ea:	4770      	bx	lr

080043ec <_fini>:
 80043ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043ee:	bf00      	nop
 80043f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043f2:	bc08      	pop	{r3}
 80043f4:	469e      	mov	lr, r3
 80043f6:	4770      	bx	lr
