# Loading project seven_segment
vsim work.tb_seven_segment_decoder
# vsim work.tb_seven_segment_decoder 
# Start time: 12:42:18 on Jul 28,2025
# Loading sv_std.std
# Loading work.tb_seven_segment_decoder
# Loading work.seven_segment_decoder
add wave -position end  sim:/tb_seven_segment_decoder/D
add wave -position end  sim:/tb_seven_segment_decoder/seg
run
# Time | D | RBI | SEG | RBO
#    0 | 0 |  1  | 1111110 |  0
#   10 | 1 |  1  | 0110000 |  0
#   20 | 2 |  1  | 1101101 |  0
#   30 | 3 |  1  | 1111001 |  0
#   40 | 4 |  1  | 0110011 |  0
#   50 | 5 |  1  | 1011011 |  0
#   60 | 6 |  1  | 1011111 |  0
#   70 | 7 |  1  | 1110000 |  0
#   80 | 8 |  1  | 1111111 |  0
#   90 | 9 |  1  | 1110011 |  0
run
#  100 | a |  1  | 1110111 |  0
#  110 | b |  1  | 0011111 |  0
#  120 | c |  1  | 1001110 |  0
#  130 | d |  1  | 0111101 |  0
#  140 | e |  1  | 1001111 |  0
#  150 | f |  1  | 1000111 |  0
#  160 | 0 |  0  | 1111111 |  1
#  170 | 1 |  0  | 0110000 |  0
# ** Note: $finish    : /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-TestBench.sv(29)
#    Time: 180 ps  Iteration: 0  Instance: /tb_seven_segment_decoder
# 1
# Break in Module tb_seven_segment_decoder at /home/maker/Documents/FH/WS2025/Programmable_Logic_Design/modelsim_projects/seven_segment/Q1-TestBench.sv line 29
