C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 1   


C51 COMPILER V9.51, COMPILATION OF MODULE TASK
OBJECT MODULE PLACED IN Task.OBJ
COMPILER INVOKED BY: C:\Keil_v5\C51\BIN\C51.exe Task.c DB OE BR INCDIR(C:\SiLabs\MCU\Inc,./Kernel123) SB CD LC OR NOAREG
                    -S OT(0,SPEED) COMPACT

line level    source

   1          #include "Task.h"
   1      =1  #ifndef TASK_H_
   2      =1  #define TASK_H_
   3      =1  #include <compiler_defs.h>
   1      =2  //-----------------------------------------------------------------------------
   2      =2  // compiler_defs.h
   3      =2  //-----------------------------------------------------------------------------
   4      =2  // Portions of this file are copyright Maarten Brock
   5      =2  // http://sdcc.sourceforge.net
   6      =2  // Portions of this file are copyright 2010, Silicon Laboratories, Inc.
   7      =2  // http://www.silabs.com
   8      =2  //
   9      =2  // GNU LGPL boilerplate:
  10      =2  /** This library is free software; you can redistribute it and/or
  11      =2    * modify it under the terms of the GNU Lesser General Public
  12      =2    * License as published by the Free Software Foundation; either
  13      =2    * version 2.1 of the License, or (at your option) any later version.
  14      =2    *
  15      =2    * This library is distributed in the hope that it will be useful,
  16      =2    * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17      =2    * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  18      =2    * Lesser General Public License for more details.
  19      =2    *
  20      =2    * You should have received a copy of the GNU Lesser General Public
  21      =2    * License along with this library; if not, write to the Free Software
  22      =2    * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
  23      =2    *
  24      =2    * In other words, you are welcome to use, share and improve this program.
  25      =2    * You are forbidden to forbid anyone else to use, share and improve
  26      =2    * what you give them. Help stamp out software-hoarding!
  27      =2  **/
  28      =2  // Program Description:
  29      =2  //
  30      =2  // **Important Note**: This header file should be included before including
  31      =2  // a device-specific header file such as C8051F300_defs.h.
  32      =2  //
  33      =2  // Macro definitions to accomodate 8051 compiler differences in specifying
  34      =2  // special function registers and other 8051-specific features such as NOP
  35      =2  // generation, and locating variables in memory-specific segments.  The
  36      =2  // compilers are identified by their unique predefined macros. See also:
  37      =2  // http://predef.sourceforge.net/precomp.html
  38      =2  //
  39      =2  // SBIT and SFR define special bit and special function registers at the given
  40      =2  // address. SFR16 and SFR32 define sfr combinations at adjacent addresses in
  41      =2  // little-endian format. SFR16E and SFR32E define sfr combinations without
  42      =2  // prerequisite byte order or adjacency. None of these multi-byte sfr
  43      =2  // combinations will guarantee the order in which they are accessed when read
  44      =2  // or written.
  45      =2  //
  46      =2  // SFR16X and SFR32X for 16 bit and 32 bit xdata registers are not defined
  47      =2  // to avoid portability issues because of compiler endianness.
  48      =2  //
  49      =2  // Example:
  50      =2  // // my_mcu.c: main 'c' file for my mcu
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 2   

  51      =2  // #include <compiler_defs.h>  // this file
  52      =2  // #include <C8051xxxx_defs.h> // SFR definitions for specific MCU target
  53      =2  //
  54      =2  // SBIT  (P0_1, 0x80, 1);      // Port 0 pin 1
  55      =2  // SFR   (P0, 0x80);           // Port 0
  56      =2  // SFRX  (CPUCS, 0xE600);      // Cypress FX2 Control and Status register in
  57      =2  //                             // xdata memory at 0xE600
  58      =2  // SFR16 (TMR2, 0xCC);         // Timer 2, lsb at 0xCC, msb at 0xCD
  59      =2  // SFR16E(TMR0, 0x8C8A);       // Timer 0, lsb at 0x8A, msb at 0x8C
  60      =2  // SFR32 (MAC0ACC, 0x93);      // SiLabs C8051F120 32 bits MAC0 Accumulator,
  61      =2  //                             // lsb at 0x93, msb at 0x96
  62      =2  // SFR32E(SUMR, 0xE5E4E3E2);   // TI MSC1210 SUMR 32 bits Summation register,
  63      =2  //                             // lsb at 0xE2, msb at 0xE5
  64      =2  //
  65      =2  // Target:         C8051xxxx
  66      =2  // Tool chain:     Generic
  67      =2  // Command Line:   None
  68      =2  // 
  69      =2  // Release 2.6 - 14 DEC 2012 (GO)
  70      =2  //        -Added define for deprecated SDCC keyword 'at'
  71      =2  // Release 2.5 - 12 SEP 2012 (TP)
  72      =2  //    -Added defines for deprecated SDCC keywords bit and code
  73      =2  // Release 2.4 - 27 AUG 2012 (TP)
  74      =2  //    -Added defines for deprecated SDCC keywords interrupt, _asm, and _endasm
  75      =2  // Release 2.3 - 27 MAY 2010 (DM)
  76      =2  //    -Removed 'LOCATED_VARIABLE' pragma from Keil because it is not supported
  77      =2  // Release 2.2 - 06 APR 2010 (ES)
  78      =2  //    -Removed 'PATHINCLUDE' pragma from Raisonance section
  79      =2  // Release 2.1 - 16 JUL 2009 (ES)
  80      =2  //    -Added SEGMENT_POINTER macro definitions for SDCC, Keil, and Raisonance
  81      =2  //    -Added LOCATED_VARIABLE_NO_INIT macro definitions for Raisonance
  82      =2  // Release 2.0 - 19 MAY 2009 (ES)
  83      =2  //    -Added LOCATED_VARIABLE_NO_INIT macro definitions for SDCC and Keil
  84      =2  // Release 1.9 - 23 OCT 2008 (ES)
  85      =2  //    -Updated Hi-Tech INTERRUPT and INTERRUPT_USING macro definitions
  86      =2  //    -Added SFR16 macro defintion for Hi-Tech
  87      =2  // Release 1.8 - 31 JUL 2008 (ES)
  88      =2  //    -Added INTERRUPT_USING and FUNCTION_USING macro's
  89      =2  //    -Added macro's for IAR
  90      =2  //    -Corrected Union definitions for Hi-Tech and added SFR16 macro defintion
  91      =2  // Release 1.7 - 11 SEP 2007 (BW)
  92      =2  //    -Added support for Raisonance EVAL 03.03.42 and Tasking Eval 7.2r1
  93      =2  // Release 1.6 - 27 AUG 2007 (BW)
  94      =2  //    -Updated copyright notice per agreement with Maartin Brock
  95      =2  //    -Added SDCC 2.7.0 "compiler.h" bug fixes
  96      =2  //    -Added memory segment defines (SEG_XDATA, for example)
  97      =2  // Release 1.5 - 24 AUG 2007 (BW)
  98      =2  //    -Added support for NOP () macro
  99      =2  //    -Added support for Hi-Tech ver 9.01
 100      =2  // Release 1.4 - 07 AUG 2007 (PKC)
 101      =2  //    -Removed FID and fixed formatting.
 102      =2  // Release 1.3 - 30 SEP 2007 (TP)
 103      =2  //    -Added INTERRUPT_PROTO_USING to properly support ISR context switching
 104      =2  //     under SDCC.
 105      =2  // Release 1.2 - (BW)
 106      =2  //    -Added support for U8,U16,U32,S8,S16,S32,UU16,UU32 data types
 107      =2  // Release 1.1 - (BW)
 108      =2  //    -Added support for INTERRUPT, INTERRUPT_USING, INTERRUPT_PROTO,
 109      =2  //     SEGMENT_VARIABLE, VARIABLE_SEGMENT_POINTER,
 110      =2  //     SEGMENT_VARIABLE_SEGMENT_POINTER, and LOCATED_VARIABLE
 111      =2  // Release 1.0 - 29 SEP 2006 (PKC)
 112      =2  //    -Initial revision
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 3   

 113      =2  
 114      =2  //-----------------------------------------------------------------------------
 115      =2  // Header File Preprocessor Directive
 116      =2  //-----------------------------------------------------------------------------
 117      =2  
 118      =2  #ifndef COMPILER_DEFS_H
 119      =2  #define COMPILER_DEFS_H
 120      =2  
 121      =2  //-----------------------------------------------------------------------------
 122      =2  // Macro definitions
 123      =2  //-----------------------------------------------------------------------------
 124      =2  
 125      =2  // SDCC - Small Device C Compiler
 126      =2  // http://sdcc.sourceforge.net
 127      =2  
 128      =2  #if defined SDCC
           =2 
           =2 #if (SDCC >= 300)
           =2 
           =2 #define interrupt __interrupt
           =2 #define _asm __asm
           =2 #define _endasm __endasm
           =2 #define bit __bit
           =2 #define code __code
           =2 #define at __at
           =2 
           =2 #endif
           =2 
           =2 # define SEG_GENERIC
           =2 # define SEG_FAR   __xdata
           =2 # define SEG_DATA  __data
           =2 # define SEG_NEAR  __data
           =2 # define SEG_IDATA __idata
           =2 # define SEG_XDATA __xdata
           =2 # define SEG_PDATA __pdata
           =2 # define SEG_CODE  __code
           =2 # define SEG_BDATA __bdata
           =2 
           =2 # define SBIT(name, addr, bit)  __sbit  __at(addr+bit)                  name
           =2 # define SFR(name, addr)        __sfr   __at(addr)                      name
           =2 # define SFRX(name, addr)       xdata volatile unsigned char __at(addr) name
           =2 # define SFR16(name, addr)      __sfr16 __at(((addr+1U)<<8) | addr)     name
           =2 # define SFR16E(name, fulladdr) __sfr16 __at(fulladdr)                  name
           =2 # define SFR32(name, addr)      __sfr32 __at(((addr+3UL)<<24) | ((addr+2UL)<<16) | ((addr+1UL)<<8) | addr)
             - name
           =2 # define SFR32E(name, fulladdr) __sfr32 __at(fulladdr)                  name
           =2 
           =2 # define INTERRUPT(name, vector) void name (void) interrupt (vector)
           =2 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt (vector) using (regnum)
           =2 # define INTERRUPT_PROTO(name, vector) void name (void) interrupt (vector)
           =2 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void) interrupt (vector) using (regnum)
           =2 
           =2 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using (regnum
             -)
           =2 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter) using (
             -regnum)
           =2 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =2 
           =2 # define SEGMENT_VARIABLE(name, vartype, locsegment) locsegment vartype name
           =2 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) targsegment vartype * name
           =2 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) targsegment vartype * lo
             -csegment name
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 4   

           =2 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =2 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment at (addr) vartype name = init
           =2 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) locsegment at (addr) vartype name
           =2 
           =2 // used with UU16
           =2 # define LSB 0
           =2 # define MSB 1
           =2 
           =2 // used with UU32 (b0 is least-significant byte)
           =2 # define b0 0
           =2 # define b1 1
           =2 # define b2 2
           =2 # define b3 3
           =2 
           =2 typedef unsigned char U8;
           =2 typedef unsigned int U16;
           =2 typedef unsigned long U32;
           =2 
           =2 typedef signed char S8;
           =2 typedef signed int S16;
           =2 typedef signed long S32;
           =2 
           =2 typedef union UU16
           =2 {
           =2    U16 U16;
           =2    S16 S16;
           =2    U8 U8[2];
           =2    S8 S8[2];
           =2 } UU16;
           =2 
           =2 typedef union UU32
           =2 {
           =2    U32 U32;
           =2    S32 S32;
           =2    UU16 UU16[2];
           =2    U16 U16[2];
           =2    S16 S16[2];
           =2    U8 U8[4];
           =2    S8 S8[4];
           =2 } UU32;
           =2 
           =2 // NOP () macro support
           =2 #define NOP() _asm NOP _endasm
           =2 
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // Raisonance (must be placed before Keil C51)
           =2 // http://www.raisonance.com
           =2 
           =2 #elif defined __RC51__
           =2 
           =2 //#error Raisonance C51 detected.
           =2 
           =2 # define SEG_GENERIC generic     //SEG_GENERIC only applies to pointers in Raisonance, not variables.
           =2 # define SEG_FAR   xdata
           =2 # define SEG_DATA  data
           =2 # define SEG_NEAR  data
           =2 # define SEG_IDATA idata
           =2 # define SEG_XDATA xdata
           =2 # define SEG_PDATA pdata
           =2 # define SEG_CODE  code
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 5   

           =2 # define SEG_BDATA bdata
           =2 
           =2 # define SBIT(name, addr, bit)  at (addr+bit) sbit         name
           =2 # define SFR(name, addr)        sfr at addr                name
           =2 # define SFR16(name, addr)      sfr16 at addr              name
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr)  /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 # define INTERRUPT(name, vector) void name (void) interrupt vector
           =2 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =2 # define INTERRUPT_PROTO(name, vector) void name (void)
           =2 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
           =2 
           =2 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using regnum
           =2 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
           =2 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =2 
           =2 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =2 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =2 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =2 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =2 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) at addr locsegment vartype name
           =2 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) at addr locsegment vartype name
           =2 
           =2 
           =2 // used with UU16
           =2 # define LSB 1
           =2 # define MSB 0
           =2 
           =2 // used with UU32 (b0 is least-significant byte)
           =2 # define b0 3
           =2 # define b1 2
           =2 # define b2 1
           =2 # define b3 0
           =2 
           =2 typedef unsigned char U8;
           =2 typedef unsigned int U16;
           =2 typedef unsigned long U32;
           =2 
           =2 typedef signed char S8;
           =2 typedef signed int S16;
           =2 typedef signed long S32;
           =2 
           =2 typedef union UU16
           =2 {
           =2    U16 U16;
           =2    S16 S16;
           =2    U8 U8[2];
           =2    S8 S8[2];
           =2 } UU16;
           =2 
           =2 typedef union UU32
           =2 {
           =2    U32 U32;
           =2    S32 S32;
           =2    UU16 UU16[2];
           =2    U16 U16[2];
           =2    S16 S16[2];
           =2    U8 U8[4];
           =2    S8 S8[4];
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 6   

           =2 } UU32;
           =2 
           =2 // NOP () macro support -- NOP is opcode 0x00
           =2 #define NOP() asm { 0x00 }
           =2 
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 
           =2 // Keil C51
           =2 // http://www.keil.com
           =2 
           =2 #elif defined __C51__
 307      =2  
 308      =2  //#error Keil C51 detected.
 309      =2  
 310      =2  # define SEG_GENERIC
 311      =2  # define SEG_FAR   xdata
 312      =2  # define SEG_DATA  data
 313      =2  # define SEG_NEAR  data
 314      =2  # define SEG_IDATA idata
 315      =2  # define SEG_XDATA xdata
 316      =2  # define SEG_PDATA pdata
 317      =2  # define SEG_CODE  code
 318      =2  # define SEG_BDATA bdata
 319      =2  
 320      =2  # define SBIT(name, addr, bit)  sbit  name = addr^bit
 321      =2  # define SFR(name, addr)        sfr   name = addr
 322      =2  # define SFR16(name, addr)      sfr16 name = addr
 323      =2  # define SFR16E(name, fulladdr) /* not supported */
 324      =2  # define SFR32(name, fulladdr)  /* not supported */
 325      =2  # define SFR32E(name, fulladdr) /* not supported */
 326      =2  
 327      =2  # define INTERRUPT(name, vector) void name (void) interrupt vector
 328      =2  # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
 329      =2  # define INTERRUPT_PROTO(name, vector) void name (void)
 330      =2  # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
 331      =2  
 332      =2  # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using regnum
 333      =2  # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
 334      =2  // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
 335      =2  
 336      =2  # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
 337      =2  # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
 338      =2  # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
 339      =2  # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
 340      =2  # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) vartype locsegment name _at_ addr
 341      =2  
 342      =2  // used with UU16
 343      =2  # define LSB 1
 344      =2  # define MSB 0
 345      =2  
 346      =2  // used with UU32 (b0 is least-significant byte)
 347      =2  # define b0 3
 348      =2  # define b1 2
 349      =2  # define b2 1
 350      =2  # define b3 0
 351      =2  
 352      =2  typedef unsigned char U8;
 353      =2  typedef unsigned int U16;
 354      =2  typedef unsigned long U32;
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 7   

 355      =2  
 356      =2  typedef signed char S8;
 357      =2  typedef signed int S16;
 358      =2  typedef signed long S32;
 359      =2  
 360      =2  typedef union UU16
 361      =2  {
 362      =2     U16 U16;
 363      =2     S16 S16;
 364      =2     U8 U8[2];
 365      =2     S8 S8[2];
 366      =2  } UU16;
 367      =2  
 368      =2  typedef union UU32
 369      =2  {
 370      =2     U32 U32;
 371      =2     S32 S32;
 372      =2     UU16 UU16[2];
 373      =2     U16 U16[2];
 374      =2     S16 S16[2];
 375      =2     U8 U8[4];
 376      =2     S8 S8[4];
 377      =2  } UU32;
 378      =2  
 379      =2  // NOP () macro support
 380      =2  extern void _nop_ (void);
 381      =2  #define NOP() _nop_()
 382      =2  
 383      =2  //-----------------------------------------------------------------------------
 384      =2  
 385      =2  // Hi-Tech 8051
 386      =2  // http://www.htsoft.com
 387      =2  
 388      =2  #elif defined HI_TECH_C
           =2 
           =2 # define SEG_GENERIC
           =2 # define SEG_FAR   far
           =2 # define SEG_DATA  data
           =2 # define SEG_NEAR  near
           =2 # define SEG_IDATA idata
           =2 # define SEG_XDATA xdata
           =2 # define SEG_PDATA pdata
           =2 # define SEG_CODE  code
           =2 # define SEG_BDATA bdata
           =2 
           =2 
           =2 # define SBIT(name, addr, thebit) static volatile bit name @ (addr + thebit)
           =2 # define SFR(name, addr)          static volatile unsigned char name @ addr
           =2 # define SFR16(name, addr)        static volatile unsigned int name @ addr
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr)  /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 # define INTERRUPT(name, vector)       void name (void) interrupt vector
           =2 # define INTERRUPT_PROTO(name, vector)
           =2 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =2 # define INTERRUPT_PROTO_USING(name, vector, regnum)
           =2 
           =2 # define FUNCTION_USING(name, return_value, parameter, regnum) /* not supported */
           =2 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) /* not supported */
           =2 // Note: Hi-Tech does not support functions using different register banks. Register
           =2 //       banks can only be specified in interrupts. If a function is called from
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 8   

           =2 //       inside an interrupt, it will use the same register bank as the interrupt.
           =2 
           =2 # define SEGMENT_VARIABLE(name, vartype, locsegment) locsegment vartype name
           =2 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) targsegment vartype * name
           =2 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) targsegment vartype * lo
             -csegment name
           =2 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment vartype name @ addr
           =2 
           =2 // used with UU16
           =2 # define LSB 0
           =2 # define MSB 1
           =2 
           =2 // used with UU32 (b0 is least-significant byte)
           =2 # define b0 0
           =2 # define b1 1
           =2 # define b2 2
           =2 # define b3 3
           =2 
           =2 typedef unsigned char U8;
           =2 typedef unsigned int U16;
           =2 typedef unsigned long U32;
           =2 
           =2 typedef signed char S8;
           =2 typedef signed int S16;
           =2 typedef signed long S32;
           =2 
           =2 typedef union UU16
           =2 {
           =2    U16 U16;
           =2    S16 S16;
           =2    U8 U8[2];
           =2    S8 S8[2];
           =2 } UU16;
           =2 
           =2 typedef union UU32
           =2 {
           =2    U32 U32;
           =2    S32 S32;
           =2    UU16 UU16[2];
           =2    U16 U16[2];
           =2    S16 S16[2];
           =2    U8 U8[4];
           =2    S8 S8[4];
           =2 } UU32;
           =2 
           =2 // NOP () macro support
           =2 #define NOP() asm(" nop ")
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // Tasking / Altium
           =2 // http://www.altium.com/tasking
           =2 
           =2 
           =2 #elif defined _CC51
           =2 
           =2 # define SEG_GENERIC
           =2 # define SEG_FAR   _xdat
           =2 # define SEG_DATA  _data
           =2 # define SEG_NEAR  _data
           =2 # define SEG_IDATA _idat
           =2 # define SEG_XDATA _xdat
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 9   

           =2 # define SEG_PDATA _pdat
           =2 # define SEG_CODE  _rom
           =2 # define SEG_BDATA _bdat
           =2 
           =2 # define SBIT(name, addr, bit)  _sfrbit  name _at(addr+bit)
           =2 # define SFR(name, addr)        _sfrbyte name _at(addr)
           =2 # define SFRX(name, addr)       _xdat volatile unsigned char name _at(addr)
           =2 #if _CC51 > 71
           =2 # define SFR16(name, addr)      _sfrword _little name _at(addr)
           =2 #else
           =2 # define SFR16(name, addr)      /* not supported */
           =2 #endif
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr)  /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 # define INTERRUPT(name, vector) _interrupt (vector) void name (void)
           =2 # define INTERRUPT_USING(name, vector, regnum) _interrupt (vector) _using(regnum) void name (void)
           =2 # define INTERRUPT_PROTO(name, vector) _interrupt (vector) void name (void)
           =2 # define INTERRUPT_PROTO_USING(name, vector, regnum) _interrupt (vector) _using(regnum) void name (void)
           =2 
           =2 // When calling FUNCTION_USING in Tasking, the function must be called from an interrupt or Main which
           =2 // is also using the same register bank. If not, the compiler will generate an error.
           =2 # define FUNCTION_USING(name, return_value, parameter, regnum) _using(regnum) return_value name (parameter
             -)
           =2 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) _using(regnum) return_value name (par
             -ameter)
           =2 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =2 
           =2 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =2 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =2 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =2 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) vartype locsegment name _at( addr )
           =2 
           =2 // used with UU16
           =2 # define LSB 1
           =2 # define MSB 0
           =2 
           =2 // used with UU32 (b0 is least-significant byte)
           =2 # define b0 3
           =2 # define b1 2
           =2 # define b2 1
           =2 # define b3 0
           =2 
           =2 typedef unsigned char U8;
           =2 typedef unsigned int U16;
           =2 typedef unsigned long U32;
           =2 
           =2 typedef signed char S8;
           =2 typedef signed int S16;
           =2 typedef signed long S32;
           =2 
           =2 typedef union UU16
           =2 {
           =2    U16 U16;
           =2    S16 S16;
           =2    U8 U8[2];
           =2    S8 S8[2];
           =2 } UU16;
           =2 
           =2 typedef union UU32
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 10  

           =2 {
           =2    U32 U32;
           =2    S32 S32;
           =2    UU16 UU16[2];
           =2    U16 U16[2];
           =2    S16 S16[2];
           =2    U8 U8[4];
           =2    S8 S8[4];
           =2 } UU32;
           =2 
           =2 // NOP () macro support
           =2 extern void _nop (void);
           =2 #define NOP() _nop()
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 
           =2 // IAR 8051
           =2 // http://www.iar.com
           =2 
           =2 #elif defined __ICC8051__
           =2 
           =2 #include <stdbool.h>
           =2 #include <intrinsics.h>
           =2 
           =2 # define SBIT(name, addr, bit)  __bit __no_init volatile bool name @ (addr+bit)
           =2 # define SFR(name, addr)        __sfr __no_init volatile unsigned char name @ addr
           =2 # define SFRX(name, addr)       __xdata __no_init volatile unsigned char name @ addr
           =2 # define SFR16(name, addr)      __sfr __no_init volatile unsigned int  name @ addr
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr) /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 # define SEG_GENERIC __generic
           =2 # define SEG_FAR  __xdata
           =2 # define SEG_DATA __data
           =2 # define SEG_NEAR __data
           =2 # define SEG_IDATA __idata
           =2 # define SEG_XDATA __xdata
           =2 # define SEG_PDATA __pdata
           =2 # define SEG_CODE  __code
           =2 # define SEG_BDATA __bdata
           =2 
           =2 #define bit bool
           =2 
           =2 # define _PPTOSTR_(x) #x
           =2 # define _PPARAM_(address) _PPTOSTR_(vector=address * 8 + 3)
           =2 # define _PPARAM2_(regbank) _PPTOSTR_(register_bank=regbank)
           =2 # define INTERRUPT(name, vector) _Pragma(_PPARAM_(vector)) __interrupt void name(void)
           =2 # define INTERRUPT_PROTO(name, vector)  __interrupt void name(void)
           =2 # define INTERRUPT_USING(name, vector, regnum) _Pragma(_PPARAM2_(regnum)) _Pragma(_PPARAM_(vector)) __inte
             -rrupt void name(void)
           =2 # define INTERRUPT_PROTO_USING(name, vector, regnum) __interrupt void name(void)
           =2 
           =2 # define FUNCTION_USING(name, return_value, parameter, regnum) /* not supported */
           =2 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) /* not supported */
           =2 // Note: IAR does not support functions using different register banks. Register
           =2 //       banks can only be specified in interrupts. If a function is called from
           =2 //       inside an interrupt, it will use the same register bank as the interrupt.
           =2 
           =2 # define SEGMENT_VARIABLE(name, vartype, locsegment)  locsegment vartype name
           =2 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment  * name
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 11  

           =2 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =2 
           =2 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment __no_init vartype name @ addr
           =2 
           =2 // used with UU16
           =2 # define LSB 0
           =2 # define MSB 1
           =2 
           =2 // used with UU32 (b0 is least-significant byte)
           =2 # define b0 0
           =2 # define b1 1
           =2 # define b2 2
           =2 # define b3 3
           =2 
           =2 typedef unsigned char U8;
           =2 typedef unsigned int U16;
           =2 typedef unsigned long U32;
           =2 
           =2 typedef signed char S8;
           =2 typedef signed int S16;
           =2 typedef signed long S32;
           =2 
           =2 typedef union UU16
           =2 {
           =2    U16 U16;
           =2    S16 S16;
           =2    U8 U8[2];
           =2    S8 S8[2];
           =2 } UU16;
           =2 
           =2 typedef union UU32
           =2 {
           =2    U32 U32;
           =2    S32 S32;
           =2    UU16 UU16[2];
           =2    U16 U16[2];
           =2    S16 S16[2];
           =2    U8 U8[4];
           =2    S8 S8[4];
           =2 } UU32;
           =2 
           =2 
           =2 #define NOP() __no_operation();
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // Crossware
           =2 // http://www.crossware.com
           =2 
           =2 #elif defined _XC51_VER
           =2 # define SBIT(name, addr, bit)  _sfrbit  name = (addr+bit)
           =2 # define SFR(name, addr)        _sfr     name = addr
           =2 # define SFR16(name, addr)      _sfrword name = addr
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr)  /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // Wickenhäuser
           =2 // http://www.wickenhaeuser.de
           =2 
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 12  

           =2 #elif defined __UC__
           =2 # define SBIT(name, addr, bit)  unsigned char bit  name @ (addr+bit)
           =2 # define SFR(name, addr)        near unsigned char name @ addr
           =2 # define SFR16(name, addr)      /* not supported */
           =2 # define SFR16E(name, fulladdr) /* not supported */
           =2 # define SFR32(name, fulladdr)  /* not supported */
           =2 # define SFR32E(name, fulladdr) /* not supported */
           =2 
           =2 //-----------------------------------------------------------------------------
           =2 
           =2 // Default
           =2 // Unknown compiler
           =2 
           =2 #else
           =2 # warning unrecognized compiler
           =2 # define SBIT(name, addr, bit)  volatile bool           name
           =2 # define SFR(name, addr)        volatile unsigned char  name
           =2 # define SFRX(name, addr)       volatile unsigned char  name
           =2 # define SFR16(name, addr)      volatile unsigned short name
           =2 # define SFR16E(name, fulladdr) volatile unsigned short name
           =2 # define SFR32(name, fulladdr)  volatile unsigned long  name
           =2 # define SFR32E(name, fulladdr) volatile unsigned long  name
           =2 
           =2 #endif
 683      =2  
 684      =2  //-----------------------------------------------------------------------------
 685      =2  // Header File PreProcessor Directive
 686      =2  //-----------------------------------------------------------------------------
 687      =2  
 688      =2  #endif                                 // #define COMPILER_DEFS_H
 689      =2  
 690      =2  //-----------------------------------------------------------------------------
 691      =2  // End Of File
 692      =2  //-----------------------------------------------------------------------------
   4      =1  #include <C8051F580_defs.h>            // SFR declarations
   1      =2  //-----------------------------------------------------------------------------
   2      =2  // C8051F580_defs.h
   3      =2  //-----------------------------------------------------------------------------
   4      =2  // Copyright 2008, Silicon Laboratories, Inc.
   5      =2  // http://www.silabs.com
   6      =2  //
   7      =2  // Program Description:
   8      =2  //
   9      =2  // Register/bit definitions for the C8051F58x family.
  10      =2  // **Important Note**: The compiler_defs.h header file should be included
  11      =2  // before including this header file.
  12      =2  //
  13      =2  // Target:         C8051F580/1/2/3/4/5/6/7,8/9-F590/1
  14      =2  // Tool chain:     Generic
  15      =2  // Command Line:   None
  16      =2  //
  17      =2  // Release 0.6 - 20 AUG 2012 (TP)
  18      =2  //    -Added #define for _XPAGE to provide support for SDCC memory paging
  19      =2  //     (pdata)
  20      =2  //
  21      =2  // Release 0.5 - 10 SEP 2011 (GP)
  22      =2  //    - Fixed SFR16 definition for CAN0IF2MC
  23      =2  //
  24      =2  // Release 0.4 - 08 OCT 2010 (TP)
  25      =2  //    - Fixed bit definitions for SCON0
  26      =2  //
  27      =2  // Release 0.3 - 01 APR 2009 (GP)
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 13  

  28      =2  //    - Added SN0-SN3
  29      =2  //
  30      =2  // Release 0.2 - 29 JUL 2008 (ADT)
  31      =2  //    - Added Timer 4 bit definitions
  32      =2  //
  33      =2  // Release 0.1 - 09 JUL 2008 (GP)
  34      =2  //    - Initial Revision
  35      =2  //
  36      =2  //-----------------------------------------------------------------------------
  37      =2  // Header File Preprocessor Directive
  38      =2  //-----------------------------------------------------------------------------
  39      =2  
  40      =2  #ifndef C8051F580_DEFS_H
  41      =2  #define C8051F580_DEFS_H
  42      =2  
  43      =2  //-----------------------------------------------------------------------------
  44      =2  // Page 0, Page 1 and Page F Registers
  45      =2  //-----------------------------------------------------------------------------
  46      =2  
  47      =2  SFR (P0, 0x80);                        // Port 0 Latch
  48      =2  SFR (SP, 0x81);                        // Stack Pointer
  49      =2  SFR (DPL, 0x82);                       // Data Pointer Low
  50      =2  SFR (DPH, 0x83);                       // Data Pointer High
  51      =2  SFR (SFR0CN, 0x84);                    // SFR Page Control
  52      =2  SFR (SFRNEXT, 0x85);                   // SFR stack next page
  53      =2  SFR (SFRLAST, 0x86);                   // SFR stack last page
  54      =2  SFR (PCON, 0x87);                      // Power Control
  55      =2  SFR (TCON, 0x88);                      // Timer/Counter Control
  56      =2  SFR (TMOD, 0x89);                      // Timer/Counter Mode
  57      =2  SFR (TL0, 0x8A);                       // Timer/Counter 0 Low
  58      =2  SFR (TL1, 0x8B);                       // Timer/Counter 1 Low
  59      =2  SFR (TH0, 0x8C);                       // Timer/Counter 0 High
  60      =2  SFR (TH1, 0x8D);                       // Timer/Counter 1 High
  61      =2  SFR (CKCON, 0x8E);                     // Clock Control
  62      =2  SFR (PSCTL, 0x8F);                     // Program Store R/W Control
  63      =2  SFR (CLKSEL, 0x8F);                    // System clock select
  64      =2  SFR (P1, 0x90);                        // Port 1 Latch
  65      =2  SFR (TMR3CN, 0x91);                    // Timer/Counter 3 Control
  66      =2  SFR (TMR5CN, 0x91);                    // Timer/Counter 5 Control
  67      =2  SFR (TMR3RLL, 0x92);                   // Timer/Counter 3 Reload Low
  68      =2  SFR (TMR5CAPL, 0x92);                  // Timer/Counter 5 Capture Low
  69      =2  SFR (TMR3RLH, 0x93);                   // Timer/Counter 3 Reload High
  70      =2  SFR (TMR5CAPH, 0x93);                  // Timer/Counter 5 Capture High
  71      =2  SFR (TMR3L, 0x94);                     // Timer/Counter 3 Low
  72      =2  SFR (TMR5L, 0x94);                     // Timer/Counter 5 Low
  73      =2  SFR (TMR3H, 0x95);                     // Timer/Counter 3 High
  74      =2  SFR (TMR5H, 0x95);                     // Timer/Counter 5 High
  75      =2  SFR (TMR5CF, 0x96);                    // Timer/Counter 5 Configuration
  76      =2  SFR (CLKMUL, 0x97);                    // Clock Multiplier
  77      =2  SFR (SCON0, 0x98);                     // UART0 Control
  78      =2  SFR (SCON1, 0x98);                     // UART1 Control
  79      =2  SFR (SBUF0, 0x99);                     // UART0 Data Buffer
  80      =2  SFR (SBUF1, 0x99);                     // UART1 Data Buffer
  81      =2  SFR (CPT0CN, 0x9A);                    // Comparator 0 Control
  82      =2  SFR (CPT2CN, 0x9A);                    // Comparator 2 Control
  83      =2  SFR (CPT0MD, 0x9B);                    // Comparator 0 Mode
  84      =2  SFR (CPT2MD, 0x9B);                    // Comparator 2 Mode
  85      =2  SFR (CPT0MX, 0x9C);                    // Comparator 0 Mux
  86      =2  SFR (CPT2MX, 0x9C);                    // Comparator 2 Mux
  87      =2  SFR (CPT1CN, 0x9D);                    // Comparator 1 Control
  88      =2  SFR (CPT1MD, 0x9E);                    // Comparator 0 Mode
  89      =2  SFR (OSCIFIN, 0x9E);                   // Internal Oscillator Fine Control
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 14  

  90      =2  SFR (CPT1MX, 0x9F);                    // Comparator 1 Mux
  91      =2  SFR (OSCXCN, 0x9F);                    // External Oscillator Control
  92      =2  SFR (P2, 0xA0);                        // Port 2 Latch
  93      =2  SFR (SPI0CFG, 0xA1);                   // SPI0 Configuration
  94      =2  SFR (OSCICN, 0xA1);                    // Internal Oscillator Control
  95      =2  SFR (SPI0CKR, 0xA2);                   // SPI0 Clock rate control
  96      =2  SFR (OSCICRS, 0xA2);                   // Internal Oscillator Coarse Control
  97      =2  SFR (SPI0DAT, 0xA3);                   // SPI0 Data Buffer
  98      =2  SFR (P0MDOUT, 0xA4);                   // Port 0 Output Mode
  99      =2  SFR (P1MDOUT, 0xA5);                   // Port 1 Output Mode
 100      =2  SFR (P2MDOUT, 0xA6);                   // Port 2 Output Mode
 101      =2  SFR (SFRPAGE, 0xA7);                   // SFR Page Select
 102      =2  SFR (IE, 0xA8);                        // Interrupt Enable
 103      =2  SFR (SMOD0, 0xA9);                     // Serial Port 0 Control
 104      =2  SFR (EMI0CN, 0xAA);                    // EMIF Control
 105      =2  SFR (EMI0TC, 0xAA);                    // EMIF Timing control
 106      =2  SFR (SBCON0, 0xAB);                    // UART0 Baud Rate Generator Control
 107      =2  SFR (SBRLL0, 0xAC);                    // UART0 Baud Rate Generator Low
 108      =2  SFR (SBRLH0, 0xAD);                    // UART0 Baud Rate Generator High
 109      =2  SFR (P3MAT, 0xAE);                     // Port 3 Match
 110      =2  SFR (P3MDOUT, 0xAE);                   // Port 3 Mode
 111      =2  SFR (P3MASK, 0xAF);                    // Port 3 Mask
 112      =2  SFR (P4MDOUT, 0xAF);                   // Port 4 Mode
 113      =2  SFR (P3, 0xB0);                        // Port 3 Latch
 114      =2  SFR (P2MAT, 0xB1);                     // Port 2 Match
 115      =2  SFR (P2MASK, 0xB2);                    // Port 2 Mask
 116      =2  SFR (EMI0CF, 0xB2);                    // EMIF Configuration
 117      =2  SFR (P4, 0xB5);                        // Port 4 Latch
 118      =2  SFR (FLSCL, 0xB6);                     // Flash Scale
 119      =2  SFR (FLKEY, 0xB7);                     // Flash access limit
 120      =2  SFR (IP, 0xB8);                        // Interrupt Priority
 121      =2  SFR (SMB0ADR, 0xB9);                   // SMBus0 Slave address
 122      =2  SFR (ADC0TK, 0xBA);                    // ADC0 Tracking Mode Select
 123      =2  SFR (SMB0ADM, 0xBA);                   // SMBus0 Address Mask
 124      =2  SFR (ADC0MX, 0xBB);                    // AMUX0 Channel select
 125      =2  SFR (ADC0CF, 0xBC);                    // AMUX0 Channel configuration
 126      =2  SFR (ADC0L, 0xBD);                     // ADC0 Data Low
 127      =2  SFR (ADC0H, 0xBE);                     // ADC0 Data High
 128      =2  SFR (SMB0CN, 0xC0);                    // SMBus0 Control
 129      =2  SFR (SMB0CF, 0xC1);                    // SMBus0 Configuration
 130      =2  SFR (SMB0DAT, 0xC2);                   // SMBus0 Data
 131      =2  SFR (ADC0GTL, 0xC3);                   // ADC0 Greater-Than Compare Low
 132      =2  SFR (ADC0GTH, 0xC4);                   // ADC0 Greater-Than Compare High
 133      =2  SFR (ADC0LTL, 0xC5);                   // ADC0 Less-Than Compare Word Low
 134      =2  SFR (ADC0LTH, 0xC6);                   // ADC0 Less-Than Compare Word High
 135      =2  SFR (XBR3, 0xC6);                      // Port I/O Crossbar Control 3
 136      =2  SFR (XBR2, 0xC7);                      // Port I/O Crossbar Control 2
 137      =2  SFR (TMR2CN, 0xC8);                    // Timer/Counter 2 Control
 138      =2  SFR (TMR4CN, 0xC8);                    // Timer/Counter 4 Control
 139      =2  SFR (REG0CN, 0xC9);                    // Regulator Control
 140      =2  SFR (LIN0CF, 0xC9);                    // LIN 0 Configuration
 141      =2  SFR (TMR4CF, 0xC9);                    // Timer/Counter 4 Configuration
 142      =2  SFR (TMR2RLL, 0xCA);                   // Timer/Counter 2 Reload Low
 143      =2  SFR (TMR4CAPL, 0xCA);                  // Timer/Counter 4 Capture Low
 144      =2  SFR (TMR2RLH, 0xCB);                   // Timer/Counter 2 Reload High
 145      =2  SFR (TMR4CAPH, 0xCB);                  // Timer/Counter 4 Capture High
 146      =2  SFR (TMR2L, 0xCC);                     // Timer/Counter 2 Low
 147      =2  SFR (TMR4L, 0xCC);                     // Timer/Counter 4 Low
 148      =2  SFR (TMR2H, 0xCD);                     // Timer/Counter 2 High
 149      =2  SFR (TMR4H, 0xCD);                     // Timer/Counter 4 High
 150      =2  SFR (PCA0CPL5, 0xCE);                  // PCA0 Capture 5 Low
 151      =2  SFR (PCA1CPL11, 0xCE);                 // PCA1 Capture 11 Low
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 15  

 152      =2  SFR (PCA0CPH5, 0xCF);                  // PCA0 Capture 5 High
 153      =2  SFR (PCA1CPH11, 0xCF);                 // PCA1 Capture 11 High
 154      =2  SFR (PSW, 0xD0);                       // Program Status Word
 155      =2  SFR (REF0CN, 0xD1);                    // Voltage Reference Control
 156      =2  SFR (LIN0DAT, 0xD2);                   // LIN0 Data
 157      =2  SFR (LIN0ADR, 0xD3);                   // LIN0 Address
 158      =2  SFR (P0SKIP, 0xD4);                    // Port 0 Skip
 159      =2  SFR (P1SKIP, 0xD5);                    // Port 1 Skip
 160      =2  SFR (P2SKIP, 0xD6);                    // Port 2 Skip
 161      =2  SFR (P3SKIP, 0xD7);                    // Port 3 Skip
 162      =2  SFR (PCA0CN, 0xD8);                    // PCA0 Control
 163      =2  SFR (PCA1CN, 0xD8);                    // PCA1 Control
 164      =2  SFR (PCA0MD, 0xD9);                    // PCA0 Mode
 165      =2  SFR (PCA1MD, 0xD9);                    // PCA1 Mode
 166      =2  SFR (PCA0PWM, 0xD9);                   // PCA0 PWM Control
 167      =2  SFR (PCA0CPM0, 0xDA);                  // PCA0 Module 0 Mode
 168      =2  SFR (PCA1CPM6, 0xDA);                  // PCA1 Module 6 Mode
 169      =2  SFR (PCA1PWM, 0xDA);                   // PCA1 PWM Control
 170      =2  SFR (PCA0CPM1, 0xDB);                  // PCA0 Module 1  Mode
 171      =2  SFR (PCA1CPM7, 0xDB);                  // PCA1 Module 7  Mode
 172      =2  SFR (PCA0CPM2, 0xDC);                  // PCA0 Module 2  Mode
 173      =2  SFR (PCA1CPM8, 0xDC);                  // PCA1 Module 8  Mode
 174      =2  SFR (PCA0CPM3, 0xDD);                  // PCA0 Module 3  Mode
 175      =2  SFR (PCA1CPM9, 0xDD);                  // PCA1 Module 9  Mode
 176      =2  SFR (PCA0CPM4, 0xDE);                  // PCA0 Module 4  Mode
 177      =2  SFR (PCA1CPM10, 0xDE);                  // PCA1 Module 10 Mode
 178      =2  SFR (PCA0CPM5, 0xDF);                  // PCA0 Module 5  Mode
 179      =2  SFR (PCA1CPM11, 0xDF);                  // PCA1 Module 11 Mode
 180      =2  SFR (ACC, 0xE0);                       // Accumulator
 181      =2  SFR (XBR0, 0xE1);                      // Port I/O Crossbar Control 0
 182      =2  SFR (XBR1, 0xE2);                      // Port I/O Crossbar Control 1
 183      =2  SFR (CCH0CN, 0xE3);                    // Cache control
 184      =2  SFR (IT01CF, 0xE4);                    // INT0/INT1 Configuration
 185      =2  SFR (EIE1, 0xE6);                      // Extended Interrupt Enable 2
 186      =2  SFR (EIE2, 0xE7);                      // Extended Interrupt Enable 2
 187      =2  SFR (ADC0CN, 0xE8);                    // ADC0 Control
 188      =2  SFR (PCA0CPL1, 0xE9);                  // PCA0 Capture 1 Low
 189      =2  SFR (PCA1CPL1, 0xE9);                  // PCA1 Capture 7 Low
 190      =2  SFR (PCA0CPH1, 0xEA);                  // PCA0 Capture 1 High
 191      =2  SFR (PCA1CPH1, 0xEA);                  // PCA1 Capture 7 High
 192      =2  SFR (PCA0CPL2, 0xEB);                  // PCA0 Capture 2 Low
 193      =2  SFR (PCA1CPL2, 0xEB);                  // PCA1 Capture 8 Low
 194      =2  SFR (PCA0CPH2, 0xEC);                  // PCA0 Capture 2 High
 195      =2  SFR (PCA1CPH2, 0xEC);                  // PCA1 Capture 8 High
 196      =2  SFR (PCA0CPL3, 0xED);                  // PCA0 Capture 3 Low
 197      =2  SFR (PCA1CPL3, 0xED);                  // PCA1 Capture 9 Low
 198      =2  SFR (PCA0CPH3, 0xEE);                  // PCA0 Capture 3 High
 199      =2  SFR (PCA1CPH3, 0xEE);                  // PCA1 Capture 9 High
 200      =2  SFR (RSTSRC, 0xEF);                    // Reset Source Configuration/Status
 201      =2  SFR (B, 0xF0);                         // B Register
 202      =2  SFR (P0MAT, 0xF1);                     // Port 0 Match
 203      =2  SFR (P0MDIN, 0xF1);                    // Port 0 Input Mode
 204      =2  SFR (P0MASK, 0xF2);                    // Port 0 Mask
 205      =2  SFR (P1MDIN, 0xF2);                    // Port 1 Input Mode
 206      =2  SFR (P1MAT, 0xF3);                     // Port 1 Match
 207      =2  SFR (P2MDIN, 0xF3);                    // Port 2 Input Mode
 208      =2  SFR (P1MASK, 0xF4);                    // Port 1 Mask
 209      =2  SFR (P3MDIN, 0xF4);                    // Port 3 Input Mode
 210      =2  SFR (PSBANK, 0xF5);                    // Program Space Bank Select
 211      =2  SFR (EIP1, 0xF6);                      // External Interrupt Priority 1
 212      =2  SFR (EIP2, 0xF7);                      // External Interrupt Priority 2
 213      =2  SFR (SPI0CN, 0xF8);                    // SPI0 Control
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 16  

 214      =2  SFR (PCA0L, 0xF9);                     // PCA0 Counter Low
 215      =2  SFR (PCA1L, 0xF9);                     // PCA1 Counter Low
 216      =2  SFR (SN0, 0xF9);                       // Serial Number 0
 217      =2  SFR (PCA0H, 0xFA);                     // PCA0 Counter High
 218      =2  SFR (PCA1H, 0xFA);                     // PCA1 Counter High
 219      =2  SFR (SN1, 0xFA);                       // Serial Number 1
 220      =2  SFR (PCA0CPL0, 0xFB);                  // PCA0 Capture 0 Low
 221      =2  SFR (PCA1CPL6, 0xFB);                  // PCA1 Capture 6 Low
 222      =2  SFR (SN2, 0xFB);                       // Serial Number 2
 223      =2  SFR (PCA0CPH0, 0xFC);                  // PCA0 Capture 0 High
 224      =2  SFR (PCA1CPH6, 0xFC);                  // PCA1 Capture 6 High
 225      =2  SFR (SN3, 0xFC);                       // Serial Number 3
 226      =2  SFR (PCA0CPL4, 0xFD);                  // PCA0 Capture 4 Low
 227      =2  SFR (PCA1CPL10, 0xFD);                 // PCA1 Capture 10 Low
 228      =2  SFR (PCA0CPH4, 0xFE);                  // PCA0 Capture 4 High
 229      =2  SFR (PCA1CPH10, 0xFE);                 // PCA1 Capture 10 High
 230      =2  SFR (VDM0CN, 0xFF);                    // VDD Monitor Control
 231      =2  
 232      =2  //-----------------------------------------------------------------------------
 233      =2  // Page C (CAN0) Registers
 234      =2  //-----------------------------------------------------------------------------
 235      =2  
 236      =2  SFR (CAN0CFG, 0x92);                   // CAN0 Clock Configuration
 237      =2  SFR (CAN0STAT, 0x94);                  // Status Register Low Byte
 238      =2  SFR (CAN0ERRL, 0x96);                  // Error Counter Low Byte
 239      =2  SFR (CAN0ERRH, 0x97);                  // Error Counter High Byte
 240      =2  SFR (CAN0BTL, 0x9A);                   // Bit Timing Register Low Byte
 241      =2  SFR (CAN0BTH, 0x9B);                   // Bit Timing Register High Byte
 242      =2  SFR (CAN0IIDL, 0x9C);                  // Interrupt Register Low Byte
 243      =2  SFR (CAN0IIDH, 0x9D);                  // Interrupt Register High Byte
 244      =2  SFR (CAN0TST, 0x9E);                   // Test Register Low Byte
 245      =2  SFR (CAN0BRPE, 0xA1);                  // BRP Extension Register Low Byte
 246      =2  SFR (CAN0TR1L, 0xA2);                  // Transmission Request 1 Low Byte
 247      =2  SFR (CAN0TR1H, 0xA3);                  // Transmission Request 1 High Byte
 248      =2  SFR (CAN0TR2L, 0xA4);                  // Transmission Request 2 Low Byte
 249      =2  SFR (CAN0TR2H, 0xA5);                  // Transmission Request 2 High Byte
 250      =2  SFR (CAN0ND1L, 0xAA);                  // New Data 1 Low Byte
 251      =2  SFR (CAN0ND1H, 0xAB);                  // New Data 1 High Byte
 252      =2  SFR (CAN0ND2L, 0xAC);                  // New Data 2 Low Byte
 253      =2  SFR (CAN0ND2H, 0xAD);                  // New Data 2 High Byte
 254      =2  SFR (CAN0IP1L, 0xAE);                  // Interrupt Pending 1 Low Byte
 255      =2  SFR (CAN0IP1H, 0xAF);                  // Interrupt Pending 1 High Byte
 256      =2  SFR (CAN0IP2L, 0xB2);                  // Interrupt Pending 2 Low Byte
 257      =2  SFR (CAN0IP2H, 0xB3);                  // Interrupt Pending 2 High Byte
 258      =2  SFR (CAN0MV1L, 0xBA);                  // Message Valid 1 Low Byte
 259      =2  SFR (CAN0MV1H, 0xBB);                  // Message Valid 1 High Byte
 260      =2  SFR (CAN0MV2L, 0xBC);                  // Message Valid 2 Low Byte
 261      =2  SFR (CAN0MV2H, 0xBD);                  // Message Valid 2 High Byte
 262      =2  SFR (CAN0IF1CRL, 0xBE);                // IF1 Command Request Low Byte
 263      =2  SFR (CAN0IF1CRH, 0xBF);                // IF1 Command Request High Byte
 264      =2  SFR (CAN0CN, 0xC0);                    // CAN Control Register Low Byte
 265      =2  SFR (CAN0IF1CML, 0xC2);                // IF1 Command Mask Low Byte
 266      =2  SFR (CAN0IF1CMH, 0xC3);                // IF1 Command Mask High Byte
 267      =2  SFR (CAN0IF1M1L, 0xC4);                // IF1 Mask 1 Low Byte
 268      =2  SFR (CAN0IF1M1H, 0xC5);                // IF1 Mask 1 High Byte
 269      =2  SFR (CAN0IF1M2L, 0xC6);                // IF1 Mask 2 Low Byte
 270      =2  SFR (CAN0IF1M2H, 0xC7);                // IF1 Mask 2 High Byte
 271      =2  SFR (CAN0IF1A1L, 0xCA);                // IF1 Arbitration 1 Low Byte
 272      =2  SFR (CAN0IF1A1H, 0xCB);                // IF1 Arbitration 1 High Byte
 273      =2  SFR (CAN0IF1A2L, 0xCC);                // IF1 Arbitration 2 Low Byte
 274      =2  SFR (CAN0IF1A2H, 0xCD);                // IF1 Arbitration 2 High Byte
 275      =2  SFR (CAN0IF2MCL, 0xCE);                // IF2 Message Control Low Byte
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 17  

 276      =2  SFR (CAN0IF2MCH, 0xCF);                // IF2 Message Control High Byte
 277      =2  SFR (CAN0IF1MCL, 0xD2);                // IF1 Message Control Low Byte
 278      =2  SFR (CAN0IF1MCH, 0xD3);                // IF1 Message Control High Byte
 279      =2  SFR (CAN0IF1DA1L, 0xD4);               // IF1 Data A 1 Low Byte
 280      =2  SFR (CAN0IF1DA1H, 0xD5);               // IF1 Data A 1 High Byte
 281      =2  SFR (CAN0IF1DA2L, 0xD6);               // IF1 Data A 2 Low Byte
 282      =2  SFR (CAN0IF1DA2H, 0xD7);               // IF1 Data A 2 High Byte
 283      =2  SFR (CAN0IF1DB1L, 0xDA);               // IF1 Data B 1 Low Byte
 284      =2  SFR (CAN0IF1DB1H, 0xDB);               // IF1 Data B 1 High Byte
 285      =2  SFR (CAN0IF1DB2L, 0xDC);               // IF1 Data B 2 Low Byte
 286      =2  SFR (CAN0IF1DB2H, 0xDD);               // IF1 Data B 2 High Byte
 287      =2  SFR (CAN0IF2CRL, 0xDE);                // IF2 Command Request Low Byte
 288      =2  SFR (CAN0IF2CRH, 0xDF);                // IF2 Command Request High Byte
 289      =2  SFR (CAN0IF2CML, 0xE2);                // IF2 Command Mask Low Byte
 290      =2  SFR (CAN0IF2CMH, 0xE3);                // IF2 Command Mask High Byte
 291      =2  SFR (CAN0IF2M1L, 0xEA);                // IF2 Mask 1 Low Byte
 292      =2  SFR (CAN0IF2M1H, 0xEB);                // IF2 Mask 1 High Byte
 293      =2  SFR (CAN0IF2M2L, 0xEC);                // IF2 Mask 2 Low Byte
 294      =2  SFR (CAN0IF2M2H, 0xED);                // IF2 Mask 2 High Byte
 295      =2  SFR (CAN0IF2A1L, 0xEE);                // IF2 Arbitration 1 Low Byte
 296      =2  SFR (CAN0IF2A1H, 0xEF);                // IF2 Arbitration 1 High Byte
 297      =2  SFR (CAN0IF2A2L, 0xF2);                // IF2 Arbitration 2 Low Byte
 298      =2  SFR (CAN0IF2A2H, 0xF3);                // IF2 Arbitration 2 High Byte
 299      =2  SFR (CAN0IF2DA1L, 0xF6);               // IF2 Data A 1 Low Byte
 300      =2  SFR (CAN0IF2DA1H, 0xF7);               // IF2 Data A 1 High Byte
 301      =2  SFR (CAN0IF2DA2L, 0xFA);               // IF2 Data A 2 Low Byte
 302      =2  SFR (CAN0IF2DA2H, 0xFB);               // IF2 Data A 2 High Byte
 303      =2  SFR (CAN0IF2DB1L, 0xFC);               // IF2 Data B 1 Low Byte
 304      =2  SFR (CAN0IF2DB1H, 0xFD);               // IF2 Data B 1 High Byte
 305      =2  SFR (CAN0IF2DB2L, 0xFE);               // IF2 Data B 2 Low Byte
 306      =2  SFR (CAN0IF2DB2H, 0xFF);               // IF2 Data B 2 High Byte
 307      =2  
 308      =2  
 309      =2  //-----------------------------------------------------------------------------
 310      =2  // 16-bit Register Definitions (might not be supported by all compilers)
 311      =2  //-----------------------------------------------------------------------------
 312      =2  
 313      =2  SFR16 (DP, 0x82);                      // Data Pointer
 314      =2  SFR16 (TMR3RL, 0x92);                  // Timer 3 Reload
 315      =2  SFR16 (TMR5CAP, 0x92);                 // Timer 5 Capture
 316      =2  SFR16 (TMR3, 0x94);                    // Timer 3 Capture / Reload
 317      =2  SFR16 (TMR5, 0x94);                    // Timer 5
 318      =2  SFR16 (SBRL0, 0xAC);                   // UART0 Reload
 319      =2  SFR16 (ADC0, 0xBD);                    // ADC0 data
 320      =2  SFR16 (ADC0GT, 0xC3);                  // ADC0 Greater Than Window
 321      =2  SFR16 (ADC0LT, 0xC5);                  // ADC0 Less Than Window
 322      =2  SFR16 (TMR2RL, 0xCA);                  // Timer 2 Reload
 323      =2  SFR16 (TMR4CAP, 0xCA);                 // Timer 4 Capture
 324      =2  SFR16 (TMR2, 0xCC);                    // Timer 2 Capture / Reload
 325      =2  SFR16 (TMR4, 0xCC);                    // Timer 4
 326      =2  SFR16 (PCA0CP5, 0xCE);                 // PCA0 Module 5 Capture
 327      =2  SFR16 (PCA1CP11, 0xCE);                // PCA1 Module 11 Capture
 328      =2  SFR16 (PCA0CP1, 0xE9);                 // PCA0 Module 1 Capture
 329      =2  SFR16 (PCA1CP7, 0xE9);                 // PCA1 Module 7 Capture
 330      =2  SFR16 (PCA0CP2, 0xEB);                 // PCA0 Module 2 Capture
 331      =2  SFR16 (PCA1CP8, 0xEB);                 // PCA1 Module 8 Capture
 332      =2  SFR16 (PCA0CP3, 0xED);                 // PCA0 Module 3 Capture
 333      =2  SFR16 (PCA1CP9, 0xED);                 // PCA1 Module 9 Capture
 334      =2  SFR16 (PCA0, 0xF9);                    // PCA0 Counter
 335      =2  SFR16 (PCA1, 0xF9);                    // PCA1 Counter
 336      =2  SFR16 (PCA0CP0, 0xFB);                 // PCA0 Module 0 Capture
 337      =2  SFR16 (PCA1CP6, 0xFB);                 // PCA1 Module 6 Capture
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 18  

 338      =2  SFR16 (PCA0CP4, 0xFD);                 // PCA0 Module 4 Capture
 339      =2  SFR16 (PCA1CP10, 0xFD);                 // PCA1 Module 10 Capture
 340      =2  
 341      =2  SFR16 (CAN0ERR, 0x96);                 // Error Counter
 342      =2  SFR16 (CAN0BT, 0x9A);                  // Bit Timing Register
 343      =2  SFR16 (CAN0IID, 0x9C);                 // Interrupt Register
 344      =2  SFR16 (CAN0TR1, 0xA2);                 // Transmission Request 1
 345      =2  SFR16 (CAN0TR2, 0xA4);                 // Transmission Request 2
 346      =2  SFR16 (CAN0ND1, 0xAA);                 // New Data 1
 347      =2  SFR16 (CAN0ND2, 0xAC);                 // New Data 2
 348      =2  SFR16 (CAN0IP1, 0xAE);                 // Interrupt Pending 1
 349      =2  SFR16 (CAN0IP2, 0xB2);                 // Interrupt Pending 2
 350      =2  SFR16 (CAN0MV1, 0xBA);                 // Message Valid 1
 351      =2  SFR16 (CAN0MV2, 0xBC);                 // Message Valid 2
 352      =2  SFR16 (CAN0IF1CR, 0xBE);               // IF1 Command Request
 353      =2  SFR16 (CAN0IF1CM, 0xC2);               // IF1 Command Mask
 354      =2  SFR16 (CAN0IF1M1, 0xC4);               // IF1 Mask 1
 355      =2  SFR16 (CAN0IF1M2, 0xC6);               // IF1 Mask 2
 356      =2  SFR16 (CAN0IF1A1, 0xCA);               // IF1 Arbitration 1
 357      =2  SFR16 (CAN0IF1A2, 0xCC);               // IF1 Arbitration 2
 358      =2  SFR16 (CAN0IF1MC, 0xD2);               // IF1 Message Control
 359      =2  SFR16 (CAN0IF1DA1, 0xD4);              // IF1 Data A 1
 360      =2  SFR16 (CAN0IF1DA2, 0xD6);              // IF1 Data A 2
 361      =2  SFR16 (CAN0IF1DB1, 0xDA);              // IF1 Data B 1
 362      =2  SFR16 (CAN0IF1DB2, 0xDC);              // IF1 Data B 2
 363      =2  SFR16 (CAN0IF2CR, 0xDE);               // IF2 Command Request
 364      =2  SFR16 (CAN0IF2CM, 0xE2);               // IF2 Command Mask
 365      =2  SFR16 (CAN0IF2M1, 0xEA);               // IF2 Mask 1
 366      =2  SFR16 (CAN0IF2M2, 0xEC);               // IF2 Mask 2
 367      =2  SFR16 (CAN0IF2A1, 0xEE);               // IF2 Arbitration 1
 368      =2  SFR16 (CAN0IF2A2, 0xF2);               // IF2 Arbitration 2
 369      =2  SFR16 (CAN0IF2MC, 0xCE);               // IF2 Message Control
 370      =2  SFR16 (CAN0IF2DA1, 0xF6);              // IF2 Data A 1
 371      =2  SFR16 (CAN0IF2DA2, 0xFA);              // IF2 Data A 2
 372      =2  SFR16 (CAN0IF2DB1, 0xFC);              // IF2 Data B 1
 373      =2  SFR16 (CAN0IF2DB2, 0xFE);              // IF2 Data B 2
 374      =2  
 375      =2  //-----------------------------------------------------------------------------
 376      =2  // LIN0 Indirect Registers
 377      =2  //-----------------------------------------------------------------------------
 378      =2  
 379      =2  #define  LIN0DT1   0x00                // LIN0 Data Byte 1
 380      =2  #define  LIN0DT2   0x01                // LIN0 Data Byte 2
 381      =2  #define  LIN0DT3   0x02                // LIN0 Data Byte 3
 382      =2  #define  LIN0DT4   0x03                // LIN0 Data Byte 4
 383      =2  #define  LIN0DT5   0x04                // LIN0 Data Byte 5
 384      =2  #define  LIN0DT6   0x05                // LIN0 Data Byte 6
 385      =2  #define  LIN0DT7   0x06                // LIN0 Data Byte 7
 386      =2  #define  LIN0DT8   0x07                // LIN0 Data Byte 8
 387      =2  #define  LIN0CTRL  0x08                // LIN0 Control
 388      =2  #define  LIN0ST    0x09                // LIN0 Status
 389      =2  #define  LIN0ERR   0x0A                // LIN0 Error
 390      =2  #define  LIN0SIZE  0x0B                // LIN0 Message Size
 391      =2  #define  LIN0DIV   0x0C                // LIN0 Divider
 392      =2  #define  LIN0MUL   0x0D                // LIN0 Multiplier
 393      =2  #define  LIN0ID    0x0E                // LIN0 Identifier
 394      =2  
 395      =2  //-----------------------------------------------------------------------------
 396      =2  // Address Definitions for Bit-addressable Registers
 397      =2  //-----------------------------------------------------------------------------
 398      =2  
 399      =2  #define SFR_P0       0x80
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 19  

 400      =2  #define SFR_TCON     0x88
 401      =2  #define SFR_P1       0x90
 402      =2  #define SFR_SCON0    0x98
 403      =2  #define SFR_SCON1    0x98
 404      =2  #define SFR_P2       0xA0
 405      =2  #define SFR_IE       0xA8
 406      =2  #define SFR_P3       0xB0
 407      =2  #define SFR_IP       0xB8
 408      =2  #define SFR_SMB0CN   0xC0
 409      =2  #define SFR_TMR2CN   0xC8
 410      =2  #define SFR_TMR4CN   0xC8
 411      =2  #define SFR_PSW      0xD0
 412      =2  #define SFR_PCA0CN   0xD8
 413      =2  #define SFR_PCA1CN   0xD8
 414      =2  #define SFR_ACC      0xE0
 415      =2  #define SFR_ADC0CN   0xE8
 416      =2  #define SFR_B        0xF0
 417      =2  #define SFR_SPI0CN   0xF8
 418      =2  
 419      =2  //-----------------------------------------------------------------------------
 420      =2  // Bit Definitions
 421      =2  //-----------------------------------------------------------------------------
 422      =2  
 423      =2  // TCON 0x88
 424      =2  SBIT (TF1, SFR_TCON, 7);               // Timer 1 Overflow Flag
 425      =2  SBIT (TR1, SFR_TCON, 6);               // Timer 1 On/Off Control
 426      =2  SBIT (TF0, SFR_TCON, 5);               // Timer 0 Overflow Flag
 427      =2  SBIT (TR0, SFR_TCON, 4);               // Timer 0 On/Off Control
 428      =2  SBIT (IE1, SFR_TCON, 3);               // Ext. Interrupt 1 Edge Flag
 429      =2  SBIT (IT1, SFR_TCON, 2);               // Ext. Interrupt 1 Type
 430      =2  SBIT (IE0, SFR_TCON, 1);               // Ext. Interrupt 0 Edge Flag
 431      =2  SBIT (IT0, SFR_TCON, 0);               // Ext. Interrupt 0 Type
 432      =2  
 433      =2  // SCON0 0x98
 434      =2  SBIT (OVR0, SFR_SCON0, 7);             // UART0 Receive FIFO Overrun Flag
 435      =2  SBIT (PERR0, SFR_SCON0, 6);            // UART0 Parity Error Flag
 436      =2  SBIT (THRE0, SFR_SCON0, 5);            // UART0 Transmit Register Empty Flag
 437      =2  SBIT (REN0, SFR_SCON0, 4);             // UART0 RX Enable
 438      =2  SBIT (TBX0, SFR_SCON0, 3);             // UART0 Extra Transmission Bit
 439      =2  SBIT (RBX0, SFR_SCON0, 2);             // UART0 Extra Receive Bit
 440      =2  SBIT (TI0, SFR_SCON0, 1);              // UART0 TX Interrupt Flag
 441      =2  SBIT (RI0, SFR_SCON0, 0);              // UART0 RX Interrupt Flag
 442      =2  
 443      =2  // SCON1 0x98
 444      =2  SBIT (S1MODE, SFR_SCON1, 7);           // UART1 Mode 0
 445      =2                                         // Bit 6 UNUSED
 446      =2  SBIT (MCE1, SFR_SCON1, 5);             // UART1 Multiprocessor enable
 447      =2  SBIT (REN1, SFR_SCON1, 4);             // UART1 RX Enable
 448      =2  SBIT (TB81, SFR_SCON1, 3);             // UART1 TX Bit 8
 449      =2  SBIT (RB81, SFR_SCON1, 2);             // UART1 RX Bit 8
 450      =2  SBIT (TI1, SFR_SCON1, 1);              // UART1 TX Interrupt Flag
 451      =2  SBIT (RI1, SFR_SCON1, 0);              // UART1 RX Interrupt Flag
 452      =2  
 453      =2  // IE 0xA8
 454      =2  SBIT (EA, SFR_IE, 7);                  // Global Interrupt Enable
 455      =2  SBIT (ESPI0, SFR_IE, 6);               // SPI0 Interrupt Enable
 456      =2  SBIT (ET2, SFR_IE, 5);                 // Timer 2 Interrupt Enable
 457      =2  SBIT (ES0, SFR_IE, 4);                 // UART0 Interrupt Enable
 458      =2  SBIT (ET1, SFR_IE, 3);                 // Timer 1 Interrupt Enable
 459      =2  SBIT (EX1, SFR_IE, 2);                 // External Interrupt 1 Enable
 460      =2  SBIT (ET0, SFR_IE, 1);                 // Timer 0 Interrupt Enable
 461      =2  SBIT (EX0, SFR_IE, 0);                 // External Interrupt 0 Enable
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 20  

 462      =2  
 463      =2  // IP 0xB8
 464      =2                                         // Bit 7 unused
 465      =2  SBIT (PSPI0, SFR_IP, 6);               // SPI0 Interrupt Priority
 466      =2  SBIT (PT2, SFR_IP, 5);                 // Timer 2 Priority
 467      =2  SBIT (PS0, SFR_IP, 4);                 // UART0 Priority
 468      =2  SBIT (PS, SFR_IP, 4);                  // UART0 Priority
 469      =2  SBIT (PT1, SFR_IP, 3);                 // Timer 1 Priority
 470      =2  SBIT (PX1, SFR_IP, 2);                 // External Interrupt 1 Priority
 471      =2  SBIT (PT0, SFR_IP, 1);                 // Timer 0 Priority
 472      =2  SBIT (PX0, SFR_IP, 0);                 // External Interrupt 0 Priority
 473      =2  
 474      =2  // SMB0CN 0xC0
 475      =2  SBIT (MASTER, SFR_SMB0CN, 7);          // SMBus0 Master/Slave Indicator
 476      =2  SBIT (TXMODE, SFR_SMB0CN, 6);          // SMBus0 Transmit Mode Indicator
 477      =2  SBIT (STA, SFR_SMB0CN, 5);             // SMBus0 Start Flag
 478      =2  SBIT (STO, SFR_SMB0CN, 4);             // SMBus0 Stop Flag
 479      =2  SBIT (ACKRQ, SFR_SMB0CN, 3);           // SMBus0 Acknowledge Request
 480      =2  SBIT (ARBLOST, SFR_SMB0CN, 2);         // SMBus0 Arbitration Lost Indicator
 481      =2  SBIT (ACK, SFR_SMB0CN, 1);             // SMBus0 Acknowledge
 482      =2  SBIT (SI, SFR_SMB0CN, 0);              // SMBus0 Interrupt Flag
 483      =2  
 484      =2  // TMR2CN 0xC8
 485      =2  SBIT (TF2H, SFR_TMR2CN, 7);            // Timer 2 High-Byte Overflow Flag
 486      =2  SBIT (TF2L, SFR_TMR2CN, 6);            // Timer 2 Low-Byte  Overflow Flag
 487      =2  SBIT (TF2LEN, SFR_TMR2CN, 5);          // Timer 2 Low-Byte Flag Enable
 488      =2  SBIT (TF2CEN, SFR_TMR2CN, 4);          // Timer 2 Capture Enable
 489      =2  SBIT (T2SPLIT, SFR_TMR2CN, 3);         // Timer 2 Split-Mode Enable
 490      =2  SBIT (TR2, SFR_TMR2CN, 2);             // Timer 2 Run Enable
 491      =2  SBIT (T2RCLK, SFR_TMR2CN, 1);          // Timer 2 Xclk/Rclk Select
 492      =2  SBIT (T2XCLK, SFR_TMR2CN, 0);          // Timer 2 Clk/8 Clock Source
 493      =2  
 494      =2  // TMR4CN 0xC8
 495      =2  SBIT (TF4, SFR_TMR4CN, 7);             // Timer 4 Overflow/Underflow Flag
 496      =2  SBIT (EXF4, SFR_TMR4CN, 6);            // Timer 4 External Flag
 497      =2                                         // Bit 5 unused
 498      =2                                         // Bit 4 unused
 499      =2  SBIT (EXE4, SFR_TMR4CN, 3);            // Timer 4 External Enable
 500      =2  SBIT (TR4, SFR_TMR4CN, 2);             // Timer 4 Run Enable
 501      =2  SBIT (CT4, SFR_TMR4CN, 1);             // Timer 4 Counter/Timer Select
 502      =2  SBIT (CPRL4, SFR_TMR4CN, 0);           // Timer 4 Capture/Reload Select
 503      =2  
 504      =2  // PSW 0xD0
 505      =2  SBIT (CY, SFR_PSW, 7);                 // Carry Flag
 506      =2  SBIT (AC, SFR_PSW, 6);                 // Auxiliary Carry Flag
 507      =2  SBIT (F0, SFR_PSW, 5);                 // User Flag 0
 508      =2  SBIT (RS1, SFR_PSW, 4);                // Register Bank Select 1
 509      =2  SBIT (RS0, SFR_PSW, 3);                // Register Bank Select 0
 510      =2  SBIT (OV, SFR_PSW, 2);                 // Overflow Flag
 511      =2  SBIT (F1, SFR_PSW, 1);                 // User Flag 1
 512      =2  SBIT (P, SFR_PSW, 0);                  // Accumulator Parity Flag
 513      =2  
 514      =2  // PCA0CN 0xD8
 515      =2  SBIT (CF, SFR_PCA0CN, 7);              // PCA0 Counter Overflow Flag
 516      =2  SBIT (CR, SFR_PCA0CN, 6);              // PCA0 Counter Run Control Bit
 517      =2  SBIT (CCF5, SFR_PCA0CN, 5);            // PCA0 Module 5 Interrupt Flag
 518      =2  SBIT (CCF4, SFR_PCA0CN, 4);            // PCA0 Module 4 Interrupt Flag
 519      =2  SBIT (CCF3, SFR_PCA0CN, 3);            // PCA0 Module 3 Interrupt Flag
 520      =2  SBIT (CCF2, SFR_PCA0CN, 2);            // PCA0 Module 2 Interrupt Flag
 521      =2  SBIT (CCF1, SFR_PCA0CN, 1);            // PCA0 Module 1 Interrupt Flag
 522      =2  SBIT (CCF0, SFR_PCA0CN, 0);            // PCA0 Module 0 Interrupt Flag
 523      =2  
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 21  

 524      =2  // PCA1CN 0xD8
 525      =2  SBIT (CF1, SFR_PCA1CN, 7);             // PCA1 Counter Overflow Flag
 526      =2  SBIT (CR1, SFR_PCA1CN, 6);             // PCA1 Counter Run Control Bit
 527      =2  SBIT (CCF11, SFR_PCA1CN, 5);           // PCA1 Module 11 Interrupt Flag
 528      =2  SBIT (CCF10, SFR_PCA1CN, 4);           // PCA1 Module 10 Interrupt Flag
 529      =2  SBIT (CCF9, SFR_PCA1CN, 3);            // PCA1 Module 9 Interrupt Flag
 530      =2  SBIT (CCF8, SFR_PCA1CN, 2);            // PCA1 Module 8 Interrupt Flag
 531      =2  SBIT (CCF7, SFR_PCA1CN, 1);            // PCA1 Module 7 Interrupt Flag
 532      =2  SBIT (CCF6, SFR_PCA1CN, 0);            // PCA1 Module 6 Interrupt Flag
 533      =2  
 534      =2  // ADC0CN 0xE8
 535      =2  SBIT (AD0EN, SFR_ADC0CN, 7);           // ADC0 Enable
 536      =2  SBIT (BURSTEN, SFR_ADC0CN, 6);         // ADC0 Burst Enable
 537      =2  SBIT (AD0INT, SFR_ADC0CN, 5);          // ADC0 EOC Interrupt Flag
 538      =2  SBIT (AD0BUSY, SFR_ADC0CN, 4);         // ADC0 Busy Flag
 539      =2  SBIT (AD0WINT, SFR_ADC0CN, 3);         // ADC0 Window Compare Interrupt Flag
 540      =2  SBIT (AD0LJST, SFR_ADC0CN, 2);         // ADC0 Left Justified
 541      =2  SBIT (AD0CM1, SFR_ADC0CN, 1);          // ADC0 Start Of Conversion Mode Bit 1
 542      =2  SBIT (AD0CM0, SFR_ADC0CN, 0);          // ADC0 Start Of Conversion Mode Bit 0
 543      =2  
 544      =2  // SPI0CN 0xF8
 545      =2  SBIT (SPIF, SFR_SPI0CN, 7);            // SPI0 Interrupt Flag
 546      =2  SBIT (WCOL, SFR_SPI0CN, 6);            // SPI0 Write Collision Flag
 547      =2  SBIT (MODF, SFR_SPI0CN, 5);            // SPI0 Mode Fault Flag
 548      =2  SBIT (RXOVRN, SFR_SPI0CN, 4);          // SPI0 RX Overrun Flag
 549      =2  SBIT (NSSMD1, SFR_SPI0CN, 3);          // SPI0 Slave Select Mode 1
 550      =2  SBIT (NSSMD0, SFR_SPI0CN, 2);          // SPI0 Slave Select Mode 0
 551      =2  SBIT (TXBMT, SFR_SPI0CN, 1);           // SPI0 TX Buffer Empty Flag
 552      =2  SBIT (SPIEN, SFR_SPI0CN, 0);           // SPI0 Enable
 553      =2  
 554      =2  //-----------------------------------------------------------------------------
 555      =2  // Interrupt Priorities
 556      =2  //-----------------------------------------------------------------------------
 557      =2  
 558      =2  #define INTERRUPT_INT0             0   // External Interrupt 0
 559      =2  #define INTERRUPT_TIMER0           1   // Timer 0 Overflow
 560      =2  #define INTERRUPT_INT1             2   // External Interrupt 1
 561      =2  #define INTERRUPT_TIMER1           3   // Timer 1 Overflow
 562      =2  #define INTERRUPT_UART0            4   // UART0
 563      =2  #define INTERRUPT_TIMER2           5   // Timer 2 Overflow
 564      =2  #define INTERRUPT_SPI0             6   // SPI0
 565      =2  #define INTERRUPT_SMBUS0           7   // SMBus0 Interface
 566      =2  #define INTERRUPT_ADC0_WINDOW      8   // ADC0 Window Comparison
 567      =2  #define INTERRUPT_ADC0_EOC         9   // ADC0 End Of Conversion
 568      =2  #define INTERRUPT_PCA0            10   // PCA0 Peripheral
 569      =2  #define INTERRUPT_COMPARATOR0     11   // Comparator 0 Comparison
 570      =2  #define INTERRUPT_COMPARATOR1     12   // Comparator 1 Comparison
 571      =2  #define INTERRUPT_TIMER3          13   // Timer 3 Overflow
 572      =2  #define INTERRUPT_LIN0            14   // LIN Bus Interrupt
 573      =2  #define INTERRUPT_VREG            15   // Voltage Regulator
 574      =2  #define INTERRUPT_CAN0            16   // CAN Bus Interrupt
 575      =2  #define INTERRUPT_PORT_MATCH      17   // Port Match
 576      =2  #define INTERRUPT_UART1           18   // UART1
 577      =2  #define INTERRUPT_PCA1            19   // PCA1 Peripheral
 578      =2  #define INTERRUPT_COMPARATOR2     20   // Comparator 2 Comparison
 579      =2  #define INTERRUPT_TIMER4          21   // Timer 4 Overflow
 580      =2  #define INTERRUPT_TIMER5          22   // Timer 5 Overflow
 581      =2  
 582      =2  
 583      =2  //-----------------------------------------------------------------------------
 584      =2  // SFR Page Definitions
 585      =2  //-----------------------------------------------------------------------------
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 22  

 586      =2  
 587      =2  #define  CONFIG_PAGE       0x0F        // System and Port Configuration Page
 588      =2  #define  ACTIVE_PAGE       0x00        // Active Use Page
 589      =2  #define  ACTIVE2_PAGE      0x10        // Active Use Page 2
 590      =2  #define  CAN0_PAGE         0x0C        // CAN0 Registers
 591      =2  
 592      =2  //-----------------------------------------------------------------------------
 593      =2  // SDCC PDATA External Memory Paging Support
 594      =2  //-----------------------------------------------------------------------------
 595      =2  
 596      =2  #if defined SDCC
           =2 
           =2 SFR(_XPAGE, 0xAA); // Point to the EMI0CN register
           =2 
           =2 #endif
 601      =2  
 602      =2  //-----------------------------------------------------------------------------
 603      =2  // Header File PreProcessor Directive
 604      =2  //-----------------------------------------------------------------------------
 605      =2  
 606      =2  #endif                                 // #define C8051F580_DEFS_H
 607      =2  
 608      =2  //-----------------------------------------------------------------------------
 609      =2  // End Of File
 610      =2  //-----------------------------------------------------------------------------
   5      =1  #include "rtos_config.h"
   1      =2  #ifndef RTOS_CONFIG_H
   2      =2  #define RTOS_CONFIG_H
   3      =2  
   4      =2  #define MAX_TASK (3U)
   5      =2  #define SIZE_IDLE_STACK         (256U)
   6      =2  #define SIZE_TASK_STACK         (512U)
   7      =2  #define SIZE_SCHED_STACK        (1024U)
   8      =2  
   9      =2  #define SRAM_START                      (0x0000U)
  10      =2  #define SIZE_SRAM                       (8*1024U)
  11      =2  #define SRAM_END                        (SRAM_START + SIZE_SRAM)
  12      =2  
  13      =2  #define TASK_RUNNING_STATE      0
  14      =2  #define TASK_BLOCKED_STATE      1
  15      =2  #define TASK_READY_STATE        2 
  16      =2  
  17      =2  // Äá»a chá» báº¯t Äáº§u stack ná»i (trong IRAM)
  18      =2  #define configSTACK_START    0x30
  19      =2  
  20      =2  #define INTERRUPT_DISABLE (EA = 0)
  21      =2  #define INTERRUPT_ENABLE  (EA = 1)
  22      =2  
  23      =2  #endif
   6      =1  #include "Tick.h"
   1      =2  #ifndef TICK_H_
   2      =2  #define TICK_H_
   3      =2  #include <compiler_defs.h>
   1      =3  //-----------------------------------------------------------------------------
   2      =3  // compiler_defs.h
   3      =3  //-----------------------------------------------------------------------------
   4      =3  // Portions of this file are copyright Maarten Brock
   5      =3  // http://sdcc.sourceforge.net
   6      =3  // Portions of this file are copyright 2010, Silicon Laboratories, Inc.
   7      =3  // http://www.silabs.com
   8      =3  //
   9      =3  // GNU LGPL boilerplate:
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 23  

  10      =3  /** This library is free software; you can redistribute it and/or
  11      =3    * modify it under the terms of the GNU Lesser General Public
  12      =3    * License as published by the Free Software Foundation; either
  13      =3    * version 2.1 of the License, or (at your option) any later version.
  14      =3    *
  15      =3    * This library is distributed in the hope that it will be useful,
  16      =3    * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17      =3    * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  18      =3    * Lesser General Public License for more details.
  19      =3    *
  20      =3    * You should have received a copy of the GNU Lesser General Public
  21      =3    * License along with this library; if not, write to the Free Software
  22      =3    * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307 USA
  23      =3    *
  24      =3    * In other words, you are welcome to use, share and improve this program.
  25      =3    * You are forbidden to forbid anyone else to use, share and improve
  26      =3    * what you give them. Help stamp out software-hoarding!
  27      =3  **/
  28      =3  // Program Description:
  29      =3  //
  30      =3  // **Important Note**: This header file should be included before including
  31      =3  // a device-specific header file such as C8051F300_defs.h.
  32      =3  //
  33      =3  // Macro definitions to accomodate 8051 compiler differences in specifying
  34      =3  // special function registers and other 8051-specific features such as NOP
  35      =3  // generation, and locating variables in memory-specific segments.  The
  36      =3  // compilers are identified by their unique predefined macros. See also:
  37      =3  // http://predef.sourceforge.net/precomp.html
  38      =3  //
  39      =3  // SBIT and SFR define special bit and special function registers at the given
  40      =3  // address. SFR16 and SFR32 define sfr combinations at adjacent addresses in
  41      =3  // little-endian format. SFR16E and SFR32E define sfr combinations without
  42      =3  // prerequisite byte order or adjacency. None of these multi-byte sfr
  43      =3  // combinations will guarantee the order in which they are accessed when read
  44      =3  // or written.
  45      =3  //
  46      =3  // SFR16X and SFR32X for 16 bit and 32 bit xdata registers are not defined
  47      =3  // to avoid portability issues because of compiler endianness.
  48      =3  //
  49      =3  // Example:
  50      =3  // // my_mcu.c: main 'c' file for my mcu
  51      =3  // #include <compiler_defs.h>  // this file
  52      =3  // #include <C8051xxxx_defs.h> // SFR definitions for specific MCU target
  53      =3  //
  54      =3  // SBIT  (P0_1, 0x80, 1);      // Port 0 pin 1
  55      =3  // SFR   (P0, 0x80);           // Port 0
  56      =3  // SFRX  (CPUCS, 0xE600);      // Cypress FX2 Control and Status register in
  57      =3  //                             // xdata memory at 0xE600
  58      =3  // SFR16 (TMR2, 0xCC);         // Timer 2, lsb at 0xCC, msb at 0xCD
  59      =3  // SFR16E(TMR0, 0x8C8A);       // Timer 0, lsb at 0x8A, msb at 0x8C
  60      =3  // SFR32 (MAC0ACC, 0x93);      // SiLabs C8051F120 32 bits MAC0 Accumulator,
  61      =3  //                             // lsb at 0x93, msb at 0x96
  62      =3  // SFR32E(SUMR, 0xE5E4E3E2);   // TI MSC1210 SUMR 32 bits Summation register,
  63      =3  //                             // lsb at 0xE2, msb at 0xE5
  64      =3  //
  65      =3  // Target:         C8051xxxx
  66      =3  // Tool chain:     Generic
  67      =3  // Command Line:   None
  68      =3  // 
  69      =3  // Release 2.6 - 14 DEC 2012 (GO)
  70      =3  //        -Added define for deprecated SDCC keyword 'at'
  71      =3  // Release 2.5 - 12 SEP 2012 (TP)
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 24  

  72      =3  //    -Added defines for deprecated SDCC keywords bit and code
  73      =3  // Release 2.4 - 27 AUG 2012 (TP)
  74      =3  //    -Added defines for deprecated SDCC keywords interrupt, _asm, and _endasm
  75      =3  // Release 2.3 - 27 MAY 2010 (DM)
  76      =3  //    -Removed 'LOCATED_VARIABLE' pragma from Keil because it is not supported
  77      =3  // Release 2.2 - 06 APR 2010 (ES)
  78      =3  //    -Removed 'PATHINCLUDE' pragma from Raisonance section
  79      =3  // Release 2.1 - 16 JUL 2009 (ES)
  80      =3  //    -Added SEGMENT_POINTER macro definitions for SDCC, Keil, and Raisonance
  81      =3  //    -Added LOCATED_VARIABLE_NO_INIT macro definitions for Raisonance
  82      =3  // Release 2.0 - 19 MAY 2009 (ES)
  83      =3  //    -Added LOCATED_VARIABLE_NO_INIT macro definitions for SDCC and Keil
  84      =3  // Release 1.9 - 23 OCT 2008 (ES)
  85      =3  //    -Updated Hi-Tech INTERRUPT and INTERRUPT_USING macro definitions
  86      =3  //    -Added SFR16 macro defintion for Hi-Tech
  87      =3  // Release 1.8 - 31 JUL 2008 (ES)
  88      =3  //    -Added INTERRUPT_USING and FUNCTION_USING macro's
  89      =3  //    -Added macro's for IAR
  90      =3  //    -Corrected Union definitions for Hi-Tech and added SFR16 macro defintion
  91      =3  // Release 1.7 - 11 SEP 2007 (BW)
  92      =3  //    -Added support for Raisonance EVAL 03.03.42 and Tasking Eval 7.2r1
  93      =3  // Release 1.6 - 27 AUG 2007 (BW)
  94      =3  //    -Updated copyright notice per agreement with Maartin Brock
  95      =3  //    -Added SDCC 2.7.0 "compiler.h" bug fixes
  96      =3  //    -Added memory segment defines (SEG_XDATA, for example)
  97      =3  // Release 1.5 - 24 AUG 2007 (BW)
  98      =3  //    -Added support for NOP () macro
  99      =3  //    -Added support for Hi-Tech ver 9.01
 100      =3  // Release 1.4 - 07 AUG 2007 (PKC)
 101      =3  //    -Removed FID and fixed formatting.
 102      =3  // Release 1.3 - 30 SEP 2007 (TP)
 103      =3  //    -Added INTERRUPT_PROTO_USING to properly support ISR context switching
 104      =3  //     under SDCC.
 105      =3  // Release 1.2 - (BW)
 106      =3  //    -Added support for U8,U16,U32,S8,S16,S32,UU16,UU32 data types
 107      =3  // Release 1.1 - (BW)
 108      =3  //    -Added support for INTERRUPT, INTERRUPT_USING, INTERRUPT_PROTO,
 109      =3  //     SEGMENT_VARIABLE, VARIABLE_SEGMENT_POINTER,
 110      =3  //     SEGMENT_VARIABLE_SEGMENT_POINTER, and LOCATED_VARIABLE
 111      =3  // Release 1.0 - 29 SEP 2006 (PKC)
 112      =3  //    -Initial revision
 113      =3  
 114      =3  //-----------------------------------------------------------------------------
 115      =3  // Header File Preprocessor Directive
 116      =3  //-----------------------------------------------------------------------------
 117      =3  
 118      =3  #ifndef COMPILER_DEFS_H
           =3 #define COMPILER_DEFS_H
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // Macro definitions
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 // SDCC - Small Device C Compiler
           =3 // http://sdcc.sourceforge.net
           =3 
           =3 #if defined SDCC
           =3 
           =3 #if (SDCC >= 300)
           =3 
           =3 #define interrupt __interrupt
           =3 #define _asm __asm
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 25  

           =3 #define _endasm __endasm
           =3 #define bit __bit
           =3 #define code __code
           =3 #define at __at
           =3 
           =3 #endif
           =3 
           =3 # define SEG_GENERIC
           =3 # define SEG_FAR   __xdata
           =3 # define SEG_DATA  __data
           =3 # define SEG_NEAR  __data
           =3 # define SEG_IDATA __idata
           =3 # define SEG_XDATA __xdata
           =3 # define SEG_PDATA __pdata
           =3 # define SEG_CODE  __code
           =3 # define SEG_BDATA __bdata
           =3 
           =3 # define SBIT(name, addr, bit)  __sbit  __at(addr+bit)                  name
           =3 # define SFR(name, addr)        __sfr   __at(addr)                      name
           =3 # define SFRX(name, addr)       xdata volatile unsigned char __at(addr) name
           =3 # define SFR16(name, addr)      __sfr16 __at(((addr+1U)<<8) | addr)     name
           =3 # define SFR16E(name, fulladdr) __sfr16 __at(fulladdr)                  name
           =3 # define SFR32(name, addr)      __sfr32 __at(((addr+3UL)<<24) | ((addr+2UL)<<16) | ((addr+1UL)<<8) | addr)
             - name
           =3 # define SFR32E(name, fulladdr) __sfr32 __at(fulladdr)                  name
           =3 
           =3 # define INTERRUPT(name, vector) void name (void) interrupt (vector)
           =3 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt (vector) using (regnum)
           =3 # define INTERRUPT_PROTO(name, vector) void name (void) interrupt (vector)
           =3 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void) interrupt (vector) using (regnum)
           =3 
           =3 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using (regnum
             -)
           =3 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter) using (
             -regnum)
           =3 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =3 
           =3 # define SEGMENT_VARIABLE(name, vartype, locsegment) locsegment vartype name
           =3 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) targsegment vartype * name
           =3 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) targsegment vartype * lo
             -csegment name
           =3 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =3 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment at (addr) vartype name = init
           =3 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) locsegment at (addr) vartype name
           =3 
           =3 // used with UU16
           =3 # define LSB 0
           =3 # define MSB 1
           =3 
           =3 // used with UU32 (b0 is least-significant byte)
           =3 # define b0 0
           =3 # define b1 1
           =3 # define b2 2
           =3 # define b3 3
           =3 
           =3 typedef unsigned char U8;
           =3 typedef unsigned int U16;
           =3 typedef unsigned long U32;
           =3 
           =3 typedef signed char S8;
           =3 typedef signed int S16;
           =3 typedef signed long S32;
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 26  

           =3 
           =3 typedef union UU16
           =3 {
           =3    U16 U16;
           =3    S16 S16;
           =3    U8 U8[2];
           =3    S8 S8[2];
           =3 } UU16;
           =3 
           =3 typedef union UU32
           =3 {
           =3    U32 U32;
           =3    S32 S32;
           =3    UU16 UU16[2];
           =3    U16 U16[2];
           =3    S16 S16[2];
           =3    U8 U8[4];
           =3    S8 S8[4];
           =3 } UU32;
           =3 
           =3 // NOP () macro support
           =3 #define NOP() _asm NOP _endasm
           =3 
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 // Raisonance (must be placed before Keil C51)
           =3 // http://www.raisonance.com
           =3 
           =3 #elif defined __RC51__
           =3 
           =3 //#error Raisonance C51 detected.
           =3 
           =3 # define SEG_GENERIC generic     //SEG_GENERIC only applies to pointers in Raisonance, not variables.
           =3 # define SEG_FAR   xdata
           =3 # define SEG_DATA  data
           =3 # define SEG_NEAR  data
           =3 # define SEG_IDATA idata
           =3 # define SEG_XDATA xdata
           =3 # define SEG_PDATA pdata
           =3 # define SEG_CODE  code
           =3 # define SEG_BDATA bdata
           =3 
           =3 # define SBIT(name, addr, bit)  at (addr+bit) sbit         name
           =3 # define SFR(name, addr)        sfr at addr                name
           =3 # define SFR16(name, addr)      sfr16 at addr              name
           =3 # define SFR16E(name, fulladdr) /* not supported */
           =3 # define SFR32(name, fulladdr)  /* not supported */
           =3 # define SFR32E(name, fulladdr) /* not supported */
           =3 
           =3 # define INTERRUPT(name, vector) void name (void) interrupt vector
           =3 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =3 # define INTERRUPT_PROTO(name, vector) void name (void)
           =3 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
           =3 
           =3 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using regnum
           =3 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
           =3 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =3 
           =3 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =3 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =3 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 27  

             -csegment name
           =3 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =3 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) at addr locsegment vartype name
           =3 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) at addr locsegment vartype name
           =3 
           =3 
           =3 // used with UU16
           =3 # define LSB 1
           =3 # define MSB 0
           =3 
           =3 // used with UU32 (b0 is least-significant byte)
           =3 # define b0 3
           =3 # define b1 2
           =3 # define b2 1
           =3 # define b3 0
           =3 
           =3 typedef unsigned char U8;
           =3 typedef unsigned int U16;
           =3 typedef unsigned long U32;
           =3 
           =3 typedef signed char S8;
           =3 typedef signed int S16;
           =3 typedef signed long S32;
           =3 
           =3 typedef union UU16
           =3 {
           =3    U16 U16;
           =3    S16 S16;
           =3    U8 U8[2];
           =3    S8 S8[2];
           =3 } UU16;
           =3 
           =3 typedef union UU32
           =3 {
           =3    U32 U32;
           =3    S32 S32;
           =3    UU16 UU16[2];
           =3    U16 U16[2];
           =3    S16 S16[2];
           =3    U8 U8[4];
           =3    S8 S8[4];
           =3 } UU32;
           =3 
           =3 // NOP () macro support -- NOP is opcode 0x00
           =3 #define NOP() asm { 0x00 }
           =3 
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 
           =3 // Keil C51
           =3 // http://www.keil.com
           =3 
           =3 #elif defined __C51__
           =3 
           =3 //#error Keil C51 detected.
           =3 
           =3 # define SEG_GENERIC
           =3 # define SEG_FAR   xdata
           =3 # define SEG_DATA  data
           =3 # define SEG_NEAR  data
           =3 # define SEG_IDATA idata
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 28  

           =3 # define SEG_XDATA xdata
           =3 # define SEG_PDATA pdata
           =3 # define SEG_CODE  code
           =3 # define SEG_BDATA bdata
           =3 
           =3 # define SBIT(name, addr, bit)  sbit  name = addr^bit
           =3 # define SFR(name, addr)        sfr   name = addr
           =3 # define SFR16(name, addr)      sfr16 name = addr
           =3 # define SFR16E(name, fulladdr) /* not supported */
           =3 # define SFR32(name, fulladdr)  /* not supported */
           =3 # define SFR32E(name, fulladdr) /* not supported */
           =3 
           =3 # define INTERRUPT(name, vector) void name (void) interrupt vector
           =3 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =3 # define INTERRUPT_PROTO(name, vector) void name (void)
           =3 # define INTERRUPT_PROTO_USING(name, vector, regnum) void name (void)
           =3 
           =3 # define FUNCTION_USING(name, return_value, parameter, regnum) return_value name (parameter) using regnum
           =3 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) return_value name (parameter)
           =3 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =3 
           =3 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =3 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =3 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =3 # define SEGMENT_POINTER(name, vartype, locsegment) vartype * locsegment name
           =3 # define LOCATED_VARIABLE_NO_INIT(name, vartype, locsegment, addr) vartype locsegment name _at_ addr
           =3 
           =3 // used with UU16
           =3 # define LSB 1
           =3 # define MSB 0
           =3 
           =3 // used with UU32 (b0 is least-significant byte)
           =3 # define b0 3
           =3 # define b1 2
           =3 # define b2 1
           =3 # define b3 0
           =3 
           =3 typedef unsigned char U8;
           =3 typedef unsigned int U16;
           =3 typedef unsigned long U32;
           =3 
           =3 typedef signed char S8;
           =3 typedef signed int S16;
           =3 typedef signed long S32;
           =3 
           =3 typedef union UU16
           =3 {
           =3    U16 U16;
           =3    S16 S16;
           =3    U8 U8[2];
           =3    S8 S8[2];
           =3 } UU16;
           =3 
           =3 typedef union UU32
           =3 {
           =3    U32 U32;
           =3    S32 S32;
           =3    UU16 UU16[2];
           =3    U16 U16[2];
           =3    S16 S16[2];
           =3    U8 U8[4];
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 29  

           =3    S8 S8[4];
           =3 } UU32;
           =3 
           =3 // NOP () macro support
           =3 extern void _nop_ (void);
           =3 #define NOP() _nop_()
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 // Hi-Tech 8051
           =3 // http://www.htsoft.com
           =3 
           =3 #elif defined HI_TECH_C
           =3 
           =3 # define SEG_GENERIC
           =3 # define SEG_FAR   far
           =3 # define SEG_DATA  data
           =3 # define SEG_NEAR  near
           =3 # define SEG_IDATA idata
           =3 # define SEG_XDATA xdata
           =3 # define SEG_PDATA pdata
           =3 # define SEG_CODE  code
           =3 # define SEG_BDATA bdata
           =3 
           =3 
           =3 # define SBIT(name, addr, thebit) static volatile bit name @ (addr + thebit)
           =3 # define SFR(name, addr)          static volatile unsigned char name @ addr
           =3 # define SFR16(name, addr)        static volatile unsigned int name @ addr
           =3 # define SFR16E(name, fulladdr) /* not supported */
           =3 # define SFR32(name, fulladdr)  /* not supported */
           =3 # define SFR32E(name, fulladdr) /* not supported */
           =3 
           =3 # define INTERRUPT(name, vector)       void name (void) interrupt vector
           =3 # define INTERRUPT_PROTO(name, vector)
           =3 # define INTERRUPT_USING(name, vector, regnum) void name (void) interrupt vector using regnum
           =3 # define INTERRUPT_PROTO_USING(name, vector, regnum)
           =3 
           =3 # define FUNCTION_USING(name, return_value, parameter, regnum) /* not supported */
           =3 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) /* not supported */
           =3 // Note: Hi-Tech does not support functions using different register banks. Register
           =3 //       banks can only be specified in interrupts. If a function is called from
           =3 //       inside an interrupt, it will use the same register bank as the interrupt.
           =3 
           =3 # define SEGMENT_VARIABLE(name, vartype, locsegment) locsegment vartype name
           =3 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) targsegment vartype * name
           =3 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) targsegment vartype * lo
             -csegment name
           =3 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment vartype name @ addr
           =3 
           =3 // used with UU16
           =3 # define LSB 0
           =3 # define MSB 1
           =3 
           =3 // used with UU32 (b0 is least-significant byte)
           =3 # define b0 0
           =3 # define b1 1
           =3 # define b2 2
           =3 # define b3 3
           =3 
           =3 typedef unsigned char U8;
           =3 typedef unsigned int U16;
           =3 typedef unsigned long U32;
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 30  

           =3 
           =3 typedef signed char S8;
           =3 typedef signed int S16;
           =3 typedef signed long S32;
           =3 
           =3 typedef union UU16
           =3 {
           =3    U16 U16;
           =3    S16 S16;
           =3    U8 U8[2];
           =3    S8 S8[2];
           =3 } UU16;
           =3 
           =3 typedef union UU32
           =3 {
           =3    U32 U32;
           =3    S32 S32;
           =3    UU16 UU16[2];
           =3    U16 U16[2];
           =3    S16 S16[2];
           =3    U8 U8[4];
           =3    S8 S8[4];
           =3 } UU32;
           =3 
           =3 // NOP () macro support
           =3 #define NOP() asm(" nop ")
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 // Tasking / Altium
           =3 // http://www.altium.com/tasking
           =3 
           =3 
           =3 #elif defined _CC51
           =3 
           =3 # define SEG_GENERIC
           =3 # define SEG_FAR   _xdat
           =3 # define SEG_DATA  _data
           =3 # define SEG_NEAR  _data
           =3 # define SEG_IDATA _idat
           =3 # define SEG_XDATA _xdat
           =3 # define SEG_PDATA _pdat
           =3 # define SEG_CODE  _rom
           =3 # define SEG_BDATA _bdat
           =3 
           =3 # define SBIT(name, addr, bit)  _sfrbit  name _at(addr+bit)
           =3 # define SFR(name, addr)        _sfrbyte name _at(addr)
           =3 # define SFRX(name, addr)       _xdat volatile unsigned char name _at(addr)
           =3 #if _CC51 > 71
           =3 # define SFR16(name, addr)      _sfrword _little name _at(addr)
           =3 #else
           =3 # define SFR16(name, addr)      /* not supported */
           =3 #endif
           =3 # define SFR16E(name, fulladdr) /* not supported */
           =3 # define SFR32(name, fulladdr)  /* not supported */
           =3 # define SFR32E(name, fulladdr) /* not supported */
           =3 
           =3 # define INTERRUPT(name, vector) _interrupt (vector) void name (void)
           =3 # define INTERRUPT_USING(name, vector, regnum) _interrupt (vector) _using(regnum) void name (void)
           =3 # define INTERRUPT_PROTO(name, vector) _interrupt (vector) void name (void)
           =3 # define INTERRUPT_PROTO_USING(name, vector, regnum) _interrupt (vector) _using(regnum) void name (void)
           =3 
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 31  

           =3 // When calling FUNCTION_USING in Tasking, the function must be called from an interrupt or Main which
           =3 // is also using the same register bank. If not, the compiler will generate an error.
           =3 # define FUNCTION_USING(name, return_value, parameter, regnum) _using(regnum) return_value name (parameter
             -)
           =3 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) _using(regnum) return_value name (par
             -ameter)
           =3 // Note: Parameter must be either 'void' or include a variable type and name. (Ex: char temp_variable)
           =3 
           =3 # define SEGMENT_VARIABLE(name, vartype, locsegment) vartype locsegment name
           =3 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment * name
           =3 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =3 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) vartype locsegment name _at( addr )
           =3 
           =3 // used with UU16
           =3 # define LSB 1
           =3 # define MSB 0
           =3 
           =3 // used with UU32 (b0 is least-significant byte)
           =3 # define b0 3
           =3 # define b1 2
           =3 # define b2 1
           =3 # define b3 0
           =3 
           =3 typedef unsigned char U8;
           =3 typedef unsigned int U16;
           =3 typedef unsigned long U32;
           =3 
           =3 typedef signed char S8;
           =3 typedef signed int S16;
           =3 typedef signed long S32;
           =3 
           =3 typedef union UU16
           =3 {
           =3    U16 U16;
           =3    S16 S16;
           =3    U8 U8[2];
           =3    S8 S8[2];
           =3 } UU16;
           =3 
           =3 typedef union UU32
           =3 {
           =3    U32 U32;
           =3    S32 S32;
           =3    UU16 UU16[2];
           =3    U16 U16[2];
           =3    S16 S16[2];
           =3    U8 U8[4];
           =3    S8 S8[4];
           =3 } UU32;
           =3 
           =3 // NOP () macro support
           =3 extern void _nop (void);
           =3 #define NOP() _nop()
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 
           =3 // IAR 8051
           =3 // http://www.iar.com
           =3 
           =3 #elif defined __ICC8051__
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 32  

           =3 
           =3 #include <stdbool.h>
           =3 #include <intrinsics.h>
           =3 
           =3 # define SBIT(name, addr, bit)  __bit __no_init volatile bool name @ (addr+bit)
           =3 # define SFR(name, addr)        __sfr __no_init volatile unsigned char name @ addr
           =3 # define SFRX(name, addr)       __xdata __no_init volatile unsigned char name @ addr
           =3 # define SFR16(name, addr)      __sfr __no_init volatile unsigned int  name @ addr
           =3 # define SFR16E(name, fulladdr) /* not supported */
           =3 # define SFR32(name, fulladdr) /* not supported */
           =3 # define SFR32E(name, fulladdr) /* not supported */
           =3 
           =3 # define SEG_GENERIC __generic
           =3 # define SEG_FAR  __xdata
           =3 # define SEG_DATA __data
           =3 # define SEG_NEAR __data
           =3 # define SEG_IDATA __idata
           =3 # define SEG_XDATA __xdata
           =3 # define SEG_PDATA __pdata
           =3 # define SEG_CODE  __code
           =3 # define SEG_BDATA __bdata
           =3 
           =3 #define bit bool
           =3 
           =3 # define _PPTOSTR_(x) #x
           =3 # define _PPARAM_(address) _PPTOSTR_(vector=address * 8 + 3)
           =3 # define _PPARAM2_(regbank) _PPTOSTR_(register_bank=regbank)
           =3 # define INTERRUPT(name, vector) _Pragma(_PPARAM_(vector)) __interrupt void name(void)
           =3 # define INTERRUPT_PROTO(name, vector)  __interrupt void name(void)
           =3 # define INTERRUPT_USING(name, vector, regnum) _Pragma(_PPARAM2_(regnum)) _Pragma(_PPARAM_(vector)) __inte
             -rrupt void name(void)
           =3 # define INTERRUPT_PROTO_USING(name, vector, regnum) __interrupt void name(void)
           =3 
           =3 # define FUNCTION_USING(name, return_value, parameter, regnum) /* not supported */
           =3 # define FUNCTION_PROTO_USING(name, return_value, parameter, regnum) /* not supported */
           =3 // Note: IAR does not support functions using different register banks. Register
           =3 //       banks can only be specified in interrupts. If a function is called from
           =3 //       inside an interrupt, it will use the same register bank as the interrupt.
           =3 
           =3 # define SEGMENT_VARIABLE(name, vartype, locsegment)  locsegment vartype name
           =3 # define VARIABLE_SEGMENT_POINTER(name, vartype, targsegment) vartype targsegment  * name
           =3 # define SEGMENT_VARIABLE_SEGMENT_POINTER(name, vartype, targsegment, locsegment) vartype targsegment * lo
             -csegment name
           =3 
           =3 # define LOCATED_VARIABLE(name, vartype, locsegment, addr, init) locsegment __no_init vartype name @ addr
           =3 
           =3 // used with UU16
           =3 # define LSB 0
           =3 # define MSB 1
           =3 
           =3 // used with UU32 (b0 is least-significant byte)
           =3 # define b0 0
           =3 # define b1 1
           =3 # define b2 2
           =3 # define b3 3
           =3 
           =3 typedef unsigned char U8;
           =3 typedef unsigned int U16;
           =3 typedef unsigned long U32;
           =3 
           =3 typedef signed char S8;
           =3 typedef signed int S16;
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 33  

           =3 typedef signed long S32;
           =3 
           =3 typedef union UU16
           =3 {
           =3    U16 U16;
           =3    S16 S16;
           =3    U8 U8[2];
           =3    S8 S8[2];
           =3 } UU16;
           =3 
           =3 typedef union UU32
           =3 {
           =3    U32 U32;
           =3    S32 S32;
           =3    UU16 UU16[2];
           =3    U16 U16[2];
           =3    S16 S16[2];
           =3    U8 U8[4];
           =3    S8 S8[4];
           =3 } UU32;
           =3 
           =3 
           =3 #define NOP() __no_operation();
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 // Crossware
           =3 // http://www.crossware.com
           =3 
           =3 #elif defined _XC51_VER
           =3 # define SBIT(name, addr, bit)  _sfrbit  name = (addr+bit)
           =3 # define SFR(name, addr)        _sfr     name = addr
           =3 # define SFR16(name, addr)      _sfrword name = addr
           =3 # define SFR16E(name, fulladdr) /* not supported */
           =3 # define SFR32(name, fulladdr)  /* not supported */
           =3 # define SFR32E(name, fulladdr) /* not supported */
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 // Wickenhäuser
           =3 // http://www.wickenhaeuser.de
           =3 
           =3 #elif defined __UC__
           =3 # define SBIT(name, addr, bit)  unsigned char bit  name @ (addr+bit)
           =3 # define SFR(name, addr)        near unsigned char name @ addr
           =3 # define SFR16(name, addr)      /* not supported */
           =3 # define SFR16E(name, fulladdr) /* not supported */
           =3 # define SFR32(name, fulladdr)  /* not supported */
           =3 # define SFR32E(name, fulladdr) /* not supported */
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 // Default
           =3 // Unknown compiler
           =3 
           =3 #else
           =3 # warning unrecognized compiler
           =3 # define SBIT(name, addr, bit)  volatile bool           name
           =3 # define SFR(name, addr)        volatile unsigned char  name
           =3 # define SFRX(name, addr)       volatile unsigned char  name
           =3 # define SFR16(name, addr)      volatile unsigned short name
           =3 # define SFR16E(name, fulladdr) volatile unsigned short name
           =3 # define SFR32(name, fulladdr)  volatile unsigned long  name
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 34  

           =3 # define SFR32E(name, fulladdr) volatile unsigned long  name
           =3 
           =3 #endif
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // Header File PreProcessor Directive
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 #endif                                 // #define COMPILER_DEFS_H
 689      =3  
 690      =3  //-----------------------------------------------------------------------------
 691      =3  // End Of File
 692      =3  //-----------------------------------------------------------------------------
   4      =2  #include <C8051F580_defs.h>            // SFR declarations
   1      =3  //-----------------------------------------------------------------------------
   2      =3  // C8051F580_defs.h
   3      =3  //-----------------------------------------------------------------------------
   4      =3  // Copyright 2008, Silicon Laboratories, Inc.
   5      =3  // http://www.silabs.com
   6      =3  //
   7      =3  // Program Description:
   8      =3  //
   9      =3  // Register/bit definitions for the C8051F58x family.
  10      =3  // **Important Note**: The compiler_defs.h header file should be included
  11      =3  // before including this header file.
  12      =3  //
  13      =3  // Target:         C8051F580/1/2/3/4/5/6/7,8/9-F590/1
  14      =3  // Tool chain:     Generic
  15      =3  // Command Line:   None
  16      =3  //
  17      =3  // Release 0.6 - 20 AUG 2012 (TP)
  18      =3  //    -Added #define for _XPAGE to provide support for SDCC memory paging
  19      =3  //     (pdata)
  20      =3  //
  21      =3  // Release 0.5 - 10 SEP 2011 (GP)
  22      =3  //    - Fixed SFR16 definition for CAN0IF2MC
  23      =3  //
  24      =3  // Release 0.4 - 08 OCT 2010 (TP)
  25      =3  //    - Fixed bit definitions for SCON0
  26      =3  //
  27      =3  // Release 0.3 - 01 APR 2009 (GP)
  28      =3  //    - Added SN0-SN3
  29      =3  //
  30      =3  // Release 0.2 - 29 JUL 2008 (ADT)
  31      =3  //    - Added Timer 4 bit definitions
  32      =3  //
  33      =3  // Release 0.1 - 09 JUL 2008 (GP)
  34      =3  //    - Initial Revision
  35      =3  //
  36      =3  //-----------------------------------------------------------------------------
  37      =3  // Header File Preprocessor Directive
  38      =3  //-----------------------------------------------------------------------------
  39      =3  
  40      =3  #ifndef C8051F580_DEFS_H
           =3 #define C8051F580_DEFS_H
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // Page 0, Page 1 and Page F Registers
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 SFR (P0, 0x80);                        // Port 0 Latch
           =3 SFR (SP, 0x81);                        // Stack Pointer
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 35  

           =3 SFR (DPL, 0x82);                       // Data Pointer Low
           =3 SFR (DPH, 0x83);                       // Data Pointer High
           =3 SFR (SFR0CN, 0x84);                    // SFR Page Control
           =3 SFR (SFRNEXT, 0x85);                   // SFR stack next page
           =3 SFR (SFRLAST, 0x86);                   // SFR stack last page
           =3 SFR (PCON, 0x87);                      // Power Control
           =3 SFR (TCON, 0x88);                      // Timer/Counter Control
           =3 SFR (TMOD, 0x89);                      // Timer/Counter Mode
           =3 SFR (TL0, 0x8A);                       // Timer/Counter 0 Low
           =3 SFR (TL1, 0x8B);                       // Timer/Counter 1 Low
           =3 SFR (TH0, 0x8C);                       // Timer/Counter 0 High
           =3 SFR (TH1, 0x8D);                       // Timer/Counter 1 High
           =3 SFR (CKCON, 0x8E);                     // Clock Control
           =3 SFR (PSCTL, 0x8F);                     // Program Store R/W Control
           =3 SFR (CLKSEL, 0x8F);                    // System clock select
           =3 SFR (P1, 0x90);                        // Port 1 Latch
           =3 SFR (TMR3CN, 0x91);                    // Timer/Counter 3 Control
           =3 SFR (TMR5CN, 0x91);                    // Timer/Counter 5 Control
           =3 SFR (TMR3RLL, 0x92);                   // Timer/Counter 3 Reload Low
           =3 SFR (TMR5CAPL, 0x92);                  // Timer/Counter 5 Capture Low
           =3 SFR (TMR3RLH, 0x93);                   // Timer/Counter 3 Reload High
           =3 SFR (TMR5CAPH, 0x93);                  // Timer/Counter 5 Capture High
           =3 SFR (TMR3L, 0x94);                     // Timer/Counter 3 Low
           =3 SFR (TMR5L, 0x94);                     // Timer/Counter 5 Low
           =3 SFR (TMR3H, 0x95);                     // Timer/Counter 3 High
           =3 SFR (TMR5H, 0x95);                     // Timer/Counter 5 High
           =3 SFR (TMR5CF, 0x96);                    // Timer/Counter 5 Configuration
           =3 SFR (CLKMUL, 0x97);                    // Clock Multiplier
           =3 SFR (SCON0, 0x98);                     // UART0 Control
           =3 SFR (SCON1, 0x98);                     // UART1 Control
           =3 SFR (SBUF0, 0x99);                     // UART0 Data Buffer
           =3 SFR (SBUF1, 0x99);                     // UART1 Data Buffer
           =3 SFR (CPT0CN, 0x9A);                    // Comparator 0 Control
           =3 SFR (CPT2CN, 0x9A);                    // Comparator 2 Control
           =3 SFR (CPT0MD, 0x9B);                    // Comparator 0 Mode
           =3 SFR (CPT2MD, 0x9B);                    // Comparator 2 Mode
           =3 SFR (CPT0MX, 0x9C);                    // Comparator 0 Mux
           =3 SFR (CPT2MX, 0x9C);                    // Comparator 2 Mux
           =3 SFR (CPT1CN, 0x9D);                    // Comparator 1 Control
           =3 SFR (CPT1MD, 0x9E);                    // Comparator 0 Mode
           =3 SFR (OSCIFIN, 0x9E);                   // Internal Oscillator Fine Control
           =3 SFR (CPT1MX, 0x9F);                    // Comparator 1 Mux
           =3 SFR (OSCXCN, 0x9F);                    // External Oscillator Control
           =3 SFR (P2, 0xA0);                        // Port 2 Latch
           =3 SFR (SPI0CFG, 0xA1);                   // SPI0 Configuration
           =3 SFR (OSCICN, 0xA1);                    // Internal Oscillator Control
           =3 SFR (SPI0CKR, 0xA2);                   // SPI0 Clock rate control
           =3 SFR (OSCICRS, 0xA2);                   // Internal Oscillator Coarse Control
           =3 SFR (SPI0DAT, 0xA3);                   // SPI0 Data Buffer
           =3 SFR (P0MDOUT, 0xA4);                   // Port 0 Output Mode
           =3 SFR (P1MDOUT, 0xA5);                   // Port 1 Output Mode
           =3 SFR (P2MDOUT, 0xA6);                   // Port 2 Output Mode
           =3 SFR (SFRPAGE, 0xA7);                   // SFR Page Select
           =3 SFR (IE, 0xA8);                        // Interrupt Enable
           =3 SFR (SMOD0, 0xA9);                     // Serial Port 0 Control
           =3 SFR (EMI0CN, 0xAA);                    // EMIF Control
           =3 SFR (EMI0TC, 0xAA);                    // EMIF Timing control
           =3 SFR (SBCON0, 0xAB);                    // UART0 Baud Rate Generator Control
           =3 SFR (SBRLL0, 0xAC);                    // UART0 Baud Rate Generator Low
           =3 SFR (SBRLH0, 0xAD);                    // UART0 Baud Rate Generator High
           =3 SFR (P3MAT, 0xAE);                     // Port 3 Match
           =3 SFR (P3MDOUT, 0xAE);                   // Port 3 Mode
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 36  

           =3 SFR (P3MASK, 0xAF);                    // Port 3 Mask
           =3 SFR (P4MDOUT, 0xAF);                   // Port 4 Mode
           =3 SFR (P3, 0xB0);                        // Port 3 Latch
           =3 SFR (P2MAT, 0xB1);                     // Port 2 Match
           =3 SFR (P2MASK, 0xB2);                    // Port 2 Mask
           =3 SFR (EMI0CF, 0xB2);                    // EMIF Configuration
           =3 SFR (P4, 0xB5);                        // Port 4 Latch
           =3 SFR (FLSCL, 0xB6);                     // Flash Scale
           =3 SFR (FLKEY, 0xB7);                     // Flash access limit
           =3 SFR (IP, 0xB8);                        // Interrupt Priority
           =3 SFR (SMB0ADR, 0xB9);                   // SMBus0 Slave address
           =3 SFR (ADC0TK, 0xBA);                    // ADC0 Tracking Mode Select
           =3 SFR (SMB0ADM, 0xBA);                   // SMBus0 Address Mask
           =3 SFR (ADC0MX, 0xBB);                    // AMUX0 Channel select
           =3 SFR (ADC0CF, 0xBC);                    // AMUX0 Channel configuration
           =3 SFR (ADC0L, 0xBD);                     // ADC0 Data Low
           =3 SFR (ADC0H, 0xBE);                     // ADC0 Data High
           =3 SFR (SMB0CN, 0xC0);                    // SMBus0 Control
           =3 SFR (SMB0CF, 0xC1);                    // SMBus0 Configuration
           =3 SFR (SMB0DAT, 0xC2);                   // SMBus0 Data
           =3 SFR (ADC0GTL, 0xC3);                   // ADC0 Greater-Than Compare Low
           =3 SFR (ADC0GTH, 0xC4);                   // ADC0 Greater-Than Compare High
           =3 SFR (ADC0LTL, 0xC5);                   // ADC0 Less-Than Compare Word Low
           =3 SFR (ADC0LTH, 0xC6);                   // ADC0 Less-Than Compare Word High
           =3 SFR (XBR3, 0xC6);                      // Port I/O Crossbar Control 3
           =3 SFR (XBR2, 0xC7);                      // Port I/O Crossbar Control 2
           =3 SFR (TMR2CN, 0xC8);                    // Timer/Counter 2 Control
           =3 SFR (TMR4CN, 0xC8);                    // Timer/Counter 4 Control
           =3 SFR (REG0CN, 0xC9);                    // Regulator Control
           =3 SFR (LIN0CF, 0xC9);                    // LIN 0 Configuration
           =3 SFR (TMR4CF, 0xC9);                    // Timer/Counter 4 Configuration
           =3 SFR (TMR2RLL, 0xCA);                   // Timer/Counter 2 Reload Low
           =3 SFR (TMR4CAPL, 0xCA);                  // Timer/Counter 4 Capture Low
           =3 SFR (TMR2RLH, 0xCB);                   // Timer/Counter 2 Reload High
           =3 SFR (TMR4CAPH, 0xCB);                  // Timer/Counter 4 Capture High
           =3 SFR (TMR2L, 0xCC);                     // Timer/Counter 2 Low
           =3 SFR (TMR4L, 0xCC);                     // Timer/Counter 4 Low
           =3 SFR (TMR2H, 0xCD);                     // Timer/Counter 2 High
           =3 SFR (TMR4H, 0xCD);                     // Timer/Counter 4 High
           =3 SFR (PCA0CPL5, 0xCE);                  // PCA0 Capture 5 Low
           =3 SFR (PCA1CPL11, 0xCE);                 // PCA1 Capture 11 Low
           =3 SFR (PCA0CPH5, 0xCF);                  // PCA0 Capture 5 High
           =3 SFR (PCA1CPH11, 0xCF);                 // PCA1 Capture 11 High
           =3 SFR (PSW, 0xD0);                       // Program Status Word
           =3 SFR (REF0CN, 0xD1);                    // Voltage Reference Control
           =3 SFR (LIN0DAT, 0xD2);                   // LIN0 Data
           =3 SFR (LIN0ADR, 0xD3);                   // LIN0 Address
           =3 SFR (P0SKIP, 0xD4);                    // Port 0 Skip
           =3 SFR (P1SKIP, 0xD5);                    // Port 1 Skip
           =3 SFR (P2SKIP, 0xD6);                    // Port 2 Skip
           =3 SFR (P3SKIP, 0xD7);                    // Port 3 Skip
           =3 SFR (PCA0CN, 0xD8);                    // PCA0 Control
           =3 SFR (PCA1CN, 0xD8);                    // PCA1 Control
           =3 SFR (PCA0MD, 0xD9);                    // PCA0 Mode
           =3 SFR (PCA1MD, 0xD9);                    // PCA1 Mode
           =3 SFR (PCA0PWM, 0xD9);                   // PCA0 PWM Control
           =3 SFR (PCA0CPM0, 0xDA);                  // PCA0 Module 0 Mode
           =3 SFR (PCA1CPM6, 0xDA);                  // PCA1 Module 6 Mode
           =3 SFR (PCA1PWM, 0xDA);                   // PCA1 PWM Control
           =3 SFR (PCA0CPM1, 0xDB);                  // PCA0 Module 1  Mode
           =3 SFR (PCA1CPM7, 0xDB);                  // PCA1 Module 7  Mode
           =3 SFR (PCA0CPM2, 0xDC);                  // PCA0 Module 2  Mode
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 37  

           =3 SFR (PCA1CPM8, 0xDC);                  // PCA1 Module 8  Mode
           =3 SFR (PCA0CPM3, 0xDD);                  // PCA0 Module 3  Mode
           =3 SFR (PCA1CPM9, 0xDD);                  // PCA1 Module 9  Mode
           =3 SFR (PCA0CPM4, 0xDE);                  // PCA0 Module 4  Mode
           =3 SFR (PCA1CPM10, 0xDE);                  // PCA1 Module 10 Mode
           =3 SFR (PCA0CPM5, 0xDF);                  // PCA0 Module 5  Mode
           =3 SFR (PCA1CPM11, 0xDF);                  // PCA1 Module 11 Mode
           =3 SFR (ACC, 0xE0);                       // Accumulator
           =3 SFR (XBR0, 0xE1);                      // Port I/O Crossbar Control 0
           =3 SFR (XBR1, 0xE2);                      // Port I/O Crossbar Control 1
           =3 SFR (CCH0CN, 0xE3);                    // Cache control
           =3 SFR (IT01CF, 0xE4);                    // INT0/INT1 Configuration
           =3 SFR (EIE1, 0xE6);                      // Extended Interrupt Enable 2
           =3 SFR (EIE2, 0xE7);                      // Extended Interrupt Enable 2
           =3 SFR (ADC0CN, 0xE8);                    // ADC0 Control
           =3 SFR (PCA0CPL1, 0xE9);                  // PCA0 Capture 1 Low
           =3 SFR (PCA1CPL1, 0xE9);                  // PCA1 Capture 7 Low
           =3 SFR (PCA0CPH1, 0xEA);                  // PCA0 Capture 1 High
           =3 SFR (PCA1CPH1, 0xEA);                  // PCA1 Capture 7 High
           =3 SFR (PCA0CPL2, 0xEB);                  // PCA0 Capture 2 Low
           =3 SFR (PCA1CPL2, 0xEB);                  // PCA1 Capture 8 Low
           =3 SFR (PCA0CPH2, 0xEC);                  // PCA0 Capture 2 High
           =3 SFR (PCA1CPH2, 0xEC);                  // PCA1 Capture 8 High
           =3 SFR (PCA0CPL3, 0xED);                  // PCA0 Capture 3 Low
           =3 SFR (PCA1CPL3, 0xED);                  // PCA1 Capture 9 Low
           =3 SFR (PCA0CPH3, 0xEE);                  // PCA0 Capture 3 High
           =3 SFR (PCA1CPH3, 0xEE);                  // PCA1 Capture 9 High
           =3 SFR (RSTSRC, 0xEF);                    // Reset Source Configuration/Status
           =3 SFR (B, 0xF0);                         // B Register
           =3 SFR (P0MAT, 0xF1);                     // Port 0 Match
           =3 SFR (P0MDIN, 0xF1);                    // Port 0 Input Mode
           =3 SFR (P0MASK, 0xF2);                    // Port 0 Mask
           =3 SFR (P1MDIN, 0xF2);                    // Port 1 Input Mode
           =3 SFR (P1MAT, 0xF3);                     // Port 1 Match
           =3 SFR (P2MDIN, 0xF3);                    // Port 2 Input Mode
           =3 SFR (P1MASK, 0xF4);                    // Port 1 Mask
           =3 SFR (P3MDIN, 0xF4);                    // Port 3 Input Mode
           =3 SFR (PSBANK, 0xF5);                    // Program Space Bank Select
           =3 SFR (EIP1, 0xF6);                      // External Interrupt Priority 1
           =3 SFR (EIP2, 0xF7);                      // External Interrupt Priority 2
           =3 SFR (SPI0CN, 0xF8);                    // SPI0 Control
           =3 SFR (PCA0L, 0xF9);                     // PCA0 Counter Low
           =3 SFR (PCA1L, 0xF9);                     // PCA1 Counter Low
           =3 SFR (SN0, 0xF9);                       // Serial Number 0
           =3 SFR (PCA0H, 0xFA);                     // PCA0 Counter High
           =3 SFR (PCA1H, 0xFA);                     // PCA1 Counter High
           =3 SFR (SN1, 0xFA);                       // Serial Number 1
           =3 SFR (PCA0CPL0, 0xFB);                  // PCA0 Capture 0 Low
           =3 SFR (PCA1CPL6, 0xFB);                  // PCA1 Capture 6 Low
           =3 SFR (SN2, 0xFB);                       // Serial Number 2
           =3 SFR (PCA0CPH0, 0xFC);                  // PCA0 Capture 0 High
           =3 SFR (PCA1CPH6, 0xFC);                  // PCA1 Capture 6 High
           =3 SFR (SN3, 0xFC);                       // Serial Number 3
           =3 SFR (PCA0CPL4, 0xFD);                  // PCA0 Capture 4 Low
           =3 SFR (PCA1CPL10, 0xFD);                 // PCA1 Capture 10 Low
           =3 SFR (PCA0CPH4, 0xFE);                  // PCA0 Capture 4 High
           =3 SFR (PCA1CPH10, 0xFE);                 // PCA1 Capture 10 High
           =3 SFR (VDM0CN, 0xFF);                    // VDD Monitor Control
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // Page C (CAN0) Registers
           =3 //-----------------------------------------------------------------------------
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 38  

           =3 
           =3 SFR (CAN0CFG, 0x92);                   // CAN0 Clock Configuration
           =3 SFR (CAN0STAT, 0x94);                  // Status Register Low Byte
           =3 SFR (CAN0ERRL, 0x96);                  // Error Counter Low Byte
           =3 SFR (CAN0ERRH, 0x97);                  // Error Counter High Byte
           =3 SFR (CAN0BTL, 0x9A);                   // Bit Timing Register Low Byte
           =3 SFR (CAN0BTH, 0x9B);                   // Bit Timing Register High Byte
           =3 SFR (CAN0IIDL, 0x9C);                  // Interrupt Register Low Byte
           =3 SFR (CAN0IIDH, 0x9D);                  // Interrupt Register High Byte
           =3 SFR (CAN0TST, 0x9E);                   // Test Register Low Byte
           =3 SFR (CAN0BRPE, 0xA1);                  // BRP Extension Register Low Byte
           =3 SFR (CAN0TR1L, 0xA2);                  // Transmission Request 1 Low Byte
           =3 SFR (CAN0TR1H, 0xA3);                  // Transmission Request 1 High Byte
           =3 SFR (CAN0TR2L, 0xA4);                  // Transmission Request 2 Low Byte
           =3 SFR (CAN0TR2H, 0xA5);                  // Transmission Request 2 High Byte
           =3 SFR (CAN0ND1L, 0xAA);                  // New Data 1 Low Byte
           =3 SFR (CAN0ND1H, 0xAB);                  // New Data 1 High Byte
           =3 SFR (CAN0ND2L, 0xAC);                  // New Data 2 Low Byte
           =3 SFR (CAN0ND2H, 0xAD);                  // New Data 2 High Byte
           =3 SFR (CAN0IP1L, 0xAE);                  // Interrupt Pending 1 Low Byte
           =3 SFR (CAN0IP1H, 0xAF);                  // Interrupt Pending 1 High Byte
           =3 SFR (CAN0IP2L, 0xB2);                  // Interrupt Pending 2 Low Byte
           =3 SFR (CAN0IP2H, 0xB3);                  // Interrupt Pending 2 High Byte
           =3 SFR (CAN0MV1L, 0xBA);                  // Message Valid 1 Low Byte
           =3 SFR (CAN0MV1H, 0xBB);                  // Message Valid 1 High Byte
           =3 SFR (CAN0MV2L, 0xBC);                  // Message Valid 2 Low Byte
           =3 SFR (CAN0MV2H, 0xBD);                  // Message Valid 2 High Byte
           =3 SFR (CAN0IF1CRL, 0xBE);                // IF1 Command Request Low Byte
           =3 SFR (CAN0IF1CRH, 0xBF);                // IF1 Command Request High Byte
           =3 SFR (CAN0CN, 0xC0);                    // CAN Control Register Low Byte
           =3 SFR (CAN0IF1CML, 0xC2);                // IF1 Command Mask Low Byte
           =3 SFR (CAN0IF1CMH, 0xC3);                // IF1 Command Mask High Byte
           =3 SFR (CAN0IF1M1L, 0xC4);                // IF1 Mask 1 Low Byte
           =3 SFR (CAN0IF1M1H, 0xC5);                // IF1 Mask 1 High Byte
           =3 SFR (CAN0IF1M2L, 0xC6);                // IF1 Mask 2 Low Byte
           =3 SFR (CAN0IF1M2H, 0xC7);                // IF1 Mask 2 High Byte
           =3 SFR (CAN0IF1A1L, 0xCA);                // IF1 Arbitration 1 Low Byte
           =3 SFR (CAN0IF1A1H, 0xCB);                // IF1 Arbitration 1 High Byte
           =3 SFR (CAN0IF1A2L, 0xCC);                // IF1 Arbitration 2 Low Byte
           =3 SFR (CAN0IF1A2H, 0xCD);                // IF1 Arbitration 2 High Byte
           =3 SFR (CAN0IF2MCL, 0xCE);                // IF2 Message Control Low Byte
           =3 SFR (CAN0IF2MCH, 0xCF);                // IF2 Message Control High Byte
           =3 SFR (CAN0IF1MCL, 0xD2);                // IF1 Message Control Low Byte
           =3 SFR (CAN0IF1MCH, 0xD3);                // IF1 Message Control High Byte
           =3 SFR (CAN0IF1DA1L, 0xD4);               // IF1 Data A 1 Low Byte
           =3 SFR (CAN0IF1DA1H, 0xD5);               // IF1 Data A 1 High Byte
           =3 SFR (CAN0IF1DA2L, 0xD6);               // IF1 Data A 2 Low Byte
           =3 SFR (CAN0IF1DA2H, 0xD7);               // IF1 Data A 2 High Byte
           =3 SFR (CAN0IF1DB1L, 0xDA);               // IF1 Data B 1 Low Byte
           =3 SFR (CAN0IF1DB1H, 0xDB);               // IF1 Data B 1 High Byte
           =3 SFR (CAN0IF1DB2L, 0xDC);               // IF1 Data B 2 Low Byte
           =3 SFR (CAN0IF1DB2H, 0xDD);               // IF1 Data B 2 High Byte
           =3 SFR (CAN0IF2CRL, 0xDE);                // IF2 Command Request Low Byte
           =3 SFR (CAN0IF2CRH, 0xDF);                // IF2 Command Request High Byte
           =3 SFR (CAN0IF2CML, 0xE2);                // IF2 Command Mask Low Byte
           =3 SFR (CAN0IF2CMH, 0xE3);                // IF2 Command Mask High Byte
           =3 SFR (CAN0IF2M1L, 0xEA);                // IF2 Mask 1 Low Byte
           =3 SFR (CAN0IF2M1H, 0xEB);                // IF2 Mask 1 High Byte
           =3 SFR (CAN0IF2M2L, 0xEC);                // IF2 Mask 2 Low Byte
           =3 SFR (CAN0IF2M2H, 0xED);                // IF2 Mask 2 High Byte
           =3 SFR (CAN0IF2A1L, 0xEE);                // IF2 Arbitration 1 Low Byte
           =3 SFR (CAN0IF2A1H, 0xEF);                // IF2 Arbitration 1 High Byte
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 39  

           =3 SFR (CAN0IF2A2L, 0xF2);                // IF2 Arbitration 2 Low Byte
           =3 SFR (CAN0IF2A2H, 0xF3);                // IF2 Arbitration 2 High Byte
           =3 SFR (CAN0IF2DA1L, 0xF6);               // IF2 Data A 1 Low Byte
           =3 SFR (CAN0IF2DA1H, 0xF7);               // IF2 Data A 1 High Byte
           =3 SFR (CAN0IF2DA2L, 0xFA);               // IF2 Data A 2 Low Byte
           =3 SFR (CAN0IF2DA2H, 0xFB);               // IF2 Data A 2 High Byte
           =3 SFR (CAN0IF2DB1L, 0xFC);               // IF2 Data B 1 Low Byte
           =3 SFR (CAN0IF2DB1H, 0xFD);               // IF2 Data B 1 High Byte
           =3 SFR (CAN0IF2DB2L, 0xFE);               // IF2 Data B 2 Low Byte
           =3 SFR (CAN0IF2DB2H, 0xFF);               // IF2 Data B 2 High Byte
           =3 
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // 16-bit Register Definitions (might not be supported by all compilers)
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 SFR16 (DP, 0x82);                      // Data Pointer
           =3 SFR16 (TMR3RL, 0x92);                  // Timer 3 Reload
           =3 SFR16 (TMR5CAP, 0x92);                 // Timer 5 Capture
           =3 SFR16 (TMR3, 0x94);                    // Timer 3 Capture / Reload
           =3 SFR16 (TMR5, 0x94);                    // Timer 5
           =3 SFR16 (SBRL0, 0xAC);                   // UART0 Reload
           =3 SFR16 (ADC0, 0xBD);                    // ADC0 data
           =3 SFR16 (ADC0GT, 0xC3);                  // ADC0 Greater Than Window
           =3 SFR16 (ADC0LT, 0xC5);                  // ADC0 Less Than Window
           =3 SFR16 (TMR2RL, 0xCA);                  // Timer 2 Reload
           =3 SFR16 (TMR4CAP, 0xCA);                 // Timer 4 Capture
           =3 SFR16 (TMR2, 0xCC);                    // Timer 2 Capture / Reload
           =3 SFR16 (TMR4, 0xCC);                    // Timer 4
           =3 SFR16 (PCA0CP5, 0xCE);                 // PCA0 Module 5 Capture
           =3 SFR16 (PCA1CP11, 0xCE);                // PCA1 Module 11 Capture
           =3 SFR16 (PCA0CP1, 0xE9);                 // PCA0 Module 1 Capture
           =3 SFR16 (PCA1CP7, 0xE9);                 // PCA1 Module 7 Capture
           =3 SFR16 (PCA0CP2, 0xEB);                 // PCA0 Module 2 Capture
           =3 SFR16 (PCA1CP8, 0xEB);                 // PCA1 Module 8 Capture
           =3 SFR16 (PCA0CP3, 0xED);                 // PCA0 Module 3 Capture
           =3 SFR16 (PCA1CP9, 0xED);                 // PCA1 Module 9 Capture
           =3 SFR16 (PCA0, 0xF9);                    // PCA0 Counter
           =3 SFR16 (PCA1, 0xF9);                    // PCA1 Counter
           =3 SFR16 (PCA0CP0, 0xFB);                 // PCA0 Module 0 Capture
           =3 SFR16 (PCA1CP6, 0xFB);                 // PCA1 Module 6 Capture
           =3 SFR16 (PCA0CP4, 0xFD);                 // PCA0 Module 4 Capture
           =3 SFR16 (PCA1CP10, 0xFD);                 // PCA1 Module 10 Capture
           =3 
           =3 SFR16 (CAN0ERR, 0x96);                 // Error Counter
           =3 SFR16 (CAN0BT, 0x9A);                  // Bit Timing Register
           =3 SFR16 (CAN0IID, 0x9C);                 // Interrupt Register
           =3 SFR16 (CAN0TR1, 0xA2);                 // Transmission Request 1
           =3 SFR16 (CAN0TR2, 0xA4);                 // Transmission Request 2
           =3 SFR16 (CAN0ND1, 0xAA);                 // New Data 1
           =3 SFR16 (CAN0ND2, 0xAC);                 // New Data 2
           =3 SFR16 (CAN0IP1, 0xAE);                 // Interrupt Pending 1
           =3 SFR16 (CAN0IP2, 0xB2);                 // Interrupt Pending 2
           =3 SFR16 (CAN0MV1, 0xBA);                 // Message Valid 1
           =3 SFR16 (CAN0MV2, 0xBC);                 // Message Valid 2
           =3 SFR16 (CAN0IF1CR, 0xBE);               // IF1 Command Request
           =3 SFR16 (CAN0IF1CM, 0xC2);               // IF1 Command Mask
           =3 SFR16 (CAN0IF1M1, 0xC4);               // IF1 Mask 1
           =3 SFR16 (CAN0IF1M2, 0xC6);               // IF1 Mask 2
           =3 SFR16 (CAN0IF1A1, 0xCA);               // IF1 Arbitration 1
           =3 SFR16 (CAN0IF1A2, 0xCC);               // IF1 Arbitration 2
           =3 SFR16 (CAN0IF1MC, 0xD2);               // IF1 Message Control
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 40  

           =3 SFR16 (CAN0IF1DA1, 0xD4);              // IF1 Data A 1
           =3 SFR16 (CAN0IF1DA2, 0xD6);              // IF1 Data A 2
           =3 SFR16 (CAN0IF1DB1, 0xDA);              // IF1 Data B 1
           =3 SFR16 (CAN0IF1DB2, 0xDC);              // IF1 Data B 2
           =3 SFR16 (CAN0IF2CR, 0xDE);               // IF2 Command Request
           =3 SFR16 (CAN0IF2CM, 0xE2);               // IF2 Command Mask
           =3 SFR16 (CAN0IF2M1, 0xEA);               // IF2 Mask 1
           =3 SFR16 (CAN0IF2M2, 0xEC);               // IF2 Mask 2
           =3 SFR16 (CAN0IF2A1, 0xEE);               // IF2 Arbitration 1
           =3 SFR16 (CAN0IF2A2, 0xF2);               // IF2 Arbitration 2
           =3 SFR16 (CAN0IF2MC, 0xCE);               // IF2 Message Control
           =3 SFR16 (CAN0IF2DA1, 0xF6);              // IF2 Data A 1
           =3 SFR16 (CAN0IF2DA2, 0xFA);              // IF2 Data A 2
           =3 SFR16 (CAN0IF2DB1, 0xFC);              // IF2 Data B 1
           =3 SFR16 (CAN0IF2DB2, 0xFE);              // IF2 Data B 2
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // LIN0 Indirect Registers
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 #define  LIN0DT1   0x00                // LIN0 Data Byte 1
           =3 #define  LIN0DT2   0x01                // LIN0 Data Byte 2
           =3 #define  LIN0DT3   0x02                // LIN0 Data Byte 3
           =3 #define  LIN0DT4   0x03                // LIN0 Data Byte 4
           =3 #define  LIN0DT5   0x04                // LIN0 Data Byte 5
           =3 #define  LIN0DT6   0x05                // LIN0 Data Byte 6
           =3 #define  LIN0DT7   0x06                // LIN0 Data Byte 7
           =3 #define  LIN0DT8   0x07                // LIN0 Data Byte 8
           =3 #define  LIN0CTRL  0x08                // LIN0 Control
           =3 #define  LIN0ST    0x09                // LIN0 Status
           =3 #define  LIN0ERR   0x0A                // LIN0 Error
           =3 #define  LIN0SIZE  0x0B                // LIN0 Message Size
           =3 #define  LIN0DIV   0x0C                // LIN0 Divider
           =3 #define  LIN0MUL   0x0D                // LIN0 Multiplier
           =3 #define  LIN0ID    0x0E                // LIN0 Identifier
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // Address Definitions for Bit-addressable Registers
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 #define SFR_P0       0x80
           =3 #define SFR_TCON     0x88
           =3 #define SFR_P1       0x90
           =3 #define SFR_SCON0    0x98
           =3 #define SFR_SCON1    0x98
           =3 #define SFR_P2       0xA0
           =3 #define SFR_IE       0xA8
           =3 #define SFR_P3       0xB0
           =3 #define SFR_IP       0xB8
           =3 #define SFR_SMB0CN   0xC0
           =3 #define SFR_TMR2CN   0xC8
           =3 #define SFR_TMR4CN   0xC8
           =3 #define SFR_PSW      0xD0
           =3 #define SFR_PCA0CN   0xD8
           =3 #define SFR_PCA1CN   0xD8
           =3 #define SFR_ACC      0xE0
           =3 #define SFR_ADC0CN   0xE8
           =3 #define SFR_B        0xF0
           =3 #define SFR_SPI0CN   0xF8
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // Bit Definitions
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 41  

           =3 //-----------------------------------------------------------------------------
           =3 
           =3 // TCON 0x88
           =3 SBIT (TF1, SFR_TCON, 7);               // Timer 1 Overflow Flag
           =3 SBIT (TR1, SFR_TCON, 6);               // Timer 1 On/Off Control
           =3 SBIT (TF0, SFR_TCON, 5);               // Timer 0 Overflow Flag
           =3 SBIT (TR0, SFR_TCON, 4);               // Timer 0 On/Off Control
           =3 SBIT (IE1, SFR_TCON, 3);               // Ext. Interrupt 1 Edge Flag
           =3 SBIT (IT1, SFR_TCON, 2);               // Ext. Interrupt 1 Type
           =3 SBIT (IE0, SFR_TCON, 1);               // Ext. Interrupt 0 Edge Flag
           =3 SBIT (IT0, SFR_TCON, 0);               // Ext. Interrupt 0 Type
           =3 
           =3 // SCON0 0x98
           =3 SBIT (OVR0, SFR_SCON0, 7);             // UART0 Receive FIFO Overrun Flag
           =3 SBIT (PERR0, SFR_SCON0, 6);            // UART0 Parity Error Flag
           =3 SBIT (THRE0, SFR_SCON0, 5);            // UART0 Transmit Register Empty Flag
           =3 SBIT (REN0, SFR_SCON0, 4);             // UART0 RX Enable
           =3 SBIT (TBX0, SFR_SCON0, 3);             // UART0 Extra Transmission Bit
           =3 SBIT (RBX0, SFR_SCON0, 2);             // UART0 Extra Receive Bit
           =3 SBIT (TI0, SFR_SCON0, 1);              // UART0 TX Interrupt Flag
           =3 SBIT (RI0, SFR_SCON0, 0);              // UART0 RX Interrupt Flag
           =3 
           =3 // SCON1 0x98
           =3 SBIT (S1MODE, SFR_SCON1, 7);           // UART1 Mode 0
           =3                                        // Bit 6 UNUSED
           =3 SBIT (MCE1, SFR_SCON1, 5);             // UART1 Multiprocessor enable
           =3 SBIT (REN1, SFR_SCON1, 4);             // UART1 RX Enable
           =3 SBIT (TB81, SFR_SCON1, 3);             // UART1 TX Bit 8
           =3 SBIT (RB81, SFR_SCON1, 2);             // UART1 RX Bit 8
           =3 SBIT (TI1, SFR_SCON1, 1);              // UART1 TX Interrupt Flag
           =3 SBIT (RI1, SFR_SCON1, 0);              // UART1 RX Interrupt Flag
           =3 
           =3 // IE 0xA8
           =3 SBIT (EA, SFR_IE, 7);                  // Global Interrupt Enable
           =3 SBIT (ESPI0, SFR_IE, 6);               // SPI0 Interrupt Enable
           =3 SBIT (ET2, SFR_IE, 5);                 // Timer 2 Interrupt Enable
           =3 SBIT (ES0, SFR_IE, 4);                 // UART0 Interrupt Enable
           =3 SBIT (ET1, SFR_IE, 3);                 // Timer 1 Interrupt Enable
           =3 SBIT (EX1, SFR_IE, 2);                 // External Interrupt 1 Enable
           =3 SBIT (ET0, SFR_IE, 1);                 // Timer 0 Interrupt Enable
           =3 SBIT (EX0, SFR_IE, 0);                 // External Interrupt 0 Enable
           =3 
           =3 // IP 0xB8
           =3                                        // Bit 7 unused
           =3 SBIT (PSPI0, SFR_IP, 6);               // SPI0 Interrupt Priority
           =3 SBIT (PT2, SFR_IP, 5);                 // Timer 2 Priority
           =3 SBIT (PS0, SFR_IP, 4);                 // UART0 Priority
           =3 SBIT (PS, SFR_IP, 4);                  // UART0 Priority
           =3 SBIT (PT1, SFR_IP, 3);                 // Timer 1 Priority
           =3 SBIT (PX1, SFR_IP, 2);                 // External Interrupt 1 Priority
           =3 SBIT (PT0, SFR_IP, 1);                 // Timer 0 Priority
           =3 SBIT (PX0, SFR_IP, 0);                 // External Interrupt 0 Priority
           =3 
           =3 // SMB0CN 0xC0
           =3 SBIT (MASTER, SFR_SMB0CN, 7);          // SMBus0 Master/Slave Indicator
           =3 SBIT (TXMODE, SFR_SMB0CN, 6);          // SMBus0 Transmit Mode Indicator
           =3 SBIT (STA, SFR_SMB0CN, 5);             // SMBus0 Start Flag
           =3 SBIT (STO, SFR_SMB0CN, 4);             // SMBus0 Stop Flag
           =3 SBIT (ACKRQ, SFR_SMB0CN, 3);           // SMBus0 Acknowledge Request
           =3 SBIT (ARBLOST, SFR_SMB0CN, 2);         // SMBus0 Arbitration Lost Indicator
           =3 SBIT (ACK, SFR_SMB0CN, 1);             // SMBus0 Acknowledge
           =3 SBIT (SI, SFR_SMB0CN, 0);              // SMBus0 Interrupt Flag
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 42  

           =3 
           =3 // TMR2CN 0xC8
           =3 SBIT (TF2H, SFR_TMR2CN, 7);            // Timer 2 High-Byte Overflow Flag
           =3 SBIT (TF2L, SFR_TMR2CN, 6);            // Timer 2 Low-Byte  Overflow Flag
           =3 SBIT (TF2LEN, SFR_TMR2CN, 5);          // Timer 2 Low-Byte Flag Enable
           =3 SBIT (TF2CEN, SFR_TMR2CN, 4);          // Timer 2 Capture Enable
           =3 SBIT (T2SPLIT, SFR_TMR2CN, 3);         // Timer 2 Split-Mode Enable
           =3 SBIT (TR2, SFR_TMR2CN, 2);             // Timer 2 Run Enable
           =3 SBIT (T2RCLK, SFR_TMR2CN, 1);          // Timer 2 Xclk/Rclk Select
           =3 SBIT (T2XCLK, SFR_TMR2CN, 0);          // Timer 2 Clk/8 Clock Source
           =3 
           =3 // TMR4CN 0xC8
           =3 SBIT (TF4, SFR_TMR4CN, 7);             // Timer 4 Overflow/Underflow Flag
           =3 SBIT (EXF4, SFR_TMR4CN, 6);            // Timer 4 External Flag
           =3                                        // Bit 5 unused
           =3                                        // Bit 4 unused
           =3 SBIT (EXE4, SFR_TMR4CN, 3);            // Timer 4 External Enable
           =3 SBIT (TR4, SFR_TMR4CN, 2);             // Timer 4 Run Enable
           =3 SBIT (CT4, SFR_TMR4CN, 1);             // Timer 4 Counter/Timer Select
           =3 SBIT (CPRL4, SFR_TMR4CN, 0);           // Timer 4 Capture/Reload Select
           =3 
           =3 // PSW 0xD0
           =3 SBIT (CY, SFR_PSW, 7);                 // Carry Flag
           =3 SBIT (AC, SFR_PSW, 6);                 // Auxiliary Carry Flag
           =3 SBIT (F0, SFR_PSW, 5);                 // User Flag 0
           =3 SBIT (RS1, SFR_PSW, 4);                // Register Bank Select 1
           =3 SBIT (RS0, SFR_PSW, 3);                // Register Bank Select 0
           =3 SBIT (OV, SFR_PSW, 2);                 // Overflow Flag
           =3 SBIT (F1, SFR_PSW, 1);                 // User Flag 1
           =3 SBIT (P, SFR_PSW, 0);                  // Accumulator Parity Flag
           =3 
           =3 // PCA0CN 0xD8
           =3 SBIT (CF, SFR_PCA0CN, 7);              // PCA0 Counter Overflow Flag
           =3 SBIT (CR, SFR_PCA0CN, 6);              // PCA0 Counter Run Control Bit
           =3 SBIT (CCF5, SFR_PCA0CN, 5);            // PCA0 Module 5 Interrupt Flag
           =3 SBIT (CCF4, SFR_PCA0CN, 4);            // PCA0 Module 4 Interrupt Flag
           =3 SBIT (CCF3, SFR_PCA0CN, 3);            // PCA0 Module 3 Interrupt Flag
           =3 SBIT (CCF2, SFR_PCA0CN, 2);            // PCA0 Module 2 Interrupt Flag
           =3 SBIT (CCF1, SFR_PCA0CN, 1);            // PCA0 Module 1 Interrupt Flag
           =3 SBIT (CCF0, SFR_PCA0CN, 0);            // PCA0 Module 0 Interrupt Flag
           =3 
           =3 // PCA1CN 0xD8
           =3 SBIT (CF1, SFR_PCA1CN, 7);             // PCA1 Counter Overflow Flag
           =3 SBIT (CR1, SFR_PCA1CN, 6);             // PCA1 Counter Run Control Bit
           =3 SBIT (CCF11, SFR_PCA1CN, 5);           // PCA1 Module 11 Interrupt Flag
           =3 SBIT (CCF10, SFR_PCA1CN, 4);           // PCA1 Module 10 Interrupt Flag
           =3 SBIT (CCF9, SFR_PCA1CN, 3);            // PCA1 Module 9 Interrupt Flag
           =3 SBIT (CCF8, SFR_PCA1CN, 2);            // PCA1 Module 8 Interrupt Flag
           =3 SBIT (CCF7, SFR_PCA1CN, 1);            // PCA1 Module 7 Interrupt Flag
           =3 SBIT (CCF6, SFR_PCA1CN, 0);            // PCA1 Module 6 Interrupt Flag
           =3 
           =3 // ADC0CN 0xE8
           =3 SBIT (AD0EN, SFR_ADC0CN, 7);           // ADC0 Enable
           =3 SBIT (BURSTEN, SFR_ADC0CN, 6);         // ADC0 Burst Enable
           =3 SBIT (AD0INT, SFR_ADC0CN, 5);          // ADC0 EOC Interrupt Flag
           =3 SBIT (AD0BUSY, SFR_ADC0CN, 4);         // ADC0 Busy Flag
           =3 SBIT (AD0WINT, SFR_ADC0CN, 3);         // ADC0 Window Compare Interrupt Flag
           =3 SBIT (AD0LJST, SFR_ADC0CN, 2);         // ADC0 Left Justified
           =3 SBIT (AD0CM1, SFR_ADC0CN, 1);          // ADC0 Start Of Conversion Mode Bit 1
           =3 SBIT (AD0CM0, SFR_ADC0CN, 0);          // ADC0 Start Of Conversion Mode Bit 0
           =3 
           =3 // SPI0CN 0xF8
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 43  

           =3 SBIT (SPIF, SFR_SPI0CN, 7);            // SPI0 Interrupt Flag
           =3 SBIT (WCOL, SFR_SPI0CN, 6);            // SPI0 Write Collision Flag
           =3 SBIT (MODF, SFR_SPI0CN, 5);            // SPI0 Mode Fault Flag
           =3 SBIT (RXOVRN, SFR_SPI0CN, 4);          // SPI0 RX Overrun Flag
           =3 SBIT (NSSMD1, SFR_SPI0CN, 3);          // SPI0 Slave Select Mode 1
           =3 SBIT (NSSMD0, SFR_SPI0CN, 2);          // SPI0 Slave Select Mode 0
           =3 SBIT (TXBMT, SFR_SPI0CN, 1);           // SPI0 TX Buffer Empty Flag
           =3 SBIT (SPIEN, SFR_SPI0CN, 0);           // SPI0 Enable
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // Interrupt Priorities
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 #define INTERRUPT_INT0             0   // External Interrupt 0
           =3 #define INTERRUPT_TIMER0           1   // Timer 0 Overflow
           =3 #define INTERRUPT_INT1             2   // External Interrupt 1
           =3 #define INTERRUPT_TIMER1           3   // Timer 1 Overflow
           =3 #define INTERRUPT_UART0            4   // UART0
           =3 #define INTERRUPT_TIMER2           5   // Timer 2 Overflow
           =3 #define INTERRUPT_SPI0             6   // SPI0
           =3 #define INTERRUPT_SMBUS0           7   // SMBus0 Interface
           =3 #define INTERRUPT_ADC0_WINDOW      8   // ADC0 Window Comparison
           =3 #define INTERRUPT_ADC0_EOC         9   // ADC0 End Of Conversion
           =3 #define INTERRUPT_PCA0            10   // PCA0 Peripheral
           =3 #define INTERRUPT_COMPARATOR0     11   // Comparator 0 Comparison
           =3 #define INTERRUPT_COMPARATOR1     12   // Comparator 1 Comparison
           =3 #define INTERRUPT_TIMER3          13   // Timer 3 Overflow
           =3 #define INTERRUPT_LIN0            14   // LIN Bus Interrupt
           =3 #define INTERRUPT_VREG            15   // Voltage Regulator
           =3 #define INTERRUPT_CAN0            16   // CAN Bus Interrupt
           =3 #define INTERRUPT_PORT_MATCH      17   // Port Match
           =3 #define INTERRUPT_UART1           18   // UART1
           =3 #define INTERRUPT_PCA1            19   // PCA1 Peripheral
           =3 #define INTERRUPT_COMPARATOR2     20   // Comparator 2 Comparison
           =3 #define INTERRUPT_TIMER4          21   // Timer 4 Overflow
           =3 #define INTERRUPT_TIMER5          22   // Timer 5 Overflow
           =3 
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // SFR Page Definitions
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 #define  CONFIG_PAGE       0x0F        // System and Port Configuration Page
           =3 #define  ACTIVE_PAGE       0x00        // Active Use Page
           =3 #define  ACTIVE2_PAGE      0x10        // Active Use Page 2
           =3 #define  CAN0_PAGE         0x0C        // CAN0 Registers
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // SDCC PDATA External Memory Paging Support
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 #if defined SDCC
           =3 
           =3 SFR(_XPAGE, 0xAA); // Point to the EMI0CN register
           =3 
           =3 #endif
           =3 
           =3 //-----------------------------------------------------------------------------
           =3 // Header File PreProcessor Directive
           =3 //-----------------------------------------------------------------------------
           =3 
           =3 #endif                                 // #define C8051F580_DEFS_H
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 44  

 607      =3  
 608      =3  //-----------------------------------------------------------------------------
 609      =3  // End Of File
 610      =3  //-----------------------------------------------------------------------------
   5      =2  #include "rtos_config.h"
   1      =3  #ifndef RTOS_CONFIG_H
           =3 #define RTOS_CONFIG_H
           =3 
           =3 #define MAX_TASK (3U)
           =3 #define SIZE_IDLE_STACK         (256U)
           =3 #define SIZE_TASK_STACK         (512U)
           =3 #define SIZE_SCHED_STACK        (1024U)
           =3 
           =3 #define SRAM_START                      (0x0000U)
           =3 #define SIZE_SRAM                       (8*1024U)
           =3 #define SRAM_END                        (SRAM_START + SIZE_SRAM)
           =3 
           =3 #define TASK_RUNNING_STATE      0
           =3 #define TASK_BLOCKED_STATE      1
           =3 #define TASK_READY_STATE        2 
           =3 
           =3 // Äá»a chá» báº¯t Äáº§u stack ná»i (trong IRAM)
           =3 #define configSTACK_START    0x30
           =3 
           =3 #define INTERRUPT_DISABLE (EA = 0)
           =3 #define INTERRUPT_ENABLE  (EA = 1)
           =3 
           =3 #endif
   6      =2  #include "Task.h"
           =1 #include <stdio.h>
           =1 typedef struct {
           =1     U16 psp_value;                // Stack pointer (XRAM)
           =1     U32 block_count;              // Sá» tick bá» block (náº¿u cÃ³)
           =1     U8 current_state;             // Ready / Blocked / Running
           =1     void (*task_handler)(void);   // Entry function cá»§a task
           =1 } TCB_t;
           =1 
           =1 // U8 create_task(void (*task_handler)(void), U32 stack_size);
           =1 // void port_prepare_stack(U8 *stack_top, void (*handler)(void));
           =1 U8 create_task(void (*task_handler)(void), U32 stack_size) ;
           =1 void port_prepare_stack(U8 **stack_ptr, void (*handler)(void)) ;
           =1 void start_scheduler(void);
           =1 void update_next_task(void) ;
           =1 void portCOPY_STACK_TO_XRAM(void);
           =1 void portCOPY_XRAM_TO_STACK(void);
           =1 void TIMER2_Init (U16 counts);
           =1 #endif /* TASK_H_ */
   6      =2  #ifndef TICK_H_
   6      =2  #define TICK_H_
   6      =2  #include <compiler_defs.h>
   6      =2  #include <C8051F580_defs.h>            // SFR declarations
   6      =2  #include "rtos_config.h"
   6      =2  #include "Task.h"
   7      =2  void TIMER2_Init (U16 counts);
   8      =2  void task_delay(U32 tick_count);
   9      =2  void unblock_task();
  10      =2  void context_switching();
  11      =2  #endif /* TICK_H_ */
   1      =2  /*--------------------------------------------------------------------------
   2      =2  STDIO.H
   3      =2  
   4      =2  Prototypes for standard I/O functions.
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 45  

   5      =2  Copyright (c) 1988-2002 Keil Elektronik GmbH and Keil Software, Inc.
   6      =2  All rights reserved.
   7      =2  --------------------------------------------------------------------------*/
   8      =2  
   9      =2  #ifndef __STDIO_H__
  10      =2  #define __STDIO_H__
  11      =2  
  12      =2  #ifndef EOF
  13      =2   #define EOF -1
  14      =2  #endif
  15      =2  
  16      =2  #ifndef NULL
  17      =2   #define NULL ((void *) 0)
  18      =2  #endif
  19      =2  
  20      =2  #ifndef _SIZE_T
  21      =2   #define _SIZE_T
  22      =2   typedef unsigned int size_t;
  23      =2  #endif
  24      =2  
  25      =2  #pragma SAVE
  26      =2  #pragma REGPARMS
  27      =2  extern char _getkey (void);
  28      =2  extern char getchar (void);
  29      =2  extern char ungetchar (char);
  30      =2  extern char putchar (char);
  31      =2  extern int printf   (const char *, ...);
  32      =2  extern int sprintf  (char *, const char *, ...);
  33      =2  extern int vprintf  (const char *, char *);
  34      =2  extern int vsprintf (char *, const char *, char *);
  35      =2  extern char *gets (char *, int n);
  36      =2  extern int scanf (const char *, ...);
  37      =2  extern int sscanf (char *, const char *, ...);
  38      =2  extern int puts (const char *);
  39      =2  
  40      =2  #pragma RESTORE
  41      =2  
  42      =2  #endif
  43      =2  
   2          
   3          SEG_XDATA TCB_t user_tasks[MAX_TASK];
   4          SEG_XDATA U32 current_task = 0;
   5          
   6          SEG_XDATA  U32 next_stack_addr = (SRAM_END- SIZE_SCHED_STACK);
   7          SEG_XDATA U8 task_count = 0;
   8          SEG_XDATA U32 G_systick = 0 ;
   9          
  10          static SEG_XDATA U8 *pxXRAMStack;
  11          static SEG_DATA  U8 *pxRAMStack;
  12          static SEG_DATA U8 ucStackBytes;
  13          #define SYSCLK      24000000           // SYSCLK frequency in Hz
  14          
  15          
  16          #define COPY_STACK_TO_XRAM()                                                            \
  17          {                                                                                           \
  18              pxXRAMStack = (SEG_XDATA U8 *)user_tasks[current_task].psp_value;                   \
  19              pxRAMStack  = (SEG_DATA U8 *)configSTACK_START;                             \
  20              ucStackBytes = SP - (configSTACK_START - 1);                                    \
  21              *pxXRAMStack = ucStackBytes;                                                    \
  22              while (ucStackBytes) {                                      \
  23                  pxXRAMStack++;                                  \
  24                  *pxXRAMStack = *pxRAMStack;                     \
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 46  

  25                  pxRAMStack++;               \
  26                  ucStackBytes--;                     \
  27              }                                                                                 \
  28          }
  29          #define COPY_XRAM_TO_STACK()                                                            \
  30          {                                                                                           \
  31              pxXRAMStack = (SEG_XDATA U8 *)user_tasks[current_task].psp_value;\
  32              pxRAMStack  = (SEG_DATA U8 *)(configSTACK_START - 1);\
  33              ucStackBytes = *pxXRAMStack++;\
  34              do {\
  35                  pxXRAMStack++;\
  36                  pxRAMStack++;\
  37                  *pxRAMStack = *pxXRAMStack;\
  38                  ucStackBytes--;\
  39              } while (ucStackBytes);\
  40              SP = (U8)(pxRAMStack);\
  41          }
  42          
  43          
  44          U8 create_task(void (*task_handler)(void), U32 stack_size) {
  45   1          SEG_XDATA U8 *stack_top;
  46   1      
  47   1          if (task_count >= MAX_TASK) {return -1;}
  48   1      
  49   1          stack_top = (SEG_XDATA U8 *)(next_stack_addr);
  50   1          port_prepare_stack(&stack_top, task_handler);
  51   1      
  52   1          user_tasks[task_count].psp_value = (U16)(stack_top);
  53   1          user_tasks[task_count].task_handler = task_handler;
  54   1          user_tasks[task_count].block_count = 0;
  55   1          user_tasks[task_count].current_state = TASK_READY_STATE;
  56   1      
  57   1          next_stack_addr -= stack_size;
  58   1          task_count++;
  59   1          return 0;
  60   1      }
  61          
  62          // Chuáº©n FreeRTOS-style
  63          void port_prepare_stack(U8 **stack_ptr, void (*handler)(void)) {
  64   1          SEG_XDATA U8 *sp;
  65   1              
  66   1          //*stack_ptr -= 15;
  67   1          sp = *stack_ptr;
  68   1      
  69   1         // PC (return address for RETI)
  70   1          sp[0] = ((U16)handler) & 0xFF;    // LSB
  71   1          sp[1] = ((U16)handler>>8 )& 0xff;      // MSB
  72   1          sp[2]  = 0x00;  // ACC
  73   1          sp[3]  = 0x00;  // IE
  74   1          sp[4]  = 0x00;  // DPL
  75   1          sp[5]  = 0x00;  // DPH
  76   1          sp[6]  = 0x00;  // B
  77   1          sp[7]  = 0x02;  // R2
  78   1          sp[8]  = 0x03;  // R3
  79   1          sp[9]  = 0x04;  // R4
  80   1          sp[10] = 0x05;  // R5
  81   1          sp[11] = 0x06;  // R6
  82   1          sp[12] = 0x07;  // R7
  83   1          sp[13] = 0x00;  // R0
  84   1          sp[14] = 0x01;  // R1
  85   1          sp[15] = 0x00;  // PSW
  86   1      }
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 47  

  87          
  88          void update_next_task(void) {
  89   1          SEG_XDATA U32 i, next;
  90   1      
  91   1          for (i = 0; i < MAX_TASK; i++) {
  92   2              next = (current_task + i) % MAX_TASK;
  93   2              //if (user_tasks[next].current_state == TASK_READY_STATE) {
  94   2                  current_task = next;
  95   2                //  return;
  96   2              }
  97   1          //}
  98   1         // current_task = 0;  // IDLE
  99   1      }
 100          
 101          
 102          void portCOPY_STACK_TO_XRAM(void) {
 103   1          pxXRAMStack = (SEG_XDATA U8 *)user_tasks[current_task].psp_value;
 104   1          pxRAMStack  = (SEG_DATA U8 *)configSTACK_START;
 105   1      
 106   1          // TÃ­nh toÃ¡n Äá» sÃ¢u stack
 107   1          ucStackBytes = SP - (configSTACK_START - 1);
 108   1      
 109   1          // Ghi kÃ­ch thÆ°á»c stack vÃ o byte Äáº§u tiÃªn trong XRAM
 110   1          *pxXRAMStack = ucStackBytes;
 111   1      
 112   1          // Copy stack tá»« IRAM â XRAM
 113   1          while (ucStackBytes) {
 114   2              pxXRAMStack++;
 115   2              *pxXRAMStack = *pxRAMStack;
 116   2              pxRAMStack++;
 117   2              ucStackBytes--;
 118   2          }
 119   1      }
 120          
 121          
 122          
 123          void portCOPY_XRAM_TO_STACK(void) {
 124   1          pxXRAMStack = (SEG_XDATA U8 *)user_tasks[current_task].psp_value;
 125   1          pxRAMStack  = (SEG_DATA U8 *)(configSTACK_START - 1);
 126   1      
 127   1          // Äá»c sá» byte cáº§n copy
 128   1          ucStackBytes = *pxXRAMStack++;
 129   1      
 130   1          // Copy tá»« XRAM â IRAM
 131   1          do {
 132   2              pxXRAMStack++;
 133   2              pxRAMStack++;
 134   2              *pxRAMStack = *pxXRAMStack;
 135   2              ucStackBytes--;
 136   2          } while (ucStackBytes);
 137   1      
 138   1          SP = (U8)(pxRAMStack);
 139   1      
 140   1          portRESTORE_CONTEXT();
*** WARNING C206 IN LINE 140 OF Task.c: 'portRESTORE_CONTEXT': missing function-prototype
 141   1      }
 142          /*
 143          INTERRUPT(Timer2_ISR, INTERRUPT_TIMER2)
 144          {
 145                  SAVE_CONTEXT();
 146             update_next_task
 147             TF2H = 0; 
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 48  

 148              COPY_XRAM_TO_STACK();
 149          }
 150          */
 151          
 152          void start_scheduler(void) {
 153   1          TIMER2_Init(SYSCLK / 12 / 100); // Init Timer2
 154   1         // SFRPAGE = 0;
 155   1         // current_task = 0; // task d?u tiï¿½n s? du?c ch?y
 156   1              
 157   1          //portCOPY_XRAM_TO_STACK();
 158   1      
 159   1          //portRESTORE_CONTEXT(); // B?t d?u ch?y task d?u tiï¿½n
 160   1      }
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 49  

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION _create_task (BEGIN)
                                           ; SOURCE LINE # 44
0000 7800        R     MOV     R0,#LOW task_handler
0002 EB                MOV     A,R3
0003 F2                MOVX    @R0,A
0004 08                INC     R0
0005 EA                MOV     A,R2
0006 F2                MOVX    @R0,A
0007 08                INC     R0
0008 E9                MOV     A,R1
0009 F2                MOVX    @R0,A
000A 7800        R     MOV     R0,#LOW stack_size
000C 120000      E     LCALL   ?C?LSTPDATA
                                           ; SOURCE LINE # 47
000F 900000      R     MOV     DPTR,#task_count
0012 E0                MOVX    A,@DPTR
0013 FF                MOV     R7,A
0014 EF                MOV     A,R7
0015 C3                CLR     C
0016 9403              SUBB    A,#03H
0018 4003              JC      ?C0001
001A 7FFF              MOV     R7,#0FFH
001C 22                RET     
001D         ?C0001:
                                           ; SOURCE LINE # 49
001D 900000      R     MOV     DPTR,#next_stack_addr
0020 E0                MOVX    A,@DPTR
0021 FC                MOV     R4,A
0022 A3                INC     DPTR
0023 E0                MOVX    A,@DPTR
0024 FD                MOV     R5,A
0025 A3                INC     DPTR
0026 E0                MOVX    A,@DPTR
0027 FE                MOV     R6,A
0028 A3                INC     DPTR
0029 E0                MOVX    A,@DPTR
002A FF                MOV     R7,A
002B C9                XCH     A,R1
002C EF                MOV     A,R7
002D C9                XCH     A,R1
002E CA                XCH     A,R2
002F EE                MOV     A,R6
0030 CA                XCH     A,R2
0031 CB                XCH     A,R3
0032 ED                MOV     A,R5
0033 CB                XCH     A,R3
0034 900000      R     MOV     DPTR,#stack_top
0037 EB                MOV     A,R3
0038 F0                MOVX    @DPTR,A
0039 A3                INC     DPTR
003A EA                MOV     A,R2
003B F0                MOVX    @DPTR,A
003C A3                INC     DPTR
003D E9                MOV     A,R1
003E F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 50
003F 7B01              MOV     R3,#01H
0041 7A00        R     MOV     R2,#HIGH stack_top
0043 7900        R     MOV     R1,#LOW stack_top
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 50  

0045 EB                MOV     A,R3
0046 C0E0              PUSH    ACC
0048 EA                MOV     A,R2
0049 C0E0              PUSH    ACC
004B E9                MOV     A,R1
004C C0E0              PUSH    ACC
004E 7800        R     MOV     R0,#LOW task_handler
0050 E2                MOVX    A,@R0
0051 FB                MOV     R3,A
0052 08                INC     R0
0053 E2                MOVX    A,@R0
0054 FA                MOV     R2,A
0055 08                INC     R0
0056 E2                MOVX    A,@R0
0057 F9                MOV     R1,A
0058 7800        R     MOV     R0,#LOW ?_port_prepare_stack?BYTE+03H
005A EB                MOV     A,R3
005B F2                MOVX    @R0,A
005C 08                INC     R0
005D EA                MOV     A,R2
005E F2                MOVX    @R0,A
005F 08                INC     R0
0060 E9                MOV     A,R1
0061 F2                MOVX    @R0,A
0062 D0E0              POP     ACC
0064 F9                MOV     R1,A
0065 D0E0              POP     ACC
0067 FA                MOV     R2,A
0068 D0E0              POP     ACC
006A FB                MOV     R3,A
006B 120000      R     LCALL   _port_prepare_stack
                                           ; SOURCE LINE # 52
006E 900000      R     MOV     DPTR,#stack_top
0071 E0                MOVX    A,@DPTR
0072 FB                MOV     R3,A
0073 A3                INC     DPTR
0074 E0                MOVX    A,@DPTR
0075 FA                MOV     R2,A
0076 A3                INC     DPTR
0077 E0                MOVX    A,@DPTR
0078 F9                MOV     R1,A
0079 CE                XCH     A,R6
007A EA                MOV     A,R2
007B CE                XCH     A,R6
007C CF                XCH     A,R7
007D E9                MOV     A,R1
007E CF                XCH     A,R7
007F 900000      R     MOV     DPTR,#task_count
0082 E0                MOVX    A,@DPTR
0083 FD                MOV     R5,A
0084 ED                MOV     A,R5
0085 75F00A            MOV     B,#0AH
0088 A4                MUL     AB
0089 2400        R     ADD     A,#LOW user_tasks
008B F582              MOV     DPL,A
008D E4                CLR     A
008E 3400        R     ADDC    A,#HIGH user_tasks
0090 F583              MOV     DPH,A
0092 EE                MOV     A,R6
0093 F0                MOVX    @DPTR,A
0094 A3                INC     DPTR
0095 EF                MOV     A,R7
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 51  

0096 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 53
0097 7800        R     MOV     R0,#LOW task_handler
0099 E2                MOVX    A,@R0
009A FB                MOV     R3,A
009B 08                INC     R0
009C E2                MOVX    A,@R0
009D FA                MOV     R2,A
009E 08                INC     R0
009F E2                MOVX    A,@R0
00A0 F9                MOV     R1,A
00A1 900000      R     MOV     DPTR,#task_count
00A4 E0                MOVX    A,@DPTR
00A5 FF                MOV     R7,A
00A6 EF                MOV     A,R7
00A7 75F00A            MOV     B,#0AH
00AA A4                MUL     AB
00AB 2400        R     ADD     A,#LOW user_tasks+07H
00AD F582              MOV     DPL,A
00AF E4                CLR     A
00B0 3400        R     ADDC    A,#HIGH user_tasks+07H
00B2 F583              MOV     DPH,A
00B4 EB                MOV     A,R3
00B5 F0                MOVX    @DPTR,A
00B6 A3                INC     DPTR
00B7 EA                MOV     A,R2
00B8 F0                MOVX    @DPTR,A
00B9 A3                INC     DPTR
00BA E9                MOV     A,R1
00BB F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 54
00BC 900000      R     MOV     DPTR,#task_count
00BF E0                MOVX    A,@DPTR
00C0 FF                MOV     R7,A
00C1 EF                MOV     A,R7
00C2 75F00A            MOV     B,#0AH
00C5 A4                MUL     AB
00C6 2400        R     ADD     A,#LOW user_tasks+02H
00C8 F582              MOV     DPL,A
00CA E4                CLR     A
00CB 3400        R     ADDC    A,#HIGH user_tasks+02H
00CD F583              MOV     DPH,A
00CF 120000      E     LCALL   ?C?LSTKXDATA
00D2 00                DB      00H
00D3 00                DB      00H
00D4 00                DB      00H
00D5 00                DB      00H
                                           ; SOURCE LINE # 55
00D6 900000      R     MOV     DPTR,#task_count
00D9 E0                MOVX    A,@DPTR
00DA FF                MOV     R7,A
00DB EF                MOV     A,R7
00DC 75F00A            MOV     B,#0AH
00DF A4                MUL     AB
00E0 2400        R     ADD     A,#LOW user_tasks+06H
00E2 F582              MOV     DPL,A
00E4 E4                CLR     A
00E5 3400        R     ADDC    A,#HIGH user_tasks+06H
00E7 F583              MOV     DPH,A
00E9 7402              MOV     A,#02H
00EB F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 57
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 52  

00EC 900000      R     MOV     DPTR,#next_stack_addr
00EF E0                MOVX    A,@DPTR
00F0 FC                MOV     R4,A
00F1 A3                INC     DPTR
00F2 E0                MOVX    A,@DPTR
00F3 FD                MOV     R5,A
00F4 A3                INC     DPTR
00F5 E0                MOVX    A,@DPTR
00F6 FE                MOV     R6,A
00F7 A3                INC     DPTR
00F8 E0                MOVX    A,@DPTR
00F9 FF                MOV     R7,A
00FA 7800        R     MOV     R0,#LOW stack_size
00FC E2                MOVX    A,@R0
00FD FB                MOV     R3,A
00FE 08                INC     R0
00FF E2                MOVX    A,@R0
0100 F9                MOV     R1,A
0101 08                INC     R0
0102 E2                MOVX    A,@R0
0103 FA                MOV     R2,A
0104 08                INC     R0
0105 E2                MOVX    A,@R0
0106 CB                XCH     A,R3
0107 F8                MOV     R0,A
0108 C3                CLR     C
0109 EF                MOV     A,R7
010A 9B                SUBB    A,R3
010B FF                MOV     R7,A
010C EE                MOV     A,R6
010D 9A                SUBB    A,R2
010E FE                MOV     R6,A
010F ED                MOV     A,R5
0110 99                SUBB    A,R1
0111 FD                MOV     R5,A
0112 EC                MOV     A,R4
0113 98                SUBB    A,R0
0114 FC                MOV     R4,A
0115 900000      R     MOV     DPTR,#next_stack_addr
0118 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 58
011B 900000      R     MOV     DPTR,#task_count
011E E0                MOVX    A,@DPTR
011F 04                INC     A
0120 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 59
0121 7F00              MOV     R7,#00H
                                           ; SOURCE LINE # 60
0123         ?C0002:
0123 22                RET     
             ; FUNCTION _create_task (END)

             ; FUNCTION _port_prepare_stack (BEGIN)
                                           ; SOURCE LINE # 63
0000 7800        R     MOV     R0,#LOW stack_ptr
0002 EB                MOV     A,R3
0003 F2                MOVX    @R0,A
0004 08                INC     R0
0005 EA                MOV     A,R2
0006 F2                MOVX    @R0,A
0007 08                INC     R0
0008 E9                MOV     A,R1
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 53  

0009 F2                MOVX    @R0,A
                                           ; SOURCE LINE # 67
000A 7800        R     MOV     R0,#LOW stack_ptr
000C E2                MOVX    A,@R0
000D FB                MOV     R3,A
000E 08                INC     R0
000F E2                MOVX    A,@R0
0010 FA                MOV     R2,A
0011 08                INC     R0
0012 E2                MOVX    A,@R0
0013 F9                MOV     R1,A
0014 120000      E     LCALL   ?C?PLDPTR
0017 900000      R     MOV     DPTR,#sp
001A EB                MOV     A,R3
001B F0                MOVX    @DPTR,A
001C A3                INC     DPTR
001D EA                MOV     A,R2
001E F0                MOVX    @DPTR,A
001F A3                INC     DPTR
0020 E9                MOV     A,R1
0021 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 70
0022 7800        R     MOV     R0,#LOW handler
0024 E2                MOVX    A,@R0
0025 FB                MOV     R3,A
0026 08                INC     R0
0027 E2                MOVX    A,@R0
0028 FA                MOV     R2,A
0029 08                INC     R0
002A E2                MOVX    A,@R0
002B F9                MOV     R1,A
002C CF                XCH     A,R7
002D E9                MOV     A,R1
002E CF                XCH     A,R7
002F EF                MOV     A,R7
0030 54FF              ANL     A,#0FFH
0032 FF                MOV     R7,A
0033 900000      R     MOV     DPTR,#sp
0036 E0                MOVX    A,@DPTR
0037 FB                MOV     R3,A
0038 A3                INC     DPTR
0039 E0                MOVX    A,@DPTR
003A FA                MOV     R2,A
003B A3                INC     DPTR
003C E0                MOVX    A,@DPTR
003D F9                MOV     R1,A
003E EF                MOV     A,R7
003F 120000      E     LCALL   ?C?CSTPTR
                                           ; SOURCE LINE # 71
0042 7800        R     MOV     R0,#LOW handler
0044 E2                MOVX    A,@R0
0045 FB                MOV     R3,A
0046 08                INC     R0
0047 E2                MOVX    A,@R0
0048 FA                MOV     R2,A
0049 08                INC     R0
004A E2                MOVX    A,@R0
004B F9                MOV     R1,A
004C CE                XCH     A,R6
004D EA                MOV     A,R2
004E CE                XCH     A,R6
004F CF                XCH     A,R7
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 54  

0050 E9                MOV     A,R1
0051 CF                XCH     A,R7
0052 EE                MOV     A,R6
0053 FF                MOV     R7,A
0054 7E00              MOV     R6,#00H
0056 EF                MOV     A,R7
0057 54FF              ANL     A,#0FFH
0059 FF                MOV     R7,A
005A 900000      R     MOV     DPTR,#sp
005D E0                MOVX    A,@DPTR
005E FB                MOV     R3,A
005F A3                INC     DPTR
0060 E0                MOVX    A,@DPTR
0061 FA                MOV     R2,A
0062 A3                INC     DPTR
0063 E0                MOVX    A,@DPTR
0064 F9                MOV     R1,A
0065 758201            MOV     DPL,#01H
0068 758300            MOV     DPH,#00H
006B EF                MOV     A,R7
006C 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 72
006F 900000      R     MOV     DPTR,#sp
0072 E0                MOVX    A,@DPTR
0073 FB                MOV     R3,A
0074 A3                INC     DPTR
0075 E0                MOVX    A,@DPTR
0076 FA                MOV     R2,A
0077 A3                INC     DPTR
0078 E0                MOVX    A,@DPTR
0079 F9                MOV     R1,A
007A 758202            MOV     DPL,#02H
007D 758300            MOV     DPH,#00H
0080 E4                CLR     A
0081 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 73
0084 900000      R     MOV     DPTR,#sp
0087 E0                MOVX    A,@DPTR
0088 FB                MOV     R3,A
0089 A3                INC     DPTR
008A E0                MOVX    A,@DPTR
008B FA                MOV     R2,A
008C A3                INC     DPTR
008D E0                MOVX    A,@DPTR
008E F9                MOV     R1,A
008F 758203            MOV     DPL,#03H
0092 758300            MOV     DPH,#00H
0095 E4                CLR     A
0096 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 74
0099 900000      R     MOV     DPTR,#sp
009C E0                MOVX    A,@DPTR
009D FB                MOV     R3,A
009E A3                INC     DPTR
009F E0                MOVX    A,@DPTR
00A0 FA                MOV     R2,A
00A1 A3                INC     DPTR
00A2 E0                MOVX    A,@DPTR
00A3 F9                MOV     R1,A
00A4 758204            MOV     DPL,#04H
00A7 758300            MOV     DPH,#00H
00AA E4                CLR     A
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 55  

00AB 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 75
00AE 900000      R     MOV     DPTR,#sp
00B1 E0                MOVX    A,@DPTR
00B2 FB                MOV     R3,A
00B3 A3                INC     DPTR
00B4 E0                MOVX    A,@DPTR
00B5 FA                MOV     R2,A
00B6 A3                INC     DPTR
00B7 E0                MOVX    A,@DPTR
00B8 F9                MOV     R1,A
00B9 758205            MOV     DPL,#05H
00BC 758300            MOV     DPH,#00H
00BF E4                CLR     A
00C0 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 76
00C3 900000      R     MOV     DPTR,#sp
00C6 E0                MOVX    A,@DPTR
00C7 FB                MOV     R3,A
00C8 A3                INC     DPTR
00C9 E0                MOVX    A,@DPTR
00CA FA                MOV     R2,A
00CB A3                INC     DPTR
00CC E0                MOVX    A,@DPTR
00CD F9                MOV     R1,A
00CE 758206            MOV     DPL,#06H
00D1 758300            MOV     DPH,#00H
00D4 E4                CLR     A
00D5 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 77
00D8 900000      R     MOV     DPTR,#sp
00DB E0                MOVX    A,@DPTR
00DC FB                MOV     R3,A
00DD A3                INC     DPTR
00DE E0                MOVX    A,@DPTR
00DF FA                MOV     R2,A
00E0 A3                INC     DPTR
00E1 E0                MOVX    A,@DPTR
00E2 F9                MOV     R1,A
00E3 758207            MOV     DPL,#07H
00E6 758300            MOV     DPH,#00H
00E9 7402              MOV     A,#02H
00EB 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 78
00EE 900000      R     MOV     DPTR,#sp
00F1 E0                MOVX    A,@DPTR
00F2 FB                MOV     R3,A
00F3 A3                INC     DPTR
00F4 E0                MOVX    A,@DPTR
00F5 FA                MOV     R2,A
00F6 A3                INC     DPTR
00F7 E0                MOVX    A,@DPTR
00F8 F9                MOV     R1,A
00F9 758208            MOV     DPL,#08H
00FC 758300            MOV     DPH,#00H
00FF 7403              MOV     A,#03H
0101 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 79
0104 900000      R     MOV     DPTR,#sp
0107 E0                MOVX    A,@DPTR
0108 FB                MOV     R3,A
0109 A3                INC     DPTR
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 56  

010A E0                MOVX    A,@DPTR
010B FA                MOV     R2,A
010C A3                INC     DPTR
010D E0                MOVX    A,@DPTR
010E F9                MOV     R1,A
010F 758209            MOV     DPL,#09H
0112 758300            MOV     DPH,#00H
0115 7404              MOV     A,#04H
0117 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 80
011A 900000      R     MOV     DPTR,#sp
011D E0                MOVX    A,@DPTR
011E FB                MOV     R3,A
011F A3                INC     DPTR
0120 E0                MOVX    A,@DPTR
0121 FA                MOV     R2,A
0122 A3                INC     DPTR
0123 E0                MOVX    A,@DPTR
0124 F9                MOV     R1,A
0125 75820A            MOV     DPL,#0AH
0128 758300            MOV     DPH,#00H
012B 7405              MOV     A,#05H
012D 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 81
0130 900000      R     MOV     DPTR,#sp
0133 E0                MOVX    A,@DPTR
0134 FB                MOV     R3,A
0135 A3                INC     DPTR
0136 E0                MOVX    A,@DPTR
0137 FA                MOV     R2,A
0138 A3                INC     DPTR
0139 E0                MOVX    A,@DPTR
013A F9                MOV     R1,A
013B 75820B            MOV     DPL,#0BH
013E 758300            MOV     DPH,#00H
0141 7406              MOV     A,#06H
0143 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 82
0146 900000      R     MOV     DPTR,#sp
0149 E0                MOVX    A,@DPTR
014A FB                MOV     R3,A
014B A3                INC     DPTR
014C E0                MOVX    A,@DPTR
014D FA                MOV     R2,A
014E A3                INC     DPTR
014F E0                MOVX    A,@DPTR
0150 F9                MOV     R1,A
0151 75820C            MOV     DPL,#0CH
0154 758300            MOV     DPH,#00H
0157 7407              MOV     A,#07H
0159 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 83
015C 900000      R     MOV     DPTR,#sp
015F E0                MOVX    A,@DPTR
0160 FB                MOV     R3,A
0161 A3                INC     DPTR
0162 E0                MOVX    A,@DPTR
0163 FA                MOV     R2,A
0164 A3                INC     DPTR
0165 E0                MOVX    A,@DPTR
0166 F9                MOV     R1,A
0167 75820D            MOV     DPL,#0DH
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 57  

016A 758300            MOV     DPH,#00H
016D E4                CLR     A
016E 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 84
0171 900000      R     MOV     DPTR,#sp
0174 E0                MOVX    A,@DPTR
0175 FB                MOV     R3,A
0176 A3                INC     DPTR
0177 E0                MOVX    A,@DPTR
0178 FA                MOV     R2,A
0179 A3                INC     DPTR
017A E0                MOVX    A,@DPTR
017B F9                MOV     R1,A
017C 75820E            MOV     DPL,#0EH
017F 758300            MOV     DPH,#00H
0182 7401              MOV     A,#01H
0184 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 85
0187 900000      R     MOV     DPTR,#sp
018A E0                MOVX    A,@DPTR
018B FB                MOV     R3,A
018C A3                INC     DPTR
018D E0                MOVX    A,@DPTR
018E FA                MOV     R2,A
018F A3                INC     DPTR
0190 E0                MOVX    A,@DPTR
0191 F9                MOV     R1,A
0192 75820F            MOV     DPL,#0FH
0195 758300            MOV     DPH,#00H
0198 E4                CLR     A
0199 120000      E     LCALL   ?C?CSTOPTR
                                           ; SOURCE LINE # 86
019C         ?C0003:
019C 22                RET     
             ; FUNCTION _port_prepare_stack (END)

             ; FUNCTION update_next_task (BEGIN)
                                           ; SOURCE LINE # 88
                                           ; SOURCE LINE # 91
0000 900000      R     MOV     DPTR,#i
0003 120000      E     LCALL   ?C?LSTKXDATA
0006 00                DB      00H
0007 00                DB      00H
0008 00                DB      00H
0009 00                DB      00H
000A         ?C0004:
000A 7F03              MOV     R7,#03H
000C 7E00              MOV     R6,#00H
000E 7D00              MOV     R5,#00H
0010 7C00              MOV     R4,#00H
0012 900000      R     MOV     DPTR,#i
0015 E0                MOVX    A,@DPTR
0016 F8                MOV     R0,A
0017 A3                INC     DPTR
0018 E0                MOVX    A,@DPTR
0019 F9                MOV     R1,A
001A A3                INC     DPTR
001B E0                MOVX    A,@DPTR
001C FA                MOV     R2,A
001D A3                INC     DPTR
001E E0                MOVX    A,@DPTR
001F FB                MOV     R3,A
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 58  

0020 C3                CLR     C
0021 120000      E     LCALL   ?C?ULCMP
0024 4003              JC      $ + 5H
0026 020000      R     LJMP    ?C0007
                                           ; SOURCE LINE # 92
0029 900000      R     MOV     DPTR,#i
002C E0                MOVX    A,@DPTR
002D FC                MOV     R4,A
002E A3                INC     DPTR
002F E0                MOVX    A,@DPTR
0030 FD                MOV     R5,A
0031 A3                INC     DPTR
0032 E0                MOVX    A,@DPTR
0033 FE                MOV     R6,A
0034 A3                INC     DPTR
0035 E0                MOVX    A,@DPTR
0036 FF                MOV     R7,A
0037 900000      R     MOV     DPTR,#current_task
003A E0                MOVX    A,@DPTR
003B F8                MOV     R0,A
003C A3                INC     DPTR
003D E0                MOVX    A,@DPTR
003E F9                MOV     R1,A
003F A3                INC     DPTR
0040 E0                MOVX    A,@DPTR
0041 FA                MOV     R2,A
0042 A3                INC     DPTR
0043 E0                MOVX    A,@DPTR
0044 FB                MOV     R3,A
0045 EB                MOV     A,R3
0046 2F                ADD     A,R7
0047 FF                MOV     R7,A
0048 EA                MOV     A,R2
0049 3E                ADDC    A,R6
004A FE                MOV     R6,A
004B E9                MOV     A,R1
004C 3D                ADDC    A,R5
004D FD                MOV     R5,A
004E E8                MOV     A,R0
004F 3C                ADDC    A,R4
0050 FC                MOV     R4,A
0051 7B03              MOV     R3,#03H
0053 7A00              MOV     R2,#00H
0055 7900              MOV     R1,#00H
0057 7800              MOV     R0,#00H
0059 120000      E     LCALL   ?C?ULDIV
005C CC                XCH     A,R4
005D E8                MOV     A,R0
005E CC                XCH     A,R4
005F CD                XCH     A,R5
0060 E9                MOV     A,R1
0061 CD                XCH     A,R5
0062 CE                XCH     A,R6
0063 EA                MOV     A,R2
0064 CE                XCH     A,R6
0065 CF                XCH     A,R7
0066 EB                MOV     A,R3
0067 CF                XCH     A,R7
0068 900000      R     MOV     DPTR,#next
006B 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 94
006E 900000      R     MOV     DPTR,#next
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 59  

0071 E0                MOVX    A,@DPTR
0072 FC                MOV     R4,A
0073 A3                INC     DPTR
0074 E0                MOVX    A,@DPTR
0075 FD                MOV     R5,A
0076 A3                INC     DPTR
0077 E0                MOVX    A,@DPTR
0078 FE                MOV     R6,A
0079 A3                INC     DPTR
007A E0                MOVX    A,@DPTR
007B FF                MOV     R7,A
007C 900000      R     MOV     DPTR,#current_task
007F 120000      E     LCALL   ?C?LSTXDATA
                                           ; SOURCE LINE # 96
0082         ?C0006:
0082 900000      R     MOV     DPTR,#i
0085 E0                MOVX    A,@DPTR
0086 FC                MOV     R4,A
0087 A3                INC     DPTR
0088 E0                MOVX    A,@DPTR
0089 FD                MOV     R5,A
008A A3                INC     DPTR
008B E0                MOVX    A,@DPTR
008C FE                MOV     R6,A
008D A3                INC     DPTR
008E E0                MOVX    A,@DPTR
008F FF                MOV     R7,A
0090 7B01              MOV     R3,#01H
0092 7A00              MOV     R2,#00H
0094 7900              MOV     R1,#00H
0096 7800              MOV     R0,#00H
0098 EF                MOV     A,R7
0099 2B                ADD     A,R3
009A FF                MOV     R7,A
009B EE                MOV     A,R6
009C 3A                ADDC    A,R2
009D FE                MOV     R6,A
009E ED                MOV     A,R5
009F 39                ADDC    A,R1
00A0 FD                MOV     R5,A
00A1 EC                MOV     A,R4
00A2 38                ADDC    A,R0
00A3 FC                MOV     R4,A
00A4 900000      R     MOV     DPTR,#i
00A7 120000      E     LCALL   ?C?LSTXDATA
00AA 020000      R     LJMP    ?C0004
00AD         ?C0005:
                                           ; SOURCE LINE # 99
00AD         ?C0007:
00AD 22                RET     
             ; FUNCTION update_next_task (END)

             ; FUNCTION portCOPY_STACK_TO_XRAM (BEGIN)
                                           ; SOURCE LINE # 102
                                           ; SOURCE LINE # 103
0000 900000      R     MOV     DPTR,#current_task
0003 E0                MOVX    A,@DPTR
0004 FC                MOV     R4,A
0005 A3                INC     DPTR
0006 E0                MOVX    A,@DPTR
0007 FD                MOV     R5,A
0008 A3                INC     DPTR
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 60  

0009 E0                MOVX    A,@DPTR
000A FE                MOV     R6,A
000B A3                INC     DPTR
000C E0                MOVX    A,@DPTR
000D FF                MOV     R7,A
000E 900000      R     MOV     DPTR,#user_tasks
0011 75F00A            MOV     B,#0AH
0014 EF                MOV     A,R7
0015 120000      E     LCALL   ?C?OFFXADD
0018 EE                MOV     A,R6
0019 75F00A            MOV     B,#0AH
001C A4                MUL     AB
001D 2583              ADD     A,DPH
001F F583              MOV     DPH,A
0021 E0                MOVX    A,@DPTR
0022 FE                MOV     R6,A
0023 A3                INC     DPTR
0024 E0                MOVX    A,@DPTR
0025 FF                MOV     R7,A
0026 CA                XCH     A,R2
0027 EE                MOV     A,R6
0028 CA                XCH     A,R2
0029 C9                XCH     A,R1
002A EF                MOV     A,R7
002B C9                XCH     A,R1
002C 7B00              MOV     R3,#00H
002E 900000      R     MOV     DPTR,#pxXRAMStack
0031 EB                MOV     A,R3
0032 F0                MOVX    @DPTR,A
0033 A3                INC     DPTR
0034 EA                MOV     A,R2
0035 F0                MOVX    @DPTR,A
0036 A3                INC     DPTR
0037 E9                MOV     A,R1
0038 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 104
0039 7B00              MOV     R3,#00H
003B 7A00              MOV     R2,#00H
003D 7930              MOV     R1,#030H
003F 8B00        R     MOV     pxRAMStack,R3
0041 8A00        R     MOV     pxRAMStack+01H,R2
0043 8900        R     MOV     pxRAMStack+02H,R1
                                           ; SOURCE LINE # 107
0045 E581              MOV     A,SP
0047 24D1              ADD     A,#0D1H
0049 F500        R     MOV     ucStackBytes,A
                                           ; SOURCE LINE # 110
004B 900000      R     MOV     DPTR,#pxXRAMStack
004E E0                MOVX    A,@DPTR
004F FB                MOV     R3,A
0050 A3                INC     DPTR
0051 E0                MOVX    A,@DPTR
0052 FA                MOV     R2,A
0053 A3                INC     DPTR
0054 E0                MOVX    A,@DPTR
0055 F9                MOV     R1,A
0056 E500        R     MOV     A,ucStackBytes
0058 120000      E     LCALL   ?C?CSTPTR
005B         ?C0008:
                                           ; SOURCE LINE # 113
005B E500        R     MOV     A,ucStackBytes
005D 6032              JZ      ?C0010
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 61  

                                           ; SOURCE LINE # 114
005F 900000      R     MOV     DPTR,#pxXRAMStack+01H
0062 E4                CLR     A
0063 75F001            MOV     B,#01H
0066 120000      E     LCALL   ?C?IILDX
                                           ; SOURCE LINE # 115
0069 AB00        R     MOV     R3,pxRAMStack
006B AA00        R     MOV     R2,pxRAMStack+01H
006D A900        R     MOV     R1,pxRAMStack+02H
006F 120000      E     LCALL   ?C?CLDPTR
0072 FF                MOV     R7,A
0073 900000      R     MOV     DPTR,#pxXRAMStack
0076 E0                MOVX    A,@DPTR
0077 FB                MOV     R3,A
0078 A3                INC     DPTR
0079 E0                MOVX    A,@DPTR
007A FA                MOV     R2,A
007B A3                INC     DPTR
007C E0                MOVX    A,@DPTR
007D F9                MOV     R1,A
007E EF                MOV     A,R7
007F 120000      E     LCALL   ?C?CSTPTR
                                           ; SOURCE LINE # 116
0082 7401              MOV     A,#01H
0084 2500        R     ADD     A,pxRAMStack+02H
0086 F500        R     MOV     pxRAMStack+02H,A
0088 E4                CLR     A
0089 3500        R     ADDC    A,pxRAMStack+01H
008B F500        R     MOV     pxRAMStack+01H,A
                                           ; SOURCE LINE # 117
008D 1500        R     DEC     ucStackBytes
                                           ; SOURCE LINE # 118
008F 80CA              SJMP    ?C0008
0091         ?C0009:
                                           ; SOURCE LINE # 119
0091         ?C0010:
0091 22                RET     
             ; FUNCTION portCOPY_STACK_TO_XRAM (END)

             ; FUNCTION portCOPY_XRAM_TO_STACK (BEGIN)
                                           ; SOURCE LINE # 123
                                           ; SOURCE LINE # 124
0000 900000      R     MOV     DPTR,#current_task
0003 E0                MOVX    A,@DPTR
0004 FC                MOV     R4,A
0005 A3                INC     DPTR
0006 E0                MOVX    A,@DPTR
0007 FD                MOV     R5,A
0008 A3                INC     DPTR
0009 E0                MOVX    A,@DPTR
000A FE                MOV     R6,A
000B A3                INC     DPTR
000C E0                MOVX    A,@DPTR
000D FF                MOV     R7,A
000E 900000      R     MOV     DPTR,#user_tasks
0011 75F00A            MOV     B,#0AH
0014 EF                MOV     A,R7
0015 120000      E     LCALL   ?C?OFFXADD
0018 EE                MOV     A,R6
0019 75F00A            MOV     B,#0AH
001C A4                MUL     AB
001D 2583              ADD     A,DPH
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 62  

001F F583              MOV     DPH,A
0021 E0                MOVX    A,@DPTR
0022 FE                MOV     R6,A
0023 A3                INC     DPTR
0024 E0                MOVX    A,@DPTR
0025 FF                MOV     R7,A
0026 CA                XCH     A,R2
0027 EE                MOV     A,R6
0028 CA                XCH     A,R2
0029 C9                XCH     A,R1
002A EF                MOV     A,R7
002B C9                XCH     A,R1
002C 7B00              MOV     R3,#00H
002E 900000      R     MOV     DPTR,#pxXRAMStack
0031 EB                MOV     A,R3
0032 F0                MOVX    @DPTR,A
0033 A3                INC     DPTR
0034 EA                MOV     A,R2
0035 F0                MOVX    @DPTR,A
0036 A3                INC     DPTR
0037 E9                MOV     A,R1
0038 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 125
0039 7B00              MOV     R3,#00H
003B 7A00              MOV     R2,#00H
003D 792F              MOV     R1,#02FH
003F 8B00        R     MOV     pxRAMStack,R3
0041 8A00        R     MOV     pxRAMStack+01H,R2
0043 8900        R     MOV     pxRAMStack+02H,R1
                                           ; SOURCE LINE # 128
0045 900000      R     MOV     DPTR,#pxXRAMStack
0048 E0                MOVX    A,@DPTR
0049 FB                MOV     R3,A
004A A3                INC     DPTR
004B E4                CLR     A
004C 75F001            MOV     B,#01H
004F 120000      E     LCALL   ?C?ILDIX
0052 A9F0              MOV     R1,B
0054 FA                MOV     R2,A
0055 120000      E     LCALL   ?C?CLDPTR
0058 FF                MOV     R7,A
0059 8F00        R     MOV     ucStackBytes,R7
005B         ?C0013:
                                           ; SOURCE LINE # 131
                                           ; SOURCE LINE # 132
005B 900000      R     MOV     DPTR,#pxXRAMStack+01H
005E E4                CLR     A
005F 75F001            MOV     B,#01H
0062 120000      E     LCALL   ?C?IILDX
                                           ; SOURCE LINE # 133
0065 7401              MOV     A,#01H
0067 2500        R     ADD     A,pxRAMStack+02H
0069 F500        R     MOV     pxRAMStack+02H,A
006B E4                CLR     A
006C 3500        R     ADDC    A,pxRAMStack+01H
006E F500        R     MOV     pxRAMStack+01H,A
                                           ; SOURCE LINE # 134
0070 900000      R     MOV     DPTR,#pxXRAMStack
0073 E0                MOVX    A,@DPTR
0074 FB                MOV     R3,A
0075 A3                INC     DPTR
0076 E0                MOVX    A,@DPTR
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 63  

0077 FA                MOV     R2,A
0078 A3                INC     DPTR
0079 E0                MOVX    A,@DPTR
007A F9                MOV     R1,A
007B 120000      E     LCALL   ?C?CLDPTR
007E FF                MOV     R7,A
007F AB00        R     MOV     R3,pxRAMStack
0081 AA00        R     MOV     R2,pxRAMStack+01H
0083 A900        R     MOV     R1,pxRAMStack+02H
0085 EF                MOV     A,R7
0086 120000      E     LCALL   ?C?CSTPTR
                                           ; SOURCE LINE # 135
0089 1500        R     DEC     ucStackBytes
                                           ; SOURCE LINE # 136
008B         ?C0011:
008B E500        R     MOV     A,ucStackBytes
008D 70CC              JNZ     ?C0013
008F         ?C0012:
                                           ; SOURCE LINE # 138
008F AB00        R     MOV     R3,pxRAMStack
0091 AA00        R     MOV     R2,pxRAMStack+01H
0093 A900        R     MOV     R1,pxRAMStack+02H
0095 CF                XCH     A,R7
0096 E9                MOV     A,R1
0097 CF                XCH     A,R7
0098 8F81              MOV     SP,R7
                                           ; SOURCE LINE # 140
009A 120000      E     LCALL   portRESTORE_CONTEXT
                                           ; SOURCE LINE # 141
009D         ?C0014:
009D 22                RET     
             ; FUNCTION portCOPY_XRAM_TO_STACK (END)

             ; FUNCTION start_scheduler (BEGIN)
                                           ; SOURCE LINE # 152
                                           ; SOURCE LINE # 153
0000 7F20              MOV     R7,#020H
0002 7E4E              MOV     R6,#04EH
0004 120000      E     LCALL   _TIMER2_Init
                                           ; SOURCE LINE # 160
0007         ?C0015:
0007 22                RET     
             ; FUNCTION start_scheduler (END)

C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 64  

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


U8 . . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_CHAR   -----  1
U16. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
U32. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_LONG   -----  4
S8 . . . . . . . . . . . . . . . . . .  TYPEDEF  -----  CHAR     -----  1
S16. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  INT      -----  2
S32. . . . . . . . . . . . . . . . . .  TYPEDEF  -----  LONG     -----  4
UU16 . . . . . . . . . . . . . . . . .  * TAG *  -----  UNION    -----  2
  U16. . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  S16. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0000H  2
  U8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
  S8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
UU16 . . . . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  2
  U16. . . . . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  S16. . . . . . . . . . . . . . . . .  MEMBER   -----  INT      0000H  2
  U8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
  S8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  2
UU32 . . . . . . . . . . . . . . . . .  * TAG *  -----  UNION    -----  4
  U32. . . . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
  S32. . . . . . . . . . . . . . . . .  MEMBER   -----  LONG     0000H  4
  UU16 . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  U16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  S16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  U8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  S8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
UU32 . . . . . . . . . . . . . . . . .  TYPEDEF  -----  UNION    -----  4
  U32. . . . . . . . . . . . . . . . .  MEMBER   -----  U_LONG   0000H  4
  S32. . . . . . . . . . . . . . . . .  MEMBER   -----  LONG     0000H  4
  UU16 . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  U16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  S16. . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  U8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
  S8 . . . . . . . . . . . . . . . . .  MEMBER   -----  ARRAY    0000H  4
SP . . . . . . . . . . . . . . . . . .  SFR      DATA   U_CHAR   0081H  1
_TIMER2_Init . . . . . . . . . . . . .  EXTERN   CODE   PROC     -----  -----
size_t . . . . . . . . . . . . . . . .  TYPEDEF  -----  U_INT    -----  2
TCB_t. . . . . . . . . . . . . . . . .  TYPEDEF  -----  STRUCT   -----  10
  psp_value. . . . . . . . . . . . . .  MEMBER   -----  U_INT    0000H  2
  block_count. . . . . . . . . . . . .  MEMBER   -----  U_LONG   0002H  4
  current_state. . . . . . . . . . . .  MEMBER   -----  U_CHAR   0006H  1
  task_handler . . . . . . . . . . . .  MEMBER   -----  PTR      0007H  3
_create_task . . . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  task_handler . . . . . . . . . . . .  AUTO     PDATA  PTR      0000H  3
  stack_size . . . . . . . . . . . . .  AUTO     PDATA  U_LONG   0003H  4
  stack_top. . . . . . . . . . . . . .  STATIC   XDATA  PTR      0000H  3
_port_prepare_stack. . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  stack_ptr. . . . . . . . . . . . . .  AUTO     PDATA  PTR      0000H  3
  handler. . . . . . . . . . . . . . .  AUTO     PDATA  PTR      0003H  3
  sp . . . . . . . . . . . . . . . . .  STATIC   XDATA  PTR      0003H  3
start_scheduler. . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
update_next_task . . . . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
  i. . . . . . . . . . . . . . . . . .  STATIC   XDATA  U_LONG   0006H  4
  next . . . . . . . . . . . . . . . .  STATIC   XDATA  U_LONG   000AH  4
portCOPY_STACK_TO_XRAM . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
portCOPY_XRAM_TO_STACK . . . . . . . .  PUBLIC   CODE   PROC     0000H  -----
user_tasks . . . . . . . . . . . . . .  PUBLIC   XDATA  ARRAY    000EH  30
current_task . . . . . . . . . . . . .  PUBLIC   XDATA  U_LONG   002CH  4
next_stack_addr. . . . . . . . . . . .  PUBLIC   XDATA  U_LONG   0030H  4
C51 COMPILER V9.51   TASK                                                                  04/22/2025 15:08:47 PAGE 65  

NAME                                    CLASS   MSPACE  TYPE    OFFSET  SIZE
====                                    =====   ======  ====    ======  ====


task_count . . . . . . . . . . . . . .  PUBLIC   XDATA  U_CHAR   0034H  1
G_systick. . . . . . . . . . . . . . .  PUBLIC   XDATA  U_LONG   0035H  4
pxXRAMStack. . . . . . . . . . . . . .  STATIC   XDATA  PTR      0039H  3
pxRAMStack . . . . . . . . . . . . . .  STATIC   DATA   PTR      0000H  3
ucStackBytes . . . . . . . . . . . . .  STATIC   DATA   U_CHAR   0003H  1
portRESTORE_CONTEXT. . . . . . . . . .  EXTERN   CODE   PROC     -----  -----


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   1191    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =     60    ----
   PDATA SIZE       =     13    ----
   DATA SIZE        =      4    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  1 WARNING(S),  0 ERROR(S)
