INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 11:34:20 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.446ns  (required time - arrival time)
  Source:                 oehb10/data_reg_reg[8]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mux5/tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 0.736ns (17.782%)  route 3.403ns (82.218%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 4.510 - 4.000 ) 
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=709, unset)          0.537     0.537    oehb10/clk
                         FDPE                                         r  oehb10/data_reg_reg[8]_inv/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.175     0.712 r  oehb10/data_reg_reg[8]_inv/Q
                         net (fo=1, unplaced)         0.668     1.380    cmpi3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.303     1.683 r  cmpi3/dataOutArray[0]0_carry/CO[3]
                         net (fo=16, unplaced)        0.682     2.365    control_merge4/oehb1/O127[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.408 f  control_merge4/oehb1/data_reg[7]_i_3/O
                         net (fo=21, unplaced)        0.331     2.739    control_merge5/oehb1/data_reg_reg[0]_2
                         LUT5 (Prop_lut5_I1_O)        0.043     2.782 r  control_merge5/oehb1/Memory_reg_0_3_0_0_i_1__0/O
                         net (fo=23, unplaced)        0.470     3.252    control_merge5/oehb1/data_reg_reg[0]_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.295 r  control_merge5/oehb1/reg_value_i_3__0/O
                         net (fo=2, unplaced)         0.281     3.576    fork3/generateBlocks[1].regblock/full_reg_i_4__0_0
                         LUT4 (Prop_lut4_I2_O)        0.043     3.619 r  fork3/generateBlocks[1].regblock/full_reg_i_5/O
                         net (fo=1, unplaced)         0.359     3.978    fork3/generateBlocks[1].regblock/full_reg_i_5_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     4.021 r  fork3/generateBlocks[1].regblock/full_reg_i_4__0/O
                         net (fo=6, unplaced)         0.302     4.323    control_merge5/oehb1/data_reg_reg[0]_6
                         LUT6 (Prop_lut6_I5_O)        0.043     4.366 r  control_merge5/oehb1/data_reg[7]_i_1__12/O
                         net (fo=8, unplaced)         0.310     4.676    mux5/tehb1/E[0]
                         FDCE                                         r  mux5/tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=709, unset)          0.510     4.510    mux5/tehb1/clk
                         FDCE                                         r  mux5/tehb1/data_reg_reg[0]/C
                         clock pessimism              0.000     4.510    
                         clock uncertainty           -0.035     4.475    
                         FDCE (Setup_fdce_C_CE)      -0.245     4.230    mux5/tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.230    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 -0.446    




report_timing: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2484.230 ; gain = 208.887 ; free physical = 199689 ; free virtual = 246660
