Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Sep 30 14:25:07 2024
| Host         : YangZhengyu-Portable running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   145 |
|    Minimum number of control sets                        |   145 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   632 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   145 |
| >= 0 to < 4        |    75 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     2 |
| >= 16              |    54 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             153 |          114 |
| No           | No                    | Yes                    |              52 |           18 |
| No           | Yes                   | No                     |             621 |          363 |
| Yes          | No                    | No                     |            1477 |          925 |
| Yes          | No                    | Yes                    |            1092 |          583 |
| Yes          | Yes                   | No                     |              93 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|        Clock Signal        |               Enable Signal              |               Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+------------------------------------------+----------------------------------------------+------------------+----------------+--------------+
|  vga/c2i5/inst_reg[36]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[42]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[46]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[38]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[49]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[48]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[56]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[59]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[58]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[52]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[113]/G0 |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[115]/G0 |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[59]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[114]/G0 |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[32]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[35]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[38]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[36]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[42]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[52]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[46]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[49]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[48]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[59]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[56]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[113]/G0 |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i4/inst_reg[58]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[35]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[114]/G0 |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[115]/G0 |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i5/inst_reg[32]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[113]/G0 |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[115]/G0 |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[32]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[114]/G0 |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[38]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[35]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[36]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[42]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[49]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[46]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[48]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[58]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[56]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[59]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i1/inst_reg[52]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[113]/G0 |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[114]/G0 |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[115]/G0 |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[32]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[35]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[36]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[38]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[42]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[46]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[48]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[49]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[52]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[56]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[113]/G0 |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[58]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i2/inst_reg[59]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[115]/G0 |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[35]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[32]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[114]/G0 |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[42]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[38]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[36]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[46]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[56]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[52]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[49]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[48]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  vga/c2i3/inst_reg[58]/G0  |                                          |                                              |                1 |              1 |         1.00 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_LED/data_count[3]_i_1__0_n_0 | rst_all                                      |                2 |              4 |         2.00 |
|  debug_clk                 |                                          |                                              |                3 |              4 |         1.33 |
|  CLK_GEN/CLK_OUT3          | BTN_SCAN/p_0_in                          |                                              |                2 |              5 |         2.50 |
|  CLK_GEN/CLK_OUT1          |                                          | vga/U12/v_count_reg[8]_15                    |                3 |              5 |         1.67 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/next_data_count          | rst_all                                      |                2 |              6 |         3.00 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_LED/buff_0                   | DISPLAY/P2S_LED/buff[16]_i_1_n_0             |                2 |              7 |         3.50 |
|  CLK_GEN/CLK_OUT1          | vga/U12/E[0]                             |                                              |                3 |              7 |         2.33 |
|  debug_clk                 | core/reg_EXE_MEM/p_1_in                  | core/reg_EXE_MEM/u_b_h_w_MEM_reg[1]_rep__1_0 |                3 |              8 |         2.67 |
|  CLK_GEN/CLK_OUT3          | vga/U12/v_count                          |                                              |                4 |             10 |         2.50 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_LED/buff_0                   |                                              |                4 |             10 |         2.50 |
|  CLK_GEN/CLK_OUT3          |                                          | vga/U12/rdn_reg_n_0                          |                4 |             12 |         3.00 |
|  CLK_GEN/CLK_OUT3          |                                          | vga/U12/h_count[9]_i_1_n_0                   |                7 |             13 |         1.86 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/buff                     | DISPLAY/P2S_SEG/buff[64]_i_1_n_0             |                3 |             13 |         4.33 |
|  CLK_GEN/CLK_OUT1          |                                          | vga/U12/v_count_reg[8]_14                    |                8 |             13 |         1.62 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/buff                     |                                              |                3 |             14 |         4.67 |
|  CLK_GEN/CLK_OUT3          | DISPLAY/P2S_SEG/buff                     | DISPLAY/P2S_SEG/buff[63]_i_1_n_0             |                4 |             15 |         3.75 |
|  debug_clk                 | core/reg_IF_ID/rst_all_reg               | core/reg_IF_ID/rst_all_reg_0                 |                5 |             16 |         3.20 |
|  CLK_GEN/CLK_OUT4          |                                          |                                              |                4 |             17 |         4.25 |
|  debug_clk                 | core/reg_EXE_MEM/p_1_in                  | core/reg_EXE_MEM/rst_all_reg                 |               14 |             24 |         1.71 |
|  CLK_GEN/CLK_OUT3          |                                          |                                              |               12 |             26 |         2.17 |
|  CLK_GEN/CLK_OUT3          |                                          | rst_all                                      |                9 |             28 |         3.11 |
|  CLK_GEN/CLK_OUT1          |                                          |                                              |               20 |             31 |         1.55 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_7[0]     | rst_all                                      |               25 |             32 |         1.28 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_30[0]    | rst_all                                      |               24 |             32 |         1.33 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_22[0]    | rst_all                                      |               28 |             32 |         1.14 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_5[0]     | rst_all                                      |               25 |             32 |         1.28 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_24[0]    | rst_all                                      |               12 |             32 |         2.67 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_3[0]     | rst_all                                      |               19 |             32 |         1.68 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_9[0]     | rst_all                                      |               15 |             32 |         2.13 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_23[0]    | rst_all                                      |               14 |             32 |         2.29 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_14[0]    | rst_all                                      |               19 |             32 |         1.68 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_8[0]     | rst_all                                      |               26 |             32 |         1.23 |
|  debug_clk                 | core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0   | rst_all                                      |               13 |             32 |         2.46 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_25[0]    | rst_all                                      |               15 |             32 |         2.13 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_4[0]     | rst_all                                      |               17 |             32 |         1.88 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_16[0]    | rst_all                                      |               12 |             32 |         2.67 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_15[0]    | rst_all                                      |               10 |             32 |         3.20 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_17[0]    | rst_all                                      |               16 |             32 |         2.00 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_18[0]    | rst_all                                      |               16 |             32 |         2.00 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_19[0]    | rst_all                                      |               12 |             32 |         2.67 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_2[0]     | rst_all                                      |               18 |             32 |         1.78 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_20[0]    | rst_all                                      |               16 |             32 |         2.00 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_21[0]    | rst_all                                      |               19 |             32 |         1.68 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_0[0]     | rst_all                                      |               17 |             32 |         1.88 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_1[0]     | rst_all                                      |               16 |             32 |         2.00 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_12[0]    | rst_all                                      |               13 |             32 |         2.46 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_10[0]    | rst_all                                      |               20 |             32 |         1.60 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_11[0]    | rst_all                                      |               17 |             32 |         1.88 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_13[0]    | rst_all                                      |               11 |             32 |         2.91 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_28[0]    | rst_all                                      |               17 |             32 |         1.88 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_26[0]    | rst_all                                      |               18 |             32 |         1.78 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_29[0]    | rst_all                                      |               17 |             32 |         1.88 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_27[0]    | rst_all                                      |               14 |             32 |         2.29 |
| ~debug_clk                 | core/reg_MEM_WB/RegWrite_WB_reg_6[0]     | rst_all                                      |               20 |             32 |         1.60 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_rep__1_3          |                                              |               12 |             36 |         3.00 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_rep__1_2          |                                              |               12 |             36 |         3.00 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_rep__1_0          |                                              |               18 |             36 |         2.00 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_rep__1_5          |                                              |               25 |             36 |         1.44 |
| ~CLK_GEN/CLK_OUT1          | vga/U12/h_count_reg[3]_rep__1_4          |                                              |               11 |             36 |         3.27 |
|  CLK_GEN/CLK_OUT1          | vga/U12/should_latch_debug_data          |                                              |                6 |             44 |         7.33 |
|  debug_clk                 |                                          | rst_all                                      |               18 |             52 |         2.89 |
|  debug_clk                 | core/reg_IF_ID/PC_EN_IF                  | rst_all                                      |               32 |             68 |         2.12 |
|  debug_clk                 | core/reg_IF_ID/rst_all_reg               |                                              |               38 |             85 |         2.24 |
|  inst_reg[150]_i_2_n_0     |                                          | vga/c2i1/inst_reg[150]_i_3_n_0               |               80 |            110 |         1.38 |
|  inst_reg[150]_i_2__3_n_0  |                                          | vga/c2i5/inst_reg[150]_i_3_n_0               |               61 |            110 |         1.80 |
|  inst_reg[150]_i_2__1_n_0  |                                          | vga/c2i3/inst_reg[150]_i_3_n_0               |               59 |            110 |         1.86 |
|  inst_reg[150]_i_2__2_n_0  |                                          | vga/c2i4/inst_reg[150]_i_3_n_0               |               52 |            110 |         2.12 |
|  inst_reg[150]_i_2__0_n_0  |                                          | vga/c2i2/inst_reg[150]_i_3_n_0               |               80 |            110 |         1.38 |
|  debug_clk                 | core/reg_EXE_MEM/p_1_in                  |                                              |               61 |            149 |         2.44 |
| ~debug_clk                 | core/reg_EXE_MEM/E[0]                    |                                              |              732 |           1024 |         1.40 |
+----------------------------+------------------------------------------+----------------------------------------------+------------------+----------------+--------------+


