Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Sat Aug 31 17:17:52 2019
| Host         : ubuntu running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 63
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                   | 2          |
| TIMING-6  | Warning  | No common primary clock between related clocks | 2          |
| TIMING-7  | Warning  | No common node between related clocks          | 2          |
| TIMING-9  | Warning  | Unknown CDC Logic                              | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer               | 1          |
| TIMING-18 | Warning  | Missing input or output delay                  | 55         |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks PCLK_A_OBUF and clk_fpga_2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks PCLK_A_OBUF] -to [get_clocks clk_fpga_2]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_fpga_2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_fpga_2]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks PCLK_A_OBUF and clk_fpga_2 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks PCLK_A_OBUF] -to [get_clocks clk_fpga_2]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_fpga_2 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_fpga_2]
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset_rtl_0 relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on DATEN_A relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on DATEN_B relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on HSYNC_A relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on HSYNC_B relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[0] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[10] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[11] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[12] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[13] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[14] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[15] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[16] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[17] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[18] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[19] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[1] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[20] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[21] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[22] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[23] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[2] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[3] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[4] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[5] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[6] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[7] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[8] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on PDAT_A[9] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[0] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[10] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[11] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[12] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[13] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[14] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[15] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[16] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[17] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[18] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[19] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[1] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[20] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[21] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[22] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[23] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[2] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[3] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[4] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[5] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[6] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[7] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[8] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on PDAT_B[9] relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on VSYNC_A relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on VSYNC_B relative to clock(s) clk_fpga_2
Related violations: <none>


