

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.4
* Build date:    Fri Dec 07 12:41:34 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  matrix_mul
* Solution: solution1
* Date:     Mon Dec 07 19:30:03 2015



================================================================
== User Assignments
================================================================
* Product Family:           zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           matrix_mul_thread
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   3.00


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 6.36
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    ?
    * Average-case latency: ?
    * Worst-case latency:   ?
+ Summary of loop latency (clock cycles): 
    + Loop 1: 
        * Trip count:        inf
        * Latency:           ?
        * Iteration latency: ?
        + Loop 1.1: 
            * Trip count: 90000
            * Latency:    ?
            + Loop 1.1.1: 
                * Trip count: ?
                * Latency:    ?
        + Loop 1.2: 
            * Trip count: 90000
            * Latency:    ?
            + Loop 1.2.1: 
                * Trip count: ?
                * Latency:    ?
        + L1: 
            * Trip count: 300
            * Latency:    243180600
            + L2: 
                * Trip count: 300
                * Latency:    810600
                + L3: 
                    * Trip count: 300
                    * Latency:    2700
        + Loop 1.4: 
            * Trip count: 90000
            * Latency:    ?
            + Loop 1.4.1: 
                * Trip count: ?
                * Latency:    ?


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|        -|      -|       -|      -|      -|
|  1|       Expression|        -|      -|       -|      -|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|        -|      -|       -|      -|      -|
|  4|      Multiplexer|        -|      -|       -|      -|      -|
|  5|         Register|        -|      -|       -|      -|      -|
|  6|      ShiftMemory|        -|      -|       -|      -|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|        0|      0|       0|      0|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|        0|      0|       0|      0|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    N/A

    * Expression: 
    N/A

    * FIFO: 
    N/A

    * Memory: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A

    * ShiftMemory: 
    N/A

* Hierarchical Multiplexer Count: 
+---+--------------+-----+-----+------+
| ID|          Name| Size| Bits| Count|
+---+--------------+-----+-----+------+
|  0|  (This level)|    0|    0|     0|
+---+--------------+-----+-----+------+
|  -|         Total|    0|    0|     0|
+---+--------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+
| ID|         Name|
+---+-------------+
|  0|    Component|
|  1|   Expression|
|  2|         FIFO|
|  3|       Memory|
|  4|  Multiplexer|
|  5|     Register|
|  6|  ShiftMemory|
+---+-------------+
|  -|        Total|
+---+-------------+

* Hierarchical Register Count: 
+---+--------------+------+
| ID|          Name| Count|
+---+--------------+------+
|  0|  (This level)|     0|
+---+--------------+------+
|  -|         Total|     0|
+---+--------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 28
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond)
	9  / (exitcond)
6 --> 
	7  / (!tmp_V)
	6  / (tmp_V)
7 --> 
	8  / true
8 --> 
	5  / true
9 --> 
	10  / (!exitcond1)
	13  / (exitcond1)
10 --> 
	11  / (!tmp_V_2)
	10  / (tmp_V_2)
11 --> 
	12  / true
12 --> 
	9  / true
13 --> 
	14  / (!exitcond2)
	24  / (exitcond2)
14 --> 
	15  / (!exitcond9)
	13  / (exitcond9)
15 --> 
	16  / (!exitcond8)
	14  / (exitcond8)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	15  / true
24 --> 
	4  / (exitcond7)
	25  / (!exitcond7)
25 --> 
	26  / (!tmp_V_4)
	25  / (tmp_V_4)
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	24  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_29 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [7 x i8]* @p_str6, [11 x i8]* @p_str7, i32 0, i32 0, i1* %nResetPort) nounwind

ST_1: stg_30 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [7 x i8]* @p_str6, [10 x i8]* @p_str8, i32 0, i32 0, i1* %ClockPort) nounwind

ST_1: stg_31 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 1, [18 x i8]* @p_str9, [17 x i8]* @p_str10, i32 0, i32 0, i1* %ReadEnablePort_0) nounwind

ST_1: stg_32 [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [18 x i8]* @p_str9, [16 x i8]* @p_str11, i32 0, i32 0, i1* %ReadEmptyPort_0) nounwind

ST_1: stg_33 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [19 x i8]* @p_str12, [15 x i8]* @p_str13, i32 0, i32 0, i32* %ReadDataPort_0) nounwind

ST_1: stg_34 [1/1] 0.00ns
entry:5  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 1, [18 x i8]* @p_str9, [18 x i8]* @p_str14, i32 0, i32 0, i1* %WriteEnablePort_0) nounwind

ST_1: stg_35 [1/1] 0.00ns
entry:6  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 0, [18 x i8]* @p_str9, [16 x i8]* @p_str15, i32 0, i32 0, i1* %WriteFullPort_0) nounwind

ST_1: stg_36 [1/1] 0.00ns
entry:7  call void (...)* @_ssdm_op_SpecPort([11 x i8]* @p_str5, i32 1, [19 x i8]* @p_str12, [16 x i8]* @p_str16, i32 0, i32 0, i32* %WriteDataPort_0) nounwind

ST_1: stg_37 [1/1] 0.00ns
entry:8  call void (...)* @_ssdm_op_SpecProcessDef([11 x i8]* @p_str5, i32 2, [7 x i8]* @p_str17) nounwind

ST_1: tmp [1/1] 0.00ns
entry:9  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str18) nounwind ; <i32> [#uses=1]

ST_1: stg_39 [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str) nounwind

ST_1: p_ssdm_reset_v [1/1] 0.00ns
entry:11  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind ; <i32> [#uses=1]

ST_1: stg_41 [1/1] 0.00ns
entry:12  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 false) nounwind

ST_1: stg_42 [1/1] 0.00ns
entry:13  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %WriteEnablePort_0, i1 false) nounwind

ST_1: stg_43 [1/1] 0.00ns
entry:14  call void @_ssdm_op_WireWrite.volatile.i32P(i32* %WriteDataPort_0, i32 0) nounwind


 <State 2>: 0.00ns
ST_2: stg_44 [1/1] 0.00ns
entry:15  call void (...)* @_ssdm_op_Wait(i32 1) nounwind


 <State 3>: 0.00ns
ST_3: stg_45 [1/1] 0.00ns
entry:16  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: empty [1/1] 0.00ns
entry:17  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind ; <i32> [#uses=0]

ST_3: empty_2 [1/1] 0.00ns
entry:18  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str18, i32 %tmp) nounwind ; <i32> [#uses=0]

ST_3: stg_48 [1/1] 0.00ns
entry:19  br label %bb


 <State 4>: 1.40ns
ST_4: val_V_0 [1/1] 0.00ns
bb:0  %val_V_0 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=0]

ST_4: stg_50 [1/1] 1.40ns
bb:1  br label %bb11.i


 <State 5>: 2.30ns
ST_5: ptData32_assign_1_rec [1/1] 0.00ns
bb11.i:0  %ptData32_assign_1_rec = phi i17 [ 0, %bb ], [ %ptData32_assign_4_rec, %bb7.i14 ] ; <i17> [#uses=2]

ST_5: i [1/1] 0.00ns
bb11.i:1  %i = phi i17 [ 0, %bb ], [ %i_3, %bb7.i14 ]     ; <i17> [#uses=3]

ST_5: ptData32_assign_1_rec_cast [1/1] 0.00ns
bb11.i:2  %ptData32_assign_1_rec_cast = zext i17 %ptData32_assign_1_rec to i32 ; <i32> [#uses=1]

ST_5: m_operand1_addr_1 [1/1] 0.00ns
bb11.i:3  %m_operand1_addr_1 = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %ptData32_assign_1_rec_cast ; <i32*> [#uses=1]

ST_5: empty_3 [1/1] 0.00ns
bb11.i:4  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 90000, i64 90000, i64 90000) nounwind ; <i32> [#uses=0]

ST_5: exitcond [1/1] 2.30ns
bb11.i:5  %exitcond = icmp eq i17 %i, -41072              ; <i1> [#uses=1]

ST_5: i_3 [1/1] 2.13ns
bb11.i:6  %i_3 = add i17 %i, 1                            ; <i17> [#uses=1]

ST_5: stg_58 [1/1] 0.00ns
bb11.i:7  br i1 %exitcond, label %ModuleRead_1.exit, label %bb5.i13

ST_5: val_V_1_0 [1/1] 0.00ns
ModuleRead_1.exit:0  %val_V_1_0 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=0]

ST_5: stg_60 [1/1] 1.40ns
ModuleRead_1.exit:1  br label %bb11.i38


 <State 6>: 4.43ns
ST_6: tmp_V [1/1] 0.00ns
bb5.i13:0  %tmp_V = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=1]

ST_6: stg_62 [1/1] 0.00ns
bb5.i13:1  br i1 %tmp_V, label %bb.i65.i, label %bb7.i14

ST_6: stg_63 [1/1] 0.00ns
bb.i65.i:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_6: stg_64 [1/1] 0.00ns
bb.i65.i:1  br label %bb5.i13

ST_6: val_V [1/1] 0.00ns
bb7.i14:0  %val_V = call i32 @_ssdm_op_WireRead.volatile.i32P(i32* %ReadDataPort_0) nounwind ; <i32> [#uses=1]

ST_6: stg_66 [1/1] 2.39ns
bb7.i14:1  store i32 %val_V, i32* %m_operand1_addr_1, align 4

ST_6: tmp_3 [1/1] 2.30ns
bb7.i14:2  %tmp_3 = icmp ult i17 %i, -41073                ; <i1> [#uses=1]

ST_6: ptData3_0_i_cast [1/1] 0.00ns
bb7.i14:3  %ptData3_0_i_cast = zext i1 %tmp_3 to i17       ; <i17> [#uses=1]

ST_6: ptData32_assign_4_rec [1/1] 2.13ns
bb7.i14:4  %ptData32_assign_4_rec = add i17 %ptData32_assign_1_rec, %ptData3_0_i_cast ; <i17> [#uses=1]

ST_6: stg_70 [1/1] 0.00ns
bb7.i14:5  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 true) nounwind


 <State 7>: 0.00ns
ST_7: stg_71 [1/1] 0.00ns
bb7.i14:6  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: stg_72 [1/1] 0.00ns
bb7.i14:7  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 false) nounwind


 <State 8>: 0.00ns
ST_8: stg_73 [1/1] 0.00ns
bb7.i14:8  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_8: stg_74 [1/1] 0.00ns
bb7.i14:9  br label %bb11.i


 <State 9>: 3.70ns
ST_9: ptData32_assign_3_rec [1/1] 0.00ns
bb11.i38:0  %ptData32_assign_3_rec = phi i17 [ 0, %ModuleRead_1.exit ], [ %ptData32_assign_7_rec, %bb7.i31 ] ; <i17> [#uses=2]

ST_9: i_1 [1/1] 0.00ns
bb11.i38:1  %i_1 = phi i17 [ 0, %ModuleRead_1.exit ], [ %i_5, %bb7.i31 ] ; <i17> [#uses=3]

ST_9: ptData32_assign_3_rec_cast [1/1] 0.00ns
bb11.i38:2  %ptData32_assign_3_rec_cast = zext i17 %ptData32_assign_3_rec to i32 ; <i32> [#uses=1]

ST_9: m_operand2_addr_1 [1/1] 0.00ns
bb11.i38:3  %m_operand2_addr_1 = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %ptData32_assign_3_rec_cast ; <i32*> [#uses=1]

ST_9: empty_4 [1/1] 0.00ns
bb11.i38:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 90000, i64 90000, i64 90000) nounwind ; <i32> [#uses=0]

ST_9: exitcond1 [1/1] 2.30ns
bb11.i38:5  %exitcond1 = icmp eq i17 %i_1, -41072           ; <i1> [#uses=1]

ST_9: i_5 [1/1] 2.13ns
bb11.i38:6  %i_5 = add i17 %i_1, 1                          ; <i17> [#uses=1]

ST_9: stg_82 [1/1] 1.40ns
bb11.i38:7  br i1 %exitcond1, label %bb7.i, label %bb5.i29


 <State 10>: 4.43ns
ST_10: tmp_V_2 [1/1] 0.00ns
bb5.i29:0  %tmp_V_2 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %ReadEmptyPort_0) nounwind ; <i1> [#uses=1]

ST_10: stg_84 [1/1] 0.00ns
bb5.i29:1  br i1 %tmp_V_2, label %bb.i65.i28, label %bb7.i31

ST_10: stg_85 [1/1] 0.00ns
bb.i65.i28:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_10: stg_86 [1/1] 0.00ns
bb.i65.i28:1  br label %bb5.i29

ST_10: val_V_1 [1/1] 0.00ns
bb7.i31:0  %val_V_1 = call i32 @_ssdm_op_WireRead.volatile.i32P(i32* %ReadDataPort_0) nounwind ; <i32> [#uses=1]

ST_10: stg_88 [1/1] 2.39ns
bb7.i31:1  store i32 %val_V_1, i32* %m_operand2_addr_1, align 4

ST_10: tmp_8 [1/1] 2.30ns
bb7.i31:2  %tmp_8 = icmp ult i17 %i_1, -41073              ; <i1> [#uses=1]

ST_10: ptData3_0_i1_cast [1/1] 0.00ns
bb7.i31:3  %ptData3_0_i1_cast = zext i1 %tmp_8 to i17      ; <i17> [#uses=1]

ST_10: ptData32_assign_7_rec [1/1] 2.13ns
bb7.i31:4  %ptData32_assign_7_rec = add i17 %ptData32_assign_3_rec, %ptData3_0_i1_cast ; <i17> [#uses=1]

ST_10: stg_92 [1/1] 0.00ns
bb7.i31:5  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 true) nounwind


 <State 11>: 0.00ns
ST_11: stg_93 [1/1] 0.00ns
bb7.i31:6  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_11: stg_94 [1/1] 0.00ns
bb7.i31:7  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %ReadEnablePort_0, i1 false) nounwind


 <State 12>: 0.00ns
ST_12: stg_95 [1/1] 0.00ns
bb7.i31:8  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_12: stg_96 [1/1] 0.00ns
bb7.i31:9  br label %bb11.i38


 <State 13>: 2.13ns
ST_13: i_2 [1/1] 0.00ns
bb7.i:0  %i_2 = phi i9 [ %i_6, %bb6.i ], [ 0, %bb11.i38 ] ; <i9> [#uses=2]

ST_13: phi_mul1 [1/1] 0.00ns
bb7.i:1  %phi_mul1 = phi i17 [ %next_mul1, %bb6.i ], [ 0, %bb11.i38 ] ; <i17> [#uses=3]

ST_13: next_mul1 [1/1] 2.13ns
bb7.i:2  %next_mul1 = add i17 %phi_mul1, 300             ; <i17> [#uses=1]

ST_13: empty_9 [1/1] 0.00ns
bb7.i:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind ; <i32> [#uses=0]

ST_13: exitcond2 [1/1] 2.03ns
bb7.i:4  %exitcond2 = icmp eq i9 %i_2, -212              ; <i1> [#uses=1]

ST_13: i_6 [1/1] 1.89ns
bb7.i:5  %i_6 = add i9 %i_2, 1                           ; <i9> [#uses=1]

ST_13: stg_103 [1/1] 0.00ns
bb7.i:6  br i1 %exitcond2, label %multiplyMat.exit, label %bb.i

ST_13: stg_104 [1/1] 0.00ns
bb.i:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str1) nounwind

ST_13: tmp_9 [1/1] 0.00ns
bb.i:1  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str1) nounwind ; <i32> [#uses=1]

ST_13: stg_106 [1/1] 1.39ns
bb.i:2  br label %bb5.i

ST_13: val_V_3_0 [1/1] 0.00ns
multiplyMat.exit:0  %val_V_3_0 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %WriteFullPort_0) nounwind ; <i1> [#uses=0]

ST_13: stg_108 [1/1] 1.40ns
multiplyMat.exit:1  br label %bb10.i53


 <State 14>: 2.03ns
ST_14: j [1/1] 0.00ns
bb5.i:0  %j = phi i9 [ %j_1, %bb4.i ], [ 0, %bb.i ]      ; <i9> [#uses=3]

ST_14: j_cast [1/1] 0.00ns
bb5.i:1  %j_cast = zext i9 %j to i17                     ; <i17> [#uses=2]

ST_14: empty_7 [1/1] 0.00ns
bb5.i:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind ; <i32> [#uses=0]

ST_14: exitcond9 [1/1] 2.03ns
bb5.i:3  %exitcond9 = icmp eq i9 %j, -212                ; <i1> [#uses=1]

ST_14: j_1 [1/1] 1.89ns
bb5.i:4  %j_1 = add i9 %j, 1                             ; <i9> [#uses=1]

ST_14: stg_114 [1/1] 0.00ns
bb5.i:5  br i1 %exitcond9, label %bb6.i, label %bb1.i

ST_14: stg_115 [1/1] 0.00ns
bb1.i:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str2) nounwind

ST_14: tmp_7 [1/1] 0.00ns
bb1.i:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str2) nounwind ; <i32> [#uses=1]

ST_14: stg_117 [1/1] 1.57ns
bb1.i:2  br label %bb3.i

ST_14: empty_8 [1/1] 0.00ns
bb6.i:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str1, i32 %tmp_9) nounwind ; <i32> [#uses=0]

ST_14: stg_119 [1/1] 0.00ns
bb6.i:1  br label %bb7.i


 <State 15>: 4.52ns
ST_15: k [1/1] 0.00ns
bb3.i:0  %k = phi i9 [ %k_1, %bb2.i ], [ 0, %bb1.i ]     ; <i9> [#uses=3]

ST_15: sum [1/1] 0.00ns
bb3.i:1  %sum = phi i32 [ %sum_1, %bb2.i ], [ 0, %bb1.i ] ; <i32> [#uses=2]

ST_15: phi_mul [1/1] 0.00ns
bb3.i:2  %phi_mul = phi i17 [ %next_mul, %bb2.i ], [ 0, %bb1.i ] ; <i17> [#uses=2]

ST_15: k_cast [1/1] 0.00ns
bb3.i:3  %k_cast = zext i9 %k to i17                     ; <i17> [#uses=1]

ST_15: empty_5 [1/1] 0.00ns
bb3.i:4  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 300, i64 300, i64 300) nounwind ; <i32> [#uses=0]

ST_15: exitcond8 [1/1] 2.03ns
bb3.i:5  %exitcond8 = icmp eq i9 %k, -212                ; <i1> [#uses=1]

ST_15: k_1 [1/1] 1.89ns
bb3.i:6  %k_1 = add i9 %k, 1                             ; <i9> [#uses=1]

ST_15: stg_127 [1/1] 0.00ns
bb3.i:7  br i1 %exitcond8, label %bb4.i, label %bb2.i

ST_15: tmp_2 [1/1] 2.13ns
bb2.i:1  %tmp_2 = add i17 %k_cast, %phi_mul1             ; <i17> [#uses=1]

ST_15: tmp_2_cast [1/1] 0.00ns
bb2.i:2  %tmp_2_cast = zext i17 %tmp_2 to i32            ; <i32> [#uses=1]

ST_15: m_operand1_addr [1/1] 0.00ns
bb2.i:3  %m_operand1_addr = getelementptr [90000 x i32]* %m_operand1, i32 0, i32 %tmp_2_cast ; <i32*> [#uses=1]

ST_15: m_operand1_load [2/2] 2.39ns
bb2.i:4  %m_operand1_load = load i32* %m_operand1_addr, align 4 ; <i32> [#uses=1]

ST_15: next_mul [1/1] 2.13ns
bb2.i:5  %next_mul = add i17 %phi_mul, 300               ; <i17> [#uses=1]

ST_15: tmp_5 [1/1] 2.13ns
bb2.i:6  %tmp_5 = add i17 %phi_mul, %j_cast              ; <i17> [#uses=1]

ST_15: tmp_5_cast [1/1] 0.00ns
bb2.i:7  %tmp_5_cast = zext i17 %tmp_5 to i32            ; <i32> [#uses=1]

ST_15: m_operand2_addr [1/1] 0.00ns
bb2.i:8  %m_operand2_addr = getelementptr [90000 x i32]* %m_operand2, i32 0, i32 %tmp_5_cast ; <i32*> [#uses=1]

ST_15: m_operand2_load [2/2] 2.39ns
bb2.i:9  %m_operand2_load = load i32* %m_operand2_addr, align 4 ; <i32> [#uses=1]

ST_15: tmp_1 [1/1] 2.13ns
bb4.i:0  %tmp_1 = add i17 %j_cast, %phi_mul1             ; <i17> [#uses=1]

ST_15: tmp_1_cast [1/1] 0.00ns
bb4.i:1  %tmp_1_cast = zext i17 %tmp_1 to i32            ; <i32> [#uses=1]

ST_15: m_result_addr [1/1] 0.00ns
bb4.i:2  %m_result_addr = getelementptr [90000 x i32]* %m_result, i32 0, i32 %tmp_1_cast ; <i32*> [#uses=1]

ST_15: stg_140 [1/1] 2.39ns
bb4.i:3  store i32 %sum, i32* %m_result_addr, align 4

ST_15: empty_6 [1/1] 0.00ns
bb4.i:4  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str2, i32 %tmp_7) nounwind ; <i32> [#uses=0]

ST_15: stg_142 [1/1] 0.00ns
bb4.i:5  br label %bb5.i


 <State 16>: 2.39ns
ST_16: m_operand1_load [1/2] 2.39ns
bb2.i:4  %m_operand1_load = load i32* %m_operand1_addr, align 4 ; <i32> [#uses=1]

ST_16: m_operand2_load [1/2] 2.39ns
bb2.i:9  %m_operand2_load = load i32* %m_operand2_addr, align 4 ; <i32> [#uses=1]


 <State 17>: 6.36ns
ST_17: tmp_6 [6/6] 6.36ns
bb2.i:10  %tmp_6 = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]


 <State 18>: 6.36ns
ST_18: tmp_6 [5/6] 6.36ns
bb2.i:10  %tmp_6 = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]


 <State 19>: 6.36ns
ST_19: tmp_6 [4/6] 6.36ns
bb2.i:10  %tmp_6 = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]


 <State 20>: 6.36ns
ST_20: tmp_6 [3/6] 6.36ns
bb2.i:10  %tmp_6 = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]


 <State 21>: 6.36ns
ST_21: tmp_6 [2/6] 6.36ns
bb2.i:10  %tmp_6 = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]


 <State 22>: 6.36ns
ST_22: tmp_6 [1/6] 6.36ns
bb2.i:10  %tmp_6 = mul i32 %m_operand2_load, %m_operand1_load ; <i32> [#uses=1]


 <State 23>: 2.49ns
ST_23: stg_151 [1/1] 0.00ns
bb2.i:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str3) nounwind

ST_23: sum_1 [1/1] 2.49ns
bb2.i:11  %sum_1 = add i32 %tmp_6, %sum                   ; <i32> [#uses=1]

ST_23: stg_153 [1/1] 0.00ns
bb2.i:12  br label %bb3.i


 <State 24>: 2.30ns
ST_24: ptData32_assign_6_rec [1/1] 0.00ns
bb10.i53:0  %ptData32_assign_6_rec = phi i17 [ 0, %multiplyMat.exit ], [ %ptData32_assign_8_rec, %bb7.i48 ] ; <i17> [#uses=2]

ST_24: i_4 [1/1] 0.00ns
bb10.i53:1  %i_4 = phi i17 [ 0, %multiplyMat.exit ], [ %i_7, %bb7.i48 ] ; <i17> [#uses=3]

ST_24: ptData32_assign_6_rec_cast [1/1] 0.00ns
bb10.i53:2  %ptData32_assign_6_rec_cast = zext i17 %ptData32_assign_6_rec to i32 ; <i32> [#uses=1]

ST_24: m_result_addr_1 [1/1] 0.00ns
bb10.i53:3  %m_result_addr_1 = getelementptr [90000 x i32]* %m_result, i32 0, i32 %ptData32_assign_6_rec_cast ; <i32*> [#uses=1]

ST_24: empty_10 [1/1] 0.00ns
bb10.i53:4  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 90000, i64 90000, i64 90000) nounwind ; <i32> [#uses=0]

ST_24: exitcond7 [1/1] 2.30ns
bb10.i53:5  %exitcond7 = icmp eq i17 %i_4, -41072           ; <i1> [#uses=1]

ST_24: i_7 [1/1] 2.13ns
bb10.i53:6  %i_7 = add i17 %i_4, 1                          ; <i17> [#uses=1]

ST_24: stg_161 [1/1] 0.00ns
bb10.i53:7  br i1 %exitcond7, label %bb, label %bb5.i47


 <State 25>: 4.43ns
ST_25: tmp_V_4 [1/1] 0.00ns
bb5.i47:0  %tmp_V_4 = call i1 @_ssdm_op_WireRead.volatile.i1P(i1* %WriteFullPort_0) nounwind ; <i1> [#uses=1]

ST_25: stg_163 [1/1] 0.00ns
bb5.i47:1  br i1 %tmp_V_4, label %bb.i83.i, label %bb7.i48

ST_25: stg_164 [1/1] 0.00ns
bb.i83.i:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_25: stg_165 [1/1] 0.00ns
bb.i83.i:1  br label %bb5.i47

ST_25: v_V [2/2] 2.39ns
bb7.i48:0  %v_V = load i32* %m_result_addr_1, align 4      ; <i32> [#uses=1]

ST_25: tmp_s [1/1] 2.30ns
bb7.i48:1  %tmp_s = icmp ult i17 %i_4, -41073              ; <i1> [#uses=1]

ST_25: ptData3_0_i2_cast [1/1] 0.00ns
bb7.i48:2  %ptData3_0_i2_cast = zext i1 %tmp_s to i17      ; <i17> [#uses=1]

ST_25: ptData32_assign_8_rec [1/1] 2.13ns
bb7.i48:3  %ptData32_assign_8_rec = add i17 %ptData32_assign_6_rec, %ptData3_0_i2_cast ; <i17> [#uses=1]


 <State 26>: 2.39ns
ST_26: v_V [1/2] 2.39ns
bb7.i48:0  %v_V = load i32* %m_result_addr_1, align 4      ; <i32> [#uses=1]

ST_26: stg_171 [1/1] 0.00ns
bb7.i48:4  call void @_ssdm_op_WireWrite.volatile.i32P(i32* %WriteDataPort_0, i32 %v_V) nounwind

ST_26: stg_172 [1/1] 0.00ns
bb7.i48:5  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %WriteEnablePort_0, i1 true) nounwind


 <State 27>: 0.00ns
ST_27: stg_173 [1/1] 0.00ns
bb7.i48:6  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_27: stg_174 [1/1] 0.00ns
bb7.i48:7  call void @_ssdm_op_WireWrite.volatile.i32P(i32* %WriteDataPort_0, i32 0) nounwind

ST_27: stg_175 [1/1] 0.00ns
bb7.i48:8  call void @_ssdm_op_WireWrite.volatile.i1P(i1* %WriteEnablePort_0, i1 false) nounwind


 <State 28>: 0.00ns
ST_28: stg_176 [1/1] 0.00ns
bb7.i48:9  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_28: stg_177 [1/1] 0.00ns
bb7.i48:10  br label %bb10.i53



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ nResetPort]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x5b739e0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ClockPort]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x5b739b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ReadEnablePort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x5b736e0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ ReadEmptyPort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5b73710; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ReadDataPort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5b73a10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WriteEnablePort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x5b737d0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ WriteFullPort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5b738c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WriteDataPort_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x5b73770; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ m_result]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=2; mode=0x5b73a40; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ m_operand1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=2; mode=0x5b73830; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ m_operand2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=2; mode=0x5b737a0; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_29                     (specport         ) [ 00000000000000000000000000000]
stg_30                     (specport         ) [ 00000000000000000000000000000]
stg_31                     (specport         ) [ 00000000000000000000000000000]
stg_32                     (specport         ) [ 00000000000000000000000000000]
stg_33                     (specport         ) [ 00000000000000000000000000000]
stg_34                     (specport         ) [ 00000000000000000000000000000]
stg_35                     (specport         ) [ 00000000000000000000000000000]
stg_36                     (specport         ) [ 00000000000000000000000000000]
stg_37                     (specprocessdef   ) [ 00000000000000000000000000000]
tmp                        (specregionbegin  ) [ 00110000000000000000000000000]
stg_39                     (specprotocol     ) [ 00000000000000000000000000000]
p_ssdm_reset_v             (specstatebegin   ) [ 00110000000000000000000000000]
stg_41                     (wirewrite        ) [ 00000000000000000000000000000]
stg_42                     (wirewrite        ) [ 00000000000000000000000000000]
stg_43                     (wirewrite        ) [ 00000000000000000000000000000]
stg_44                     (wait             ) [ 00000000000000000000000000000]
stg_45                     (wait             ) [ 00000000000000000000000000000]
empty                      (specstateend     ) [ 00000000000000000000000000000]
empty_2                    (specregionend    ) [ 00000000000000000000000000000]
stg_48                     (br               ) [ 00000000000000000000000000000]
val_V_0                    (wireread         ) [ 00000000000000000000000000000]
stg_50                     (br               ) [ 00001111111111111111111111111]
ptData32_assign_1_rec      (phi              ) [ 00000110000000000000000000000]
i                          (phi              ) [ 00000110000000000000000000000]
ptData32_assign_1_rec_cast (zext             ) [ 00000000000000000000000000000]
m_operand1_addr_1          (getelementptr    ) [ 00000010000000000000000000000]
empty_3                    (speclooptripcount) [ 00000000000000000000000000000]
exitcond                   (icmp             ) [ 00001111111111111111111111111]
i_3                        (add              ) [ 00001111111111111111111111111]
stg_58                     (br               ) [ 00000000000000000000000000000]
val_V_1_0                  (wireread         ) [ 00000000000000000000000000000]
stg_60                     (br               ) [ 00001111111111111111111111111]
tmp_V                      (wireread         ) [ 00001111111111111111111111111]
stg_62                     (br               ) [ 00000000000000000000000000000]
stg_63                     (wait             ) [ 00000000000000000000000000000]
stg_64                     (br               ) [ 00000000000000000000000000000]
val_V                      (wireread         ) [ 00000000000000000000000000000]
stg_66                     (store            ) [ 00000000000000000000000000000]
tmp_3                      (icmp             ) [ 00000000000000000000000000000]
ptData3_0_i_cast           (zext             ) [ 00000000000000000000000000000]
ptData32_assign_4_rec      (add              ) [ 00001101111111111111111111111]
stg_70                     (wirewrite        ) [ 00000000000000000000000000000]
stg_71                     (wait             ) [ 00000000000000000000000000000]
stg_72                     (wirewrite        ) [ 00000000000000000000000000000]
stg_73                     (wait             ) [ 00000000000000000000000000000]
stg_74                     (br               ) [ 00001111111111111111111111111]
ptData32_assign_3_rec      (phi              ) [ 00000000011000000000000000000]
i_1                        (phi              ) [ 00000000011000000000000000000]
ptData32_assign_3_rec_cast (zext             ) [ 00000000000000000000000000000]
m_operand2_addr_1          (getelementptr    ) [ 00000000001000000000000000000]
empty_4                    (speclooptripcount) [ 00000000000000000000000000000]
exitcond1                  (icmp             ) [ 00001111111111111111111111111]
i_5                        (add              ) [ 00001111111111111111111111111]
stg_82                     (br               ) [ 00001111111111111111111111111]
tmp_V_2                    (wireread         ) [ 00001111111111111111111111111]
stg_84                     (br               ) [ 00000000000000000000000000000]
stg_85                     (wait             ) [ 00000000000000000000000000000]
stg_86                     (br               ) [ 00000000000000000000000000000]
val_V_1                    (wireread         ) [ 00000000000000000000000000000]
stg_88                     (store            ) [ 00000000000000000000000000000]
tmp_8                      (icmp             ) [ 00000000000000000000000000000]
ptData3_0_i1_cast          (zext             ) [ 00000000000000000000000000000]
ptData32_assign_7_rec      (add              ) [ 00001111110111111111111111111]
stg_92                     (wirewrite        ) [ 00000000000000000000000000000]
stg_93                     (wait             ) [ 00000000000000000000000000000]
stg_94                     (wirewrite        ) [ 00000000000000000000000000000]
stg_95                     (wait             ) [ 00000000000000000000000000000]
stg_96                     (br               ) [ 00001111111111111111111111111]
i_2                        (phi              ) [ 00000000000001000000000000000]
phi_mul1                   (phi              ) [ 00000000000001011111111100000]
next_mul1                  (add              ) [ 00001111111111111111111111111]
empty_9                    (speclooptripcount) [ 00000000000000000000000000000]
exitcond2                  (icmp             ) [ 00001111111111111111111111111]
i_6                        (add              ) [ 00001111111111111111111111111]
stg_103                    (br               ) [ 00000000000000000000000000000]
stg_104                    (specloopname     ) [ 00000000000000000000000000000]
tmp_9                      (specregionbegin  ) [ 00000000000000111111111100000]
stg_106                    (br               ) [ 00001111111111111111111111111]
val_V_3_0                  (wireread         ) [ 00000000000000000000000000000]
stg_108                    (br               ) [ 00001111111111111111111111111]
j                          (phi              ) [ 00000000000000100000000000000]
j_cast                     (zext             ) [ 00000000000000011111111100000]
empty_7                    (speclooptripcount) [ 00000000000000000000000000000]
exitcond9                  (icmp             ) [ 00001111111111111111111111111]
j_1                        (add              ) [ 00001111111111111111111111111]
stg_114                    (br               ) [ 00000000000000000000000000000]
stg_115                    (specloopname     ) [ 00000000000000000000000000000]
tmp_7                      (specregionbegin  ) [ 00000000000000011111111100000]
stg_117                    (br               ) [ 00001111111111111111111111111]
empty_8                    (specregionend    ) [ 00000000000000000000000000000]
stg_119                    (br               ) [ 00001111111111111111111111111]
k                          (phi              ) [ 00000000000000010000000000000]
sum                        (phi              ) [ 00000000000000011111111100000]
phi_mul                    (phi              ) [ 00000000000000010000000000000]
k_cast                     (zext             ) [ 00000000000000000000000000000]
empty_5                    (speclooptripcount) [ 00000000000000000000000000000]
exitcond8                  (icmp             ) [ 00001111111111111111111111111]
k_1                        (add              ) [ 00001111111111111111111111111]
stg_127                    (br               ) [ 00000000000000000000000000000]
tmp_2                      (add              ) [ 00000000000000000000000000000]
tmp_2_cast                 (zext             ) [ 00000000000000000000000000000]
m_operand1_addr            (getelementptr    ) [ 00000000000000001000000000000]
next_mul                   (add              ) [ 00001111111111111111111111111]
tmp_5                      (add              ) [ 00000000000000000000000000000]
tmp_5_cast                 (zext             ) [ 00000000000000000000000000000]
m_operand2_addr            (getelementptr    ) [ 00000000000000001000000000000]
tmp_1                      (add              ) [ 00000000000000000000000000000]
tmp_1_cast                 (zext             ) [ 00000000000000000000000000000]
m_result_addr              (getelementptr    ) [ 00000000000000000000000000000]
stg_140                    (store            ) [ 00000000000000000000000000000]
empty_6                    (specregionend    ) [ 00000000000000000000000000000]
stg_142                    (br               ) [ 00001111111111111111111111111]
m_operand1_load            (load             ) [ 00000000000000000111111000000]
m_operand2_load            (load             ) [ 00000000000000000111111000000]
tmp_6                      (mul              ) [ 00000000000000000000000100000]
stg_151                    (specloopname     ) [ 00000000000000000000000000000]
sum_1                      (add              ) [ 00001111111111111111111111111]
stg_153                    (br               ) [ 00001111111111111111111111111]
ptData32_assign_6_rec      (phi              ) [ 00000000000000000000000011000]
i_4                        (phi              ) [ 00000000000000000000000011000]
ptData32_assign_6_rec_cast (zext             ) [ 00000000000000000000000000000]
m_result_addr_1            (getelementptr    ) [ 00000000000000000000000001100]
empty_10                   (speclooptripcount) [ 00000000000000000000000000000]
exitcond7                  (icmp             ) [ 00001111111111111111111111111]
i_7                        (add              ) [ 00001111111111111111111111111]
stg_161                    (br               ) [ 00000000000000000000000000000]
tmp_V_4                    (wireread         ) [ 00001111111111111111111111111]
stg_163                    (br               ) [ 00000000000000000000000000000]
stg_164                    (wait             ) [ 00000000000000000000000000000]
stg_165                    (br               ) [ 00000000000000000000000000000]
tmp_s                      (icmp             ) [ 00000000000000000000000000000]
ptData3_0_i2_cast          (zext             ) [ 00000000000000000000000000000]
ptData32_assign_8_rec      (add              ) [ 00001111111111111111111110111]
v_V                        (load             ) [ 00000000000000000000000000000]
stg_171                    (wirewrite        ) [ 00000000000000000000000000000]
stg_172                    (wirewrite        ) [ 00000000000000000000000000000]
stg_173                    (wait             ) [ 00000000000000000000000000000]
stg_174                    (wirewrite        ) [ 00000000000000000000000000000]
stg_175                    (wirewrite        ) [ 00000000000000000000000000000]
stg_176                    (wait             ) [ 00000000000000000000000000000]
stg_177                    (br               ) [ 00001111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nResetPort">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nResetPort"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ClockPort">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ClockPort"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ReadEnablePort_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadEnablePort_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ReadEmptyPort_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadEmptyPort_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ReadDataPort_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadDataPort_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="WriteEnablePort_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WriteEnablePort_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="WriteFullPort_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WriteFullPort_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="WriteDataPort_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WriteDataPort_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_result">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_result"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="m_operand1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_operand1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="m_operand2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_operand2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireWrite.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireWrite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WireRead.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="grp_wirewrite_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="wirewrite(1113) " fcode="wirewrite"/>
<opset="stg_41/1 stg_70/6 stg_72/7 stg_92/10 stg_94/11 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_wirewrite_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="wirewrite(1113) " fcode="wirewrite"/>
<opset="stg_42/1 stg_172/26 stg_175/27 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_wirewrite_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="wirewrite(1113) " fcode="wirewrite"/>
<opset="stg_43/1 stg_171/26 stg_174/27 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_wireread_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="val_V_0/4 val_V_1_0/5 tmp_V/6 tmp_V_2/10 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_wireread_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="val_V/6 val_V_1/10 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_wireread_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="wireread(1112) " fcode="wireread"/>
<opset="val_V_3_0/13 tmp_V_4/25 "/>
</bind>
</comp>

<comp id="160" class="1004" name="m_operand1_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="17" slack="0"/>
<pin id="164" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_operand1_addr_1/5 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="17" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_66/6 m_operand1_load/15 "/>
</bind>
</comp>

<comp id="172" class="1004" name="m_operand2_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="17" slack="0"/>
<pin id="176" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_operand2_addr_1/9 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="17" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_88/10 m_operand2_load/15 "/>
</bind>
</comp>

<comp id="184" class="1004" name="m_operand1_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="17" slack="0"/>
<pin id="188" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_operand1_addr/15 "/>
</bind>
</comp>

<comp id="192" class="1004" name="m_operand2_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="17" slack="0"/>
<pin id="196" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_operand2_addr/15 "/>
</bind>
</comp>

<comp id="200" class="1004" name="m_result_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="17" slack="0"/>
<pin id="204" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_result_addr/15 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="17" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_140/15 v_V/25 "/>
</bind>
</comp>

<comp id="212" class="1004" name="m_result_addr_1_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="17" slack="0"/>
<pin id="216" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_result_addr_1/24 "/>
</bind>
</comp>

<comp id="220" class="1005" name="ptData32_assign_1_rec_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="17" slack="1"/>
<pin id="222" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ptData32_assign_1_rec (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="ptData32_assign_1_rec_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="17" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="ptData32_assign_1_rec/5 "/>
</bind>
</comp>

<comp id="232" class="1005" name="i_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="17" slack="1"/>
<pin id="234" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="i_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="17" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="244" class="1005" name="ptData32_assign_3_rec_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="17" slack="1"/>
<pin id="246" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ptData32_assign_3_rec (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="ptData32_assign_3_rec_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="17" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="ptData32_assign_3_rec/9 "/>
</bind>
</comp>

<comp id="256" class="1005" name="i_1_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="17" slack="1"/>
<pin id="258" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_1_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="17" slack="0"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="i_1/9 "/>
</bind>
</comp>

<comp id="268" class="1005" name="i_2_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="9" slack="1"/>
<pin id="270" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_2_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="0"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="1" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="i_2/13 "/>
</bind>
</comp>

<comp id="279" class="1005" name="phi_mul1_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="17" slack="1"/>
<pin id="281" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="phi_mul1_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="17" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="phi_mul1/13 "/>
</bind>
</comp>

<comp id="291" class="1005" name="j_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="1"/>
<pin id="293" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="j_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="0"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="1" slack="1"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="j/14 "/>
</bind>
</comp>

<comp id="302" class="1005" name="k_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="9" slack="1"/>
<pin id="304" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="k_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="9" slack="0"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="1" slack="1"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="k/15 "/>
</bind>
</comp>

<comp id="313" class="1005" name="sum_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="317" class="1004" name="sum_phi_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="1" slack="1"/>
<pin id="321" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="sum/15 "/>
</bind>
</comp>

<comp id="326" class="1005" name="phi_mul_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="17" slack="1"/>
<pin id="328" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="phi_mul_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="17" slack="0"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="1" slack="1"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="phi_mul/15 "/>
</bind>
</comp>

<comp id="337" class="1005" name="ptData32_assign_6_rec_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="17" slack="1"/>
<pin id="339" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ptData32_assign_6_rec (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="ptData32_assign_6_rec_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="17" slack="1"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="ptData32_assign_6_rec/24 "/>
</bind>
</comp>

<comp id="349" class="1005" name="i_4_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="17" slack="1"/>
<pin id="351" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="i_4_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="17" slack="0"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="i_4/24 "/>
</bind>
</comp>

<comp id="362" class="1004" name="ptData32_assign_1_rec_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="17" slack="0"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="ptData32_assign_1_rec_cast/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="exitcond_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="17" slack="0"/>
<pin id="369" dir="0" index="1" bw="17" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="i_3_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="17" slack="0"/>
<pin id="375" dir="0" index="1" bw="1" slack="0"/>
<pin id="376" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_3_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="17" slack="1"/>
<pin id="381" dir="0" index="1" bw="17" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="ptData3_0_i_cast_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="ptData3_0_i_cast/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="ptData32_assign_4_rec_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="17" slack="1"/>
<pin id="391" dir="0" index="1" bw="1" slack="0"/>
<pin id="392" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ptData32_assign_4_rec/6 "/>
</bind>
</comp>

<comp id="395" class="1004" name="ptData32_assign_3_rec_cast_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="17" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="ptData32_assign_3_rec_cast/9 "/>
</bind>
</comp>

<comp id="400" class="1004" name="exitcond1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="17" slack="0"/>
<pin id="402" dir="0" index="1" bw="17" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond1/9 "/>
</bind>
</comp>

<comp id="406" class="1004" name="i_5_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="17" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/9 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_8_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="17" slack="1"/>
<pin id="414" dir="0" index="1" bw="17" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_8/10 "/>
</bind>
</comp>

<comp id="418" class="1004" name="ptData3_0_i1_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="ptData3_0_i1_cast/10 "/>
</bind>
</comp>

<comp id="422" class="1004" name="ptData32_assign_7_rec_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="17" slack="1"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ptData32_assign_7_rec/10 "/>
</bind>
</comp>

<comp id="428" class="1004" name="next_mul1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="17" slack="0"/>
<pin id="430" dir="0" index="1" bw="9" slack="0"/>
<pin id="431" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul1/13 "/>
</bind>
</comp>

<comp id="434" class="1004" name="exitcond2_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="0"/>
<pin id="436" dir="0" index="1" bw="9" slack="0"/>
<pin id="437" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond2/13 "/>
</bind>
</comp>

<comp id="440" class="1004" name="i_6_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="9" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/13 "/>
</bind>
</comp>

<comp id="446" class="1004" name="j_cast_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="9" slack="0"/>
<pin id="448" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="j_cast/14 "/>
</bind>
</comp>

<comp id="450" class="1004" name="exitcond9_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="9" slack="0"/>
<pin id="452" dir="0" index="1" bw="9" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond9/14 "/>
</bind>
</comp>

<comp id="456" class="1004" name="j_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="9" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/14 "/>
</bind>
</comp>

<comp id="462" class="1004" name="k_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="9" slack="0"/>
<pin id="464" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="k_cast/15 "/>
</bind>
</comp>

<comp id="466" class="1004" name="exitcond8_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="0"/>
<pin id="468" dir="0" index="1" bw="9" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond8/15 "/>
</bind>
</comp>

<comp id="472" class="1004" name="k_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="9" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/15 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="9" slack="0"/>
<pin id="480" dir="0" index="1" bw="17" slack="2"/>
<pin id="481" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/15 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_2_cast_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="17" slack="0"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_2_cast/15 "/>
</bind>
</comp>

<comp id="489" class="1004" name="next_mul_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="17" slack="0"/>
<pin id="491" dir="0" index="1" bw="9" slack="0"/>
<pin id="492" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/15 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_5_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="17" slack="0"/>
<pin id="497" dir="0" index="1" bw="9" slack="1"/>
<pin id="498" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/15 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_5_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="17" slack="0"/>
<pin id="502" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_5_cast/15 "/>
</bind>
</comp>

<comp id="505" class="1004" name="tmp_1_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="9" slack="1"/>
<pin id="507" dir="0" index="1" bw="17" slack="2"/>
<pin id="508" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/15 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_1_cast_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="17" slack="0"/>
<pin id="512" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_1_cast/15 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="1"/>
<pin id="517" dir="0" index="1" bw="32" slack="1"/>
<pin id="518" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_6/17 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sum_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="1"/>
<pin id="521" dir="0" index="1" bw="32" slack="8"/>
<pin id="522" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/23 "/>
</bind>
</comp>

<comp id="524" class="1004" name="ptData32_assign_6_rec_cast_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="17" slack="0"/>
<pin id="526" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="ptData32_assign_6_rec_cast/24 "/>
</bind>
</comp>

<comp id="529" class="1004" name="exitcond7_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="17" slack="0"/>
<pin id="531" dir="0" index="1" bw="17" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond7/24 "/>
</bind>
</comp>

<comp id="535" class="1004" name="i_7_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="17" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/24 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_s_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="17" slack="1"/>
<pin id="543" dir="0" index="1" bw="17" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_s/25 "/>
</bind>
</comp>

<comp id="547" class="1004" name="ptData3_0_i2_cast_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="ptData3_0_i2_cast/25 "/>
</bind>
</comp>

<comp id="551" class="1004" name="ptData32_assign_8_rec_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="17" slack="1"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ptData32_assign_8_rec/25 "/>
</bind>
</comp>

<comp id="557" class="1005" name="m_operand1_addr_1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="17" slack="1"/>
<pin id="559" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="m_operand1_addr_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="i_3_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="17" slack="0"/>
<pin id="567" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="573" class="1005" name="ptData32_assign_4_rec_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="17" slack="1"/>
<pin id="575" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ptData32_assign_4_rec "/>
</bind>
</comp>

<comp id="578" class="1005" name="m_operand2_addr_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="17" slack="1"/>
<pin id="580" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="m_operand2_addr_1 "/>
</bind>
</comp>

<comp id="586" class="1005" name="i_5_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="17" slack="0"/>
<pin id="588" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="594" class="1005" name="ptData32_assign_7_rec_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="17" slack="1"/>
<pin id="596" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ptData32_assign_7_rec "/>
</bind>
</comp>

<comp id="599" class="1005" name="next_mul1_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="17" slack="0"/>
<pin id="601" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="next_mul1 "/>
</bind>
</comp>

<comp id="607" class="1005" name="i_6_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="9" slack="0"/>
<pin id="609" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="612" class="1005" name="j_cast_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="17" slack="1"/>
<pin id="614" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="621" class="1005" name="j_1_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="9" slack="0"/>
<pin id="623" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="629" class="1005" name="k_1_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="9" slack="0"/>
<pin id="631" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="634" class="1005" name="m_operand1_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="17" slack="1"/>
<pin id="636" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="m_operand1_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="next_mul_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="17" slack="0"/>
<pin id="641" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="644" class="1005" name="m_operand2_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="17" slack="1"/>
<pin id="646" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="m_operand2_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="m_operand1_load_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_operand1_load "/>
</bind>
</comp>

<comp id="654" class="1005" name="m_operand2_load_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="1"/>
<pin id="656" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m_operand2_load "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp_6_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="32" slack="1"/>
<pin id="661" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="664" class="1005" name="sum_1_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="669" class="1005" name="m_result_addr_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="17" slack="1"/>
<pin id="671" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="m_result_addr_1 "/>
</bind>
</comp>

<comp id="677" class="1005" name="i_7_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="17" slack="0"/>
<pin id="679" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="685" class="1005" name="ptData32_assign_8_rec_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="17" slack="1"/>
<pin id="687" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ptData32_assign_8_rec "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="121"><net_src comp="68" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="70" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="68" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="70" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="72" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="80" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="92" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="96" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="157"><net_src comp="80" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="12" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="159"><net_src comp="96" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="165"><net_src comp="18" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="26" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="146" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="146" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="197"><net_src comp="20" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="207" pin="2"/><net_sink comp="132" pin=2"/></net>

<net id="223"><net_src comp="82" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="235"><net_src comp="82" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="247"><net_src comp="82" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="259"><net_src comp="82" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="260" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="271"><net_src comp="98" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="282"><net_src comp="82" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="290"><net_src comp="283" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="294"><net_src comp="98" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="305"><net_src comp="98" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="316"><net_src comp="26" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="323"><net_src comp="313" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="324"><net_src comp="317" pin="4"/><net_sink comp="207" pin=1"/></net>

<net id="325"><net_src comp="317" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="329"><net_src comp="82" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="82" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="341" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="352"><net_src comp="82" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="353" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="365"><net_src comp="224" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="371"><net_src comp="236" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="88" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="236" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="90" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="232" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="94" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="379" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="393"><net_src comp="220" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="385" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="248" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="404"><net_src comp="260" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="88" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="260" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="90" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="256" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="94" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="244" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="418" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="283" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="100" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="272" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="104" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="272" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="106" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="295" pin="4"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="295" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="104" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="295" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="106" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="306" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="306" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="104" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="306" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="106" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="462" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="279" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="487"><net_src comp="478" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="493"><net_src comp="330" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="100" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="330" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="509"><net_src comp="279" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="505" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="523"><net_src comp="313" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="341" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="533"><net_src comp="353" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="88" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="353" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="90" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="545"><net_src comp="349" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="94" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="541" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="555"><net_src comp="337" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="547" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="160" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="568"><net_src comp="373" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="576"><net_src comp="389" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="581"><net_src comp="172" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="589"><net_src comp="406" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="597"><net_src comp="422" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="602"><net_src comp="428" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="610"><net_src comp="440" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="615"><net_src comp="446" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="624"><net_src comp="456" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="632"><net_src comp="472" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="637"><net_src comp="184" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="642"><net_src comp="489" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="647"><net_src comp="192" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="652"><net_src comp="167" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="657"><net_src comp="179" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="662"><net_src comp="515" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="667"><net_src comp="519" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="672"><net_src comp="212" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="680"><net_src comp="535" pin="2"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="688"><net_src comp="551" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="341" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ReadEnablePort_0 | {1 6 7 10 11 }
	Port: WriteEnablePort_0 | {1 26 27 }
	Port: WriteDataPort_0 | {1 26 27 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		ptData32_assign_1_rec_cast : 1
		m_operand1_addr_1 : 2
		exitcond : 1
		i_3 : 1
		stg_58 : 2
	State 6
		ptData3_0_i_cast : 1
		ptData32_assign_4_rec : 2
	State 7
	State 8
	State 9
		ptData32_assign_3_rec_cast : 1
		m_operand2_addr_1 : 2
		exitcond1 : 1
		i_5 : 1
		stg_82 : 2
	State 10
		ptData3_0_i1_cast : 1
		ptData32_assign_7_rec : 2
	State 11
	State 12
	State 13
		next_mul1 : 1
		exitcond2 : 1
		i_6 : 1
		stg_103 : 2
	State 14
		j_cast : 1
		exitcond9 : 1
		j_1 : 1
		stg_114 : 2
	State 15
		k_cast : 1
		exitcond8 : 1
		k_1 : 1
		stg_127 : 2
		tmp_2 : 2
		tmp_2_cast : 3
		m_operand1_addr : 4
		m_operand1_load : 5
		next_mul : 1
		tmp_5 : 1
		tmp_5_cast : 2
		m_operand2_addr : 3
		m_operand2_load : 4
		tmp_1_cast : 1
		m_result_addr : 2
		stg_140 : 3
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		ptData32_assign_6_rec_cast : 1
		m_result_addr_1 : 2
		exitcond7 : 1
		i_7 : 1
		stg_161 : 2
	State 25
		ptData3_0_i2_cast : 1
		ptData32_assign_8_rec : 2
	State 26
		stg_171 : 1
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |             i_3_fu_373            |    0    |    0    |    17   |
|          |    ptData32_assign_4_rec_fu_389   |    0    |    0    |    17   |
|          |             i_5_fu_406            |    0    |    0    |    17   |
|          |    ptData32_assign_7_rec_fu_422   |    0    |    0    |    17   |
|          |          next_mul1_fu_428         |    0    |    0    |    17   |
|          |             i_6_fu_440            |    0    |    0    |    9    |
|          |             j_1_fu_456            |    0    |    0    |    9    |
|    add   |             k_1_fu_472            |    0    |    0    |    9    |
|          |            tmp_2_fu_478           |    0    |    0    |    17   |
|          |          next_mul_fu_489          |    0    |    0    |    17   |
|          |            tmp_5_fu_495           |    0    |    0    |    17   |
|          |            tmp_1_fu_505           |    0    |    0    |    17   |
|          |            sum_1_fu_519           |    0    |    0    |    32   |
|          |             i_7_fu_535            |    0    |    0    |    17   |
|          |    ptData32_assign_8_rec_fu_551   |    0    |    0    |    17   |
|----------|-----------------------------------|---------|---------|---------|
|          |          exitcond_fu_367          |    0    |    0    |    21   |
|          |            tmp_3_fu_379           |    0    |    0    |    21   |
|          |          exitcond1_fu_400         |    0    |    0    |    21   |
|          |            tmp_8_fu_412           |    0    |    0    |    21   |
|   icmp   |          exitcond2_fu_434         |    0    |    0    |    10   |
|          |          exitcond9_fu_450         |    0    |    0    |    10   |
|          |          exitcond8_fu_466         |    0    |    0    |    10   |
|          |          exitcond7_fu_529         |    0    |    0    |    21   |
|          |            tmp_s_fu_541           |    0    |    0    |    21   |
|----------|-----------------------------------|---------|---------|---------|
|    mul   |             grp_fu_515            |    4    |    45   |    21   |
|----------|-----------------------------------|---------|---------|---------|
|          |        grp_wirewrite_fu_116       |    0    |    0    |    0    |
| wirewrite|        grp_wirewrite_fu_124       |    0    |    0    |    0    |
|          |        grp_wirewrite_fu_132       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |        grp_wireread_fu_140        |    0    |    0    |    0    |
| wireread |        grp_wireread_fu_146        |    0    |    0    |    0    |
|          |        grp_wireread_fu_153        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          | ptData32_assign_1_rec_cast_fu_362 |    0    |    0    |    0    |
|          |      ptData3_0_i_cast_fu_385      |    0    |    0    |    0    |
|          | ptData32_assign_3_rec_cast_fu_395 |    0    |    0    |    0    |
|          |      ptData3_0_i1_cast_fu_418     |    0    |    0    |    0    |
|          |           j_cast_fu_446           |    0    |    0    |    0    |
|   zext   |           k_cast_fu_462           |    0    |    0    |    0    |
|          |         tmp_2_cast_fu_484         |    0    |    0    |    0    |
|          |         tmp_5_cast_fu_500         |    0    |    0    |    0    |
|          |         tmp_1_cast_fu_510         |    0    |    0    |    0    |
|          | ptData32_assign_6_rec_cast_fu_524 |    0    |    0    |    0    |
|          |      ptData3_0_i2_cast_fu_547     |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    4    |    45   |   423   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         i_1_reg_256         |   17   |
|         i_2_reg_268         |    9   |
|         i_3_reg_565         |   17   |
|         i_4_reg_349         |   17   |
|         i_5_reg_586         |   17   |
|         i_6_reg_607         |    9   |
|         i_7_reg_677         |   17   |
|          i_reg_232          |   17   |
|         j_1_reg_621         |    9   |
|        j_cast_reg_612       |   17   |
|          j_reg_291          |    9   |
|         k_1_reg_629         |    9   |
|          k_reg_302          |    9   |
|  m_operand1_addr_1_reg_557  |   17   |
|   m_operand1_addr_reg_634   |   17   |
|   m_operand1_load_reg_649   |   32   |
|  m_operand2_addr_1_reg_578  |   17   |
|   m_operand2_addr_reg_644   |   17   |
|   m_operand2_load_reg_654   |   32   |
|   m_result_addr_1_reg_669   |   17   |
|      next_mul1_reg_599      |   17   |
|       next_mul_reg_639      |   17   |
|       phi_mul1_reg_279      |   17   |
|       phi_mul_reg_326       |   17   |
|ptData32_assign_1_rec_reg_220|   17   |
|ptData32_assign_3_rec_reg_244|   17   |
|ptData32_assign_4_rec_reg_573|   17   |
|ptData32_assign_6_rec_reg_337|   17   |
|ptData32_assign_7_rec_reg_594|   17   |
|ptData32_assign_8_rec_reg_685|   17   |
|        sum_1_reg_664        |   32   |
|         sum_reg_313         |   32   |
|        tmp_6_reg_659        |   32   |
+-----------------------------+--------+
|            Total            |   588  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|      grp_wirewrite_fu_116     |  p2  |   2  |   1  |    2   |
|      grp_wirewrite_fu_124     |  p2  |   2  |   1  |    2   |
|      grp_wirewrite_fu_132     |  p2  |   2  |  32  |   64   ||    32   |
|       grp_access_fu_167       |  p0  |   3  |  17  |   51   ||    17   |
|       grp_access_fu_179       |  p0  |   3  |  17  |   51   ||    17   |
|       grp_access_fu_207       |  p0  |   2  |  17  |   34   ||    17   |
| ptData32_assign_1_rec_reg_220 |  p0  |   2  |  17  |   34   ||    17   |
|           i_reg_232           |  p0  |   2  |  17  |   34   ||    17   |
| ptData32_assign_3_rec_reg_244 |  p0  |   2  |  17  |   34   ||    17   |
|          i_1_reg_256          |  p0  |   2  |  17  |   34   ||    17   |
|        phi_mul1_reg_279       |  p0  |   2  |  17  |   34   ||    17   |
|          sum_reg_313          |  p0  |   2  |  32  |   64   ||    32   |
| ptData32_assign_6_rec_reg_337 |  p0  |   2  |  17  |   34   ||    17   |
|          i_4_reg_349          |  p0  |   2  |  17  |   34   ||    17   |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   506  || 20.1315 ||   234   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   45   |   423  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   234  |
|  Register |    -   |    -   |   588  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   20   |   633  |   657  |
+-----------+--------+--------+--------+--------+
