
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000022d8  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000454  20400000  004022d8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  2 .bss          000002c8  20400458  00402730  00020454  2**3
                  ALLOC
  3 .stack        00002000  20400720  004029f8  00020454  2**0
                  ALLOC
  4 .heap         00000200  20402720  004049f8  00020454  2**0
                  ALLOC
  5 .ARM.attributes 0000002e  00000000  00000000  00020454  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020482  2**0
                  CONTENTS, READONLY
  7 .debug_info   000162cc  00000000  00000000  000204db  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000032e2  00000000  00000000  000367a7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000528e  00000000  00000000  00039a89  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000820  00000000  00000000  0003ed17  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000860  00000000  00000000  0003f537  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00020a7e  00000000  00000000  0003fd97  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000dfed  00000000  00000000  00060815  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0008f838  00000000  00000000  0006e802  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001478  00000000  00000000  000fe03c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	20 27 40 20 05 0f 40 00 01 0f 40 00 01 0f 40 00      '@ ..@...@...@.
  400010:	01 0f 40 00 01 0f 40 00 01 0f 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	01 0f 40 00 01 0f 40 00 00 00 00 00 01 0f 40 00     ..@...@.......@.
  40003c:	01 0f 40 00 01 0f 40 00 01 0f 40 00 01 0f 40 00     ..@...@...@...@.
  40004c:	01 0f 40 00 01 0f 40 00 01 0f 40 00 01 0f 40 00     ..@...@...@...@.
  40005c:	01 0f 40 00 01 0f 40 00 00 00 00 00 29 0d 40 00     ..@...@.....).@.
  40006c:	3d 0d 40 00 51 0d 40 00 01 0f 40 00 01 0f 40 00     =.@.Q.@...@...@.
  40007c:	01 0f 40 00 65 0d 40 00 79 0d 40 00 01 0f 40 00     ..@.e.@.y.@...@.
  40008c:	01 0f 40 00 01 0f 40 00 01 0f 40 00 01 0f 40 00     ..@...@...@...@.
  40009c:	01 0f 40 00 01 0f 40 00 01 0f 40 00 01 0f 40 00     ..@...@...@...@.
  4000ac:	01 0f 40 00 01 0f 40 00 01 0f 40 00 01 0f 40 00     ..@...@...@...@.
  4000bc:	01 0f 40 00 01 0f 40 00 01 0f 40 00 01 0f 40 00     ..@...@...@...@.
  4000cc:	01 0f 40 00 00 00 00 00 01 0f 40 00 00 00 00 00     ..@.......@.....
  4000dc:	01 0f 40 00 01 0f 40 00 01 0f 40 00 01 0f 40 00     ..@...@...@...@.
  4000ec:	01 0f 40 00 01 0f 40 00 01 0f 40 00 01 0f 40 00     ..@...@...@...@.
  4000fc:	01 0f 40 00 01 0f 40 00 01 0f 40 00 01 0f 40 00     ..@...@...@...@.
  40010c:	01 0f 40 00 01 0f 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 01 0f 40 00 01 0f 40 00 01 0f 40 00     ......@...@...@.
  40012c:	01 0f 40 00 01 0f 40 00 00 00 00 00 01 0f 40 00     ..@...@.......@.
  40013c:	01 0f 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400458 	.word	0x20400458
  40015c:	00000000 	.word	0x00000000
  400160:	004022d8 	.word	0x004022d8

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004022d8 	.word	0x004022d8
  4001a0:	2040045c 	.word	0x2040045c
  4001a4:	004022d8 	.word	0x004022d8
  4001a8:	00000000 	.word	0x00000000

004001ac <rtt_init>:
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  4001ac:	4b03      	ldr	r3, [pc, #12]	; (4001bc <rtt_init+0x10>)
  4001ae:	681b      	ldr	r3, [r3, #0]
  4001b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
  4001b4:	4319      	orrs	r1, r3
  4001b6:	6001      	str	r1, [r0, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
}
  4001b8:	2000      	movs	r0, #0
  4001ba:	4770      	bx	lr
  4001bc:	20400474 	.word	0x20400474

004001c0 <rtt_sel_source>:
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
	if(is_rtc_sel) {
  4001c0:	b941      	cbnz	r1, 4001d4 <rtt_sel_source+0x14>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  4001c2:	4a09      	ldr	r2, [pc, #36]	; (4001e8 <rtt_sel_source+0x28>)
  4001c4:	6813      	ldr	r3, [r2, #0]
  4001c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  4001ca:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001cc:	6802      	ldr	r2, [r0, #0]
  4001ce:	4313      	orrs	r3, r2
  4001d0:	6003      	str	r3, [r0, #0]
  4001d2:	4770      	bx	lr
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  4001d4:	4a04      	ldr	r2, [pc, #16]	; (4001e8 <rtt_sel_source+0x28>)
  4001d6:	6813      	ldr	r3, [r2, #0]
  4001d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4001dc:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  4001de:	6802      	ldr	r2, [r0, #0]
  4001e0:	4313      	orrs	r3, r2
  4001e2:	6003      	str	r3, [r0, #0]
  4001e4:	4770      	bx	lr
  4001e6:	bf00      	nop
  4001e8:	20400474 	.word	0x20400474

004001ec <rtt_disable_interrupt>:
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
	uint32_t temp = 0;

	temp = p_rtt->RTT_MR;
  4001ec:	6803      	ldr	r3, [r0, #0]
	temp &= (~ul_sources);
  4001ee:	ea23 0101 	bic.w	r1, r3, r1
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4001f2:	4b02      	ldr	r3, [pc, #8]	; (4001fc <rtt_disable_interrupt+0x10>)
  4001f4:	681b      	ldr	r3, [r3, #0]
  4001f6:	4319      	orrs	r1, r3
#endif
	p_rtt->RTT_MR = temp;
  4001f8:	6001      	str	r1, [r0, #0]
  4001fa:	4770      	bx	lr
  4001fc:	20400474 	.word	0x20400474

00400200 <rtt_read_timer_value>:
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
	uint32_t rtt_val = p_rtt->RTT_VR;
  400200:	6882      	ldr	r2, [r0, #8]

	while (rtt_val != p_rtt->RTT_VR) {
  400202:	6883      	ldr	r3, [r0, #8]
  400204:	429a      	cmp	r2, r3
  400206:	d003      	beq.n	400210 <rtt_read_timer_value+0x10>
		rtt_val = p_rtt->RTT_VR;
  400208:	6882      	ldr	r2, [r0, #8]
	while (rtt_val != p_rtt->RTT_VR) {
  40020a:	6883      	ldr	r3, [r0, #8]
  40020c:	4293      	cmp	r3, r2
  40020e:	d1fb      	bne.n	400208 <rtt_read_timer_value+0x8>
	}

	return rtt_val;
}
  400210:	4618      	mov	r0, r3
  400212:	4770      	bx	lr

00400214 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400214:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400216:	4b07      	ldr	r3, [pc, #28]	; (400234 <spi_enable_clock+0x20>)
  400218:	4298      	cmp	r0, r3
  40021a:	d003      	beq.n	400224 <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  40021c:	4b06      	ldr	r3, [pc, #24]	; (400238 <spi_enable_clock+0x24>)
  40021e:	4298      	cmp	r0, r3
  400220:	d004      	beq.n	40022c <spi_enable_clock+0x18>
  400222:	bd08      	pop	{r3, pc}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400224:	2015      	movs	r0, #21
  400226:	4b05      	ldr	r3, [pc, #20]	; (40023c <spi_enable_clock+0x28>)
  400228:	4798      	blx	r3
  40022a:	bd08      	pop	{r3, pc}
  40022c:	202a      	movs	r0, #42	; 0x2a
  40022e:	4b03      	ldr	r3, [pc, #12]	; (40023c <spi_enable_clock+0x28>)
  400230:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400232:	e7f6      	b.n	400222 <spi_enable_clock+0xe>
  400234:	40008000 	.word	0x40008000
  400238:	40058000 	.word	0x40058000
  40023c:	00400ead 	.word	0x00400ead

00400240 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400240:	6843      	ldr	r3, [r0, #4]
  400242:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  400246:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400248:	6843      	ldr	r3, [r0, #4]
  40024a:	0409      	lsls	r1, r1, #16
  40024c:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400250:	4319      	orrs	r1, r3
  400252:	6041      	str	r1, [r0, #4]
  400254:	4770      	bx	lr

00400256 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400256:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  400258:	f643 2499 	movw	r4, #15001	; 0x3a99
  40025c:	6905      	ldr	r5, [r0, #16]
  40025e:	f015 0f02 	tst.w	r5, #2
  400262:	d103      	bne.n	40026c <spi_write+0x16>
		if (!timeout--) {
  400264:	3c01      	subs	r4, #1
  400266:	d1f9      	bne.n	40025c <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  400268:	2001      	movs	r0, #1
  40026a:	e00c      	b.n	400286 <spi_write+0x30>
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  40026c:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40026e:	f014 0f02 	tst.w	r4, #2
  400272:	d006      	beq.n	400282 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  400274:	0412      	lsls	r2, r2, #16
  400276:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  40027a:	4311      	orrs	r1, r2
		if (uc_last) {
  40027c:	b10b      	cbz	r3, 400282 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  40027e:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  400282:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  400284:	2000      	movs	r0, #0
}
  400286:	bc30      	pop	{r4, r5}
  400288:	4770      	bx	lr

0040028a <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  40028a:	b932      	cbnz	r2, 40029a <spi_set_clock_polarity+0x10>
  40028c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  400290:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400292:	f023 0301 	bic.w	r3, r3, #1
  400296:	6303      	str	r3, [r0, #48]	; 0x30
  400298:	4770      	bx	lr
  40029a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  40029e:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002a0:	f043 0301 	orr.w	r3, r3, #1
  4002a4:	6303      	str	r3, [r0, #48]	; 0x30
  4002a6:	4770      	bx	lr

004002a8 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4002a8:	b932      	cbnz	r2, 4002b8 <spi_set_clock_phase+0x10>
  4002aa:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4002ae:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002b0:	f023 0302 	bic.w	r3, r3, #2
  4002b4:	6303      	str	r3, [r0, #48]	; 0x30
  4002b6:	4770      	bx	lr
  4002b8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4002bc:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002be:	f043 0302 	orr.w	r3, r3, #2
  4002c2:	6303      	str	r3, [r0, #48]	; 0x30
  4002c4:	4770      	bx	lr

004002c6 <spi_configure_cs_behavior>:
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4002c6:	2a04      	cmp	r2, #4
  4002c8:	d003      	beq.n	4002d2 <spi_configure_cs_behavior+0xc>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4002ca:	b16a      	cbz	r2, 4002e8 <spi_configure_cs_behavior+0x22>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  4002cc:	2a08      	cmp	r2, #8
  4002ce:	d016      	beq.n	4002fe <spi_configure_cs_behavior+0x38>
  4002d0:	4770      	bx	lr
  4002d2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002d6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002d8:	f023 0308 	bic.w	r3, r3, #8
  4002dc:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4002de:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002e0:	f043 0304 	orr.w	r3, r3, #4
  4002e4:	6303      	str	r3, [r0, #48]	; 0x30
  4002e6:	4770      	bx	lr
  4002e8:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4002ec:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002ee:	f023 0308 	bic.w	r3, r3, #8
  4002f2:	6303      	str	r3, [r0, #48]	; 0x30
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  4002f4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002f6:	f023 0304 	bic.w	r3, r3, #4
  4002fa:	6303      	str	r3, [r0, #48]	; 0x30
  4002fc:	4770      	bx	lr
  4002fe:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400302:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400304:	f043 0308 	orr.w	r3, r3, #8
  400308:	6303      	str	r3, [r0, #48]	; 0x30
	}
}
  40030a:	e7e1      	b.n	4002d0 <spi_configure_cs_behavior+0xa>

0040030c <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  40030c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400310:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400312:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400316:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400318:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40031a:	431a      	orrs	r2, r3
  40031c:	630a      	str	r2, [r1, #48]	; 0x30
  40031e:	4770      	bx	lr

00400320 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  400320:	1e43      	subs	r3, r0, #1
  400322:	4419      	add	r1, r3
  400324:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400328:	1e43      	subs	r3, r0, #1
  40032a:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  40032c:	bf94      	ite	ls
  40032e:	b200      	sxthls	r0, r0
		return -1;
  400330:	f04f 30ff 	movhi.w	r0, #4294967295
}
  400334:	4770      	bx	lr

00400336 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400336:	b17a      	cbz	r2, 400358 <spi_set_baudrate_div+0x22>
{
  400338:	b410      	push	{r4}
  40033a:	4614      	mov	r4, r2
  40033c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400340:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400342:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  400346:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400348:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40034a:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  40034e:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  400350:	2000      	movs	r0, #0
}
  400352:	f85d 4b04 	ldr.w	r4, [sp], #4
  400356:	4770      	bx	lr
        return -1;
  400358:	f04f 30ff 	mov.w	r0, #4294967295
  40035c:	4770      	bx	lr
	...

00400360 <gfx_mono_set_framebuffer>:
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
	fbpointer = framebuffer;
  400360:	4b01      	ldr	r3, [pc, #4]	; (400368 <gfx_mono_set_framebuffer+0x8>)
  400362:	6018      	str	r0, [r3, #0]
  400364:	4770      	bx	lr
  400366:	bf00      	nop
  400368:	20400478 	.word	0x20400478

0040036c <gfx_mono_framebuffer_put_byte>:
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  40036c:	4b02      	ldr	r3, [pc, #8]	; (400378 <gfx_mono_framebuffer_put_byte+0xc>)
  40036e:	681b      	ldr	r3, [r3, #0]
  400370:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
  400374:	5442      	strb	r2, [r0, r1]
  400376:	4770      	bx	lr
  400378:	20400478 	.word	0x20400478

0040037c <gfx_mono_framebuffer_get_byte>:
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  40037c:	4b02      	ldr	r3, [pc, #8]	; (400388 <gfx_mono_framebuffer_get_byte+0xc>)
  40037e:	681b      	ldr	r3, [r3, #0]
  400380:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
}
  400384:	5c40      	ldrb	r0, [r0, r1]
  400386:	4770      	bx	lr
  400388:	20400478 	.word	0x20400478

0040038c <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  40038c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400390:	1884      	adds	r4, r0, r2
  400392:	2c80      	cmp	r4, #128	; 0x80
  400394:	dd02      	ble.n	40039c <gfx_mono_generic_draw_horizontal_line+0x10>
		length = GFX_MONO_LCD_WIDTH - x;
  400396:	f1c0 0480 	rsb	r4, r0, #128	; 0x80
  40039a:	b2e2      	uxtb	r2, r4
	}

	page = y / 8;
	pixelmask = (1 << (y - (page * 8)));

	if (length == 0) {
  40039c:	b322      	cbz	r2, 4003e8 <gfx_mono_generic_draw_horizontal_line+0x5c>
	page = y / 8;
  40039e:	08cd      	lsrs	r5, r1, #3
	pixelmask = (1 << (y - (page * 8)));
  4003a0:	eba1 01c5 	sub.w	r1, r1, r5, lsl #3
  4003a4:	2601      	movs	r6, #1
  4003a6:	fa06 f101 	lsl.w	r1, r6, r1
  4003aa:	b2ce      	uxtb	r6, r1
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  4003ac:	2b01      	cmp	r3, #1
  4003ae:	d01d      	beq.n	4003ec <gfx_mono_generic_draw_horizontal_line+0x60>
  4003b0:	2b00      	cmp	r3, #0
  4003b2:	d035      	beq.n	400420 <gfx_mono_generic_draw_horizontal_line+0x94>
  4003b4:	2b02      	cmp	r3, #2
  4003b6:	d117      	bne.n	4003e8 <gfx_mono_generic_draw_horizontal_line+0x5c>
  4003b8:	3801      	subs	r0, #1
  4003ba:	b2c7      	uxtb	r7, r0
  4003bc:	19d4      	adds	r4, r2, r7
  4003be:	b2e4      	uxtb	r4, r4
		}
		break;

	case GFX_PIXEL_XOR:
		while (length-- > 0) {
			temp = gfx_mono_get_byte(page, x + length);
  4003c0:	f8df a090 	ldr.w	sl, [pc, #144]	; 400454 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp ^= pixelmask;
			gfx_mono_put_byte(page, x + length, temp);
  4003c4:	f04f 0900 	mov.w	r9, #0
  4003c8:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400458 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  4003cc:	4621      	mov	r1, r4
  4003ce:	4628      	mov	r0, r5
  4003d0:	47d0      	blx	sl
			temp ^= pixelmask;
  4003d2:	ea86 0200 	eor.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  4003d6:	464b      	mov	r3, r9
  4003d8:	b2d2      	uxtb	r2, r2
  4003da:	4621      	mov	r1, r4
  4003dc:	4628      	mov	r0, r5
  4003de:	47c0      	blx	r8
  4003e0:	3c01      	subs	r4, #1
  4003e2:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  4003e4:	42bc      	cmp	r4, r7
  4003e6:	d1f1      	bne.n	4003cc <gfx_mono_generic_draw_horizontal_line+0x40>
  4003e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4003ec:	3801      	subs	r0, #1
  4003ee:	b2c7      	uxtb	r7, r0
  4003f0:	19d4      	adds	r4, r2, r7
  4003f2:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  4003f4:	f8df a05c 	ldr.w	sl, [pc, #92]	; 400454 <gfx_mono_generic_draw_horizontal_line+0xc8>
			gfx_mono_put_byte(page, x + length, temp);
  4003f8:	f04f 0900 	mov.w	r9, #0
  4003fc:	f8df 8058 	ldr.w	r8, [pc, #88]	; 400458 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400400:	4621      	mov	r1, r4
  400402:	4628      	mov	r0, r5
  400404:	47d0      	blx	sl
			temp |= pixelmask;
  400406:	ea46 0200 	orr.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40040a:	464b      	mov	r3, r9
  40040c:	b2d2      	uxtb	r2, r2
  40040e:	4621      	mov	r1, r4
  400410:	4628      	mov	r0, r5
  400412:	47c0      	blx	r8
  400414:	3c01      	subs	r4, #1
  400416:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  400418:	42bc      	cmp	r4, r7
  40041a:	d1f1      	bne.n	400400 <gfx_mono_generic_draw_horizontal_line+0x74>
  40041c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400420:	3801      	subs	r0, #1
  400422:	b2c7      	uxtb	r7, r0
  400424:	19d4      	adds	r4, r2, r7
  400426:	b2e4      	uxtb	r4, r4
			temp = gfx_mono_get_byte(page, x + length);
  400428:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400454 <gfx_mono_generic_draw_horizontal_line+0xc8>
			temp &= ~pixelmask;
  40042c:	43ce      	mvns	r6, r1
			gfx_mono_put_byte(page, x + length, temp);
  40042e:	f8df 9028 	ldr.w	r9, [pc, #40]	; 400458 <gfx_mono_generic_draw_horizontal_line+0xcc>
			temp = gfx_mono_get_byte(page, x + length);
  400432:	4621      	mov	r1, r4
  400434:	4628      	mov	r0, r5
  400436:	47c0      	blx	r8
			temp &= ~pixelmask;
  400438:	ea06 0200 	and.w	r2, r6, r0
			gfx_mono_put_byte(page, x + length, temp);
  40043c:	2300      	movs	r3, #0
  40043e:	b2d2      	uxtb	r2, r2
  400440:	4621      	mov	r1, r4
  400442:	4628      	mov	r0, r5
  400444:	47c8      	blx	r9
  400446:	3c01      	subs	r4, #1
  400448:	b2e4      	uxtb	r4, r4
		while (length-- > 0) {
  40044a:	42bc      	cmp	r4, r7
  40044c:	d1f1      	bne.n	400432 <gfx_mono_generic_draw_horizontal_line+0xa6>
  40044e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400452:	bf00      	nop
  400454:	0040068d 	.word	0x0040068d
  400458:	00400589 	.word	0x00400589

0040045c <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  40045c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400460:	f89d 7020 	ldrb.w	r7, [sp, #32]
	if (height == 0) {
  400464:	b18b      	cbz	r3, 40048a <gfx_mono_generic_draw_filled_rect+0x2e>
  400466:	461c      	mov	r4, r3
  400468:	4690      	mov	r8, r2
  40046a:	4606      	mov	r6, r0
  40046c:	1e4d      	subs	r5, r1, #1
  40046e:	b2ed      	uxtb	r5, r5
  400470:	442c      	add	r4, r5
  400472:	b2e4      	uxtb	r4, r4
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400474:	f8df 9018 	ldr.w	r9, [pc, #24]	; 400490 <gfx_mono_generic_draw_filled_rect+0x34>
  400478:	463b      	mov	r3, r7
  40047a:	4642      	mov	r2, r8
  40047c:	4621      	mov	r1, r4
  40047e:	4630      	mov	r0, r6
  400480:	47c8      	blx	r9
  400482:	3c01      	subs	r4, #1
  400484:	b2e4      	uxtb	r4, r4
	while (height-- > 0) {
  400486:	42ac      	cmp	r4, r5
  400488:	d1f6      	bne.n	400478 <gfx_mono_generic_draw_filled_rect+0x1c>
  40048a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40048e:	bf00      	nop
  400490:	0040038d 	.word	0x0040038d

00400494 <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400494:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400498:	b083      	sub	sp, #12
  40049a:	4604      	mov	r4, r0
  40049c:	4688      	mov	r8, r1
  40049e:	4691      	mov	r9, r2
  4004a0:	469b      	mov	fp, r3
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  4004a2:	7a5b      	ldrb	r3, [r3, #9]
  4004a4:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4004a8:	2100      	movs	r1, #0
  4004aa:	9100      	str	r1, [sp, #0]
  4004ac:	4649      	mov	r1, r9
  4004ae:	4640      	mov	r0, r8
  4004b0:	4d21      	ldr	r5, [pc, #132]	; (400538 <gfx_mono_draw_char+0xa4>)
  4004b2:	47a8      	blx	r5
			GFX_PIXEL_CLR);

	switch (font->type) {
  4004b4:	f89b 3000 	ldrb.w	r3, [fp]
  4004b8:	b113      	cbz	r3, 4004c0 <gfx_mono_draw_char+0x2c>
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
	}
}
  4004ba:	b003      	add	sp, #12
  4004bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  4004c0:	f89b 2008 	ldrb.w	r2, [fp, #8]
  4004c4:	08d3      	lsrs	r3, r2, #3
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  4004c6:	f012 0f07 	tst.w	r2, #7
		char_row_size++;
  4004ca:	bf18      	it	ne
  4004cc:	3301      	addne	r3, #1
	glyph_data_offset = char_row_size * font->height *
  4004ce:	f89b a009 	ldrb.w	sl, [fp, #9]
			((uint8_t)ch - font->first_char);
  4004d2:	f89b 700a 	ldrb.w	r7, [fp, #10]
  4004d6:	1be7      	subs	r7, r4, r7
	glyph_data_offset = char_row_size * font->height *
  4004d8:	fb17 f70a 	smulbb	r7, r7, sl
  4004dc:	fb17 f703 	smulbb	r7, r7, r3
	glyph_data = font->data.progmem + glyph_data_offset;
  4004e0:	f8db 3004 	ldr.w	r3, [fp, #4]
  4004e4:	fa13 f787 	uxtah	r7, r3, r7
  4004e8:	e01f      	b.n	40052a <gfx_mono_draw_char+0x96>
			glyph_byte <<= 1;
  4004ea:	0064      	lsls	r4, r4, #1
  4004ec:	b2e4      	uxtb	r4, r4
  4004ee:	3501      	adds	r5, #1
		for (i = 0; i < pixelsToDraw; i++) {
  4004f0:	b2eb      	uxtb	r3, r5
  4004f2:	429e      	cmp	r6, r3
  4004f4:	d910      	bls.n	400518 <gfx_mono_draw_char+0x84>
  4004f6:	b2eb      	uxtb	r3, r5
  4004f8:	eb08 0003 	add.w	r0, r8, r3
  4004fc:	b2c0      	uxtb	r0, r0
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  4004fe:	f013 0f07 	tst.w	r3, #7
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400502:	bf08      	it	eq
  400504:	f817 4b01 	ldrbeq.w	r4, [r7], #1
			if ((glyph_byte & 0x80)) {
  400508:	f014 0f80 	tst.w	r4, #128	; 0x80
  40050c:	d0ed      	beq.n	4004ea <gfx_mono_draw_char+0x56>
				gfx_mono_draw_pixel(inc_x, inc_y,
  40050e:	2201      	movs	r2, #1
  400510:	4649      	mov	r1, r9
  400512:	4b0a      	ldr	r3, [pc, #40]	; (40053c <gfx_mono_draw_char+0xa8>)
  400514:	4798      	blx	r3
  400516:	e7e8      	b.n	4004ea <gfx_mono_draw_char+0x56>
		inc_y += 1;
  400518:	f109 0901 	add.w	r9, r9, #1
  40051c:	fa5f f989 	uxtb.w	r9, r9
		rows_left--;
  400520:	f10a 3aff 	add.w	sl, sl, #4294967295
	} while (rows_left > 0);
  400524:	f01a 0aff 	ands.w	sl, sl, #255	; 0xff
  400528:	d0c7      	beq.n	4004ba <gfx_mono_draw_char+0x26>
		uint8_t pixelsToDraw = font->width;
  40052a:	f89b 6008 	ldrb.w	r6, [fp, #8]
		for (i = 0; i < pixelsToDraw; i++) {
  40052e:	2e00      	cmp	r6, #0
  400530:	d0f2      	beq.n	400518 <gfx_mono_draw_char+0x84>
  400532:	2500      	movs	r5, #0
  400534:	462c      	mov	r4, r5
  400536:	e7de      	b.n	4004f6 <gfx_mono_draw_char+0x62>
  400538:	0040045d 	.word	0x0040045d
  40053c:	00400629 	.word	0x00400629

00400540 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  400540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400544:	4604      	mov	r4, r0
  400546:	4690      	mov	r8, r2
  400548:	461d      	mov	r5, r3
  40054a:	4689      	mov	r9, r1
			x = start_of_string_position_x;
			y += font->height + 1;
		} else if (*str == '\r') {
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  40054c:	4f0d      	ldr	r7, [pc, #52]	; (400584 <gfx_mono_draw_string+0x44>)
			x = start_of_string_position_x;
  40054e:	460e      	mov	r6, r1
  400550:	e008      	b.n	400564 <gfx_mono_draw_string+0x24>
			y += font->height + 1;
  400552:	7a6a      	ldrb	r2, [r5, #9]
  400554:	3201      	adds	r2, #1
  400556:	4442      	add	r2, r8
  400558:	fa5f f882 	uxtb.w	r8, r2
			x = start_of_string_position_x;
  40055c:	46b1      	mov	r9, r6
			x += font->width;
		}
	} while (*(++str));
  40055e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  400562:	b16b      	cbz	r3, 400580 <gfx_mono_draw_string+0x40>
		if (*str == '\n') {
  400564:	7820      	ldrb	r0, [r4, #0]
  400566:	280a      	cmp	r0, #10
  400568:	d0f3      	beq.n	400552 <gfx_mono_draw_string+0x12>
		} else if (*str == '\r') {
  40056a:	280d      	cmp	r0, #13
  40056c:	d0f7      	beq.n	40055e <gfx_mono_draw_string+0x1e>
			gfx_mono_draw_char(*str, x, y, font);
  40056e:	462b      	mov	r3, r5
  400570:	4642      	mov	r2, r8
  400572:	4649      	mov	r1, r9
  400574:	47b8      	blx	r7
			x += font->width;
  400576:	7a2b      	ldrb	r3, [r5, #8]
  400578:	4499      	add	r9, r3
  40057a:	fa5f f989 	uxtb.w	r9, r9
  40057e:	e7ee      	b.n	40055e <gfx_mono_draw_string+0x1e>
}
  400580:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400584:	00400495 	.word	0x00400495

00400588 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  400588:	b570      	push	{r4, r5, r6, lr}
  40058a:	4604      	mov	r4, r0
  40058c:	460d      	mov	r5, r1
  40058e:	4616      	mov	r6, r2
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  400590:	b91b      	cbnz	r3, 40059a <gfx_mono_ssd1306_put_byte+0x12>
  400592:	4b0d      	ldr	r3, [pc, #52]	; (4005c8 <gfx_mono_ssd1306_put_byte+0x40>)
  400594:	4798      	blx	r3
  400596:	42b0      	cmp	r0, r6
  400598:	d015      	beq.n	4005c6 <gfx_mono_ssd1306_put_byte+0x3e>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  40059a:	4632      	mov	r2, r6
  40059c:	4629      	mov	r1, r5
  40059e:	4620      	mov	r0, r4
  4005a0:	4b0a      	ldr	r3, [pc, #40]	; (4005cc <gfx_mono_ssd1306_put_byte+0x44>)
  4005a2:	4798      	blx	r3
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  4005a4:	f004 000f 	and.w	r0, r4, #15
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  4005a8:	f040 00b0 	orr.w	r0, r0, #176	; 0xb0
  4005ac:	4c08      	ldr	r4, [pc, #32]	; (4005d0 <gfx_mono_ssd1306_put_byte+0x48>)
  4005ae:	47a0      	blx	r4
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
	// Make sure the address is 7 bits
	address &= 0x7F;
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4005b0:	f3c5 1002 	ubfx	r0, r5, #4, #3
  4005b4:	f040 0010 	orr.w	r0, r0, #16
  4005b8:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4005ba:	f005 000f 	and.w	r0, r5, #15
  4005be:	47a0      	blx	r4
#endif

	ssd1306_set_page_address(page);
	ssd1306_set_column_address(column);

	ssd1306_write_data(data);
  4005c0:	4630      	mov	r0, r6
  4005c2:	4b04      	ldr	r3, [pc, #16]	; (4005d4 <gfx_mono_ssd1306_put_byte+0x4c>)
  4005c4:	4798      	blx	r3
  4005c6:	bd70      	pop	{r4, r5, r6, pc}
  4005c8:	0040037d 	.word	0x0040037d
  4005cc:	0040036d 	.word	0x0040036d
  4005d0:	00400699 	.word	0x00400699
  4005d4:	004008b9 	.word	0x004008b9

004005d8 <gfx_mono_ssd1306_init>:
{
  4005d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	gfx_mono_set_framebuffer(framebuffer);
  4005dc:	480d      	ldr	r0, [pc, #52]	; (400614 <gfx_mono_ssd1306_init+0x3c>)
  4005de:	4b0e      	ldr	r3, [pc, #56]	; (400618 <gfx_mono_ssd1306_init+0x40>)
  4005e0:	4798      	blx	r3
	ssd1306_init();
  4005e2:	4b0e      	ldr	r3, [pc, #56]	; (40061c <gfx_mono_ssd1306_init+0x44>)
  4005e4:	4798      	blx	r3
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
	// Make sure address is 6 bits
	address &= 0x3F;
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4005e6:	2040      	movs	r0, #64	; 0x40
  4005e8:	4b0d      	ldr	r3, [pc, #52]	; (400620 <gfx_mono_ssd1306_init+0x48>)
  4005ea:	4798      	blx	r3
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  4005ec:	2500      	movs	r5, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4005ee:	f04f 0801 	mov.w	r8, #1
  4005f2:	462f      	mov	r7, r5
  4005f4:	4e0b      	ldr	r6, [pc, #44]	; (400624 <gfx_mono_ssd1306_init+0x4c>)
{
  4005f6:	2400      	movs	r4, #0
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  4005f8:	4643      	mov	r3, r8
  4005fa:	463a      	mov	r2, r7
  4005fc:	b2e1      	uxtb	r1, r4
  4005fe:	4628      	mov	r0, r5
  400600:	47b0      	blx	r6
  400602:	3401      	adds	r4, #1
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  400604:	2c80      	cmp	r4, #128	; 0x80
  400606:	d1f7      	bne.n	4005f8 <gfx_mono_ssd1306_init+0x20>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  400608:	3501      	adds	r5, #1
  40060a:	b2ed      	uxtb	r5, r5
  40060c:	2d04      	cmp	r5, #4
  40060e:	d1f2      	bne.n	4005f6 <gfx_mono_ssd1306_init+0x1e>
  400610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400614:	2040047c 	.word	0x2040047c
  400618:	00400361 	.word	0x00400361
  40061c:	004006d9 	.word	0x004006d9
  400620:	00400699 	.word	0x00400699
  400624:	00400589 	.word	0x00400589

00400628 <gfx_mono_ssd1306_draw_pixel>:
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  400628:	09c3      	lsrs	r3, r0, #7
  40062a:	d12a      	bne.n	400682 <gfx_mono_ssd1306_draw_pixel+0x5a>
  40062c:	291f      	cmp	r1, #31
  40062e:	d828      	bhi.n	400682 <gfx_mono_ssd1306_draw_pixel+0x5a>
{
  400630:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400634:	4614      	mov	r4, r2
  400636:	4605      	mov	r5, r0
	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  400638:	08ce      	lsrs	r6, r1, #3
	pixel_mask = (1 << (y - (page * 8)));
  40063a:	eba1 01c6 	sub.w	r1, r1, r6, lsl #3
  40063e:	2201      	movs	r2, #1
  400640:	fa02 f701 	lsl.w	r7, r2, r1
  400644:	fa5f f887 	uxtb.w	r8, r7
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  400648:	4601      	mov	r1, r0
  40064a:	4630      	mov	r0, r6
  40064c:	4b0d      	ldr	r3, [pc, #52]	; (400684 <gfx_mono_ssd1306_draw_pixel+0x5c>)
  40064e:	4798      	blx	r3
  400650:	4602      	mov	r2, r0
	switch (color) {
  400652:	2c01      	cmp	r4, #1
  400654:	d009      	beq.n	40066a <gfx_mono_ssd1306_draw_pixel+0x42>
  400656:	b164      	cbz	r4, 400672 <gfx_mono_ssd1306_draw_pixel+0x4a>
  400658:	2c02      	cmp	r4, #2
  40065a:	d00e      	beq.n	40067a <gfx_mono_ssd1306_draw_pixel+0x52>
	gfx_mono_put_byte(page, x, pixel_value);
  40065c:	2300      	movs	r3, #0
  40065e:	4629      	mov	r1, r5
  400660:	4630      	mov	r0, r6
  400662:	4c09      	ldr	r4, [pc, #36]	; (400688 <gfx_mono_ssd1306_draw_pixel+0x60>)
  400664:	47a0      	blx	r4
  400666:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		pixel_value |= pixel_mask;
  40066a:	ea48 0200 	orr.w	r2, r8, r0
  40066e:	b2d2      	uxtb	r2, r2
		break;
  400670:	e7f4      	b.n	40065c <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value &= ~pixel_mask;
  400672:	ea20 0207 	bic.w	r2, r0, r7
  400676:	b2d2      	uxtb	r2, r2
		break;
  400678:	e7f0      	b.n	40065c <gfx_mono_ssd1306_draw_pixel+0x34>
		pixel_value ^= pixel_mask;
  40067a:	ea88 0200 	eor.w	r2, r8, r0
  40067e:	b2d2      	uxtb	r2, r2
		break;
  400680:	e7ec      	b.n	40065c <gfx_mono_ssd1306_draw_pixel+0x34>
  400682:	4770      	bx	lr
  400684:	0040037d 	.word	0x0040037d
  400688:	00400589 	.word	0x00400589

0040068c <gfx_mono_ssd1306_get_byte>:
{
  40068c:	b508      	push	{r3, lr}
	return gfx_mono_framebuffer_get_byte(page, column);
  40068e:	4b01      	ldr	r3, [pc, #4]	; (400694 <gfx_mono_ssd1306_get_byte+0x8>)
  400690:	4798      	blx	r3
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  400692:	bd08      	pop	{r3, pc}
  400694:	0040037d 	.word	0x0040037d

00400698 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  400698:	b538      	push	{r3, r4, r5, lr}
  40069a:	4605      	mov	r5, r0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40069c:	2208      	movs	r2, #8
  40069e:	4b09      	ldr	r3, [pc, #36]	; (4006c4 <ssd1306_write_command+0x2c>)
  4006a0:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(SSD1306_DC_PIN, false);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4006a2:	4c09      	ldr	r4, [pc, #36]	; (4006c8 <ssd1306_write_command+0x30>)
  4006a4:	2101      	movs	r1, #1
  4006a6:	4620      	mov	r0, r4
  4006a8:	4b08      	ldr	r3, [pc, #32]	; (4006cc <ssd1306_write_command+0x34>)
  4006aa:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  4006ac:	2301      	movs	r3, #1
  4006ae:	461a      	mov	r2, r3
  4006b0:	4629      	mov	r1, r5
  4006b2:	4620      	mov	r0, r4
  4006b4:	4c06      	ldr	r4, [pc, #24]	; (4006d0 <ssd1306_write_command+0x38>)
  4006b6:	47a0      	blx	r4
	delay_us(10);
  4006b8:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4006bc:	4b05      	ldr	r3, [pc, #20]	; (4006d4 <ssd1306_write_command+0x3c>)
  4006be:	4798      	blx	r3
  4006c0:	bd38      	pop	{r3, r4, r5, pc}
  4006c2:	bf00      	nop
  4006c4:	400e1000 	.word	0x400e1000
  4006c8:	40008000 	.word	0x40008000
  4006cc:	00400241 	.word	0x00400241
  4006d0:	00400257 	.word	0x00400257
  4006d4:	20400001 	.word	0x20400001

004006d8 <ssd1306_init>:
{
  4006d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4006dc:	4d66      	ldr	r5, [pc, #408]	; (400878 <ssd1306_init+0x1a0>)
  4006de:	f44f 3600 	mov.w	r6, #131072	; 0x20000
  4006e2:	612e      	str	r6, [r5, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4006e4:	f8c5 60a0 	str.w	r6, [r5, #160]	; 0xa0
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4006e8:	4b64      	ldr	r3, [pc, #400]	; (40087c <ssd1306_init+0x1a4>)
  4006ea:	2708      	movs	r7, #8
  4006ec:	611f      	str	r7, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4006ee:	f8c3 70a0 	str.w	r7, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4006f2:	666e      	str	r6, [r5, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4006f4:	f8c5 6090 	str.w	r6, [r5, #144]	; 0x90
		base->PIO_MDDR = mask;
  4006f8:	656e      	str	r6, [r5, #84]	; 0x54
		base->PIO_IFDR = mask;
  4006fa:	626e      	str	r6, [r5, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4006fc:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400700:	6f2a      	ldr	r2, [r5, #112]	; 0x70
  400702:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  400706:	672a      	str	r2, [r5, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400708:	6f6a      	ldr	r2, [r5, #116]	; 0x74
  40070a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
  40070e:	676a      	str	r2, [r5, #116]	; 0x74
		base->PIO_PUER = mask;
  400710:	665f      	str	r7, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400712:	f8c3 7090 	str.w	r7, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400716:	655f      	str	r7, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400718:	625f      	str	r7, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  40071a:	f8c3 7080 	str.w	r7, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  40071e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400720:	f022 0208 	bic.w	r2, r2, #8
  400724:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400726:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400728:	f022 0208 	bic.w	r2, r2, #8
  40072c:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  40072e:	601f      	str	r7, [r3, #0]
  400730:	602e      	str	r6, [r5, #0]
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400732:	631f      	str	r7, [r3, #48]	; 0x30
  400734:	632e      	str	r6, [r5, #48]	; 0x30
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400736:	f8df 817c 	ldr.w	r8, [pc, #380]	; 4008b4 <ssd1306_init+0x1dc>
  40073a:	2300      	movs	r3, #0
  40073c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400740:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400744:	4640      	mov	r0, r8
  400746:	4c4e      	ldr	r4, [pc, #312]	; (400880 <ssd1306_init+0x1a8>)
  400748:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  40074a:	2300      	movs	r3, #0
  40074c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  400750:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400754:	4640      	mov	r0, r8
  400756:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400758:	2300      	movs	r3, #0
  40075a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  40075e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400762:	4640      	mov	r0, r8
  400764:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  400766:	2300      	movs	r3, #0
  400768:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40076c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400770:	4640      	mov	r0, r8
  400772:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  400774:	2300      	movs	r3, #0
  400776:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40077a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40077e:	4640      	mov	r0, r8
  400780:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  400782:	2300      	movs	r3, #0
  400784:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  400788:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40078c:	4640      	mov	r0, r8
  40078e:	47a0      	blx	r4
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400790:	4c3c      	ldr	r4, [pc, #240]	; (400884 <ssd1306_init+0x1ac>)
  400792:	f04f 0902 	mov.w	r9, #2
  400796:	f8c4 9000 	str.w	r9, [r4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  40079a:	f04f 0880 	mov.w	r8, #128	; 0x80
  40079e:	f8c4 8000 	str.w	r8, [r4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4007a2:	6863      	ldr	r3, [r4, #4]
  4007a4:	f043 0301 	orr.w	r3, r3, #1
  4007a8:	6063      	str	r3, [r4, #4]
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4007aa:	463a      	mov	r2, r7
  4007ac:	2101      	movs	r1, #1
  4007ae:	4620      	mov	r0, r4
  4007b0:	4b35      	ldr	r3, [pc, #212]	; (400888 <ssd1306_init+0x1b0>)
  4007b2:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4007b4:	2200      	movs	r2, #0
  4007b6:	2101      	movs	r1, #1
  4007b8:	4620      	mov	r0, r4
  4007ba:	4b34      	ldr	r3, [pc, #208]	; (40088c <ssd1306_init+0x1b4>)
  4007bc:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  4007be:	2200      	movs	r2, #0
  4007c0:	2101      	movs	r1, #1
  4007c2:	4620      	mov	r0, r4
  4007c4:	4b32      	ldr	r3, [pc, #200]	; (400890 <ssd1306_init+0x1b8>)
  4007c6:	4798      	blx	r3
	p_spi->SPI_MR &= (~SPI_MR_PS);
  4007c8:	6863      	ldr	r3, [r4, #4]
  4007ca:	f023 0302 	bic.w	r3, r3, #2
  4007ce:	6063      	str	r3, [r4, #4]
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  4007d0:	2200      	movs	r2, #0
  4007d2:	2101      	movs	r1, #1
  4007d4:	4620      	mov	r0, r4
  4007d6:	4b2f      	ldr	r3, [pc, #188]	; (400894 <ssd1306_init+0x1bc>)
  4007d8:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  4007da:	6863      	ldr	r3, [r4, #4]
  4007dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4007e0:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  4007e2:	6863      	ldr	r3, [r4, #4]
  4007e4:	f043 0310 	orr.w	r3, r3, #16
  4007e8:	6063      	str	r3, [r4, #4]
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  4007ea:	492b      	ldr	r1, [pc, #172]	; (400898 <ssd1306_init+0x1c0>)
  4007ec:	482b      	ldr	r0, [pc, #172]	; (40089c <ssd1306_init+0x1c4>)
  4007ee:	4b2c      	ldr	r3, [pc, #176]	; (4008a0 <ssd1306_init+0x1c8>)
  4007f0:	4798      	blx	r3
		spi_set_baudrate_div(SPI0,1, div);
  4007f2:	b2c2      	uxtb	r2, r0
  4007f4:	2101      	movs	r1, #1
  4007f6:	4620      	mov	r0, r4
  4007f8:	4b2a      	ldr	r3, [pc, #168]	; (4008a4 <ssd1306_init+0x1cc>)
  4007fa:	4798      	blx	r3
		spi_enable_clock(SPI0);
  4007fc:	4620      	mov	r0, r4
  4007fe:	4b2a      	ldr	r3, [pc, #168]	; (4008a8 <ssd1306_init+0x1d0>)
  400800:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400802:	2301      	movs	r3, #1
  400804:	6023      	str	r3, [r4, #0]
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400806:	636e      	str	r6, [r5, #52]	; 0x34
	delay_cycles(delay_10us); // At lest 10us
  400808:	f640 30b8 	movw	r0, #3000	; 0xbb8
  40080c:	4c27      	ldr	r4, [pc, #156]	; (4008ac <ssd1306_init+0x1d4>)
  40080e:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400810:	632e      	str	r6, [r5, #48]	; 0x30
	delay_cycles(delay_10us); // At lest 10us
  400812:	f640 30b8 	movw	r0, #3000	; 0xbb8
  400816:	47a0      	blx	r4
  400818:	632e      	str	r6, [r5, #48]	; 0x30
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  40081a:	20a8      	movs	r0, #168	; 0xa8
  40081c:	4c24      	ldr	r4, [pc, #144]	; (4008b0 <ssd1306_init+0x1d8>)
  40081e:	47a0      	blx	r4
	ssd1306_write_command(0x1F);
  400820:	201f      	movs	r0, #31
  400822:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  400824:	20d3      	movs	r0, #211	; 0xd3
  400826:	47a0      	blx	r4
	ssd1306_write_command(0x00);
  400828:	2000      	movs	r0, #0
  40082a:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  40082c:	2040      	movs	r0, #64	; 0x40
  40082e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  400830:	20a1      	movs	r0, #161	; 0xa1
  400832:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  400834:	20c8      	movs	r0, #200	; 0xc8
  400836:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  400838:	20da      	movs	r0, #218	; 0xda
  40083a:	47a0      	blx	r4
	ssd1306_write_command(0x02);
  40083c:	4648      	mov	r0, r9
  40083e:	47a0      	blx	r4
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  400840:	2081      	movs	r0, #129	; 0x81
  400842:	47a0      	blx	r4
	ssd1306_write_command(contrast);
  400844:	208f      	movs	r0, #143	; 0x8f
  400846:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  400848:	20a4      	movs	r0, #164	; 0xa4
  40084a:	47a0      	blx	r4
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  40084c:	20a6      	movs	r0, #166	; 0xa6
  40084e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  400850:	20d5      	movs	r0, #213	; 0xd5
  400852:	47a0      	blx	r4
	ssd1306_write_command(0x80);
  400854:	4640      	mov	r0, r8
  400856:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  400858:	208d      	movs	r0, #141	; 0x8d
  40085a:	47a0      	blx	r4
	ssd1306_write_command(0x14);
  40085c:	2014      	movs	r0, #20
  40085e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  400860:	20db      	movs	r0, #219	; 0xdb
  400862:	47a0      	blx	r4
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  400864:	2040      	movs	r0, #64	; 0x40
  400866:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  400868:	20d9      	movs	r0, #217	; 0xd9
  40086a:	47a0      	blx	r4
	ssd1306_write_command(0xF1);
  40086c:	20f1      	movs	r0, #241	; 0xf1
  40086e:	47a0      	blx	r4
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  400870:	20af      	movs	r0, #175	; 0xaf
  400872:	47a0      	blx	r4
  400874:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400878:	400e1200 	.word	0x400e1200
  40087c:	400e1000 	.word	0x400e1000
  400880:	00400b99 	.word	0x00400b99
  400884:	40008000 	.word	0x40008000
  400888:	004002c7 	.word	0x004002c7
  40088c:	0040028b 	.word	0x0040028b
  400890:	004002a9 	.word	0x004002a9
  400894:	0040030d 	.word	0x0040030d
  400898:	08f0d180 	.word	0x08f0d180
  40089c:	001e8480 	.word	0x001e8480
  4008a0:	00400321 	.word	0x00400321
  4008a4:	00400337 	.word	0x00400337
  4008a8:	00400215 	.word	0x00400215
  4008ac:	20400001 	.word	0x20400001
  4008b0:	00400699 	.word	0x00400699
  4008b4:	400e1400 	.word	0x400e1400

004008b8 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  4008b8:	b538      	push	{r3, r4, r5, lr}
  4008ba:	4605      	mov	r5, r0
  4008bc:	2208      	movs	r2, #8
  4008be:	4b09      	ldr	r3, [pc, #36]	; (4008e4 <ssd1306_write_data+0x2c>)
  4008c0:	631a      	str	r2, [r3, #48]	; 0x30
	ioport_set_pin_level(SSD1306_DC_PIN, true);
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  4008c2:	4c09      	ldr	r4, [pc, #36]	; (4008e8 <ssd1306_write_data+0x30>)
  4008c4:	2101      	movs	r1, #1
  4008c6:	4620      	mov	r0, r4
  4008c8:	4b08      	ldr	r3, [pc, #32]	; (4008ec <ssd1306_write_data+0x34>)
  4008ca:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  4008cc:	2301      	movs	r3, #1
  4008ce:	461a      	mov	r2, r3
  4008d0:	4629      	mov	r1, r5
  4008d2:	4620      	mov	r0, r4
  4008d4:	4c06      	ldr	r4, [pc, #24]	; (4008f0 <ssd1306_write_data+0x38>)
  4008d6:	47a0      	blx	r4
	delay_us(10);
  4008d8:	f44f 70fd 	mov.w	r0, #506	; 0x1fa
  4008dc:	4b05      	ldr	r3, [pc, #20]	; (4008f4 <ssd1306_write_data+0x3c>)
  4008de:	4798      	blx	r3
  4008e0:	bd38      	pop	{r3, r4, r5, pc}
  4008e2:	bf00      	nop
  4008e4:	400e1000 	.word	0x400e1000
  4008e8:	40008000 	.word	0x40008000
  4008ec:	00400241 	.word	0x00400241
  4008f0:	00400257 	.word	0x00400257
  4008f4:	20400001 	.word	0x20400001

004008f8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4008f8:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4008fa:	4810      	ldr	r0, [pc, #64]	; (40093c <sysclk_init+0x44>)
  4008fc:	4b10      	ldr	r3, [pc, #64]	; (400940 <sysclk_init+0x48>)
  4008fe:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400900:	213e      	movs	r1, #62	; 0x3e
  400902:	2000      	movs	r0, #0
  400904:	4b0f      	ldr	r3, [pc, #60]	; (400944 <sysclk_init+0x4c>)
  400906:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400908:	4c0f      	ldr	r4, [pc, #60]	; (400948 <sysclk_init+0x50>)
  40090a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40090c:	2800      	cmp	r0, #0
  40090e:	d0fc      	beq.n	40090a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400910:	4b0e      	ldr	r3, [pc, #56]	; (40094c <sysclk_init+0x54>)
  400912:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400914:	4a0e      	ldr	r2, [pc, #56]	; (400950 <sysclk_init+0x58>)
  400916:	4b0f      	ldr	r3, [pc, #60]	; (400954 <sysclk_init+0x5c>)
  400918:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  40091a:	4c0f      	ldr	r4, [pc, #60]	; (400958 <sysclk_init+0x60>)
  40091c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40091e:	2800      	cmp	r0, #0
  400920:	d0fc      	beq.n	40091c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400922:	2002      	movs	r0, #2
  400924:	4b0d      	ldr	r3, [pc, #52]	; (40095c <sysclk_init+0x64>)
  400926:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400928:	2000      	movs	r0, #0
  40092a:	4b0d      	ldr	r3, [pc, #52]	; (400960 <sysclk_init+0x68>)
  40092c:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40092e:	4b0d      	ldr	r3, [pc, #52]	; (400964 <sysclk_init+0x6c>)
  400930:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400932:	4802      	ldr	r0, [pc, #8]	; (40093c <sysclk_init+0x44>)
  400934:	4b02      	ldr	r3, [pc, #8]	; (400940 <sysclk_init+0x48>)
  400936:	4798      	blx	r3
  400938:	bd10      	pop	{r4, pc}
  40093a:	bf00      	nop
  40093c:	11e1a300 	.word	0x11e1a300
  400940:	004010d9 	.word	0x004010d9
  400944:	00400e29 	.word	0x00400e29
  400948:	00400e7d 	.word	0x00400e7d
  40094c:	00400e8d 	.word	0x00400e8d
  400950:	20183f01 	.word	0x20183f01
  400954:	400e0600 	.word	0x400e0600
  400958:	00400e9d 	.word	0x00400e9d
  40095c:	00400d8d 	.word	0x00400d8d
  400960:	00400dc5 	.word	0x00400dc5
  400964:	00400fcd 	.word	0x00400fcd

00400968 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  400968:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  40096a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40096e:	4b48      	ldr	r3, [pc, #288]	; (400a90 <board_init+0x128>)
  400970:	605a      	str	r2, [r3, #4]
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400972:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400976:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache(void)
{
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  40097a:	4b46      	ldr	r3, [pc, #280]	; (400a94 <board_init+0x12c>)
  40097c:	2200      	movs	r2, #0
  40097e:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400982:	695a      	ldr	r2, [r3, #20]
  400984:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
  400988:	615a      	str	r2, [r3, #20]
  __ASM volatile ("dsb");
  40098a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40098e:	f3bf 8f6f 	isb	sy
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400992:	f8d3 7080 	ldr.w	r7, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  400996:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  40099a:	f007 0007 	and.w	r0, r7, #7
  40099e:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4009a0:	f3c7 07c9 	ubfx	r7, r7, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4009a4:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  4009a8:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  4009ac:	f3bf 8f4f 	dsb	sy
  4009b0:	f04f 34ff 	mov.w	r4, #4294967295
  4009b4:	fa04 fc00 	lsl.w	ip, r4, r0
  4009b8:	fa06 f000 	lsl.w	r0, r6, r0
  4009bc:	fa04 f40e 	lsl.w	r4, r4, lr
  4009c0:	fa07 fe0e 	lsl.w	lr, r7, lr

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCISW = sw;
  4009c4:	461d      	mov	r5, r3
         int32_t tmpways = ways;
  4009c6:	463a      	mov	r2, r7
  4009c8:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  4009ca:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  4009ce:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  4009d2:	3a01      	subs	r2, #1
  4009d4:	4423      	add	r3, r4
  4009d6:	f1b2 3fff 	cmp.w	r2, #4294967295
  4009da:	d1f6      	bne.n	4009ca <board_init+0x62>
        } while(sets--);
  4009dc:	3e01      	subs	r6, #1
  4009de:	4460      	add	r0, ip
  4009e0:	f1b6 3fff 	cmp.w	r6, #4294967295
  4009e4:	d1ef      	bne.n	4009c6 <board_init+0x5e>
  4009e6:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  4009ea:	4b2a      	ldr	r3, [pc, #168]	; (400a94 <board_init+0x12c>)
  4009ec:	695a      	ldr	r2, [r3, #20]
  4009ee:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  4009f2:	615a      	str	r2, [r3, #20]
  4009f4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4009f8:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  4009fc:	4a26      	ldr	r2, [pc, #152]	; (400a98 <board_init+0x130>)
  4009fe:	4927      	ldr	r1, [pc, #156]	; (400a9c <board_init+0x134>)
  400a00:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  400a02:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  400a06:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  400a08:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a0c:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400a10:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  400a14:	f022 0201 	bic.w	r2, r2, #1
  400a18:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  400a1c:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  400a20:	f022 0201 	bic.w	r2, r2, #1
  400a24:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  400a28:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400a2c:	f3bf 8f6f 	isb	sy
  400a30:	200a      	movs	r0, #10
  400a32:	4c1b      	ldr	r4, [pc, #108]	; (400aa0 <board_init+0x138>)
  400a34:	47a0      	blx	r4
  400a36:	200b      	movs	r0, #11
  400a38:	47a0      	blx	r4
  400a3a:	200c      	movs	r0, #12
  400a3c:	47a0      	blx	r4
  400a3e:	2010      	movs	r0, #16
  400a40:	47a0      	blx	r4
  400a42:	2011      	movs	r0, #17
  400a44:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400a46:	4b17      	ldr	r3, [pc, #92]	; (400aa4 <board_init+0x13c>)
  400a48:	f44f 7280 	mov.w	r2, #256	; 0x100
  400a4c:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a4e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400a52:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400a54:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
  400a58:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400a5c:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400a5e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400a62:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400a64:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400a68:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400a6a:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400a6c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400a70:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a72:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a76:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400a78:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a7a:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  400a7e:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400a80:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400a84:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400a88:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400a8e:	bf00      	nop
  400a90:	400e1850 	.word	0x400e1850
  400a94:	e000ed00 	.word	0xe000ed00
  400a98:	400e0c00 	.word	0x400e0c00
  400a9c:	5a00080c 	.word	0x5a00080c
  400aa0:	00400ead 	.word	0x00400ead
  400aa4:	400e1200 	.word	0x400e1200

00400aa8 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400aa8:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400aaa:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400aae:	d03a      	beq.n	400b26 <pio_set_peripheral+0x7e>
  400ab0:	d813      	bhi.n	400ada <pio_set_peripheral+0x32>
  400ab2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400ab6:	d025      	beq.n	400b04 <pio_set_peripheral+0x5c>
  400ab8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400abc:	d10a      	bne.n	400ad4 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400abe:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400ac0:	4313      	orrs	r3, r2
  400ac2:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400ac4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400ac6:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400ac8:	400b      	ands	r3, r1
  400aca:	ea23 0302 	bic.w	r3, r3, r2
  400ace:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400ad0:	6042      	str	r2, [r0, #4]
  400ad2:	4770      	bx	lr
	switch (ul_type) {
  400ad4:	2900      	cmp	r1, #0
  400ad6:	d1fb      	bne.n	400ad0 <pio_set_peripheral+0x28>
  400ad8:	4770      	bx	lr
  400ada:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400ade:	d021      	beq.n	400b24 <pio_set_peripheral+0x7c>
  400ae0:	d809      	bhi.n	400af6 <pio_set_peripheral+0x4e>
  400ae2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400ae6:	d1f3      	bne.n	400ad0 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ae8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400aea:	4313      	orrs	r3, r2
  400aec:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400aee:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400af0:	4313      	orrs	r3, r2
  400af2:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400af4:	e7ec      	b.n	400ad0 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400af6:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400afa:	d013      	beq.n	400b24 <pio_set_peripheral+0x7c>
  400afc:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400b00:	d010      	beq.n	400b24 <pio_set_peripheral+0x7c>
  400b02:	e7e5      	b.n	400ad0 <pio_set_peripheral+0x28>
{
  400b04:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b06:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b08:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400b0a:	43d3      	mvns	r3, r2
  400b0c:	4021      	ands	r1, r4
  400b0e:	461c      	mov	r4, r3
  400b10:	4019      	ands	r1, r3
  400b12:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b14:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400b16:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400b18:	400b      	ands	r3, r1
  400b1a:	4023      	ands	r3, r4
  400b1c:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400b1e:	6042      	str	r2, [r0, #4]
}
  400b20:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b24:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400b26:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400b28:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400b2a:	400b      	ands	r3, r1
  400b2c:	ea23 0302 	bic.w	r3, r3, r2
  400b30:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400b32:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400b34:	4313      	orrs	r3, r2
  400b36:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400b38:	e7ca      	b.n	400ad0 <pio_set_peripheral+0x28>

00400b3a <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400b3a:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400b3c:	f012 0f01 	tst.w	r2, #1
  400b40:	d10d      	bne.n	400b5e <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  400b42:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400b44:	f012 0f0a 	tst.w	r2, #10
  400b48:	d00b      	beq.n	400b62 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  400b4a:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  400b4c:	f012 0f02 	tst.w	r2, #2
  400b50:	d109      	bne.n	400b66 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400b52:	f012 0f08 	tst.w	r2, #8
  400b56:	d008      	beq.n	400b6a <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  400b58:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  400b5c:	e005      	b.n	400b6a <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  400b5e:	6641      	str	r1, [r0, #100]	; 0x64
  400b60:	e7f0      	b.n	400b44 <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  400b62:	6241      	str	r1, [r0, #36]	; 0x24
  400b64:	e7f2      	b.n	400b4c <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  400b66:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  400b6a:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400b6c:	6001      	str	r1, [r0, #0]
  400b6e:	4770      	bx	lr

00400b70 <pio_set_output>:
{
  400b70:	b410      	push	{r4}
  400b72:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400b74:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400b76:	b94c      	cbnz	r4, 400b8c <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  400b78:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400b7a:	b14b      	cbz	r3, 400b90 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  400b7c:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400b7e:	b94a      	cbnz	r2, 400b94 <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  400b80:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400b82:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400b84:	6001      	str	r1, [r0, #0]
}
  400b86:	f85d 4b04 	ldr.w	r4, [sp], #4
  400b8a:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400b8c:	6641      	str	r1, [r0, #100]	; 0x64
  400b8e:	e7f4      	b.n	400b7a <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400b90:	6541      	str	r1, [r0, #84]	; 0x54
  400b92:	e7f4      	b.n	400b7e <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400b94:	6301      	str	r1, [r0, #48]	; 0x30
  400b96:	e7f4      	b.n	400b82 <pio_set_output+0x12>

00400b98 <pio_configure>:
{
  400b98:	b570      	push	{r4, r5, r6, lr}
  400b9a:	b082      	sub	sp, #8
  400b9c:	4605      	mov	r5, r0
  400b9e:	4616      	mov	r6, r2
  400ba0:	461c      	mov	r4, r3
	switch (ul_type) {
  400ba2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400ba6:	d014      	beq.n	400bd2 <pio_configure+0x3a>
  400ba8:	d90a      	bls.n	400bc0 <pio_configure+0x28>
  400baa:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400bae:	d024      	beq.n	400bfa <pio_configure+0x62>
  400bb0:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400bb4:	d021      	beq.n	400bfa <pio_configure+0x62>
  400bb6:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400bba:	d017      	beq.n	400bec <pio_configure+0x54>
		return 0;
  400bbc:	2000      	movs	r0, #0
  400bbe:	e01a      	b.n	400bf6 <pio_configure+0x5e>
	switch (ul_type) {
  400bc0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400bc4:	d005      	beq.n	400bd2 <pio_configure+0x3a>
  400bc6:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400bca:	d002      	beq.n	400bd2 <pio_configure+0x3a>
  400bcc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400bd0:	d1f4      	bne.n	400bbc <pio_configure+0x24>
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  400bd2:	4632      	mov	r2, r6
  400bd4:	4628      	mov	r0, r5
  400bd6:	4b11      	ldr	r3, [pc, #68]	; (400c1c <pio_configure+0x84>)
  400bd8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400bda:	f014 0f01 	tst.w	r4, #1
  400bde:	d102      	bne.n	400be6 <pio_configure+0x4e>
		p_pio->PIO_PUDR = ul_mask;
  400be0:	662e      	str	r6, [r5, #96]	; 0x60
	return 1;
  400be2:	2001      	movs	r0, #1
  400be4:	e007      	b.n	400bf6 <pio_configure+0x5e>
		p_pio->PIO_PUER = ul_mask;
  400be6:	666e      	str	r6, [r5, #100]	; 0x64
	return 1;
  400be8:	2001      	movs	r0, #1
  400bea:	e004      	b.n	400bf6 <pio_configure+0x5e>
		pio_set_input(p_pio, ul_mask, ul_attribute);
  400bec:	461a      	mov	r2, r3
  400bee:	4631      	mov	r1, r6
  400bf0:	4b0b      	ldr	r3, [pc, #44]	; (400c20 <pio_configure+0x88>)
  400bf2:	4798      	blx	r3
	return 1;
  400bf4:	2001      	movs	r0, #1
}
  400bf6:	b002      	add	sp, #8
  400bf8:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  400bfa:	f004 0301 	and.w	r3, r4, #1
  400bfe:	9300      	str	r3, [sp, #0]
  400c00:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400c04:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400c08:	bf14      	ite	ne
  400c0a:	2200      	movne	r2, #0
  400c0c:	2201      	moveq	r2, #1
  400c0e:	4631      	mov	r1, r6
  400c10:	4628      	mov	r0, r5
  400c12:	4c04      	ldr	r4, [pc, #16]	; (400c24 <pio_configure+0x8c>)
  400c14:	47a0      	blx	r4
	return 1;
  400c16:	2001      	movs	r0, #1
		break;
  400c18:	e7ed      	b.n	400bf6 <pio_configure+0x5e>
  400c1a:	bf00      	nop
  400c1c:	00400aa9 	.word	0x00400aa9
  400c20:	00400b3b 	.word	0x00400b3b
  400c24:	00400b71 	.word	0x00400b71

00400c28 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400c28:	f012 0f10 	tst.w	r2, #16
  400c2c:	d012      	beq.n	400c54 <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  400c2e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400c32:	f012 0f20 	tst.w	r2, #32
  400c36:	d007      	beq.n	400c48 <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  400c38:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  400c3c:	f012 0f40 	tst.w	r2, #64	; 0x40
  400c40:	d005      	beq.n	400c4e <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  400c42:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  400c46:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  400c48:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  400c4c:	e7f6      	b.n	400c3c <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  400c4e:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  400c52:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400c54:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400c58:	4770      	bx	lr

00400c5a <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400c5a:	6401      	str	r1, [r0, #64]	; 0x40
  400c5c:	4770      	bx	lr

00400c5e <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400c5e:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400c60:	4770      	bx	lr

00400c62 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400c62:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400c64:	4770      	bx	lr
	...

00400c68 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400c68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400c6c:	4604      	mov	r4, r0
  400c6e:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400c70:	4b0e      	ldr	r3, [pc, #56]	; (400cac <pio_handler_process+0x44>)
  400c72:	4798      	blx	r3
  400c74:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400c76:	4620      	mov	r0, r4
  400c78:	4b0d      	ldr	r3, [pc, #52]	; (400cb0 <pio_handler_process+0x48>)
  400c7a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400c7c:	4005      	ands	r5, r0
  400c7e:	d013      	beq.n	400ca8 <pio_handler_process+0x40>
  400c80:	4c0c      	ldr	r4, [pc, #48]	; (400cb4 <pio_handler_process+0x4c>)
  400c82:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400c86:	e003      	b.n	400c90 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400c88:	42b4      	cmp	r4, r6
  400c8a:	d00d      	beq.n	400ca8 <pio_handler_process+0x40>
  400c8c:	3410      	adds	r4, #16
		while (status != 0) {
  400c8e:	b15d      	cbz	r5, 400ca8 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400c90:	6820      	ldr	r0, [r4, #0]
  400c92:	4540      	cmp	r0, r8
  400c94:	d1f8      	bne.n	400c88 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400c96:	6861      	ldr	r1, [r4, #4]
  400c98:	4229      	tst	r1, r5
  400c9a:	d0f5      	beq.n	400c88 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400c9c:	68e3      	ldr	r3, [r4, #12]
  400c9e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400ca0:	6863      	ldr	r3, [r4, #4]
  400ca2:	ea25 0503 	bic.w	r5, r5, r3
  400ca6:	e7ef      	b.n	400c88 <pio_handler_process+0x20>
  400ca8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400cac:	00400c5f 	.word	0x00400c5f
  400cb0:	00400c63 	.word	0x00400c63
  400cb4:	2040067c 	.word	0x2040067c

00400cb8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400cba:	4c18      	ldr	r4, [pc, #96]	; (400d1c <pio_handler_set+0x64>)
  400cbc:	6826      	ldr	r6, [r4, #0]
  400cbe:	2e06      	cmp	r6, #6
  400cc0:	d82a      	bhi.n	400d18 <pio_handler_set+0x60>
  400cc2:	f04f 0c00 	mov.w	ip, #0
  400cc6:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400cc8:	4f15      	ldr	r7, [pc, #84]	; (400d20 <pio_handler_set+0x68>)
  400cca:	e004      	b.n	400cd6 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400ccc:	3401      	adds	r4, #1
  400cce:	b2e4      	uxtb	r4, r4
  400cd0:	46a4      	mov	ip, r4
  400cd2:	42a6      	cmp	r6, r4
  400cd4:	d309      	bcc.n	400cea <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400cd6:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400cd8:	0125      	lsls	r5, r4, #4
  400cda:	597d      	ldr	r5, [r7, r5]
  400cdc:	428d      	cmp	r5, r1
  400cde:	d1f5      	bne.n	400ccc <pio_handler_set+0x14>
  400ce0:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400ce4:	686d      	ldr	r5, [r5, #4]
  400ce6:	4295      	cmp	r5, r2
  400ce8:	d1f0      	bne.n	400ccc <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400cea:	4d0d      	ldr	r5, [pc, #52]	; (400d20 <pio_handler_set+0x68>)
  400cec:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400cf0:	eb05 040e 	add.w	r4, r5, lr
  400cf4:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400cf8:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400cfa:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400cfc:	9906      	ldr	r1, [sp, #24]
  400cfe:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400d00:	3601      	adds	r6, #1
  400d02:	4566      	cmp	r6, ip
  400d04:	d005      	beq.n	400d12 <pio_handler_set+0x5a>
  400d06:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400d08:	461a      	mov	r2, r3
  400d0a:	4b06      	ldr	r3, [pc, #24]	; (400d24 <pio_handler_set+0x6c>)
  400d0c:	4798      	blx	r3

	return 0;
  400d0e:	2000      	movs	r0, #0
  400d10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  400d12:	4902      	ldr	r1, [pc, #8]	; (400d1c <pio_handler_set+0x64>)
  400d14:	600e      	str	r6, [r1, #0]
  400d16:	e7f6      	b.n	400d06 <pio_handler_set+0x4e>
		return 1;
  400d18:	2001      	movs	r0, #1
}
  400d1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400d1c:	204006ec 	.word	0x204006ec
  400d20:	2040067c 	.word	0x2040067c
  400d24:	00400c29 	.word	0x00400c29

00400d28 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400d28:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400d2a:	210a      	movs	r1, #10
  400d2c:	4801      	ldr	r0, [pc, #4]	; (400d34 <PIOA_Handler+0xc>)
  400d2e:	4b02      	ldr	r3, [pc, #8]	; (400d38 <PIOA_Handler+0x10>)
  400d30:	4798      	blx	r3
  400d32:	bd08      	pop	{r3, pc}
  400d34:	400e0e00 	.word	0x400e0e00
  400d38:	00400c69 	.word	0x00400c69

00400d3c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400d3c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400d3e:	210b      	movs	r1, #11
  400d40:	4801      	ldr	r0, [pc, #4]	; (400d48 <PIOB_Handler+0xc>)
  400d42:	4b02      	ldr	r3, [pc, #8]	; (400d4c <PIOB_Handler+0x10>)
  400d44:	4798      	blx	r3
  400d46:	bd08      	pop	{r3, pc}
  400d48:	400e1000 	.word	0x400e1000
  400d4c:	00400c69 	.word	0x00400c69

00400d50 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400d50:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400d52:	210c      	movs	r1, #12
  400d54:	4801      	ldr	r0, [pc, #4]	; (400d5c <PIOC_Handler+0xc>)
  400d56:	4b02      	ldr	r3, [pc, #8]	; (400d60 <PIOC_Handler+0x10>)
  400d58:	4798      	blx	r3
  400d5a:	bd08      	pop	{r3, pc}
  400d5c:	400e1200 	.word	0x400e1200
  400d60:	00400c69 	.word	0x00400c69

00400d64 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400d64:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  400d66:	2110      	movs	r1, #16
  400d68:	4801      	ldr	r0, [pc, #4]	; (400d70 <PIOD_Handler+0xc>)
  400d6a:	4b02      	ldr	r3, [pc, #8]	; (400d74 <PIOD_Handler+0x10>)
  400d6c:	4798      	blx	r3
  400d6e:	bd08      	pop	{r3, pc}
  400d70:	400e1400 	.word	0x400e1400
  400d74:	00400c69 	.word	0x00400c69

00400d78 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400d78:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  400d7a:	2111      	movs	r1, #17
  400d7c:	4801      	ldr	r0, [pc, #4]	; (400d84 <PIOE_Handler+0xc>)
  400d7e:	4b02      	ldr	r3, [pc, #8]	; (400d88 <PIOE_Handler+0x10>)
  400d80:	4798      	blx	r3
  400d82:	bd08      	pop	{r3, pc}
  400d84:	400e1600 	.word	0x400e1600
  400d88:	00400c69 	.word	0x00400c69

00400d8c <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  400d8c:	2803      	cmp	r0, #3
  400d8e:	d011      	beq.n	400db4 <pmc_mck_set_division+0x28>
  400d90:	2804      	cmp	r0, #4
  400d92:	d012      	beq.n	400dba <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400d94:	2802      	cmp	r0, #2
  400d96:	bf0c      	ite	eq
  400d98:	f44f 7180 	moveq.w	r1, #256	; 0x100
  400d9c:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400d9e:	4a08      	ldr	r2, [pc, #32]	; (400dc0 <pmc_mck_set_division+0x34>)
  400da0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400da2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  400da6:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  400da8:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400daa:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400dac:	f013 0f08 	tst.w	r3, #8
  400db0:	d0fb      	beq.n	400daa <pmc_mck_set_division+0x1e>
}
  400db2:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400db4:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  400db8:	e7f1      	b.n	400d9e <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400dba:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  400dbe:	e7ee      	b.n	400d9e <pmc_mck_set_division+0x12>
  400dc0:	400e0600 	.word	0x400e0600

00400dc4 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400dc4:	4a17      	ldr	r2, [pc, #92]	; (400e24 <pmc_switch_mck_to_pllack+0x60>)
  400dc6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400dc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400dcc:	4318      	orrs	r0, r3
  400dce:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400dd0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400dd2:	f013 0f08 	tst.w	r3, #8
  400dd6:	d10a      	bne.n	400dee <pmc_switch_mck_to_pllack+0x2a>
  400dd8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ddc:	4911      	ldr	r1, [pc, #68]	; (400e24 <pmc_switch_mck_to_pllack+0x60>)
  400dde:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400de0:	f012 0f08 	tst.w	r2, #8
  400de4:	d103      	bne.n	400dee <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400de6:	3b01      	subs	r3, #1
  400de8:	d1f9      	bne.n	400dde <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400dea:	2001      	movs	r0, #1
  400dec:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400dee:	4a0d      	ldr	r2, [pc, #52]	; (400e24 <pmc_switch_mck_to_pllack+0x60>)
  400df0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400df2:	f023 0303 	bic.w	r3, r3, #3
  400df6:	f043 0302 	orr.w	r3, r3, #2
  400dfa:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400dfc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400dfe:	f013 0f08 	tst.w	r3, #8
  400e02:	d10a      	bne.n	400e1a <pmc_switch_mck_to_pllack+0x56>
  400e04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400e08:	4906      	ldr	r1, [pc, #24]	; (400e24 <pmc_switch_mck_to_pllack+0x60>)
  400e0a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400e0c:	f012 0f08 	tst.w	r2, #8
  400e10:	d105      	bne.n	400e1e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400e12:	3b01      	subs	r3, #1
  400e14:	d1f9      	bne.n	400e0a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400e16:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400e18:	4770      	bx	lr
	return 0;
  400e1a:	2000      	movs	r0, #0
  400e1c:	4770      	bx	lr
  400e1e:	2000      	movs	r0, #0
  400e20:	4770      	bx	lr
  400e22:	bf00      	nop
  400e24:	400e0600 	.word	0x400e0600

00400e28 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400e28:	b9a0      	cbnz	r0, 400e54 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e2a:	480e      	ldr	r0, [pc, #56]	; (400e64 <pmc_switch_mainck_to_xtal+0x3c>)
  400e2c:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400e2e:	0209      	lsls	r1, r1, #8
  400e30:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400e32:	4a0d      	ldr	r2, [pc, #52]	; (400e68 <pmc_switch_mainck_to_xtal+0x40>)
  400e34:	401a      	ands	r2, r3
  400e36:	4b0d      	ldr	r3, [pc, #52]	; (400e6c <pmc_switch_mainck_to_xtal+0x44>)
  400e38:	4313      	orrs	r3, r2
  400e3a:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e3c:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400e3e:	4602      	mov	r2, r0
  400e40:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400e42:	f013 0f01 	tst.w	r3, #1
  400e46:	d0fb      	beq.n	400e40 <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400e48:	4a06      	ldr	r2, [pc, #24]	; (400e64 <pmc_switch_mainck_to_xtal+0x3c>)
  400e4a:	6a11      	ldr	r1, [r2, #32]
  400e4c:	4b08      	ldr	r3, [pc, #32]	; (400e70 <pmc_switch_mainck_to_xtal+0x48>)
  400e4e:	430b      	orrs	r3, r1
  400e50:	6213      	str	r3, [r2, #32]
  400e52:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e54:	4903      	ldr	r1, [pc, #12]	; (400e64 <pmc_switch_mainck_to_xtal+0x3c>)
  400e56:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400e58:	4a06      	ldr	r2, [pc, #24]	; (400e74 <pmc_switch_mainck_to_xtal+0x4c>)
  400e5a:	401a      	ands	r2, r3
  400e5c:	4b06      	ldr	r3, [pc, #24]	; (400e78 <pmc_switch_mainck_to_xtal+0x50>)
  400e5e:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400e60:	620b      	str	r3, [r1, #32]
  400e62:	4770      	bx	lr
  400e64:	400e0600 	.word	0x400e0600
  400e68:	ffc8fffc 	.word	0xffc8fffc
  400e6c:	00370001 	.word	0x00370001
  400e70:	01370000 	.word	0x01370000
  400e74:	fec8fffc 	.word	0xfec8fffc
  400e78:	01370002 	.word	0x01370002

00400e7c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400e7c:	4b02      	ldr	r3, [pc, #8]	; (400e88 <pmc_osc_is_ready_mainck+0xc>)
  400e7e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400e80:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400e84:	4770      	bx	lr
  400e86:	bf00      	nop
  400e88:	400e0600 	.word	0x400e0600

00400e8c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400e8c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400e90:	4b01      	ldr	r3, [pc, #4]	; (400e98 <pmc_disable_pllack+0xc>)
  400e92:	629a      	str	r2, [r3, #40]	; 0x28
  400e94:	4770      	bx	lr
  400e96:	bf00      	nop
  400e98:	400e0600 	.word	0x400e0600

00400e9c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400e9c:	4b02      	ldr	r3, [pc, #8]	; (400ea8 <pmc_is_locked_pllack+0xc>)
  400e9e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400ea0:	f000 0002 	and.w	r0, r0, #2
  400ea4:	4770      	bx	lr
  400ea6:	bf00      	nop
  400ea8:	400e0600 	.word	0x400e0600

00400eac <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400eac:	283f      	cmp	r0, #63	; 0x3f
  400eae:	d81e      	bhi.n	400eee <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  400eb0:	281f      	cmp	r0, #31
  400eb2:	d80c      	bhi.n	400ece <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400eb4:	4b11      	ldr	r3, [pc, #68]	; (400efc <pmc_enable_periph_clk+0x50>)
  400eb6:	699a      	ldr	r2, [r3, #24]
  400eb8:	2301      	movs	r3, #1
  400eba:	4083      	lsls	r3, r0
  400ebc:	4393      	bics	r3, r2
  400ebe:	d018      	beq.n	400ef2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  400ec0:	2301      	movs	r3, #1
  400ec2:	fa03 f000 	lsl.w	r0, r3, r0
  400ec6:	4b0d      	ldr	r3, [pc, #52]	; (400efc <pmc_enable_periph_clk+0x50>)
  400ec8:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400eca:	2000      	movs	r0, #0
  400ecc:	4770      	bx	lr
		ul_id -= 32;
  400ece:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400ed0:	4b0a      	ldr	r3, [pc, #40]	; (400efc <pmc_enable_periph_clk+0x50>)
  400ed2:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400ed6:	2301      	movs	r3, #1
  400ed8:	4083      	lsls	r3, r0
  400eda:	4393      	bics	r3, r2
  400edc:	d00b      	beq.n	400ef6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400ede:	2301      	movs	r3, #1
  400ee0:	fa03 f000 	lsl.w	r0, r3, r0
  400ee4:	4b05      	ldr	r3, [pc, #20]	; (400efc <pmc_enable_periph_clk+0x50>)
  400ee6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400eea:	2000      	movs	r0, #0
  400eec:	4770      	bx	lr
		return 1;
  400eee:	2001      	movs	r0, #1
  400ef0:	4770      	bx	lr
	return 0;
  400ef2:	2000      	movs	r0, #0
  400ef4:	4770      	bx	lr
  400ef6:	2000      	movs	r0, #0
}
  400ef8:	4770      	bx	lr
  400efa:	bf00      	nop
  400efc:	400e0600 	.word	0x400e0600

00400f00 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400f00:	e7fe      	b.n	400f00 <Dummy_Handler>
	...

00400f04 <Reset_Handler>:
{
  400f04:	b500      	push	{lr}
  400f06:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  400f08:	4b25      	ldr	r3, [pc, #148]	; (400fa0 <Reset_Handler+0x9c>)
  400f0a:	4a26      	ldr	r2, [pc, #152]	; (400fa4 <Reset_Handler+0xa0>)
  400f0c:	429a      	cmp	r2, r3
  400f0e:	d010      	beq.n	400f32 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  400f10:	4b25      	ldr	r3, [pc, #148]	; (400fa8 <Reset_Handler+0xa4>)
  400f12:	4a23      	ldr	r2, [pc, #140]	; (400fa0 <Reset_Handler+0x9c>)
  400f14:	429a      	cmp	r2, r3
  400f16:	d20c      	bcs.n	400f32 <Reset_Handler+0x2e>
  400f18:	3b01      	subs	r3, #1
  400f1a:	1a9b      	subs	r3, r3, r2
  400f1c:	f023 0303 	bic.w	r3, r3, #3
  400f20:	3304      	adds	r3, #4
  400f22:	4413      	add	r3, r2
  400f24:	491f      	ldr	r1, [pc, #124]	; (400fa4 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  400f26:	f851 0b04 	ldr.w	r0, [r1], #4
  400f2a:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400f2e:	429a      	cmp	r2, r3
  400f30:	d1f9      	bne.n	400f26 <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  400f32:	4b1e      	ldr	r3, [pc, #120]	; (400fac <Reset_Handler+0xa8>)
  400f34:	4a1e      	ldr	r2, [pc, #120]	; (400fb0 <Reset_Handler+0xac>)
  400f36:	429a      	cmp	r2, r3
  400f38:	d20a      	bcs.n	400f50 <Reset_Handler+0x4c>
  400f3a:	3b01      	subs	r3, #1
  400f3c:	1a9b      	subs	r3, r3, r2
  400f3e:	f023 0303 	bic.w	r3, r3, #3
  400f42:	3304      	adds	r3, #4
  400f44:	4413      	add	r3, r2
                *pDest++ = 0;
  400f46:	2100      	movs	r1, #0
  400f48:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400f4c:	4293      	cmp	r3, r2
  400f4e:	d1fb      	bne.n	400f48 <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400f50:	4a18      	ldr	r2, [pc, #96]	; (400fb4 <Reset_Handler+0xb0>)
  400f52:	4b19      	ldr	r3, [pc, #100]	; (400fb8 <Reset_Handler+0xb4>)
  400f54:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400f58:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  400f5a:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  400f5e:	fab3 f383 	clz	r3, r3
  400f62:	095b      	lsrs	r3, r3, #5
  400f64:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  400f66:	b672      	cpsid	i
  __ASM volatile ("dmb");
  400f68:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  400f6c:	2200      	movs	r2, #0
  400f6e:	4b13      	ldr	r3, [pc, #76]	; (400fbc <Reset_Handler+0xb8>)
  400f70:	701a      	strb	r2, [r3, #0]
	return flags;
  400f72:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  400f74:	4a12      	ldr	r2, [pc, #72]	; (400fc0 <Reset_Handler+0xbc>)
  400f76:	6813      	ldr	r3, [r2, #0]
  400f78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  400f7c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  400f7e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400f82:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  400f86:	b129      	cbz	r1, 400f94 <Reset_Handler+0x90>
		cpu_irq_enable();
  400f88:	2201      	movs	r2, #1
  400f8a:	4b0c      	ldr	r3, [pc, #48]	; (400fbc <Reset_Handler+0xb8>)
  400f8c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  400f8e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  400f92:	b662      	cpsie	i
        __libc_init_array();
  400f94:	4b0b      	ldr	r3, [pc, #44]	; (400fc4 <Reset_Handler+0xc0>)
  400f96:	4798      	blx	r3
        main();
  400f98:	4b0b      	ldr	r3, [pc, #44]	; (400fc8 <Reset_Handler+0xc4>)
  400f9a:	4798      	blx	r3
  400f9c:	e7fe      	b.n	400f9c <Reset_Handler+0x98>
  400f9e:	bf00      	nop
  400fa0:	20400000 	.word	0x20400000
  400fa4:	004022d8 	.word	0x004022d8
  400fa8:	20400454 	.word	0x20400454
  400fac:	20400720 	.word	0x20400720
  400fb0:	20400458 	.word	0x20400458
  400fb4:	e000ed00 	.word	0xe000ed00
  400fb8:	00400000 	.word	0x00400000
  400fbc:	20400018 	.word	0x20400018
  400fc0:	e000ed88 	.word	0xe000ed88
  400fc4:	004016ed 	.word	0x004016ed
  400fc8:	004012b1 	.word	0x004012b1

00400fcc <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  400fcc:	4b3b      	ldr	r3, [pc, #236]	; (4010bc <SystemCoreClockUpdate+0xf0>)
  400fce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400fd0:	f003 0303 	and.w	r3, r3, #3
  400fd4:	2b01      	cmp	r3, #1
  400fd6:	d01d      	beq.n	401014 <SystemCoreClockUpdate+0x48>
  400fd8:	b183      	cbz	r3, 400ffc <SystemCoreClockUpdate+0x30>
  400fda:	2b02      	cmp	r3, #2
  400fdc:	d036      	beq.n	40104c <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  400fde:	4b37      	ldr	r3, [pc, #220]	; (4010bc <SystemCoreClockUpdate+0xf0>)
  400fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400fe2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400fe6:	2b70      	cmp	r3, #112	; 0x70
  400fe8:	d05f      	beq.n	4010aa <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400fea:	4b34      	ldr	r3, [pc, #208]	; (4010bc <SystemCoreClockUpdate+0xf0>)
  400fec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400fee:	4934      	ldr	r1, [pc, #208]	; (4010c0 <SystemCoreClockUpdate+0xf4>)
  400ff0:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400ff4:	680b      	ldr	r3, [r1, #0]
  400ff6:	40d3      	lsrs	r3, r2
  400ff8:	600b      	str	r3, [r1, #0]
  400ffa:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  400ffc:	4b31      	ldr	r3, [pc, #196]	; (4010c4 <SystemCoreClockUpdate+0xf8>)
  400ffe:	695b      	ldr	r3, [r3, #20]
  401000:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401004:	bf14      	ite	ne
  401006:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40100a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  40100e:	4b2c      	ldr	r3, [pc, #176]	; (4010c0 <SystemCoreClockUpdate+0xf4>)
  401010:	601a      	str	r2, [r3, #0]
  401012:	e7e4      	b.n	400fde <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  401014:	4b29      	ldr	r3, [pc, #164]	; (4010bc <SystemCoreClockUpdate+0xf0>)
  401016:	6a1b      	ldr	r3, [r3, #32]
  401018:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  40101c:	d003      	beq.n	401026 <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40101e:	4a2a      	ldr	r2, [pc, #168]	; (4010c8 <SystemCoreClockUpdate+0xfc>)
  401020:	4b27      	ldr	r3, [pc, #156]	; (4010c0 <SystemCoreClockUpdate+0xf4>)
  401022:	601a      	str	r2, [r3, #0]
  401024:	e7db      	b.n	400fde <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401026:	4a29      	ldr	r2, [pc, #164]	; (4010cc <SystemCoreClockUpdate+0x100>)
  401028:	4b25      	ldr	r3, [pc, #148]	; (4010c0 <SystemCoreClockUpdate+0xf4>)
  40102a:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40102c:	4b23      	ldr	r3, [pc, #140]	; (4010bc <SystemCoreClockUpdate+0xf0>)
  40102e:	6a1b      	ldr	r3, [r3, #32]
  401030:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401034:	2b10      	cmp	r3, #16
  401036:	d005      	beq.n	401044 <SystemCoreClockUpdate+0x78>
  401038:	2b20      	cmp	r3, #32
  40103a:	d1d0      	bne.n	400fde <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  40103c:	4a22      	ldr	r2, [pc, #136]	; (4010c8 <SystemCoreClockUpdate+0xfc>)
  40103e:	4b20      	ldr	r3, [pc, #128]	; (4010c0 <SystemCoreClockUpdate+0xf4>)
  401040:	601a      	str	r2, [r3, #0]
          break;
  401042:	e7cc      	b.n	400fde <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  401044:	4a22      	ldr	r2, [pc, #136]	; (4010d0 <SystemCoreClockUpdate+0x104>)
  401046:	4b1e      	ldr	r3, [pc, #120]	; (4010c0 <SystemCoreClockUpdate+0xf4>)
  401048:	601a      	str	r2, [r3, #0]
          break;
  40104a:	e7c8      	b.n	400fde <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40104c:	4b1b      	ldr	r3, [pc, #108]	; (4010bc <SystemCoreClockUpdate+0xf0>)
  40104e:	6a1b      	ldr	r3, [r3, #32]
  401050:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401054:	d016      	beq.n	401084 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401056:	4a1c      	ldr	r2, [pc, #112]	; (4010c8 <SystemCoreClockUpdate+0xfc>)
  401058:	4b19      	ldr	r3, [pc, #100]	; (4010c0 <SystemCoreClockUpdate+0xf4>)
  40105a:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40105c:	4b17      	ldr	r3, [pc, #92]	; (4010bc <SystemCoreClockUpdate+0xf0>)
  40105e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401060:	f003 0303 	and.w	r3, r3, #3
  401064:	2b02      	cmp	r3, #2
  401066:	d1ba      	bne.n	400fde <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401068:	4a14      	ldr	r2, [pc, #80]	; (4010bc <SystemCoreClockUpdate+0xf0>)
  40106a:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40106c:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40106e:	4814      	ldr	r0, [pc, #80]	; (4010c0 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401070:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401074:	6803      	ldr	r3, [r0, #0]
  401076:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40107a:	b2d2      	uxtb	r2, r2
  40107c:	fbb3 f3f2 	udiv	r3, r3, r2
  401080:	6003      	str	r3, [r0, #0]
  401082:	e7ac      	b.n	400fde <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401084:	4a11      	ldr	r2, [pc, #68]	; (4010cc <SystemCoreClockUpdate+0x100>)
  401086:	4b0e      	ldr	r3, [pc, #56]	; (4010c0 <SystemCoreClockUpdate+0xf4>)
  401088:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  40108a:	4b0c      	ldr	r3, [pc, #48]	; (4010bc <SystemCoreClockUpdate+0xf0>)
  40108c:	6a1b      	ldr	r3, [r3, #32]
  40108e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401092:	2b10      	cmp	r3, #16
  401094:	d005      	beq.n	4010a2 <SystemCoreClockUpdate+0xd6>
  401096:	2b20      	cmp	r3, #32
  401098:	d1e0      	bne.n	40105c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  40109a:	4a0b      	ldr	r2, [pc, #44]	; (4010c8 <SystemCoreClockUpdate+0xfc>)
  40109c:	4b08      	ldr	r3, [pc, #32]	; (4010c0 <SystemCoreClockUpdate+0xf4>)
  40109e:	601a      	str	r2, [r3, #0]
          break;
  4010a0:	e7dc      	b.n	40105c <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  4010a2:	4a0b      	ldr	r2, [pc, #44]	; (4010d0 <SystemCoreClockUpdate+0x104>)
  4010a4:	4b06      	ldr	r3, [pc, #24]	; (4010c0 <SystemCoreClockUpdate+0xf4>)
  4010a6:	601a      	str	r2, [r3, #0]
          break;
  4010a8:	e7d8      	b.n	40105c <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  4010aa:	4a05      	ldr	r2, [pc, #20]	; (4010c0 <SystemCoreClockUpdate+0xf4>)
  4010ac:	6813      	ldr	r3, [r2, #0]
  4010ae:	4909      	ldr	r1, [pc, #36]	; (4010d4 <SystemCoreClockUpdate+0x108>)
  4010b0:	fba1 1303 	umull	r1, r3, r1, r3
  4010b4:	085b      	lsrs	r3, r3, #1
  4010b6:	6013      	str	r3, [r2, #0]
  4010b8:	4770      	bx	lr
  4010ba:	bf00      	nop
  4010bc:	400e0600 	.word	0x400e0600
  4010c0:	2040001c 	.word	0x2040001c
  4010c4:	400e1810 	.word	0x400e1810
  4010c8:	00b71b00 	.word	0x00b71b00
  4010cc:	003d0900 	.word	0x003d0900
  4010d0:	007a1200 	.word	0x007a1200
  4010d4:	aaaaaaab 	.word	0xaaaaaaab

004010d8 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4010d8:	4b16      	ldr	r3, [pc, #88]	; (401134 <system_init_flash+0x5c>)
  4010da:	4298      	cmp	r0, r3
  4010dc:	d913      	bls.n	401106 <system_init_flash+0x2e>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  4010de:	4b16      	ldr	r3, [pc, #88]	; (401138 <system_init_flash+0x60>)
  4010e0:	4298      	cmp	r0, r3
  4010e2:	d915      	bls.n	401110 <system_init_flash+0x38>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  4010e4:	4b15      	ldr	r3, [pc, #84]	; (40113c <system_init_flash+0x64>)
  4010e6:	4298      	cmp	r0, r3
  4010e8:	d916      	bls.n	401118 <system_init_flash+0x40>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4010ea:	4b15      	ldr	r3, [pc, #84]	; (401140 <system_init_flash+0x68>)
  4010ec:	4298      	cmp	r0, r3
  4010ee:	d917      	bls.n	401120 <system_init_flash+0x48>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4010f0:	4b14      	ldr	r3, [pc, #80]	; (401144 <system_init_flash+0x6c>)
  4010f2:	4298      	cmp	r0, r3
  4010f4:	d918      	bls.n	401128 <system_init_flash+0x50>
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
          }
          else
          {
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4010f6:	4b14      	ldr	r3, [pc, #80]	; (401148 <system_init_flash+0x70>)
  4010f8:	4298      	cmp	r0, r3
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4010fa:	bf94      	ite	ls
  4010fc:	4a13      	ldrls	r2, [pc, #76]	; (40114c <system_init_flash+0x74>)
            }
            else
            {
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4010fe:	4a14      	ldrhi	r2, [pc, #80]	; (401150 <system_init_flash+0x78>)
  401100:	4b14      	ldr	r3, [pc, #80]	; (401154 <system_init_flash+0x7c>)
  401102:	601a      	str	r2, [r3, #0]
  401104:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401106:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40110a:	4b12      	ldr	r3, [pc, #72]	; (401154 <system_init_flash+0x7c>)
  40110c:	601a      	str	r2, [r3, #0]
  40110e:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401110:	4a11      	ldr	r2, [pc, #68]	; (401158 <system_init_flash+0x80>)
  401112:	4b10      	ldr	r3, [pc, #64]	; (401154 <system_init_flash+0x7c>)
  401114:	601a      	str	r2, [r3, #0]
  401116:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401118:	4a10      	ldr	r2, [pc, #64]	; (40115c <system_init_flash+0x84>)
  40111a:	4b0e      	ldr	r3, [pc, #56]	; (401154 <system_init_flash+0x7c>)
  40111c:	601a      	str	r2, [r3, #0]
  40111e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401120:	4a0f      	ldr	r2, [pc, #60]	; (401160 <system_init_flash+0x88>)
  401122:	4b0c      	ldr	r3, [pc, #48]	; (401154 <system_init_flash+0x7c>)
  401124:	601a      	str	r2, [r3, #0]
  401126:	4770      	bx	lr
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401128:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40112c:	4b09      	ldr	r3, [pc, #36]	; (401154 <system_init_flash+0x7c>)
  40112e:	601a      	str	r2, [r3, #0]
  401130:	4770      	bx	lr
  401132:	bf00      	nop
  401134:	015ef3bf 	.word	0x015ef3bf
  401138:	02bde77f 	.word	0x02bde77f
  40113c:	041cdb3f 	.word	0x041cdb3f
  401140:	057bceff 	.word	0x057bceff
  401144:	06dac2bf 	.word	0x06dac2bf
  401148:	0839b67f 	.word	0x0839b67f
  40114c:	04000500 	.word	0x04000500
  401150:	04000600 	.word	0x04000600
  401154:	400e0c00 	.word	0x400e0c00
  401158:	04000100 	.word	0x04000100
  40115c:	04000200 	.word	0x04000200
  401160:	04000300 	.word	0x04000300

00401164 <echo_callback>:
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
	
}

void echo_callback(void) {
  401164:	b530      	push	{r4, r5, lr}
  401166:	b085      	sub	sp, #20
	if (echo_flag) {
  401168:	4b1e      	ldr	r3, [pc, #120]	; (4011e4 <echo_callback+0x80>)
  40116a:	781b      	ldrb	r3, [r3, #0]
  40116c:	2b00      	cmp	r3, #0
  40116e:	d130      	bne.n	4011d2 <echo_callback+0x6e>
		volatile double tempo = rtt_read_timer_value(RTT);
	}
	else {
		RTT_init(freq, 0, 0);
  401170:	4b1d      	ldr	r3, [pc, #116]	; (4011e8 <echo_callback+0x84>)
  401172:	e9d3 0100 	ldrd	r0, r1, [r3]
  401176:	4b1d      	ldr	r3, [pc, #116]	; (4011ec <echo_callback+0x88>)
  401178:	4798      	blx	r3
	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  40117a:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 4011f0 <echo_callback+0x8c>
  40117e:	ee06 0a90 	vmov	s13, r0
  401182:	eec7 7a26 	vdiv.f32	s15, s14, s13
  401186:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  40118a:	edcd 7a01 	vstr	s15, [sp, #4]
  40118e:	f8bd 5004 	ldrh.w	r5, [sp, #4]
	rtt_sel_source(RTT, false);
  401192:	4c18      	ldr	r4, [pc, #96]	; (4011f4 <echo_callback+0x90>)
  401194:	2100      	movs	r1, #0
  401196:	4620      	mov	r0, r4
  401198:	4b17      	ldr	r3, [pc, #92]	; (4011f8 <echo_callback+0x94>)
  40119a:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  40119c:	4629      	mov	r1, r5
  40119e:	4620      	mov	r0, r4
  4011a0:	4b16      	ldr	r3, [pc, #88]	; (4011fc <echo_callback+0x98>)
  4011a2:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4011a4:	4b16      	ldr	r3, [pc, #88]	; (401200 <echo_callback+0x9c>)
  4011a6:	2208      	movs	r2, #8
  4011a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4011ac:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4011b0:	2180      	movs	r1, #128	; 0x80
  4011b2:	f883 1303 	strb.w	r1, [r3, #771]	; 0x303
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4011b6:	601a      	str	r2, [r3, #0]
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  4011b8:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  4011bc:	4620      	mov	r0, r4
  4011be:	4b11      	ldr	r3, [pc, #68]	; (401204 <echo_callback+0xa0>)
  4011c0:	4798      	blx	r3
	}
	echo_flag = !echo_flag;
  4011c2:	4a08      	ldr	r2, [pc, #32]	; (4011e4 <echo_callback+0x80>)
  4011c4:	7813      	ldrb	r3, [r2, #0]
  4011c6:	fab3 f383 	clz	r3, r3
  4011ca:	095b      	lsrs	r3, r3, #5
  4011cc:	7013      	strb	r3, [r2, #0]
}
  4011ce:	b005      	add	sp, #20
  4011d0:	bd30      	pop	{r4, r5, pc}
		volatile double tempo = rtt_read_timer_value(RTT);
  4011d2:	4808      	ldr	r0, [pc, #32]	; (4011f4 <echo_callback+0x90>)
  4011d4:	4b0c      	ldr	r3, [pc, #48]	; (401208 <echo_callback+0xa4>)
  4011d6:	4798      	blx	r3
  4011d8:	4b0c      	ldr	r3, [pc, #48]	; (40120c <echo_callback+0xa8>)
  4011da:	4798      	blx	r3
  4011dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4011e0:	e7ef      	b.n	4011c2 <echo_callback+0x5e>
  4011e2:	bf00      	nop
  4011e4:	204006f8 	.word	0x204006f8
  4011e8:	20400020 	.word	0x20400020
  4011ec:	0040164d 	.word	0x0040164d
  4011f0:	47000000 	.word	0x47000000
  4011f4:	400e1830 	.word	0x400e1830
  4011f8:	004001c1 	.word	0x004001c1
  4011fc:	004001ad 	.word	0x004001ad
  401200:	e000e100 	.word	0xe000e100
  401204:	004001ed 	.word	0x004001ed
  401208:	00400201 	.word	0x00400201
  40120c:	00401561 	.word	0x00401561

00401210 <io_init>:
	pio_clear(pio, mask);
	else
	pio_set(pio,mask);
}

void io_init(void) {
  401210:	b570      	push	{r4, r5, r6, lr}
  401212:	b082      	sub	sp, #8
	
	board_init();
  401214:	4b19      	ldr	r3, [pc, #100]	; (40127c <io_init+0x6c>)
  401216:	4798      	blx	r3
	
	sysclk_init();
  401218:	4b19      	ldr	r3, [pc, #100]	; (401280 <io_init+0x70>)
  40121a:	4798      	blx	r3

	WDT->WDT_MR = WDT_MR_WDDIS;
  40121c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401220:	4b18      	ldr	r3, [pc, #96]	; (401284 <io_init+0x74>)
  401222:	605a      	str	r2, [r3, #4]
	
	pmc_enable_periph_clk(TRIG_PIO);
  401224:	4d18      	ldr	r5, [pc, #96]	; (401288 <io_init+0x78>)
  401226:	4628      	mov	r0, r5
  401228:	4e18      	ldr	r6, [pc, #96]	; (40128c <io_init+0x7c>)
  40122a:	47b0      	blx	r6
	pmc_enable_periph_clk(ECHO_PIO);
  40122c:	4c18      	ldr	r4, [pc, #96]	; (401290 <io_init+0x80>)
  40122e:	4620      	mov	r0, r4
  401230:	47b0      	blx	r6
	
	// configura input e output
	pio_set_input(ECHO_PIO,ECHO_PIO_ID_MASK,PIO_DEFAULT);
  401232:	2200      	movs	r2, #0
  401234:	2110      	movs	r1, #16
  401236:	4620      	mov	r0, r4
  401238:	4b16      	ldr	r3, [pc, #88]	; (401294 <io_init+0x84>)
  40123a:	4798      	blx	r3
	pio_configure(TRIG_PIO, PIO_OUTPUT_0,TRIG_PIO_IDX_MASK, PIO_DEFAULT);
  40123c:	2300      	movs	r3, #0
  40123e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401242:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  401246:	4628      	mov	r0, r5
  401248:	4d13      	ldr	r5, [pc, #76]	; (401298 <io_init+0x88>)
  40124a:	47a8      	blx	r5
	
	// configura interrupes
	pio_handler_set(ECHO_PIO, ECHO_PIO_ID, ECHO_PIO_ID_MASK, PIO_IT_EDGE, echo_callback);
  40124c:	4b13      	ldr	r3, [pc, #76]	; (40129c <io_init+0x8c>)
  40124e:	9300      	str	r3, [sp, #0]
  401250:	2340      	movs	r3, #64	; 0x40
  401252:	2210      	movs	r2, #16
  401254:	210a      	movs	r1, #10
  401256:	4620      	mov	r0, r4
  401258:	4d11      	ldr	r5, [pc, #68]	; (4012a0 <io_init+0x90>)
  40125a:	47a8      	blx	r5
	pio_enable_interrupt(ECHO_PIO, ECHO_PIO_ID_MASK);
  40125c:	2110      	movs	r1, #16
  40125e:	4620      	mov	r0, r4
  401260:	4b10      	ldr	r3, [pc, #64]	; (4012a4 <io_init+0x94>)
  401262:	4798      	blx	r3
	pio_get_interrupt_status(ECHO_PIO);
  401264:	4620      	mov	r0, r4
  401266:	4b10      	ldr	r3, [pc, #64]	; (4012a8 <io_init+0x98>)
  401268:	4798      	blx	r3
  40126a:	4b10      	ldr	r3, [pc, #64]	; (4012ac <io_init+0x9c>)
  40126c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401270:	601a      	str	r2, [r3, #0]
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401272:	2280      	movs	r2, #128	; 0x80
  401274:	f883 230a 	strb.w	r2, [r3, #778]	; 0x30a
	NVIC_EnableIRQ(ECHO_PIO_ID);
	NVIC_SetPriority(ECHO_PIO_ID, ECHO_PRIORITY);
}
  401278:	b002      	add	sp, #8
  40127a:	bd70      	pop	{r4, r5, r6, pc}
  40127c:	00400969 	.word	0x00400969
  401280:	004008f9 	.word	0x004008f9
  401284:	400e1850 	.word	0x400e1850
  401288:	400e1200 	.word	0x400e1200
  40128c:	00400ead 	.word	0x00400ead
  401290:	400e0e00 	.word	0x400e0e00
  401294:	00400b3b 	.word	0x00400b3b
  401298:	00400b99 	.word	0x00400b99
  40129c:	00401165 	.word	0x00401165
  4012a0:	00400cb9 	.word	0x00400cb9
  4012a4:	00400c5b 	.word	0x00400c5b
  4012a8:	00400c5f 	.word	0x00400c5f
  4012ac:	e000e100 	.word	0xe000e100

004012b0 <main>:

int main (void)
{
  4012b0:	b508      	push	{r3, lr}

	io_init();
  4012b2:	4b05      	ldr	r3, [pc, #20]	; (4012c8 <main+0x18>)
  4012b4:	4798      	blx	r3

	delay_init();

	gfx_mono_ssd1306_init();
  4012b6:	4b05      	ldr	r3, [pc, #20]	; (4012cc <main+0x1c>)
  4012b8:	4798      	blx	r3
	gfx_mono_draw_string("NO DETECT", 0,16, &sysfont);
  4012ba:	4b05      	ldr	r3, [pc, #20]	; (4012d0 <main+0x20>)
  4012bc:	2210      	movs	r2, #16
  4012be:	2100      	movs	r1, #0
  4012c0:	4804      	ldr	r0, [pc, #16]	; (4012d4 <main+0x24>)
  4012c2:	4c05      	ldr	r4, [pc, #20]	; (4012d8 <main+0x28>)
  4012c4:	47a0      	blx	r4
  4012c6:	e7fe      	b.n	4012c6 <main+0x16>
  4012c8:	00401211 	.word	0x00401211
  4012cc:	004005d9 	.word	0x004005d9
  4012d0:	2040000c 	.word	0x2040000c
  4012d4:	004022a4 	.word	0x004022a4
  4012d8:	00400541 	.word	0x00400541

004012dc <__aeabi_drsub>:
  4012dc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4012e0:	e002      	b.n	4012e8 <__adddf3>
  4012e2:	bf00      	nop

004012e4 <__aeabi_dsub>:
  4012e4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004012e8 <__adddf3>:
  4012e8:	b530      	push	{r4, r5, lr}
  4012ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4012ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4012f2:	ea94 0f05 	teq	r4, r5
  4012f6:	bf08      	it	eq
  4012f8:	ea90 0f02 	teqeq	r0, r2
  4012fc:	bf1f      	itttt	ne
  4012fe:	ea54 0c00 	orrsne.w	ip, r4, r0
  401302:	ea55 0c02 	orrsne.w	ip, r5, r2
  401306:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40130a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40130e:	f000 80e2 	beq.w	4014d6 <__adddf3+0x1ee>
  401312:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401316:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40131a:	bfb8      	it	lt
  40131c:	426d      	neglt	r5, r5
  40131e:	dd0c      	ble.n	40133a <__adddf3+0x52>
  401320:	442c      	add	r4, r5
  401322:	ea80 0202 	eor.w	r2, r0, r2
  401326:	ea81 0303 	eor.w	r3, r1, r3
  40132a:	ea82 0000 	eor.w	r0, r2, r0
  40132e:	ea83 0101 	eor.w	r1, r3, r1
  401332:	ea80 0202 	eor.w	r2, r0, r2
  401336:	ea81 0303 	eor.w	r3, r1, r3
  40133a:	2d36      	cmp	r5, #54	; 0x36
  40133c:	bf88      	it	hi
  40133e:	bd30      	pophi	{r4, r5, pc}
  401340:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401344:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401348:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40134c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401350:	d002      	beq.n	401358 <__adddf3+0x70>
  401352:	4240      	negs	r0, r0
  401354:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401358:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40135c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401360:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401364:	d002      	beq.n	40136c <__adddf3+0x84>
  401366:	4252      	negs	r2, r2
  401368:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40136c:	ea94 0f05 	teq	r4, r5
  401370:	f000 80a7 	beq.w	4014c2 <__adddf3+0x1da>
  401374:	f1a4 0401 	sub.w	r4, r4, #1
  401378:	f1d5 0e20 	rsbs	lr, r5, #32
  40137c:	db0d      	blt.n	40139a <__adddf3+0xb2>
  40137e:	fa02 fc0e 	lsl.w	ip, r2, lr
  401382:	fa22 f205 	lsr.w	r2, r2, r5
  401386:	1880      	adds	r0, r0, r2
  401388:	f141 0100 	adc.w	r1, r1, #0
  40138c:	fa03 f20e 	lsl.w	r2, r3, lr
  401390:	1880      	adds	r0, r0, r2
  401392:	fa43 f305 	asr.w	r3, r3, r5
  401396:	4159      	adcs	r1, r3
  401398:	e00e      	b.n	4013b8 <__adddf3+0xd0>
  40139a:	f1a5 0520 	sub.w	r5, r5, #32
  40139e:	f10e 0e20 	add.w	lr, lr, #32
  4013a2:	2a01      	cmp	r2, #1
  4013a4:	fa03 fc0e 	lsl.w	ip, r3, lr
  4013a8:	bf28      	it	cs
  4013aa:	f04c 0c02 	orrcs.w	ip, ip, #2
  4013ae:	fa43 f305 	asr.w	r3, r3, r5
  4013b2:	18c0      	adds	r0, r0, r3
  4013b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4013b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4013bc:	d507      	bpl.n	4013ce <__adddf3+0xe6>
  4013be:	f04f 0e00 	mov.w	lr, #0
  4013c2:	f1dc 0c00 	rsbs	ip, ip, #0
  4013c6:	eb7e 0000 	sbcs.w	r0, lr, r0
  4013ca:	eb6e 0101 	sbc.w	r1, lr, r1
  4013ce:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4013d2:	d31b      	bcc.n	40140c <__adddf3+0x124>
  4013d4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4013d8:	d30c      	bcc.n	4013f4 <__adddf3+0x10c>
  4013da:	0849      	lsrs	r1, r1, #1
  4013dc:	ea5f 0030 	movs.w	r0, r0, rrx
  4013e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4013e4:	f104 0401 	add.w	r4, r4, #1
  4013e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4013ec:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4013f0:	f080 809a 	bcs.w	401528 <__adddf3+0x240>
  4013f4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4013f8:	bf08      	it	eq
  4013fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4013fe:	f150 0000 	adcs.w	r0, r0, #0
  401402:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401406:	ea41 0105 	orr.w	r1, r1, r5
  40140a:	bd30      	pop	{r4, r5, pc}
  40140c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401410:	4140      	adcs	r0, r0
  401412:	eb41 0101 	adc.w	r1, r1, r1
  401416:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40141a:	f1a4 0401 	sub.w	r4, r4, #1
  40141e:	d1e9      	bne.n	4013f4 <__adddf3+0x10c>
  401420:	f091 0f00 	teq	r1, #0
  401424:	bf04      	itt	eq
  401426:	4601      	moveq	r1, r0
  401428:	2000      	moveq	r0, #0
  40142a:	fab1 f381 	clz	r3, r1
  40142e:	bf08      	it	eq
  401430:	3320      	addeq	r3, #32
  401432:	f1a3 030b 	sub.w	r3, r3, #11
  401436:	f1b3 0220 	subs.w	r2, r3, #32
  40143a:	da0c      	bge.n	401456 <__adddf3+0x16e>
  40143c:	320c      	adds	r2, #12
  40143e:	dd08      	ble.n	401452 <__adddf3+0x16a>
  401440:	f102 0c14 	add.w	ip, r2, #20
  401444:	f1c2 020c 	rsb	r2, r2, #12
  401448:	fa01 f00c 	lsl.w	r0, r1, ip
  40144c:	fa21 f102 	lsr.w	r1, r1, r2
  401450:	e00c      	b.n	40146c <__adddf3+0x184>
  401452:	f102 0214 	add.w	r2, r2, #20
  401456:	bfd8      	it	le
  401458:	f1c2 0c20 	rsble	ip, r2, #32
  40145c:	fa01 f102 	lsl.w	r1, r1, r2
  401460:	fa20 fc0c 	lsr.w	ip, r0, ip
  401464:	bfdc      	itt	le
  401466:	ea41 010c 	orrle.w	r1, r1, ip
  40146a:	4090      	lslle	r0, r2
  40146c:	1ae4      	subs	r4, r4, r3
  40146e:	bfa2      	ittt	ge
  401470:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401474:	4329      	orrge	r1, r5
  401476:	bd30      	popge	{r4, r5, pc}
  401478:	ea6f 0404 	mvn.w	r4, r4
  40147c:	3c1f      	subs	r4, #31
  40147e:	da1c      	bge.n	4014ba <__adddf3+0x1d2>
  401480:	340c      	adds	r4, #12
  401482:	dc0e      	bgt.n	4014a2 <__adddf3+0x1ba>
  401484:	f104 0414 	add.w	r4, r4, #20
  401488:	f1c4 0220 	rsb	r2, r4, #32
  40148c:	fa20 f004 	lsr.w	r0, r0, r4
  401490:	fa01 f302 	lsl.w	r3, r1, r2
  401494:	ea40 0003 	orr.w	r0, r0, r3
  401498:	fa21 f304 	lsr.w	r3, r1, r4
  40149c:	ea45 0103 	orr.w	r1, r5, r3
  4014a0:	bd30      	pop	{r4, r5, pc}
  4014a2:	f1c4 040c 	rsb	r4, r4, #12
  4014a6:	f1c4 0220 	rsb	r2, r4, #32
  4014aa:	fa20 f002 	lsr.w	r0, r0, r2
  4014ae:	fa01 f304 	lsl.w	r3, r1, r4
  4014b2:	ea40 0003 	orr.w	r0, r0, r3
  4014b6:	4629      	mov	r1, r5
  4014b8:	bd30      	pop	{r4, r5, pc}
  4014ba:	fa21 f004 	lsr.w	r0, r1, r4
  4014be:	4629      	mov	r1, r5
  4014c0:	bd30      	pop	{r4, r5, pc}
  4014c2:	f094 0f00 	teq	r4, #0
  4014c6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4014ca:	bf06      	itte	eq
  4014cc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4014d0:	3401      	addeq	r4, #1
  4014d2:	3d01      	subne	r5, #1
  4014d4:	e74e      	b.n	401374 <__adddf3+0x8c>
  4014d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4014da:	bf18      	it	ne
  4014dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4014e0:	d029      	beq.n	401536 <__adddf3+0x24e>
  4014e2:	ea94 0f05 	teq	r4, r5
  4014e6:	bf08      	it	eq
  4014e8:	ea90 0f02 	teqeq	r0, r2
  4014ec:	d005      	beq.n	4014fa <__adddf3+0x212>
  4014ee:	ea54 0c00 	orrs.w	ip, r4, r0
  4014f2:	bf04      	itt	eq
  4014f4:	4619      	moveq	r1, r3
  4014f6:	4610      	moveq	r0, r2
  4014f8:	bd30      	pop	{r4, r5, pc}
  4014fa:	ea91 0f03 	teq	r1, r3
  4014fe:	bf1e      	ittt	ne
  401500:	2100      	movne	r1, #0
  401502:	2000      	movne	r0, #0
  401504:	bd30      	popne	{r4, r5, pc}
  401506:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40150a:	d105      	bne.n	401518 <__adddf3+0x230>
  40150c:	0040      	lsls	r0, r0, #1
  40150e:	4149      	adcs	r1, r1
  401510:	bf28      	it	cs
  401512:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401516:	bd30      	pop	{r4, r5, pc}
  401518:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40151c:	bf3c      	itt	cc
  40151e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  401522:	bd30      	popcc	{r4, r5, pc}
  401524:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401528:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40152c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401530:	f04f 0000 	mov.w	r0, #0
  401534:	bd30      	pop	{r4, r5, pc}
  401536:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40153a:	bf1a      	itte	ne
  40153c:	4619      	movne	r1, r3
  40153e:	4610      	movne	r0, r2
  401540:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401544:	bf1c      	itt	ne
  401546:	460b      	movne	r3, r1
  401548:	4602      	movne	r2, r0
  40154a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40154e:	bf06      	itte	eq
  401550:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401554:	ea91 0f03 	teqeq	r1, r3
  401558:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40155c:	bd30      	pop	{r4, r5, pc}
  40155e:	bf00      	nop

00401560 <__aeabi_ui2d>:
  401560:	f090 0f00 	teq	r0, #0
  401564:	bf04      	itt	eq
  401566:	2100      	moveq	r1, #0
  401568:	4770      	bxeq	lr
  40156a:	b530      	push	{r4, r5, lr}
  40156c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401570:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401574:	f04f 0500 	mov.w	r5, #0
  401578:	f04f 0100 	mov.w	r1, #0
  40157c:	e750      	b.n	401420 <__adddf3+0x138>
  40157e:	bf00      	nop

00401580 <__aeabi_i2d>:
  401580:	f090 0f00 	teq	r0, #0
  401584:	bf04      	itt	eq
  401586:	2100      	moveq	r1, #0
  401588:	4770      	bxeq	lr
  40158a:	b530      	push	{r4, r5, lr}
  40158c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401590:	f104 0432 	add.w	r4, r4, #50	; 0x32
  401594:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  401598:	bf48      	it	mi
  40159a:	4240      	negmi	r0, r0
  40159c:	f04f 0100 	mov.w	r1, #0
  4015a0:	e73e      	b.n	401420 <__adddf3+0x138>
  4015a2:	bf00      	nop

004015a4 <__aeabi_f2d>:
  4015a4:	0042      	lsls	r2, r0, #1
  4015a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4015aa:	ea4f 0131 	mov.w	r1, r1, rrx
  4015ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4015b2:	bf1f      	itttt	ne
  4015b4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4015b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4015bc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4015c0:	4770      	bxne	lr
  4015c2:	f092 0f00 	teq	r2, #0
  4015c6:	bf14      	ite	ne
  4015c8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4015cc:	4770      	bxeq	lr
  4015ce:	b530      	push	{r4, r5, lr}
  4015d0:	f44f 7460 	mov.w	r4, #896	; 0x380
  4015d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4015d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4015dc:	e720      	b.n	401420 <__adddf3+0x138>
  4015de:	bf00      	nop

004015e0 <__aeabi_ul2d>:
  4015e0:	ea50 0201 	orrs.w	r2, r0, r1
  4015e4:	bf08      	it	eq
  4015e6:	4770      	bxeq	lr
  4015e8:	b530      	push	{r4, r5, lr}
  4015ea:	f04f 0500 	mov.w	r5, #0
  4015ee:	e00a      	b.n	401606 <__aeabi_l2d+0x16>

004015f0 <__aeabi_l2d>:
  4015f0:	ea50 0201 	orrs.w	r2, r0, r1
  4015f4:	bf08      	it	eq
  4015f6:	4770      	bxeq	lr
  4015f8:	b530      	push	{r4, r5, lr}
  4015fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4015fe:	d502      	bpl.n	401606 <__aeabi_l2d+0x16>
  401600:	4240      	negs	r0, r0
  401602:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401606:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40160a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40160e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  401612:	f43f aedc 	beq.w	4013ce <__adddf3+0xe6>
  401616:	f04f 0203 	mov.w	r2, #3
  40161a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40161e:	bf18      	it	ne
  401620:	3203      	addne	r2, #3
  401622:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401626:	bf18      	it	ne
  401628:	3203      	addne	r2, #3
  40162a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40162e:	f1c2 0320 	rsb	r3, r2, #32
  401632:	fa00 fc03 	lsl.w	ip, r0, r3
  401636:	fa20 f002 	lsr.w	r0, r0, r2
  40163a:	fa01 fe03 	lsl.w	lr, r1, r3
  40163e:	ea40 000e 	orr.w	r0, r0, lr
  401642:	fa21 f102 	lsr.w	r1, r1, r2
  401646:	4414      	add	r4, r2
  401648:	e6c1      	b.n	4013ce <__adddf3+0xe6>
  40164a:	bf00      	nop

0040164c <__aeabi_d2f>:
  40164c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  401650:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  401654:	bf24      	itt	cs
  401656:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40165a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40165e:	d90d      	bls.n	40167c <__aeabi_d2f+0x30>
  401660:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  401664:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  401668:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  40166c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  401670:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  401674:	bf08      	it	eq
  401676:	f020 0001 	biceq.w	r0, r0, #1
  40167a:	4770      	bx	lr
  40167c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  401680:	d121      	bne.n	4016c6 <__aeabi_d2f+0x7a>
  401682:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  401686:	bfbc      	itt	lt
  401688:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  40168c:	4770      	bxlt	lr
  40168e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  401692:	ea4f 5252 	mov.w	r2, r2, lsr #21
  401696:	f1c2 0218 	rsb	r2, r2, #24
  40169a:	f1c2 0c20 	rsb	ip, r2, #32
  40169e:	fa10 f30c 	lsls.w	r3, r0, ip
  4016a2:	fa20 f002 	lsr.w	r0, r0, r2
  4016a6:	bf18      	it	ne
  4016a8:	f040 0001 	orrne.w	r0, r0, #1
  4016ac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4016b0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  4016b4:	fa03 fc0c 	lsl.w	ip, r3, ip
  4016b8:	ea40 000c 	orr.w	r0, r0, ip
  4016bc:	fa23 f302 	lsr.w	r3, r3, r2
  4016c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4016c4:	e7cc      	b.n	401660 <__aeabi_d2f+0x14>
  4016c6:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4016ca:	d107      	bne.n	4016dc <__aeabi_d2f+0x90>
  4016cc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4016d0:	bf1e      	ittt	ne
  4016d2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4016d6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4016da:	4770      	bxne	lr
  4016dc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4016e0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4016e4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4016e8:	4770      	bx	lr
  4016ea:	bf00      	nop

004016ec <__libc_init_array>:
  4016ec:	b570      	push	{r4, r5, r6, lr}
  4016ee:	4e0f      	ldr	r6, [pc, #60]	; (40172c <__libc_init_array+0x40>)
  4016f0:	4d0f      	ldr	r5, [pc, #60]	; (401730 <__libc_init_array+0x44>)
  4016f2:	1b76      	subs	r6, r6, r5
  4016f4:	10b6      	asrs	r6, r6, #2
  4016f6:	bf18      	it	ne
  4016f8:	2400      	movne	r4, #0
  4016fa:	d005      	beq.n	401708 <__libc_init_array+0x1c>
  4016fc:	3401      	adds	r4, #1
  4016fe:	f855 3b04 	ldr.w	r3, [r5], #4
  401702:	4798      	blx	r3
  401704:	42a6      	cmp	r6, r4
  401706:	d1f9      	bne.n	4016fc <__libc_init_array+0x10>
  401708:	4e0a      	ldr	r6, [pc, #40]	; (401734 <__libc_init_array+0x48>)
  40170a:	4d0b      	ldr	r5, [pc, #44]	; (401738 <__libc_init_array+0x4c>)
  40170c:	1b76      	subs	r6, r6, r5
  40170e:	f000 fdd1 	bl	4022b4 <_init>
  401712:	10b6      	asrs	r6, r6, #2
  401714:	bf18      	it	ne
  401716:	2400      	movne	r4, #0
  401718:	d006      	beq.n	401728 <__libc_init_array+0x3c>
  40171a:	3401      	adds	r4, #1
  40171c:	f855 3b04 	ldr.w	r3, [r5], #4
  401720:	4798      	blx	r3
  401722:	42a6      	cmp	r6, r4
  401724:	d1f9      	bne.n	40171a <__libc_init_array+0x2e>
  401726:	bd70      	pop	{r4, r5, r6, pc}
  401728:	bd70      	pop	{r4, r5, r6, pc}
  40172a:	bf00      	nop
  40172c:	004022c0 	.word	0x004022c0
  401730:	004022c0 	.word	0x004022c0
  401734:	004022c8 	.word	0x004022c8
  401738:	004022c0 	.word	0x004022c0

0040173c <register_fini>:
  40173c:	4b02      	ldr	r3, [pc, #8]	; (401748 <register_fini+0xc>)
  40173e:	b113      	cbz	r3, 401746 <register_fini+0xa>
  401740:	4802      	ldr	r0, [pc, #8]	; (40174c <register_fini+0x10>)
  401742:	f000 b805 	b.w	401750 <atexit>
  401746:	4770      	bx	lr
  401748:	00000000 	.word	0x00000000
  40174c:	0040175d 	.word	0x0040175d

00401750 <atexit>:
  401750:	2300      	movs	r3, #0
  401752:	4601      	mov	r1, r0
  401754:	461a      	mov	r2, r3
  401756:	4618      	mov	r0, r3
  401758:	f000 b81e 	b.w	401798 <__register_exitproc>

0040175c <__libc_fini_array>:
  40175c:	b538      	push	{r3, r4, r5, lr}
  40175e:	4c0a      	ldr	r4, [pc, #40]	; (401788 <__libc_fini_array+0x2c>)
  401760:	4d0a      	ldr	r5, [pc, #40]	; (40178c <__libc_fini_array+0x30>)
  401762:	1b64      	subs	r4, r4, r5
  401764:	10a4      	asrs	r4, r4, #2
  401766:	d00a      	beq.n	40177e <__libc_fini_array+0x22>
  401768:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40176c:	3b01      	subs	r3, #1
  40176e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  401772:	3c01      	subs	r4, #1
  401774:	f855 3904 	ldr.w	r3, [r5], #-4
  401778:	4798      	blx	r3
  40177a:	2c00      	cmp	r4, #0
  40177c:	d1f9      	bne.n	401772 <__libc_fini_array+0x16>
  40177e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401782:	f000 bda1 	b.w	4022c8 <_fini>
  401786:	bf00      	nop
  401788:	004022d8 	.word	0x004022d8
  40178c:	004022d4 	.word	0x004022d4

00401790 <__retarget_lock_acquire_recursive>:
  401790:	4770      	bx	lr
  401792:	bf00      	nop

00401794 <__retarget_lock_release_recursive>:
  401794:	4770      	bx	lr
  401796:	bf00      	nop

00401798 <__register_exitproc>:
  401798:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40179c:	4d2c      	ldr	r5, [pc, #176]	; (401850 <__register_exitproc+0xb8>)
  40179e:	4606      	mov	r6, r0
  4017a0:	6828      	ldr	r0, [r5, #0]
  4017a2:	4698      	mov	r8, r3
  4017a4:	460f      	mov	r7, r1
  4017a6:	4691      	mov	r9, r2
  4017a8:	f7ff fff2 	bl	401790 <__retarget_lock_acquire_recursive>
  4017ac:	4b29      	ldr	r3, [pc, #164]	; (401854 <__register_exitproc+0xbc>)
  4017ae:	681c      	ldr	r4, [r3, #0]
  4017b0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4017b4:	2b00      	cmp	r3, #0
  4017b6:	d03e      	beq.n	401836 <__register_exitproc+0x9e>
  4017b8:	685a      	ldr	r2, [r3, #4]
  4017ba:	2a1f      	cmp	r2, #31
  4017bc:	dc1c      	bgt.n	4017f8 <__register_exitproc+0x60>
  4017be:	f102 0e01 	add.w	lr, r2, #1
  4017c2:	b176      	cbz	r6, 4017e2 <__register_exitproc+0x4a>
  4017c4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4017c8:	2401      	movs	r4, #1
  4017ca:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4017ce:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4017d2:	4094      	lsls	r4, r2
  4017d4:	4320      	orrs	r0, r4
  4017d6:	2e02      	cmp	r6, #2
  4017d8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4017dc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4017e0:	d023      	beq.n	40182a <__register_exitproc+0x92>
  4017e2:	3202      	adds	r2, #2
  4017e4:	f8c3 e004 	str.w	lr, [r3, #4]
  4017e8:	6828      	ldr	r0, [r5, #0]
  4017ea:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4017ee:	f7ff ffd1 	bl	401794 <__retarget_lock_release_recursive>
  4017f2:	2000      	movs	r0, #0
  4017f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4017f8:	4b17      	ldr	r3, [pc, #92]	; (401858 <__register_exitproc+0xc0>)
  4017fa:	b30b      	cbz	r3, 401840 <__register_exitproc+0xa8>
  4017fc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401800:	f3af 8000 	nop.w
  401804:	4603      	mov	r3, r0
  401806:	b1d8      	cbz	r0, 401840 <__register_exitproc+0xa8>
  401808:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40180c:	6002      	str	r2, [r0, #0]
  40180e:	2100      	movs	r1, #0
  401810:	6041      	str	r1, [r0, #4]
  401812:	460a      	mov	r2, r1
  401814:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  401818:	f04f 0e01 	mov.w	lr, #1
  40181c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  401820:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  401824:	2e00      	cmp	r6, #0
  401826:	d0dc      	beq.n	4017e2 <__register_exitproc+0x4a>
  401828:	e7cc      	b.n	4017c4 <__register_exitproc+0x2c>
  40182a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40182e:	430c      	orrs	r4, r1
  401830:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  401834:	e7d5      	b.n	4017e2 <__register_exitproc+0x4a>
  401836:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40183a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40183e:	e7bb      	b.n	4017b8 <__register_exitproc+0x20>
  401840:	6828      	ldr	r0, [r5, #0]
  401842:	f7ff ffa7 	bl	401794 <__retarget_lock_release_recursive>
  401846:	f04f 30ff 	mov.w	r0, #4294967295
  40184a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40184e:	bf00      	nop
  401850:	20400450 	.word	0x20400450
  401854:	004022b0 	.word	0x004022b0
  401858:	00000000 	.word	0x00000000

0040185c <sysfont_glyphs>:
	...
  40187c:	00300030 00300030 00300030 00300000     0.0.0.0.0.0...0.
  40188c:	00000030 00000000 00000000 006c006c     0...........l.l.
  40189c:	006c006c 00000000 00000000 00000000     l.l.............
	...
  4018b4:	00280000 007c0028 00280028 0028007c     ..(.(.|.(.(.|.(.
  4018c4:	00000028 00000000 00000000 003c0010     (.............<.
  4018d4:	00200040 00080010 00780004 00000010     @. .......x.....
	...
  4018ec:	007c0000 00a800a4 00280050 00940054     ..|.....P.(.T...
  4018fc:	00000088 00000000 00000000 00900060     ............`...
  40190c:	00900090 00940060 00880088 00000070     ....`.......p...
	...
  401924:	00100010 00000010 00000000 00000000     ................
	...
  401940:	00100008 00200020 00200020 00200020     .... . . . . . .
  401950:	00080010 00000000 00000000 00100020     ............ ...
  401960:	00080008 00080008 00080008 00200010     .............. .
  401970:	00000000 00280000 007c0010 00280010     ......(...|...(.
	...
  401998:	00100010 00fe0010 00100010 00000010     ................
	...
  4019c0:	00300010 00000020 00000000 00000000     ..0. ...........
  4019d0:	00000000 007c0000 00000000 00000000     ......|.........
	...
  4019f4:	00300000 00000030 00000000 00000000     ..0.0...........
  401a04:	00080000 00100008 00200010 00400020     .......... . .@.
  401a14:	00000040 00000000 00000000 00780000     @.............x.
  401a24:	008c0084 00a40094 008400c4 00000078     ............x...
	...
  401a3c:	00100000 00500030 00100010 00100010     ....0.P.........
  401a4c:	0000007c 00000000 00000000 00700000     |.............p.
  401a5c:	00080088 00200010 00800040 000000f8     ...... .@.......
	...
  401a74:	00700000 00080088 00080030 00880008     ..p.....0.......
  401a84:	00000070 00000000 00000000 00080000     p...............
  401a94:	00280018 00880048 000800fc 00000008     ..(.H...........
	...
  401aac:	00780000 00800080 000800f0 00080008     ..x.............
  401abc:	000000f0 00000000 00000000 00300000     ..............0.
  401acc:	00800040 008800f0 00880088 00000070     @...........p...
	...
  401ae4:	00f80000 00100008 00200010 00400020     .......... . .@.
  401af4:	00000040 00000000 00000000 00700000     @.............p.
  401b04:	00880088 00880070 00880088 00000070     ....p.......p...
	...
  401b1c:	00700000 00880088 00780088 00100008     ..p.......x.....
  401b2c:	00000060 00000000 00000000 00000000     `...............
  401b3c:	00300000 00000030 00300000 00000030     ..0.0.....0.0...
	...
  401b58:	00300000 00000030 00300000 00600030     ..0.0.....0.0.`.
  401b68:	00000040 00000000 00000000 00100008     @...............
  401b78:	00400020 00100020 00000008 00000000      .@. ...........
	...
  401b94:	0000007c 0000007c 00000000 00000000     |...|...........
	...
  401bac:	00200040 00080010 00200010 00000040     @. ....... .@...
	...
  401bc4:	00300000 00080048 00200010 00000000     ..0.H..... .....
  401bd4:	00000020 00000000 00000000 00000000      ...............
  401be4:	0042003c 00aa009a 00be00aa 00780080     <.B...........x.
	...
  401bfc:	00100000 00280028 007c0044 00440044     ....(.(.D.|.D.D.
  401c0c:	00000044 00000000 00000000 00f80000     D...............
  401c1c:	00840084 008400f8 00840084 000000f8     ................
	...
  401c34:	003c0000 00800040 00800080 00400080     ..<.@.........@.
  401c44:	0000003c 00000000 00000000 00f00000     <...............
  401c54:	00840088 00840084 00880084 000000f0     ................
	...
  401c6c:	00f80000 00800080 008000f0 00800080     ................
  401c7c:	000000f8 00000000 00000000 00f80000     ................
  401c8c:	00800080 008000f8 00800080 00000080     ................
	...
  401ca4:	003c0000 00800040 009c0080 00440084     ..<.@.........D.
  401cb4:	00000038 00000000 00000000 00880000     8...............
  401cc4:	00880088 008800f8 00880088 00000088     ................
	...
  401cdc:	00f80000 00200020 00200020 00200020     .... . . . . . .
  401cec:	000000f8 00000000 00000000 00f80000     ................
  401cfc:	00080008 00080008 00080008 000000f0     ................
	...
  401d14:	00840000 00900088 00d000a0 00840088     ................
  401d24:	00000084 00000000 00000000 00800000     ................
  401d34:	00800080 00800080 00800080 000000fc     ................
	...
  401d4c:	00840000 00cc00cc 00b400b4 00840084     ................
  401d5c:	00000084 00000000 00000000 00840000     ................
  401d6c:	00c400c4 00a400a4 00940094 0000008c     ................
	...
  401d84:	00780000 00840084 00840084 00840084     ..x.............
  401d94:	00000078 00000000 00000000 00f80000     x...............
  401da4:	00840084 00f80084 00800080 00000080     ................
	...
  401dbc:	00780000 00840084 00840084 00840084     ..x.............
  401dcc:	00200078 00000018 00000000 00f80000     x. .............
  401ddc:	00840084 00f80084 00840088 00000084     ................
	...
  401df4:	007c0000 00800080 00180060 00040004     ..|.....`.......
  401e04:	000000f8 00000000 00000000 00f80000     ................
  401e14:	00200020 00200020 00200020 00000020      . . . . . . ...
	...
  401e2c:	00840000 00840084 00840084 00840084     ................
  401e3c:	00000078 00000000 00000000 00840000     x...............
  401e4c:	00840084 00480048 00300048 00000030     ....H.H.H.0.0...
	...
  401e64:	00880000 00a800a8 00a800a8 005000a8     ..............P.
  401e74:	00000050 00000000 00000000 00880000     P...............
  401e84:	00500088 00200020 00880050 00000088     ..P. . .P.......
	...
  401e9c:	00880000 00880088 00500050 00200020     ........P.P. . .
  401eac:	00000020 00000000 00000000 00fc0000      ...............
  401ebc:	00080004 00200010 00800040 000000fc     ...... .@.......
	...
  401ed4:	00400070 00400040 00400040 00400040     p.@.@.@.@.@.@.@.
  401ee4:	00400040 00000070 00000000 00400040     @.@.p.......@.@.
  401ef4:	00200020 00100020 00100010 00080008      . . ...........
	...
  401f0c:	00080038 00080008 00080008 00080008     8...............
  401f1c:	00080008 00000038 00000000 00280010     ....8.........(.
  401f2c:	00000044 00000000 00000000 00000000     D...............
	...
  401f54:	00000038 00000000 00000000 00200000     8............. .
  401f64:	00000010 00000000 00000000 00000000     ................
	...
  401f80:	00700000 00080008 00880078 0000007c     ..p.....x...|...
	...
  401f98:	00800080 00f80080 00840084 00840084     ................
  401fa8:	000000f8 00000000 00000000 00000000     ................
  401fb8:	00780000 00800080 00800080 00000078     ..x.........x...
	...
  401fd0:	00040004 007c0004 00840084 008c0084     ......|.........
  401fe0:	00000074 00000000 00000000 00000000     t...............
  401ff0:	00780000 00fc0084 00800080 0000007c     ..x.........|...
	...
  402008:	0020001c 00fc0020 00200020 00200020     .. . ... . . . .
  402018:	000000fc 00000000 00000000 00000000     ................
  402028:	007c0000 00840084 00840084 0004007c     ..|.........|...
  402038:	00000078 00000000 00800080 00b80080     x...............
  402048:	008400c4 00840084 00000084 00000000     ................
  402058:	00000000 00100000 00700000 00100010     ..........p.....
  402068:	00100010 0000007c 00000000 00000000     ....|...........
  402078:	00080000 00780000 00080008 00080008     ......x.........
  402088:	00080008 00700008 00000000 00800080     ......p.........
  402098:	00880080 00a00090 008800d0 00000088     ................
	...
  4020b0:	002000e0 00200020 00200020 00200020     .. . . . . . . .
  4020c0:	000000f8 00000000 00000000 00000000     ................
  4020d0:	00a40000 00a400fc 00a400a4 000000a4     ................
	...
  4020ec:	00b80000 008400c4 00840084 00000084     ................
	...
  402108:	00780000 00840084 00840084 00000078     ..x.........x...
	...
  402124:	00b80000 008400c4 00840084 008000f8     ................
  402134:	00000080 00000000 00000000 007c0000     ..............|.
  402144:	00840084 00840084 0004007c 00000004     ........|.......
	...
  40215c:	00d80000 00400060 00400040 000000f0     ....`.@.@.@.....
	...
  402178:	00780000 00400080 00080030 000000f0     ..x...@.0.......
	...
  402194:	00fc0020 00200020 00200020 0000001c      ... . . . .....
	...
  4021b0:	00880000 00880088 00880088 0000007c     ............|...
	...
  4021cc:	00840000 00840084 00480048 00000030     ........H.H.0...
	...
  4021e8:	00880000 00a800a8 00a800a8 00000050     ............P...
	...
  402204:	00880000 00200050 00500020 00000088     ....P. . .P.....
	...
  402220:	00840000 00480084 00300048 00200010     ......H.H.0... .
  402230:	00000040 00000000 00000000 00f80000     @...............
  402240:	00100008 00400020 000000f8 00000000     .... .@.........
  402250:	00000000 00200010 00100020 00200020     ...... . ... . .
  402260:	00200010 00100020 00000000 00000000     .. . ...........
  402270:	00100010 00100010 00000000 00100010     ................
  402280:	00100010 00000000 00000000 00100020     ............ ...
  402290:	00200010 00100010 00100020 00200010     .. ..... ..... .
  4022a0:	00000000 44204f4e 43455445 00000054     ....NO DETECT...

004022b0 <_global_impure_ptr>:
  4022b0:	20400028                                (.@ 

004022b4 <_init>:
  4022b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4022b6:	bf00      	nop
  4022b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4022ba:	bc08      	pop	{r3}
  4022bc:	469e      	mov	lr, r3
  4022be:	4770      	bx	lr

004022c0 <__init_array_start>:
  4022c0:	0040173d 	.word	0x0040173d

004022c4 <__frame_dummy_init_array_entry>:
  4022c4:	00400165                                e.@.

004022c8 <_fini>:
  4022c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4022ca:	bf00      	nop
  4022cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4022ce:	bc08      	pop	{r3}
  4022d0:	469e      	mov	lr, r3
  4022d2:	4770      	bx	lr

004022d4 <__fini_array_start>:
  4022d4:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 185c 0040 0e0a 7d20               ....\.@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <SystemCoreClock>:
2040001c:	0900 003d                                   ..=.

20400020 <freq>:
20400020:	0000 0000 9a00 40c0                         .......@

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	06fc 2040                                   ..@ 
