<def f='tvm/tir/analysis/block_access_region_detector.cc' l='372' ll='393' type='Array&lt;Array&lt;tvm::tir::BufferRegion&gt;&gt; tvm::tir::GetBlockReadWriteRegion(const tvm::tir::Block &amp; block, const Map&lt;tvm::tir::Var, tvm::tir::Buffer&gt; &amp; buffer_var_map)'/>
<use f='tvm/tir/analysis/block_access_region_detector.cc' l='396' u='r'/>
<use f='tvm/tir/schedule/primitive/compute_inline.cc' l='336' u='c' c='_ZN3tvm3tir11BaseInliner29UpdateBuffersInBlockSignatureENS0_5BlockEb'/>
<use f='tvm/tir/schedule/primitive/layout_transformation.cc' l='96' u='c' c='_ZN3tvm3tir23TransformLayoutRewriter10VisitStmt_EPKNS0_9BlockNodeE'/>
<use f='tvm/tir/transforms/inject_software_pipeline.cc' l='58' u='c' c='_ZN3tvm3tir17software_pipeline9MakeBlockERKNS0_4StmtERKNS_7runtime3MapINS0_3VarENS0_6BufferEvvEE'/>
<use f='tvm/tir/transforms/plan_update_buffer_allocation_location.cc' l='148' u='c' c='_ZN3tvm3tir23BufferAllocationLocator17InjectOpaqueBlockENS0_4StmtERKNS_7runtime5ArrayINS0_6BufferEvEE'/>
