TimeQuest Timing Analyzer report for AudioBoard
Mon Sep 10 21:00:53 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'ClkSys'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Setup: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'ClkSys'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'ClkSys'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 24. Setup Times
 25. Hold Times
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. Slow 1200mV 85C Model Metastability Report
 31. Slow 1200mV 0C Model Fmax Summary
 32. Slow 1200mV 0C Model Setup Summary
 33. Slow 1200mV 0C Model Hold Summary
 34. Slow 1200mV 0C Model Recovery Summary
 35. Slow 1200mV 0C Model Removal Summary
 36. Slow 1200mV 0C Model Minimum Pulse Width Summary
 37. Slow 1200mV 0C Model Setup: 'ClkSys'
 38. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Setup: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'ClkSys'
 41. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Hold: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 44. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'ClkSys'
 46. Slow 1200mV 0C Model Minimum Pulse Width: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Propagation Delay
 53. Minimum Propagation Delay
 54. Slow 1200mV 0C Model Metastability Report
 55. Fast 1200mV 0C Model Setup Summary
 56. Fast 1200mV 0C Model Hold Summary
 57. Fast 1200mV 0C Model Recovery Summary
 58. Fast 1200mV 0C Model Removal Summary
 59. Fast 1200mV 0C Model Minimum Pulse Width Summary
 60. Fast 1200mV 0C Model Setup: 'ClkSys'
 61. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 62. Fast 1200mV 0C Model Setup: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Hold: 'ClkSys'
 64. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 65. Fast 1200mV 0C Model Hold: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 67. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 68. Fast 1200mV 0C Model Minimum Pulse Width: 'ClkSys'
 69. Fast 1200mV 0C Model Minimum Pulse Width: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Propagation Delay
 76. Minimum Propagation Delay
 77. Fast 1200mV 0C Model Metastability Report
 78. Multicorner Timing Analysis Summary
 79. Setup Times
 80. Hold Times
 81. Clock to Output Times
 82. Minimum Clock to Output Times
 83. Propagation Delay
 84. Minimum Propagation Delay
 85. Board Trace Model Assignments
 86. Input Transition Times
 87. Signal Integrity Metrics (Slow 1200mv 0c Model)
 88. Signal Integrity Metrics (Slow 1200mv 85c Model)
 89. Signal Integrity Metrics (Fast 1200mv 0c Model)
 90. Setup Transfers
 91. Hold Transfers
 92. Recovery Transfers
 93. Removal Transfers
 94. Report TCCS
 95. Report RSKM
 96. Unconstrained Paths
 97. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; AudioBoard                                         ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE10E22C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 2.40        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;  20.0%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; AudioBoard.sdc ; OK     ; Mon Sep 10 21:00:49 2018 ;
+----------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+
; altera_reserved_tck                                    ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { altera_reserved_tck }                                    ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 81.369  ; 12.29 MHz ; 0.000 ; 40.684 ; 50.00      ; 297       ; 73          ;       ;        ;           ;            ; false    ; ClkSys ; audio_mclk|altpll_component|auto_generated|pll1|inclk[0] ; { audio_mclk|altpll_component|auto_generated|pll1|clk[0] } ;
; ClkSys                                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                          ; { ClkSys }                                                 ;
+--------------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                           ;
+------------+-----------------+--------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note ;
+------------+-----------------+--------------------------------------------------------+------+
; 52.04 MHz  ; 52.04 MHz       ; altera_reserved_tck                                    ;      ;
; 130.58 MHz ; 130.58 MHz      ; ClkSys                                                 ;      ;
; 173.61 MHz ; 173.61 MHz      ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; ClkSys                                                 ; 12.342 ; 0.000         ;
; altera_reserved_tck                                    ; 40.392 ; 0.000         ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 75.609 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; ClkSys                                                 ; 0.327 ; 0.000         ;
; altera_reserved_tck                                    ; 0.452 ; 0.000         ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.452 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.219 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.128 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; ClkSys                                                 ; 9.595  ; 0.000         ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 40.402 ; 0.000         ;
; altera_reserved_tck                                    ; 49.382 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ClkSys'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.342 ; uart2reg:registers|Address[1]                                                                                                                                                                               ; uart2reg:registers|UartTx_data[3]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.052     ; 7.607      ;
; 12.383 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 7.539      ;
; 12.386 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.089     ; 7.526      ;
; 12.462 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 7.460      ;
; 12.466 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.089     ; 7.446      ;
; 12.609 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 7.312      ;
; 12.644 ; uart2reg:registers|Address[0]                                                                                                                                                                               ; uart2reg:registers|UartTx_data[3]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.052     ; 7.305      ;
; 12.708 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 7.213      ;
; 12.739 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 7.183      ;
; 12.781 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; ClkSys       ; ClkSys      ; 20.000       ; -0.061     ; 7.159      ;
; 12.818 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 7.104      ;
; 12.924 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.093     ; 6.984      ;
; 12.929 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB                                                                                                                                                              ; ClkSys       ; ClkSys      ; 20.000       ; -0.090     ; 6.982      ;
; 12.929 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; ClkSys       ; ClkSys      ; 20.000       ; -0.090     ; 6.982      ;
; 12.929 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END                                                                                                                                                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.090     ; 6.982      ;
; 12.929 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR                                                                                                                                                               ; ClkSys       ; ClkSys      ; 20.000       ; -0.090     ; 6.982      ;
; 12.929 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; ClkSys       ; ClkSys      ; 20.000       ; -0.090     ; 6.982      ;
; 12.948 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.974      ;
; 12.952 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.089     ; 6.960      ;
; 12.962 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.960      ;
; 12.965 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.089     ; 6.947      ;
; 12.966 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.089     ; 6.946      ;
; 12.983 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.939      ;
; 12.985 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.936      ;
; 13.003 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.093     ; 6.905      ;
; 13.014 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.093     ; 6.894      ;
; 13.057 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.089     ; 6.855      ;
; 13.064 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.857      ;
; 13.075 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.847      ;
; 13.077 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.106     ; 6.818      ;
; 13.077 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.106     ; 6.818      ;
; 13.088 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.093     ; 6.820      ;
; 13.092 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.090     ; 6.819      ;
; 13.093 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.093     ; 6.815      ;
; 13.106 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.089     ; 6.806      ;
; 13.109 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.089     ; 6.803      ;
; 13.124 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.798      ;
; 13.127 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.795      ;
; 13.146 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.089     ; 6.766      ;
; 13.152 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.090     ; 6.759      ;
; 13.153 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 20.000       ; -0.092     ; 6.756      ;
; 13.159 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.117     ; 6.725      ;
; 13.159 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.117     ; 6.725      ;
; 13.165 ; uart2reg:registers|Address[1]                                                                                                                                                                               ; uart2reg:registers|UartTx_data[6]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.052     ; 6.784      ;
; 13.166 ; uart2reg:registers|Reg_Write[5][3]                                                                                                                                                                          ; uart2reg:registers|UartTx_data[3]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.767      ;
; 13.167 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.093     ; 6.741      ;
; 13.169 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.753      ;
; 13.171 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.090     ; 6.740      ;
; 13.175 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.746      ;
; 13.179 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.098     ; 6.724      ;
; 13.187 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB                                                                                                                                                             ; ClkSys       ; ClkSys      ; 20.000       ; -0.091     ; 6.723      ;
; 13.188 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB                                                                                                                                                             ; ClkSys       ; ClkSys      ; 20.000       ; -0.091     ; 6.722      ;
; 13.188 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR                                                                                                                                                            ; ClkSys       ; ClkSys      ; 20.000       ; -0.091     ; 6.722      ;
; 13.188 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.733      ;
; 13.202 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.719      ;
; 13.203 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.090     ; 6.708      ;
; 13.216 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP                                                                                                                                                            ; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 20.000       ; -0.092     ; 6.693      ;
; 13.221 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.700      ;
; 13.222 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP                                                                                                                                                            ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.117     ; 6.662      ;
; 13.222 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP                                                                                                                                                            ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.117     ; 6.662      ;
; 13.225 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.089     ; 6.687      ;
; 13.227 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB                                                                                                                                                              ; ClkSys       ; ClkSys      ; 20.000       ; -0.082     ; 6.692      ;
; 13.227 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; ClkSys       ; ClkSys      ; 20.000       ; -0.082     ; 6.692      ;
; 13.227 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END                                                                                                                                                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.082     ; 6.692      ;
; 13.227 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR                                                                                                                                                               ; ClkSys       ; ClkSys      ; 20.000       ; -0.082     ; 6.692      ;
; 13.227 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; ClkSys       ; ClkSys      ; 20.000       ; -0.082     ; 6.692      ;
; 13.231 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.090     ; 6.680      ;
; 13.233 ; uart2reg:registers|Reg_Write[5][6]                                                                                                                                                                          ; uart2reg:registers|UartTx_data[6]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.068     ; 6.700      ;
; 13.248 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.674      ;
; 13.258 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.098     ; 6.645      ;
; 13.267 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK                                                                                                                                                               ; ClkSys       ; ClkSys      ; 20.000       ; -0.081     ; 6.653      ;
; 13.267 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RECVBYTE                                                                                                                                                              ; ClkSys       ; ClkSys      ; 20.000       ; -0.081     ; 6.653      ;
; 13.267 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.089     ; 6.645      ;
; 13.280 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.641      ;
; 13.304 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.618      ;
; 13.310 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.090     ; 6.601      ;
; 13.318 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.604      ;
; 13.328 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.593      ;
; 13.329 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.592      ;
; 13.332 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.589      ;
; 13.336 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.106     ; 6.559      ;
; 13.336 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.106     ; 6.559      ;
; 13.338 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.090     ; 6.573      ;
; 13.346 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.089     ; 6.566      ;
; 13.351 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP                                                                                                                                                               ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB                                                                                                                                                              ; ClkSys       ; ClkSys      ; 20.000       ; -0.094     ; 6.556      ;
; 13.351 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP                                                                                                                                                               ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; ClkSys       ; ClkSys      ; 20.000       ; -0.094     ; 6.556      ;
; 13.351 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP                                                                                                                                                               ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END                                                                                                                                                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.094     ; 6.556      ;
; 13.351 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP                                                                                                                                                               ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR                                                                                                                                                               ; ClkSys       ; ClkSys      ; 20.000       ; -0.094     ; 6.556      ;
; 13.351 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP                                                                                                                                                               ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; ClkSys       ; ClkSys      ; 20.000       ; -0.094     ; 6.556      ;
; 13.354 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.093     ; 6.554      ;
; 13.369 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.089     ; 6.543      ;
; 13.369 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.120     ; 6.512      ;
; 13.369 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[0]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.120     ; 6.512      ;
; 13.373 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; ClkSys       ; ClkSys      ; 20.000       ; -0.092     ; 6.536      ;
; 13.376 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN                                                                                                                                                             ; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 20.000       ; -0.092     ; 6.533      ;
; 13.382 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN                                                                                                                                                             ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.117     ; 6.502      ;
; 13.382 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN                                                                                                                                                             ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.117     ; 6.502      ;
; 13.386 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[7]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.082     ; 6.533      ;
; 13.386 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[5]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.082     ; 6.533      ;
; 13.386 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.082     ; 6.533      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 9.886      ;
; 41.306 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 8.970      ;
; 41.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 8.856      ;
; 41.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 8.747      ;
; 41.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 8.456      ;
; 42.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 8.182      ;
; 42.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 7.989      ;
; 42.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 7.838      ;
; 42.794 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.259      ; 7.466      ;
; 42.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 7.375      ;
; 42.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 7.365      ;
; 43.109 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 7.164      ;
; 43.173 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 7.084      ;
; 43.184 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 7.092      ;
; 43.425 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 6.833      ;
; 43.572 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 6.700      ;
; 43.666 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 6.606      ;
; 43.768 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 6.504      ;
; 43.802 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 6.469      ;
; 44.398 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 5.872      ;
; 45.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 4.320      ;
; 46.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 4.006      ;
; 46.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 3.784      ;
; 46.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.691      ;
; 46.619 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.626      ;
; 46.957 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 3.319      ;
; 47.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.026      ;
; 48.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.253      ; 1.717      ;
; 92.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.421      ;
; 92.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.420      ;
; 92.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.417      ;
; 92.530 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.416      ;
; 92.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.407      ;
; 92.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.406      ;
; 92.589 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.357      ;
; 92.677 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a72~portb_address_reg0             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.384     ; 6.940      ;
; 92.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 7.080      ;
; 92.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.099      ;
; 92.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.099      ;
; 92.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.099      ;
; 92.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.099      ;
; 92.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.098      ;
; 92.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.098      ;
; 92.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.098      ;
; 92.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.097      ;
; 92.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.097      ;
; 92.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.097      ;
; 92.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.097      ;
; 92.849 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.097      ;
; 92.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.096      ;
; 92.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.043      ;
; 92.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.043      ;
; 92.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.043      ;
; 92.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.043      ;
; 92.904 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.042      ;
; 92.904 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.042      ;
; 92.904 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.042      ;
; 93.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.726      ;
; 93.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 6.723      ;
; 93.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.729      ;
; 93.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.727      ;
; 93.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.695      ;
; 93.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.693      ;
; 93.405 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.530      ;
; 93.407 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.528      ;
; 93.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.488      ;
; 93.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.488      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.487      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.487      ;
; 93.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.487      ;
; 93.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.486      ;
; 93.459 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.486      ;
; 93.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.485      ;
; 93.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.485      ;
; 93.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 6.485      ;
; 93.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.342      ;
; 93.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.342      ;
; 93.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.342      ;
; 93.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.342      ;
; 93.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.342      ;
; 93.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.342      ;
; 93.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.342      ;
; 93.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.342      ;
; 93.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.342      ;
; 93.582 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.342      ;
; 93.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.344      ;
; 93.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.344      ;
; 93.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.344      ;
; 93.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.344      ;
; 93.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.343      ;
; 93.592 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.343      ;
; 93.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.342      ;
; 93.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.342      ;
; 93.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.342      ;
; 93.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.342      ;
; 93.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.342      ;
; 93.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.341      ;
; 93.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.341      ;
; 93.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 6.340      ;
; 93.603 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a26~portb_address_reg0             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.414     ; 5.984      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 75.609 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 5.680      ;
; 75.939 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 5.350      ;
; 76.313 ; i2s_interface:i2s_UDA1380|sr_out[11] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.079     ; 4.978      ;
; 76.618 ; i2s_interface:i2s_UDA1380|sr_out[12] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.079     ; 4.673      ;
; 76.644 ; i2s_interface:i2s_UDA1380|sr_out[17] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.080     ; 4.646      ;
; 76.654 ; i2s_interface:i2s_UDA1380|sr_out[19] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.080     ; 4.636      ;
; 76.981 ; i2s_interface:i2s_UDA1380|sr_out[6]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.079     ; 4.310      ;
; 77.067 ; i2s_interface:i2s_UDA1380|sr_out[18] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.080     ; 4.223      ;
; 77.149 ; i2s_interface:i2s_UDA1380|sr_out[2]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 4.139      ;
; 77.209 ; i2s_interface:i2s_UDA1380|sr_out[1]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 4.079      ;
; 77.238 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 4.051      ;
; 77.240 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 4.049      ;
; 77.240 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 4.049      ;
; 77.241 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 4.048      ;
; 77.244 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 4.045      ;
; 77.356 ; i2s_interface:i2s_UDA1380|sr_out[10] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.079     ; 3.935      ;
; 77.367 ; i2s_interface:i2s_UDA1380|sr_out[9]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.079     ; 3.924      ;
; 77.376 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.913      ;
; 77.383 ; i2s_interface:i2s_UDA1380|sr_out[8]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.079     ; 3.908      ;
; 77.415 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.874      ;
; 77.431 ; i2s_interface:i2s_UDA1380|sr_out[14] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.080     ; 3.859      ;
; 77.556 ; i2s_interface:i2s_UDA1380|sr_out[13] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.080     ; 3.734      ;
; 77.617 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.672      ;
; 77.619 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.670      ;
; 77.619 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.670      ;
; 77.620 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.669      ;
; 77.622 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.667      ;
; 77.642 ; i2s_interface:i2s_UDA1380|sr_out[16] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.080     ; 3.648      ;
; 77.657 ; i2s_interface:i2s_UDA1380|sr_out[0]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.631      ;
; 77.706 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.583      ;
; 77.708 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.581      ;
; 77.708 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.581      ;
; 77.709 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.580      ;
; 77.711 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.578      ;
; 77.757 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.532      ;
; 77.759 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.530      ;
; 77.759 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.530      ;
; 77.760 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.529      ;
; 77.763 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.526      ;
; 77.974 ; i2s_interface:i2s_UDA1380|sr_out[4]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 3.314      ;
; 78.056 ; i2s_interface:i2s_UDA1380|sr_out[15] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.080     ; 3.234      ;
; 78.122 ; i2s_interface:i2s_UDA1380|sr_out[7]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.079     ; 3.169      ;
; 78.132 ; i2s_interface:i2s_UDA1380|sr_out[5]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.079     ; 3.159      ;
; 78.154 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.135      ;
; 78.156 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.133      ;
; 78.156 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.133      ;
; 78.157 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.132      ;
; 78.159 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.130      ;
; 78.281 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 3.008      ;
; 78.415 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.874      ;
; 78.434 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.854      ;
; 78.609 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[13]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.677      ;
; 78.609 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[12]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.677      ;
; 78.609 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[11]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.677      ;
; 78.609 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[10]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.677      ;
; 78.609 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[9]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.677      ;
; 78.609 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[8]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.677      ;
; 78.609 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[7]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.677      ;
; 78.609 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[6]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.677      ;
; 78.643 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[19]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.644      ;
; 78.643 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[18]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.644      ;
; 78.643 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[17]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.644      ;
; 78.643 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[16]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.644      ;
; 78.643 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[15]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.644      ;
; 78.643 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[14]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.644      ;
; 78.724 ; i2s_interface:i2s_UDA1380|sr_out[3]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.082     ; 2.564      ;
; 78.761 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[12] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.525      ;
; 78.761 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[11] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.525      ;
; 78.761 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[10] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.525      ;
; 78.761 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[9]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.525      ;
; 78.761 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[8]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.525      ;
; 78.761 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[7]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.525      ;
; 78.761 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[6]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.525      ;
; 78.761 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[5]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.525      ;
; 78.767 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[13]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.519      ;
; 78.767 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[12]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.519      ;
; 78.767 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[11]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.519      ;
; 78.767 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[10]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.519      ;
; 78.767 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[9]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.519      ;
; 78.767 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[8]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.519      ;
; 78.767 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[7]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.519      ;
; 78.767 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[6]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.084     ; 2.519      ;
; 78.793 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[19] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.494      ;
; 78.793 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[18] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.494      ;
; 78.793 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[17] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.494      ;
; 78.793 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[16] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.494      ;
; 78.793 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[15] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.494      ;
; 78.793 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[14] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.494      ;
; 78.793 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[13] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.494      ;
; 78.801 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[19]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.486      ;
; 78.801 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[18]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.486      ;
; 78.801 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[17]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.486      ;
; 78.801 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[16]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.486      ;
; 78.801 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[15]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.486      ;
; 78.801 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[14]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.083     ; 2.486      ;
; 78.865 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[5]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.424      ;
; 78.865 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[4]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.424      ;
; 78.865 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[3]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.424      ;
; 78.865 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[2]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.424      ;
; 78.865 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[1]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.081     ; 2.424      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ClkSys'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.327 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a50~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.479      ; 1.060      ;
; 0.353 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.480      ; 1.087      ;
; 0.410 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a68~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.479      ; 1.143      ;
; 0.411 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.486      ; 1.151      ;
; 0.414 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.485      ; 1.153      ;
; 0.418 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.485      ; 1.157      ;
; 0.421 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.480      ; 1.155      ;
; 0.423 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.480      ; 1.157      ;
; 0.423 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.479      ; 1.156      ;
; 0.424 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.480      ; 1.158      ;
; 0.432 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.485      ; 1.171      ;
; 0.439 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.485      ; 1.178      ;
; 0.442 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.479      ; 1.175      ;
; 0.446 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.477      ; 1.177      ;
; 0.449 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                      ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; ClkSys       ; ClkSys      ; 0.000        ; 0.481      ; 1.184      ;
; 0.449 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.477      ; 1.180      ;
; 0.451 ; uart:serial_simple|rx_symbol_ce                                                                                                                                                                                                                                                                                                ; uart:serial_simple|rx_symbol_ce                                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:serial_simple|rx_symbol_complete                                                                                                                                                                                                                                                                                          ; uart:serial_simple|rx_symbol_complete                                                                                                                                                                                                                                                                                            ; ClkSys       ; ClkSys      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:serial_simple|rx_gen_state[3]                                                                                                                                                                                                                                                                                             ; uart:serial_simple|rx_gen_state[3]                                                                                                                                                                                                                                                                                               ; ClkSys       ; ClkSys      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:serial_simple|rx_gen_state[10]                                                                                                                                                                                                                                                                                            ; uart:serial_simple|rx_gen_state[10]                                                                                                                                                                                                                                                                                              ; ClkSys       ; ClkSys      ; 0.000        ; 0.083      ; 0.746      ;
; 0.451 ; uart:serial_simple|rx_gen_state[2]                                                                                                                                                                                                                                                                                             ; uart:serial_simple|rx_gen_state[2]                                                                                                                                                                                                                                                                                               ; ClkSys       ; ClkSys      ; 0.000        ; 0.083      ; 0.746      ;
; 0.452 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.477      ; 1.183      ;
; 0.452 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_PRESTOP                                                                                                                                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_PRESTOP                                                                                                                                                                                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                                                                                                                                     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB                                                                                                                                                                                                                                                                                ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB                                                                                                                                                                                                                                                                                ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR                                                                                                                                                                                                                                                                               ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR                                                                                                                                                                                                                                                                                 ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP                                                                                                                                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP                                                                                                                                                                                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN                                                                                                                                                                                                                                                                                ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKDOWN                                                                                                                                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKDOWN                                                                                                                                                                                                                                                                                ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP                                                                                                                                                                                                                                                                                ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP                                                                                                                                                                                                                                                                               ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP                                                                                                                                                                                                                                                                                 ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE                                                                                                                                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE                                                                                                                                                                                                                                                                                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV                                                                                                                                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV                                                                                                                                                                                                                                                                                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; I2cMaster_UDA1380:i2c_UDA1380|writing                                                                                                                                                                                                                                                                                          ; I2cMaster_UDA1380:i2c_UDA1380|writing                                                                                                                                                                                                                                                                                            ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart2reg:registers|State.S_IDLE                                                                                                                                                                                                                                                                                                ; uart2reg:registers|State.S_IDLE                                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:serial_simple|rx_byte_last_valid                                                                                                                                                                                                                                                                                          ; uart:serial_simple|rx_byte_last_valid                                                                                                                                                                                                                                                                                            ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:serial_simple|tx_active                                                                                                                                                                                                                                                                                                   ; uart:serial_simple|tx_active                                                                                                                                                                                                                                                                                                     ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:serial_simple|tx_byte_valid                                                                                                                                                                                                                                                                                               ; uart:serial_simple|tx_byte_valid                                                                                                                                                                                                                                                                                                 ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:serial_simple|tx_gen_state[2]                                                                                                                                                                                                                                                                                             ; uart:serial_simple|tx_gen_state[2]                                                                                                                                                                                                                                                                                               ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:serial_simple|tx_gen_state[3]                                                                                                                                                                                                                                                                                             ; uart:serial_simple|tx_gen_state[3]                                                                                                                                                                                                                                                                                               ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.746      ;
; 0.460 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.477      ; 1.191      ;
; 0.471 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.483      ; 1.208      ;
; 0.473 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.477      ; 1.204      ;
; 0.477 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.481      ; 1.212      ;
; 0.482 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.083      ; 0.777      ;
; 0.482 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.776      ;
; 0.482 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.776      ;
; 0.483 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.481      ; 1.218      ;
; 0.483 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.777      ;
; 0.483 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.777      ;
; 0.483 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.777      ;
; 0.484 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.777      ;
; 0.484 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.778      ;
; 0.484 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.777      ;
; 0.484 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.777      ;
; 0.484 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.777      ;
; 0.484 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.777      ;
; 0.485 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.778      ;
; 0.485 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.779      ;
; 0.487 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.780      ;
; 0.491 ; sld_signaltap:iic|acq_trigger_in_reg[52]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.785      ;
; 0.491 ; sld_signaltap:iic|acq_trigger_in_reg[36]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.784      ;
; 0.492 ; sld_signaltap:iic|acq_trigger_in_reg[71]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; sld_signaltap:iic|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.785      ;
; 0.492 ; sld_signaltap:iic|acq_trigger_in_reg[56]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.786      ;
; 0.492 ; sld_signaltap:iic|acq_trigger_in_reg[50]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.786      ;
; 0.492 ; sld_signaltap:iic|acq_trigger_in_reg[49]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.786      ;
; 0.492 ; sld_signaltap:iic|acq_trigger_in_reg[31]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.785      ;
; 0.493 ; sld_signaltap:iic|acq_trigger_in_reg[68]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.787      ;
; 0.493 ; sld_signaltap:iic|acq_trigger_in_reg[57]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.787      ;
; 0.493 ; sld_signaltap:iic|acq_trigger_in_reg[33]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.786      ;
; 0.494 ; sld_signaltap:iic|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.788      ;
; 0.494 ; sld_signaltap:iic|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.788      ;
; 0.494 ; sld_signaltap:iic|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 0.786      ;
; 0.494 ; sld_signaltap:iic|acq_trigger_in_reg[35]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.787      ;
; 0.495 ; sld_signaltap:iic|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.789      ;
; 0.496 ; sld_signaltap:iic|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.081      ; 0.789      ;
; 0.497 ; sld_signaltap:iic|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.080      ; 0.789      ;
; 0.499 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:iic|acq_data_in_reg[36]                                                                                                                                                                                                                                                                                          ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][65]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][65]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][63]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][57]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][57]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][51]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.082      ; 0.793      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.466 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.758      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.783      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.784      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.786      ;
; 0.499 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.791      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.792      ;
; 0.500 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.505 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.798      ;
; 0.506 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.452 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2s_interface:i2s_UDA1380|neg_edge   ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; i2s_interface:i2s_UDA1380|dac_data   ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.492 ; i2s_interface:i2s_UDA1380|zzzbclk    ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.786      ;
; 0.493 ; i2s_interface:i2s_UDA1380|zzzbclk    ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.787      ;
; 0.500 ; i2s_interface:i2s_UDA1380|zlrclk     ; i2s_interface:i2s_UDA1380|zzlrclk    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.502 ; i2s_interface:i2s_UDA1380|zbclk      ; i2s_interface:i2s_UDA1380|zzbclk     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.508 ; i2s_interface:i2s_UDA1380|sr_in[11]  ; i2s_interface:i2s_UDA1380|sr_in[12]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; i2s_interface:i2s_UDA1380|zzlrclk    ; i2s_interface:i2s_UDA1380|zzzlrclk   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; i2s_interface:i2s_UDA1380|sr_in[17]  ; i2s_interface:i2s_UDA1380|sr_in[18]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; i2s_interface:i2s_UDA1380|sr_in[17]  ; i2s_interface:i2s_UDA1380|sr_out[17] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; i2s_interface:i2s_UDA1380|sr_in[7]   ; i2s_interface:i2s_UDA1380|sr_out[7]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; i2s_interface:i2s_UDA1380|sr_in[6]   ; i2s_interface:i2s_UDA1380|sr_in[7]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; i2s_interface:i2s_UDA1380|sr_in[0]   ; i2s_interface:i2s_UDA1380|sr_out[0]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; i2s_interface:i2s_UDA1380|sr_in[7]   ; i2s_interface:i2s_UDA1380|sr_in[8]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; i2s_interface:i2s_UDA1380|sr_in[6]   ; i2s_interface:i2s_UDA1380|sr_out[6]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; i2s_interface:i2s_UDA1380|sr_in[0]   ; i2s_interface:i2s_UDA1380|sr_in[1]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.803      ;
; 0.511 ; i2s_interface:i2s_UDA1380|sr_in[11]  ; i2s_interface:i2s_UDA1380|sr_out[11] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.804      ;
; 0.511 ; i2s_interface:i2s_UDA1380|sr_in[10]  ; i2s_interface:i2s_UDA1380|sr_in[11]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.804      ;
; 0.512 ; i2s_interface:i2s_UDA1380|sr_in[10]  ; i2s_interface:i2s_UDA1380|sr_out[10] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.805      ;
; 0.525 ; i2s_interface:i2s_UDA1380|sr_in[4]   ; i2s_interface:i2s_UDA1380|sr_in[5]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.527 ; i2s_interface:i2s_UDA1380|sr_in[18]  ; i2s_interface:i2s_UDA1380|sr_in[19]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; i2s_interface:i2s_UDA1380|sr_in[1]   ; i2s_interface:i2s_UDA1380|sr_in[2]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; i2s_interface:i2s_UDA1380|sr_in[3]   ; i2s_interface:i2s_UDA1380|sr_in[4]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.626 ; i2s_interface:i2s_UDA1380|zzzlrclk   ; i2s_interface:i2s_UDA1380|lr_edge    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.920      ;
; 0.696 ; i2s_interface:i2s_UDA1380|sr_in[8]   ; i2s_interface:i2s_UDA1380|sr_in[9]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.989      ;
; 0.701 ; i2s_interface:i2s_UDA1380|sr_in[19]  ; i2s_interface:i2s_UDA1380|sr_out[19] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.704 ; i2s_interface:i2s_UDA1380|sr_in[9]   ; i2s_interface:i2s_UDA1380|sr_in[10]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.997      ;
; 0.705 ; i2s_interface:i2s_UDA1380|sr_in[14]  ; i2s_interface:i2s_UDA1380|sr_out[14] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.998      ;
; 0.706 ; i2s_interface:i2s_UDA1380|sr_in[15]  ; i2s_interface:i2s_UDA1380|sr_out[15] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; i2s_interface:i2s_UDA1380|sr_in[12]  ; i2s_interface:i2s_UDA1380|sr_in[13]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.999      ;
; 0.706 ; i2s_interface:i2s_UDA1380|sr_in[2]   ; i2s_interface:i2s_UDA1380|sr_out[2]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.999      ;
; 0.707 ; i2s_interface:i2s_UDA1380|sr_in[16]  ; i2s_interface:i2s_UDA1380|sr_out[16] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; i2s_interface:i2s_UDA1380|sr_in[16]  ; i2s_interface:i2s_UDA1380|sr_in[17]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; i2s_interface:i2s_UDA1380|sr_in[15]  ; i2s_interface:i2s_UDA1380|sr_in[16]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; i2s_interface:i2s_UDA1380|sr_in[12]  ; i2s_interface:i2s_UDA1380|sr_out[12] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; i2s_interface:i2s_UDA1380|sr_in[2]   ; i2s_interface:i2s_UDA1380|sr_in[3]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.709 ; i2s_interface:i2s_UDA1380|sr_in[14]  ; i2s_interface:i2s_UDA1380|sr_in[15]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.002      ;
; 0.714 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|zzzbclk    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.008      ;
; 0.726 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.019      ;
; 0.737 ; i2s_interface:i2s_UDA1380|sr_in[13]  ; i2s_interface:i2s_UDA1380|sr_out[13] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.031      ;
; 0.738 ; i2s_interface:i2s_UDA1380|sr_in[13]  ; i2s_interface:i2s_UDA1380|sr_in[14]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.749 ; i2s_interface:i2s_UDA1380|zzlrclk    ; i2s_interface:i2s_UDA1380|lr_edge    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.043      ;
; 0.772 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.773 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.067      ;
; 0.907 ; i2s_interface:i2s_UDA1380|sr_in[5]   ; i2s_interface:i2s_UDA1380|sr_in[6]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.197      ;
; 0.923 ; i2s_interface:i2s_UDA1380|sr_in[3]   ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.216      ;
; 0.927 ; i2s_interface:i2s_UDA1380|sr_in[1]   ; i2s_interface:i2s_UDA1380|sr_out[1]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.220      ;
; 0.929 ; i2s_interface:i2s_UDA1380|sr_in[4]   ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.222      ;
; 1.161 ; i2s_interface:i2s_UDA1380|sr_in[9]   ; i2s_interface:i2s_UDA1380|sr_out[9]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.454      ;
; 1.172 ; i2s_interface:i2s_UDA1380|sr_in[5]   ; i2s_interface:i2s_UDA1380|sr_out[5]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.462      ;
; 1.232 ; i2s_interface:i2s_UDA1380|sr_in[8]   ; i2s_interface:i2s_UDA1380|sr_out[8]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.525      ;
; 1.321 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.615      ;
; 1.352 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.646      ;
; 1.377 ; i2s_interface:i2s_UDA1380|neg_edge   ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.671      ;
; 1.396 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.689      ;
; 1.401 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.694      ;
; 1.402 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.695      ;
; 1.402 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.695      ;
; 1.402 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.695      ;
; 1.403 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.696      ;
; 1.430 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.724      ;
; 1.432 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.725      ;
; 1.434 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.727      ;
; 1.435 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.728      ;
; 1.435 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.728      ;
; 1.436 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.729      ;
; 1.479 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.772      ;
; 1.489 ; i2s_interface:i2s_UDA1380|sr_in[18]  ; i2s_interface:i2s_UDA1380|sr_out[18] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.782      ;
; 1.490 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.783      ;
; 1.490 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.783      ;
; 1.490 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.783      ;
; 1.491 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.784      ;
; 1.559 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.853      ;
; 1.661 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.955      ;
; 1.783 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.076      ;
; 1.792 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.085      ;
; 1.812 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.106      ;
; 1.812 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.106      ;
; 1.812 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[2]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.106      ;
; 1.812 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[1]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.106      ;
; 1.812 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[0]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.106      ;
; 1.891 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.185      ;
; 1.891 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.185      ;
; 1.891 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[2]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.185      ;
; 1.891 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[1]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.185      ;
; 1.891 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[0]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.185      ;
; 1.907 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.200      ;
; 1.908 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.201      ;
; 1.908 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.201      ;
; 1.909 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.202      ;
; 1.932 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.225      ;
; 1.939 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.232      ;
; 1.940 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 2.233      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 2.026      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.900      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.900      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.902      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.902      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.902      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.902      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.902      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.902      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.902      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.902      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.902      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 3.902      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.903      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.900      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.900      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.900      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.900      ;
; 96.050 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.900      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.866      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 3.866      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.051 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.876      ;
; 96.060 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.887      ;
; 96.060 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.887      ;
; 96.060 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.887      ;
; 96.060 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.887      ;
; 96.060 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.887      ;
; 96.060 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.887      ;
; 96.060 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.887      ;
; 96.061 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.884      ;
; 96.061 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.884      ;
; 96.061 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.884      ;
; 96.061 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.884      ;
; 96.061 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.884      ;
; 96.061 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.884      ;
; 96.061 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.885      ;
; 96.061 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.885      ;
; 96.061 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.885      ;
; 96.061 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.884      ;
; 96.061 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.884      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.895      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.895      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.895      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.895      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.895      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.895      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.896      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.896      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.896      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.896      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.896      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.896      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.896      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.896      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.896      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.876      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.876      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.876      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.876      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.876      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.895      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 3.895      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.866      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.866      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.866      ;
; 96.062 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.866      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.128 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.421      ;
; 1.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.649      ;
; 1.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.649      ;
; 1.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.013      ;
; 1.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.013      ;
; 1.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.013      ;
; 1.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.013      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.054      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.054      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.054      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.054      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.054      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.054      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.054      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.054      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.054      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.054      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.054      ;
; 1.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 2.054      ;
; 1.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.052      ;
; 1.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.052      ;
; 1.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.052      ;
; 1.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.052      ;
; 1.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.052      ;
; 1.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.052      ;
; 1.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.052      ;
; 1.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.052      ;
; 1.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.052      ;
; 1.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.052      ;
; 1.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.052      ;
; 1.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.052      ;
; 1.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.052      ;
; 1.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.052      ;
; 1.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.052      ;
; 1.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 2.052      ;
; 2.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 2.364      ;
; 2.374 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.676      ;
; 3.381 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.725      ;
; 3.381 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.725      ;
; 3.381 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.725      ;
; 3.381 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.725      ;
; 3.381 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.725      ;
; 3.381 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.725      ;
; 3.381 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.722      ;
; 3.381 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.722      ;
; 3.381 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.722      ;
; 3.381 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.722      ;
; 3.381 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.722      ;
; 3.381 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.722      ;
; 3.381 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.129      ; 3.722      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.724      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.724      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.724      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.724      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.724      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.130      ; 3.724      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.725      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.725      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.725      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.725      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.725      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.725      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.725      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.725      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.725      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.726      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.726      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.726      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.726      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.726      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.132      ; 3.726      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.725      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.725      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.725      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.725      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.725      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.725      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.131      ; 3.725      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.712      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.712      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.712      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.712      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.712      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.712      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.712      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.712      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.713      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.713      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.119      ; 3.713      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.714      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.714      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.714      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.714      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.714      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.714      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.714      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.712      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.712      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.712      ;
; 3.382 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.118      ; 3.712      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ClkSys'                                                                                                                                                                                                                                            ;
+-------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.595 ; 9.830        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.595 ; 9.830        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.595 ; 9.830        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.595 ; 9.830        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.595 ; 9.830        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~porta_address_reg0 ;
; 9.595 ; 9.830        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~porta_we_reg       ;
; 9.595 ; 9.830        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.595 ; 9.830        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.596 ; 9.831        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.596 ; 9.831        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.597 ; 9.832        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.597 ; 9.832        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.597 ; 9.832        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.597 ; 9.832        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 9.597 ; 9.832        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~porta_datain_reg0  ;
; 9.597 ; 9.832        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a26~porta_we_reg       ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a38~porta_address_reg0 ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a38~porta_we_reg       ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a42~porta_address_reg0 ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a42~porta_we_reg       ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a44~porta_address_reg0 ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a44~porta_we_reg       ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a48~porta_address_reg0 ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a48~porta_we_reg       ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~porta_address_reg0 ;
; 9.598 ; 9.833        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~porta_we_reg       ;
; 9.599 ; 9.834        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.599 ; 9.834        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.599 ; 9.834        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.599 ; 9.834        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a40~porta_address_reg0 ;
; 9.599 ; 9.834        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a40~porta_we_reg       ;
; 9.599 ; 9.834        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a54~porta_address_reg0 ;
; 9.599 ; 9.834        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a54~porta_we_reg       ;
; 9.599 ; 9.834        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a56~porta_address_reg0 ;
; 9.599 ; 9.834        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a56~porta_we_reg       ;
; 9.600 ; 9.835        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.600 ; 9.835        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.600 ; 9.835        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 9.600 ; 9.835        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 9.600 ; 9.835        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a32~porta_datain_reg0  ;
; 9.600 ; 9.835        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.600 ; 9.835        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.600 ; 9.835        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a38~porta_datain_reg0  ;
; 9.600 ; 9.835        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a42~porta_datain_reg0  ;
; 9.600 ; 9.835        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a44~porta_datain_reg0  ;
; 9.600 ; 9.835        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a48~porta_datain_reg0  ;
; 9.600 ; 9.835        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a50~porta_address_reg0 ;
; 9.600 ; 9.835        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a50~porta_we_reg       ;
; 9.600 ; 9.835        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~porta_address_reg0 ;
; 9.600 ; 9.835        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~porta_we_reg       ;
; 9.600 ; 9.835        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~porta_datain_reg0  ;
; 9.601 ; 9.836        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.601 ; 9.836        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.601 ; 9.836        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 9.601 ; 9.836        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a40~porta_datain_reg0  ;
; 9.601 ; 9.836        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~porta_address_reg0 ;
; 9.601 ; 9.836        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~porta_we_reg       ;
; 9.601 ; 9.836        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.601 ; 9.836        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.601 ; 9.836        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 9.601 ; 9.836        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a56~porta_datain_reg0  ;
; 9.601 ; 9.836        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a72~porta_address_reg0 ;
; 9.601 ; 9.836        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a72~porta_we_reg       ;
; 9.602 ; 9.837        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.602 ; 9.837        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a50~porta_datain_reg0  ;
; 9.602 ; 9.837        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a60~porta_address_reg0 ;
; 9.602 ; 9.837        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a60~porta_we_reg       ;
; 9.602 ; 9.837        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~porta_datain_reg0  ;
; 9.602 ; 9.837        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a64~porta_address_reg0 ;
; 9.602 ; 9.837        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a64~porta_we_reg       ;
; 9.603 ; 9.838        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 9.603 ; 9.838        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~porta_datain_reg0  ;
; 9.603 ; 9.838        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 9.603 ; 9.838        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a72~porta_datain_reg0  ;
; 9.604 ; 9.839        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.604 ; 9.839        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.604 ; 9.839        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a52~porta_address_reg0 ;
; 9.604 ; 9.839        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a52~porta_we_reg       ;
; 9.604 ; 9.839        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a60~porta_datain_reg0  ;
; 9.604 ; 9.839        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a64~porta_datain_reg0  ;
; 9.604 ; 9.839        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a66~porta_address_reg0 ;
; 9.604 ; 9.839        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a66~porta_we_reg       ;
; 9.604 ; 9.839        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a68~porta_address_reg0 ;
; 9.604 ; 9.839        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a68~porta_we_reg       ;
; 9.605 ; 9.840        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.605 ; 9.840        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.606 ; 9.841        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.606 ; 9.841        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a34~porta_address_reg0 ;
; 9.606 ; 9.841        ; 0.235          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a34~porta_we_reg       ;
+-------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|lr_edge    ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|neg_edge   ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|new_sample ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|pos_edge   ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zbclk      ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zlrclk     ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzbclk     ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzlrclk    ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzbclk    ;
; 40.402 ; 40.622       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzlrclk   ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[0]     ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[1]     ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[2]     ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[3]     ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[4]     ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|dac_data   ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[10]  ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[11]  ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[12]  ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[13]  ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[14]  ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[15]  ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[16]  ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[17]  ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[18]  ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[19]  ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[6]   ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[7]   ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[8]   ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[9]   ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[10] ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[11] ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[12] ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[13] ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[14] ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[15] ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[16] ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[17] ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[18] ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[19] ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[5]  ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[6]  ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[7]  ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[8]  ;
; 40.403 ; 40.623       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[9]  ;
; 40.404 ; 40.624       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[0]   ;
; 40.404 ; 40.624       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[1]   ;
; 40.404 ; 40.624       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[2]   ;
; 40.404 ; 40.624       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[3]   ;
; 40.404 ; 40.624       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[4]   ;
; 40.404 ; 40.624       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[5]   ;
; 40.404 ; 40.624       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[0]  ;
; 40.404 ; 40.624       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[1]  ;
; 40.404 ; 40.624       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[2]  ;
; 40.404 ; 40.624       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[3]  ;
; 40.404 ; 40.624       ; 0.220          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[4]  ;
; 40.555 ; 40.743       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[0]   ;
; 40.555 ; 40.743       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[1]   ;
; 40.555 ; 40.743       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[2]   ;
; 40.555 ; 40.743       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[3]   ;
; 40.555 ; 40.743       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[4]   ;
; 40.555 ; 40.743       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[5]   ;
; 40.555 ; 40.743       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[0]  ;
; 40.555 ; 40.743       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[1]  ;
; 40.555 ; 40.743       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[2]  ;
; 40.555 ; 40.743       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[3]  ;
; 40.555 ; 40.743       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[4]  ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[0]     ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[1]     ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[2]     ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[3]     ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[4]     ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|dac_data   ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|lr_edge    ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|neg_edge   ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|new_sample ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|pos_edge   ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[10]  ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[11]  ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[12]  ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[13]  ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[14]  ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[15]  ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[16]  ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[17]  ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[18]  ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[19]  ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[6]   ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[7]   ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[8]   ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[9]   ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[10] ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[11] ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[12] ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[13] ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[14] ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[15] ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[16] ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[17] ;
; 40.556 ; 40.744       ; 0.188          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[18] ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.382 ; 49.617       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a12~portb_address_reg0 ;
; 49.383 ; 49.618       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a20~portb_address_reg0 ;
; 49.383 ; 49.618       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~portb_address_reg0 ;
; 49.383 ; 49.618       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~portb_address_reg0  ;
; 49.384 ; 49.619       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a16~portb_address_reg0 ;
; 49.384 ; 49.619       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a2~portb_address_reg0  ;
; 49.384 ; 49.619       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a68~portb_address_reg0 ;
; 49.384 ; 49.619       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~portb_address_reg0  ;
; 49.384 ; 49.619       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a8~portb_address_reg0  ;
; 49.385 ; 49.620       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a14~portb_address_reg0 ;
; 49.385 ; 49.620       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a32~portb_address_reg0 ;
; 49.385 ; 49.620       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a58~portb_address_reg0 ;
; 49.385 ; 49.620       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a72~portb_address_reg0 ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~portb_address_reg0  ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~portb_address_reg0 ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a18~portb_address_reg0 ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a22~portb_address_reg0 ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a24~portb_address_reg0 ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a26~portb_address_reg0 ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a38~portb_address_reg0 ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a48~portb_address_reg0 ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a66~portb_address_reg0 ;
; 49.386 ; 49.621       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~portb_address_reg0 ;
; 49.387 ; 49.622       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a40~portb_address_reg0 ;
; 49.387 ; 49.622       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a42~portb_address_reg0 ;
; 49.387 ; 49.622       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a44~portb_address_reg0 ;
; 49.387 ; 49.622       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a52~portb_address_reg0 ;
; 49.387 ; 49.622       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a54~portb_address_reg0 ;
; 49.387 ; 49.622       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a56~portb_address_reg0 ;
; 49.388 ; 49.623       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a28~portb_address_reg0 ;
; 49.388 ; 49.623       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~portb_address_reg0 ;
; 49.389 ; 49.624       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~portb_address_reg0 ;
; 49.389 ; 49.624       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~portb_address_reg0 ;
; 49.389 ; 49.624       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a50~portb_address_reg0 ;
; 49.390 ; 49.625       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a64~portb_address_reg0 ;
; 49.391 ; 49.626       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a60~portb_address_reg0 ;
; 49.394 ; 49.629       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a34~portb_address_reg0 ;
; 49.450 ; 49.670       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                              ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                 ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                 ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                 ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                 ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                 ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                 ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                 ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                 ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                 ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                 ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                        ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                       ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[11]                                                                                       ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                       ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                        ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                        ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                        ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                        ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                        ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[6]                                                                                        ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                        ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                        ;
; 49.507 ; 49.695       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                        ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                    ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                      ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                      ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                      ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                      ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                      ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                      ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                      ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                      ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                      ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                      ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                   ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                   ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                   ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                   ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                   ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                   ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                   ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                   ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                   ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                   ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                               ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                          ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                          ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                          ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                          ;
; 49.508 ; 49.696       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; AudioScl            ; ClkSys              ; 3.113 ; 3.366 ; Rise       ; ClkSys                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.947 ; 3.092 ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 6.227 ; 6.424 ; Rise       ; altera_reserved_tck                                    ;
; AudioRxClk          ; ClkSys              ; 5.054 ; 5.365 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxData         ; ClkSys              ; 4.994 ; 5.261 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxWs           ; ClkSys              ; 4.638 ; 4.875 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; AudioScl            ; ClkSys              ; -2.620 ; -2.866 ; Rise       ; ClkSys                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.356  ; 1.184  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; -0.822 ; -0.975 ; Rise       ; altera_reserved_tck                                    ;
; AudioRxClk          ; ClkSys              ; -4.240 ; -4.529 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxData         ; ClkSys              ; -4.204 ; -4.460 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxWs           ; ClkSys              ; -3.846 ; -4.060 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.942 ; 13.342 ; Fall       ; altera_reserved_tck                                    ;
; AudioMCLK           ; ClkSys              ; 1.636  ;        ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioTxData         ; ClkSys              ; 6.960  ; 6.473  ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioMCLK           ; ClkSys              ;        ; 1.549  ; Fall       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.584 ; 10.992 ; Fall       ; altera_reserved_tck                                    ;
; AudioMCLK           ; ClkSys              ; 1.198  ;        ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioTxData         ; ClkSys              ; 6.379  ; 5.895  ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioMCLK           ; ClkSys              ;        ; 1.109  ; Fall       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; AudioRxClk ; AudioTxClk  ; 7.193  ;    ;    ; 7.343  ;
; AudioRxWs  ; AudioTxWs   ; 7.109  ;    ;    ; 7.310  ;
; KEY0       ; LED0        ; 10.887 ;    ;    ; 11.005 ;
; KEY1       ; LED1        ; 13.264 ;    ;    ; 13.349 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; AudioRxClk ; AudioTxClk  ; 6.944  ;    ;    ; 7.086  ;
; AudioRxWs  ; AudioTxWs   ; 6.862  ;    ;    ; 7.050  ;
; KEY0       ; LED0        ; 10.408 ;    ;    ; 10.500 ;
; KEY1       ; LED1        ; 12.770 ;    ;    ; 12.848 ;
+------------+-------------+--------+----+----+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                            ;
+------------+-----------------+--------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note ;
+------------+-----------------+--------------------------------------------------------+------+
; 55.6 MHz   ; 55.6 MHz        ; altera_reserved_tck                                    ;      ;
; 137.44 MHz ; 137.44 MHz      ; ClkSys                                                 ;      ;
; 184.54 MHz ; 184.54 MHz      ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; ClkSys                                                 ; 12.724 ; 0.000         ;
; altera_reserved_tck                                    ; 41.008 ; 0.000         ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 75.950 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; ClkSys                                                 ; 0.318 ; 0.000         ;
; altera_reserved_tck                                    ; 0.401 ; 0.000         ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.500 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.028 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; ClkSys                                                 ; 9.594  ; 0.000         ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 40.399 ; 0.000         ;
; altera_reserved_tck                                    ; 49.227 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ClkSys'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.724 ; uart2reg:registers|Address[1]                                                                                                                                                                               ; uart2reg:registers|UartTx_data[3]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.044     ; 7.234      ;
; 12.843 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 7.080      ;
; 12.896 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.070     ; 7.036      ;
; 12.933 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.990      ;
; 12.986 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.070     ; 6.946      ;
; 13.004 ; uart2reg:registers|Address[0]                                                                                                                                                                               ; uart2reg:registers|UartTx_data[3]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.044     ; 6.954      ;
; 13.042 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; ClkSys       ; ClkSys      ; 20.000       ; -0.054     ; 6.906      ;
; 13.111 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.820      ;
; 13.201 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.730      ;
; 13.251 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.070     ; 6.681      ;
; 13.276 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB                                                                                                                                                              ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.646      ;
; 13.276 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.646      ;
; 13.276 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END                                                                                                                                                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.646      ;
; 13.276 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR                                                                                                                                                               ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.646      ;
; 13.276 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.646      ;
; 13.315 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.070     ; 6.617      ;
; 13.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.565      ;
; 13.379 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.544      ;
; 13.405 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.518      ;
; 13.411 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.070     ; 6.521      ;
; 13.432 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.070     ; 6.500      ;
; 13.451 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.472      ;
; 13.451 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.097     ; 6.454      ;
; 13.451 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.097     ; 6.454      ;
; 13.458 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.070     ; 6.474      ;
; 13.469 ; uart2reg:registers|Address[1]                                                                                                                                                                               ; uart2reg:registers|UartTx_data[6]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.044     ; 6.489      ;
; 13.474 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.081     ; 6.447      ;
; 13.488 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.443      ;
; 13.496 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB                                                                                                                                                             ; ClkSys       ; ClkSys      ; 20.000       ; -0.083     ; 6.423      ;
; 13.496 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB                                                                                                                                                             ; ClkSys       ; ClkSys      ; 20.000       ; -0.083     ; 6.423      ;
; 13.496 ; uart2reg:registers|Reg_Write[5][3]                                                                                                                                                                          ; uart2reg:registers|UartTx_data[3]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.058     ; 6.448      ;
; 13.497 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR                                                                                                                                                            ; ClkSys       ; ClkSys      ; 20.000       ; -0.083     ; 6.422      ;
; 13.499 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.424      ;
; 13.504 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.070     ; 6.428      ;
; 13.505 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.418      ;
; 13.509 ; uart2reg:registers|Reg_Write[5][6]                                                                                                                                                                          ; uart2reg:registers|UartTx_data[6]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.058     ; 6.435      ;
; 13.538 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.081     ; 6.383      ;
; 13.546 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.108     ; 6.348      ;
; 13.546 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.108     ; 6.348      ;
; 13.552 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.070     ; 6.380      ;
; 13.558 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.070     ; 6.374      ;
; 13.569 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.081     ; 6.352      ;
; 13.578 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.353      ;
; 13.590 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.332      ;
; 13.597 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.081     ; 6.324      ;
; 13.600 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP                                                                                                                                                            ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.108     ; 6.294      ;
; 13.600 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP                                                                                                                                                            ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.108     ; 6.294      ;
; 13.626 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.305      ;
; 13.630 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.292      ;
; 13.633 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.081     ; 6.288      ;
; 13.639 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB                                                                                                                                                              ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 6.290      ;
; 13.639 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 6.290      ;
; 13.639 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END                                                                                                                                                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 6.290      ;
; 13.639 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR                                                                                                                                                               ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 6.290      ;
; 13.639 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 6.290      ;
; 13.643 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.288      ;
; 13.647 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.284      ;
; 13.650 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.273      ;
; 13.665 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; ClkSys       ; ClkSys      ; 20.000       ; -0.082     ; 6.255      ;
; 13.667 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.081     ; 6.254      ;
; 13.668 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.097     ; 6.237      ;
; 13.668 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.097     ; 6.237      ;
; 13.672 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.070     ; 6.260      ;
; 13.673 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.258      ;
; 13.678 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.244      ;
; 13.682 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 20.000       ; -0.083     ; 6.237      ;
; 13.696 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.089     ; 6.217      ;
; 13.718 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; ClkSys       ; ClkSys      ; 20.000       ; -0.073     ; 6.211      ;
; 13.719 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.204      ;
; 13.719 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.212      ;
; 13.720 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.202      ;
; 13.723 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.199      ;
; 13.731 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.110     ; 6.161      ;
; 13.731 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[0]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.110     ; 6.161      ;
; 13.731 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.200      ;
; 13.733 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN                                                                                                                                                             ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.108     ; 6.161      ;
; 13.733 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN                                                                                                                                                             ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.108     ; 6.161      ;
; 13.736 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.070     ; 6.196      ;
; 13.736 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP                                                                                                                                                            ; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 20.000       ; -0.083     ; 6.183      ;
; 13.737 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK                                                                                                                                                               ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.194      ;
; 13.737 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RECVBYTE                                                                                                                                                              ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.194      ;
; 13.740 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.183      ;
; 13.742 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]                                 ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.181      ;
; 13.743 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.180      ;
; 13.743 ; TIC                                                                                                                                                                                                         ; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 20.000       ; -0.075     ; 6.184      ;
; 13.746 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[7]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.074     ; 6.182      ;
; 13.746 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[5]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.074     ; 6.182      ;
; 13.746 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.074     ; 6.182      ;
; 13.760 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.070     ; 6.172      ;
; 13.763 ; uart2reg:registers|Address[0]                                                                                                                                                                               ; uart2reg:registers|UartTx_data[6]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.044     ; 6.195      ;
; 13.767 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.164      ;
; 13.772 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.070     ; 6.160      ;
; 13.773 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.071     ; 6.158      ;
; 13.783 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.140      ;
; 13.786 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.089     ; 6.127      ;
; 13.787 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.135      ;
; 13.792 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                 ; ClkSys       ; ClkSys      ; 20.000       ; -0.079     ; 6.131      ;
; 13.795 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]                                 ; ClkSys       ; ClkSys      ; 20.000       ; -0.070     ; 6.137      ;
; 13.796 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.070     ; 6.136      ;
; 13.824 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.080     ; 6.098      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.008 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 9.411      ;
; 41.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 8.554      ;
; 41.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.417      ; 8.451      ;
; 42.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 8.353      ;
; 42.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 8.075      ;
; 42.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.386      ; 7.793      ;
; 42.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 7.594      ;
; 42.984 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 7.412      ;
; 43.276 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.399      ; 7.125      ;
; 43.530 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 6.886      ;
; 43.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 6.864      ;
; 43.632 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.399      ; 6.769      ;
; 43.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.411      ; 6.767      ;
; 43.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 6.750      ;
; 43.908 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.400      ; 6.494      ;
; 44.043 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.410      ; 6.369      ;
; 44.134 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.410      ; 6.278      ;
; 44.229 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.410      ; 6.183      ;
; 44.289 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.409      ; 6.122      ;
; 44.821 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.408      ; 5.589      ;
; 46.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.386      ; 4.027      ;
; 46.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 3.695      ;
; 46.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 3.515      ;
; 46.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 3.446      ;
; 47.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.386      ; 3.351      ;
; 47.305 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 3.111      ;
; 47.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.386      ; 2.854      ;
; 48.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 1.631      ;
; 92.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.081      ;
; 92.873 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.080      ;
; 92.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.075      ;
; 92.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.071      ;
; 92.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.070      ;
; 92.883 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 7.070      ;
; 92.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 7.023      ;
; 93.151 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a72~portb_address_reg0             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.336     ; 6.515      ;
; 93.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.785      ;
; 93.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.785      ;
; 93.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.785      ;
; 93.168 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.785      ;
; 93.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.784      ;
; 93.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.784      ;
; 93.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.784      ;
; 93.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.783      ;
; 93.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.783      ;
; 93.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.783      ;
; 93.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.783      ;
; 93.170 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.783      ;
; 93.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.782      ;
; 93.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.738      ;
; 93.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.741      ;
; 93.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.741      ;
; 93.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.741      ;
; 93.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.740      ;
; 93.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.740      ;
; 93.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.740      ;
; 93.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 6.739      ;
; 93.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.408      ;
; 93.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 6.405      ;
; 93.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.413      ;
; 93.542 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.411      ;
; 93.564 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.389      ;
; 93.566 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.387      ;
; 93.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.254      ;
; 93.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.252      ;
; 93.755 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.198      ;
; 93.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.197      ;
; 93.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.197      ;
; 93.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.197      ;
; 93.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.196      ;
; 93.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.196      ;
; 93.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.196      ;
; 93.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.195      ;
; 93.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.194      ;
; 93.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 6.194      ;
; 93.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.086      ;
; 93.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.086      ;
; 93.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.086      ;
; 93.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.086      ;
; 93.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.086      ;
; 93.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.086      ;
; 93.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.086      ;
; 93.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.086      ;
; 93.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.086      ;
; 93.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.086      ;
; 93.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.081      ;
; 93.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.081      ;
; 93.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.080      ;
; 93.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.080      ;
; 93.863 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.080      ;
; 93.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.079      ;
; 93.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.079      ;
; 93.864 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.079      ;
; 93.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.078      ;
; 93.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.078      ;
; 93.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.078      ;
; 93.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.078      ;
; 93.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.077      ;
; 93.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.075      ;
; 93.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 6.046      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 75.950 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 5.348      ;
; 76.228 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 5.070      ;
; 76.622 ; i2s_interface:i2s_UDA1380|sr_out[11] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 4.678      ;
; 76.903 ; i2s_interface:i2s_UDA1380|sr_out[12] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 4.397      ;
; 76.913 ; i2s_interface:i2s_UDA1380|sr_out[17] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.072     ; 4.386      ;
; 76.942 ; i2s_interface:i2s_UDA1380|sr_out[19] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.072     ; 4.357      ;
; 77.281 ; i2s_interface:i2s_UDA1380|sr_out[6]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 4.019      ;
; 77.334 ; i2s_interface:i2s_UDA1380|sr_out[18] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.072     ; 3.965      ;
; 77.438 ; i2s_interface:i2s_UDA1380|sr_out[2]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.076     ; 3.857      ;
; 77.498 ; i2s_interface:i2s_UDA1380|sr_out[1]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.076     ; 3.797      ;
; 77.514 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.784      ;
; 77.515 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.783      ;
; 77.516 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.782      ;
; 77.517 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.781      ;
; 77.520 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.778      ;
; 77.578 ; i2s_interface:i2s_UDA1380|sr_out[10] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 3.722      ;
; 77.608 ; i2s_interface:i2s_UDA1380|sr_out[9]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 3.692      ;
; 77.611 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.687      ;
; 77.611 ; i2s_interface:i2s_UDA1380|sr_out[8]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 3.689      ;
; 77.626 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.672      ;
; 77.636 ; i2s_interface:i2s_UDA1380|sr_out[14] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.072     ; 3.663      ;
; 77.795 ; i2s_interface:i2s_UDA1380|sr_out[13] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.072     ; 3.504      ;
; 77.873 ; i2s_interface:i2s_UDA1380|sr_out[16] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.072     ; 3.426      ;
; 77.897 ; i2s_interface:i2s_UDA1380|sr_out[0]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.076     ; 3.398      ;
; 77.926 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.372      ;
; 77.927 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.371      ;
; 77.928 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.370      ;
; 77.929 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.369      ;
; 77.932 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.366      ;
; 77.996 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.302      ;
; 77.997 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.301      ;
; 77.998 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.300      ;
; 77.999 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.299      ;
; 78.002 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.296      ;
; 78.007 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.291      ;
; 78.008 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.290      ;
; 78.009 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.289      ;
; 78.010 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.288      ;
; 78.013 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 3.285      ;
; 78.180 ; i2s_interface:i2s_UDA1380|sr_out[4]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.076     ; 3.115      ;
; 78.266 ; i2s_interface:i2s_UDA1380|sr_out[15] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.072     ; 3.033      ;
; 78.285 ; i2s_interface:i2s_UDA1380|sr_out[7]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 3.015      ;
; 78.315 ; i2s_interface:i2s_UDA1380|sr_out[5]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.071     ; 2.985      ;
; 78.395 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.903      ;
; 78.396 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.902      ;
; 78.397 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.901      ;
; 78.398 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.900      ;
; 78.401 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.897      ;
; 78.487 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.070     ; 2.814      ;
; 78.583 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.715      ;
; 78.603 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.070     ; 2.698      ;
; 78.760 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[13]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.533      ;
; 78.760 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[12]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.533      ;
; 78.760 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[11]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.533      ;
; 78.760 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[10]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.533      ;
; 78.760 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[9]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.533      ;
; 78.760 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[8]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.533      ;
; 78.760 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[7]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.533      ;
; 78.760 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[6]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.533      ;
; 78.792 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[19]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.502      ;
; 78.792 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[18]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.502      ;
; 78.792 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[17]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.502      ;
; 78.792 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[16]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.502      ;
; 78.792 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[15]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.502      ;
; 78.792 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[14]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.502      ;
; 78.886 ; i2s_interface:i2s_UDA1380|sr_out[3]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.076     ; 2.409      ;
; 78.913 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[13]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.380      ;
; 78.913 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[12]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.380      ;
; 78.913 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[11]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.380      ;
; 78.913 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[10]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.380      ;
; 78.913 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[9]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.380      ;
; 78.913 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[8]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.380      ;
; 78.913 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[7]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.380      ;
; 78.913 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[6]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.380      ;
; 78.927 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[12] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.366      ;
; 78.927 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[11] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.366      ;
; 78.927 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[10] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.366      ;
; 78.927 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[9]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.366      ;
; 78.927 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[8]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.366      ;
; 78.927 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[7]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.366      ;
; 78.927 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[6]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.366      ;
; 78.927 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[5]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.078     ; 2.366      ;
; 78.945 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[19]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.349      ;
; 78.945 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[18]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.349      ;
; 78.945 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[17]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.349      ;
; 78.945 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[16]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.349      ;
; 78.945 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[15]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.349      ;
; 78.945 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[14]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.349      ;
; 78.962 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[19] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.332      ;
; 78.962 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[18] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.332      ;
; 78.962 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[17] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.332      ;
; 78.962 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[16] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.332      ;
; 78.962 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[15] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.332      ;
; 78.962 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[14] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.332      ;
; 78.962 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[13] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.077     ; 2.332      ;
; 79.023 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[5]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.275      ;
; 79.023 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[4]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.275      ;
; 79.023 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[3]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.275      ;
; 79.023 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[2]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.275      ;
; 79.023 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[1]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.073     ; 2.275      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ClkSys'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.318 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a50~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.420      ; 0.968      ;
; 0.340 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.423      ; 0.993      ;
; 0.396 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a68~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.420      ; 1.046      ;
; 0.397 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.430      ; 1.057      ;
; 0.397 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.430      ; 1.057      ;
; 0.399 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.431      ; 1.060      ;
; 0.400 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_PRESTOP                                                                                                                                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_PRESTOP                                                                                                                                                                                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                                                                                                                                     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP                                                                                                                                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP                                                                                                                                                                                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN                                                                                                                                                                                                                                                                                ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKDOWN                                                                                                                                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKDOWN                                                                                                                                                                                                                                                                                ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP                                                                                                                                                                                                                                                                                ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP                                                                                                                                                                                                                                                                               ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP                                                                                                                                                                                                                                                                                 ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE                                                                                                                                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE                                                                                                                                                                                                                                                                                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; I2cMaster_UDA1380:i2c_UDA1380|writing                                                                                                                                                                                                                                                                                          ; I2cMaster_UDA1380:i2c_UDA1380|writing                                                                                                                                                                                                                                                                                            ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:serial_simple|rx_symbol_ce                                                                                                                                                                                                                                                                                                ; uart:serial_simple|rx_symbol_ce                                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:serial_simple|rx_symbol_complete                                                                                                                                                                                                                                                                                          ; uart:serial_simple|rx_symbol_complete                                                                                                                                                                                                                                                                                            ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:serial_simple|rx_gen_state[3]                                                                                                                                                                                                                                                                                             ; uart:serial_simple|rx_gen_state[3]                                                                                                                                                                                                                                                                                               ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:serial_simple|rx_gen_state[10]                                                                                                                                                                                                                                                                                            ; uart:serial_simple|rx_gen_state[10]                                                                                                                                                                                                                                                                                              ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; uart:serial_simple|rx_gen_state[2]                                                                                                                                                                                                                                                                                             ; uart:serial_simple|rx_gen_state[2]                                                                                                                                                                                                                                                                                               ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB                                                                                                                                                                                                                                                                                ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB                                                                                                                                                                                                                                                                                ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR                                                                                                                                                                                                                                                                               ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR                                                                                                                                                                                                                                                                                 ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV                                                                                                                                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV                                                                                                                                                                                                                                                                                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart2reg:registers|State.S_IDLE                                                                                                                                                                                                                                                                                                ; uart2reg:registers|State.S_IDLE                                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:serial_simple|rx_byte_last_valid                                                                                                                                                                                                                                                                                          ; uart:serial_simple|rx_byte_last_valid                                                                                                                                                                                                                                                                                            ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:serial_simple|tx_active                                                                                                                                                                                                                                                                                                   ; uart:serial_simple|tx_active                                                                                                                                                                                                                                                                                                     ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:serial_simple|tx_byte_valid                                                                                                                                                                                                                                                                                               ; uart:serial_simple|tx_byte_valid                                                                                                                                                                                                                                                                                                 ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:serial_simple|tx_gen_state[2]                                                                                                                                                                                                                                                                                             ; uart:serial_simple|tx_gen_state[2]                                                                                                                                                                                                                                                                                               ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:serial_simple|tx_gen_state[3]                                                                                                                                                                                                                                                                                             ; uart:serial_simple|tx_gen_state[3]                                                                                                                                                                                                                                                                                               ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.669      ;
; 0.404 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.423      ; 1.057      ;
; 0.408 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.423      ; 1.061      ;
; 0.408 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.423      ; 1.061      ;
; 0.408 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.421      ; 1.059      ;
; 0.413 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.430      ; 1.073      ;
; 0.420 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.430      ; 1.080      ;
; 0.422 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.424      ; 1.076      ;
; 0.423 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.424      ; 1.077      ;
; 0.424 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.421      ; 1.075      ;
; 0.428 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.424      ; 1.082      ;
; 0.429 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                      ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; ClkSys       ; ClkSys      ; 0.000        ; 0.425      ; 1.084      ;
; 0.436 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.424      ; 1.090      ;
; 0.445 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.424      ; 1.099      ;
; 0.446 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.428      ; 1.104      ;
; 0.446 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.715      ;
; 0.446 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.715      ;
; 0.446 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.715      ;
; 0.447 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.716      ;
; 0.447 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.715      ;
; 0.447 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.715      ;
; 0.447 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.715      ;
; 0.448 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.717      ;
; 0.448 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.716      ;
; 0.448 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.716      ;
; 0.448 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.716      ;
; 0.449 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.716      ;
; 0.449 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.717      ;
; 0.449 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.716      ;
; 0.451 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.719      ;
; 0.453 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.425      ; 1.108      ;
; 0.454 ; sld_signaltap:iic|acq_trigger_in_reg[25]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.722      ;
; 0.454 ; sld_signaltap:iic|acq_trigger_in_reg[52]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.723      ;
; 0.455 ; sld_signaltap:iic|acq_trigger_in_reg[68]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.724      ;
; 0.455 ; sld_signaltap:iic|acq_trigger_in_reg[71]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.723      ;
; 0.455 ; sld_signaltap:iic|acq_trigger_in_reg[56]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.723      ;
; 0.455 ; sld_signaltap:iic|acq_trigger_in_reg[50]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.724      ;
; 0.455 ; sld_signaltap:iic|acq_trigger_in_reg[49]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.724      ;
; 0.455 ; sld_signaltap:iic|acq_trigger_in_reg[33]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.723      ;
; 0.455 ; sld_signaltap:iic|acq_trigger_in_reg[31]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.722      ;
; 0.455 ; sld_signaltap:iic|acq_trigger_in_reg[36]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.722      ;
; 0.456 ; sld_signaltap:iic|acq_trigger_in_reg[12]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; sld_signaltap:iic|acq_trigger_in_reg[57]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.724      ;
; 0.457 ; sld_signaltap:iic|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff  ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.725      ;
; 0.457 ; sld_signaltap:iic|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff  ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.725      ;
; 0.457 ; sld_signaltap:iic|acq_trigger_in_reg[35]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.724      ;
; 0.458 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.425      ; 1.113      ;
; 0.458 ; sld_signaltap:iic|acq_trigger_in_reg[6]                                                                                                                                                                                                                                                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff  ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.726      ;
; 0.459 ; sld_signaltap:iic|acq_trigger_in_reg[21]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.726      ;
; 0.459 ; sld_signaltap:iic|acq_trigger_in_reg[10]                                                                                                                                                                                                                                                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.072      ; 0.726      ;
; 0.468 ; sld_signaltap:iic|acq_data_in_reg[36]                                                                                                                                                                                                                                                                                          ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][63]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][58]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][58]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][51]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; sld_signaltap:iic|acq_data_in_reg[47]                                                                                                                                                                                                                                                                                          ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][47]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.073      ; 0.737      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.721      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.724      ;
; 0.464 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.731      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.732      ;
; 0.469 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.736      ;
; 0.470 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.474 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.741      ;
; 0.474 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.741      ;
; 0.474 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.743      ;
; 0.475 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.477 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.401 ; i2s_interface:i2s_UDA1380|dac_data   ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2s_interface:i2s_UDA1380|neg_edge   ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.455 ; i2s_interface:i2s_UDA1380|zzzbclk    ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.723      ;
; 0.456 ; i2s_interface:i2s_UDA1380|zzzbclk    ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.724      ;
; 0.470 ; i2s_interface:i2s_UDA1380|zlrclk     ; i2s_interface:i2s_UDA1380|zzlrclk    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; i2s_interface:i2s_UDA1380|zbclk      ; i2s_interface:i2s_UDA1380|zzbclk     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.476 ; i2s_interface:i2s_UDA1380|sr_in[11]  ; i2s_interface:i2s_UDA1380|sr_in[12]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; i2s_interface:i2s_UDA1380|sr_in[7]   ; i2s_interface:i2s_UDA1380|sr_out[7]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; i2s_interface:i2s_UDA1380|sr_in[0]   ; i2s_interface:i2s_UDA1380|sr_out[0]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; i2s_interface:i2s_UDA1380|sr_in[17]  ; i2s_interface:i2s_UDA1380|sr_in[18]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; i2s_interface:i2s_UDA1380|sr_in[17]  ; i2s_interface:i2s_UDA1380|sr_out[17] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; i2s_interface:i2s_UDA1380|sr_in[7]   ; i2s_interface:i2s_UDA1380|sr_in[8]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; i2s_interface:i2s_UDA1380|sr_in[6]   ; i2s_interface:i2s_UDA1380|sr_out[6]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; i2s_interface:i2s_UDA1380|sr_in[6]   ; i2s_interface:i2s_UDA1380|sr_in[7]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; i2s_interface:i2s_UDA1380|sr_in[0]   ; i2s_interface:i2s_UDA1380|sr_in[1]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; i2s_interface:i2s_UDA1380|sr_in[10]  ; i2s_interface:i2s_UDA1380|sr_in[11]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.478 ; i2s_interface:i2s_UDA1380|zzlrclk    ; i2s_interface:i2s_UDA1380|zzzlrclk   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.746      ;
; 0.479 ; i2s_interface:i2s_UDA1380|sr_in[11]  ; i2s_interface:i2s_UDA1380|sr_out[11] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; i2s_interface:i2s_UDA1380|sr_in[10]  ; i2s_interface:i2s_UDA1380|sr_out[10] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.747      ;
; 0.490 ; i2s_interface:i2s_UDA1380|sr_in[4]   ; i2s_interface:i2s_UDA1380|sr_in[5]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.492 ; i2s_interface:i2s_UDA1380|sr_in[18]  ; i2s_interface:i2s_UDA1380|sr_in[19]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; i2s_interface:i2s_UDA1380|sr_in[1]   ; i2s_interface:i2s_UDA1380|sr_in[2]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.493 ; i2s_interface:i2s_UDA1380|sr_in[3]   ; i2s_interface:i2s_UDA1380|sr_in[4]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.761      ;
; 0.580 ; i2s_interface:i2s_UDA1380|zzzlrclk   ; i2s_interface:i2s_UDA1380|lr_edge    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.848      ;
; 0.618 ; i2s_interface:i2s_UDA1380|sr_in[8]   ; i2s_interface:i2s_UDA1380|sr_in[9]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.886      ;
; 0.626 ; i2s_interface:i2s_UDA1380|sr_in[9]   ; i2s_interface:i2s_UDA1380|sr_in[10]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.894      ;
; 0.647 ; i2s_interface:i2s_UDA1380|sr_in[19]  ; i2s_interface:i2s_UDA1380|sr_out[19] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.651 ; i2s_interface:i2s_UDA1380|sr_in[14]  ; i2s_interface:i2s_UDA1380|sr_out[14] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.919      ;
; 0.652 ; i2s_interface:i2s_UDA1380|sr_in[12]  ; i2s_interface:i2s_UDA1380|sr_in[13]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.920      ;
; 0.653 ; i2s_interface:i2s_UDA1380|sr_in[16]  ; i2s_interface:i2s_UDA1380|sr_out[16] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; i2s_interface:i2s_UDA1380|sr_in[16]  ; i2s_interface:i2s_UDA1380|sr_in[17]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; i2s_interface:i2s_UDA1380|sr_in[15]  ; i2s_interface:i2s_UDA1380|sr_out[15] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; i2s_interface:i2s_UDA1380|sr_in[15]  ; i2s_interface:i2s_UDA1380|sr_in[16]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.921      ;
; 0.653 ; i2s_interface:i2s_UDA1380|sr_in[2]   ; i2s_interface:i2s_UDA1380|sr_out[2]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.921      ;
; 0.654 ; i2s_interface:i2s_UDA1380|sr_in[12]  ; i2s_interface:i2s_UDA1380|sr_out[12] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.922      ;
; 0.654 ; i2s_interface:i2s_UDA1380|sr_in[2]   ; i2s_interface:i2s_UDA1380|sr_in[3]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.922      ;
; 0.655 ; i2s_interface:i2s_UDA1380|sr_in[14]  ; i2s_interface:i2s_UDA1380|sr_in[15]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.923      ;
; 0.655 ; i2s_interface:i2s_UDA1380|sr_in[13]  ; i2s_interface:i2s_UDA1380|sr_out[13] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.924      ;
; 0.657 ; i2s_interface:i2s_UDA1380|sr_in[13]  ; i2s_interface:i2s_UDA1380|sr_in[14]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.926      ;
; 0.658 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.923      ;
; 0.664 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|zzzbclk    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.932      ;
; 0.698 ; i2s_interface:i2s_UDA1380|zzlrclk    ; i2s_interface:i2s_UDA1380|lr_edge    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.725 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.993      ;
; 0.726 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.994      ;
; 0.808 ; i2s_interface:i2s_UDA1380|sr_in[5]   ; i2s_interface:i2s_UDA1380|sr_in[6]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.071      ;
; 0.855 ; i2s_interface:i2s_UDA1380|sr_in[1]   ; i2s_interface:i2s_UDA1380|sr_out[1]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.123      ;
; 0.857 ; i2s_interface:i2s_UDA1380|sr_in[4]   ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.125      ;
; 0.860 ; i2s_interface:i2s_UDA1380|sr_in[3]   ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.128      ;
; 1.043 ; i2s_interface:i2s_UDA1380|sr_in[9]   ; i2s_interface:i2s_UDA1380|sr_out[9]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.311      ;
; 1.063 ; i2s_interface:i2s_UDA1380|sr_in[5]   ; i2s_interface:i2s_UDA1380|sr_out[5]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.326      ;
; 1.114 ; i2s_interface:i2s_UDA1380|sr_in[8]   ; i2s_interface:i2s_UDA1380|sr_out[8]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.382      ;
; 1.168 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.439      ;
; 1.227 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.498      ;
; 1.273 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.541      ;
; 1.280 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.545      ;
; 1.281 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.546      ;
; 1.281 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.546      ;
; 1.281 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.546      ;
; 1.281 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.546      ;
; 1.282 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.547      ;
; 1.284 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.549      ;
; 1.285 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.550      ;
; 1.286 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.551      ;
; 1.287 ; i2s_interface:i2s_UDA1380|neg_edge   ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.555      ;
; 1.287 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.552      ;
; 1.295 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.566      ;
; 1.334 ; i2s_interface:i2s_UDA1380|sr_in[18]  ; i2s_interface:i2s_UDA1380|sr_out[18] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.602      ;
; 1.357 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.625      ;
; 1.372 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.640      ;
; 1.372 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.640      ;
; 1.372 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.640      ;
; 1.373 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.641      ;
; 1.427 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.698      ;
; 1.531 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.802      ;
; 1.622 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.890      ;
; 1.631 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.899      ;
; 1.649 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.917      ;
; 1.649 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.917      ;
; 1.649 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[2]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.917      ;
; 1.649 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[1]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.917      ;
; 1.649 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[0]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.917      ;
; 1.742 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.010      ;
; 1.742 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.010      ;
; 1.742 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[2]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.010      ;
; 1.742 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[1]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.010      ;
; 1.742 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[0]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.010      ;
; 1.753 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.021      ;
; 1.757 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.025      ;
; 1.769 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.037      ;
; 1.770 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.038      ;
; 1.770 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.038      ;
; 1.783 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.051      ;
; 1.793 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.061      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.386      ; 1.888      ;
; 96.357 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.604      ;
; 96.357 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.604      ;
; 96.357 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.604      ;
; 96.357 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.604      ;
; 96.357 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.604      ;
; 96.357 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.604      ;
; 96.357 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.604      ;
; 96.357 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.604      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.598      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.598      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.602      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.602      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.602      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.602      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.602      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.602      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.602      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.602      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.602      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.602      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.603      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.603      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.603      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.603      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.603      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.603      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.603      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.603      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.603      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 3.603      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.598      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.598      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.598      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.598      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.598      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.576      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.576      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.576      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.576      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.576      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.576      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.576      ;
; 96.358 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.576      ;
; 96.359 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.567      ;
; 96.359 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.567      ;
; 96.359 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.575      ;
; 96.359 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.575      ;
; 96.359 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.575      ;
; 96.359 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.575      ;
; 96.359 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.575      ;
; 96.359 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.575      ;
; 96.359 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.575      ;
; 96.359 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.575      ;
; 96.359 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.575      ;
; 96.359 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.575      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.583      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.585      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.585      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.585      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.585      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.585      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.585      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.584      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.584      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.584      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.584      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.584      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.584      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.585      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.585      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.583      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.583      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.583      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.583      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.583      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.583      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.583      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.583      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.583      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.583      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.583      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.583      ;
; 96.367 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.583      ;
; 96.368 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.597      ;
; 96.368 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.597      ;
; 96.368 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.597      ;
; 96.368 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.597      ;
; 96.368 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.597      ;
; 96.368 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.597      ;
; 96.368 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.597      ;
; 96.368 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.597      ;
; 96.368 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.597      ;
; 96.368 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.597      ;
; 96.368 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.597      ;
; 96.368 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.597      ;
; 96.368 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.597      ;
; 96.369 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.569      ;
; 96.369 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.571      ;
; 96.369 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 3.597      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.296      ;
; 1.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.519      ;
; 1.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.519      ;
; 1.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.818      ;
; 1.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.818      ;
; 1.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.818      ;
; 1.573 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.818      ;
; 1.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.842      ;
; 1.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.842      ;
; 1.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.842      ;
; 1.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.842      ;
; 1.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.842      ;
; 1.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.842      ;
; 1.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.842      ;
; 1.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.842      ;
; 1.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.842      ;
; 1.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.842      ;
; 1.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.842      ;
; 1.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.842      ;
; 1.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.868      ;
; 1.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.868      ;
; 1.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.868      ;
; 1.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.868      ;
; 1.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.868      ;
; 1.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.868      ;
; 1.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.868      ;
; 1.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.868      ;
; 1.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.868      ;
; 1.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.868      ;
; 1.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.868      ;
; 1.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.868      ;
; 1.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.868      ;
; 1.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.868      ;
; 1.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.868      ;
; 1.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.868      ;
; 1.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.123      ;
; 2.140 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.416      ;
; 3.034 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.349      ;
; 3.034 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.349      ;
; 3.034 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.349      ;
; 3.034 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.349      ;
; 3.034 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.349      ;
; 3.034 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.349      ;
; 3.034 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.349      ;
; 3.034 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.349      ;
; 3.035 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.350      ;
; 3.035 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.350      ;
; 3.035 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.350      ;
; 3.035 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.350      ;
; 3.035 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.350      ;
; 3.035 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.350      ;
; 3.035 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.350      ;
; 3.035 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.350      ;
; 3.035 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.120      ; 3.350      ;
; 3.035 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.338      ;
; 3.035 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.338      ;
; 3.035 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.338      ;
; 3.035 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.338      ;
; 3.035 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.338      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.338      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.338      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.338      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.337      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.337      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.337      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.337      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.337      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.337      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.339      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.339      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.339      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.339      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.339      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.339      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.339      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.339      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 3.340      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 3.340      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.109      ; 3.340      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.341      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.341      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.341      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.341      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.341      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.341      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.110      ; 3.341      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.339      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.339      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.108      ; 3.339      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.337      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.337      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.337      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.337      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.337      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.337      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.337      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.337      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.106      ; 3.337      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.338      ;
; 3.036 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.107      ; 3.338      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ClkSys'                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.594 ; 9.824        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~porta_address_reg0 ;
; 9.595 ; 9.825        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~porta_we_reg       ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a48~porta_address_reg0 ;
; 9.596 ; 9.826        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a48~porta_we_reg       ;
; 9.597 ; 9.827        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.597 ; 9.827        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.597 ; 9.827        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.597 ; 9.827        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.597 ; 9.827        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.597 ; 9.827        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.597 ; 9.827        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.597 ; 9.827        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.597 ; 9.827        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.597 ; 9.827        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a56~porta_address_reg0 ;
; 9.597 ; 9.827        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a56~porta_we_reg       ;
; 9.597 ; 9.827        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 9.597 ; 9.827        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~porta_datain_reg0  ;
; 9.597 ; 9.827        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.597 ; 9.827        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~porta_address_reg0 ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~porta_we_reg       ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a38~porta_address_reg0 ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a38~porta_we_reg       ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a40~porta_address_reg0 ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a40~porta_we_reg       ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a42~porta_address_reg0 ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a42~porta_we_reg       ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a44~porta_address_reg0 ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a44~porta_we_reg       ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a48~porta_datain_reg0  ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a50~porta_address_reg0 ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a50~porta_we_reg       ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~porta_address_reg0 ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~porta_we_reg       ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a72~porta_address_reg0 ;
; 9.598 ; 9.828        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a72~porta_we_reg       ;
; 9.599 ; 9.829        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.599 ; 9.829        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.599 ; 9.829        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.599 ; 9.829        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.599 ; 9.829        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 9.599 ; 9.829        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 9.599 ; 9.829        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 9.599 ; 9.829        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a32~porta_datain_reg0  ;
; 9.599 ; 9.829        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~porta_address_reg0 ;
; 9.599 ; 9.829        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~porta_we_reg       ;
; 9.599 ; 9.829        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a54~porta_address_reg0 ;
; 9.599 ; 9.829        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a54~porta_we_reg       ;
; 9.599 ; 9.829        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a56~porta_datain_reg0  ;
; 9.599 ; 9.829        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a26~porta_we_reg       ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~porta_datain_reg0  ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a34~porta_address_reg0 ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a34~porta_we_reg       ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a38~porta_datain_reg0  ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a40~porta_datain_reg0  ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a42~porta_datain_reg0  ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a44~porta_datain_reg0  ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a50~porta_datain_reg0  ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a52~porta_address_reg0 ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a52~porta_we_reg       ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a58~porta_address_reg0 ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a58~porta_we_reg       ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a60~porta_address_reg0 ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a60~porta_we_reg       ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~porta_datain_reg0  ;
; 9.600 ; 9.830        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a72~porta_datain_reg0  ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~porta_datain_reg0  ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a64~porta_address_reg0 ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a64~porta_we_reg       ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a66~porta_address_reg0 ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a66~porta_we_reg       ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a68~porta_address_reg0 ;
; 9.601 ; 9.831        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a68~porta_we_reg       ;
; 9.602 ; 9.832        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a24~porta_datain_reg0  ;
; 9.602 ; 9.832        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a26~porta_datain_reg0  ;
+-------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+
; 40.399 ; 40.615       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|lr_edge    ;
; 40.399 ; 40.615       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|neg_edge   ;
; 40.399 ; 40.615       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|new_sample ;
; 40.399 ; 40.615       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|pos_edge   ;
; 40.399 ; 40.615       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zbclk      ;
; 40.399 ; 40.615       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zlrclk     ;
; 40.399 ; 40.615       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzbclk     ;
; 40.399 ; 40.615       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzlrclk    ;
; 40.399 ; 40.615       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzbclk    ;
; 40.399 ; 40.615       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzlrclk   ;
; 40.400 ; 40.616       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[0]   ;
; 40.400 ; 40.616       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[1]   ;
; 40.400 ; 40.616       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[2]   ;
; 40.400 ; 40.616       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[3]   ;
; 40.400 ; 40.616       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[4]   ;
; 40.400 ; 40.616       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[5]   ;
; 40.400 ; 40.616       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[0]  ;
; 40.400 ; 40.616       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[1]  ;
; 40.400 ; 40.616       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[2]  ;
; 40.400 ; 40.616       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[3]  ;
; 40.400 ; 40.616       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[4]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[0]     ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[1]     ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[2]     ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[3]     ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[4]     ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|dac_data   ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[10]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[11]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[12]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[13]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[14]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[15]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[16]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[17]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[18]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[19]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[6]   ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[7]   ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[8]   ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[9]   ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[10] ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[11] ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[12] ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[13] ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[14] ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[15] ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[16] ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[17] ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[18] ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[19] ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[5]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[6]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[7]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[8]  ;
; 40.402 ; 40.618       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[9]  ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[10]  ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[11]  ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[12]  ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[13]  ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[6]   ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[7]   ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[8]   ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[9]   ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[10] ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[11] ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[12] ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[5]  ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[6]  ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[7]  ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[8]  ;
; 40.562 ; 40.746       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[9]  ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[0]     ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[1]     ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[2]     ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[3]     ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[4]     ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|dac_data   ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[14]  ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[15]  ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[16]  ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[17]  ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[18]  ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[19]  ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[13] ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[14] ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[15] ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[16] ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[17] ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[18] ;
; 40.563 ; 40.747       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[19] ;
; 40.565 ; 40.749       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|lr_edge    ;
; 40.565 ; 40.749       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|neg_edge   ;
; 40.565 ; 40.749       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|new_sample ;
; 40.565 ; 40.749       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|pos_edge   ;
; 40.565 ; 40.749       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[0]   ;
; 40.565 ; 40.749       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[1]   ;
; 40.565 ; 40.749       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[2]   ;
; 40.565 ; 40.749       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[3]   ;
; 40.565 ; 40.749       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[4]   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.227 ; 49.457       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a20~portb_address_reg0                                                        ;
; 49.228 ; 49.458       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a14~portb_address_reg0                                                        ;
; 49.228 ; 49.458       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~portb_address_reg0                                                        ;
; 49.229 ; 49.459       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~portb_address_reg0                                                         ;
; 49.229 ; 49.459       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a72~portb_address_reg0                                                        ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a18~portb_address_reg0                                                        ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a22~portb_address_reg0                                                        ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a2~portb_address_reg0                                                         ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a32~portb_address_reg0                                                        ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a48~portb_address_reg0                                                        ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a52~portb_address_reg0                                                        ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a56~portb_address_reg0                                                        ;
; 49.230 ; 49.460       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a12~portb_address_reg0                                                        ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a16~portb_address_reg0                                                        ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~portb_address_reg0                                                        ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~portb_address_reg0                                                        ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a38~portb_address_reg0                                                        ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a40~portb_address_reg0                                                        ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a42~portb_address_reg0                                                        ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a44~portb_address_reg0                                                        ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a50~portb_address_reg0                                                        ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~portb_address_reg0                                                        ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a66~portb_address_reg0                                                        ;
; 49.231 ; 49.461       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a68~portb_address_reg0                                                        ;
; 49.232 ; 49.462       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.232 ; 49.462       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~portb_address_reg0                                                        ;
; 49.232 ; 49.462       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a24~portb_address_reg0                                                        ;
; 49.232 ; 49.462       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~portb_address_reg0                                                        ;
; 49.232 ; 49.462       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a54~portb_address_reg0                                                        ;
; 49.232 ; 49.462       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a58~portb_address_reg0                                                        ;
; 49.233 ; 49.463       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a26~portb_address_reg0                                                        ;
; 49.233 ; 49.463       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a28~portb_address_reg0                                                        ;
; 49.233 ; 49.463       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a34~portb_address_reg0                                                        ;
; 49.233 ; 49.463       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a60~portb_address_reg0                                                        ;
; 49.234 ; 49.464       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a64~portb_address_reg0                                                        ;
; 49.324 ; 49.540       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                           ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                           ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                           ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                             ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                      ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                 ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                 ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                 ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                 ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                 ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                    ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                    ;
; 49.365 ; 49.549       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                    ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51] ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52] ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ;
; 49.366 ; 49.550       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                           ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                           ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                           ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                           ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                           ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                           ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                           ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                             ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                             ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                             ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                             ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                             ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                             ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                             ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                             ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                             ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                          ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                     ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                     ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                   ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                  ;
; 49.367 ; 49.551       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; AudioScl            ; ClkSys              ; 2.813 ; 2.894 ; Rise       ; ClkSys                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.962 ; 3.091 ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 6.219 ; 6.356 ; Rise       ; altera_reserved_tck                                    ;
; AudioRxClk          ; ClkSys              ; 4.445 ; 4.581 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxData         ; ClkSys              ; 4.383 ; 4.507 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxWs           ; ClkSys              ; 4.045 ; 4.143 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; AudioScl            ; ClkSys              ; -2.368 ; -2.450 ; Rise       ; ClkSys                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.123  ; 0.899  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; -1.003 ; -1.226 ; Rise       ; altera_reserved_tck                                    ;
; AudioRxClk          ; ClkSys              ; -3.723 ; -3.848 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxData         ; ClkSys              ; -3.681 ; -3.800 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxWs           ; ClkSys              ; -3.342 ; -3.426 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.194 ; 12.394 ; Fall       ; altera_reserved_tck                                    ;
; AudioMCLK           ; ClkSys              ; 1.599  ;        ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioTxData         ; ClkSys              ; 6.386  ; 5.798  ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioMCLK           ; ClkSys              ;        ; 1.512  ; Fall       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+---------------------+---------------------+-------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+--------+------------+--------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.884 ; 10.095 ; Fall       ; altera_reserved_tck                                    ;
; AudioMCLK           ; ClkSys              ; 1.193 ;        ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioTxData         ; ClkSys              ; 5.851 ; 5.268  ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioMCLK           ; ClkSys              ;       ; 1.105  ; Fall       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+--------+------------+--------------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; AudioRxClk ; AudioTxClk  ; 6.472  ;    ;    ; 6.501  ;
; AudioRxWs  ; AudioTxWs   ; 6.386  ;    ;    ; 6.478  ;
; KEY0       ; LED0        ; 10.018 ;    ;    ; 9.778  ;
; KEY1       ; LED1        ; 12.166 ;    ;    ; 11.999 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; AudioRxClk ; AudioTxClk  ; 6.231  ;    ;    ; 6.258  ;
; AudioRxWs  ; AudioTxWs   ; 6.148  ;    ;    ; 6.232  ;
; KEY0       ; LED0        ; 9.554  ;    ;    ; 9.310  ;
; KEY1       ; LED1        ; 11.695 ;    ;    ; 11.534 ;
+------------+-------------+--------+----+----+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; ClkSys                                                 ; 16.387 ; 0.000         ;
; altera_reserved_tck                                    ; 45.954 ; 0.000         ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 78.870 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; ClkSys                                                 ; 0.103 ; 0.000         ;
; altera_reserved_tck                                    ; 0.186 ; 0.000         ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.510 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.493 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; ClkSys                                                 ; 9.198  ; 0.000         ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 40.482 ; 0.000         ;
; altera_reserved_tck                                    ; 49.275 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ClkSys'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.387 ; uart2reg:registers|Address[1]                                                                                                                                                                               ; uart2reg:registers|UartTx_data[3]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.020     ; 3.580      ;
; 16.524 ; uart2reg:registers|Address[0]                                                                                                                                                                               ; uart2reg:registers|UartTx_data[3]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.020     ; 3.443      ;
; 16.655 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 3.294      ;
; 16.699 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 3.250      ;
; 16.701 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.034     ; 3.252      ;
; 16.745 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.034     ; 3.208      ;
; 16.754 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; ClkSys       ; ClkSys      ; 20.000       ; -0.024     ; 3.209      ;
; 16.793 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 3.159      ;
; 16.814 ; uart2reg:registers|Reg_Write[5][3]                                                                                                                                                                          ; uart2reg:registers|UartTx_data[3]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.029     ; 3.144      ;
; 16.837 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 3.115      ;
; 16.866 ; uart2reg:registers|Address[1]                                                                                                                                                                               ; uart2reg:registers|UartTx_data[6]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.020     ; 3.101      ;
; 16.895 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB                                                                                                                                                              ; ClkSys       ; ClkSys      ; 20.000       ; -0.041     ; 3.051      ;
; 16.895 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; ClkSys       ; ClkSys      ; 20.000       ; -0.041     ; 3.051      ;
; 16.895 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END                                                                                                                                                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.041     ; 3.051      ;
; 16.895 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR                                                                                                                                                               ; ClkSys       ; ClkSys      ; 20.000       ; -0.041     ; 3.051      ;
; 16.895 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; ClkSys       ; ClkSys      ; 20.000       ; -0.041     ; 3.051      ;
; 16.902 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 3.047      ;
; 16.911 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 3.038      ;
; 16.918 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 3.031      ;
; 16.934 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.034     ; 3.019      ;
; 16.948 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.034     ; 3.005      ;
; 16.949 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 3.003      ;
; 16.949 ; uart2reg:registers|Reg_Write[5][6]                                                                                                                                                                          ; uart2reg:registers|UartTx_data[6]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.029     ; 3.009      ;
; 16.957 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.034     ; 2.996      ;
; 16.962 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.040     ; 2.985      ;
; 16.963 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 2.986      ;
; 16.964 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.034     ; 2.989      ;
; 16.978 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 2.971      ;
; 16.987 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.034     ; 2.966      ;
; 16.988 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 2.961      ;
; 16.993 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 2.956      ;
; 16.993 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 2.959      ;
; 16.995 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.040     ; 2.952      ;
; 17.001 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB                                                                                                                                                             ; ClkSys       ; ClkSys      ; 20.000       ; -0.041     ; 2.945      ;
; 17.001 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB                                                                                                                                                             ; ClkSys       ; ClkSys      ; 20.000       ; -0.041     ; 2.945      ;
; 17.002 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR                                                                                                                                                            ; ClkSys       ; ClkSys      ; 20.000       ; -0.041     ; 2.944      ;
; 17.006 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.040     ; 2.941      ;
; 17.009 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.034     ; 2.944      ;
; 17.012 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.040     ; 2.935      ;
; 17.015 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.046     ; 2.926      ;
; 17.018 ; uart2reg:registers|Address[0]                                                                                                                                                                               ; uart2reg:registers|UartTx_data[6]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.020     ; 2.949      ;
; 17.024 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.034     ; 2.929      ;
; 17.025 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.039     ; 2.923      ;
; 17.029 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.055     ; 2.903      ;
; 17.029 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.055     ; 2.903      ;
; 17.034 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.034     ; 2.919      ;
; 17.039 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.040     ; 2.908      ;
; 17.039 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.034     ; 2.914      ;
; 17.040 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 2.912      ;
; 17.041 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.060     ; 2.886      ;
; 17.041 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.060     ; 2.886      ;
; 17.046 ; TIC                                                                                                                                                                                                         ; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 20.000       ; -0.036     ; 2.905      ;
; 17.047 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 2.902      ;
; 17.049 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 2.903      ;
; 17.056 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.040     ; 2.891      ;
; 17.056 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 2.896      ;
; 17.057 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 2.892      ;
; 17.058 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.039     ; 2.890      ;
; 17.059 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.046     ; 2.882      ;
; 17.064 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP                                                                                                                                                            ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.060     ; 2.863      ;
; 17.064 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP                                                                                                                                                            ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.060     ; 2.863      ;
; 17.069 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.039     ; 2.879      ;
; 17.077 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; ClkSys       ; ClkSys      ; 20.000       ; -0.041     ; 2.869      ;
; 17.091 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 2.858      ;
; 17.101 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 2.851      ;
; 17.102 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 2.847      ;
; 17.102 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.039     ; 2.846      ;
; 17.103 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.034     ; 2.850      ;
; 17.106 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB                                                                                                                                                              ; ClkSys       ; ClkSys      ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; ClkSys       ; ClkSys      ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_END                                                                                                                                                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_SR                                                                                                                                                               ; ClkSys       ; ClkSys      ; 20.000       ; -0.037     ; 2.844      ;
; 17.106 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_START                                                                                                                                                                 ; ClkSys       ; ClkSys      ; 20.000       ; -0.037     ; 2.844      ;
; 17.111 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.034     ; 2.842      ;
; 17.114 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACK                                                                                                                                                               ; ClkSys       ; ClkSys      ; 20.000       ; -0.037     ; 2.836      ;
; 17.114 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RECVBYTE                                                                                                                                                              ; ClkSys       ; ClkSys      ; 20.000       ; -0.037     ; 2.836      ;
; 17.116 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[7]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 2.836      ;
; 17.117 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 2.832      ;
; 17.121 ; uart2reg:registers|Reg_Write[4][3]                                                                                                                                                                          ; uart2reg:registers|UartTx_data[3]                                                                                                                                                                           ; ClkSys       ; ClkSys      ; 20.000       ; -0.031     ; 2.835      ;
; 17.123 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; ClkSys       ; ClkSys      ; 20.000       ; -0.037     ; 2.827      ;
; 17.125 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[11]                                 ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 2.824      ;
; 17.126 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 2.826      ;
; 17.131 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.035     ; 2.821      ;
; 17.133 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN                                                                                                                                                             ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.060     ; 2.794      ;
; 17.133 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WESCLDOWN                                                                                                                                                             ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.060     ; 2.794      ;
; 17.134 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACK                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|SCL_OUT                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 20.000       ; -0.040     ; 2.813      ;
; 17.134 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.039     ; 2.814      ;
; 17.136 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]                                 ; ClkSys       ; ClkSys      ; 20.000       ; -0.038     ; 2.813      ;
; 17.136 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.055     ; 2.796      ;
; 17.136 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_MSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdLSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.055     ; 2.796      ;
; 17.148 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.034     ; 2.805      ;
; 17.152 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.040     ; 2.795      ;
; 17.159 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[7]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.042     ; 2.786      ;
; 17.159 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[5]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.042     ; 2.786      ;
; 17.159 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[2]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.042     ; 2.786      ;
; 17.162 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[12]                                                       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.034     ; 2.791      ;
; 17.163 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                  ; ClkSys       ; ClkSys      ; 20.000       ; -0.034     ; 2.790      ;
; 17.164 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[3]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.063     ; 2.760      ;
; 17.164 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_LSB                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|RdMSB[0]                                                                                                                                                                      ; ClkSys       ; ClkSys      ; 20.000       ; -0.063     ; 2.760      ;
; 17.167 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; ClkSys       ; ClkSys      ; 20.000       ; -0.039     ; 2.781      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.472      ; 4.505      ;
; 46.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.470      ; 4.005      ;
; 46.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.472      ; 3.956      ;
; 46.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.470      ; 3.939      ;
; 46.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.470      ; 3.771      ;
; 46.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 3.680      ;
; 46.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 3.602      ;
; 46.912 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 3.534      ;
; 47.105 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 3.341      ;
; 47.239 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.470      ; 3.218      ;
; 47.247 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.470      ; 3.210      ;
; 47.298 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.467      ; 3.156      ;
; 47.303 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.458      ; 3.142      ;
; 47.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.470      ; 3.128      ;
; 47.419 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 3.027      ;
; 47.448 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.465      ; 3.004      ;
; 47.520 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.465      ; 2.932      ;
; 47.533 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 2.918      ;
; 47.576 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.464      ; 2.875      ;
; 47.859 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.463      ; 2.591      ;
; 48.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.949      ;
; 48.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.470      ; 1.775      ;
; 48.854 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.470      ; 1.603      ;
; 48.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 1.584      ;
; 48.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.548      ;
; 48.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.470      ; 1.463      ;
; 49.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.340      ;
; 49.693 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.459      ; 0.753      ;
; 96.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.512      ;
; 96.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.501      ;
; 96.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.499      ;
; 96.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.485      ;
; 96.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.480      ;
; 96.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.474      ;
; 96.490 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.473      ;
; 96.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.341      ;
; 96.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.341      ;
; 96.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.341      ;
; 96.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.341      ;
; 96.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.340      ;
; 96.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.340      ;
; 96.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.339      ;
; 96.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.339      ;
; 96.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.339      ;
; 96.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.339      ;
; 96.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.339      ;
; 96.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.338      ;
; 96.627 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.022     ; 3.338      ;
; 96.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.317      ;
; 96.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.317      ;
; 96.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.317      ;
; 96.646 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.317      ;
; 96.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.316      ;
; 96.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.316      ;
; 96.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.024     ; 3.316      ;
; 96.708 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.250      ;
; 96.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.170      ;
; 96.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.169      ;
; 96.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.167      ;
; 96.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.166      ;
; 96.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.097      ;
; 96.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.093      ;
; 96.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.074      ;
; 96.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.074      ;
; 96.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.073      ;
; 96.893 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.073      ;
; 96.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.072      ;
; 96.894 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.072      ;
; 96.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.071      ;
; 96.895 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.071      ;
; 96.896 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.070      ;
; 96.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 3.069      ;
; 96.918 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.042      ;
; 96.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.040      ;
; 96.924 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a72~portb_address_reg0             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.175     ; 2.888      ;
; 96.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.955      ;
; 96.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.955      ;
; 96.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.955      ;
; 96.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.955      ;
; 96.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.955      ;
; 96.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.955      ;
; 96.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.955      ;
; 96.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.955      ;
; 96.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.955      ;
; 96.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.955      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.938      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.938      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.938      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.938      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.938      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.938      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.938      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.945      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.944      ;
; 97.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.944      ;
; 97.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.943      ;
; 97.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.943      ;
; 97.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.943      ;
; 97.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.942      ;
; 97.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.942      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 78.870 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 2.450      ;
; 79.000 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 2.320      ;
; 79.162 ; i2s_interface:i2s_UDA1380|sr_out[11] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.035     ; 2.159      ;
; 79.294 ; i2s_interface:i2s_UDA1380|sr_out[17] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.035     ; 2.027      ;
; 79.304 ; i2s_interface:i2s_UDA1380|sr_out[12] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.035     ; 2.017      ;
; 79.318 ; i2s_interface:i2s_UDA1380|sr_out[19] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.035     ; 2.003      ;
; 79.453 ; i2s_interface:i2s_UDA1380|sr_out[6]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.035     ; 1.868      ;
; 79.488 ; i2s_interface:i2s_UDA1380|sr_out[18] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.035     ; 1.833      ;
; 79.556 ; i2s_interface:i2s_UDA1380|sr_out[2]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.762      ;
; 79.574 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.746      ;
; 79.575 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.745      ;
; 79.575 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.745      ;
; 79.576 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.744      ;
; 79.576 ; i2s_interface:i2s_UDA1380|sr_out[1]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.742      ;
; 79.578 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.742      ;
; 79.603 ; i2s_interface:i2s_UDA1380|sr_out[10] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.035     ; 1.718      ;
; 79.617 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.703      ;
; 79.628 ; i2s_interface:i2s_UDA1380|sr_out[9]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.035     ; 1.693      ;
; 79.640 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.680      ;
; 79.643 ; i2s_interface:i2s_UDA1380|sr_out[8]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.035     ; 1.678      ;
; 79.651 ; i2s_interface:i2s_UDA1380|sr_out[14] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.035     ; 1.670      ;
; 79.685 ; i2s_interface:i2s_UDA1380|sr_out[13] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.035     ; 1.636      ;
; 79.735 ; i2s_interface:i2s_UDA1380|sr_out[0]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.583      ;
; 79.752 ; i2s_interface:i2s_UDA1380|sr_out[16] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.035     ; 1.569      ;
; 79.754 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.566      ;
; 79.755 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.565      ;
; 79.755 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.565      ;
; 79.756 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.564      ;
; 79.758 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.562      ;
; 79.804 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.516      ;
; 79.805 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.515      ;
; 79.805 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.515      ;
; 79.806 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.514      ;
; 79.808 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.512      ;
; 79.811 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.509      ;
; 79.812 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.508      ;
; 79.812 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.508      ;
; 79.813 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.507      ;
; 79.815 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.505      ;
; 79.883 ; i2s_interface:i2s_UDA1380|sr_out[4]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.435      ;
; 79.923 ; i2s_interface:i2s_UDA1380|sr_out[15] ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.035     ; 1.398      ;
; 79.947 ; i2s_interface:i2s_UDA1380|sr_out[7]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.035     ; 1.374      ;
; 79.972 ; i2s_interface:i2s_UDA1380|sr_out[5]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.035     ; 1.349      ;
; 79.999 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.321      ;
; 80.000 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.320      ;
; 80.000 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.320      ;
; 80.001 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.319      ;
; 80.003 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.035     ; 1.318      ;
; 80.003 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.317      ;
; 80.086 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.035     ; 1.235      ;
; 80.089 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.231      ;
; 80.152 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[13]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.165      ;
; 80.152 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[12]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.165      ;
; 80.152 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[11]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.165      ;
; 80.152 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[10]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.165      ;
; 80.152 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[9]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.165      ;
; 80.152 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[8]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.165      ;
; 80.152 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[7]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.165      ;
; 80.152 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[6]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.165      ;
; 80.170 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[19]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.148      ;
; 80.170 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[18]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.148      ;
; 80.170 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[17]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.148      ;
; 80.170 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[16]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.148      ;
; 80.170 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[15]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.148      ;
; 80.170 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[14]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.148      ;
; 80.209 ; i2s_interface:i2s_UDA1380|sr_out[3]  ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.109      ;
; 80.231 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[13]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.086      ;
; 80.231 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[12]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.086      ;
; 80.231 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[11]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.086      ;
; 80.231 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[10]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.086      ;
; 80.231 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[9]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.086      ;
; 80.231 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[8]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.086      ;
; 80.231 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[7]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.086      ;
; 80.231 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[6]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.086      ;
; 80.249 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[19]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.069      ;
; 80.249 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[18]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.069      ;
; 80.249 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[17]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.069      ;
; 80.249 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[16]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.069      ;
; 80.249 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[15]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.069      ;
; 80.249 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_in[14]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.069      ;
; 80.266 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[5]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.054      ;
; 80.266 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[4]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.054      ;
; 80.266 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[3]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.054      ;
; 80.266 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[2]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.054      ;
; 80.266 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[1]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.054      ;
; 80.266 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_in[0]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.036     ; 1.054      ;
; 80.298 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[12] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.019      ;
; 80.298 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[11] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.019      ;
; 80.298 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[10] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.019      ;
; 80.298 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[9]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.019      ;
; 80.298 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[8]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.019      ;
; 80.298 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[7]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.019      ;
; 80.298 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[6]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.019      ;
; 80.298 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[5]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.039     ; 1.019      ;
; 80.312 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[19] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.006      ;
; 80.312 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[18] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.006      ;
; 80.312 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[17] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.006      ;
; 80.312 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[16] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.006      ;
; 80.312 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[15] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.006      ;
; 80.312 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[14] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 81.369       ; -0.038     ; 1.006      ;
+--------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ClkSys'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.103 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][50]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a50~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.219      ; 0.426      ;
; 0.112 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.219      ; 0.435      ;
; 0.137 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.227      ; 0.468      ;
; 0.142 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.227      ; 0.473      ;
; 0.145 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][69]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a68~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.219      ; 0.468      ;
; 0.151 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.227      ; 0.482      ;
; 0.151 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][11]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.226      ; 0.481      ;
; 0.152 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][70]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.219      ; 0.475      ;
; 0.152 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][46]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.219      ; 0.475      ;
; 0.153 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][71]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.219      ; 0.476      ;
; 0.155 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.223      ; 0.482      ;
; 0.156 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][16]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.226      ; 0.486      ;
; 0.156 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                      ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                     ; ClkSys       ; ClkSys      ; 0.000        ; 0.221      ; 0.481      ;
; 0.158 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.219      ; 0.481      ;
; 0.162 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.223      ; 0.489      ;
; 0.163 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.223      ; 0.490      ;
; 0.163 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.223      ; 0.490      ;
; 0.164 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.219      ; 0.487      ;
; 0.165 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a42~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.225      ; 0.494      ;
; 0.168 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.223      ; 0.495      ;
; 0.170 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.221      ; 0.495      ;
; 0.172 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a28~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.221      ; 0.497      ;
; 0.179 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][65]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a64~porta_datain_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.221      ; 0.504      ;
; 0.186 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                      ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_PRESTOP                                                                                                                                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_PRESTOP                                                                                                                                                                                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                                                                                                                                     ; I2cMaster_UDA1380:i2c_UDA1380|state.S_IDLE                                                                                                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP                                                                                                                                                                                                                                                                                  ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLUP                                                                                                                                                                                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN                                                                                                                                                                                                                                                                                ; I2cMaster_UDA1380:i2c_UDA1380|state.S_RDSCLDOWN                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKDOWN                                                                                                                                                                                                                                                                              ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKDOWN                                                                                                                                                                                                                                                                                ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP                                                                                                                                                                                                                                                                                ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDACKUP                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP                                                                                                                                                                                                                                                                               ; I2cMaster_UDA1380:i2c_UDA1380|state.S_CHECKACKUP                                                                                                                                                                                                                                                                                 ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE                                                                                                                                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_SENDBYTE                                                                                                                                                                                                                                                                                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV                                                                                                                                                                                                                                                                                 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_READ_DEV                                                                                                                                                                                                                                                                                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; I2cMaster_UDA1380:i2c_UDA1380|writing                                                                                                                                                                                                                                                                                          ; I2cMaster_UDA1380:i2c_UDA1380|writing                                                                                                                                                                                                                                                                                            ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:serial_simple|rx_symbol_ce                                                                                                                                                                                                                                                                                                ; uart:serial_simple|rx_symbol_ce                                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:serial_simple|rx_symbol_complete                                                                                                                                                                                                                                                                                          ; uart:serial_simple|rx_symbol_complete                                                                                                                                                                                                                                                                                            ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:serial_simple|rx_gen_state[3]                                                                                                                                                                                                                                                                                             ; uart:serial_simple|rx_gen_state[3]                                                                                                                                                                                                                                                                                               ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:serial_simple|rx_gen_state[10]                                                                                                                                                                                                                                                                                            ; uart:serial_simple|rx_gen_state[10]                                                                                                                                                                                                                                                                                              ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:serial_simple|rx_gen_state[2]                                                                                                                                                                                                                                                                                             ; uart:serial_simple|rx_gen_state[2]                                                                                                                                                                                                                                                                                               ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                               ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                           ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                             ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                   ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                      ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                        ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                      ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB                                                                                                                                                                                                                                                                                ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_LSB                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB                                                                                                                                                                                                                                                                                ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_MSB                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR                                                                                                                                                                                                                                                                               ; I2cMaster_UDA1380:i2c_UDA1380|state.S_WRITE_ADDR                                                                                                                                                                                                                                                                                 ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart2reg:registers|State.S_IDLE                                                                                                                                                                                                                                                                                                ; uart2reg:registers|State.S_IDLE                                                                                                                                                                                                                                                                                                  ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:serial_simple|rx_byte_last_valid                                                                                                                                                                                                                                                                                          ; uart:serial_simple|rx_byte_last_valid                                                                                                                                                                                                                                                                                            ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:serial_simple|tx_active                                                                                                                                                                                                                                                                                                   ; uart:serial_simple|tx_active                                                                                                                                                                                                                                                                                                     ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:serial_simple|tx_byte_valid                                                                                                                                                                                                                                                                                               ; uart:serial_simple|tx_byte_valid                                                                                                                                                                                                                                                                                                 ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:serial_simple|tx_gen_state[2]                                                                                                                                                                                                                                                                                             ; uart:serial_simple|tx_gen_state[2]                                                                                                                                                                                                                                                                                               ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:serial_simple|tx_gen_state[3]                                                                                                                                                                                                                                                                                             ; uart:serial_simple|tx_gen_state[3]                                                                                                                                                                                                                                                                                               ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                    ; ClkSys       ; ClkSys      ; 0.000        ; 0.223      ; 0.515      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][26]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][26]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][66]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][67]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][67]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][65]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][65]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][63]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][58]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][58]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][59]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][59]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][59]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][56]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][57]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][57]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][52]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][52]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][53]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][53]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][51]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][51]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][31]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][11]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][11]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                      ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                        ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][35]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][35]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][26]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][27]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][27]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][28]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][28]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][29]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][29]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:iic|acq_data_in_reg[36]                                                                                                                                                                                                                                                                                          ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][36]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][37]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][37]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][60]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][60]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][60]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][61]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][61]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][61]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][61]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][70]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][70]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][71]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][71]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][69]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][69]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][69]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][69]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][66]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][66]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][66]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][66]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][67]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][67]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][64]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][64]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][64]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][64]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][65]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][65]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][62]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][62]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][62]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][62]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][63]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][63]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][56]                                                                                                                                                                                                     ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][56]                                                                                                                                                                                                       ; ClkSys       ; ClkSys      ; 0.000        ; 0.037      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated|counter_reg_bit[1]            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~portb_address_reg0                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.480      ;
; 0.194 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                    ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                         ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                         ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.187 ; i2s_interface:i2s_UDA1380|dac_data   ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2s_interface:i2s_UDA1380|neg_edge   ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; i2s_interface:i2s_UDA1380|zlrclk     ; i2s_interface:i2s_UDA1380|zzlrclk    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; i2s_interface:i2s_UDA1380|zbclk      ; i2s_interface:i2s_UDA1380|zzbclk     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; i2s_interface:i2s_UDA1380|sr_in[11]  ; i2s_interface:i2s_UDA1380|sr_in[12]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; i2s_interface:i2s_UDA1380|sr_in[0]   ; i2s_interface:i2s_UDA1380|sr_out[0]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; i2s_interface:i2s_UDA1380|sr_in[17]  ; i2s_interface:i2s_UDA1380|sr_in[18]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; i2s_interface:i2s_UDA1380|sr_in[7]   ; i2s_interface:i2s_UDA1380|sr_in[8]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_interface:i2s_UDA1380|sr_in[7]   ; i2s_interface:i2s_UDA1380|sr_out[7]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_interface:i2s_UDA1380|sr_in[6]   ; i2s_interface:i2s_UDA1380|sr_out[6]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_interface:i2s_UDA1380|sr_in[6]   ; i2s_interface:i2s_UDA1380|sr_in[7]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_interface:i2s_UDA1380|sr_in[0]   ; i2s_interface:i2s_UDA1380|sr_in[1]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; i2s_interface:i2s_UDA1380|sr_in[17]  ; i2s_interface:i2s_UDA1380|sr_out[17] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; i2s_interface:i2s_UDA1380|sr_in[10]  ; i2s_interface:i2s_UDA1380|sr_in[11]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; i2s_interface:i2s_UDA1380|zzlrclk    ; i2s_interface:i2s_UDA1380|zzzlrclk   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; i2s_interface:i2s_UDA1380|zzzbclk    ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; i2s_interface:i2s_UDA1380|sr_in[11]  ; i2s_interface:i2s_UDA1380|sr_out[11] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; i2s_interface:i2s_UDA1380|sr_in[10]  ; i2s_interface:i2s_UDA1380|sr_out[10] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; i2s_interface:i2s_UDA1380|zzzbclk    ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.204 ; i2s_interface:i2s_UDA1380|sr_in[4]   ; i2s_interface:i2s_UDA1380|sr_in[5]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; i2s_interface:i2s_UDA1380|sr_in[1]   ; i2s_interface:i2s_UDA1380|sr_in[2]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; i2s_interface:i2s_UDA1380|sr_in[18]  ; i2s_interface:i2s_UDA1380|sr_in[19]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; i2s_interface:i2s_UDA1380|sr_in[3]   ; i2s_interface:i2s_UDA1380|sr_in[4]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.254 ; i2s_interface:i2s_UDA1380|zzzlrclk   ; i2s_interface:i2s_UDA1380|lr_edge    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.265 ; i2s_interface:i2s_UDA1380|sr_in[9]   ; i2s_interface:i2s_UDA1380|sr_in[10]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; i2s_interface:i2s_UDA1380|sr_in[8]   ; i2s_interface:i2s_UDA1380|sr_in[9]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.386      ;
; 0.269 ; i2s_interface:i2s_UDA1380|sr_in[19]  ; i2s_interface:i2s_UDA1380|sr_out[19] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; i2s_interface:i2s_UDA1380|sr_in[12]  ; i2s_interface:i2s_UDA1380|sr_in[13]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; i2s_interface:i2s_UDA1380|sr_in[16]  ; i2s_interface:i2s_UDA1380|sr_in[17]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; i2s_interface:i2s_UDA1380|sr_in[14]  ; i2s_interface:i2s_UDA1380|sr_out[14] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; i2s_interface:i2s_UDA1380|sr_in[12]  ; i2s_interface:i2s_UDA1380|sr_out[12] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; i2s_interface:i2s_UDA1380|sr_in[2]   ; i2s_interface:i2s_UDA1380|sr_in[3]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; i2s_interface:i2s_UDA1380|sr_in[2]   ; i2s_interface:i2s_UDA1380|sr_out[2]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; i2s_interface:i2s_UDA1380|sr_in[16]  ; i2s_interface:i2s_UDA1380|sr_out[16] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; i2s_interface:i2s_UDA1380|sr_in[15]  ; i2s_interface:i2s_UDA1380|sr_out[15] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; i2s_interface:i2s_UDA1380|sr_in[15]  ; i2s_interface:i2s_UDA1380|sr_in[16]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; i2s_interface:i2s_UDA1380|sr_in[14]  ; i2s_interface:i2s_UDA1380|sr_in[15]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.278 ; i2s_interface:i2s_UDA1380|sr_in[13]  ; i2s_interface:i2s_UDA1380|sr_out[13] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|zzzbclk    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; i2s_interface:i2s_UDA1380|sr_in[13]  ; i2s_interface:i2s_UDA1380|sr_in[14]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.400      ;
; 0.282 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.401      ;
; 0.301 ; i2s_interface:i2s_UDA1380|zzlrclk    ; i2s_interface:i2s_UDA1380|lr_edge    ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.313 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|neg_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.433      ;
; 0.315 ; i2s_interface:i2s_UDA1380|zzbclk     ; i2s_interface:i2s_UDA1380|pos_edge   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.344 ; i2s_interface:i2s_UDA1380|sr_in[3]   ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.465      ;
; 0.345 ; i2s_interface:i2s_UDA1380|sr_in[4]   ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.466      ;
; 0.345 ; i2s_interface:i2s_UDA1380|sr_in[1]   ; i2s_interface:i2s_UDA1380|sr_out[1]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.466      ;
; 0.363 ; i2s_interface:i2s_UDA1380|sr_in[5]   ; i2s_interface:i2s_UDA1380|sr_in[6]   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.481      ;
; 0.439 ; i2s_interface:i2s_UDA1380|sr_in[9]   ; i2s_interface:i2s_UDA1380|sr_out[9]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.560      ;
; 0.449 ; i2s_interface:i2s_UDA1380|sr_in[5]   ; i2s_interface:i2s_UDA1380|sr_out[5]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.567      ;
; 0.463 ; i2s_interface:i2s_UDA1380|sr_in[8]   ; i2s_interface:i2s_UDA1380|sr_out[8]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.516 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.637      ;
; 0.524 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.546 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.665      ;
; 0.547 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.666      ;
; 0.547 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.666      ;
; 0.547 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.666      ;
; 0.547 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.666      ;
; 0.550 ; i2s_interface:i2s_UDA1380|neg_edge   ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.670      ;
; 0.554 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.673      ;
; 0.555 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.674      ;
; 0.556 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.675      ;
; 0.556 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.677      ;
; 0.557 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.676      ;
; 0.558 ; i2s_interface:i2s_UDA1380|lr_edge    ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.677      ;
; 0.579 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.699      ;
; 0.582 ; i2s_interface:i2s_UDA1380|sr_in[18]  ; i2s_interface:i2s_UDA1380|sr_out[18] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.702      ;
; 0.595 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|dac_data   ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.715      ;
; 0.611 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.732      ;
; 0.617 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.737      ;
; 0.618 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.738      ;
; 0.618 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.738      ;
; 0.618 ; i2s_interface:i2s_UDA1380|cnt[4]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.738      ;
; 0.656 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|new_sample ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.777      ;
; 0.725 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.845      ;
; 0.728 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[2]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[1]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.849      ;
; 0.728 ; i2s_interface:i2s_UDA1380|pos_edge   ; i2s_interface:i2s_UDA1380|sr_out[0]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.849      ;
; 0.731 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.851      ;
; 0.781 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.901      ;
; 0.781 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.901      ;
; 0.782 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.902      ;
; 0.782 ; i2s_interface:i2s_UDA1380|cnt[3]     ; i2s_interface:i2s_UDA1380|cnt[1]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.902      ;
; 0.789 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.909      ;
; 0.789 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[2]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.909      ;
; 0.790 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[0]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.910      ;
; 0.790 ; i2s_interface:i2s_UDA1380|cnt[1]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.910      ;
; 0.795 ; i2s_interface:i2s_UDA1380|cnt[2]     ; i2s_interface:i2s_UDA1380|cnt[4]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.915      ;
; 0.797 ; i2s_interface:i2s_UDA1380|cnt[0]     ; i2s_interface:i2s_UDA1380|cnt[3]     ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.917      ;
; 0.799 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[4]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.920      ;
; 0.799 ; i2s_interface:i2s_UDA1380|new_sample ; i2s_interface:i2s_UDA1380|sr_out[3]  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.920      ;
+-------+--------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                ; To Node                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 0.927      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.823      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.823      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.825      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.825      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.825      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.825      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.825      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.825      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.825      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.825      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.825      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.019     ; 1.825      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.826      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.826      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.826      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.826      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.826      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.826      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.826      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.826      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.826      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.018     ; 1.826      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.823      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.823      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.823      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.823      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.823      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.810      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.810      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.810      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.810      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.810      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.810      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.810      ;
; 98.143 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.810      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 1.826      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 1.826      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 1.826      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 1.826      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 1.826      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 1.826      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 1.826      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.017     ; 1.826      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.801      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.801      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.809      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.809      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.809      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.809      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.809      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.809      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.809      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.809      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.809      ;
; 98.144 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.809      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.806      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 1.824      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 1.824      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 1.824      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 1.824      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 1.824      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 1.824      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.013     ; 1.824      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.817      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.817      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.817      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.807      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.807      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.807      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.807      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.807      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.807      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[107] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.808      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.808      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.808      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.816      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.816      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.816      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.816      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.816      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.021     ; 1.816      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.808      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.808      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.808      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.808      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.808      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.817      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.817      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.817      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.817      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.020     ; 1.817      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.803      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.806      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.806      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.806      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.806      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.806      ;
; 98.150 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 1.806      ;
; 98.151 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.807      ;
+--------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                ; To Node                                                                                                                                                                                                                                                                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.613      ;
; 0.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.694      ;
; 0.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.694      ;
; 0.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.853      ;
; 0.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.853      ;
; 0.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.853      ;
; 0.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.023      ; 0.853      ;
; 0.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.863      ;
; 0.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.863      ;
; 0.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.863      ;
; 0.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.863      ;
; 0.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.863      ;
; 0.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.863      ;
; 0.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.863      ;
; 0.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.863      ;
; 0.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.863      ;
; 0.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.863      ;
; 0.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.863      ;
; 0.751 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.863      ;
; 0.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.867      ;
; 0.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.867      ;
; 0.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.867      ;
; 0.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.867      ;
; 0.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.867      ;
; 0.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.867      ;
; 0.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.867      ;
; 0.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.867      ;
; 0.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.867      ;
; 0.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.867      ;
; 0.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.867      ;
; 0.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.867      ;
; 0.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.867      ;
; 0.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.867      ;
; 0.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.867      ;
; 0.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.025      ; 0.867      ;
; 0.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.022      ;
; 1.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.151      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.631      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.635      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.635      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.635      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.635      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.635      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.635      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.635      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.625      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.625      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[125] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.625      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.625      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.625      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.633      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.633      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.633      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[119] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.633      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[118] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.633      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[117] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.633      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.633      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.633      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.633      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.632      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.632      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.632      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.632      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.632      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.632      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.633      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.633      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.633      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.633      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.633      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.633      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.633      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.631      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.631      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.631      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.631      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.631      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.631      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.631      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.631      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.631      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.631      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.631      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.631      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 1.631      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.623      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.623      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.623      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.623      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.623      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.622      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.622      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.622      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.622      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.622      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.622      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.622      ;
; 1.489 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.622      ;
; 1.490 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.050      ; 1.624      ;
; 1.490 ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.633      ;
+-------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ClkSys'                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock  ; Clock Edge ; Target                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.198 ; 9.428        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a22~porta_address_reg0 ;
; 9.198 ; 9.428        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a22~porta_we_reg       ;
; 9.198 ; 9.428        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~porta_address_reg0 ;
; 9.198 ; 9.428        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a14~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a14~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a20~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a20~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a32~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a32~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a48~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a48~porta_we_reg       ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~porta_address_reg0  ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~porta_we_reg        ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~porta_address_reg0 ;
; 9.199 ; 9.429        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a12~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a12~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a18~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a18~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a26~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a26~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a2~porta_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a2~porta_we_reg        ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a34~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a34~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a38~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a38~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a40~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a40~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a42~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a42~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a44~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a44~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a50~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a50~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a52~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a52~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a54~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a54~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a56~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a56~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a58~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a58~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~porta_datain_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a72~porta_address_reg0 ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a72~porta_we_reg       ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a8~porta_address_reg0  ;
; 9.200 ; 9.430        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a8~porta_we_reg        ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a14~porta_datain_reg0  ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a32~porta_datain_reg0  ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a48~porta_datain_reg0  ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_address_reg0  ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~porta_we_reg        ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a60~porta_address_reg0 ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a60~porta_we_reg       ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a66~porta_address_reg0 ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a66~porta_we_reg       ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a68~porta_address_reg0 ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a68~porta_we_reg       ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 9.201 ; 9.431        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a16~porta_we_reg       ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a24~porta_address_reg0 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a24~porta_we_reg       ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a28~porta_address_reg0 ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a28~porta_we_reg       ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a34~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a38~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a40~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a42~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a44~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a50~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a52~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a54~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a56~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a58~porta_datain_reg0  ;
; 9.202 ; 9.432        ; 0.230          ; Low Pulse Width ; ClkSys ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a64~porta_address_reg0 ;
+-------+--------------+----------------+-----------------+--------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'audio_mclk|altpll_component|auto_generated|pll1|clk[0]'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                  ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[0]     ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[1]     ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[2]     ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[3]     ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[4]     ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|dac_data   ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[14]  ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[15]  ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[16]  ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[17]  ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[18]  ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[19]  ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[13] ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[14] ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[15] ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[16] ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[17] ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[18] ;
; 40.482 ; 40.666       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[19] ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[0]     ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[1]     ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[2]     ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[3]     ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|cnt[4]     ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|dac_data   ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|lr_edge    ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|lr_edge    ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|neg_edge   ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|neg_edge   ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|new_sample ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|new_sample ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|pos_edge   ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|pos_edge   ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[0]   ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[10]  ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[11]  ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[12]  ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[13]  ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[14]  ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[15]  ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[16]  ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[17]  ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[18]  ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[19]  ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[1]   ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[2]   ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[3]   ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[4]   ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[5]   ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[6]   ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[7]   ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[8]   ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[9]   ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[0]  ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[10] ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[11] ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[12] ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[13] ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[14] ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[15] ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[16] ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[17] ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[18] ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[19] ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[1]  ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[2]  ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[3]  ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[4]  ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[5]  ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[6]  ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[7]  ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[8]  ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[9]  ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zbclk      ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zbclk      ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zlrclk     ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zlrclk     ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzbclk     ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzbclk     ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzlrclk    ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzlrclk    ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzbclk    ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzbclk    ;
; 40.483 ; 40.699       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzlrclk   ;
; 40.483 ; 40.667       ; 0.184          ; Low Pulse Width  ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|zzzlrclk   ;
; 40.484 ; 40.700       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[0]   ;
; 40.484 ; 40.700       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[10]  ;
; 40.484 ; 40.700       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[11]  ;
; 40.484 ; 40.700       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[12]  ;
; 40.484 ; 40.700       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[13]  ;
; 40.484 ; 40.700       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[1]   ;
; 40.484 ; 40.700       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[2]   ;
; 40.484 ; 40.700       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[3]   ;
; 40.484 ; 40.700       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[4]   ;
; 40.484 ; 40.700       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[5]   ;
; 40.484 ; 40.700       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[6]   ;
; 40.484 ; 40.700       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[7]   ;
; 40.484 ; 40.700       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[8]   ;
; 40.484 ; 40.700       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_in[9]   ;
; 40.484 ; 40.700       ; 0.216          ; High Pulse Width ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; i2s_interface:i2s_UDA1380|sr_out[0]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.275 ; 49.505       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a62~portb_address_reg0                                                         ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a10~portb_address_reg0                                                         ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a20~portb_address_reg0                                                         ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a22~portb_address_reg0                                                         ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a24~portb_address_reg0                                                         ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a28~portb_address_reg0                                                         ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a2~portb_address_reg0                                                          ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a38~portb_address_reg0                                                         ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a40~portb_address_reg0                                                         ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a70~portb_address_reg0                                                         ;
; 49.276 ; 49.506       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a12~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a14~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a16~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a26~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a30~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a32~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a34~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a42~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a44~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a46~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a48~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a4~portb_address_reg0                                                          ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a50~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a52~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a56~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a66~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a68~portb_address_reg0                                                         ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a6~portb_address_reg0                                                          ;
; 49.277 ; 49.507       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.278 ; 49.508       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a58~portb_address_reg0                                                         ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a60~portb_address_reg0                                                         ;
; 49.279 ; 49.509       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_c124:auto_generated|ram_block1a64~portb_address_reg0                                                         ;
; 49.294 ; 49.510       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                      ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ;
; 49.335 ; 49.519       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[195] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[197] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ;
; 49.336 ; 49.520       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:iic|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; AudioScl            ; ClkSys              ; 1.410 ; 2.221 ; Rise       ; ClkSys                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.029 ; 1.579 ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 2.366 ; 2.900 ; Rise       ; altera_reserved_tck                                    ;
; AudioRxClk          ; ClkSys              ; 2.447 ; 3.241 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxData         ; ClkSys              ; 2.384 ; 3.137 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxWs           ; ClkSys              ; 2.247 ; 2.981 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; AudioScl            ; ClkSys              ; -1.194 ; -1.994 ; Rise       ; ClkSys                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.826  ; 0.350  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; -0.103 ; -0.564 ; Rise       ; altera_reserved_tck                                    ;
; AudioRxClk          ; ClkSys              ; -2.078 ; -2.856 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxData         ; ClkSys              ; -2.020 ; -2.766 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxWs           ; ClkSys              ; -1.884 ; -2.605 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                           ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.358 ; 6.825 ; Fall       ; altera_reserved_tck                                    ;
; AudioMCLK           ; ClkSys              ; 0.798 ;       ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioTxData         ; ClkSys              ; 3.653 ; 3.464 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioMCLK           ; ClkSys              ;       ; 0.745 ; Fall       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.179 ; 5.646 ; Fall       ; altera_reserved_tck                                    ;
; AudioMCLK           ; ClkSys              ; 0.591 ;       ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioTxData         ; ClkSys              ; 3.387 ; 3.195 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioMCLK           ; ClkSys              ;       ; 0.537 ; Fall       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; AudioRxClk ; AudioTxClk  ; 3.496 ;    ;    ; 4.162 ;
; AudioRxWs  ; AudioTxWs   ; 3.453 ;    ;    ; 4.141 ;
; KEY0       ; LED0        ; 5.052 ;    ;    ; 5.983 ;
; KEY1       ; LED1        ; 6.368 ;    ;    ; 7.523 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; AudioRxClk ; AudioTxClk  ; 3.384 ;    ;    ; 4.043 ;
; AudioRxWs  ; AudioTxWs   ; 3.341 ;    ;    ; 4.023 ;
; KEY0       ; LED0        ; 4.842 ;    ;    ; 5.745 ;
; KEY1       ; LED1        ; 6.140 ;    ;    ; 7.270 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; 12.342 ; 0.103 ; 48.219   ; 0.493   ; 9.198               ;
;  ClkSys                                                 ; 12.342 ; 0.103 ; N/A      ; N/A     ; 9.198               ;
;  altera_reserved_tck                                    ; 40.392 ; 0.186 ; 48.219   ; 0.493   ; 49.227              ;
;  audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 75.609 ; 0.187 ; N/A      ; N/A     ; 40.399              ;
; Design-wide TNS                                         ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ClkSys                                                 ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                    ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; AudioScl            ; ClkSys              ; 3.113 ; 3.366 ; Rise       ; ClkSys                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 2.962 ; 3.092 ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; 6.227 ; 6.424 ; Rise       ; altera_reserved_tck                                    ;
; AudioRxClk          ; ClkSys              ; 5.054 ; 5.365 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxData         ; ClkSys              ; 4.994 ; 5.261 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxWs           ; ClkSys              ; 4.638 ; 4.875 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; AudioScl            ; ClkSys              ; -1.194 ; -1.994 ; Rise       ; ClkSys                                                 ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.356  ; 1.184  ; Rise       ; altera_reserved_tck                                    ;
; altera_reserved_tms ; altera_reserved_tck ; -0.103 ; -0.564 ; Rise       ; altera_reserved_tck                                    ;
; AudioRxClk          ; ClkSys              ; -2.078 ; -2.856 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxData         ; ClkSys              ; -2.020 ; -2.766 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioRxWs           ; ClkSys              ; -1.884 ; -2.605 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.942 ; 13.342 ; Fall       ; altera_reserved_tck                                    ;
; AudioMCLK           ; ClkSys              ; 1.636  ;        ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioTxData         ; ClkSys              ; 6.960  ; 6.473  ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioMCLK           ; ClkSys              ;        ; 1.549  ; Fall       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+--------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                   ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                        ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.179 ; 5.646 ; Fall       ; altera_reserved_tck                                    ;
; AudioMCLK           ; ClkSys              ; 0.591 ;       ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioTxData         ; ClkSys              ; 3.387 ; 3.195 ; Rise       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
; AudioMCLK           ; ClkSys              ;       ; 0.537 ; Fall       ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+--------------------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; AudioRxClk ; AudioTxClk  ; 7.193  ;    ;    ; 7.343  ;
; AudioRxWs  ; AudioTxWs   ; 7.109  ;    ;    ; 7.310  ;
; KEY0       ; LED0        ; 10.887 ;    ;    ; 11.005 ;
; KEY1       ; LED1        ; 13.264 ;    ;    ; 13.349 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; AudioRxClk ; AudioTxClk  ; 3.384 ;    ;    ; 4.043 ;
; AudioRxWs  ; AudioTxWs   ; 3.341 ;    ;    ; 4.023 ;
; KEY0       ; LED0        ; 4.842 ;    ;    ; 5.745 ;
; KEY1       ; LED1        ; 6.140 ;    ;    ; 7.270 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED0                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED5                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED6                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED7                ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AudioMCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AudioTxClk          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AudioTxWs           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AudioTxData         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UartTx              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AudioScl            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AudioSda            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ClkUser                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AudioScl                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AudioSda                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY0                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY1                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AudioRxClk              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AudioRxWs               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ClkSys                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AudioRxData             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UartRx                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED0                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED5                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LED6                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LED7                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AudioMCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AudioTxClk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AudioTxWs           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AudioTxData         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; UartTx              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; AudioScl            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; AudioSda            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED0                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED5                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; LED6                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LED7                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AudioMCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AudioTxClk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AudioTxWs           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; AudioTxData         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; UartTx              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; AudioScl            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; AudioSda            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED0                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED1                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED2                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED3                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED4                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED5                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED6                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED7                ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AudioMCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AudioTxClk          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AudioTxWs           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; AudioTxData         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UartTx              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AudioScl            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; AudioSda            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                    ; altera_reserved_tck                                    ; 7538       ; 0        ; 84       ; 0        ;
; ClkSys                                                 ; altera_reserved_tck                                    ; false path ; 0        ; 0        ; 0        ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 278        ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                    ; ClkSys                                                 ; false path ; 0        ; 0        ; 0        ;
; ClkSys                                                 ; ClkSys                                                 ; 9465       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                                    ; altera_reserved_tck                                    ; 7538       ; 0        ; 84       ; 0        ;
; ClkSys                                                 ; altera_reserved_tck                                    ; false path ; 0        ; 0        ; 0        ;
; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; audio_mclk|altpll_component|auto_generated|pll1|clk[0] ; 278        ; 0        ; 0        ; 0        ;
; altera_reserved_tck                                    ; ClkSys                                                 ; false path ; 0        ; 0        ; 0        ;
; ClkSys                                                 ; ClkSys                                                 ; 9465       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 406        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; ClkSys              ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 406        ; 0        ; 1        ; 0        ;
; altera_reserved_tck ; ClkSys              ; false path ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 56    ; 56   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Sep 10 21:00:47 2018
Info: Command: quartus_sta AudioBoard -c AudioBoard
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'AudioBoard.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {audio_mclk|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 297 -multiply_by 73 -duty_cycle 50.00 -name {audio_mclk|altpll_component|auto_generated|pll1|clk[0]} {audio_mclk|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 12.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.342               0.000 ClkSys 
    Info (332119):    40.392               0.000 altera_reserved_tck 
    Info (332119):    75.609               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.327
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.327               0.000 ClkSys 
    Info (332119):     0.452               0.000 altera_reserved_tck 
    Info (332119):     0.452               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 48.219
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.219               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.128               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.595               0.000 ClkSys 
    Info (332119):    40.402               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.382               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 12.724
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    12.724               0.000 ClkSys 
    Info (332119):    41.008               0.000 altera_reserved_tck 
    Info (332119):    75.950               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.318
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.318               0.000 ClkSys 
    Info (332119):     0.401               0.000 altera_reserved_tck 
    Info (332119):     0.401               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 48.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    48.500               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.028               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.594               0.000 ClkSys 
    Info (332119):    40.399               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.227               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.387
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.387               0.000 ClkSys 
    Info (332119):    45.954               0.000 altera_reserved_tck 
    Info (332119):    78.870               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.103               0.000 ClkSys 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.187               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 49.510
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    49.510               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.493               0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.198
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.198               0.000 ClkSys 
    Info (332119):    40.482               0.000 audio_mclk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    49.275               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4751 megabytes
    Info: Processing ended: Mon Sep 10 21:00:53 2018
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


