/* Generated by Yosys 0.9 (git sha1 UNKNOWN, gcc 10.2.0 -march=x86-64 -mtune=generic -O2 -fno-plt -fPIC -Os) */

(* src = "../rtl/serv_ctrl.v:2" *)
module \$paramod\serv_ctrl\RESET_STRATEGY=1296649801\RESET_PC=0\WITH_CSR=1 (clk, i_rst, i_pc_en, i_cnt12to31, i_cnt0, i_cnt2, i_jump, i_jal_or_jalr, i_utype, i_pc_rel, i_trap, i_imm, i_buf, i_csr_pc, o_rd, o_bad_pc, o_ibus_adr);
  (* src = "../rtl/serv_ctrl.v:67" *)
  wire [31:0] _000_;
  (* src = "../rtl/serv_ctrl.v:67" *)
  wire _001_;
  (* src = "../rtl/serv_ctrl.v:67" *)
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  (* src = "../rtl/serv_ctrl.v:7" *)
  input clk;
  (* src = "../rtl/serv_ctrl.v:22" *)
  input i_buf;
  (* src = "../rtl/serv_ctrl.v:12" *)
  input i_cnt0;
  (* src = "../rtl/serv_ctrl.v:11" *)
  input i_cnt12to31;
  (* src = "../rtl/serv_ctrl.v:13" *)
  input i_cnt2;
  (* src = "../rtl/serv_ctrl.v:23" *)
  input i_csr_pc;
  (* src = "../rtl/serv_ctrl.v:21" *)
  input i_imm;
  (* src = "../rtl/serv_ctrl.v:16" *)
  input i_jal_or_jalr;
  (* src = "../rtl/serv_ctrl.v:15" *)
  input i_jump;
  (* src = "../rtl/serv_ctrl.v:10" *)
  input i_pc_en;
  (* src = "../rtl/serv_ctrl.v:18" *)
  input i_pc_rel;
  (* src = "../rtl/serv_ctrl.v:8" *)
  input i_rst;
  (* src = "../rtl/serv_ctrl.v:19" *)
  input i_trap;
  (* src = "../rtl/serv_ctrl.v:17" *)
  input i_utype;
  (* src = "../rtl/serv_ctrl.v:25" *)
  output o_bad_pc;
  (* src = "../rtl/serv_ctrl.v:27" *)
  output [31:0] o_ibus_adr;
  (* src = "../rtl/serv_ctrl.v:24" *)
  output o_rd;
  (* src = "../rtl/serv_ctrl.v:38" *)
  wire pc;
  (* src = "../rtl/serv_ctrl.v:31" *)
  wire pc_plus_4_cy_r;
  (* src = "../rtl/serv_ctrl.v:35" *)
  wire pc_plus_offset_aligned;
  (* src = "../rtl/serv_ctrl.v:34" *)
  wire pc_plus_offset_cy_r;
  (* src = "../rtl/serv_ctrl.v:36" *)
  wire plus_4;
  CLKINHDV0 _019_ (
    .I(i_jump),
    .ZN(_016_)
  );
  CLKNOR2HDV2 _020_ (
    .A1(i_rst),
    .A2(i_pc_en),
    .ZN(_017_)
  );
  CLKNOR2HDV2 _021_ (
    .A1(i_rst),
    .A2(_017_),
    .ZN(_018_)
  );
  AO22HDV0 _022_ (
    .A1(o_ibus_adr[0]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[1]),
    .Z(_000_[0])
  );
  AO22HDV0 _023_ (
    .A1(o_ibus_adr[1]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[2]),
    .Z(_000_[1])
  );
  AO22HDV0 _024_ (
    .A1(o_ibus_adr[2]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[3]),
    .Z(_000_[2])
  );
  AO22HDV0 _025_ (
    .A1(o_ibus_adr[3]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[4]),
    .Z(_000_[3])
  );
  AO22HDV0 _026_ (
    .A1(o_ibus_adr[4]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[5]),
    .Z(_000_[4])
  );
  AO22HDV0 _027_ (
    .A1(o_ibus_adr[5]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[6]),
    .Z(_000_[5])
  );
  AO22HDV0 _028_ (
    .A1(o_ibus_adr[6]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[7]),
    .Z(_000_[6])
  );
  AO22HDV0 _029_ (
    .A1(o_ibus_adr[7]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[8]),
    .Z(_000_[7])
  );
  AO22HDV0 _030_ (
    .A1(o_ibus_adr[8]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[9]),
    .Z(_000_[8])
  );
  AO22HDV0 _031_ (
    .A1(o_ibus_adr[9]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[10]),
    .Z(_000_[9])
  );
  AO22HDV0 _032_ (
    .A1(o_ibus_adr[10]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[11]),
    .Z(_000_[10])
  );
  AO22HDV0 _033_ (
    .A1(o_ibus_adr[11]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[12]),
    .Z(_000_[11])
  );
  AO22HDV0 _034_ (
    .A1(o_ibus_adr[12]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[13]),
    .Z(_000_[12])
  );
  AO22HDV0 _035_ (
    .A1(o_ibus_adr[13]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[14]),
    .Z(_000_[13])
  );
  AO22HDV0 _036_ (
    .A1(o_ibus_adr[14]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[15]),
    .Z(_000_[14])
  );
  AO22HDV0 _037_ (
    .A1(o_ibus_adr[15]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[16]),
    .Z(_000_[15])
  );
  AO22HDV0 _038_ (
    .A1(o_ibus_adr[16]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[17]),
    .Z(_000_[16])
  );
  AO22HDV0 _039_ (
    .A1(o_ibus_adr[17]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[18]),
    .Z(_000_[17])
  );
  AO22HDV0 _040_ (
    .A1(o_ibus_adr[18]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[19]),
    .Z(_000_[18])
  );
  AO22HDV0 _041_ (
    .A1(o_ibus_adr[19]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[20]),
    .Z(_000_[19])
  );
  AO22HDV0 _042_ (
    .A1(o_ibus_adr[20]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[21]),
    .Z(_000_[20])
  );
  AO22HDV0 _043_ (
    .A1(o_ibus_adr[21]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[22]),
    .Z(_000_[21])
  );
  AO22HDV0 _044_ (
    .A1(o_ibus_adr[22]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[23]),
    .Z(_000_[22])
  );
  AO22HDV0 _045_ (
    .A1(o_ibus_adr[23]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[24]),
    .Z(_000_[23])
  );
  AO22HDV0 _046_ (
    .A1(o_ibus_adr[24]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[25]),
    .Z(_000_[24])
  );
  AO22HDV0 _047_ (
    .A1(o_ibus_adr[25]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[26]),
    .Z(_000_[25])
  );
  AO22HDV0 _048_ (
    .A1(o_ibus_adr[26]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[27]),
    .Z(_000_[26])
  );
  AO22HDV0 _049_ (
    .A1(o_ibus_adr[27]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[28]),
    .Z(_000_[27])
  );
  AO22HDV0 _050_ (
    .A1(o_ibus_adr[28]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[29]),
    .Z(_000_[28])
  );
  AO22HDV0 _051_ (
    .A1(o_ibus_adr[29]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[30]),
    .Z(_000_[29])
  );
  AO22HDV0 _052_ (
    .A1(o_ibus_adr[30]),
    .A2(_017_),
    .B1(_018_),
    .B2(o_ibus_adr[31]),
    .Z(_000_[30])
  );
  CLKNAND2HDV0 _053_ (
    .A1(o_ibus_adr[31]),
    .A2(_017_),
    .ZN(_003_)
  );
  AND3HDV0 _054_ (
    .A1(o_ibus_adr[0]),
    .A2(i_pc_rel),
    .A3(pc_plus_offset_cy_r),
    .Z(_004_)
  );
  AOI21HDV0 _055_ (
    .A1(o_ibus_adr[0]),
    .A2(i_pc_rel),
    .B(pc_plus_offset_cy_r),
    .ZN(_005_)
  );
  NAND2BHDV0 _056_ (
    .A1(i_utype),
    .B1(i_buf),
    .ZN(_006_)
  );
  NAND3HDV0 _057_ (
    .A1(i_utype),
    .A2(i_cnt12to31),
    .A3(i_imm),
    .ZN(_007_)
  );
  AOI211HDV0 _058_ (
    .A1(_006_),
    .A2(_007_),
    .B(_004_),
    .C(_005_),
    .ZN(_008_)
  );
  OA211HDV0 _059_ (
    .A1(_004_),
    .A2(_005_),
    .B(_006_),
    .C(_007_),
    .Z(_009_)
  );
  NOR3HDV0 _060_ (
    .A1(i_cnt0),
    .A2(_008_),
    .A3(_009_),
    .ZN(o_bad_pc)
  );
  XNOR2CHDV0 _061_ (
    .A1(o_ibus_adr[0]),
    .A2(pc_plus_4_cy_r),
    .ZN(_010_)
  );
  XNOR2CHDV0 _062_ (
    .A1(i_cnt2),
    .A2(_010_),
    .ZN(_011_)
  );
  OA1B2HDV0 _063_ (
    .A1(i_jump),
    .A2(_011_),
    .B(i_trap),
    .Z(_012_)
  );
  NOR3BBHDV0 _064_ (
    .A1(i_csr_pc),
    .A2(i_trap),
    .B(i_cnt0),
    .ZN(_013_)
  );
  OAOI211HDV0 _065_ (
    .A1(_016_),
    .A2(o_bad_pc),
    .B(_012_),
    .C(_013_),
    .ZN(_014_)
  );
  OAI31HDV0 _066_ (
    .A1(i_rst),
    .A2(_017_),
    .A3(_014_),
    .B(_003_),
    .ZN(_000_[31])
  );
  AO22HDV0 _067_ (
    .A1(i_utype),
    .A2(o_bad_pc),
    .B1(_011_),
    .B2(i_jal_or_jalr),
    .Z(o_rd)
  );
  MAJ23HDV0 _068_ (
    .A1(o_ibus_adr[0]),
    .A2(pc_plus_4_cy_r),
    .A3(i_cnt2),
    .Z(_015_)
  );
  AND2HDV0 _069_ (
    .A1(i_pc_en),
    .A2(_015_),
    .Z(_001_)
  );
  OA21HDV0 _070_ (
    .A1(_004_),
    .A2(_008_),
    .B(i_pc_en),
    .Z(_002_)
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _071_ (
    .CK(clk),
    .D(_002_),
    .Q(pc_plus_offset_cy_r)
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _072_ (
    .CK(clk),
    .D(_001_),
    .Q(pc_plus_4_cy_r)
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _073_ (
    .CK(clk),
    .D(_000_[0]),
    .Q(o_ibus_adr[0])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _074_ (
    .CK(clk),
    .D(_000_[1]),
    .Q(o_ibus_adr[1])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _075_ (
    .CK(clk),
    .D(_000_[2]),
    .Q(o_ibus_adr[2])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _076_ (
    .CK(clk),
    .D(_000_[3]),
    .Q(o_ibus_adr[3])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _077_ (
    .CK(clk),
    .D(_000_[4]),
    .Q(o_ibus_adr[4])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _078_ (
    .CK(clk),
    .D(_000_[5]),
    .Q(o_ibus_adr[5])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _079_ (
    .CK(clk),
    .D(_000_[6]),
    .Q(o_ibus_adr[6])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _080_ (
    .CK(clk),
    .D(_000_[7]),
    .Q(o_ibus_adr[7])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _081_ (
    .CK(clk),
    .D(_000_[8]),
    .Q(o_ibus_adr[8])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _082_ (
    .CK(clk),
    .D(_000_[9]),
    .Q(o_ibus_adr[9])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _083_ (
    .CK(clk),
    .D(_000_[10]),
    .Q(o_ibus_adr[10])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _084_ (
    .CK(clk),
    .D(_000_[11]),
    .Q(o_ibus_adr[11])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _085_ (
    .CK(clk),
    .D(_000_[12]),
    .Q(o_ibus_adr[12])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _086_ (
    .CK(clk),
    .D(_000_[13]),
    .Q(o_ibus_adr[13])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _087_ (
    .CK(clk),
    .D(_000_[14]),
    .Q(o_ibus_adr[14])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _088_ (
    .CK(clk),
    .D(_000_[15]),
    .Q(o_ibus_adr[15])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _089_ (
    .CK(clk),
    .D(_000_[16]),
    .Q(o_ibus_adr[16])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _090_ (
    .CK(clk),
    .D(_000_[17]),
    .Q(o_ibus_adr[17])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _091_ (
    .CK(clk),
    .D(_000_[18]),
    .Q(o_ibus_adr[18])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _092_ (
    .CK(clk),
    .D(_000_[19]),
    .Q(o_ibus_adr[19])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _093_ (
    .CK(clk),
    .D(_000_[20]),
    .Q(o_ibus_adr[20])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _094_ (
    .CK(clk),
    .D(_000_[21]),
    .Q(o_ibus_adr[21])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _095_ (
    .CK(clk),
    .D(_000_[22]),
    .Q(o_ibus_adr[22])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _096_ (
    .CK(clk),
    .D(_000_[23]),
    .Q(o_ibus_adr[23])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _097_ (
    .CK(clk),
    .D(_000_[24]),
    .Q(o_ibus_adr[24])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _098_ (
    .CK(clk),
    .D(_000_[25]),
    .Q(o_ibus_adr[25])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _099_ (
    .CK(clk),
    .D(_000_[26]),
    .Q(o_ibus_adr[26])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _100_ (
    .CK(clk),
    .D(_000_[27]),
    .Q(o_ibus_adr[27])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _101_ (
    .CK(clk),
    .D(_000_[28]),
    .Q(o_ibus_adr[28])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _102_ (
    .CK(clk),
    .D(_000_[29]),
    .Q(o_ibus_adr[29])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _103_ (
    .CK(clk),
    .D(_000_[30]),
    .Q(o_ibus_adr[30])
  );
  (* src = "../rtl/serv_ctrl.v:67" *)
  DQHDV2 _104_ (
    .CK(clk),
    .D(_000_[31]),
    .Q(o_ibus_adr[31])
  );
  assign pc = o_ibus_adr[0];
  assign pc_plus_offset_aligned = o_bad_pc;
  assign plus_4 = i_cnt2;
endmodule

(* src = "../rtl/serv_mem_if.v:2" *)
module \$paramod\serv_mem_if\WITH_CSR=1 (i_clk, i_en, i_init, i_cnt_done, i_bytecnt, i_lsb, o_misalign, o_sh_done, o_sh_done_r, i_mem_op, i_shift_op, i_signed, i_word, i_half, i_op_b, o_rd, o_wb_dat, o_wb_sel, i_wb_rdt, i_wb_ack);
  (* src = "../rtl/serv_mem_if.v:91" *)
  wire [31:0] _000_;
  (* src = "../rtl/serv_mem_if.v:91" *)
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire [25:0] dat;
  (* src = "../rtl/serv_mem_if.v:82" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [5:0] dat_shamt;
  (* src = "../rtl/serv_mem_if.v:10" *)
  input [1:0] i_bytecnt;
  (* src = "../rtl/serv_mem_if.v:5" *)
  input i_clk;
  (* src = "../rtl/serv_mem_if.v:9" *)
  input i_cnt_done;
  (* src = "../rtl/serv_mem_if.v:7" *)
  input i_en;
  (* src = "../rtl/serv_mem_if.v:20" *)
  input i_half;
  (* src = "../rtl/serv_mem_if.v:8" *)
  input i_init;
  (* src = "../rtl/serv_mem_if.v:11" *)
  input [1:0] i_lsb;
  (* src = "../rtl/serv_mem_if.v:16" *)
  input i_mem_op;
  (* src = "../rtl/serv_mem_if.v:22" *)
  input i_op_b;
  (* src = "../rtl/serv_mem_if.v:17" *)
  input i_shift_op;
  (* src = "../rtl/serv_mem_if.v:18" *)
  input i_signed;
  (* src = "../rtl/serv_mem_if.v:28" *)
  input i_wb_ack;
  (* src = "../rtl/serv_mem_if.v:27" *)
  input [31:0] i_wb_rdt;
  (* src = "../rtl/serv_mem_if.v:19" *)
  input i_word;
  (* src = "../rtl/serv_mem_if.v:12" *)
  output o_misalign;
  (* src = "../rtl/serv_mem_if.v:23" *)
  output o_rd;
  (* src = "../rtl/serv_mem_if.v:13" *)
  output o_sh_done;
  (* src = "../rtl/serv_mem_if.v:14" *)
  output o_sh_done_r;
  (* src = "../rtl/serv_mem_if.v:25" *)
  output [31:0] o_wb_dat;
  (* src = "../rtl/serv_mem_if.v:26" *)
  output [3:0] o_wb_sel;
  (* src = "../rtl/serv_mem_if.v:30" *)
  wire signbit;
  CLKINHDV0 _080_ (
    .I(o_wb_dat[4]),
    .ZN(_002_)
  );
  CLKINHDV0 _081_ (
    .I(i_lsb[1]),
    .ZN(_003_)
  );
  CLKINHDV0 _082_ (
    .I(i_mem_op),
    .ZN(_004_)
  );
  CLKINHDV0 _083_ (
    .I(i_signed),
    .ZN(_005_)
  );
  CLKNOR2HDV2 _084_ (
    .A1(i_lsb[1]),
    .A2(i_lsb[0]),
    .ZN(o_wb_sel[0])
  );
  NOR2BHDV0 _085_ (
    .A1(i_shift_op),
    .B1(i_init),
    .ZN(_006_)
  );
  NAND2BHDV0 _086_ (
    .A1(i_init),
    .B1(i_shift_op),
    .ZN(_007_)
  );
  OR3HDV2 _087_ (
    .A1(o_wb_dat[2]),
    .A2(o_wb_dat[0]),
    .A3(o_wb_dat[1]),
    .Z(_008_)
  );
  NOR4HDV0 _088_ (
    .A1(o_wb_dat[3]),
    .A2(o_wb_dat[2]),
    .A3(o_wb_dat[0]),
    .A4(o_wb_dat[1]),
    .ZN(_009_)
  );
  AND3HDV0 _089_ (
    .A1(_002_),
    .A2(o_wb_dat[5]),
    .A3(_009_),
    .Z(_010_)
  );
  CLKNAND2HDV0 _090_ (
    .A1(i_cnt_done),
    .A2(i_shift_op),
    .ZN(_011_)
  );
  NAND3HDV0 _091_ (
    .A1(o_wb_dat[6]),
    .A2(_007_),
    .A3(_011_),
    .ZN(_012_)
  );
  AOAI211HDV0 _092_ (
    .A1(_002_),
    .A2(_009_),
    .B(o_wb_dat[5]),
    .C(_006_),
    .ZN(_013_)
  );
  OAI21HDV0 _093_ (
    .A1(_010_),
    .A2(_013_),
    .B(_012_),
    .ZN(o_sh_done)
  );
  OAI211HDV0 _094_ (
    .A1(i_bytecnt[1]),
    .A2(i_lsb[1]),
    .B(i_lsb[0]),
    .C(i_bytecnt[0]),
    .ZN(_014_)
  );
  AOI21BHDV0 _095_ (
    .A(i_en),
    .B1(i_bytecnt[1]),
    .B2(i_lsb[1]),
    .ZN(_015_)
  );
  AOI21HDV0 _096_ (
    .A1(_014_),
    .A2(_015_),
    .B(i_shift_op),
    .ZN(_016_)
  );
  AOI211HDV0 _097_ (
    .A1(_014_),
    .A2(_015_),
    .B(i_shift_op),
    .C(i_wb_ack),
    .ZN(_017_)
  );
  NAND2BHDV0 _098_ (
    .A1(i_wb_ack),
    .B1(_016_),
    .ZN(_018_)
  );
  AOI2XB1HDV0 _099_ (
    .A(o_wb_dat[1]),
    .B1(i_shift_op),
    .B2(i_init),
    .ZN(_019_)
  );
  AOI211HDV0 _100_ (
    .A1(o_wb_dat[0]),
    .A2(_006_),
    .B(_019_),
    .C(i_wb_ack),
    .ZN(_020_)
  );
  AOI211HDV0 _101_ (
    .A1(i_wb_ack),
    .A2(i_wb_rdt[0]),
    .B(_017_),
    .C(_020_),
    .ZN(_021_)
  );
  OA1B2HDV0 _102_ (
    .A1(o_wb_dat[0]),
    .A2(_018_),
    .B(_021_),
    .Z(_000_[0])
  );
  XNOR2CHDV0 _103_ (
    .A1(o_wb_dat[0]),
    .A2(o_wb_dat[1]),
    .ZN(_022_)
  );
  MUX2NHDV0 _104_ (
    .I0(o_wb_dat[2]),
    .I1(_022_),
    .S(_006_),
    .ZN(_023_)
  );
  CLKNAND2HDV0 _105_ (
    .A1(i_wb_ack),
    .A2(i_wb_rdt[1]),
    .ZN(_024_)
  );
  OAOI211HDV0 _106_ (
    .A1(i_wb_ack),
    .A2(_023_),
    .B(_024_),
    .C(_017_),
    .ZN(_025_)
  );
  AO21HDV0 _107_ (
    .A1(o_wb_dat[1]),
    .A2(_017_),
    .B(_025_),
    .Z(_000_[1])
  );
  OAI21HDV0 _108_ (
    .A1(o_wb_dat[0]),
    .A2(o_wb_dat[1]),
    .B(o_wb_dat[2]),
    .ZN(_026_)
  );
  AOI21HDV0 _109_ (
    .A1(_008_),
    .A2(_026_),
    .B(_007_),
    .ZN(_027_)
  );
  NOR2BHDV0 _110_ (
    .A1(i_wb_ack),
    .B1(i_wb_rdt[2]),
    .ZN(_028_)
  );
  AOI211HDV0 _111_ (
    .A1(o_wb_dat[3]),
    .A2(_007_),
    .B(_027_),
    .C(i_wb_ack),
    .ZN(_029_)
  );
  CLKNAND2HDV0 _112_ (
    .A1(o_wb_dat[2]),
    .A2(_017_),
    .ZN(_030_)
  );
  OAI31HDV0 _113_ (
    .A1(_017_),
    .A2(_028_),
    .A3(_029_),
    .B(_030_),
    .ZN(_000_[2])
  );
  OAI31HDV0 _114_ (
    .A1(o_wb_dat[2]),
    .A2(o_wb_dat[0]),
    .A3(o_wb_dat[1]),
    .B(o_wb_dat[3]),
    .ZN(_031_)
  );
  NAND3BBHDV0 _115_ (
    .A1(_007_),
    .A2(_009_),
    .B(_031_),
    .ZN(_032_)
  );
  OAOI211HDV0 _116_ (
    .A1(o_wb_dat[4]),
    .A2(_006_),
    .B(_032_),
    .C(i_wb_ack),
    .ZN(_033_)
  );
  NOR2BHDV0 _117_ (
    .A1(i_wb_ack),
    .B1(i_wb_rdt[3]),
    .ZN(_034_)
  );
  CLKNAND2HDV0 _118_ (
    .A1(o_wb_dat[3]),
    .A2(_017_),
    .ZN(_035_)
  );
  OAI31HDV0 _119_ (
    .A1(_017_),
    .A2(_033_),
    .A3(_034_),
    .B(_035_),
    .ZN(_000_[3])
  );
  XNOR2CHDV0 _120_ (
    .A1(_002_),
    .A2(_009_),
    .ZN(_036_)
  );
  MUX2NHDV0 _121_ (
    .I0(o_wb_dat[5]),
    .I1(_036_),
    .S(_006_),
    .ZN(_037_)
  );
  CLKNOR2HDV2 _122_ (
    .A1(i_wb_ack),
    .A2(_016_),
    .ZN(_038_)
  );
  CLKOR2HDV0 _123_ (
    .A1(i_wb_ack),
    .A2(_016_),
    .Z(_039_)
  );
  AOI22HDV0 _124_ (
    .A1(i_wb_ack),
    .A2(i_wb_rdt[4]),
    .B1(_017_),
    .B2(o_wb_dat[4]),
    .ZN(_040_)
  );
  OAI21HDV0 _125_ (
    .A1(_037_),
    .A2(_039_),
    .B(_040_),
    .ZN(_000_[4])
  );
  NAND2BHDV0 _126_ (
    .A1(i_wb_rdt[5]),
    .B1(i_wb_ack),
    .ZN(_041_)
  );
  OA221HDV0 _127_ (
    .A1(o_wb_dat[5]),
    .A2(_018_),
    .B1(_039_),
    .B2(o_sh_done),
    .C(_041_),
    .Z(_000_[5])
  );
  NAND2BHDV0 _128_ (
    .A1(i_wb_rdt[6]),
    .B1(i_wb_ack),
    .ZN(_042_)
  );
  OA221HDV0 _129_ (
    .A1(o_wb_dat[6]),
    .A2(_018_),
    .B1(_039_),
    .B2(o_wb_dat[7]),
    .C(_042_),
    .Z(_000_[6])
  );
  NAND2BHDV0 _130_ (
    .A1(i_wb_rdt[7]),
    .B1(i_wb_ack),
    .ZN(_043_)
  );
  OA221HDV0 _131_ (
    .A1(o_wb_dat[7]),
    .A2(_018_),
    .B1(_039_),
    .B2(o_wb_dat[8]),
    .C(_043_),
    .Z(_000_[7])
  );
  NAND2BHDV0 _132_ (
    .A1(i_wb_rdt[8]),
    .B1(i_wb_ack),
    .ZN(_044_)
  );
  OA221HDV0 _133_ (
    .A1(o_wb_dat[8]),
    .A2(_018_),
    .B1(_039_),
    .B2(o_wb_dat[9]),
    .C(_044_),
    .Z(_000_[8])
  );
  NAND2BHDV0 _134_ (
    .A1(i_wb_rdt[9]),
    .B1(i_wb_ack),
    .ZN(_045_)
  );
  OA221HDV0 _135_ (
    .A1(o_wb_dat[9]),
    .A2(_018_),
    .B1(_039_),
    .B2(o_wb_dat[10]),
    .C(_045_),
    .Z(_000_[9])
  );
  NOR2BHDV0 _136_ (
    .A1(o_wb_dat[11]),
    .B1(i_wb_ack),
    .ZN(_046_)
  );
  AOI211HDV0 _137_ (
    .A1(i_wb_ack),
    .A2(i_wb_rdt[10]),
    .B(_017_),
    .C(_046_),
    .ZN(_047_)
  );
  OA1B2HDV0 _138_ (
    .A1(o_wb_dat[10]),
    .A2(_018_),
    .B(_047_),
    .Z(_000_[10])
  );
  AOI22HDV0 _139_ (
    .A1(i_wb_ack),
    .A2(i_wb_rdt[11]),
    .B1(_017_),
    .B2(o_wb_dat[11]),
    .ZN(_048_)
  );
  AO1B2HDV0 _140_ (
    .A1(o_wb_dat[12]),
    .A2(_038_),
    .B(_048_),
    .Z(_000_[11])
  );
  NAND2BHDV0 _141_ (
    .A1(i_wb_rdt[12]),
    .B1(i_wb_ack),
    .ZN(_049_)
  );
  OA221HDV0 _142_ (
    .A1(o_wb_dat[12]),
    .A2(_018_),
    .B1(_039_),
    .B2(o_wb_dat[13]),
    .C(_049_),
    .Z(_000_[12])
  );
  AND2HDV0 _143_ (
    .A1(i_wb_ack),
    .A2(i_wb_rdt[13]),
    .Z(_050_)
  );
  AO221HDV0 _144_ (
    .A1(o_wb_dat[13]),
    .A2(_017_),
    .B1(_038_),
    .B2(o_wb_dat[14]),
    .C(_050_),
    .Z(_000_[13])
  );
  NAND2BHDV0 _145_ (
    .A1(i_wb_rdt[14]),
    .B1(i_wb_ack),
    .ZN(_051_)
  );
  OA221HDV0 _146_ (
    .A1(o_wb_dat[14]),
    .A2(_018_),
    .B1(_039_),
    .B2(o_wb_dat[15]),
    .C(_051_),
    .Z(_000_[14])
  );
  NAND2BHDV0 _147_ (
    .A1(i_wb_rdt[15]),
    .B1(i_wb_ack),
    .ZN(_052_)
  );
  OA221HDV0 _148_ (
    .A1(o_wb_dat[15]),
    .A2(_018_),
    .B1(_039_),
    .B2(o_wb_dat[16]),
    .C(_052_),
    .Z(_000_[15])
  );
  AND2HDV0 _149_ (
    .A1(i_wb_ack),
    .A2(i_wb_rdt[16]),
    .Z(_053_)
  );
  AO221HDV0 _150_ (
    .A1(o_wb_dat[16]),
    .A2(_017_),
    .B1(_038_),
    .B2(o_wb_dat[17]),
    .C(_053_),
    .Z(_000_[16])
  );
  NAND2BHDV0 _151_ (
    .A1(i_wb_rdt[17]),
    .B1(i_wb_ack),
    .ZN(_054_)
  );
  OA221HDV0 _152_ (
    .A1(o_wb_dat[17]),
    .A2(_018_),
    .B1(_039_),
    .B2(o_wb_dat[18]),
    .C(_054_),
    .Z(_000_[17])
  );
  AND2HDV0 _153_ (
    .A1(i_wb_ack),
    .A2(i_wb_rdt[18]),
    .Z(_055_)
  );
  AO221HDV0 _154_ (
    .A1(o_wb_dat[18]),
    .A2(_017_),
    .B1(_038_),
    .B2(o_wb_dat[19]),
    .C(_055_),
    .Z(_000_[18])
  );
  NAND2BHDV0 _155_ (
    .A1(i_wb_rdt[19]),
    .B1(i_wb_ack),
    .ZN(_056_)
  );
  OA221HDV0 _156_ (
    .A1(o_wb_dat[19]),
    .A2(_018_),
    .B1(_039_),
    .B2(o_wb_dat[20]),
    .C(_056_),
    .Z(_000_[19])
  );
  AND2HDV0 _157_ (
    .A1(i_wb_ack),
    .A2(i_wb_rdt[20]),
    .Z(_057_)
  );
  AO221HDV0 _158_ (
    .A1(o_wb_dat[20]),
    .A2(_017_),
    .B1(_038_),
    .B2(o_wb_dat[21]),
    .C(_057_),
    .Z(_000_[20])
  );
  NAND2BHDV0 _159_ (
    .A1(i_wb_rdt[21]),
    .B1(i_wb_ack),
    .ZN(_058_)
  );
  OA221HDV0 _160_ (
    .A1(o_wb_dat[21]),
    .A2(_018_),
    .B1(_039_),
    .B2(o_wb_dat[22]),
    .C(_058_),
    .Z(_000_[21])
  );
  NAND2BHDV0 _161_ (
    .A1(i_wb_rdt[22]),
    .B1(i_wb_ack),
    .ZN(_059_)
  );
  OA221HDV0 _162_ (
    .A1(o_wb_dat[22]),
    .A2(_018_),
    .B1(_039_),
    .B2(o_wb_dat[23]),
    .C(_059_),
    .Z(_000_[22])
  );
  NAND2BHDV0 _163_ (
    .A1(i_wb_rdt[23]),
    .B1(i_wb_ack),
    .ZN(_060_)
  );
  OA221HDV0 _164_ (
    .A1(o_wb_dat[23]),
    .A2(_018_),
    .B1(_039_),
    .B2(o_wb_dat[24]),
    .C(_060_),
    .Z(_000_[23])
  );
  AND2HDV0 _165_ (
    .A1(i_wb_ack),
    .A2(i_wb_rdt[24]),
    .Z(_061_)
  );
  AO221HDV0 _166_ (
    .A1(o_wb_dat[24]),
    .A2(_017_),
    .B1(_038_),
    .B2(o_wb_dat[25]),
    .C(_061_),
    .Z(_000_[24])
  );
  AND2HDV0 _167_ (
    .A1(i_wb_ack),
    .A2(i_wb_rdt[25]),
    .Z(_062_)
  );
  AO221HDV0 _168_ (
    .A1(o_wb_dat[25]),
    .A2(_017_),
    .B1(_038_),
    .B2(o_wb_dat[26]),
    .C(_062_),
    .Z(_000_[25])
  );
  AND2HDV0 _169_ (
    .A1(i_wb_ack),
    .A2(i_wb_rdt[26]),
    .Z(_063_)
  );
  AO221HDV0 _170_ (
    .A1(o_wb_dat[26]),
    .A2(_017_),
    .B1(_038_),
    .B2(o_wb_dat[27]),
    .C(_063_),
    .Z(_000_[26])
  );
  AND2HDV0 _171_ (
    .A1(i_wb_ack),
    .A2(i_wb_rdt[27]),
    .Z(_064_)
  );
  AO221HDV0 _172_ (
    .A1(o_wb_dat[27]),
    .A2(_017_),
    .B1(_038_),
    .B2(o_wb_dat[28]),
    .C(_064_),
    .Z(_000_[27])
  );
  NAND2BHDV0 _173_ (
    .A1(i_wb_rdt[28]),
    .B1(i_wb_ack),
    .ZN(_065_)
  );
  OA221HDV0 _174_ (
    .A1(o_wb_dat[28]),
    .A2(_018_),
    .B1(_039_),
    .B2(o_wb_dat[29]),
    .C(_065_),
    .Z(_000_[28])
  );
  AND2HDV0 _175_ (
    .A1(i_wb_ack),
    .A2(i_wb_rdt[29]),
    .Z(_066_)
  );
  AO221HDV0 _176_ (
    .A1(o_wb_dat[29]),
    .A2(_017_),
    .B1(_038_),
    .B2(o_wb_dat[30]),
    .C(_066_),
    .Z(_000_[29])
  );
  NAND2BHDV0 _177_ (
    .A1(i_wb_rdt[30]),
    .B1(i_wb_ack),
    .ZN(_067_)
  );
  OA221HDV0 _178_ (
    .A1(o_wb_dat[30]),
    .A2(_018_),
    .B1(_039_),
    .B2(o_wb_dat[31]),
    .C(_067_),
    .Z(_000_[30])
  );
  NOR2BHDV0 _179_ (
    .A1(i_op_b),
    .B1(i_wb_ack),
    .ZN(_068_)
  );
  AOI211HDV0 _180_ (
    .A1(i_wb_ack),
    .A2(i_wb_rdt[31]),
    .B(_017_),
    .C(_068_),
    .ZN(_069_)
  );
  OA1B2HDV0 _181_ (
    .A1(o_wb_dat[31]),
    .A2(_018_),
    .B(_069_),
    .Z(_000_[31])
  );
  AOI2XB1HDV0 _182_ (
    .A(i_bytecnt[1]),
    .B1(i_bytecnt[0]),
    .B2(i_half),
    .ZN(_070_)
  );
  NAND3BBHDV0 _183_ (
    .A1(i_word),
    .A2(_070_),
    .B(signbit),
    .ZN(_071_)
  );
  NOR3BBHDV0 _184_ (
    .A1(i_lsb[1]),
    .A2(o_wb_dat[16]),
    .B(i_lsb[0]),
    .ZN(_072_)
  );
  AOI21HDV0 _185_ (
    .A1(o_wb_dat[0]),
    .A2(o_wb_sel[0]),
    .B(_072_),
    .ZN(_073_)
  );
  NOR3BBHDV0 _186_ (
    .A1(i_lsb[0]),
    .A2(o_wb_dat[8]),
    .B(i_lsb[1]),
    .ZN(_074_)
  );
  AOI31HDV0 _187_ (
    .A1(i_lsb[1]),
    .A2(i_lsb[0]),
    .A3(o_wb_dat[24]),
    .B(_074_),
    .ZN(_075_)
  );
  OAI22BBHDV0 _188_ (
    .A1(_073_),
    .A2(_075_),
    .B1(i_word),
    .B2(_070_),
    .ZN(_076_)
  );
  CLKNAND2HDV0 _189_ (
    .A1(_071_),
    .A2(_076_),
    .ZN(_001_)
  );
  OAOI211HDV0 _190_ (
    .A1(_005_),
    .A2(_071_),
    .B(_076_),
    .C(_004_),
    .ZN(o_rd)
  );
  OAOI211HDV0 _191_ (
    .A1(i_lsb[0]),
    .A2(i_half),
    .B(i_lsb[1]),
    .C(i_word),
    .ZN(_077_)
  );
  CLKINHDV0 _192_ (
    .I(_077_),
    .ZN(o_wb_sel[3])
  );
  OAI21BHDV0 _193_ (
    .A(i_word),
    .B1(i_lsb[0]),
    .B2(_003_),
    .ZN(o_wb_sel[2])
  );
  OAOI211HDV0 _194_ (
    .A1(i_lsb[0]),
    .A2(i_half),
    .B(_003_),
    .C(i_word),
    .ZN(_078_)
  );
  CLKINHDV0 _195_ (
    .I(_078_),
    .ZN(o_wb_sel[1])
  );
  AOI21HDV0 _196_ (
    .A1(i_lsb[0]),
    .A2(i_half),
    .B(i_word),
    .ZN(_079_)
  );
  CLKNOR2HDV2 _197_ (
    .A1(o_wb_sel[0]),
    .A2(_079_),
    .ZN(o_misalign)
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _198_ (
    .CK(i_clk),
    .D(_000_[0]),
    .Q(o_wb_dat[0])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _199_ (
    .CK(i_clk),
    .D(_000_[1]),
    .Q(o_wb_dat[1])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _200_ (
    .CK(i_clk),
    .D(_000_[2]),
    .Q(o_wb_dat[2])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _201_ (
    .CK(i_clk),
    .D(_000_[3]),
    .Q(o_wb_dat[3])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _202_ (
    .CK(i_clk),
    .D(_000_[4]),
    .Q(o_wb_dat[4])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _203_ (
    .CK(i_clk),
    .D(_000_[5]),
    .Q(o_wb_dat[5])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _204_ (
    .CK(i_clk),
    .D(_000_[6]),
    .Q(o_wb_dat[6])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _205_ (
    .CK(i_clk),
    .D(_000_[7]),
    .Q(o_wb_dat[7])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _206_ (
    .CK(i_clk),
    .D(_000_[8]),
    .Q(o_wb_dat[8])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _207_ (
    .CK(i_clk),
    .D(_000_[9]),
    .Q(o_wb_dat[9])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _208_ (
    .CK(i_clk),
    .D(_000_[10]),
    .Q(o_wb_dat[10])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _209_ (
    .CK(i_clk),
    .D(_000_[11]),
    .Q(o_wb_dat[11])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _210_ (
    .CK(i_clk),
    .D(_000_[12]),
    .Q(o_wb_dat[12])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _211_ (
    .CK(i_clk),
    .D(_000_[13]),
    .Q(o_wb_dat[13])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _212_ (
    .CK(i_clk),
    .D(_000_[14]),
    .Q(o_wb_dat[14])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _213_ (
    .CK(i_clk),
    .D(_000_[15]),
    .Q(o_wb_dat[15])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _214_ (
    .CK(i_clk),
    .D(_000_[16]),
    .Q(o_wb_dat[16])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _215_ (
    .CK(i_clk),
    .D(_000_[17]),
    .Q(o_wb_dat[17])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _216_ (
    .CK(i_clk),
    .D(_000_[18]),
    .Q(o_wb_dat[18])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _217_ (
    .CK(i_clk),
    .D(_000_[19]),
    .Q(o_wb_dat[19])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _218_ (
    .CK(i_clk),
    .D(_000_[20]),
    .Q(o_wb_dat[20])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _219_ (
    .CK(i_clk),
    .D(_000_[21]),
    .Q(o_wb_dat[21])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _220_ (
    .CK(i_clk),
    .D(_000_[22]),
    .Q(o_wb_dat[22])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _221_ (
    .CK(i_clk),
    .D(_000_[23]),
    .Q(o_wb_dat[23])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _222_ (
    .CK(i_clk),
    .D(_000_[24]),
    .Q(o_wb_dat[24])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _223_ (
    .CK(i_clk),
    .D(_000_[25]),
    .Q(o_wb_dat[25])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _224_ (
    .CK(i_clk),
    .D(_000_[26]),
    .Q(o_wb_dat[26])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _225_ (
    .CK(i_clk),
    .D(_000_[27]),
    .Q(o_wb_dat[27])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _226_ (
    .CK(i_clk),
    .D(_000_[28]),
    .Q(o_wb_dat[28])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _227_ (
    .CK(i_clk),
    .D(_000_[29]),
    .Q(o_wb_dat[29])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _228_ (
    .CK(i_clk),
    .D(_000_[30]),
    .Q(o_wb_dat[30])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _229_ (
    .CK(i_clk),
    .D(_000_[31]),
    .Q(o_wb_dat[31])
  );
  (* src = "../rtl/serv_mem_if.v:91" *)
  DQHDV2 _230_ (
    .CK(i_clk),
    .D(_001_),
    .Q(signbit)
  );
  assign dat = o_wb_dat[25:0];
  assign dat_shamt[5] = o_sh_done;
  assign o_sh_done_r = o_wb_dat[5];
endmodule

(* dynports =  1  *)
(* src = "../rtl/serv_rf_if.v:2" *)
module \$paramod\serv_rf_if\WITH_CSR=1 (i_cnt_en, o_wreg0, o_wreg1, o_wen0, o_wen1, o_wdata0, o_wdata1, o_rreg0, o_rreg1, i_rdata0, i_rdata1, i_trap, i_mret, i_mepc, i_mem_op, i_bufreg_q, i_bad_pc, o_csr_pc, i_csr_en, i_csr_addr, i_csr, o_csr, i_rd_wen, i_rd_waddr, i_ctrl_rd, i_alu_rd, i_rd_alu_en, i_csr_rd, i_rd_csr_en, i_mem_rd, i_rs1_raddr, o_rs1, i_rs2_raddr, o_rs2);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  (* src = "../rtl/serv_rf_if.v:34" *)
  input i_alu_rd;
  (* src = "../rtl/serv_rf_if.v:23" *)
  input i_bad_pc;
  (* src = "../rtl/serv_rf_if.v:22" *)
  input i_bufreg_q;
  (* src = "../rtl/serv_rf_if.v:5" *)
  input i_cnt_en;
  (* src = "../rtl/serv_rf_if.v:28" *)
  input i_csr;
  (* src = "../rtl/serv_rf_if.v:27" *)
  input [1:0] i_csr_addr;
  (* src = "../rtl/serv_rf_if.v:26" *)
  input i_csr_en;
  (* src = "../rtl/serv_rf_if.v:36" *)
  input i_csr_rd;
  (* src = "../rtl/serv_rf_if.v:33" *)
  input i_ctrl_rd;
  (* src = "../rtl/serv_rf_if.v:21" *)
  input i_mem_op;
  (* src = "../rtl/serv_rf_if.v:38" *)
  input i_mem_rd;
  (* src = "../rtl/serv_rf_if.v:20" *)
  input i_mepc;
  (* src = "../rtl/serv_rf_if.v:19" *)
  input i_mret;
  (* src = "../rtl/serv_rf_if.v:35" *)
  input i_rd_alu_en;
  (* src = "../rtl/serv_rf_if.v:37" *)
  input i_rd_csr_en;
  (* src = "../rtl/serv_rf_if.v:32" *)
  input [4:0] i_rd_waddr;
  (* src = "../rtl/serv_rf_if.v:31" *)
  input i_rd_wen;
  (* src = "../rtl/serv_rf_if.v:14" *)
  input i_rdata0;
  (* src = "../rtl/serv_rf_if.v:15" *)
  input i_rdata1;
  (* src = "../rtl/serv_rf_if.v:41" *)
  input [4:0] i_rs1_raddr;
  (* src = "../rtl/serv_rf_if.v:44" *)
  input [4:0] i_rs2_raddr;
  (* src = "../rtl/serv_rf_if.v:18" *)
  input i_trap;
  (* src = "../rtl/serv_rf_if.v:29" *)
  output o_csr;
  (* src = "../rtl/serv_rf_if.v:24" *)
  output o_csr_pc;
  (* src = "../rtl/serv_rf_if.v:12" *)
  output [5:0] o_rreg0;
  (* src = "../rtl/serv_rf_if.v:13" *)
  output [5:0] o_rreg1;
  (* src = "../rtl/serv_rf_if.v:42" *)
  output o_rs1;
  (* src = "../rtl/serv_rf_if.v:45" *)
  output o_rs2;
  (* src = "../rtl/serv_rf_if.v:10" *)
  output o_wdata0;
  (* src = "../rtl/serv_rf_if.v:11" *)
  output o_wdata1;
  (* src = "../rtl/serv_rf_if.v:8" *)
  output o_wen0;
  (* src = "../rtl/serv_rf_if.v:9" *)
  output o_wen1;
  (* src = "../rtl/serv_rf_if.v:6" *)
  output [5:0] o_wreg0;
  (* src = "../rtl/serv_rf_if.v:7" *)
  output [5:0] o_wreg1;
  NOR3HDV0 _08_ (
    .A1(i_mret),
    .A2(i_trap),
    .A3(i_csr_en),
    .ZN(_00_)
  );
  CLKINHDV0 _09_ (
    .I(_00_),
    .ZN(o_rreg1[5])
  );
  NAND2BHDV0 _10_ (
    .A1(i_bufreg_q),
    .B1(i_mem_op),
    .ZN(_01_)
  );
  OAI211HDV0 _11_ (
    .A1(i_bad_pc),
    .A2(i_mem_op),
    .B(_01_),
    .C(i_trap),
    .ZN(_02_)
  );
  CLKNAND2HDV0 _12_ (
    .A1(i_rd_csr_en),
    .A2(i_csr_rd),
    .ZN(_03_)
  );
  AOI211HDV0 _13_ (
    .A1(i_rd_alu_en),
    .A2(i_alu_rd),
    .B(i_ctrl_rd),
    .C(i_mem_rd),
    .ZN(_04_)
  );
  AOAI211HDV0 _14_ (
    .A1(_03_),
    .A2(_04_),
    .B(i_trap),
    .C(_02_),
    .ZN(o_wdata0)
  );
  CLKMUX2HDV0 _15_ (
    .I0(i_csr),
    .I1(i_mepc),
    .S(i_trap),
    .Z(o_wdata1)
  );
  CLKOR2HDV0 _16_ (
    .A1(i_trap),
    .A2(i_rd_waddr[0]),
    .Z(o_wreg0[0])
  );
  CLKOR2HDV0 _17_ (
    .A1(i_trap),
    .A2(i_rd_waddr[1]),
    .Z(o_wreg0[1])
  );
  NOR2BHDV0 _18_ (
    .A1(i_rd_waddr[2]),
    .B1(i_trap),
    .ZN(o_wreg0[2])
  );
  NOR2BHDV0 _19_ (
    .A1(i_rd_waddr[3]),
    .B1(i_trap),
    .ZN(o_wreg0[3])
  );
  NOR2BHDV0 _20_ (
    .A1(i_rd_waddr[4]),
    .B1(i_trap),
    .ZN(o_wreg0[4])
  );
  NOR2BHDV0 _21_ (
    .A1(i_csr_addr[0]),
    .B1(i_trap),
    .ZN(o_wreg1[0])
  );
  CLKOR2HDV0 _22_ (
    .A1(i_trap),
    .A2(i_csr_addr[1]),
    .Z(o_wreg1[1])
  );
  OR4HDV0 _23_ (
    .A1(i_rd_waddr[0]),
    .A2(i_rd_waddr[1]),
    .A3(i_rd_waddr[2]),
    .A4(i_rd_waddr[4]),
    .Z(_05_)
  );
  OAOI211HDV0 _24_ (
    .A1(i_rd_waddr[3]),
    .A2(_05_),
    .B(i_rd_wen),
    .C(i_trap),
    .ZN(_06_)
  );
  NOR2BHDV0 _25_ (
    .A1(i_cnt_en),
    .B1(_06_),
    .ZN(o_wen0)
  );
  OA21HDV0 _26_ (
    .A1(i_trap),
    .A2(i_csr_en),
    .B(i_cnt_en),
    .Z(o_wen1)
  );
  AO221HDV0 _27_ (
    .A1(i_csr_en),
    .A2(i_csr_addr[0]),
    .B1(i_rs2_raddr[0]),
    .B2(_00_),
    .C(i_trap),
    .Z(o_rreg1[0])
  );
  NOR3BHDV0 _28_ (
    .A1(i_rs2_raddr[1]),
    .B1(i_csr_en),
    .B2(i_trap),
    .ZN(_07_)
  );
  AO211HDV0 _29_ (
    .A1(i_csr_en),
    .A2(i_csr_addr[1]),
    .B(_07_),
    .C(i_mret),
    .Z(o_rreg1[1])
  );
  AND2HDV0 _30_ (
    .A1(i_rs2_raddr[2]),
    .A2(_00_),
    .Z(o_rreg1[2])
  );
  AND2HDV0 _31_ (
    .A1(i_rs2_raddr[3]),
    .A2(_00_),
    .Z(o_rreg1[3])
  );
  AND2HDV0 _32_ (
    .A1(i_rs2_raddr[4]),
    .A2(_00_),
    .Z(o_rreg1[4])
  );
  AND2HDV0 _33_ (
    .A1(i_csr_en),
    .A2(i_rdata1),
    .Z(o_csr)
  );
  assign o_csr_pc = i_rdata1;
  assign o_rreg0 = { 1'h0, i_rs1_raddr };
  assign o_rs1 = i_rdata0;
  assign o_rs2 = i_rdata1;
  assign o_wreg0[5] = i_trap;
  assign o_wreg1[5:2] = 4'h8;
endmodule

(* src = "../rtl/serv_state.v:1" *)
module \$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1 (i_clk, i_rst, i_new_irq, i_dbus_ack, o_ibus_cyc, i_ibus_ack, o_rf_rreq, o_rf_wreq, i_rf_ready, o_rf_rd_en, i_cond_branch, i_bne_or_bge, i_alu_cmp, i_branch_op, i_mem_op, i_shift_op, i_sh_right, i_slt_op, i_e_op, i_rd_op, o_init, o_cnt_en, o_cnt0, o_cnt0to3, o_cnt12to31, o_cnt1, o_cnt2, o_cnt3, o_cnt7, o_ctrl_pc_en, o_ctrl_jump, o_ctrl_trap, i_ctrl_misalign, i_sh_done, i_sh_done_r, o_dbus_cyc, o_mem_bytecnt, i_mem_misalign, o_cnt_done, o_bufreg_en);
  (* src = "../rtl/serv_state.v:112" *)
  wire _00_;
  (* src = "../rtl/serv_state.v:112" *)
  wire _01_;
  (* src = "../rtl/serv_state.v:179" *)
  wire _02_;
  (* src = "../rtl/serv_state.v:112" *)
  wire [2:0] _03_;
  (* src = "../rtl/serv_state.v:112" *)
  wire _04_;
  (* src = "../rtl/serv_state.v:112" *)
  wire [3:0] _05_;
  (* src = "../rtl/serv_state.v:112" *)
  wire _06_;
  (* src = "../rtl/serv_state.v:112" *)
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  (* src = "../rtl/serv_state.v:17" *)
  input i_alu_cmp;
  (* src = "../rtl/serv_state.v:16" *)
  input i_bne_or_bge;
  (* src = "../rtl/serv_state.v:18" *)
  input i_branch_op;
  (* src = "../rtl/serv_state.v:5" *)
  input i_clk;
  (* src = "../rtl/serv_state.v:15" *)
  input i_cond_branch;
  (* src = "../rtl/serv_state.v:37" *)
  input i_ctrl_misalign;
  (* src = "../rtl/serv_state.v:8" *)
  input i_dbus_ack;
  (* src = "../rtl/serv_state.v:23" *)
  input i_e_op;
  (* src = "../rtl/serv_state.v:10" *)
  input i_ibus_ack;
  (* src = "../rtl/serv_state.v:42" *)
  input i_mem_misalign;
  (* src = "../rtl/serv_state.v:19" *)
  input i_mem_op;
  (* src = "../rtl/serv_state.v:7" *)
  input i_new_irq;
  (* src = "../rtl/serv_state.v:24" *)
  input i_rd_op;
  (* src = "../rtl/serv_state.v:13" *)
  input i_rf_ready;
  (* src = "../rtl/serv_state.v:6" *)
  input i_rst;
  (* src = "../rtl/serv_state.v:38" *)
  input i_sh_done;
  (* src = "../rtl/serv_state.v:39" *)
  input i_sh_done_r;
  (* src = "../rtl/serv_state.v:21" *)
  input i_sh_right;
  (* src = "../rtl/serv_state.v:20" *)
  input i_shift_op;
  (* src = "../rtl/serv_state.v:22" *)
  input i_slt_op;
  (* src = "../rtl/serv_state.v:53" *)
  wire ibus_cyc;
  (* src = "../rtl/serv_state.v:47" *)
  wire init_done;
  (* src = "../rtl/serv_state.v:48" *)
  wire misalign_trap_sync;
  (* src = "../rtl/serv_state.v:172" *)
  wire misalign_trap_sync_r;
  (* src = "../rtl/serv_state.v:44" *)
  output o_bufreg_en;
  (* src = "../rtl/serv_state.v:50" *)
  wire [4:2] o_cnt;
  (* src = "../rtl/serv_state.v:27" *)
  output o_cnt0;
  (* src = "../rtl/serv_state.v:28" *)
  output o_cnt0to3;
  (* src = "../rtl/serv_state.v:30" *)
  output o_cnt1;
  (* src = "../rtl/serv_state.v:29" *)
  output o_cnt12to31;
  (* src = "../rtl/serv_state.v:31" *)
  output o_cnt2;
  (* src = "../rtl/serv_state.v:32" *)
  output o_cnt3;
  (* src = "../rtl/serv_state.v:33" *)
  output o_cnt7;
  (* src = "../rtl/serv_state.v:43" *)
  output o_cnt_done;
  (* src = "../rtl/serv_state.v:26" *)
  output o_cnt_en;
  (* src = "../rtl/serv_state.v:51" *)
  wire [3:0] o_cnt_r;
  (* src = "../rtl/serv_state.v:35" *)
  output o_ctrl_jump;
  (* src = "../rtl/serv_state.v:34" *)
  output o_ctrl_pc_en;
  (* src = "../rtl/serv_state.v:36" *)
  output o_ctrl_trap;
  (* src = "../rtl/serv_state.v:40" *)
  output o_dbus_cyc;
  (* src = "../rtl/serv_state.v:9" *)
  output o_ibus_cyc;
  (* src = "../rtl/serv_state.v:25" *)
  output o_init;
  (* src = "../rtl/serv_state.v:41" *)
  output [1:0] o_mem_bytecnt;
  (* src = "../rtl/serv_state.v:14" *)
  output o_rf_rd_en;
  (* src = "../rtl/serv_state.v:11" *)
  output o_rf_rreq;
  (* src = "../rtl/serv_state.v:12" *)
  output o_rf_wreq;
  (* src = "../rtl/serv_state.v:46" *)
  wire stage_two_req;
  CLKINHDV0 _31_ (
    .I(stage_two_req),
    .ZN(_14_)
  );
  NOR4HDV0 _32_ (
    .A1(o_cnt_r[0]),
    .A2(o_cnt_r[1]),
    .A3(o_cnt_r[3]),
    .A4(o_cnt_r[2]),
    .ZN(_15_)
  );
  CLKINHDV0 _33_ (
    .I(_15_),
    .ZN(o_cnt_en)
  );
  NOR4HDV0 _34_ (
    .A1(i_mem_op),
    .A2(i_slt_op),
    .A3(i_branch_op),
    .A4(i_shift_op),
    .ZN(_16_)
  );
  CLKOR2HDV0 _35_ (
    .A1(i_new_irq),
    .A2(init_done),
    .Z(_17_)
  );
  CLKNOR2HDV2 _36_ (
    .A1(_16_),
    .A2(_17_),
    .ZN(o_init)
  );
  NOR3HDV0 _37_ (
    .A1(o_cnt[2]),
    .A2(o_cnt[3]),
    .A3(o_cnt[4]),
    .ZN(o_cnt0to3)
  );
  CLKNOR2HDV2 _38_ (
    .A1(_15_),
    .A2(o_init),
    .ZN(o_ctrl_pc_en)
  );
  CLKNOR2HDV2 _39_ (
    .A1(i_rst),
    .A2(o_cnt_done),
    .ZN(_18_)
  );
  NOR4HDV0 _40_ (
    .A1(i_rst),
    .A2(i_ibus_ack),
    .A3(o_cnt_done),
    .A4(ibus_cyc),
    .ZN(_19_)
  );
  OA1B2HDV0 _41_ (
    .A1(i_ibus_ack),
    .A2(o_cnt_done),
    .B(i_rst),
    .Z(_20_)
  );
  OAOI211HDV0 _42_ (
    .A1(_15_),
    .A2(o_init),
    .B(_20_),
    .C(_19_),
    .ZN(_00_)
  );
  AND2HDV0 _43_ (
    .A1(o_cnt_done),
    .A2(o_init),
    .Z(_07_)
  );
  NOR4BHDV0 _44_ (
    .A1(o_cnt_done),
    .B1(_16_),
    .B2(_17_),
    .B3(i_rst),
    .ZN(_21_)
  );
  AO21HDV0 _45_ (
    .A1(init_done),
    .A2(_18_),
    .B(_21_),
    .Z(_01_)
  );
  XNOR2CHDV0 _46_ (
    .A1(i_bne_or_bge),
    .A2(i_alu_cmp),
    .ZN(_22_)
  );
  CLKNAND2HDV0 _47_ (
    .A1(i_cond_branch),
    .A2(_22_),
    .ZN(_23_)
  );
  AO32HDV0 _48_ (
    .A1(i_branch_op),
    .A2(_21_),
    .A3(_23_),
    .B1(o_ctrl_jump),
    .B2(_18_),
    .Z(_06_)
  );
  NAND4HDV0 _49_ (
    .A1(i_branch_op),
    .A2(i_ctrl_misalign),
    .A3(_21_),
    .A4(_23_),
    .ZN(_24_)
  );
  AOI32HDV0 _50_ (
    .A1(i_mem_op),
    .A2(i_mem_misalign),
    .A3(_21_),
    .B1(_18_),
    .B2(misalign_trap_sync_r),
    .ZN(_25_)
  );
  CLKNAND2HDV0 _51_ (
    .A1(_24_),
    .A2(_25_),
    .ZN(_02_)
  );
  CLKNAND2HDV0 _52_ (
    .A1(i_rf_ready),
    .A2(_15_),
    .ZN(_26_)
  );
  OAI22BBHDV0 _53_ (
    .A1(o_cnt_r[3]),
    .A2(_18_),
    .B1(_26_),
    .B2(i_rst),
    .ZN(_05_[0])
  );
  NOR2BHDV0 _54_ (
    .A1(o_cnt_r[0]),
    .B1(i_rst),
    .ZN(_05_[1])
  );
  NOR2BHDV0 _55_ (
    .A1(o_cnt_r[1]),
    .B1(i_rst),
    .ZN(_05_[2])
  );
  NOR2BHDV0 _56_ (
    .A1(o_cnt_r[2]),
    .B1(i_rst),
    .ZN(_05_[3])
  );
  AOI21HDV0 _57_ (
    .A1(o_cnt[2]),
    .A2(o_cnt_r[3]),
    .B(i_rst),
    .ZN(_27_)
  );
  OA21HDV0 _58_ (
    .A1(o_cnt[2]),
    .A2(o_cnt_r[3]),
    .B(_27_),
    .Z(_03_[0])
  );
  AND3HDV0 _59_ (
    .A1(o_cnt[2]),
    .A2(o_cnt[3]),
    .A3(o_cnt_r[3]),
    .Z(_28_)
  );
  AOI21HDV0 _60_ (
    .A1(o_cnt[2]),
    .A2(o_cnt_r[3]),
    .B(o_cnt[3]),
    .ZN(_29_)
  );
  NOR3HDV0 _61_ (
    .A1(i_rst),
    .A2(_28_),
    .A3(_29_),
    .ZN(_03_[1])
  );
  AOI21HDV0 _62_ (
    .A1(o_cnt[4]),
    .A2(_28_),
    .B(i_rst),
    .ZN(_30_)
  );
  OA21HDV0 _63_ (
    .A1(o_cnt[4]),
    .A2(_28_),
    .B(_30_),
    .Z(_03_[2])
  );
  AO21HDV0 _64_ (
    .A1(o_cnt[2]),
    .A2(o_cnt[3]),
    .B(o_cnt[4]),
    .Z(o_cnt12to31)
  );
  AND2HDV0 _65_ (
    .A1(o_cnt_r[0]),
    .A2(o_cnt0to3),
    .Z(o_cnt0)
  );
  AND2HDV0 _66_ (
    .A1(o_cnt_r[1]),
    .A2(o_cnt0to3),
    .Z(o_cnt1)
  );
  AND2HDV0 _67_ (
    .A1(o_cnt_r[2]),
    .A2(o_cnt0to3),
    .Z(o_cnt2)
  );
  AND2HDV0 _68_ (
    .A1(o_cnt_r[3]),
    .A2(o_cnt0to3),
    .Z(o_cnt3)
  );
  NOR4XXBBHDV0 _69_ (
    .A1(o_cnt[2]),
    .A2(o_cnt_r[3]),
    .B1(o_cnt[4]),
    .B2(o_cnt[3]),
    .ZN(o_cnt7)
  );
  NOR4XXBBHDV0 _70_ (
    .A1(i_mem_op),
    .A2(init_done),
    .B1(i_mem_misalign),
    .B2(o_cnt_en),
    .ZN(o_dbus_cyc)
  );
  AO21HDV0 _71_ (
    .A1(misalign_trap_sync_r),
    .A2(stage_two_req),
    .B(i_ibus_ack),
    .Z(o_rf_rreq)
  );
  NAND2BHDV0 _72_ (
    .A1(i_sh_done),
    .B1(i_sh_right),
    .ZN(_08_)
  );
  NAND4HDV0 _73_ (
    .A1(i_shift_op),
    .A2(init_done),
    .A3(_15_),
    .A4(_08_),
    .ZN(_09_)
  );
  OAI21HDV0 _74_ (
    .A1(i_slt_op),
    .A2(i_branch_op),
    .B(stage_two_req),
    .ZN(_10_)
  );
  CLKNAND2HDV0 _75_ (
    .A1(i_mem_op),
    .A2(i_dbus_ack),
    .ZN(_11_)
  );
  AOI31HDV0 _76_ (
    .A1(_09_),
    .A2(_10_),
    .A3(_11_),
    .B(misalign_trap_sync_r),
    .ZN(o_rf_wreq)
  );
  NOR2BHDV0 _77_ (
    .A1(i_rd_op),
    .B1(o_init),
    .ZN(o_rf_rd_en)
  );
  OR3HDV2 _78_ (
    .A1(i_new_irq),
    .A2(misalign_trap_sync_r),
    .A3(i_e_op),
    .Z(o_ctrl_trap)
  );
  NOR3HDV0 _79_ (
    .A1(i_branch_op),
    .A2(o_init),
    .A3(o_ctrl_trap),
    .ZN(_12_)
  );
  OAI211HDV0 _80_ (
    .A1(i_sh_right),
    .A2(i_sh_done_r),
    .B(i_shift_op),
    .C(_14_),
    .ZN(_13_)
  );
  OAI21HDV0 _81_ (
    .A1(_15_),
    .A2(_12_),
    .B(_13_),
    .ZN(o_bufreg_en)
  );
  NOR2BHDV0 _82_ (
    .A1(ibus_cyc),
    .B1(i_rst),
    .ZN(o_ibus_cyc)
  );
  AND4HDV0 _83_ (
    .A1(o_cnt[2]),
    .A2(o_cnt[3]),
    .A3(o_cnt[4]),
    .A4(o_cnt_r[2]),
    .Z(_04_)
  );
  (* src = "../rtl/serv_state.v:179" *)
  DQHDV2 _84_ (
    .CK(i_clk),
    .D(_02_),
    .Q(misalign_trap_sync_r)
  );
  (* src = "../rtl/serv_state.v:112" *)
  DQHDV2 _85_ (
    .CK(i_clk),
    .D(_03_[0]),
    .Q(o_cnt[2])
  );
  (* src = "../rtl/serv_state.v:112" *)
  DQHDV2 _86_ (
    .CK(i_clk),
    .D(_03_[1]),
    .Q(o_cnt[3])
  );
  (* src = "../rtl/serv_state.v:112" *)
  DQHDV2 _87_ (
    .CK(i_clk),
    .D(_03_[2]),
    .Q(o_cnt[4])
  );
  (* src = "../rtl/serv_state.v:112" *)
  DQHDV2 _88_ (
    .CK(i_clk),
    .D(_01_),
    .Q(init_done)
  );
  (* src = "../rtl/serv_state.v:112" *)
  DQHDV2 _89_ (
    .CK(i_clk),
    .D(_00_),
    .Q(ibus_cyc)
  );
  (* src = "../rtl/serv_state.v:112" *)
  DQHDV2 _90_ (
    .CK(i_clk),
    .D(_05_[0]),
    .Q(o_cnt_r[0])
  );
  (* src = "../rtl/serv_state.v:112" *)
  DQHDV2 _91_ (
    .CK(i_clk),
    .D(_05_[1]),
    .Q(o_cnt_r[1])
  );
  (* src = "../rtl/serv_state.v:112" *)
  DQHDV2 _92_ (
    .CK(i_clk),
    .D(_05_[2]),
    .Q(o_cnt_r[2])
  );
  (* src = "../rtl/serv_state.v:112" *)
  DQHDV2 _93_ (
    .CK(i_clk),
    .D(_05_[3]),
    .Q(o_cnt_r[3])
  );
  (* src = "../rtl/serv_state.v:112" *)
  DQHDV2 _94_ (
    .CK(i_clk),
    .D(_06_),
    .Q(o_ctrl_jump)
  );
  (* src = "../rtl/serv_state.v:112" *)
  DQHDV2 _95_ (
    .CK(i_clk),
    .D(_07_),
    .Q(stage_two_req)
  );
  (* src = "../rtl/serv_state.v:112" *)
  DQHDV2 _96_ (
    .CK(i_clk),
    .D(_04_),
    .Q(o_cnt_done)
  );
  assign misalign_trap_sync = misalign_trap_sync_r;
  assign o_mem_bytecnt = o_cnt[4:3];
endmodule

(* src = "../rtl/serv_alu.v:2" *)
module serv_alu(clk, i_en, i_cnt0, o_cmp, i_sub, i_bool_op, i_cmp_eq, i_cmp_sig, i_rd_sel, i_rs1, i_op_b, i_buf, o_rd);
  (* src = "../rtl/serv_alu.v:61" *)
  wire _00_;
  (* src = "../rtl/serv_alu.v:61" *)
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  (* src = "../rtl/serv_alu.v:26" *)
  wire add_cy_r;
  (* src = "../rtl/serv_alu.v:4" *)
  input clk;
  (* src = "../rtl/serv_alu.v:23" *)
  wire cmp_r;
  (* src = "../rtl/serv_alu.v:11" *)
  input [1:0] i_bool_op;
  (* src = "../rtl/serv_alu.v:18" *)
  input i_buf;
  (* src = "../rtl/serv_alu.v:12" *)
  input i_cmp_eq;
  (* src = "../rtl/serv_alu.v:13" *)
  input i_cmp_sig;
  (* src = "../rtl/serv_alu.v:7" *)
  input i_cnt0;
  (* src = "../rtl/serv_alu.v:6" *)
  input i_en;
  (* src = "../rtl/serv_alu.v:17" *)
  input i_op_b;
  (* src = "../rtl/serv_alu.v:14" *)
  input [2:0] i_rd_sel;
  (* src = "../rtl/serv_alu.v:16" *)
  input i_rs1;
  (* src = "../rtl/serv_alu.v:10" *)
  input i_sub;
  (* src = "../rtl/serv_alu.v:8" *)
  output o_cmp;
  (* src = "../rtl/serv_alu.v:19" *)
  output o_rd;
  CLKINHDV0 _17_ (
    .I(i_rd_sel[0]),
    .ZN(_02_)
  );
  CLKINHDV0 _18_ (
    .I(i_bool_op[0]),
    .ZN(_03_)
  );
  CLKNAND2HDV0 _19_ (
    .A1(add_cy_r),
    .A2(i_rs1),
    .ZN(_04_)
  );
  XNOR2CHDV0 _20_ (
    .A1(add_cy_r),
    .A2(i_rs1),
    .ZN(_05_)
  );
  XNOR2CHDV0 _21_ (
    .A1(i_op_b),
    .A2(i_sub),
    .ZN(_06_)
  );
  XNOR2CHDV0 _22_ (
    .A1(_05_),
    .A2(_06_),
    .ZN(_07_)
  );
  OAI211HDV0 _23_ (
    .A1(i_cnt0),
    .A2(cmp_r),
    .B(i_cmp_eq),
    .C(_07_),
    .ZN(_08_)
  );
  OAI21HDV0 _24_ (
    .A1(_05_),
    .A2(_06_),
    .B(_04_),
    .ZN(_09_)
  );
  XOR2CHDV0 _25_ (
    .A1(i_rs1),
    .A2(i_op_b),
    .Z(_10_)
  );
  CLKNAND2HDV0 _26_ (
    .A1(i_cmp_sig),
    .A2(_10_),
    .ZN(_11_)
  );
  CLKNOR2HDV2 _27_ (
    .A1(_09_),
    .A2(_11_),
    .ZN(_12_)
  );
  AND2HDV0 _28_ (
    .A1(_09_),
    .A2(_11_),
    .Z(_13_)
  );
  OAI31HDV0 _29_ (
    .A1(i_cmp_eq),
    .A2(_12_),
    .A3(_13_),
    .B(_08_),
    .ZN(o_cmp)
  );
  CLKMUX2HDV0 _30_ (
    .I0(i_sub),
    .I1(_09_),
    .S(i_en),
    .Z(_00_)
  );
  CLKMUX2HDV0 _31_ (
    .I0(cmp_r),
    .I1(o_cmp),
    .S(i_en),
    .Z(_01_)
  );
  AND3HDV0 _32_ (
    .A1(i_rs1),
    .A2(i_op_b),
    .A3(i_bool_op[1]),
    .Z(_14_)
  );
  AOAI211HDV0 _33_ (
    .A1(_03_),
    .A2(_10_),
    .B(_14_),
    .C(i_rd_sel[2]),
    .ZN(_15_)
  );
  AOI31HDV0 _34_ (
    .A1(i_cnt0),
    .A2(cmp_r),
    .A3(i_rd_sel[1]),
    .B(i_buf),
    .ZN(_16_)
  );
  OAI211HDV0 _35_ (
    .A1(_02_),
    .A2(_07_),
    .B(_15_),
    .C(_16_),
    .ZN(o_rd)
  );
  (* src = "../rtl/serv_alu.v:61" *)
  DQHDV2 _36_ (
    .CK(clk),
    .D(_00_),
    .Q(add_cy_r)
  );
  (* src = "../rtl/serv_alu.v:61" *)
  DQHDV2 _37_ (
    .CK(clk),
    .D(_01_),
    .Q(cmp_r)
  );
endmodule

(* src = "../rtl/serv_bufreg.v:1" *)
module serv_bufreg(i_clk, i_cnt0, i_cnt1, i_en, i_init, o_lsb, i_rs1_en, i_imm_en, i_clr_lsb, i_sh_signed, i_rs1, i_imm, o_q, o_dbus_adr);
  (* src = "../rtl/serv_bufreg.v:30" *)
  wire _00_;
  (* src = "../rtl/serv_bufreg.v:30" *)
  wire [29:0] _01_;
  (* src = "../rtl/serv_bufreg.v:30" *)
  wire [1:0] _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  (* src = "../rtl/serv_bufreg.v:23" *)
  wire c_r;
  (* src = "../rtl/serv_bufreg.v:24" *)
  wire [31:2] data;
  (* src = "../rtl/serv_bufreg.v:3" *)
  input i_clk;
  (* src = "../rtl/serv_bufreg.v:13" *)
  input i_clr_lsb;
  (* src = "../rtl/serv_bufreg.v:5" *)
  input i_cnt0;
  (* src = "../rtl/serv_bufreg.v:6" *)
  input i_cnt1;
  (* src = "../rtl/serv_bufreg.v:7" *)
  input i_en;
  (* src = "../rtl/serv_bufreg.v:17" *)
  input i_imm;
  (* src = "../rtl/serv_bufreg.v:12" *)
  input i_imm_en;
  (* src = "../rtl/serv_bufreg.v:8" *)
  input i_init;
  (* src = "../rtl/serv_bufreg.v:16" *)
  input i_rs1;
  (* src = "../rtl/serv_bufreg.v:11" *)
  input i_rs1_en;
  (* src = "../rtl/serv_bufreg.v:14" *)
  input i_sh_signed;
  (* src = "../rtl/serv_bufreg.v:20" *)
  output [31:0] o_dbus_adr;
  (* src = "../rtl/serv_bufreg.v:9" *)
  output [1:0] o_lsb;
  (* src = "../rtl/serv_bufreg.v:18" *)
  output o_q;
  CLKINHDV0 _16_ (
    .I(data[2]),
    .ZN(_04_)
  );
  CLKINHDV0 _17_ (
    .I(i_sh_signed),
    .ZN(_05_)
  );
  NOR3BHDV0 _18_ (
    .A1(i_init),
    .B1(i_cnt0),
    .B2(i_cnt1),
    .ZN(_06_)
  );
  OA1B2HDV0 _19_ (
    .A1(i_init),
    .A2(i_en),
    .B(_06_),
    .Z(_07_)
  );
  CLKMUX2HDV0 _20_ (
    .I0(o_lsb[0]),
    .I1(o_lsb[1]),
    .S(_07_),
    .Z(_02_[0])
  );
  AOI21BHDV0 _21_ (
    .A(i_imm_en),
    .B1(i_clr_lsb),
    .B2(i_cnt0),
    .ZN(_08_)
  );
  NAND3HDV0 _22_ (
    .A1(i_rs1_en),
    .A2(i_rs1),
    .A3(c_r),
    .ZN(_09_)
  );
  AO21HDV0 _23_ (
    .A1(i_rs1_en),
    .A2(i_rs1),
    .B(c_r),
    .Z(_10_)
  );
  NAND4HDV0 _24_ (
    .A1(i_imm),
    .A2(_08_),
    .A3(_09_),
    .A4(_10_),
    .ZN(_11_)
  );
  AOI22HDV0 _25_ (
    .A1(i_imm),
    .A2(_08_),
    .B1(_09_),
    .B2(_10_),
    .ZN(_12_)
  );
  NOR3BBHDV0 _26_ (
    .A1(i_init),
    .A2(_11_),
    .B(_12_),
    .ZN(_13_)
  );
  OAI21HDV0 _27_ (
    .A1(i_init),
    .A2(_04_),
    .B(_07_),
    .ZN(_14_)
  );
  OA22HDV0 _28_ (
    .A1(o_lsb[1]),
    .A2(_07_),
    .B1(_13_),
    .B2(_14_),
    .Z(_02_[1])
  );
  CLKNAND2HDV0 _29_ (
    .A1(data[3]),
    .A2(i_en),
    .ZN(_15_)
  );
  OAI21HDV0 _30_ (
    .A1(_04_),
    .A2(i_en),
    .B(_15_),
    .ZN(_01_[0])
  );
  CLKMUX2HDV0 _31_ (
    .I0(data[3]),
    .I1(data[4]),
    .S(i_en),
    .Z(_01_[1])
  );
  CLKMUX2HDV0 _32_ (
    .I0(data[4]),
    .I1(data[5]),
    .S(i_en),
    .Z(_01_[2])
  );
  CLKMUX2HDV0 _33_ (
    .I0(data[5]),
    .I1(data[6]),
    .S(i_en),
    .Z(_01_[3])
  );
  CLKMUX2HDV0 _34_ (
    .I0(data[6]),
    .I1(data[7]),
    .S(i_en),
    .Z(_01_[4])
  );
  CLKMUX2HDV0 _35_ (
    .I0(data[7]),
    .I1(data[8]),
    .S(i_en),
    .Z(_01_[5])
  );
  CLKMUX2HDV0 _36_ (
    .I0(data[8]),
    .I1(data[9]),
    .S(i_en),
    .Z(_01_[6])
  );
  CLKMUX2HDV0 _37_ (
    .I0(data[9]),
    .I1(data[10]),
    .S(i_en),
    .Z(_01_[7])
  );
  CLKMUX2HDV0 _38_ (
    .I0(data[10]),
    .I1(data[11]),
    .S(i_en),
    .Z(_01_[8])
  );
  CLKMUX2HDV0 _39_ (
    .I0(data[11]),
    .I1(data[12]),
    .S(i_en),
    .Z(_01_[9])
  );
  CLKMUX2HDV0 _40_ (
    .I0(data[12]),
    .I1(data[13]),
    .S(i_en),
    .Z(_01_[10])
  );
  CLKMUX2HDV0 _41_ (
    .I0(data[13]),
    .I1(data[14]),
    .S(i_en),
    .Z(_01_[11])
  );
  CLKMUX2HDV0 _42_ (
    .I0(data[14]),
    .I1(data[15]),
    .S(i_en),
    .Z(_01_[12])
  );
  CLKMUX2HDV0 _43_ (
    .I0(data[15]),
    .I1(data[16]),
    .S(i_en),
    .Z(_01_[13])
  );
  CLKMUX2HDV0 _44_ (
    .I0(data[16]),
    .I1(data[17]),
    .S(i_en),
    .Z(_01_[14])
  );
  CLKMUX2HDV0 _45_ (
    .I0(data[17]),
    .I1(data[18]),
    .S(i_en),
    .Z(_01_[15])
  );
  CLKMUX2HDV0 _46_ (
    .I0(data[18]),
    .I1(data[19]),
    .S(i_en),
    .Z(_01_[16])
  );
  CLKMUX2HDV0 _47_ (
    .I0(data[19]),
    .I1(data[20]),
    .S(i_en),
    .Z(_01_[17])
  );
  CLKMUX2HDV0 _48_ (
    .I0(data[20]),
    .I1(data[21]),
    .S(i_en),
    .Z(_01_[18])
  );
  CLKMUX2HDV0 _49_ (
    .I0(data[21]),
    .I1(data[22]),
    .S(i_en),
    .Z(_01_[19])
  );
  CLKMUX2HDV0 _50_ (
    .I0(data[22]),
    .I1(data[23]),
    .S(i_en),
    .Z(_01_[20])
  );
  CLKMUX2HDV0 _51_ (
    .I0(data[23]),
    .I1(data[24]),
    .S(i_en),
    .Z(_01_[21])
  );
  CLKMUX2HDV0 _52_ (
    .I0(data[24]),
    .I1(data[25]),
    .S(i_en),
    .Z(_01_[22])
  );
  CLKMUX2HDV0 _53_ (
    .I0(data[25]),
    .I1(data[26]),
    .S(i_en),
    .Z(_01_[23])
  );
  CLKMUX2HDV0 _54_ (
    .I0(data[26]),
    .I1(data[27]),
    .S(i_en),
    .Z(_01_[24])
  );
  CLKMUX2HDV0 _55_ (
    .I0(data[27]),
    .I1(data[28]),
    .S(i_en),
    .Z(_01_[25])
  );
  CLKMUX2HDV0 _56_ (
    .I0(data[28]),
    .I1(data[29]),
    .S(i_en),
    .Z(_01_[26])
  );
  CLKMUX2HDV0 _57_ (
    .I0(data[29]),
    .I1(data[30]),
    .S(i_en),
    .Z(_01_[27])
  );
  CLKMUX2HDV0 _58_ (
    .I0(data[30]),
    .I1(data[31]),
    .S(i_en),
    .Z(_01_[28])
  );
  OAI21HDV0 _59_ (
    .A1(i_init),
    .A2(_05_),
    .B(i_en),
    .ZN(_03_)
  );
  AO22HDV0 _60_ (
    .A1(i_en),
    .A2(_13_),
    .B1(_03_),
    .B2(data[31]),
    .Z(_01_[29])
  );
  AOI21BHDV0 _61_ (
    .A(i_en),
    .B1(_09_),
    .B2(_11_),
    .ZN(_00_)
  );
  AND2HDV0 _62_ (
    .A1(o_lsb[0]),
    .A2(i_en),
    .Z(o_q)
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _63_ (
    .CK(i_clk),
    .D(_01_[0]),
    .Q(data[2])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _64_ (
    .CK(i_clk),
    .D(_01_[1]),
    .Q(data[3])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _65_ (
    .CK(i_clk),
    .D(_01_[2]),
    .Q(data[4])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _66_ (
    .CK(i_clk),
    .D(_01_[3]),
    .Q(data[5])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _67_ (
    .CK(i_clk),
    .D(_01_[4]),
    .Q(data[6])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _68_ (
    .CK(i_clk),
    .D(_01_[5]),
    .Q(data[7])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _69_ (
    .CK(i_clk),
    .D(_01_[6]),
    .Q(data[8])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _70_ (
    .CK(i_clk),
    .D(_01_[7]),
    .Q(data[9])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _71_ (
    .CK(i_clk),
    .D(_01_[8]),
    .Q(data[10])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _72_ (
    .CK(i_clk),
    .D(_01_[9]),
    .Q(data[11])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _73_ (
    .CK(i_clk),
    .D(_01_[10]),
    .Q(data[12])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _74_ (
    .CK(i_clk),
    .D(_01_[11]),
    .Q(data[13])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _75_ (
    .CK(i_clk),
    .D(_01_[12]),
    .Q(data[14])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _76_ (
    .CK(i_clk),
    .D(_01_[13]),
    .Q(data[15])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _77_ (
    .CK(i_clk),
    .D(_01_[14]),
    .Q(data[16])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _78_ (
    .CK(i_clk),
    .D(_01_[15]),
    .Q(data[17])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _79_ (
    .CK(i_clk),
    .D(_01_[16]),
    .Q(data[18])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _80_ (
    .CK(i_clk),
    .D(_01_[17]),
    .Q(data[19])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _81_ (
    .CK(i_clk),
    .D(_01_[18]),
    .Q(data[20])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _82_ (
    .CK(i_clk),
    .D(_01_[19]),
    .Q(data[21])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _83_ (
    .CK(i_clk),
    .D(_01_[20]),
    .Q(data[22])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _84_ (
    .CK(i_clk),
    .D(_01_[21]),
    .Q(data[23])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _85_ (
    .CK(i_clk),
    .D(_01_[22]),
    .Q(data[24])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _86_ (
    .CK(i_clk),
    .D(_01_[23]),
    .Q(data[25])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _87_ (
    .CK(i_clk),
    .D(_01_[24]),
    .Q(data[26])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _88_ (
    .CK(i_clk),
    .D(_01_[25]),
    .Q(data[27])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _89_ (
    .CK(i_clk),
    .D(_01_[26]),
    .Q(data[28])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _90_ (
    .CK(i_clk),
    .D(_01_[27]),
    .Q(data[29])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _91_ (
    .CK(i_clk),
    .D(_01_[28]),
    .Q(data[30])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _92_ (
    .CK(i_clk),
    .D(_01_[29]),
    .Q(data[31])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _93_ (
    .CK(i_clk),
    .D(_00_),
    .Q(c_r)
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _94_ (
    .CK(i_clk),
    .D(_02_[0]),
    .Q(o_lsb[0])
  );
  (* src = "../rtl/serv_bufreg.v:30" *)
  DQHDV2 _95_ (
    .CK(i_clk),
    .D(_02_[1]),
    .Q(o_lsb[1])
  );
  assign o_dbus_adr = { data, 2'h0 };
endmodule

(* src = "../rtl/serv_csr.v:2" *)
module serv_csr(i_clk, i_init, i_en, i_cnt0to3, i_cnt3, i_cnt7, i_cnt_done, i_mem_op, i_mtip, i_trap, o_new_irq, i_e_op, i_ebreak, i_mem_cmd, i_mstatus_en, i_mie_en, i_mcause_en, i_csr_source, i_mret, i_csr_d_sel, i_rf_csr_out, o_csr_in, i_csr_imm, i_rs1, o_q);
  (* src = "../rtl/serv_csr.v:74" *)
  wire _00_;
  (* src = "../rtl/serv_csr.v:74" *)
  wire [3:0] _01_;
  (* src = "../rtl/serv_csr.v:74" *)
  wire _02_;
  (* src = "../rtl/serv_csr.v:74" *)
  wire _03_;
  (* src = "../rtl/serv_csr.v:74" *)
  wire _04_;
  (* src = "../rtl/serv_csr.v:74" *)
  wire _05_;
  (* src = "../rtl/serv_csr.v:74" *)
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  (* src = "../rtl/serv_csr.v:47" *)
  wire csr_in;
  (* src = "../rtl/serv_csr.v:48" *)
  wire csr_out;
  (* src = "../rtl/serv_csr.v:4" *)
  input i_clk;
  (* src = "../rtl/serv_csr.v:8" *)
  input i_cnt0to3;
  (* src = "../rtl/serv_csr.v:9" *)
  input i_cnt3;
  (* src = "../rtl/serv_csr.v:10" *)
  input i_cnt7;
  (* src = "../rtl/serv_csr.v:11" *)
  input i_cnt_done;
  (* src = "../rtl/serv_csr.v:25" *)
  input i_csr_d_sel;
  (* src = "../rtl/serv_csr.v:29" *)
  input i_csr_imm;
  (* src = "../rtl/serv_csr.v:23" *)
  input [1:0] i_csr_source;
  (* src = "../rtl/serv_csr.v:17" *)
  input i_e_op;
  (* src = "../rtl/serv_csr.v:18" *)
  input i_ebreak;
  (* src = "../rtl/serv_csr.v:7" *)
  input i_en;
  (* src = "../rtl/serv_csr.v:6" *)
  input i_init;
  (* src = "../rtl/serv_csr.v:22" *)
  input i_mcause_en;
  (* src = "../rtl/serv_csr.v:19" *)
  input i_mem_cmd;
  (* src = "../rtl/serv_csr.v:12" *)
  input i_mem_op;
  (* src = "../rtl/serv_csr.v:21" *)
  input i_mie_en;
  (* src = "../rtl/serv_csr.v:24" *)
  input i_mret;
  (* src = "../rtl/serv_csr.v:20" *)
  input i_mstatus_en;
  (* src = "../rtl/serv_csr.v:13" *)
  input i_mtip;
  (* src = "../rtl/serv_csr.v:27" *)
  input i_rf_csr_out;
  (* src = "../rtl/serv_csr.v:30" *)
  input i_rs1;
  (* src = "../rtl/serv_csr.v:14" *)
  input i_trap;
  (* src = "../rtl/serv_csr.v:43" *)
  wire mcause31;
  (* src = "../rtl/serv_csr.v:44" *)
  wire [3:0] mcause3_0;
  (* src = "../rtl/serv_csr.v:41" *)
  wire mie_mtie;
  (* src = "../rtl/serv_csr.v:39" *)
  wire mstatus_mie;
  (* src = "../rtl/serv_csr.v:40" *)
  wire mstatus_mpie;
  (* src = "../rtl/serv_csr.v:28" *)
  output o_csr_in;
  (* src = "../rtl/serv_csr.v:15" *)
  output o_new_irq;
  (* src = "../rtl/serv_csr.v:31" *)
  output o_q;
  (* src = "../rtl/serv_csr.v:50" *)
  wire timer_irq_r;
  CLKINHDV0 _39_ (
    .I(i_trap),
    .ZN(_07_)
  );
  CLKINHDV0 _40_ (
    .I(i_mret),
    .ZN(_08_)
  );
  NOR2BHDV0 _41_ (
    .A1(i_cnt0to3),
    .B1(mcause3_0[0]),
    .ZN(_09_)
  );
  NAND3HDV0 _42_ (
    .A1(i_en),
    .A2(i_mcause_en),
    .A3(i_cnt0to3),
    .ZN(_10_)
  );
  CLKNAND2HDV0 _43_ (
    .A1(i_mcause_en),
    .A2(i_cnt_done),
    .ZN(_11_)
  );
  NAND4HDV0 _44_ (
    .A1(i_en),
    .A2(i_mcause_en),
    .A3(i_cnt_done),
    .A4(mcause31),
    .ZN(_12_)
  );
  AOI31HDV0 _45_ (
    .A1(i_cnt3),
    .A2(mstatus_mie),
    .A3(i_mstatus_en),
    .B(i_rf_csr_out),
    .ZN(_13_)
  );
  AOAI211HDV0 _46_ (
    .A1(_10_),
    .A2(_12_),
    .B(_09_),
    .C(_13_),
    .ZN(o_q)
  );
  MUX2NHDV0 _47_ (
    .I0(i_rs1),
    .I1(i_csr_imm),
    .S(i_csr_d_sel),
    .ZN(_14_)
  );
  OA1B2HDV0 _48_ (
    .A1(i_csr_source[0]),
    .A2(i_csr_source[1]),
    .B(_14_),
    .Z(_15_)
  );
  XOR2CHDV0 _49_ (
    .A1(i_csr_source[1]),
    .A2(_14_),
    .Z(_16_)
  );
  OAI22BBHDV0 _50_ (
    .A1(i_csr_source[0]),
    .A2(_16_),
    .B1(_15_),
    .B2(o_q),
    .ZN(_17_)
  );
  CLKINHDV0 _51_ (
    .I(_17_),
    .ZN(o_csr_in)
  );
  NAND2BHDV0 _52_ (
    .A1(i_init),
    .B1(i_cnt_done),
    .ZN(_18_)
  );
  NAND3HDV0 _53_ (
    .A1(i_mtip),
    .A2(mstatus_mie),
    .A3(mie_mtie),
    .ZN(_19_)
  );
  CLKOR2HDV0 _54_ (
    .A1(_18_),
    .A2(_19_),
    .Z(_20_)
  );
  OAI22BBHDV0 _55_ (
    .A1(o_new_irq),
    .A2(_18_),
    .B1(_20_),
    .B2(timer_irq_r),
    .ZN(_05_)
  );
  CLKNAND2HDV0 _56_ (
    .A1(i_cnt_done),
    .A2(i_trap),
    .ZN(_21_)
  );
  AOI221HDV0 _57_ (
    .A1(i_cnt_done),
    .A2(i_trap),
    .B1(i_mstatus_en),
    .B2(i_cnt3),
    .C(i_mret),
    .ZN(_22_)
  );
  CLKNAND2HDV0 _58_ (
    .A1(mstatus_mie),
    .A2(_22_),
    .ZN(_23_)
  );
  NAND2BHDV0 _59_ (
    .A1(mstatus_mpie),
    .B1(i_mret),
    .ZN(_24_)
  );
  NAND3BBHDV0 _60_ (
    .A1(i_trap),
    .A2(_22_),
    .B(_24_),
    .ZN(_25_)
  );
  AOAI211HDV0 _61_ (
    .A1(_08_),
    .A2(_17_),
    .B(_25_),
    .C(_23_),
    .ZN(_03_)
  );
  CLKMUX2HDV0 _62_ (
    .I0(mstatus_mie),
    .I1(mstatus_mpie),
    .S(_21_),
    .Z(_04_)
  );
  AOI21HDV0 _63_ (
    .A1(i_cnt7),
    .A2(i_mie_en),
    .B(mie_mtie),
    .ZN(_26_)
  );
  AOI31HDV0 _64_ (
    .A1(i_cnt7),
    .A2(i_mie_en),
    .A3(_17_),
    .B(_26_),
    .ZN(_02_)
  );
  AND2HDV0 _65_ (
    .A1(o_new_irq),
    .A2(i_trap),
    .Z(_27_)
  );
  AOI31HDV0 _66_ (
    .A1(mcause31),
    .A2(_07_),
    .A3(_11_),
    .B(_27_),
    .ZN(_28_)
  );
  OAI31HDV0 _67_ (
    .A1(i_trap),
    .A2(_11_),
    .A3(_17_),
    .B(_28_),
    .ZN(_00_)
  );
  AO1B2HDV0 _68_ (
    .A1(timer_irq_r),
    .A2(_18_),
    .B(_20_),
    .Z(_06_)
  );
  AND2HDV0 _69_ (
    .A1(_10_),
    .A2(_21_),
    .Z(_29_)
  );
  AOI2XB1HDV0 _70_ (
    .A(_29_),
    .B1(i_e_op),
    .B2(i_ebreak),
    .ZN(_30_)
  );
  NOR2BHDV0 _71_ (
    .A1(_29_),
    .B1(mcause3_0[3]),
    .ZN(_31_)
  );
  OAOI211HDV0 _72_ (
    .A1(i_trap),
    .A2(_17_),
    .B(_30_),
    .C(_31_),
    .ZN(_01_[3])
  );
  AOI211HDV0 _73_ (
    .A1(_07_),
    .A2(mcause3_0[3]),
    .B(i_mem_op),
    .C(o_new_irq),
    .ZN(_32_)
  );
  CLKNAND2HDV0 _74_ (
    .A1(mcause3_0[2]),
    .A2(_29_),
    .ZN(_33_)
  );
  OAI21HDV0 _75_ (
    .A1(_29_),
    .A2(_32_),
    .B(_33_),
    .ZN(_01_[2])
  );
  CLKNOR2HDV2 _76_ (
    .A1(o_new_irq),
    .A2(i_e_op),
    .ZN(_34_)
  );
  AOI22HDV0 _77_ (
    .A1(_07_),
    .A2(mcause3_0[2]),
    .B1(i_mem_cmd),
    .B2(i_mem_op),
    .ZN(_35_)
  );
  CLKNAND2HDV0 _78_ (
    .A1(mcause3_0[1]),
    .A2(_29_),
    .ZN(_36_)
  );
  AOAI211HDV0 _79_ (
    .A1(_34_),
    .A2(_35_),
    .B(_29_),
    .C(_36_),
    .ZN(_01_[1])
  );
  AOI211HDV0 _80_ (
    .A1(_07_),
    .A2(mcause3_0[1]),
    .B(i_e_op),
    .C(o_new_irq),
    .ZN(_37_)
  );
  CLKNAND2HDV0 _81_ (
    .A1(mcause3_0[0]),
    .A2(_29_),
    .ZN(_38_)
  );
  OAI21HDV0 _82_ (
    .A1(_29_),
    .A2(_37_),
    .B(_38_),
    .ZN(_01_[0])
  );
  (* src = "../rtl/serv_csr.v:74" *)
  DQHDV2 _83_ (
    .CK(i_clk),
    .D(_00_),
    .Q(mcause31)
  );
  (* src = "../rtl/serv_csr.v:74" *)
  DQHDV2 _84_ (
    .CK(i_clk),
    .D(_06_),
    .Q(timer_irq_r)
  );
  (* src = "../rtl/serv_csr.v:74" *)
  DQHDV2 _85_ (
    .CK(i_clk),
    .D(_01_[0]),
    .Q(mcause3_0[0])
  );
  (* src = "../rtl/serv_csr.v:74" *)
  DQHDV2 _86_ (
    .CK(i_clk),
    .D(_01_[1]),
    .Q(mcause3_0[1])
  );
  (* src = "../rtl/serv_csr.v:74" *)
  DQHDV2 _87_ (
    .CK(i_clk),
    .D(_01_[2]),
    .Q(mcause3_0[2])
  );
  (* src = "../rtl/serv_csr.v:74" *)
  DQHDV2 _88_ (
    .CK(i_clk),
    .D(_01_[3]),
    .Q(mcause3_0[3])
  );
  (* src = "../rtl/serv_csr.v:74" *)
  DQHDV2 _89_ (
    .CK(i_clk),
    .D(_02_),
    .Q(mie_mtie)
  );
  (* src = "../rtl/serv_csr.v:74" *)
  DQHDV2 _90_ (
    .CK(i_clk),
    .D(_04_),
    .Q(mstatus_mpie)
  );
  (* src = "../rtl/serv_csr.v:74" *)
  DQHDV2 _91_ (
    .CK(i_clk),
    .D(_03_),
    .Q(mstatus_mie)
  );
  (* src = "../rtl/serv_csr.v:74" *)
  DQHDV2 _92_ (
    .CK(i_clk),
    .D(_05_),
    .Q(o_new_irq)
  );
  assign csr_in = o_csr_in;
  assign csr_out = o_q;
endmodule

(* src = "../rtl/serv_decode.v:2" *)
module serv_decode(clk, i_wb_rdt, i_wb_en, o_sh_right, o_bne_or_bge, o_cond_branch, o_e_op, o_ebreak, o_branch_op, o_mem_op, o_shift_op, o_slt_op, o_rd_op, o_bufreg_rs1_en, o_bufreg_imm_en, o_bufreg_clr_lsb, o_bufreg_sh_signed, o_ctrl_jal_or_jalr, o_ctrl_utype, o_ctrl_pc_rel, o_ctrl_mret, o_alu_sub, o_alu_bool_op, o_alu_cmp_eq, o_alu_cmp_sig, o_alu_rd_sel, o_mem_signed, o_mem_word, o_mem_half, o_mem_cmd, o_csr_en, o_csr_addr, o_csr_mstatus_en, o_csr_mie_en, o_csr_mcause_en, o_csr_source, o_csr_d_sel, o_csr_imm_en, o_immdec_ctrl, o_immdec_en, o_op_b_source, o_rd_csr_en, o_rd_alu_en);
  (* src = "../rtl/serv_decode.v:228" *)
  wire [2:0] _00_;
  (* src = "../rtl/serv_decode.v:228" *)
  wire _01_;
  (* src = "../rtl/serv_decode.v:228" *)
  wire _02_;
  (* src = "../rtl/serv_decode.v:228" *)
  wire _03_;
  (* src = "../rtl/serv_decode.v:228" *)
  wire _04_;
  (* src = "../rtl/serv_decode.v:228" *)
  wire _05_;
  (* src = "../rtl/serv_decode.v:228" *)
  wire [4:0] _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  (* src = "../rtl/serv_decode.v:5" *)
  input clk;
  (* src = "../rtl/serv_decode.v:196" *)
  wire [1:0] co_alu_bool_op;
  (* src = "../rtl/serv_decode.v:187" *)
  wire co_alu_cmp_eq;
  (* src = "../rtl/serv_decode.v:189" *)
  wire co_alu_cmp_sig;
  (* src = "../rtl/serv_decode.v:214" *)
  wire [2:0] co_alu_rd_sel;
  (* src = "../rtl/serv_decode.v:148" *)
  wire co_alu_sub;
  (* src = "../rtl/serv_decode.v:110" *)
  wire co_bne_or_bge;
  (* src = "../rtl/serv_decode.v:70" *)
  wire co_branch_op;
  (* src = "../rtl/serv_decode.v:82" *)
  wire co_bufreg_clr_lsb;
  (* src = "../rtl/serv_decode.v:77" *)
  wire co_bufreg_imm_en;
  (* src = "../rtl/serv_decode.v:76" *)
  wire co_bufreg_rs1_en;
  (* src = "../rtl/serv_decode.v:136" *)
  wire co_bufreg_sh_signed;
  (* src = "../rtl/serv_decode.v:87" *)
  wire co_cond_branch;
  (* src = "../rtl/serv_decode.v:185" *)
  wire [1:0] co_csr_addr;
  (* src = "../rtl/serv_decode.v:183" *)
  wire co_csr_d_sel;
  (* src = "../rtl/serv_decode.v:177" *)
  wire co_csr_en;
  (* src = "../rtl/serv_decode.v:184" *)
  wire co_csr_imm_en;
  (* src = "../rtl/serv_decode.v:180" *)
  wire co_csr_mcause_en;
  (* src = "../rtl/serv_decode.v:179" *)
  wire co_csr_mie_en;
  (* src = "../rtl/serv_decode.v:178" *)
  wire co_csr_mstatus_en;
  (* src = "../rtl/serv_decode.v:182" *)
  wire [1:0] co_csr_source;
  (* src = "../rtl/serv_decode.v:90" *)
  wire co_ctrl_jal_or_jalr;
  (* src = "../rtl/serv_decode.v:129" *)
  wire co_ctrl_mret;
  (* src = "../rtl/serv_decode.v:95" *)
  wire co_ctrl_pc_rel;
  (* src = "../rtl/serv_decode.v:89" *)
  wire co_ctrl_utype;
  (* src = "../rtl/serv_decode.v:132" *)
  wire co_e_op;
  (* src = "../rtl/serv_decode.v:124" *)
  wire co_ebreak;
  (* src = "../rtl/serv_decode.v:198" *)
  wire [3:0] co_immdec_ctrl;
  (* src = "../rtl/serv_decode.v:208" *)
  wire [3:0] co_immdec_en;
  (* src = "../rtl/serv_decode.v:191" *)
  wire co_mem_cmd;
  (* src = "../rtl/serv_decode.v:194" *)
  wire co_mem_half;
  (* src = "../rtl/serv_decode.v:69" *)
  wire co_mem_op;
  (* src = "../rtl/serv_decode.v:192" *)
  wire co_mem_signed;
  (* src = "../rtl/serv_decode.v:193" *)
  wire co_mem_word;
  (* src = "../rtl/serv_decode.v:221" *)
  wire co_op_b_source;
  (* src = "../rtl/serv_decode.v:223" *)
  wire co_rd_alu_en;
  (* src = "../rtl/serv_decode.v:175" *)
  wire co_rd_csr_en;
  (* src = "../rtl/serv_decode.v:101" *)
  wire co_rd_op;
  (* src = "../rtl/serv_decode.v:109" *)
  wire co_sh_right;
  (* src = "../rtl/serv_decode.v:116" *)
  wire co_shift_op;
  (* src = "../rtl/serv_decode.v:117" *)
  wire co_slt_op;
  (* src = "../rtl/serv_decode.v:120" *)
  wire csr_op;
  (* src = "../rtl/serv_decode.v:58" *)
  wire [2:0] funct3;
  (* src = "../rtl/serv_decode.v:8" *)
  input i_wb_en;
  (* src = "../rtl/serv_decode.v:7" *)
  input [31:2] i_wb_rdt;
  (* src = "../rtl/serv_decode.v:64" *)
  wire imm30;
  (* src = "../rtl/serv_decode.v:32" *)
  output [1:0] o_alu_bool_op;
  (* src = "../rtl/serv_decode.v:33" *)
  output o_alu_cmp_eq;
  (* src = "../rtl/serv_decode.v:34" *)
  output o_alu_cmp_sig;
  (* src = "../rtl/serv_decode.v:35" *)
  output [2:0] o_alu_rd_sel;
  (* src = "../rtl/serv_decode.v:31" *)
  output o_alu_sub;
  (* src = "../rtl/serv_decode.v:11" *)
  output o_bne_or_bge;
  (* src = "../rtl/serv_decode.v:15" *)
  output o_branch_op;
  (* src = "../rtl/serv_decode.v:23" *)
  output o_bufreg_clr_lsb;
  (* src = "../rtl/serv_decode.v:22" *)
  output o_bufreg_imm_en;
  (* src = "../rtl/serv_decode.v:21" *)
  output o_bufreg_rs1_en;
  (* src = "../rtl/serv_decode.v:24" *)
  output o_bufreg_sh_signed;
  (* src = "../rtl/serv_decode.v:12" *)
  output o_cond_branch;
  (* src = "../rtl/serv_decode.v:43" *)
  output [1:0] o_csr_addr;
  (* src = "../rtl/serv_decode.v:48" *)
  output o_csr_d_sel;
  (* src = "../rtl/serv_decode.v:42" *)
  output o_csr_en;
  (* src = "../rtl/serv_decode.v:49" *)
  output o_csr_imm_en;
  (* src = "../rtl/serv_decode.v:46" *)
  output o_csr_mcause_en;
  (* src = "../rtl/serv_decode.v:45" *)
  output o_csr_mie_en;
  (* src = "../rtl/serv_decode.v:44" *)
  output o_csr_mstatus_en;
  (* src = "../rtl/serv_decode.v:47" *)
  output [1:0] o_csr_source;
  (* src = "../rtl/serv_decode.v:26" *)
  output o_ctrl_jal_or_jalr;
  (* src = "../rtl/serv_decode.v:29" *)
  output o_ctrl_mret;
  (* src = "../rtl/serv_decode.v:28" *)
  output o_ctrl_pc_rel;
  (* src = "../rtl/serv_decode.v:27" *)
  output o_ctrl_utype;
  (* src = "../rtl/serv_decode.v:13" *)
  output o_e_op;
  (* src = "../rtl/serv_decode.v:14" *)
  output o_ebreak;
  (* src = "../rtl/serv_decode.v:51" *)
  output [3:0] o_immdec_ctrl;
  (* src = "../rtl/serv_decode.v:52" *)
  output [3:0] o_immdec_en;
  (* src = "../rtl/serv_decode.v:40" *)
  output o_mem_cmd;
  (* src = "../rtl/serv_decode.v:39" *)
  output o_mem_half;
  (* src = "../rtl/serv_decode.v:16" *)
  output o_mem_op;
  (* src = "../rtl/serv_decode.v:37" *)
  output o_mem_signed;
  (* src = "../rtl/serv_decode.v:38" *)
  output o_mem_word;
  (* src = "../rtl/serv_decode.v:53" *)
  output o_op_b_source;
  (* src = "../rtl/serv_decode.v:55" *)
  output o_rd_alu_en;
  (* src = "../rtl/serv_decode.v:54" *)
  output o_rd_csr_en;
  (* src = "../rtl/serv_decode.v:19" *)
  output o_rd_op;
  (* src = "../rtl/serv_decode.v:10" *)
  output o_sh_right;
  (* src = "../rtl/serv_decode.v:17" *)
  output o_shift_op;
  (* src = "../rtl/serv_decode.v:18" *)
  output o_slt_op;
  (* src = "../rtl/serv_decode.v:59" *)
  wire op20;
  (* src = "../rtl/serv_decode.v:60" *)
  wire op21;
  (* src = "../rtl/serv_decode.v:61" *)
  wire op22;
  (* src = "../rtl/serv_decode.v:62" *)
  wire op26;
  (* src = "../rtl/serv_decode.v:57" *)
  wire [4:0] opcode;
  CLKINHDV0 _20_ (
    .I(opcode[0]),
    .ZN(o_cond_branch)
  );
  CLKINHDV0 _21_ (
    .I(funct3[2]),
    .ZN(o_mem_signed)
  );
  CLKINHDV0 _22_ (
    .I(opcode[2]),
    .ZN(o_bufreg_imm_en)
  );
  CLKINHDV0 _23_ (
    .I(op20),
    .ZN(_15_)
  );
  NOR2BHDV0 _24_ (
    .A1(funct3[1]),
    .B1(funct3[2]),
    .ZN(o_alu_rd_sel[1])
  );
  CLKNOR2HDV2 _25_ (
    .A1(funct3[1]),
    .A2(funct3[2]),
    .ZN(o_alu_cmp_eq)
  );
  NOR4BHDV0 _26_ (
    .A1(opcode[3]),
    .B1(opcode[2]),
    .B2(opcode[0]),
    .B3(opcode[1]),
    .ZN(o_immdec_ctrl[0])
  );
  NOR3HDV0 _27_ (
    .A1(funct3[1]),
    .A2(funct3[2]),
    .A3(funct3[0]),
    .ZN(o_alu_rd_sel[0])
  );
  CLKMUX2HDV0 _28_ (
    .I0(funct3[0]),
    .I1(i_wb_rdt[12]),
    .S(i_wb_en),
    .Z(_00_[0])
  );
  CLKMUX2HDV0 _29_ (
    .I0(funct3[1]),
    .I1(i_wb_rdt[13]),
    .S(i_wb_en),
    .Z(_00_[1])
  );
  CLKNAND2HDV0 _30_ (
    .A1(i_wb_en),
    .A2(i_wb_rdt[14]),
    .ZN(_16_)
  );
  OAI21HDV0 _31_ (
    .A1(o_mem_signed),
    .A2(i_wb_en),
    .B(_16_),
    .ZN(_00_[2])
  );
  CLKNAND2HDV0 _32_ (
    .A1(i_wb_en),
    .A2(i_wb_rdt[20]),
    .ZN(_17_)
  );
  OAI21HDV0 _33_ (
    .A1(i_wb_en),
    .A2(_15_),
    .B(_17_),
    .ZN(_02_)
  );
  CLKNAND2HDV0 _34_ (
    .A1(i_wb_en),
    .A2(i_wb_rdt[2]),
    .ZN(_18_)
  );
  OAI21HDV0 _35_ (
    .A1(o_cond_branch),
    .A2(i_wb_en),
    .B(_18_),
    .ZN(_06_[0])
  );
  CLKMUX2HDV0 _36_ (
    .I0(opcode[1]),
    .I1(i_wb_rdt[3]),
    .S(i_wb_en),
    .Z(_06_[1])
  );
  CLKNAND2HDV0 _37_ (
    .A1(i_wb_en),
    .A2(i_wb_rdt[4]),
    .ZN(_19_)
  );
  OAI21HDV0 _38_ (
    .A1(o_bufreg_imm_en),
    .A2(i_wb_en),
    .B(_19_),
    .ZN(_06_[2])
  );
  CLKMUX2HDV0 _39_ (
    .I0(opcode[3]),
    .I1(i_wb_rdt[5]),
    .S(i_wb_en),
    .Z(_06_[3])
  );
  CLKMUX2HDV0 _40_ (
    .I0(opcode[4]),
    .I1(i_wb_rdt[6]),
    .S(i_wb_en),
    .Z(_06_[4])
  );
  CLKMUX2HDV0 _41_ (
    .I0(op22),
    .I1(i_wb_rdt[22]),
    .S(i_wb_en),
    .Z(_04_)
  );
  CLKMUX2HDV0 _42_ (
    .I0(op26),
    .I1(i_wb_rdt[26]),
    .S(i_wb_en),
    .Z(_05_)
  );
  CLKMUX2HDV0 _43_ (
    .I0(op21),
    .I1(i_wb_rdt[21]),
    .S(i_wb_en),
    .Z(_03_)
  );
  CLKMUX2HDV0 _44_ (
    .I0(imm30),
    .I1(i_wb_rdt[30]),
    .S(i_wb_en),
    .Z(_01_)
  );
  OAI21HDV0 _45_ (
    .A1(funct3[2]),
    .A2(funct3[0]),
    .B(funct3[1]),
    .ZN(o_alu_cmp_sig)
  );
  AND2HDV0 _46_ (
    .A1(opcode[0]),
    .A2(opcode[4]),
    .Z(o_ctrl_jal_or_jalr)
  );
  CLKNOR2HDV2 _47_ (
    .A1(opcode[0]),
    .A2(opcode[3]),
    .ZN(_07_)
  );
  NOR3HDV0 _48_ (
    .A1(opcode[2]),
    .A2(o_ctrl_jal_or_jalr),
    .A3(_07_),
    .ZN(o_immdec_en[0])
  );
  OR3HDV2 _49_ (
    .A1(opcode[2]),
    .A2(o_ctrl_jal_or_jalr),
    .A3(_07_),
    .Z(o_rd_op)
  );
  NOR3HDV0 _50_ (
    .A1(opcode[0]),
    .A2(opcode[2]),
    .A3(opcode[4]),
    .ZN(o_mem_op)
  );
  AOI22BBHDV0 _51_ (
    .A1(opcode[3]),
    .A2(opcode[4]),
    .B1(opcode[0]),
    .B2(opcode[1]),
    .ZN(_08_)
  );
  OAI31HDV0 _52_ (
    .A1(opcode[0]),
    .A2(opcode[1]),
    .A3(opcode[2]),
    .B(_08_),
    .ZN(o_ctrl_pc_rel)
  );
  NOR2BHDV0 _53_ (
    .A1(opcode[4]),
    .B1(opcode[2]),
    .ZN(o_branch_op)
  );
  NOR2BHDV0 _54_ (
    .A1(opcode[4]),
    .B1(opcode[0]),
    .ZN(o_immdec_ctrl[2])
  );
  AND2HDV0 _55_ (
    .A1(opcode[1]),
    .A2(opcode[4]),
    .Z(_09_)
  );
  CLKNOR2HDV2 _56_ (
    .A1(o_immdec_ctrl[2]),
    .A2(_09_),
    .ZN(o_bufreg_rs1_en)
  );
  AOI22BBHDV0 _57_ (
    .A1(o_immdec_ctrl[2]),
    .A2(_09_),
    .B1(o_cond_branch),
    .B2(opcode[1]),
    .ZN(o_bufreg_clr_lsb)
  );
  CLKNAND2HDV0 _58_ (
    .A1(opcode[0]),
    .A2(opcode[2]),
    .ZN(_10_)
  );
  CLKNOR2HDV2 _59_ (
    .A1(opcode[4]),
    .A2(_10_),
    .ZN(o_ctrl_utype)
  );
  NOR3BHDV0 _60_ (
    .A1(opcode[2]),
    .B1(opcode[4]),
    .B2(opcode[0]),
    .ZN(o_rd_alu_en)
  );
  NOR3BBHDV0 _61_ (
    .A1(funct3[0]),
    .A2(o_rd_alu_en),
    .B(funct3[1]),
    .ZN(o_shift_op)
  );
  AND2HDV0 _62_ (
    .A1(o_alu_rd_sel[1]),
    .A2(o_rd_alu_en),
    .Z(o_slt_op)
  );
  CLKNAND2HDV0 _63_ (
    .A1(opcode[2]),
    .A2(opcode[4]),
    .ZN(_11_)
  );
  CLKNOR2HDV2 _64_ (
    .A1(o_alu_rd_sel[0]),
    .A2(_11_),
    .ZN(o_rd_csr_en)
  );
  NOR3BBHDV0 _65_ (
    .A1(op21),
    .A2(o_alu_rd_sel[0]),
    .B(_11_),
    .ZN(o_ctrl_mret)
  );
  NOR3BHDV0 _66_ (
    .A1(o_alu_rd_sel[0]),
    .B1(_11_),
    .B2(op21),
    .ZN(o_e_op)
  );
  NAND2BHDV0 _67_ (
    .A1(op20),
    .B1(op22),
    .ZN(_12_)
  );
  NOR4HDV0 _68_ (
    .A1(op26),
    .A2(o_alu_rd_sel[0]),
    .A3(_11_),
    .A4(_12_),
    .ZN(o_csr_mie_en)
  );
  AOI211HDV0 _69_ (
    .A1(opcode[3]),
    .A2(imm30),
    .B(opcode[4]),
    .C(funct3[1]),
    .ZN(_13_)
  );
  NAND2BHDV0 _70_ (
    .A1(funct3[0]),
    .B1(_13_),
    .ZN(o_alu_sub)
  );
  NAND2BHDV0 _71_ (
    .A1(op21),
    .B1(op26),
    .ZN(o_csr_addr[0])
  );
  AOI211HDV0 _72_ (
    .A1(_15_),
    .A2(o_csr_addr[0]),
    .B(_11_),
    .C(o_alu_rd_sel[0]),
    .ZN(o_csr_en)
  );
  NOR4HDV0 _73_ (
    .A1(op22),
    .A2(op26),
    .A3(o_alu_rd_sel[0]),
    .A4(_11_),
    .ZN(o_csr_mstatus_en)
  );
  NOR4BHDV0 _74_ (
    .A1(op21),
    .B1(o_alu_rd_sel[0]),
    .B2(_11_),
    .B3(op20),
    .ZN(o_csr_mcause_en)
  );
  CLKNOR2HDV2 _75_ (
    .A1(o_mem_signed),
    .A2(_11_),
    .ZN(o_csr_imm_en)
  );
  AND2HDV0 _76_ (
    .A1(op20),
    .A2(op26),
    .Z(o_csr_addr[1])
  );
  AOI21HDV0 _77_ (
    .A1(opcode[0]),
    .A2(opcode[2]),
    .B(opcode[1]),
    .ZN(o_immdec_ctrl[1])
  );
  OR4HDV0 _78_ (
    .A1(o_cond_branch),
    .A2(opcode[3]),
    .A3(opcode[2]),
    .A4(opcode[4]),
    .Z(o_immdec_en[3])
  );
  NAND3HDV0 _79_ (
    .A1(o_cond_branch),
    .A2(opcode[3]),
    .A3(_11_),
    .ZN(o_immdec_en[2])
  );
  NAND2BHDV0 _80_ (
    .A1(opcode[2]),
    .B1(opcode[1]),
    .ZN(_14_)
  );
  OAI211HDV0 _81_ (
    .A1(o_mem_signed),
    .A2(_11_),
    .B(_14_),
    .C(_10_),
    .ZN(o_immdec_en[1])
  );
  (* src = "../rtl/serv_decode.v:228" *)
  DQHDV2 _82_ (
    .CK(clk),
    .D(_01_),
    .Q(imm30)
  );
  (* src = "../rtl/serv_decode.v:228" *)
  DQHDV2 _83_ (
    .CK(clk),
    .D(_05_),
    .Q(op26)
  );
  (* src = "../rtl/serv_decode.v:228" *)
  DQHDV2 _84_ (
    .CK(clk),
    .D(_04_),
    .Q(op22)
  );
  (* src = "../rtl/serv_decode.v:228" *)
  DQHDV2 _85_ (
    .CK(clk),
    .D(_03_),
    .Q(op21)
  );
  (* src = "../rtl/serv_decode.v:228" *)
  DQHDV2 _86_ (
    .CK(clk),
    .D(_02_),
    .Q(op20)
  );
  (* src = "../rtl/serv_decode.v:228" *)
  DQHDV2 _87_ (
    .CK(clk),
    .D(_00_[0]),
    .Q(funct3[0])
  );
  (* src = "../rtl/serv_decode.v:228" *)
  DQHDV2 _88_ (
    .CK(clk),
    .D(_00_[1]),
    .Q(funct3[1])
  );
  (* src = "../rtl/serv_decode.v:228" *)
  DQHDV2 _89_ (
    .CK(clk),
    .D(_00_[2]),
    .Q(funct3[2])
  );
  (* src = "../rtl/serv_decode.v:228" *)
  DQHDV2 _90_ (
    .CK(clk),
    .D(_06_[0]),
    .Q(opcode[0])
  );
  (* src = "../rtl/serv_decode.v:228" *)
  DQHDV2 _91_ (
    .CK(clk),
    .D(_06_[1]),
    .Q(opcode[1])
  );
  (* src = "../rtl/serv_decode.v:228" *)
  DQHDV2 _92_ (
    .CK(clk),
    .D(_06_[2]),
    .Q(opcode[2])
  );
  (* src = "../rtl/serv_decode.v:228" *)
  DQHDV2 _93_ (
    .CK(clk),
    .D(_06_[3]),
    .Q(opcode[3])
  );
  (* src = "../rtl/serv_decode.v:228" *)
  DQHDV2 _94_ (
    .CK(clk),
    .D(_06_[4]),
    .Q(opcode[4])
  );
  assign co_alu_bool_op = funct3[1:0];
  assign co_alu_cmp_eq = o_alu_cmp_eq;
  assign co_alu_cmp_sig = o_alu_cmp_sig;
  assign co_alu_rd_sel = { funct3[2], o_alu_rd_sel[1:0] };
  assign co_alu_sub = o_alu_sub;
  assign co_bne_or_bge = funct3[0];
  assign co_branch_op = o_branch_op;
  assign co_bufreg_clr_lsb = o_bufreg_clr_lsb;
  assign co_bufreg_imm_en = o_bufreg_imm_en;
  assign co_bufreg_rs1_en = o_bufreg_rs1_en;
  assign co_bufreg_sh_signed = imm30;
  assign co_cond_branch = o_cond_branch;
  assign co_csr_addr = o_csr_addr;
  assign co_csr_d_sel = funct3[2];
  assign co_csr_en = o_csr_en;
  assign co_csr_imm_en = o_csr_imm_en;
  assign co_csr_mcause_en = o_csr_mcause_en;
  assign co_csr_mie_en = o_csr_mie_en;
  assign co_csr_mstatus_en = o_csr_mstatus_en;
  assign co_csr_source = funct3[1:0];
  assign co_ctrl_jal_or_jalr = o_ctrl_jal_or_jalr;
  assign co_ctrl_mret = o_ctrl_mret;
  assign co_ctrl_pc_rel = o_ctrl_pc_rel;
  assign co_ctrl_utype = o_ctrl_utype;
  assign co_e_op = o_e_op;
  assign co_ebreak = op20;
  assign co_immdec_ctrl = { opcode[4], o_immdec_ctrl[2:0] };
  assign co_immdec_en = o_immdec_en;
  assign co_mem_cmd = opcode[3];
  assign co_mem_half = funct3[0];
  assign co_mem_op = o_mem_op;
  assign co_mem_signed = o_mem_signed;
  assign co_mem_word = funct3[1];
  assign co_op_b_source = opcode[3];
  assign co_rd_alu_en = o_rd_alu_en;
  assign co_rd_csr_en = o_rd_csr_en;
  assign co_rd_op = o_rd_op;
  assign co_sh_right = funct3[2];
  assign co_shift_op = o_shift_op;
  assign co_slt_op = o_slt_op;
  assign csr_op = o_rd_csr_en;
  assign o_alu_bool_op = funct3[1:0];
  assign o_alu_rd_sel[2] = funct3[2];
  assign o_bne_or_bge = funct3[0];
  assign o_bufreg_sh_signed = imm30;
  assign o_csr_d_sel = funct3[2];
  assign o_csr_source = funct3[1:0];
  assign o_ebreak = op20;
  assign o_immdec_ctrl[3] = opcode[4];
  assign o_mem_cmd = opcode[3];
  assign o_mem_half = funct3[0];
  assign o_mem_word = funct3[1];
  assign o_op_b_source = opcode[3];
  assign o_sh_right = funct3[2];
endmodule

(* src = "../rtl/serv_immdec.v:2" *)
module serv_immdec(i_clk, i_cnt_en, i_cnt_done, i_immdec_en, i_csr_imm_en, i_ctrl, o_rd_addr, o_rs1_addr, o_rs2_addr, o_csr_imm, o_imm, i_wb_en, i_wb_rdt);
  (* src = "../rtl/serv_immdec.v:40" *)
  wire [4:0] _00_;
  (* src = "../rtl/serv_immdec.v:40" *)
  wire [8:0] _01_;
  (* src = "../rtl/serv_immdec.v:40" *)
  wire [4:0] _02_;
  (* src = "../rtl/serv_immdec.v:40" *)
  wire [5:0] _03_;
  (* src = "../rtl/serv_immdec.v:40" *)
  wire _04_;
  (* src = "../rtl/serv_immdec.v:40" *)
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  (* src = "../rtl/serv_immdec.v:5" *)
  input i_clk;
  (* src = "../rtl/serv_immdec.v:8" *)
  input i_cnt_done;
  (* src = "../rtl/serv_immdec.v:7" *)
  input i_cnt_en;
  (* src = "../rtl/serv_immdec.v:11" *)
  input i_csr_imm_en;
  (* src = "../rtl/serv_immdec.v:12" *)
  input [3:0] i_ctrl;
  (* src = "../rtl/serv_immdec.v:10" *)
  input [3:0] i_immdec_en;
  (* src = "../rtl/serv_immdec.v:20" *)
  input i_wb_en;
  (* src = "../rtl/serv_immdec.v:21" *)
  input [31:7] i_wb_rdt;
  (* src = "../rtl/serv_immdec.v:29" *)
  wire [4:0] imm11_7;
  (* src = "../rtl/serv_immdec.v:25" *)
  wire [8:0] imm19_12_20;
  (* src = "../rtl/serv_immdec.v:28" *)
  wire [4:0] imm24_20;
  (* src = "../rtl/serv_immdec.v:27" *)
  wire [5:0] imm30_25;
  (* src = "../rtl/serv_immdec.v:26" *)
  wire imm7;
  (* src = "../rtl/serv_immdec.v:17" *)
  output o_csr_imm;
  (* src = "../rtl/serv_immdec.v:18" *)
  output o_imm;
  (* src = "../rtl/serv_immdec.v:13" *)
  output [4:0] o_rd_addr;
  (* src = "../rtl/serv_immdec.v:14" *)
  output [4:0] o_rs1_addr;
  (* src = "../rtl/serv_immdec.v:15" *)
  output [4:0] o_rs2_addr;
  (* src = "../rtl/serv_immdec.v:23" *)
  wire signbit;
  CLKINHDV0 _15_ (
    .I(signbit),
    .ZN(_13_)
  );
  CLKNAND2HDV0 _16_ (
    .A1(i_cnt_en),
    .A2(i_immdec_en[1]),
    .ZN(_14_)
  );
  MUX3HDV0 _17_ (
    .I0(imm19_12_20[1]),
    .I1(imm19_12_20[0]),
    .I2(i_wb_rdt[20]),
    .S0(_14_),
    .S1(i_wb_en),
    .Z(_01_[0])
  );
  MUX3HDV0 _18_ (
    .I0(imm19_12_20[2]),
    .I1(imm19_12_20[1]),
    .I2(i_wb_rdt[12]),
    .S0(_14_),
    .S1(i_wb_en),
    .Z(_01_[1])
  );
  MUX3HDV0 _19_ (
    .I0(imm19_12_20[3]),
    .I1(imm19_12_20[2]),
    .I2(i_wb_rdt[13]),
    .S0(_14_),
    .S1(i_wb_en),
    .Z(_01_[2])
  );
  MUX3HDV0 _20_ (
    .I0(imm19_12_20[4]),
    .I1(imm19_12_20[3]),
    .I2(i_wb_rdt[14]),
    .S0(_14_),
    .S1(i_wb_en),
    .Z(_01_[3])
  );
  MUX3HDV0 _21_ (
    .I0(imm19_12_20[5]),
    .I1(imm19_12_20[4]),
    .I2(i_wb_rdt[15]),
    .S0(_14_),
    .S1(i_wb_en),
    .Z(_01_[4])
  );
  MUX3HDV0 _22_ (
    .I0(imm19_12_20[6]),
    .I1(imm19_12_20[5]),
    .I2(i_wb_rdt[16]),
    .S0(_14_),
    .S1(i_wb_en),
    .Z(_01_[5])
  );
  MUX3HDV0 _23_ (
    .I0(imm19_12_20[7]),
    .I1(imm19_12_20[6]),
    .I2(i_wb_rdt[17]),
    .S0(_14_),
    .S1(i_wb_en),
    .Z(_01_[6])
  );
  MUX3HDV0 _24_ (
    .I0(imm19_12_20[8]),
    .I1(imm19_12_20[7]),
    .I2(i_wb_rdt[18]),
    .S0(_14_),
    .S1(i_wb_en),
    .Z(_01_[7])
  );
  CLKMUX2HDV0 _25_ (
    .I0(imm24_20[0]),
    .I1(signbit),
    .S(i_ctrl[3]),
    .Z(_06_)
  );
  MUX3HDV0 _26_ (
    .I0(_06_),
    .I1(imm19_12_20[8]),
    .I2(i_wb_rdt[19]),
    .S0(_14_),
    .S1(i_wb_en),
    .Z(_01_[8])
  );
  MUX3HDV0 _27_ (
    .I0(imm7),
    .I1(signbit),
    .I2(i_wb_rdt[7]),
    .S0(i_cnt_en),
    .S1(i_wb_en),
    .Z(_04_)
  );
  CLKNAND2HDV0 _28_ (
    .A1(i_cnt_en),
    .A2(i_immdec_en[3]),
    .ZN(_07_)
  );
  MUX3HDV0 _29_ (
    .I0(imm30_25[1]),
    .I1(imm30_25[0]),
    .I2(i_wb_rdt[25]),
    .S0(_07_),
    .S1(i_wb_en),
    .Z(_03_[0])
  );
  MUX3HDV0 _30_ (
    .I0(imm30_25[2]),
    .I1(imm30_25[1]),
    .I2(i_wb_rdt[26]),
    .S0(_07_),
    .S1(i_wb_en),
    .Z(_03_[1])
  );
  MUX3HDV0 _31_ (
    .I0(imm30_25[3]),
    .I1(imm30_25[2]),
    .I2(i_wb_rdt[27]),
    .S0(_07_),
    .S1(i_wb_en),
    .Z(_03_[2])
  );
  MUX3HDV0 _32_ (
    .I0(imm30_25[4]),
    .I1(imm30_25[3]),
    .I2(i_wb_rdt[28]),
    .S0(_07_),
    .S1(i_wb_en),
    .Z(_03_[3])
  );
  MUX3HDV0 _33_ (
    .I0(imm30_25[5]),
    .I1(imm30_25[4]),
    .I2(i_wb_rdt[29]),
    .S0(_07_),
    .S1(i_wb_en),
    .Z(_03_[4])
  );
  MUX3HDV0 _34_ (
    .I0(imm19_12_20[0]),
    .I1(signbit),
    .I2(imm7),
    .S0(i_ctrl[1]),
    .S1(i_ctrl[2]),
    .Z(_08_)
  );
  MUX3HDV0 _35_ (
    .I0(_08_),
    .I1(imm30_25[5]),
    .I2(i_wb_rdt[30]),
    .S0(_07_),
    .S1(i_wb_en),
    .Z(_03_[5])
  );
  AND2HDV0 _36_ (
    .A1(i_cnt_en),
    .A2(i_immdec_en[2]),
    .Z(_09_)
  );
  MUX3HDV0 _37_ (
    .I0(imm24_20[0]),
    .I1(imm24_20[1]),
    .I2(i_wb_rdt[20]),
    .S0(_09_),
    .S1(i_wb_en),
    .Z(_02_[0])
  );
  MUX3HDV0 _38_ (
    .I0(imm24_20[1]),
    .I1(imm24_20[2]),
    .I2(i_wb_rdt[21]),
    .S0(_09_),
    .S1(i_wb_en),
    .Z(_02_[1])
  );
  MUX3HDV0 _39_ (
    .I0(imm24_20[2]),
    .I1(imm24_20[3]),
    .I2(i_wb_rdt[22]),
    .S0(_09_),
    .S1(i_wb_en),
    .Z(_02_[2])
  );
  MUX3HDV0 _40_ (
    .I0(imm24_20[3]),
    .I1(imm24_20[4]),
    .I2(i_wb_rdt[23]),
    .S0(_09_),
    .S1(i_wb_en),
    .Z(_02_[3])
  );
  MUX3HDV0 _41_ (
    .I0(imm24_20[4]),
    .I1(imm30_25[0]),
    .I2(i_wb_rdt[24]),
    .S0(_09_),
    .S1(i_wb_en),
    .Z(_02_[4])
  );
  CLKNAND2HDV0 _42_ (
    .A1(i_wb_en),
    .A2(i_wb_rdt[31]),
    .ZN(_10_)
  );
  OAI22HDV0 _43_ (
    .A1(i_wb_en),
    .A2(_13_),
    .B1(i_csr_imm_en),
    .B2(_10_),
    .ZN(_05_)
  );
  CLKNAND2HDV0 _44_ (
    .A1(i_cnt_en),
    .A2(i_immdec_en[0]),
    .ZN(_11_)
  );
  MUX3HDV0 _45_ (
    .I0(imm11_7[1]),
    .I1(imm11_7[0]),
    .I2(i_wb_rdt[7]),
    .S0(_11_),
    .S1(i_wb_en),
    .Z(_00_[0])
  );
  MUX3HDV0 _46_ (
    .I0(imm11_7[2]),
    .I1(imm11_7[1]),
    .I2(i_wb_rdt[8]),
    .S0(_11_),
    .S1(i_wb_en),
    .Z(_00_[1])
  );
  MUX3HDV0 _47_ (
    .I0(imm11_7[3]),
    .I1(imm11_7[2]),
    .I2(i_wb_rdt[9]),
    .S0(_11_),
    .S1(i_wb_en),
    .Z(_00_[2])
  );
  MUX3HDV0 _48_ (
    .I0(imm11_7[4]),
    .I1(imm11_7[3]),
    .I2(i_wb_rdt[10]),
    .S0(_11_),
    .S1(i_wb_en),
    .Z(_00_[3])
  );
  MUX3HDV0 _49_ (
    .I0(imm30_25[0]),
    .I1(imm11_7[4]),
    .I2(i_wb_rdt[11]),
    .S0(_11_),
    .S1(i_wb_en),
    .Z(_00_[4])
  );
  MUX2NHDV0 _50_ (
    .I0(imm24_20[0]),
    .I1(imm11_7[0]),
    .S(i_ctrl[0]),
    .ZN(_12_)
  );
  MUX2NHDV0 _51_ (
    .I0(_12_),
    .I1(_13_),
    .S(i_cnt_done),
    .ZN(o_imm)
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _52_ (
    .CK(i_clk),
    .D(_04_),
    .Q(imm7)
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _53_ (
    .CK(i_clk),
    .D(_00_[0]),
    .Q(imm11_7[0])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _54_ (
    .CK(i_clk),
    .D(_00_[1]),
    .Q(imm11_7[1])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _55_ (
    .CK(i_clk),
    .D(_00_[2]),
    .Q(imm11_7[2])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _56_ (
    .CK(i_clk),
    .D(_00_[3]),
    .Q(imm11_7[3])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _57_ (
    .CK(i_clk),
    .D(_00_[4]),
    .Q(imm11_7[4])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _58_ (
    .CK(i_clk),
    .D(_02_[0]),
    .Q(imm24_20[0])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _59_ (
    .CK(i_clk),
    .D(_02_[1]),
    .Q(imm24_20[1])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _60_ (
    .CK(i_clk),
    .D(_02_[2]),
    .Q(imm24_20[2])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _61_ (
    .CK(i_clk),
    .D(_02_[3]),
    .Q(imm24_20[3])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _62_ (
    .CK(i_clk),
    .D(_02_[4]),
    .Q(imm24_20[4])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _63_ (
    .CK(i_clk),
    .D(_03_[0]),
    .Q(imm30_25[0])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _64_ (
    .CK(i_clk),
    .D(_03_[1]),
    .Q(imm30_25[1])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _65_ (
    .CK(i_clk),
    .D(_03_[2]),
    .Q(imm30_25[2])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _66_ (
    .CK(i_clk),
    .D(_03_[3]),
    .Q(imm30_25[3])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _67_ (
    .CK(i_clk),
    .D(_03_[4]),
    .Q(imm30_25[4])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _68_ (
    .CK(i_clk),
    .D(_03_[5]),
    .Q(imm30_25[5])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _69_ (
    .CK(i_clk),
    .D(_01_[0]),
    .Q(imm19_12_20[0])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _70_ (
    .CK(i_clk),
    .D(_01_[1]),
    .Q(imm19_12_20[1])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _71_ (
    .CK(i_clk),
    .D(_01_[2]),
    .Q(imm19_12_20[2])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _72_ (
    .CK(i_clk),
    .D(_01_[3]),
    .Q(imm19_12_20[3])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _73_ (
    .CK(i_clk),
    .D(_01_[4]),
    .Q(imm19_12_20[4])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _74_ (
    .CK(i_clk),
    .D(_01_[5]),
    .Q(imm19_12_20[5])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _75_ (
    .CK(i_clk),
    .D(_01_[6]),
    .Q(imm19_12_20[6])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _76_ (
    .CK(i_clk),
    .D(_01_[7]),
    .Q(imm19_12_20[7])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _77_ (
    .CK(i_clk),
    .D(_01_[8]),
    .Q(imm19_12_20[8])
  );
  (* src = "../rtl/serv_immdec.v:40" *)
  DQHDV2 _78_ (
    .CK(i_clk),
    .D(_05_),
    .Q(signbit)
  );
  assign o_csr_imm = imm19_12_20[4];
  assign o_rd_addr = imm11_7;
  assign o_rs1_addr = imm19_12_20[8:4];
  assign o_rs2_addr = imm24_20;
endmodule

(* dynports =  1  *)
(* top =  1  *)
(* src = "../rtl/serv_top.v:3" *)
module serv_top(clk, i_rst, i_timer_irq, o_rf_rreq, o_rf_wreq, i_rf_ready, o_wreg0, o_wreg1, o_wen0, o_wen1, o_wdata0, o_wdata1, o_rreg0, o_rreg1, i_rdata0, i_rdata1, o_ibus_adr, o_ibus_cyc, i_ibus_rdt, i_ibus_ack, o_dbus_adr, o_dbus_dat, o_dbus_sel, o_dbus_we, o_dbus_cyc, i_dbus_rdt, i_dbus_ack);
  (* src = "../rtl/serv_top.v:320" *)
  wire _0_;
  (* src = "../rtl/serv_top.v:115" *)
  wire [1:0] alu_bool_op;
  (* src = "../rtl/serv_top.v:118" *)
  wire alu_cmp;
  (* src = "../rtl/serv_top.v:116" *)
  wire alu_cmp_eq;
  (* src = "../rtl/serv_top.v:117" *)
  wire alu_cmp_sig;
  (* src = "../rtl/serv_top.v:82" *)
  wire alu_rd;
  (* src = "../rtl/serv_top.v:119" *)
  wire [2:0] alu_rd_sel;
  (* src = "../rtl/serv_top.v:114" *)
  wire alu_sub;
  (* src = "../rtl/serv_top.v:136" *)
  wire bad_pc;
  (* src = "../rtl/serv_top.v:69" *)
  wire bne_or_bge;
  (* src = "../rtl/serv_top.v:73" *)
  wire branch_op;
  (* src = "../rtl/serv_top.v:111" *)
  wire bufreg_clr_lsb;
  (* src = "../rtl/serv_top.v:107" *)
  wire bufreg_en;
  (* src = "../rtl/serv_top.v:110" *)
  wire bufreg_imm_en;
  (* src = "../rtl/serv_top.v:112" *)
  wire bufreg_q;
  (* src = "../rtl/serv_top.v:109" *)
  wire bufreg_rs1_en;
  (* src = "../rtl/serv_top.v:108" *)
  wire bufreg_sh_signed;
  (* src = "../rtl/serv_top.v:8" *)
  input clk;
  (* src = "../rtl/serv_top.v:99" *)
  wire cnt0;
  (* src = "../rtl/serv_top.v:97" *)
  wire cnt0to3;
  (* src = "../rtl/serv_top.v:100" *)
  wire cnt1;
  (* src = "../rtl/serv_top.v:98" *)
  wire cnt12to31;
  (* src = "../rtl/serv_top.v:101" *)
  wire cnt2;
  (* src = "../rtl/serv_top.v:102" *)
  wire cnt3;
  (* src = "../rtl/serv_top.v:103" *)
  wire cnt7;
  (* src = "../rtl/serv_top.v:105" *)
  wire cnt_done;
  (* src = "../rtl/serv_top.v:96" *)
  wire cnt_en;
  (* src = "../rtl/serv_top.v:70" *)
  wire cond_branch;
  (* src = "../rtl/serv_top.v:145" *)
  wire [1:0] csr_addr;
  (* src = "../rtl/serv_top.v:143" *)
  wire csr_d_sel;
  (* src = "../rtl/serv_top.v:144" *)
  wire csr_en;
  (* src = "../rtl/serv_top.v:142" *)
  wire csr_imm;
  (* src = "../rtl/serv_top.v:147" *)
  wire csr_imm_en;
  (* src = "../rtl/serv_top.v:148" *)
  wire csr_in;
  (* src = "../rtl/serv_top.v:140" *)
  wire csr_mcause_en;
  (* src = "../rtl/serv_top.v:139" *)
  wire csr_mie_en;
  (* src = "../rtl/serv_top.v:138" *)
  wire csr_mstatus_en;
  (* src = "../rtl/serv_top.v:146" *)
  wire csr_pc;
  (* src = "../rtl/serv_top.v:84" *)
  wire csr_rd;
  (* src = "../rtl/serv_top.v:141" *)
  wire [1:0] csr_source;
  (* src = "../rtl/serv_top.v:86" *)
  wire ctrl_pc_en;
  (* src = "../rtl/serv_top.v:81" *)
  wire ctrl_rd;
  (* src = "../rtl/serv_top.v:71" *)
  wire e_op;
  (* src = "../rtl/serv_top.v:72" *)
  wire ebreak;
  (* src = "../rtl/serv_top.v:59" *)
  input i_dbus_ack;
  (* src = "../rtl/serv_top.v:58" *)
  input [31:0] i_dbus_rdt;
  (* src = "../rtl/serv_top.v:52" *)
  input i_ibus_ack;
  (* src = "../rtl/serv_top.v:51" *)
  input [31:0] i_ibus_rdt;
  (* src = "../rtl/serv_top.v:46" *)
  input i_rdata0;
  (* src = "../rtl/serv_top.v:47" *)
  input i_rdata1;
  (* src = "../rtl/serv_top.v:37" *)
  input i_rf_ready;
  (* src = "../rtl/serv_top.v:9" *)
  input i_rst;
  (* src = "../rtl/serv_top.v:10" *)
  input i_timer_irq;
  (* src = "../rtl/serv_top.v:91" *)
  wire imm;
  (* src = "../rtl/serv_top.v:65" *)
  wire [3:0] immdec_ctrl;
  (* src = "../rtl/serv_top.v:66" *)
  wire [3:0] immdec_en;
  (* src = "../rtl/serv_top.v:95" *)
  wire init;
  (* src = "../rtl/serv_top.v:88" *)
  wire jal_or_jalr;
  (* src = "../rtl/serv_top.v:87" *)
  wire jump;
  (* src = "../rtl/serv_top.v:153" *)
  wire [1:0] lsb;
  (* src = "../rtl/serv_top.v:130" *)
  wire [1:0] mem_bytecnt;
  (* src = "../rtl/serv_top.v:129" *)
  wire mem_half;
  (* src = "../rtl/serv_top.v:134" *)
  wire mem_misalign;
  (* src = "../rtl/serv_top.v:74" *)
  wire mem_op;
  (* src = "../rtl/serv_top.v:83" *)
  wire mem_rd;
  (* src = "../rtl/serv_top.v:131" *)
  wire mem_sh_done;
  (* src = "../rtl/serv_top.v:132" *)
  wire mem_sh_done_r;
  (* src = "../rtl/serv_top.v:127" *)
  wire mem_signed;
  (* src = "../rtl/serv_top.v:128" *)
  wire mem_word;
  (* src = "../rtl/serv_top.v:90" *)
  wire mret;
  (* src = "../rtl/serv_top.v:151" *)
  wire new_irq;
  (* src = "../rtl/serv_top.v:53" *)
  output [31:0] o_dbus_adr;
  (* src = "../rtl/serv_top.v:57" *)
  output o_dbus_cyc;
  (* src = "../rtl/serv_top.v:54" *)
  output [31:0] o_dbus_dat;
  (* src = "../rtl/serv_top.v:55" *)
  output [3:0] o_dbus_sel;
  (* src = "../rtl/serv_top.v:56" *)
  output o_dbus_we;
  (* src = "../rtl/serv_top.v:49" *)
  output [31:0] o_ibus_adr;
  (* src = "../rtl/serv_top.v:50" *)
  output o_ibus_cyc;
  (* src = "../rtl/serv_top.v:35" *)
  output o_rf_rreq;
  (* src = "../rtl/serv_top.v:36" *)
  output o_rf_wreq;
  (* src = "../rtl/serv_top.v:44" *)
  output [5:0] o_rreg0;
  (* src = "../rtl/serv_top.v:45" *)
  output [5:0] o_rreg1;
  (* src = "../rtl/serv_top.v:42" *)
  output o_wdata0;
  (* src = "../rtl/serv_top.v:43" *)
  output o_wdata1;
  (* src = "../rtl/serv_top.v:40" *)
  output o_wen0;
  (* src = "../rtl/serv_top.v:41" *)
  output o_wen1;
  (* src = "../rtl/serv_top.v:38" *)
  output [5:0] o_wreg0;
  (* src = "../rtl/serv_top.v:39" *)
  output [5:0] o_wreg1;
  (* src = "../rtl/serv_top.v:155" *)
  wire op_b;
  (* src = "../rtl/serv_top.v:125" *)
  wire op_b_source;
  (* src = "../rtl/serv_top.v:93" *)
  wire pc_rel;
  (* src = "../rtl/serv_top.v:61" *)
  wire [4:0] rd_addr;
  (* src = "../rtl/serv_top.v:79" *)
  wire rd_alu_en;
  (* src = "../rtl/serv_top.v:80" *)
  wire rd_csr_en;
  (* src = "../rtl/serv_top.v:123" *)
  wire rd_en;
  (* src = "../rtl/serv_top.v:77" *)
  wire rd_op;
  (* src = "../rtl/serv_top.v:149" *)
  wire rf_csr_out;
  (* src = "../rtl/serv_top.v:121" *)
  wire rs1;
  (* src = "../rtl/serv_top.v:62" *)
  wire [4:0] rs1_addr;
  (* src = "../rtl/serv_top.v:122" *)
  wire rs2;
  (* src = "../rtl/serv_top.v:63" *)
  wire [4:0] rs2_addr;
  (* src = "../rtl/serv_top.v:68" *)
  wire sh_right;
  (* src = "../rtl/serv_top.v:75" *)
  wire shift_op;
  (* src = "../rtl/serv_top.v:76" *)
  wire slt_op;
  (* src = "../rtl/serv_top.v:92" *)
  wire trap;
  (* src = "../rtl/serv_top.v:89" *)
  wire utype;
  CLKMUX2HDV0 _1_ (
    .I0(imm),
    .I1(rs2),
    .S(op_b_source),
    .Z(op_b)
  );
  CLKOR2HDV0 _2_ (
    .A1(mret),
    .A2(trap),
    .Z(_0_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../rtl/serv_top.v:330" *)
  serv_alu alu (
    .clk(clk),
    .i_bool_op(alu_bool_op),
    .i_buf(bufreg_q),
    .i_cmp_eq(alu_cmp_eq),
    .i_cmp_sig(alu_cmp_sig),
    .i_cnt0(cnt0),
    .i_en(cnt_en),
    .i_op_b(op_b),
    .i_rd_sel(alu_rd_sel),
    .i_rs1(rs1),
    .i_sub(alu_sub),
    .o_cmp(alu_cmp),
    .o_rd(alu_rd)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../rtl/serv_top.v:281" *)
  serv_bufreg bufreg (
    .i_clk(clk),
    .i_clr_lsb(bufreg_clr_lsb),
    .i_cnt0(cnt0),
    .i_cnt1(cnt1),
    .i_en(bufreg_en),
    .i_imm(imm),
    .i_imm_en(bufreg_imm_en),
    .i_init(init),
    .i_rs1(rs1),
    .i_rs1_en(bufreg_rs1_en),
    .i_sh_signed(bufreg_sh_signed),
    .o_dbus_adr(o_dbus_adr),
    .o_lsb(lsb),
    .o_q(bufreg_q)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../rtl/serv_top.v:428" *)
  serv_csr csr (
    .i_clk(clk),
    .i_cnt0to3(cnt0to3),
    .i_cnt3(cnt3),
    .i_cnt7(cnt7),
    .i_cnt_done(cnt_done),
    .i_csr_d_sel(csr_d_sel),
    .i_csr_imm(csr_imm),
    .i_csr_source(csr_source),
    .i_e_op(e_op),
    .i_ebreak(ebreak),
    .i_en(cnt_en),
    .i_init(init),
    .i_mcause_en(csr_mcause_en),
    .i_mem_cmd(o_dbus_we),
    .i_mem_op(mem_op),
    .i_mie_en(csr_mie_en),
    .i_mret(mret),
    .i_mstatus_en(csr_mstatus_en),
    .i_mtip(i_timer_irq),
    .i_rf_csr_out(rf_csr_out),
    .i_rs1(rs1),
    .i_trap(trap),
    .o_csr_in(csr_in),
    .o_new_irq(new_irq),
    .o_q(csr_rd)
  );
  (* src = "../rtl/serv_top.v:302" *)
  \$paramod\serv_ctrl\RESET_STRATEGY=1296649801\RESET_PC=0\WITH_CSR=1  ctrl (
    .clk(clk),
    .i_buf(bufreg_q),
    .i_cnt0(cnt0),
    .i_cnt12to31(cnt12to31),
    .i_cnt2(cnt2),
    .i_csr_pc(csr_pc),
    .i_imm(imm),
    .i_jal_or_jalr(jal_or_jalr),
    .i_jump(jump),
    .i_pc_en(ctrl_pc_en),
    .i_pc_rel(pc_rel),
    .i_rst(i_rst),
    .i_trap(_0_),
    .i_utype(utype),
    .o_bad_pc(bad_pc),
    .o_ibus_adr(o_ibus_adr),
    .o_rd(ctrl_rd)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../rtl/serv_top.v:207" *)
  serv_decode decode (
    .clk(clk),
    .i_wb_en(i_ibus_ack),
    .i_wb_rdt(i_ibus_rdt[31:2]),
    .o_alu_bool_op(alu_bool_op),
    .o_alu_cmp_eq(alu_cmp_eq),
    .o_alu_cmp_sig(alu_cmp_sig),
    .o_alu_rd_sel(alu_rd_sel),
    .o_alu_sub(alu_sub),
    .o_bne_or_bge(bne_or_bge),
    .o_branch_op(branch_op),
    .o_bufreg_clr_lsb(bufreg_clr_lsb),
    .o_bufreg_imm_en(bufreg_imm_en),
    .o_bufreg_rs1_en(bufreg_rs1_en),
    .o_bufreg_sh_signed(bufreg_sh_signed),
    .o_cond_branch(cond_branch),
    .o_csr_addr(csr_addr),
    .o_csr_d_sel(csr_d_sel),
    .o_csr_en(csr_en),
    .o_csr_imm_en(csr_imm_en),
    .o_csr_mcause_en(csr_mcause_en),
    .o_csr_mie_en(csr_mie_en),
    .o_csr_mstatus_en(csr_mstatus_en),
    .o_csr_source(csr_source),
    .o_ctrl_jal_or_jalr(jal_or_jalr),
    .o_ctrl_mret(mret),
    .o_ctrl_pc_rel(pc_rel),
    .o_ctrl_utype(utype),
    .o_e_op(e_op),
    .o_ebreak(ebreak),
    .o_immdec_ctrl(immdec_ctrl),
    .o_immdec_en(immdec_en),
    .o_mem_cmd(o_dbus_we),
    .o_mem_half(mem_half),
    .o_mem_op(mem_op),
    .o_mem_signed(mem_signed),
    .o_mem_word(mem_word),
    .o_op_b_source(op_b_source),
    .o_rd_alu_en(rd_alu_en),
    .o_rd_csr_en(rd_csr_en),
    .o_rd_op(rd_op),
    .o_sh_right(sh_right),
    .o_shift_op(shift_op),
    .o_slt_op(slt_op)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../rtl/serv_top.v:261" *)
  serv_immdec immdec (
    .i_clk(clk),
    .i_cnt_done(cnt_done),
    .i_cnt_en(cnt_en),
    .i_csr_imm_en(csr_imm_en),
    .i_ctrl(immdec_ctrl),
    .i_immdec_en(immdec_en),
    .i_wb_en(i_ibus_ack),
    .i_wb_rdt(i_ibus_rdt[31:7]),
    .o_csr_imm(csr_imm),
    .o_imm(imm),
    .o_rd_addr(rd_addr),
    .o_rs1_addr(rs1_addr),
    .o_rs2_addr(rs2_addr)
  );
  (* src = "../rtl/serv_top.v:397" *)
  \$paramod\serv_mem_if\WITH_CSR=1  mem_if (
    .i_bytecnt(mem_bytecnt),
    .i_clk(clk),
    .i_cnt_done(cnt_done),
    .i_en(cnt_en),
    .i_half(mem_half),
    .i_init(init),
    .i_lsb(lsb),
    .i_mem_op(mem_op),
    .i_op_b(op_b),
    .i_shift_op(shift_op),
    .i_signed(mem_signed),
    .i_wb_ack(i_dbus_ack),
    .i_wb_rdt(i_dbus_rdt),
    .i_word(mem_word),
    .o_misalign(mem_misalign),
    .o_rd(mem_rd),
    .o_sh_done(mem_sh_done),
    .o_sh_done_r(mem_sh_done_r),
    .o_wb_dat(o_dbus_dat),
    .o_wb_sel(o_dbus_sel)
  );
  (* src = "../rtl/serv_top.v:349" *)
  \$paramod\serv_rf_if\WITH_CSR=1  rf_if (
    .i_alu_rd(alu_rd),
    .i_bad_pc(bad_pc),
    .i_bufreg_q(bufreg_q),
    .i_cnt_en(cnt_en),
    .i_csr(csr_in),
    .i_csr_addr(csr_addr),
    .i_csr_en(csr_en),
    .i_csr_rd(csr_rd),
    .i_ctrl_rd(ctrl_rd),
    .i_mem_op(mem_op),
    .i_mem_rd(mem_rd),
    .i_mepc(o_ibus_adr[0]),
    .i_mret(mret),
    .i_rd_alu_en(rd_alu_en),
    .i_rd_csr_en(rd_csr_en),
    .i_rd_waddr(rd_addr),
    .i_rd_wen(rd_en),
    .i_rdata0(i_rdata0),
    .i_rdata1(i_rdata1),
    .i_rs1_raddr(rs1_addr),
    .i_rs2_raddr(rs2_addr),
    .i_trap(trap),
    .o_csr(rf_csr_out),
    .o_csr_pc(csr_pc),
    .o_rreg0(o_rreg0),
    .o_rreg1(o_rreg1),
    .o_rs1(rs1),
    .o_rs2(rs2),
    .o_wdata0(o_wdata0),
    .o_wdata1(o_wdata1),
    .o_wen0(o_wen0),
    .o_wen1(o_wen1),
    .o_wreg0(o_wreg0),
    .o_wreg1(o_wreg1)
  );
  (* src = "../rtl/serv_top.v:157" *)
  \$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1  state (
    .i_alu_cmp(alu_cmp),
    .i_bne_or_bge(bne_or_bge),
    .i_branch_op(branch_op),
    .i_clk(clk),
    .i_cond_branch(cond_branch),
    .i_ctrl_misalign(lsb[1]),
    .i_dbus_ack(i_dbus_ack),
    .i_e_op(e_op),
    .i_ibus_ack(i_ibus_ack),
    .i_mem_misalign(mem_misalign),
    .i_mem_op(mem_op),
    .i_new_irq(new_irq),
    .i_rd_op(rd_op),
    .i_rf_ready(i_rf_ready),
    .i_rst(i_rst),
    .i_sh_done(mem_sh_done),
    .i_sh_done_r(mem_sh_done_r),
    .i_sh_right(sh_right),
    .i_shift_op(shift_op),
    .i_slt_op(slt_op),
    .o_bufreg_en(bufreg_en),
    .o_cnt0(cnt0),
    .o_cnt0to3(cnt0to3),
    .o_cnt1(cnt1),
    .o_cnt12to31(cnt12to31),
    .o_cnt2(cnt2),
    .o_cnt3(cnt3),
    .o_cnt7(cnt7),
    .o_cnt_done(cnt_done),
    .o_cnt_en(cnt_en),
    .o_ctrl_jump(jump),
    .o_ctrl_pc_en(ctrl_pc_en),
    .o_ctrl_trap(trap),
    .o_dbus_cyc(o_dbus_cyc),
    .o_ibus_cyc(o_ibus_cyc),
    .o_init(init),
    .o_mem_bytecnt(mem_bytecnt),
    .o_rf_rd_en(rd_en),
    .o_rf_rreq(o_rf_rreq),
    .o_rf_wreq(o_rf_wreq)
  );
endmodule
