// Seed: 3312237415
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input wire id_2,
    output wand id_3,
    output supply0 id_4
);
  wire id_6;
  assign module_1.id_2 = 0;
  tri0 id_7;
  wire id_8, id_9, id_10;
  wire id_11;
  assign id_3 = id_7 == 1'b0;
  wire id_12;
endmodule
module module_0 (
    output wand id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wire id_5,
    input wire id_6,
    output wire id_7,
    output tri1 id_8,
    input wor id_9,
    input supply1 id_10,
    input wire id_11,
    output wor id_12,
    output supply0 module_1,
    input supply0 id_14,
    input supply1 id_15,
    input supply1 id_16
);
  module_0 modCall_1 (
      id_0,
      id_12,
      id_15,
      id_8,
      id_0
  );
endmodule
