Search.setIndex({"alltitles": {"Call-Interface API": [[1, "call-interface-api"]], "Contents:": [[0, null]], "DPI Shared Library": [[2, "dpi-shared-library"]], "HDL Calling Python API": [[0, "id2"]], "Indices and tables": [[0, "indices-and-tables"]], "Overview": [[1, null]], "Platform Support": [[0, "id1"]], "Procedural-Interface API": [[1, "procedural-interface-api"]], "PyHDL-IF Documentation": [[0, null]], "Python calling HDL API": [[0, "id3"]], "Simulator Integration": [[2, null]], "Source": [[2, "source"]], "Status and Roadmap": [[0, "status-and-roadmap"]], "SystemVerilog (DPI)": [[2, "systemverilog-dpi"]], "SystemVerilog API": [[3, null]], "TLM API": [[1, "tlm-api"]], "VHDL (FLI)": [[2, "vhdl-fli"]], "VHDL (VHPI)": [[2, "vhdl-vhpi"]], "Verilog (VPI)": [[2, "verilog-vpi"]]}, "docnames": ["index", "overview", "sim_integ", "sv_api"], "envversion": {"sphinx": 64, "sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2}, "filenames": ["index.rst", "overview.rst", "sim_integ.rst", "sv_api.rst"], "indexentries": {}, "objects": {}, "objnames": {}, "objtypes": {}, "terms": {"For": 0, "IF": [1, 2], "If": [0, 2], "It": 3, "The": [0, 1, 2], "There": 1, "abov": 0, "abstract": [0, 1], "accord": 0, "activ": 0, "allow": 0, "also": 1, "an": [0, 1, 2], "ar": [0, 1], "arm64": 0, "artifact": 2, "attempt": 0, "avail": [0, 1], "base": 2, "becaus": 1, "between": [0, 1], "build": 2, "c": [0, 1, 2], "call": 2, "can": 0, "captur": 0, "code": 2, "commun": 1, "compil": [0, 2], "conveni": 3, "creat": 1, "depend": 2, "design": 0, "develop": 0, "directli": 2, "directori": 2, "dpi": 0, "enabl": 1, "entrypoint": 2, "exampl": 0, "extens": 0, "favorit": 0, "featur": 0, "file": [0, 2], "fli": 0, "focus": 0, "foreign": 1, "fusesoc": 2, "futur": [0, 3], "fvutil": 2, "halv": 1, "hdl": 1, "hdl_if": 2, "here": 0, "hierachi": 0, "i": [0, 1, 3], "implement": [0, 1], "import": 2, "includ": 2, "index": 0, "inform": 0, "integr": 0, "interact": [0, 1], "interfac": 0, "its": 2, "join": 2, "languag": 1, "level": [0, 1], "lib": 2, "librari": 0, "like": 0, "linux": 0, "list": 0, "live": 1, "load": 0, "lowest": 1, "maco": 0, "make": 1, "mechan": 2, "modul": 0, "most": 1, "must": 2, "nativ": [0, 1], "note": 0, "object": 1, "obtain": 2, "one": 1, "other": 1, "overview": 0, "packag": 2, "page": 0, "pair": 1, "path": 2, "place": 2, "plan": [0, 3], "pleas": 0, "portion": 0, "prefer": 2, "print": 2, "prior": 2, "procedur": 0, "provid": [1, 3], "pyhdl": [1, 2], "pyhdl_if": 2, "python": [1, 2], "python3": 2, "relev": 0, "request": 0, "requir": 0, "run": 2, "search": 0, "share": 0, "simpli": 2, "simplifi": 0, "simul": [0, 1], "specif": [0, 1], "specifi": 2, "still": 0, "sv": 2, "system": [0, 2], "systemverilog": 0, "task": 0, "tbd": 2, "thi": 1, "through": 0, "ticket": 0, "tlm": 0, "two": [1, 2], "typic": 0, "under": 0, "us": [0, 2], "user": 1, "varieti": [0, 1], "variou": 0, "verilog": 0, "version": 0, "vhdl": 0, "vhpi": 0, "vpi": 0, "wa": 0, "walk": 0, "were": 0, "where": 1, "window": 0, "would": 0, "x86_64": 0, "ye": 0, "you": [0, 2], "your": [0, 2]}, "titles": ["PyHDL-IF Documentation", "Overview", "Simulator Integration", "SystemVerilog API"], "titleterms": {"IF": 0, "api": [0, 1, 3], "call": [0, 1], "content": 0, "document": 0, "dpi": 2, "fli": 2, "hdl": 0, "indic": 0, "integr": 2, "interfac": 1, "librari": 2, "overview": 1, "platform": 0, "procedur": 1, "pyhdl": 0, "python": 0, "roadmap": 0, "share": 2, "simul": 2, "sourc": 2, "statu": 0, "support": 0, "systemverilog": [2, 3], "tabl": 0, "tlm": 1, "verilog": 2, "vhdl": 2, "vhpi": 2, "vpi": 2}})