Release 14.7 ngdbuild P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: c:\xilinx\14.7\ise_ds\ise\bin\nt64\unwrapped\ngdbuild.exe -p
xc3s500e-4pq208 -nt timestamp -intstyle xflow
C:\Users\laca\Desktop\iRoobo2014Ver3\Fpga\SPARTAN3E\Spartan3E6500SystemVer2\Mere
sEsRendszerBecsles\netlist\xflow/jtagcosim_top.ngc jtagcosim_top.ngd

Reading NGO file
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mer
esEsRendszerBecsles/netlist/xflow/jtagcosim_top.ngc" ...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mer
esEsRendszerBecsles/netlist/xflow/jtagcosim_iface_spartan3.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mer
esEsRendszerBecsles/netlist/xflow/meromodul_cw.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mer
esEsRendszerBecsles/netlist/xflow/xlpersistentdff.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mer
esEsRendszerBecsles/netlist/xflow/addsb_11_0_ed61fefe391dafb3.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mer
esEsRendszerBecsles/netlist/xflow/addsb_11_0_09a98e96b9130e03.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mer
esEsRendszerBecsles/netlist/xflow/cntr_11_0_28e149bfe48923b9.ngc"...
Loading design module
"C:/Users/laca/Desktop/iRoobo2014Ver3/Fpga/SPARTAN3E/Spartan3E6500SystemVer2/Mer
esEsRendszerBecsles/netlist/xflow/cntr_11_0_d7c176806556610b.ngc"...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "jtagcosim_top.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
Done...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'sysgen_hwcosim_iface/sysgen_dut/default_clock_driver_meromodul_x0/xlclockdri
   ver_1/clr_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdr
   e_comp' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/b_kanalis_d1' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/b_kanalis_d2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/b_kanalis_d3' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/c_kanalis_d1' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/c_kanalis_d2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/c_kanalis_d3' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/d_kanalis_d1' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/d_kanalis_d2' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'sysgen_hwcosim_iface/sysgen_dut/meromodul_x0/black_box/d_kanalis_d3' has
   unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  10

Total memory usage is 190220 kilobytes

Writing NGD file "jtagcosim_top.ngd" ...
Total REAL time to NGDBUILD completion:  3 sec
Total CPU time to NGDBUILD completion:   3 sec

Writing NGDBUILD log file "jtagcosim_top.bld"...
