Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 13:41:38 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file ./project_1_0128.rpt
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010clg400-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|             Instance            |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| PRIORITY_ENCODER_SYNTH_TEST     |            (top) |        224 |        224 |       0 |    0 | 258 |      0 |      0 |            0 |
|   (PRIORITY_ENCODER_SYNTH_TEST) |            (top) |          1 |          1 |       0 |    0 | 129 |      0 |      0 |            0 |
|   U                             | PRIORITY_ENCODER |        223 |        223 |       0 |    0 | 129 |      0 |      0 |            0 |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 13:41:48 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -setup -file ./project_1_0128.rpt -append
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 I_REG_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U/MODE_1.Q_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 1.276ns (28.056%)  route 3.272ns (71.944%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 9.458 - 5.000 ) 
    Source Clock Delay      (SCD):    4.975ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.752     4.975    CLK_IBUF_BUFG
    SLICE_X42Y9          FDCE                                         r  I_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y9          FDCE (Prop_fdce_C_Q)         0.518     5.493 f  I_REG_reg[0]/Q
                         net (fo=9, routed)           0.991     6.484    U/Q[0]
    SLICE_X40Y9          LUT4 (Prop_lut4_I1_O)        0.153     6.637 f  U/MODE_1.Q[9]_i_2/O
                         net (fo=6, routed)           0.750     7.386    U/MODE_1.Q[9]_i_2_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I5_O)        0.327     7.713 f  U/MODE_1.Q[20]_i_2/O
                         net (fo=15, routed)          0.515     8.228    U/MODE_1.Q[20]_i_2_n_0
    SLICE_X37Y4          LUT2 (Prop_lut2_I1_O)        0.124     8.352 f  U/MODE_1.Q[48]_i_3/O
                         net (fo=16, routed)          1.017     9.369    U/MODE_1.Q[48]_i_3_n_0
    SLICE_X37Y3          LUT5 (Prop_lut5_I2_O)        0.154     9.523 r  U/MODE_1.Q[36]_i_1/O
                         net (fo=1, routed)           0.000     9.523    U/result221_out
    SLICE_X37Y3          FDCE                                         r  U/MODE_1.Q_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.575     9.458    U/CLK
    SLICE_X37Y3          FDCE                                         r  U/MODE_1.Q_reg[36]/C
                         clock pessimism              0.455     9.913    
                         clock uncertainty           -0.035     9.878    
    SLICE_X37Y3          FDCE (Setup_fdce_C_D)        0.045     9.923    U/MODE_1.Q_reg[36]
  -------------------------------------------------------------------
                         required time                          9.923    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  0.400    




