<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf sd_card_audio.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx16</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twConstName><twItemCnt>952</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>485</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.000</twMinPer></twConstHead><twPathRptBanner iPaths="9" iCriticalPaths="0" sType="EndPoint">Paths for end point i2c_config_m0/i2c_master_top_m0/txr_3 (SLICE_X23Y31.A4), 9 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.329</twSlack><twSrc BELType="FF">i2c_config_m0/lut_index_7</twSrc><twDest BELType="FF">i2c_config_m0/i2c_master_top_m0/txr_3</twDest><twTotPathDel>3.610</twTotPathDel><twClkSkew dest = "0.518" src = "0.544">0.026</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i2c_config_m0/lut_index_7</twSrc><twDest BELType='FF'>i2c_config_m0/i2c_master_top_m0/txr_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y32.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>i2c_config_m0/lut_index&lt;7&gt;</twComp><twBEL>i2c_config_m0/lut_index_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>i2c_config_m0/lut_index&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/txr&lt;5&gt;</twComp><twBEL>lut_wm8731_m0/_n0036&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>lut_wm8731_m0/_n0036</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/txr&lt;5&gt;</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/state[3]_i2c_slave_dev_addr[7]_select_51_OUT&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>N34</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/txr&lt;5&gt;</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/state[3]_i2c_slave_dev_addr[7]_select_51_OUT&lt;3&gt;</twBEL><twBEL>i2c_config_m0/i2c_master_top_m0/txr_3</twBEL></twPathDel><twLogDel>1.494</twLogDel><twRouteDel>2.116</twRouteDel><twTotDel>3.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_bufg_BUFG</twDestClk><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.351</twSlack><twSrc BELType="FF">i2c_config_m0/lut_index_4</twSrc><twDest BELType="FF">i2c_config_m0/i2c_master_top_m0/txr_3</twDest><twTotPathDel>3.588</twTotPathDel><twClkSkew dest = "0.518" src = "0.544">0.026</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i2c_config_m0/lut_index_4</twSrc><twDest BELType='FF'>i2c_config_m0/i2c_master_top_m0/txr_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y32.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>i2c_config_m0/lut_index&lt;7&gt;</twComp><twBEL>i2c_config_m0/lut_index_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.753</twDelInfo><twComp>i2c_config_m0/lut_index&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/txr&lt;5&gt;</twComp><twBEL>lut_wm8731_m0/_n0036&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>lut_wm8731_m0/_n0036</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/txr&lt;5&gt;</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/state[3]_i2c_slave_dev_addr[7]_select_51_OUT&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>N34</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/txr&lt;5&gt;</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/state[3]_i2c_slave_dev_addr[7]_select_51_OUT&lt;3&gt;</twBEL><twBEL>i2c_config_m0/i2c_master_top_m0/txr_3</twBEL></twPathDel><twLogDel>1.494</twLogDel><twRouteDel>2.094</twRouteDel><twTotDel>3.588</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_bufg_BUFG</twDestClk><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.464</twSlack><twSrc BELType="FF">i2c_config_m0/lut_index_6</twSrc><twDest BELType="FF">i2c_config_m0/i2c_master_top_m0/txr_3</twDest><twTotPathDel>3.475</twTotPathDel><twClkSkew dest = "0.518" src = "0.544">0.026</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i2c_config_m0/lut_index_6</twSrc><twDest BELType='FF'>i2c_config_m0/i2c_master_top_m0/txr_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>i2c_config_m0/lut_index&lt;7&gt;</twComp><twBEL>i2c_config_m0/lut_index_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.640</twDelInfo><twComp>i2c_config_m0/lut_index&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/txr&lt;5&gt;</twComp><twBEL>lut_wm8731_m0/_n0036&lt;9&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>lut_wm8731_m0/_n0036</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/txr&lt;5&gt;</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/state[3]_i2c_slave_dev_addr[7]_select_51_OUT&lt;3&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y31.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>N34</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y31.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/txr&lt;5&gt;</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/state[3]_i2c_slave_dev_addr[7]_select_51_OUT&lt;3&gt;</twBEL><twBEL>i2c_config_m0/i2c_master_top_m0/txr_3</twBEL></twPathDel><twLogDel>1.494</twLogDel><twRouteDel>1.981</twRouteDel><twTotDel>3.475</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_bufg_BUFG</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1 (SLICE_X20Y28.C3), 8 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.379</twSlack><twSrc BELType="FF">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack</twSrc><twDest BELType="FF">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1</twDest><twTotPathDel>3.563</twTotPathDel><twClkSkew dest = "0.302" src = "0.325">0.023</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack</twSrc><twDest BELType='FF'>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X25Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y27.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>N46</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd&lt;3&gt;</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/shift</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;1&gt;1</twBEL><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1</twBEL></twPathDel><twLogDel>1.463</twLogDel><twRouteDel>2.100</twRouteDel><twTotDel>3.563</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_bufg_BUFG</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.625</twSlack><twSrc BELType="FF">i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack</twSrc><twDest BELType="FF">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1</twDest><twTotPathDel>3.318</twTotPathDel><twClkSkew dest = "0.302" src = "0.324">0.022</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack</twSrc><twDest BELType='FF'>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd1</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>N46</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd&lt;3&gt;</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/shift</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;1&gt;1</twBEL><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1</twBEL></twPathDel><twLogDel>1.470</twLogDel><twRouteDel>1.848</twRouteDel><twTotDel>3.318</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_bufg_BUFG</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.793</twSlack><twSrc BELType="FF">i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd1</twSrc><twDest BELType="FF">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1</twDest><twTotPathDel>3.150</twTotPathDel><twClkSkew dest = "0.302" src = "0.324">0.022</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd1</twSrc><twDest BELType='FF'>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd1</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>N46</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd&lt;3&gt;</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y28.C3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.584</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/shift</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;1&gt;1</twBEL><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_1</twBEL></twPathDel><twLogDel>1.470</twLogDel><twRouteDel>1.680</twRouteDel><twTotDel>3.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_bufg_BUFG</twDestClk><twPctLog>46.7</twPctLog><twPctRoute>53.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0 (SLICE_X20Y28.A4), 8 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.480</twSlack><twSrc BELType="FF">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack</twSrc><twDest BELType="FF">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0</twDest><twTotPathDel>3.462</twTotPathDel><twClkSkew dest = "0.302" src = "0.325">0.023</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack</twSrc><twDest BELType='FF'>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X25Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X25Y27.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/rst_i2c_al_OR_229_o</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.A2</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>N46</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd&lt;3&gt;</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/shift</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;0&gt;2</twBEL><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0</twBEL></twPathDel><twLogDel>1.463</twLogDel><twRouteDel>1.999</twRouteDel><twTotDel>3.462</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_bufg_BUFG</twDestClk><twPctLog>42.3</twPctLog><twPctRoute>57.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.726</twSlack><twSrc BELType="FF">i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack</twSrc><twDest BELType="FF">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0</twDest><twTotPathDel>3.217</twTotPathDel><twClkSkew dest = "0.302" src = "0.324">0.022</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack</twSrc><twDest BELType='FF'>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y28.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd1</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.A1</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.784</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/cmd_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>N46</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd&lt;3&gt;</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/shift</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;0&gt;2</twBEL><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0</twBEL></twPathDel><twLogDel>1.470</twLogDel><twRouteDel>1.747</twRouteDel><twTotDel>3.217</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_bufg_BUFG</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>16.894</twSlack><twSrc BELType="FF">i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd1</twSrc><twDest BELType="FF">i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0</twDest><twTotPathDel>3.049</twTotPathDel><twClkSkew dest = "0.302" src = "0.324">0.022</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd1</twSrc><twDest BELType='FF'>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X22Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X22Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd1</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.A3</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.616</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y28.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/ack_out</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y27.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>N46</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y27.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd&lt;3&gt;</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y28.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;3&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y28.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/shift</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/c_state[4]_core_cmd[3]_select_44_OUT&lt;0&gt;2</twBEL><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/core_cmd_0</twBEL></twPathDel><twLogDel>1.470</twLogDel><twRouteDel>1.579</twRouteDel><twTotDel>3.049</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_bufg_BUFG</twDestClk><twPctLog>48.2</twPctLog><twPctRoute>51.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3 (SLICE_X20Y30.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2</twSrc><twDest BELType="FF">i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2</twSrc><twDest BELType='FF'>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X20Y30.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X20Y30.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/sr&lt;7&gt;</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y30.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/sr&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X20Y30.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/sr&lt;7&gt;</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/mux311</twBEL><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/sr_3</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_bufg_BUFG</twDestClk><twPctLog>81.9</twPctLog><twPctRoute>18.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i2c_config_m0/i2c_master_top_m0/state_FSM_FFd2 (SLICE_X21Y29.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.408</twSlack><twSrc BELType="FF">i2c_config_m0/i2c_master_top_m0/state_FSM_FFd1</twSrc><twDest BELType="FF">i2c_config_m0/i2c_master_top_m0/state_FSM_FFd2</twDest><twTotPathDel>0.408</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i2c_config_m0/i2c_master_top_m0/state_FSM_FFd1</twSrc><twDest BELType='FF'>i2c_config_m0/i2c_master_top_m0/state_FSM_FFd2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X21Y29.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/state_FSM_FFd5</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y29.BX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.151</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y29.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/state_FSM_FFd5</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.151</twRouteDel><twTotDel>0.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_bufg_BUFG</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd1 (SLICE_X24Y26.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd1</twSrc><twDest BELType="FF">i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd1</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd1</twSrc><twDest BELType='FF'>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_bufg_BUFG</twSrcClk><twPathDel><twSite>SLICE_X24Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd2</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y26.A6</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd2</twComp><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd1-In1</twBEL><twBEL>i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_bufg_BUFG</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tdcmper_CLKOUT" slack="7.010" period="10.000" constraintValue="10.000" deviceLimit="2.990" freqLimit="334.448" physResource="sys_pll_m0/dcm_sp_inst/CLK2X" logResource="sys_pll_m0/dcm_sp_inst/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="sys_pll_m0/clk2x"/><twPinLimit anchorID="32" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="sys_pll_m0/dcm_sp_inst/CLKIN" logResource="sys_pll_m0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="sys_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK"/><twPinLimit anchorID="33" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.000" period="20.000" constraintValue="10.000" deviceLimit="4.000" physResource="sys_pll_m0/dcm_sp_inst/CLKIN" logResource="sys_pll_m0/dcm_sp_inst/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="sys_pll_m0/dcm_sp_inst_ML_NEW_DIVCLK"/></twPinLimitRpt></twConst><twConst anchorID="34" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 50000 kHz;" ScopeName="">TS_sys_pll_m0_clk2x = PERIOD TIMEGRP &quot;sys_pll_m0_clk2x&quot; TS_sys_clk_pin * 2         HIGH 50%;</twConstName><twItemCnt>12567</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2720</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.659</twMinPer></twConstHead><twPathRptBanner iPaths="80" iCriticalPaths="0" sType="EndPoint">Paths for end point sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_1 (SLICE_X29Y13.AX), 80 paths
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.341</twSlack><twSrc BELType="FF">sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twSrc><twDest BELType="FF">sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_1</twDest><twTotPathDel>6.416</twTotPathDel><twClkSkew dest = "0.445" src = "0.453">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twSrc><twDest BELType='FF'>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X23Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len&lt;2&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;5&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_lut&lt;2&gt;_INV_0</twBEL><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;9&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y14.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;13&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[15]_GND_24_o_sub_56_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_lut&lt;4&gt;</twBEL><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y14.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_1_1</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT161</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y13.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state[3]_byte_cnt[15]_wide_mux_98_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y13.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt&lt;4&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_1</twBEL></twPathDel><twLogDel>2.103</twLogDel><twRouteDel>4.313</twRouteDel><twTotDel>6.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.535</twSlack><twSrc BELType="FF">sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twSrc><twDest BELType="FF">sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_1</twDest><twTotPathDel>6.222</twTotPathDel><twClkSkew dest = "0.445" src = "0.453">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twSrc><twDest BELType='FF'>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X23Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len&lt;2&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;5&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_lut&lt;2&gt;_INV_0</twBEL><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[15]_GND_24_o_sub_56_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_cy&lt;3&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_lut&lt;1&gt;</twBEL><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y14.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_1_1</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT161</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y13.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state[3]_byte_cnt[15]_wide_mux_98_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y13.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt&lt;4&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_1</twBEL></twPathDel><twLogDel>1.985</twLogDel><twRouteDel>4.237</twRouteDel><twTotDel>6.222</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.576</twSlack><twSrc BELType="FF">sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twSrc><twDest BELType="FF">sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_1</twDest><twTotPathDel>6.181</twTotPathDel><twClkSkew dest = "0.445" src = "0.453">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twSrc><twDest BELType='FF'>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X23Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len&lt;2&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;5&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_lut&lt;2&gt;_INV_0</twBEL><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[15]_GND_24_o_sub_56_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_cy&lt;3&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_lut&lt;1&gt;</twBEL><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y14.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y14.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_1_1</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT161</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y13.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.564</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state[3]_byte_cnt[15]_wide_mux_98_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y13.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt&lt;4&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_1</twBEL></twPathDel><twLogDel>1.954</twLogDel><twRouteDel>4.227</twRouteDel><twTotDel>6.181</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="81" iCriticalPaths="0" sType="EndPoint">Paths for end point sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_2 (SLICE_X29Y13.BX), 81 paths
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.540</twSlack><twSrc BELType="FF">sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twSrc><twDest BELType="FF">sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_2</twDest><twTotPathDel>6.217</twTotPathDel><twClkSkew dest = "0.445" src = "0.453">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twSrc><twDest BELType='FF'>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X23Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X23Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len&lt;2&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;5&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_lut&lt;2&gt;_INV_0</twBEL><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y13.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y13.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;9&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y14.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y14.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;13&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.079</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[15]_GND_24_o_sub_56_OUT&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_lut&lt;4&gt;</twBEL><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_2_1</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT181</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y13.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state[3]_byte_cnt[15]_wide_mux_98_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y13.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt&lt;4&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_2</twBEL></twPathDel><twLogDel>2.127</twLogDel><twRouteDel>4.090</twRouteDel><twTotDel>6.217</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.734</twSlack><twSrc BELType="FF">sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twSrc><twDest BELType="FF">sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_2</twDest><twTotPathDel>6.023</twTotPathDel><twClkSkew dest = "0.445" src = "0.453">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twSrc><twDest BELType='FF'>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X23Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len&lt;2&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.DMUX</twSite><twDelType>Topad</twDelType><twDelInfo twEdge="twRising">0.667</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;5&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_lut&lt;2&gt;_INV_0</twBEL><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.006</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[15]_GND_24_o_sub_56_OUT&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_cy&lt;3&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_lut&lt;1&gt;</twBEL><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_2_1</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT181</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y13.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state[3]_byte_cnt[15]_wide_mux_98_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y13.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt&lt;4&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_2</twBEL></twPathDel><twLogDel>2.009</twLogDel><twRouteDel>4.014</twRouteDel><twTotDel>6.023</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.775</twSlack><twSrc BELType="FF">sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twSrc><twDest BELType="FF">sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_2</twDest><twTotPathDel>5.982</twTotPathDel><twClkSkew dest = "0.445" src = "0.453">0.008</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twSrc><twDest BELType='FF'>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X23Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X23Y16.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len&lt;2&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y12.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/cmd_data_len&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y12.CMUX</twSite><twDelType>Topac</twDelType><twDelInfo twEdge="twRising">0.636</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;5&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_lut&lt;2&gt;_INV_0</twBEL><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Msub_cmd_data_len[15]_GND_24_o_sub_56_OUT_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y16.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/cmd_data_len[15]_GND_24_o_sub_56_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y16.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_cy&lt;3&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_lut&lt;1&gt;</twBEL><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mcompar_byte_cnt[15]_cmd_data_len[15]_equal_57_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011_cy1</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y13.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.992</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT1011</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y13.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_2_1</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/Mmux_state[3]_byte_cnt[15]_wide_mux_98_OUT181</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y13.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state[3]_byte_cnt[15]_wide_mux_98_OUT&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y13.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt&lt;4&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/byte_cnt_2</twBEL></twPathDel><twLogDel>1.978</twLogDel><twRouteDel>4.004</twRouteDel><twTotDel>5.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="47" iCriticalPaths="0" sType="EndPoint">Paths for end point sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3 (SLICE_X26Y13.A5), 47 paths
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.764</twSlack><twSrc BELType="FF">sd_card_audio_m0/sd_card_top_m0/spi_master_m0/MISO_shift_0</twSrc><twDest BELType="FF">sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3</twDest><twTotPathDel>5.982</twTotPathDel><twClkSkew dest = "0.320" src = "0.339">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sd_card_audio_m0/sd_card_top_m0/spi_master_m0/MISO_shift_0</twSrc><twDest BELType='FF'>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X28Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X28Y11.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/spi_master_m0/MISO_shift&lt;5&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/spi_master_m0/MISO_shift_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.873</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/spi_master_m0/MISO_shift&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/_n0501_inv5</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/n00258_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>N20</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/_n0501_inv5</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/n00258</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y14.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/n0025</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd1</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd2</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3-In4_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N75</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd2</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3-In5</twBEL><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.774</twLogDel><twRouteDel>4.208</twRouteDel><twTotDel>5.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.777</twSlack><twSrc BELType="FF">sd_card_audio_m0/sd_card_top_m0/spi_master_m0/MISO_shift_4</twSrc><twDest BELType="FF">sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3</twDest><twTotPathDel>5.969</twTotPathDel><twClkSkew dest = "0.320" src = "0.339">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sd_card_audio_m0/sd_card_top_m0/spi_master_m0/MISO_shift_4</twSrc><twDest BELType='FF'>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X28Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X28Y11.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.535</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/spi_master_m0/MISO_shift&lt;5&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/spi_master_m0/MISO_shift_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.801</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/spi_master_m0/MISO_shift&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/_n0501_inv5</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/n00258_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>N20</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/_n0501_inv5</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/n00258</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y14.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/n0025</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd1</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd2</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3-In4_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N75</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd2</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3-In5</twBEL><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.833</twLogDel><twRouteDel>4.136</twRouteDel><twTotDel>5.969</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.779</twSlack><twSrc BELType="FF">sd_card_audio_m0/sd_card_top_m0/spi_master_m0/MISO_shift_7</twSrc><twDest BELType="FF">sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3</twDest><twTotPathDel>5.967</twTotPathDel><twClkSkew dest = "0.320" src = "0.339">0.019</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.400" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.235</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sd_card_audio_m0/sd_card_top_m0/spi_master_m0/MISO_shift_7</twSrc><twDest BELType='FF'>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X29Y11.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X29Y11.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>N22</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/spi_master_m0/MISO_shift_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.B3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.816</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/spi_master_m0/MISO_shift&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/_n0501_inv5</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/n00258_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y13.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>N20</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y13.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/_n0501_inv5</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/n00258</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y14.B2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.430</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/n0025</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y14.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd1</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3-In11</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.185</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3-In1</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd2</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3-In4_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y13.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>N75</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y13.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.339</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd2</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3-In5</twBEL><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_cmd_m0/state_FSM_FFd3</twBEL></twPathDel><twLogDel>1.816</twLogDel><twRouteDel>4.151</twRouteDel><twTotDel>5.967</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>30.4</twPctLog><twPctRoute>69.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sys_pll_m0_clk2x = PERIOD TIMEGRP &quot;sys_pll_m0_clk2x&quot; TS_sys_clk_pin * 2
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6 (SLICE_X16Y5.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.382</twSlack><twSrc BELType="FF">sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twSrc><twDest BELType="FF">sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6</twDest><twTotPathDel>0.382</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twSrc><twDest BELType='FF'>sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X16Y5.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;7&gt;</twComp><twBEL>sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y5.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.061</twDelInfo><twComp>sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y5.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;7&gt;</twComp><twBEL>sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;6&gt;_rt</twBEL><twBEL>sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_6</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.061</twRouteDel><twTotDel>0.382</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>84.0</twPctLog><twPctRoute>16.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5 (SLICE_X16Y5.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.392</twSlack><twSrc BELType="FF">sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5</twSrc><twDest BELType="FF">sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5</twDest><twTotPathDel>0.392</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5</twSrc><twDest BELType='FF'>sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X16Y5.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X16Y5.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;7&gt;</twComp><twBEL>sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y5.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.071</twDelInfo><twComp>sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y5.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.121</twDelInfo><twComp>sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;7&gt;</twComp><twBEL>sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D&lt;5&gt;_rt</twBEL><twBEL>sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_5</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.071</twRouteDel><twTotDel>0.392</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>81.9</twPctLog><twPctRoute>18.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_20 (SLICE_X25Y18.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.398</twSlack><twSrc BELType="FF">sd_card_audio_m0/wav_read_m0/sd_sec_read_addr_20</twSrc><twDest BELType="FF">sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_20</twDest><twTotPathDel>0.400</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sd_card_audio_m0/wav_read_m0/sd_sec_read_addr_20</twSrc><twDest BELType='FF'>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_20</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twSrcClk><twPathDel><twSite>SLICE_X24Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>sd_card_audio_m0/wav_read_m0/sd_sec_read_addr&lt;23&gt;</twComp><twBEL>sd_card_audio_m0/wav_read_m0/sd_sec_read_addr_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y18.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>sd_card_audio_m0/wav_read_m0/sd_sec_read_addr&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y18.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr&lt;23&gt;</twComp><twBEL>sd_card_audio_m0/sd_card_top_m0/sd_card_sec_read_write_m0/sec_addr_20</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100mhz</twDestClk><twPctLog>64.8</twPctLog><twPctRoute>35.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="59"><twPinLimitBanner>Component Switching Limit Checks: TS_sys_pll_m0_clk2x = PERIOD TIMEGRP &quot;sys_pll_m0_clk2x&quot; TS_sys_clk_pin * 2
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="60" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y4.CLKA" clockNet="clk_100mhz"/><twPinLimit anchorID="61" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="6.430" period="10.000" constraintValue="10.000" deviceLimit="3.570" freqLimit="280.112" physResource="sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="sd_card_audio_m0/audio_buf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X1Y4.CLKB" clockNet="clk_100mhz"/><twPinLimit anchorID="62" type="MINPERIOD" name="Tbcper_I" slack="7.334" period="10.000" constraintValue="10.000" deviceLimit="2.666" freqLimit="375.094" physResource="sys_pll_m0/clkout1_buf/I0" logResource="sys_pll_m0/clkout1_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="sys_pll_m0/clk2x"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="63"><twConstRollup name="TS_sys_clk_pin" fullName="TS_sys_clk_pin = PERIOD TIMEGRP &quot;sys_clk_pin&quot; 50 MHz HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="8.000" actualRollup="13.318" errors="0" errorRollup="0" items="952" itemsRollup="12567"/><twConstRollup name="TS_sys_pll_m0_clk2x" fullName="TS_sys_pll_m0_clk2x = PERIOD TIMEGRP &quot;sys_pll_m0_clk2x&quot; TS_sys_clk_pin * 2         HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="6.659" actualRollup="N/A" errors="0" errorRollup="0" items="12567" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="64">0</twUnmetConstCnt><twDataSheet anchorID="65" twNameLen="15"><twClk2SUList anchorID="66" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>6.659</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="67"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>13519</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>3402</twConnCnt></twConstCov><twStats anchorID="68"><twMinPer>8.000</twMinPer><twFootnote number="1" /><twMaxFreq>125.000</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Jul 02 15:49:14 2019 </twTimestamp></twFoot><twClientInfo anchorID="69"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 233 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
