// Seed: 1078695973
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  wor   id_3,
    output wire  id_4
);
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    output supply0 id_2,
    input uwire id_3,
    input wor id_4,
    output supply1 id_5,
    output tri1 id_6,
    input wand id_7,
    input wire id_8,
    input wand id_9,
    output wire id_10,
    input wand id_11,
    input supply0 id_12,
    input supply0 id_13,
    output supply0 id_14,
    output supply1 id_15,
    input tri0 id_16,
    input tri1 id_17,
    input tri1 id_18
);
  assign id_10 = id_12;
  module_0(
      id_2, id_18, id_12, id_9, id_5
  );
  wire id_20;
endmodule
