#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Aug 17 02:07:06 2022
# Process ID: 4591
# Current directory: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/nutshell_NutShell_0_0_synth_1
# Command line: vivado -log nutshell_NutShell_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source nutshell_NutShell_0_0.tcl
# Log file: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/nutshell_NutShell_0_0_synth_1/nutshell_NutShell_0_0.vds
# Journal file: /home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/nutshell_NutShell_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source nutshell_NutShell_0_0.tcl -notrace
Command: synth_design -top nutshell_NutShell_0_0 -part xczu3cg-sfvc784-1-e -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'nutshell_NutShell_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3cg'
INFO: [Device 21-403] Loading part xczu3cg-sfvc784-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4740 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2159.008 ; gain = 0.000 ; free physical = 1395 ; free virtual = 5518
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nutshell_NutShell_0_0' [/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/nutshell/ip/nutshell_NutShell_0_0/synth/nutshell_NutShell_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'NutShell' [/home/stu/NutShell/build/TopMain.v:22055]
INFO: [Synth 8-6157] synthesizing module 'NutCore' [/home/stu/NutShell/build/TopMain.v:14154]
INFO: [Synth 8-6157] synthesizing module 'Frontend_inorder' [/home/stu/NutShell/build/TopMain.v:2475]
INFO: [Synth 8-6157] synthesizing module 'IFU_inorder' [/home/stu/NutShell/build/TopMain.v:446]
INFO: [Synth 8-6157] synthesizing module 'BPU_inorder' [/home/stu/NutShell/build/TopMain.v:168]
INFO: [Synth 8-6157] synthesizing module 'SRAMTemplate' [/home/stu/NutShell/build/TopMain.v:38]
INFO: [Synth 8-6157] synthesizing module 'array' [/home/stu/NutShell/build/TopMain.v:24673]
INFO: [Synth 8-6157] synthesizing module 'array_ext' [/home/stu/NutShell/build/build/array_ext.v:1]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/stu/NutShell/build/build/array_ext.v:24]
INFO: [Synth 8-6155] done synthesizing module 'array_ext' (1#1) [/home/stu/NutShell/build/build/array_ext.v:1]
INFO: [Synth 8-6155] done synthesizing module 'array' (2#1) [/home/stu/NutShell/build/TopMain.v:24673]
INFO: [Synth 8-6155] done synthesizing module 'SRAMTemplate' (3#1) [/home/stu/NutShell/build/TopMain.v:38]
WARNING: [Synth 8-3936] Found unconnected internal register 'reqLatch_pc_reg' and it is trimmed from '39' to '11' bits. [/home/stu/NutShell/build/TopMain.v:307]
WARNING: [Synth 8-3936] Found unconnected internal register 'reqLatch_fuOpType_reg' and it is trimmed from '7' to '4' bits. [/home/stu/NutShell/build/TopMain.v:264]
INFO: [Synth 8-6155] done synthesizing module 'BPU_inorder' (4#1) [/home/stu/NutShell/build/TopMain.v:168]
WARNING: [Synth 8-6014] Unused sequential element REG_3_reg was removed.  [/home/stu/NutShell/build/TopMain.v:523]
INFO: [Synth 8-6155] done synthesizing module 'IFU_inorder' (5#1) [/home/stu/NutShell/build/TopMain.v:446]
INFO: [Synth 8-6157] synthesizing module 'NaiveRVCAlignBuffer' [/home/stu/NutShell/build/TopMain.v:656]
INFO: [Synth 8-6155] done synthesizing module 'NaiveRVCAlignBuffer' (6#1) [/home/stu/NutShell/build/TopMain.v:656]
INFO: [Synth 8-6157] synthesizing module 'IDU' [/home/stu/NutShell/build/TopMain.v:1936]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/stu/NutShell/build/TopMain.v:920]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (7#1) [/home/stu/NutShell/build/TopMain.v:920]
INFO: [Synth 8-6157] synthesizing module 'Decoder_1' [/home/stu/NutShell/build/TopMain.v:1908]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_1' (8#1) [/home/stu/NutShell/build/TopMain.v:1908]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/stu/NutShell/build/TopMain.v:2121]
INFO: [Synth 8-6157] synthesizing module 'DifftestRunaheadEvent' [/home/stu/NutShell/build/DifftestRunaheadEvent.v:2]
INFO: [Synth 8-6155] done synthesizing module 'DifftestRunaheadEvent' (9#1) [/home/stu/NutShell/build/DifftestRunaheadEvent.v:2]
INFO: [Synth 8-6155] done synthesizing module 'IDU' (10#1) [/home/stu/NutShell/build/TopMain.v:1936]
INFO: [Synth 8-6157] synthesizing module 'FlushableQueue' [/home/stu/NutShell/build/TopMain.v:2247]
INFO: [Synth 8-6155] done synthesizing module 'FlushableQueue' (11#1) [/home/stu/NutShell/build/TopMain.v:2247]
INFO: [Synth 8-6155] done synthesizing module 'Frontend_inorder' (12#1) [/home/stu/NutShell/build/TopMain.v:2475]
INFO: [Synth 8-6157] synthesizing module 'Backend_inorder' [/home/stu/NutShell/build/TopMain.v:6199]
INFO: [Synth 8-6157] synthesizing module 'ISU' [/home/stu/NutShell/build/TopMain.v:3004]
INFO: [Synth 8-6155] done synthesizing module 'ISU' (13#1) [/home/stu/NutShell/build/TopMain.v:3004]
INFO: [Synth 8-6157] synthesizing module 'EXU' [/home/stu/NutShell/build/TopMain.v:5645]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/stu/NutShell/build/TopMain.v:3254]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (14#1) [/home/stu/NutShell/build/TopMain.v:3254]
INFO: [Synth 8-6157] synthesizing module 'UnpipelinedLSU' [/home/stu/NutShell/build/TopMain.v:3786]
INFO: [Synth 8-6157] synthesizing module 'LSExecUnit' [/home/stu/NutShell/build/TopMain.v:3503]
WARNING: [Synth 8-6014] Unused sequential element REG_5_reg was removed.  [/home/stu/NutShell/build/TopMain.v:3643]
WARNING: [Synth 8-6014] Unused sequential element REG_6_reg was removed.  [/home/stu/NutShell/build/TopMain.v:3646]
WARNING: [Synth 8-3936] Found unconnected internal register 'addrLatch_reg' and it is trimmed from '64' to '3' bits. [/home/stu/NutShell/build/TopMain.v:3578]
INFO: [Synth 8-6155] done synthesizing module 'LSExecUnit' (15#1) [/home/stu/NutShell/build/TopMain.v:3503]
INFO: [Synth 8-6157] synthesizing module 'AtomALU' [/home/stu/NutShell/build/TopMain.v:3752]
INFO: [Synth 8-6155] done synthesizing module 'AtomALU' (16#1) [/home/stu/NutShell/build/TopMain.v:3752]
INFO: [Synth 8-6155] done synthesizing module 'UnpipelinedLSU' (17#1) [/home/stu/NutShell/build/TopMain.v:3786]
INFO: [Synth 8-6157] synthesizing module 'MDU' [/home/stu/NutShell/build/TopMain.v:4598]
INFO: [Synth 8-6157] synthesizing module 'Multiplier' [/home/stu/NutShell/build/TopMain.v:4091]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier' (18#1) [/home/stu/NutShell/build/TopMain.v:4091]
INFO: [Synth 8-6157] synthesizing module 'Divider' [/home/stu/NutShell/build/TopMain.v:4210]
INFO: [Synth 8-6155] done synthesizing module 'Divider' (19#1) [/home/stu/NutShell/build/TopMain.v:4210]
INFO: [Synth 8-6155] done synthesizing module 'MDU' (20#1) [/home/stu/NutShell/build/TopMain.v:4598]
INFO: [Synth 8-6157] synthesizing module 'CSR' [/home/stu/NutShell/build/TopMain.v:4757]
WARNING: [Synth 8-6014] Unused sequential element lr_reg was removed.  [/home/stu/NutShell/build/TopMain.v:5471]
INFO: [Synth 8-6155] done synthesizing module 'CSR' (21#1) [/home/stu/NutShell/build/TopMain.v:4757]
INFO: [Synth 8-6157] synthesizing module 'MOU' [/home/stu/NutShell/build/TopMain.v:5629]
INFO: [Synth 8-6155] done synthesizing module 'MOU' (22#1) [/home/stu/NutShell/build/TopMain.v:5629]
INFO: [Synth 8-6155] done synthesizing module 'EXU' (23#1) [/home/stu/NutShell/build/TopMain.v:5645]
INFO: [Synth 8-6157] synthesizing module 'WBU' [/home/stu/NutShell/build/TopMain.v:6135]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/stu/NutShell/build/TopMain.v:6172]
INFO: [Synth 8-6157] synthesizing module 'DifftestRunaheadRedirectEvent' [/home/stu/NutShell/build/DifftestRunaheadRedirectEvent.v:2]
INFO: [Synth 8-6155] done synthesizing module 'DifftestRunaheadRedirectEvent' (24#1) [/home/stu/NutShell/build/DifftestRunaheadRedirectEvent.v:2]
INFO: [Synth 8-6155] done synthesizing module 'WBU' (25#1) [/home/stu/NutShell/build/TopMain.v:6135]
INFO: [Synth 8-6155] done synthesizing module 'Backend_inorder' (26#1) [/home/stu/NutShell/build/TopMain.v:6199]
INFO: [Synth 8-6157] synthesizing module 'SimpleBusCrossbarNto1' [/home/stu/NutShell/build/TopMain.v:7248]
INFO: [Synth 8-6157] synthesizing module 'LockingArbiter' [/home/stu/NutShell/build/TopMain.v:7142]
INFO: [Synth 8-6155] done synthesizing module 'LockingArbiter' (27#1) [/home/stu/NutShell/build/TopMain.v:7142]
INFO: [Synth 8-6155] done synthesizing module 'SimpleBusCrossbarNto1' (28#1) [/home/stu/NutShell/build/TopMain.v:7248]
INFO: [Synth 8-6157] synthesizing module 'SimpleBusCrossbarNto1_1' [/home/stu/NutShell/build/TopMain.v:7610]
INFO: [Synth 8-6157] synthesizing module 'LockingArbiter_1' [/home/stu/NutShell/build/TopMain.v:7473]
INFO: [Synth 8-6155] done synthesizing module 'LockingArbiter_1' (29#1) [/home/stu/NutShell/build/TopMain.v:7473]
INFO: [Synth 8-6155] done synthesizing module 'SimpleBusCrossbarNto1_1' (30#1) [/home/stu/NutShell/build/TopMain.v:7610]
INFO: [Synth 8-6157] synthesizing module 'EmbeddedTLB' [/home/stu/NutShell/build/TopMain.v:8566]
INFO: [Synth 8-6157] synthesizing module 'EmbeddedTLBExec' [/home/stu/NutShell/build/TopMain.v:7886]
INFO: [Synth 8-6155] done synthesizing module 'EmbeddedTLBExec' (31#1) [/home/stu/NutShell/build/TopMain.v:7886]
INFO: [Synth 8-6157] synthesizing module 'EmbeddedTLBMD' [/home/stu/NutShell/build/TopMain.v:8402]
WARNING: [Synth 8-4767] Trying to implement RAM 'tlbmd_0_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "tlbmd_0_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'tlbmd_1_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "tlbmd_1_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'tlbmd_2_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "tlbmd_2_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'tlbmd_3_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "tlbmd_3_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'EmbeddedTLBMD' (32#1) [/home/stu/NutShell/build/TopMain.v:8402]
INFO: [Synth 8-6155] done synthesizing module 'EmbeddedTLB' (33#1) [/home/stu/NutShell/build/TopMain.v:8566]
INFO: [Synth 8-6157] synthesizing module 'Cache' [/home/stu/NutShell/build/TopMain.v:10383]
INFO: [Synth 8-6157] synthesizing module 'CacheStage1' [/home/stu/NutShell/build/TopMain.v:8832]
INFO: [Synth 8-6155] done synthesizing module 'CacheStage1' (34#1) [/home/stu/NutShell/build/TopMain.v:8832]
INFO: [Synth 8-6157] synthesizing module 'CacheStage2' [/home/stu/NutShell/build/TopMain.v:8870]
INFO: [Synth 8-6155] done synthesizing module 'CacheStage2' (35#1) [/home/stu/NutShell/build/TopMain.v:8870]
INFO: [Synth 8-6157] synthesizing module 'CacheStage3' [/home/stu/NutShell/build/TopMain.v:9166]
INFO: [Synth 8-6157] synthesizing module 'Arbiter' [/home/stu/NutShell/build/TopMain.v:9122]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter' (36#1) [/home/stu/NutShell/build/TopMain.v:9122]
INFO: [Synth 8-6157] synthesizing module 'Arbiter_1' [/home/stu/NutShell/build/TopMain.v:9146]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter_1' (37#1) [/home/stu/NutShell/build/TopMain.v:9146]
INFO: [Synth 8-6155] done synthesizing module 'CacheStage3' (38#1) [/home/stu/NutShell/build/TopMain.v:9166]
INFO: [Synth 8-6157] synthesizing module 'SRAMTemplateWithArbiter' [/home/stu/NutShell/build/TopMain.v:9794]
INFO: [Synth 8-6157] synthesizing module 'SRAMTemplate_1' [/home/stu/NutShell/build/TopMain.v:9623]
INFO: [Synth 8-6157] synthesizing module 'array_0' [/home/stu/NutShell/build/TopMain.v:24702]
INFO: [Synth 8-6157] synthesizing module 'array_0_ext' [/home/stu/NutShell/build/build/array_ext.v:50]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/stu/NutShell/build/build/array_ext.v:74]
INFO: [Synth 8-6155] done synthesizing module 'array_0_ext' (39#1) [/home/stu/NutShell/build/build/array_ext.v:50]
INFO: [Synth 8-6155] done synthesizing module 'array_0' (40#1) [/home/stu/NutShell/build/TopMain.v:24702]
INFO: [Synth 8-6155] done synthesizing module 'SRAMTemplate_1' (41#1) [/home/stu/NutShell/build/TopMain.v:9623]
INFO: [Synth 8-6157] synthesizing module 'Arbiter_2' [/home/stu/NutShell/build/TopMain.v:9782]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter_2' (42#1) [/home/stu/NutShell/build/TopMain.v:9782]
INFO: [Synth 8-6155] done synthesizing module 'SRAMTemplateWithArbiter' (43#1) [/home/stu/NutShell/build/TopMain.v:9794]
INFO: [Synth 8-6157] synthesizing module 'SRAMTemplateWithArbiter_1' [/home/stu/NutShell/build/TopMain.v:10148]
INFO: [Synth 8-6157] synthesizing module 'SRAMTemplate_2' [/home/stu/NutShell/build/TopMain.v:10064]
INFO: [Synth 8-6157] synthesizing module 'array_1' [/home/stu/NutShell/build/TopMain.v:24751]
INFO: [Synth 8-6157] synthesizing module 'array_1_ext' [/home/stu/NutShell/build/build/array_ext.v:102]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/stu/NutShell/build/build/array_ext.v:126]
INFO: [Synth 8-6155] done synthesizing module 'array_1_ext' (44#1) [/home/stu/NutShell/build/build/array_ext.v:102]
INFO: [Synth 8-6155] done synthesizing module 'array_1' (45#1) [/home/stu/NutShell/build/TopMain.v:24751]
INFO: [Synth 8-6155] done synthesizing module 'SRAMTemplate_2' (46#1) [/home/stu/NutShell/build/TopMain.v:10064]
INFO: [Synth 8-6157] synthesizing module 'Arbiter_3' [/home/stu/NutShell/build/TopMain.v:10131]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter_3' (47#1) [/home/stu/NutShell/build/TopMain.v:10131]
INFO: [Synth 8-6155] done synthesizing module 'SRAMTemplateWithArbiter_1' (48#1) [/home/stu/NutShell/build/TopMain.v:10148]
INFO: [Synth 8-6157] synthesizing module 'Arbiter_4' [/home/stu/NutShell/build/TopMain.v:10368]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter_4' (49#1) [/home/stu/NutShell/build/TopMain.v:10368]
INFO: [Synth 8-6155] done synthesizing module 'Cache' (50#1) [/home/stu/NutShell/build/TopMain.v:10383]
INFO: [Synth 8-6157] synthesizing module 'EmbeddedTLB_1' [/home/stu/NutShell/build/TopMain.v:11818]
INFO: [Synth 8-6157] synthesizing module 'EmbeddedTLBExec_1' [/home/stu/NutShell/build/TopMain.v:11093]
INFO: [Synth 8-6155] done synthesizing module 'EmbeddedTLBExec_1' (51#1) [/home/stu/NutShell/build/TopMain.v:11093]
INFO: [Synth 8-6157] synthesizing module 'EmbeddedTLBEmpty_1' [/home/stu/NutShell/build/TopMain.v:11616]
INFO: [Synth 8-6155] done synthesizing module 'EmbeddedTLBEmpty_1' (52#1) [/home/stu/NutShell/build/TopMain.v:11616]
INFO: [Synth 8-6157] synthesizing module 'EmbeddedTLBMD_1' [/home/stu/NutShell/build/TopMain.v:11640]
INFO: [Synth 8-6155] done synthesizing module 'EmbeddedTLBMD_1' (53#1) [/home/stu/NutShell/build/TopMain.v:11640]
INFO: [Synth 8-6155] done synthesizing module 'EmbeddedTLB_1' (54#1) [/home/stu/NutShell/build/TopMain.v:11818]
INFO: [Synth 8-6157] synthesizing module 'Cache_1' [/home/stu/NutShell/build/TopMain.v:13227]
INFO: [Synth 8-6157] synthesizing module 'CacheStage1_1' [/home/stu/NutShell/build/TopMain.v:12245]
INFO: [Synth 8-6155] done synthesizing module 'CacheStage1_1' (55#1) [/home/stu/NutShell/build/TopMain.v:12245]
INFO: [Synth 8-6157] synthesizing module 'CacheStage2_1' [/home/stu/NutShell/build/TopMain.v:12296]
INFO: [Synth 8-6155] done synthesizing module 'CacheStage2_1' (56#1) [/home/stu/NutShell/build/TopMain.v:12296]
INFO: [Synth 8-6157] synthesizing module 'CacheStage3_1' [/home/stu/NutShell/build/TopMain.v:12578]
INFO: [Synth 8-6155] done synthesizing module 'CacheStage3_1' (57#1) [/home/stu/NutShell/build/TopMain.v:12578]
INFO: [Synth 8-6157] synthesizing module 'Arbiter_9' [/home/stu/NutShell/build/TopMain.v:13194]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter_9' (58#1) [/home/stu/NutShell/build/TopMain.v:13194]
INFO: [Synth 8-6155] done synthesizing module 'Cache_1' (59#1) [/home/stu/NutShell/build/TopMain.v:13227]
INFO: [Synth 8-6155] done synthesizing module 'NutCore' (60#1) [/home/stu/NutShell/build/TopMain.v:14154]
INFO: [Synth 8-6157] synthesizing module 'CoherenceManager' [/home/stu/NutShell/build/TopMain.v:17586]
INFO: [Synth 8-6155] done synthesizing module 'CoherenceManager' (61#1) [/home/stu/NutShell/build/TopMain.v:17586]
INFO: [Synth 8-6157] synthesizing module 'AXI42SimpleBusConverter' [/home/stu/NutShell/build/TopMain.v:17788]
INFO: [Synth 8-6155] done synthesizing module 'AXI42SimpleBusConverter' (62#1) [/home/stu/NutShell/build/TopMain.v:17788]
INFO: [Synth 8-6157] synthesizing module 'Prefetcher' [/home/stu/NutShell/build/TopMain.v:18105]
INFO: [Synth 8-6155] done synthesizing module 'Prefetcher' (63#1) [/home/stu/NutShell/build/TopMain.v:18105]
INFO: [Synth 8-6157] synthesizing module 'Cache_2' [/home/stu/NutShell/build/TopMain.v:19933]
INFO: [Synth 8-6157] synthesizing module 'CacheStage1_2' [/home/stu/NutShell/build/TopMain.v:18229]
INFO: [Synth 8-6155] done synthesizing module 'CacheStage1_2' (64#1) [/home/stu/NutShell/build/TopMain.v:18229]
INFO: [Synth 8-6157] synthesizing module 'CacheStage2_2' [/home/stu/NutShell/build/TopMain.v:18277]
INFO: [Synth 8-6155] done synthesizing module 'CacheStage2_2' (65#1) [/home/stu/NutShell/build/TopMain.v:18277]
INFO: [Synth 8-6157] synthesizing module 'CacheStage3_2' [/home/stu/NutShell/build/TopMain.v:18599]
INFO: [Synth 8-6157] synthesizing module 'Arbiter_10' [/home/stu/NutShell/build/TopMain.v:18556]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter_10' (66#1) [/home/stu/NutShell/build/TopMain.v:18556]
INFO: [Synth 8-6157] synthesizing module 'Arbiter_11' [/home/stu/NutShell/build/TopMain.v:18579]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter_11' (67#1) [/home/stu/NutShell/build/TopMain.v:18579]
INFO: [Synth 8-6155] done synthesizing module 'CacheStage3_2' (68#1) [/home/stu/NutShell/build/TopMain.v:18599]
INFO: [Synth 8-6157] synthesizing module 'SRAMTemplateWithArbiter_4' [/home/stu/NutShell/build/TopMain.v:19359]
INFO: [Synth 8-6157] synthesizing module 'SRAMTemplate_5' [/home/stu/NutShell/build/TopMain.v:19188]
INFO: [Synth 8-6157] synthesizing module 'array_2' [/home/stu/NutShell/build/TopMain.v:24800]
INFO: [Synth 8-6157] synthesizing module 'array_2_ext' [/home/stu/NutShell/build/build/array_ext.v:154]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/stu/NutShell/build/build/array_ext.v:178]
INFO: [Synth 8-6155] done synthesizing module 'array_2_ext' (69#1) [/home/stu/NutShell/build/build/array_ext.v:154]
INFO: [Synth 8-6155] done synthesizing module 'array_2' (70#1) [/home/stu/NutShell/build/TopMain.v:24800]
INFO: [Synth 8-6155] done synthesizing module 'SRAMTemplate_5' (71#1) [/home/stu/NutShell/build/TopMain.v:19188]
INFO: [Synth 8-6157] synthesizing module 'Arbiter_12' [/home/stu/NutShell/build/TopMain.v:19347]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter_12' (72#1) [/home/stu/NutShell/build/TopMain.v:19347]
INFO: [Synth 8-6155] done synthesizing module 'SRAMTemplateWithArbiter_4' (73#1) [/home/stu/NutShell/build/TopMain.v:19359]
INFO: [Synth 8-6157] synthesizing module 'SRAMTemplateWithArbiter_5' [/home/stu/NutShell/build/TopMain.v:19713]
INFO: [Synth 8-6157] synthesizing module 'SRAMTemplate_6' [/home/stu/NutShell/build/TopMain.v:19629]
INFO: [Synth 8-6157] synthesizing module 'array_3' [/home/stu/NutShell/build/TopMain.v:24849]
INFO: [Synth 8-6157] synthesizing module 'array_3_ext' [/home/stu/NutShell/build/build/array_ext.v:206]
WARNING: [Synth 8-6014] Unused sequential element reg_RW0_ren_reg was removed.  [/home/stu/NutShell/build/build/array_ext.v:230]
INFO: [Synth 8-6155] done synthesizing module 'array_3_ext' (74#1) [/home/stu/NutShell/build/build/array_ext.v:206]
INFO: [Synth 8-6155] done synthesizing module 'array_3' (75#1) [/home/stu/NutShell/build/TopMain.v:24849]
INFO: [Synth 8-6155] done synthesizing module 'SRAMTemplate_6' (76#1) [/home/stu/NutShell/build/TopMain.v:19629]
INFO: [Synth 8-6157] synthesizing module 'Arbiter_13' [/home/stu/NutShell/build/TopMain.v:19696]
INFO: [Synth 8-6155] done synthesizing module 'Arbiter_13' (77#1) [/home/stu/NutShell/build/TopMain.v:19696]
INFO: [Synth 8-6155] done synthesizing module 'SRAMTemplateWithArbiter_5' (78#1) [/home/stu/NutShell/build/TopMain.v:19713]
INFO: [Synth 8-6155] done synthesizing module 'Cache_2' (79#1) [/home/stu/NutShell/build/TopMain.v:19933]
INFO: [Synth 8-6157] synthesizing module 'SimpleBusAddressMapper' [/home/stu/NutShell/build/TopMain.v:20776]
INFO: [Synth 8-6155] done synthesizing module 'SimpleBusAddressMapper' (80#1) [/home/stu/NutShell/build/TopMain.v:20776]
INFO: [Synth 8-6157] synthesizing module 'SimpleBus2AXI4Converter' [/home/stu/NutShell/build/TopMain.v:20803]
INFO: [Synth 8-6155] done synthesizing module 'SimpleBus2AXI4Converter' (81#1) [/home/stu/NutShell/build/TopMain.v:20803]
INFO: [Synth 8-6157] synthesizing module 'SimpleBusCrossbar1toN' [/home/stu/NutShell/build/TopMain.v:20967]
INFO: [Synth 8-6155] done synthesizing module 'SimpleBusCrossbar1toN' (82#1) [/home/stu/NutShell/build/TopMain.v:20967]
INFO: [Synth 8-6157] synthesizing module 'SimpleBus2AXI4Converter_1' [/home/stu/NutShell/build/TopMain.v:21175]
INFO: [Synth 8-6155] done synthesizing module 'SimpleBus2AXI4Converter_1' (83#1) [/home/stu/NutShell/build/TopMain.v:21175]
INFO: [Synth 8-6157] synthesizing module 'AXI4CLINT' [/home/stu/NutShell/build/TopMain.v:21348]
INFO: [Synth 8-6155] done synthesizing module 'AXI4CLINT' (84#1) [/home/stu/NutShell/build/TopMain.v:21348]
INFO: [Synth 8-6157] synthesizing module 'SimpleBus2AXI4Converter_2' [/home/stu/NutShell/build/TopMain.v:21599]
INFO: [Synth 8-6155] done synthesizing module 'SimpleBus2AXI4Converter_2' (85#1) [/home/stu/NutShell/build/TopMain.v:21599]
INFO: [Synth 8-6157] synthesizing module 'AXI4PLIC' [/home/stu/NutShell/build/TopMain.v:21748]
INFO: [Synth 8-6155] done synthesizing module 'AXI4PLIC' (86#1) [/home/stu/NutShell/build/TopMain.v:21748]
INFO: [Synth 8-6155] done synthesizing module 'NutShell' (87#1) [/home/stu/NutShell/build/TopMain.v:22055]
INFO: [Synth 8-6155] done synthesizing module 'nutshell_NutShell_0_0' (88#1) [/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.srcs/sources_1/bd/nutshell/ip/nutshell_NutShell_0_0/synth/nutshell_NutShell_0_0.v:58]
WARNING: [Synth 8-3331] design SimpleBus2AXI4Converter_2 has unconnected port io_in_req_bits_cmd[2]
WARNING: [Synth 8-3331] design SimpleBus2AXI4Converter_2 has unconnected port io_in_req_bits_cmd[1]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_awaddr[31]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_awaddr[30]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_awaddr[29]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_awaddr[28]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_awaddr[27]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_awaddr[26]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[63]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[62]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[61]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[60]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[59]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[58]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[57]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[56]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[55]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[54]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[53]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[52]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[51]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[50]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[49]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[48]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[47]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[46]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[45]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[44]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[43]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[42]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[41]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[40]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[39]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[38]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[37]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[36]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[35]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[34]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[33]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_wdata[32]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_araddr[31]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_araddr[30]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_araddr[29]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_araddr[28]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_araddr[27]
WARNING: [Synth 8-3331] design AXI4PLIC has unconnected port io__in_araddr[26]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_awaddr[31]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_awaddr[30]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_awaddr[29]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_awaddr[28]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_awaddr[27]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_awaddr[26]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_awaddr[25]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_awaddr[24]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_awaddr[23]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_awaddr[22]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_awaddr[21]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_awaddr[20]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_awaddr[19]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_awaddr[18]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_awaddr[17]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_awaddr[16]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_araddr[31]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_araddr[30]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_araddr[29]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_araddr[28]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_araddr[27]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_araddr[26]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_araddr[25]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_araddr[24]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_araddr[23]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_araddr[22]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_araddr[21]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_araddr[20]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_araddr[19]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_araddr[18]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_araddr[17]
WARNING: [Synth 8-3331] design AXI4CLINT has unconnected port io__in_araddr[16]
WARNING: [Synth 8-3331] design CacheStage3_2 has unconnected port io_in_bits_req_addr[2]
WARNING: [Synth 8-3331] design CacheStage3_2 has unconnected port io_in_bits_req_addr[1]
WARNING: [Synth 8-3331] design CacheStage3_2 has unconnected port io_in_bits_req_addr[0]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_tag[16]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_tag[15]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_tag[14]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_tag[13]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_tag[12]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_tag[11]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_tag[10]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_tag[9]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_tag[8]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_tag[7]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_tag[6]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_tag[5]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_tag[4]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_tag[3]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_tag[2]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_tag[1]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_tag[0]
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_valid
WARNING: [Synth 8-3331] design CacheStage1_2 has unconnected port io_metaReadBus_resp_data_0_dirty
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2236.008 ; gain = 77.000 ; free physical = 1209 ; free virtual = 5338
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2247.883 ; gain = 88.875 ; free physical = 1219 ; free virtual = 5348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2247.883 ; gain = 88.875 ; free physical = 1219 ; free virtual = 5348
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2396.750 ; gain = 0.000 ; free physical = 2630 ; free virtual = 6765
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2439.375 ; gain = 42.625 ; free physical = 2595 ; free virtual = 6730
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2439.375 ; gain = 280.367 ; free physical = 2748 ; free virtual = 6887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3cg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2439.375 ; gain = 280.367 ; free physical = 2748 ; free virtual = 6887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2439.375 ; gain = 280.367 ; free physical = 2751 ; free virtual = 6890
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'NaiveRVCAlignBuffer'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LSExecUnit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UnpipelinedLSU'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SimpleBusCrossbarNto1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SimpleBusCrossbarNto1_1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'EmbeddedTLBExec'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CacheStage3'
INFO: [Synth 8-802] inferred FSM for state register 'state2_reg' in module 'CacheStage3'
WARNING: [Synth 8-7032] RAM "ram_reg" have possible Byte Write pattern, however the data width (84) is not multiple of supported byte widths of 8 or 9 .
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'EmbeddedTLBExec_1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CacheStage3_1'
INFO: [Synth 8-802] inferred FSM for state register 'state2_reg' in module 'CacheStage3_1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CoherenceManager'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CacheStage3_2'
INFO: [Synth 8-802] inferred FSM for state register 'state2_reg' in module 'CacheStage3_2'
WARNING: [Synth 8-7032] RAM "ram_reg" have possible Byte Write pattern, however the data width (76) is not multiple of supported byte widths of 8 or 9 .
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'SimpleBusCrossbar1toN'
INFO: [Synth 8-6430] The Block RAM "array_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "BPU_inorder:/ras_reg" of size (depth=16 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "BPU_inorder:/pht_reg" of size (depth=512 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                 iSTATE2 |                               10 |                               01
                  iSTATE |                               11 |                               11
*
                 iSTATE0 |                               01 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'NaiveRVCAlignBuffer'
INFO: [Synth 8-6904] The RAM "FlushableQueue:/MEM_instr_reg" of size (depth=4 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "FlushableQueue:/MEM_pc_reg" of size (depth=4 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "FlushableQueue:/MEM_pnpc_reg" of size (depth=4 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "FlushableQueue:/MEM_exceptionVec_12_reg" of size (depth=4 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "FlushableQueue:/MEM_brIdx_reg" of size (depth=4 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LSExecUnit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE4 |                          0000001 |                              000
                 iSTATE2 |                          0100000 |                              100
                 iSTATE3 |                          1000000 |                              011
                 iSTATE5 |                          0001000 |                              101
                 iSTATE1 |                          0000010 |                              110
                  iSTATE |                          0000100 |                              111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'UnpipelinedLSU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SimpleBusCrossbarNto1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'SimpleBusCrossbarNto1_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
                 iSTATE0 |                              100 |                              001
                  iSTATE |                              011 |                              010
                 iSTATE1 |                              001 |                              011
                 iSTATE2 |                              010 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'EmbeddedTLBExec'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state2_reg' using encoding 'one-hot' in module 'CacheStage3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                             0000
                 iSTATE6 |                              111 |                             0101
                 iSTATE1 |                              110 |                             0110
                 iSTATE5 |                              010 |                             0001
                 iSTATE2 |                              100 |                             0010
                  iSTATE |                              101 |                             0111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CacheStage3'
INFO: [Synth 8-6430] The Block RAM "array_0_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (21) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-6430] The Block RAM "array_1_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (64) is too high. Maximum supported byte width = 32 (data_only) or 36 (data + parity))
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"array_1_ext:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "array_1_ext:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "array_1_ext:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"array_1_ext:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "array_1_ext:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "array_1_ext:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"array_1_ext:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "array_1_ext:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "array_1_ext:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"array_1_ext:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "array_1_ext:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "array_1_ext:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                           000001 |                              000
                 iSTATE1 |                           100000 |                              001
                 iSTATE0 |                           001000 |                              010
                 iSTATE2 |                           010000 |                              101
                 iSTATE4 |                           000010 |                              011
                 iSTATE3 |                           000100 |                              100
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'EmbeddedTLBExec_1'
INFO: [Synth 8-6904] The RAM "EmbeddedTLBMD_1:/tlbmd_0_reg" of size (depth=16 x width=121) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "EmbeddedTLBMD_1:/tlbmd_1_reg" of size (depth=16 x width=121) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "EmbeddedTLBMD_1:/tlbmd_2_reg" of size (depth=16 x width=121) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "EmbeddedTLBMD_1:/tlbmd_3_reg" of size (depth=16 x width=121) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state2_reg' using encoding 'one-hot' in module 'CacheStage3_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                             0000 |                             0000
                 iSTATE5 |                             0110 |                             1000
                 iSTATE7 |                             1000 |                             0101
                 iSTATE6 |                             0111 |                             0110
                  iSTATE |                             0011 |                             0011
                 iSTATE0 |                             0001 |                             0100
                 iSTATE2 |                             0010 |                             0001
                 iSTATE1 |                             0100 |                             0010
                 iSTATE4 |                             0101 |                             0111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CacheStage3_1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
                 iSTATE2 |                              001 |                              001
                 iSTATE4 |                              010 |                              010
                 iSTATE3 |                              011 |                              011
                  iSTATE |                              100 |                              100
                 iSTATE1 |                              101 |                              101
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CoherenceManager'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              001 |                               00
                 iSTATE1 |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state2_reg' using encoding 'one-hot' in module 'CacheStage3_2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                             0000
                 iSTATE3 |                              110 |                             1000
                 iSTATE4 |                              111 |                             0101
                 iSTATE6 |                              011 |                             0011
                 iSTATE1 |                              001 |                             0100
                 iSTATE5 |                              010 |                             0001
                 iSTATE0 |                              100 |                             0010
                  iSTATE |                              101 |                             0111
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'CacheStage3_2'
INFO: [Synth 8-6430] The Block RAM "array_2_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (19) is not a multiple of 8(data_only) or 9(data + parity))
INFO: [Synth 8-6430] The Block RAM "array_3_ext:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (64) is too high. Maximum supported byte width = 32 (data_only) or 36 (data + parity))
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"array_3_ext:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "array_3_ext:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "array_3_ext:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "array_3_ext:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "array_3_ext:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"array_3_ext:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "array_3_ext:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "array_3_ext:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "array_3_ext:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "array_3_ext:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"array_3_ext:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "array_3_ext:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "array_3_ext:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "array_3_ext:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "array_3_ext:/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"array_3_ext:/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "array_3_ext:/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "array_3_ext:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "array_3_ext:/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "array_3_ext:/ram_reg"
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               00
                 iSTATE1 |                              010 |                               10
                 iSTATE0 |                              100 |                               01
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'SimpleBusCrossbar1toN'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 2439.375 ; gain = 280.367 ; free physical = 2557 ; free virtual = 6700
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |Backend_inorder |           1|     30361|
|2     |NutCore__GB1    |           1|     17969|
|3     |NutCore__GB2    |           1|     28919|
|4     |NutCore__GB3    |           1|     22376|
|5     |NutShell__GC0   |           1|     18443|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 8     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 11    
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 18    
	   2 Input      2 Bit       Adders := 9     
+---XORs : 
	   2 Input     64 Bit         XORs := 4     
	   2 Input     32 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 5     
+---Registers : 
	              130 Bit    Registers := 3     
	              129 Bit    Registers := 1     
	              121 Bit    Registers := 12    
	               87 Bit    Registers := 3     
	               73 Bit    Registers := 1     
	               65 Bit    Registers := 3     
	               64 Bit    Registers := 133   
	               40 Bit    Registers := 2     
	               39 Bit    Registers := 24    
	               32 Bit    Registers := 19    
	               27 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               19 Bit    Registers := 18    
	               18 Bit    Registers := 5     
	               17 Bit    Registers := 9     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 31    
	                3 Bit    Registers := 30    
	                2 Bit    Registers := 13    
	                1 Bit    Registers := 246   
+---Multipliers : 
	                65x65  Multipliers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
	             256K Bit         RAMs := 2     
	              38K Bit         RAMs := 1     
	              36K Bit         RAMs := 1     
	              10K Bit         RAMs := 2     
	               1K Bit         RAMs := 4     
	             1024 Bit         RAMs := 1     
	              624 Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
	              156 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 18    
	   4 Input    129 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input     94 Bit        Muxes := 8     
	   2 Input     87 Bit        Muxes := 2     
	   2 Input     84 Bit        Muxes := 12    
	   2 Input     76 Bit        Muxes := 6     
	   2 Input     73 Bit        Muxes := 7     
	   2 Input     65 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 249   
	   3 Input     64 Bit        Muxes := 3     
	   9 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 2     
	   4 Input     64 Bit        Muxes := 6     
	   2 Input     39 Bit        Muxes := 13    
	   4 Input     39 Bit        Muxes := 2     
	   5 Input     39 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 38    
	   4 Input     32 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 45    
	   2 Input     18 Bit        Muxes := 10    
	   6 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 22    
	   2 Input     16 Bit        Muxes := 6     
	   5 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 11    
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 16    
	   4 Input      7 Bit        Muxes := 2     
	 124 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 17    
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 26    
	   4 Input      5 Bit        Muxes := 3     
	  34 Input      5 Bit        Muxes := 1     
	  32 Input      5 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 57    
	  10 Input      4 Bit        Muxes := 1     
	 124 Input      4 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	  34 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 4     
	  14 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 6     
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 55    
	   3 Input      3 Bit        Muxes := 7     
	   4 Input      3 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	 126 Input      3 Bit        Muxes := 1     
	  34 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 101   
	   5 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 307   
	   5 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 15    
	   7 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 43    
	   6 Input      1 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ISU 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 10    
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     39 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               39 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module LSExecUnit 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module AtomALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   9 Input     64 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
Module UnpipelinedLSU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module Multiplier 
Detailed RTL Component Info : 
+---Registers : 
	              130 Bit    Registers := 3     
	               65 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                65x65  Multipliers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 4     
	   3 Input     64 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              129 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    129 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 11    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 80    
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MDU 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 3     
Module CSR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   2 Input     39 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 30    
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 60    
	   5 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   5 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
Module MOU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     39 Bit       Adders := 1     
Module EXU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module Backend_inorder 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 10    
	               39 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module LockingArbiter_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SimpleBusCrossbarNto1_1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module EmbeddedTLBExec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     94 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 3     
	   6 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  13 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
Module EmbeddedTLBMD 
Detailed RTL Component Info : 
+---Registers : 
	              121 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module EmbeddedTLB 
Detailed RTL Component Info : 
+---Registers : 
	              121 Bit    Registers := 4     
	               87 Bit    Registers := 1     
	               39 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     87 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module EmbeddedTLBExec_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               27 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     94 Bit        Muxes := 4     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     20 Bit        Muxes := 1     
	   6 Input     18 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module EmbeddedTLBMD_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module EmbeddedTLB_1 
Detailed RTL Component Info : 
+---Registers : 
	              121 Bit    Registers := 4     
	               64 Bit    Registers := 2     
	               39 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module array_ext 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module SRAMTemplate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               73 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 2     
Module BPU_inorder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     39 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---RAMs : 
	             1024 Bit         RAMs := 1     
	              624 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module IFU_inorder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     39 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module NaiveRVCAlignBuffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     39 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               39 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 3     
	   5 Input     39 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 22    
	 124 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 21    
	  34 Input      5 Bit        Muxes := 1     
	 124 Input      4 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	  34 Input      4 Bit        Muxes := 1     
	 126 Input      3 Bit        Muxes := 1     
	  34 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FlushableQueue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 1     
+---RAMs : 
	              256 Bit         RAMs := 1     
	              156 Bit         RAMs := 2     
	               16 Bit         RAMs := 1     
	                4 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Frontend_inorder 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               39 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module CacheStage2_1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Arbiter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Arbiter_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module CacheStage3_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 5     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 4     
	  14 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 10    
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	  10 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module array_0_ext 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input     21 Bit        Muxes := 1     
Module SRAMTemplate_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module SRAMTemplateWithArbiter 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module array_1_ext 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 1     
Module SRAMTemplate_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module Arbiter_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module SRAMTemplateWithArbiter_1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 16    
Module Arbiter_9__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Cache_1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 7     
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module CacheStage2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Arbiter__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Arbiter_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module CacheStage3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 11    
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
	  10 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module array_0_ext__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
+---RAMs : 
	              10K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     84 Bit        Muxes := 6     
	   2 Input     21 Bit        Muxes := 1     
Module SRAMTemplate_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module SRAMTemplateWithArbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module array_1_ext__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
+---RAMs : 
	             256K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 1     
Module SRAMTemplate_2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module Arbiter_3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module SRAMTemplateWithArbiter_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 16    
Module Cache 
Detailed RTL Component Info : 
+---Registers : 
	               87 Bit    Registers := 2     
	               64 Bit    Registers := 5     
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module LockingArbiter__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SimpleBusCrossbarNto1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module NutCore 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               64 Bit    Registers := 12    
	               39 Bit    Registers := 8     
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 76    
+---Muxes : 
	   4 Input     64 Bit        Muxes := 3     
	   4 Input     39 Bit        Muxes := 2     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   4 Input      1 Bit        Muxes := 19    
Module CoherenceManager 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     64 Bit        Muxes := 1     
	   5 Input     64 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module LockingArbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SimpleBusCrossbarNto1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module AXI42SimpleBusConverter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module Prefetcher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module CacheStage2_2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module Arbiter_10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module Arbiter_11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module CacheStage3_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 5     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 13    
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
	   7 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module array_2_ext 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---RAMs : 
	              38K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     76 Bit        Muxes := 6     
	   2 Input     19 Bit        Muxes := 1     
Module SRAMTemplate_5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module SRAMTemplateWithArbiter_4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 4     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module array_3_ext 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 1     
Module SRAMTemplate_6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module Arbiter_13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module SRAMTemplateWithArbiter_5 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 16    
Module Arbiter_9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module Cache_2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 7     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 9     
Module SimpleBus2AXI4Converter 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module SimpleBusCrossbar1toN 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module SimpleBus2AXI4Converter_1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXI4CLINT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module SimpleBus2AXI4Converter_2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module AXI4PLIC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module SimpleBus2AXI4Converter_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module NutShell 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_wstrb[7] driven by constant 1
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_wstrb[6] driven by constant 1
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_wstrb[5] driven by constant 1
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_wstrb[4] driven by constant 1
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_bready driven by constant 1
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arprot[0] driven by constant 1
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arid driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_aruser driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arsize[1] driven by constant 1
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arsize[0] driven by constant 1
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arburst[1] driven by constant 1
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arburst[0] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arlock driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arcache[1] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_arqos[0] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mem_rready driven by constant 1
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mmio_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mmio_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mmio_arprot[0] driven by constant 1
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mmio_arid driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mmio_aruser driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mmio_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mmio_arburst[0] driven by constant 1
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mmio_arlock driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mmio_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mmio_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mmio_arcache[1] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mmio_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mmio_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mmio_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mmio_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_mmio_arqos[0] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_frontend_bresp[1] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_frontend_bresp[0] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_frontend_bid driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_frontend_buser driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_frontend_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_frontend_rresp[0] driven by constant 0
INFO: [Synth 8-3917] design nutshell_NutShell_0_0 has port io_frontend_ruser driven by constant 0
WARNING: [Synth 8-3936] Found unconnected internal register 'mdu/mul/REG_4_reg' and it is trimmed from '130' to '128' bits. [/home/stu/NutShell/build/TopMain.v:4127]
WARNING: [Synth 8-3936] Found unconnected internal register 'mdu/mul/REG_3_reg' and it is trimmed from '130' to '128' bits. [/home/stu/NutShell/build/TopMain.v:4132]
WARNING: [Synth 8-3936] Found unconnected internal register 'mdu/mul/REG_2_reg' and it is trimmed from '130' to '128' bits. [/home/stu/NutShell/build/TopMain.v:4131]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/stu/NutShell/build/TopMain.v:4131]
DSP Report: Generating DSP mdu/mul/REG_3_reg, operation Mode is: (A2*B2)'.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: Generating DSP mdu/mul/REG_2_reg, operation Mode is: (A2*B2)'.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: Generating DSP mdu/mul/REG_20, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: register mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_20.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: Generating DSP mdu/mul/REG_3_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: Generating DSP mdu/mul/REG_2_reg, operation Mode is: (A2*B2)'.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: Generating DSP mdu/mul/REG_20, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: register mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_20.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: Generating DSP mdu/mul/REG_3_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: Generating DSP mdu/mul/REG_2_reg, operation Mode is: (A2*B2)'.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: Generating DSP mdu/mul/REG_20, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: register mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_20.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: Generating DSP mdu/mul/REG_3_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: Generating DSP mdu/mul/REG_2_reg, operation Mode is: (A2*B2)'.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: Generating DSP mdu/mul/REG_20, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: register mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_20.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: Generating DSP mdu/mul/REG_3_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: Generating DSP mdu/mul/REG_2_reg, operation Mode is: (A2*B2)'.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_2_reg.
DSP Report: Generating DSP mdu/mul/REG_20, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: register mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_20.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_20.
DSP Report: Generating DSP mdu/mul/REG_3_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_3_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: register mdu/mul/REG_2_reg is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_3_reg.
DSP Report: operator mdu/mul/REG_20 is absorbed into DSP mdu/mul/REG_3_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (exu/\mdu/div /\aValx2Reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[16]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[16]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[20]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[20]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[21]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[21]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[22]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[22]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[23]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[23]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[24]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[24]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[25]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[25]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[26]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[26]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[27]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[27]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[28]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[28]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[29]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[29]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[30]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[30]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[31]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[31]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[32]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[32]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[33]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[33]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[34]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[34]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[35]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[35]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[36]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[36]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[37]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[37]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[38]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[38]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[39]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[39]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[40]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[40]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[41]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[41]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[42]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[42]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[43]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[43]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[44]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[44]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[45]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[45]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[46]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[46]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[47]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[47]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[48]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[48]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[49]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[49]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[50]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[50]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[51]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[51]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[52]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[52]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[53]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[53]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[54]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[54]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[55]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[55]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[56]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[56]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[57]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[57]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[58]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[58]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[59]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[59]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[19]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[19]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[18]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[18]' (FDRE) to 'exu/csr/medeleg_reg[17]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[17]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[17]' (FDRE) to 'exu/csr/medeleg_reg[60]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[15]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[13]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[14]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (exu/csr/\medeleg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (exu/csr/\medeleg_reg[10] )
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[12]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[62]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[62]' (FDRE) to 'exu/csr/medeleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[63]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[63]' (FDRE) to 'exu/csr/medeleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[61]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[61]' (FDRE) to 'exu/csr/medeleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/mideleg_reg[60]' (FDRE) to 'exu/csr/mideleg_reg[10]'
INFO: [Synth 8-3886] merging instance 'exu/csr/medeleg_reg[60]' (FDRE) to 'exu/csr/medeleg_reg[10]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (exu/csr/\mideleg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (exu/csr/\mideleg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (exu/csr/\mideleg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (exu/csr/\mideleg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (exu/csr/\mideleg_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (exu/csr/\mideleg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (exu/csr/\mipReg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (exu/csr/\mideleg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (exu/lsu/\FSM_onehot_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\isu/REG_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (exu/csr/\medeleg_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (exu/csr/\mideleg_reg[0] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[4]) is unused and will be removed from module UnpipelinedLSU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[47]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[46]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[45]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[44]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[43]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[42]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[41]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[40]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[39]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[38]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[37]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[36]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[35]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[34]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[33]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[32]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[31]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[30]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[29]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[28]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[27]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[26]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[25]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[24]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[23]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[22]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[21]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[20]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[19]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[18]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[17]) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[47]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[46]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[45]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[44]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[43]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[42]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[41]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[40]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[39]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[38]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[37]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[36]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[35]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[34]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[33]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[32]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[31]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[30]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[29]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[28]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[27]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[26]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[25]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[24]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[23]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[22]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[21]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[20]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[19]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[18]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[17]__0) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[47]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[46]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[45]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[44]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[43]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[42]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[41]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[40]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[39]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[38]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[37]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[36]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[35]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[34]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[33]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[32]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[31]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[30]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[29]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[28]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[27]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[26]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[25]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[24]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[23]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[22]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[21]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[20]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[19]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[18]__1) is unused and will be removed from module EXU.
WARNING: [Synth 8-3332] Sequential element (mdu/mul/REG_3_reg[17]__1) is unused and will be removed from module EXU.
INFO: [Synth 8-6904] The RAM "EmbeddedTLB_1/mdTLB/tlbmd_0_reg" of size (depth=16 x width=121) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "EmbeddedTLB_1/mdTLB/tlbmd_1_reg" of size (depth=16 x width=121) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "EmbeddedTLB_1/mdTLB/tlbmd_2_reg" of size (depth=16 x width=121) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "EmbeddedTLB_1/mdTLB/tlbmd_3_reg" of size (depth=16 x width=121) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (EmbeddedTLB_1/\tlbExec/hitWBStore_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (EmbeddedTLB_1/\tlbExec/memRespStore_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (EmbeddedTLB/\tlbExec/hitWBStore_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (EmbeddedTLB/\tlbExec/memRespStore_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EmbeddedTLB_1/\tlbExec/hitWBStore_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EmbeddedTLB/\tlbExec/hitWBStore_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EmbeddedTLB_1/\tlbExec/raddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (EmbeddedTLB/\tlbExec/raddr_reg[2] )
INFO: [Synth 8-6904] The RAM "frontend/ifu/bp1/ras_reg" of size (depth=16 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "frontend/ifu/bp1/pht_reg" of size (depth=512 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "frontend/FlushableQueue/MEM_pc_reg" of size (depth=4 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "frontend/FlushableQueue/MEM_instr_reg" of size (depth=4 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "frontend/FlushableQueue/MEM_brIdx_reg" of size (depth=4 x width=4) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "frontend/FlushableQueue/MEM_pnpc_reg" of size (depth=4 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "frontend/FlushableQueue/MEM_exceptionVec_12_reg" of size (depth=4 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/ifu/bp1/btb/array/array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/ifu/bp1/btb/array/array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "NutCore__GB2/frontend/ifu/bp1/btb/array/array_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6904] The RAM "NutCore__GB2/frontend/ifu/bp1/ras_reg" of size (depth=16 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "NutCore__GB2/frontend/ifu/bp1/pht_reg" of size (depth=512 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "NutCore__GB2/frontend/FlushableQueue/MEM_pc_reg" of size (depth=4 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "NutCore__GB2/frontend/FlushableQueue/MEM_instr_reg" of size (depth=4 x width=64) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "NutCore__GB2/frontend/FlushableQueue/MEM_pnpc_reg" of size (depth=4 x width=39) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "NutCore__GB2/frontend/FlushableQueue/MEM_exceptionVec_12_reg" of size (depth=4 x width=1) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
RAM Pipeline Warning: Read Address Register Found For RAM frontend/ifu/bp1/btb/array/array_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REG__3_cf_instr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REG__2_cf_instr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REG__1_cf_instr_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\REG__0_cf_instr_reg[63] )
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "Cache_1/metaArray/ram/array/array_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram/array/array_0_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (21) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_1_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_1_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "Cache_1/dataArray/ram/array/array_1_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram/array/array_1_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (64) is too high. Maximum supported byte width = 32 (data_only) or 36 (data + parity))
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"Cache_1/dataArray/ram/array/array_1_ext/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "Cache_1/dataArray/ram/array/array_1_ext/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "Cache_1/dataArray/ram/array/array_1_ext/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"Cache_1/dataArray/ram/array/array_1_ext/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "Cache_1/dataArray/ram/array/array_1_ext/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "Cache_1/dataArray/ram/array/array_1_ext/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"Cache_1/dataArray/ram/array/array_1_ext/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "Cache_1/dataArray/ram/array/array_1_ext/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "Cache_1/dataArray/ram/array/array_1_ext/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"Cache_1/dataArray/ram/array/array_1_ext/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "Cache_1/dataArray/ram/array/array_1_ext/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "Cache_1/dataArray/ram/array/array_1_ext/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "Cache/metaArray/ram/array/array_0_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram/array/array_0_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (21) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_1_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_1_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "Cache/dataArray/ram/array/array_1_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram/array/array_1_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (64) is too high. Maximum supported byte width = 32 (data_only) or 36 (data + parity))
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"Cache/dataArray/ram/array/array_1_ext/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "Cache/dataArray/ram/array/array_1_ext/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "Cache/dataArray/ram/array/array_1_ext/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"Cache/dataArray/ram/array/array_1_ext/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "Cache/dataArray/ram/array/array_1_ext/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "Cache/dataArray/ram/array/array_1_ext/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"Cache/dataArray/ram/array/array_1_ext/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "Cache/dataArray/ram/array/array_1_ext/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "Cache/dataArray/ram/array/array_1_ext/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"Cache/dataArray/ram/array/array_1_ext/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 36 for RAM "Cache/dataArray/ram/array/array_1_ext/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 28 for RAM "Cache/dataArray/ram/array/array_1_ext/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_1_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_0_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_1_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Cache/dataArray/REG_1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Cache/s3/\value_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Cache/s3/\value_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Cache/s3/\value_2_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Cache/s3/\dataWay_1_data_reg[63] )
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state2_reg[2]) is unused and will be removed from module CacheStage3.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state2_reg[1]) is unused and will be removed from module CacheStage3.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state2_reg[0]) is unused and will be removed from module CacheStage3.
RAM Pipeline Warning: Read Address Register Found For RAM metaArray/ram/array/array_2_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM metaArray/ram/array/array_2_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "Cache/metaArray/ram/array/array_2_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (metaArray/ram/array/array_2_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (19) is not a multiple of 8(data_only) or 9(data + parity))
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_3_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_3_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM "Cache/dataArray/ram/array/array_3_ext/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-6841] Block RAM (ram/array/array_3_ext/ram_reg) originally specified as a Byte Wide Write Enable RAM cannot take advantage of ByteWide feature and is implemented with single write enable per RAM due to following reason.
(byte width (64) is too high. Maximum supported byte width = 32 (data_only) or 36 (data + parity))
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"Cache/dataArray/ram/array/array_3_ext/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "Cache/dataArray/ram/array/array_3_ext/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "Cache/dataArray/ram/array/array_3_ext/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "Cache/dataArray/ram/array/array_3_ext/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "Cache/dataArray/ram/array/array_3_ext/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"Cache/dataArray/ram/array/array_3_ext/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "Cache/dataArray/ram/array/array_3_ext/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "Cache/dataArray/ram/array/array_3_ext/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "Cache/dataArray/ram/array/array_3_ext/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "Cache/dataArray/ram/array/array_3_ext/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"Cache/dataArray/ram/array/array_3_ext/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "Cache/dataArray/ram/array/array_3_ext/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "Cache/dataArray/ram/array/array_3_ext/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "Cache/dataArray/ram/array/array_3_ext/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "Cache/dataArray/ram/array/array_3_ext/ram_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"Cache/dataArray/ram/array/array_3_ext/ram_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 36 for RAM "Cache/dataArray/ram/array/array_3_ext/ram_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 18 for RAM "Cache/dataArray/ram/array/array_3_ext/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 9 for RAM "Cache/dataArray/ram/array/array_3_ext/ram_reg"
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 1 for RAM "Cache/dataArray/ram/array/array_3_ext/ram_reg"
RAM Pipeline Warning: Read Address Register Found For RAM metaArray/ram/array/array_2_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram/array/array_3_ext/ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Prefetcher/\prefetchReq_wmask_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Prefetcher/\lastReqAddr_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Cache/\r_req_wmask_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Cache/\r_1_req_wmask_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (plic/\claimCompletion_0_reg[4] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:04:11 . Memory (MB): peak = 2439.375 ; gain = 280.367 ; free physical = 2137 ; free virtual = 4044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|array_ext:   | ram_reg    | 512 x 73(READ_FIRST)   | W |   | 512 x 73(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                                 | 
|array_0_ext: | ram_reg    | 128 x 84(READ_FIRST)   | W |   | 128 x 84(WRITE_FIRST)  |   | R | Port A and B     | 4      | 0      |                                 | 
|array_1_ext: | ram_reg    | 1 K x 256(READ_FIRST)  | W |   | 1 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 1,1,1,1,1,1,1,1                 | 
|array_0_ext: | ram_reg    | 128 x 84(READ_FIRST)   | W |   | 128 x 84(WRITE_FIRST)  |   | R | Port A and B     | 4      | 0      |                                 | 
|array_1_ext: | ram_reg    | 1 K x 256(READ_FIRST)  | W |   | 1 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 1,1,1,1,1,1,1,1                 | 
|array_2_ext: | ram_reg    | 512 x 76(READ_FIRST)   | W |   | 512 x 76(WRITE_FIRST)  |   | R | Port A and B     | 4      | 0      |                                 | 
|array_3_ext: | ram_reg    | 4 K x 256(READ_FIRST)  | W |   | 4 K x 256(WRITE_FIRST) |   | R | Port A and B     | 4      | 28     | 4,2,1,1,4,2,1,1,4,2,1,1,4,2,1,1 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+----------------+-------------------------------------------------+-----------+----------------------+-----------------+
|Module Name     | RTL Object                                      | Inference | Size (Depth x Width) | Primitives      | 
+----------------+-------------------------------------------------+-----------+----------------------+-----------------+
|Backend_inorder | isu/MEM_reg                                     | Implied   | 32 x 64              | RAM32M16 x 10   | 
|EmbeddedTLB_1   | mdTLB/tlbmd_0_reg                               | Implied   | 16 x 121             | RAM32M16 x 9    | 
|EmbeddedTLB_1   | mdTLB/tlbmd_1_reg                               | Implied   | 16 x 121             | RAM32M16 x 9    | 
|EmbeddedTLB_1   | mdTLB/tlbmd_2_reg                               | Implied   | 16 x 121             | RAM32M16 x 9    | 
|EmbeddedTLB_1   | mdTLB/tlbmd_3_reg                               | Implied   | 16 x 121             | RAM32M16 x 9    | 
|NutCore__GB2    | frontend/ifu/bp1/ras_reg                        | Implied   | 16 x 39              | RAM32M16 x 3    | 
|NutCore__GB2    | frontend/ifu/bp1/pht_reg                        | Implied   | 512 x 2              | RAM256X1D x 8   | 
|NutCore__GB2    | frontend/FlushableQueue/MEM_pc_reg              | Implied   | 4 x 39               | RAM32M16 x 3    | 
|NutCore__GB2    | frontend/FlushableQueue/MEM_instr_reg           | Implied   | 4 x 64               | RAM32M16 x 5    | 
|NutCore__GB2    | frontend/FlushableQueue/MEM_brIdx_reg           | Implied   | 4 x 4                | RAM32M16 x 1    | 
|NutCore__GB2    | frontend/FlushableQueue/MEM_pnpc_reg            | Implied   | 4 x 39               | RAM32M16 x 3    | 
|NutCore__GB2    | frontend/FlushableQueue/MEM_exceptionVec_12_reg | Implied   | 4 x 1                | RAM16X1D x 1    | 
+----------------+-------------------------------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|EXU         | (A2*B2)'            | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|EXU         | (A2*B2)'            | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | (PCIN>>17)+(A2*B2)' | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | (PCIN+(A2*B2)')'    | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|EXU         | (A2*B2)'            | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | (PCIN>>17)+(A2*B2)' | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | (PCIN+(A2*B2)')'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|EXU         | (A2*B2)'            | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | PCIN+(A2*B2)'       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | (PCIN+(A2*B2)')'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|EXU         | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | PCIN+(A2*B2)'       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | (PCIN+(A2*B2)')'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|EXU         | (A2*B2)'            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | (PCIN>>17)+(A2*B2)' | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|EXU         | (PCIN+(A2*B2)')'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance nutcorei_1/i_0/frontend/ifu/bp1/btb/array/array_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_1/i_0/frontend/ifu/bp1/btb/array/array_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache_1/metaArray/i_0/ram/array/array_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache_1/metaArray/i_0/ram/array/array_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache_1/metaArray/i_0/ram/array/array_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache_1/metaArray/i_0/ram/array/array_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache_1/dataArray/i_0/ram/array/array_1_ext/ram_reg_0_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache_1/dataArray/i_0/ram/array/array_1_ext/ram_reg_0_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache_1/dataArray/i_0/ram/array/array_1_ext/ram_reg_1_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache_1/dataArray/i_0/ram/array/array_1_ext/ram_reg_1_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache_1/dataArray/i_0/ram/array/array_1_ext/ram_reg_2_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache_1/dataArray/i_0/ram/array/array_1_ext/ram_reg_2_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache_1/dataArray/i_0/ram/array/array_1_ext/ram_reg_3_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache_1/dataArray/i_0/ram/array/array_1_ext/ram_reg_3_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache/metaArray/i_0/ram/array/array_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache/metaArray/i_0/ram/array/array_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache/metaArray/i_0/ram/array/array_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache/metaArray/i_0/ram/array/array_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache/dataArray/i_0/ram/array/array_1_ext/ram_reg_0_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache/dataArray/i_0/ram/array/array_1_ext/ram_reg_0_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache/dataArray/i_0/ram/array/array_1_ext/ram_reg_1_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache/dataArray/i_0/ram/array/array_1_ext/ram_reg_1_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache/dataArray/i_0/ram/array/array_1_ext/ram_reg_2_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache/dataArray/i_0/ram/array/array_1_ext/ram_reg_2_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache/dataArray/i_0/ram/array/array_1_ext/ram_reg_3_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/Cache/dataArray/i_0/ram/array/array_1_ext/ram_reg_3_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/Cache/i_1/metaArray/ram/array/array_2_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/Cache/i_1/metaArray/ram/array/array_2_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/Cache/i_1/metaArray/ram/array/array_2_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/Cache/i_1/metaArray/ram/array/array_2_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/Cache/dataArray/i_0/ram/array/array_3_ext/ram_reg_0_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/Cache/dataArray/i_0/ram/array/array_3_ext/ram_reg_0_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/Cache/dataArray/i_0/ram/array/array_3_ext/ram_reg_1_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/Cache/dataArray/i_0/ram/array/array_3_ext/ram_reg_1_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/Cache/dataArray/i_0/ram/array/array_3_ext/ram_reg_2_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/Cache/dataArray/i_0/ram/array/array_3_ext/ram_reg_2_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/Cache/dataArray/i_0/ram/array/array_3_ext/ram_reg_3_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/Cache/dataArray/i_0/ram/array/array_3_ext/ram_reg_3_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |Backend_inorder |           1|     22536|
|2     |NutCore__GB1    |           1|      9271|
|3     |NutCore__GB2    |           1|      5734|
|4     |NutCore__GB3    |           1|     11223|
|5     |NutShell__GC0   |           1|     10275|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:02 ; elapsed = 00:05:09 . Memory (MB): peak = 2783.664 ; gain = 624.656 ; free physical = 903 ; free virtual = 3069
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_3/cohMg/\reqLatch_cmd_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (insti_3/cohMg/\reqLatch_cmd_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_3/Cache/\r_req_cmd_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (insti_3/Cache/\r_1_req_cmd_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nutcorei_0/EmbeddedTLB/\r_1_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nutcorei_0/EmbeddedTLB_1/\r_1_cmd_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nutcorei_0/EmbeddedTLB_1/\r_2_size_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nutcorei_2/Cache/\r_req_addr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nutcorei_2/Cache/\r_1_req_addr_reg[0] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:21 ; elapsed = 00:05:29 . Memory (MB): peak = 2792.664 ; gain = 633.656 ; free physical = 685 ; free virtual = 2884
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|Module Name  | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights                 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+
|array_ext:   | ram_reg    | 512 x 73(READ_FIRST)   | W |   | 512 x 73(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      |                                 | 
|array_0_ext: | ram_reg    | 128 x 84(READ_FIRST)   | W |   | 128 x 84(WRITE_FIRST)  |   | R | Port A and B     | 4      | 0      |                                 | 
|array_1_ext: | ram_reg    | 1 K x 256(READ_FIRST)  | W |   | 1 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 1,1,1,1,1,1,1,1                 | 
|array_0_ext: | ram_reg    | 128 x 84(READ_FIRST)   | W |   | 128 x 84(WRITE_FIRST)  |   | R | Port A and B     | 4      | 0      |                                 | 
|array_1_ext: | ram_reg    | 1 K x 256(READ_FIRST)  | W |   | 1 K x 256(WRITE_FIRST) |   | R | Port A and B     | 0      | 8      | 1,1,1,1,1,1,1,1                 | 
|array_2_ext: | ram_reg    | 512 x 76(READ_FIRST)   | W |   | 512 x 76(WRITE_FIRST)  |   | R | Port A and B     | 4      | 0      |                                 | 
|array_3_ext: | ram_reg    | 4 K x 256(READ_FIRST)  | W |   | 4 K x 256(WRITE_FIRST) |   | R | Port A and B     | 4      | 28     | 4,2,1,1,4,2,1,1,4,2,1,1,4,2,1,1 | 
+-------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+---------------------------------+


Distributed RAM: Final Mapping  Report
+----------------+-------------------------------------------------+-----------+----------------------+-----------------+
|Module Name     | RTL Object                                      | Inference | Size (Depth x Width) | Primitives      | 
+----------------+-------------------------------------------------+-----------+----------------------+-----------------+
|Backend_inorder | isu/MEM_reg                                     | Implied   | 32 x 64              | RAM32M16 x 10   | 
|EmbeddedTLB_1   | mdTLB/tlbmd_0_reg                               | Implied   | 16 x 121             | RAM32M16 x 9    | 
|EmbeddedTLB_1   | mdTLB/tlbmd_1_reg                               | Implied   | 16 x 121             | RAM32M16 x 9    | 
|EmbeddedTLB_1   | mdTLB/tlbmd_2_reg                               | Implied   | 16 x 121             | RAM32M16 x 9    | 
|EmbeddedTLB_1   | mdTLB/tlbmd_3_reg                               | Implied   | 16 x 121             | RAM32M16 x 9    | 
|NutCore__GB2    | frontend/ifu/bp1/ras_reg                        | Implied   | 16 x 39              | RAM32M16 x 3    | 
|NutCore__GB2    | frontend/ifu/bp1/pht_reg                        | Implied   | 512 x 2              | RAM256X1D x 8   | 
|NutCore__GB2    | frontend/FlushableQueue/MEM_pc_reg              | Implied   | 4 x 39               | RAM32M16 x 3    | 
|NutCore__GB2    | frontend/FlushableQueue/MEM_instr_reg           | Implied   | 4 x 64               | RAM32M16 x 5    | 
|NutCore__GB2    | frontend/FlushableQueue/MEM_brIdx_reg           | Implied   | 4 x 4                | RAM32M16 x 1    | 
|NutCore__GB2    | frontend/FlushableQueue/MEM_pnpc_reg            | Implied   | 4 x 39               | RAM32M16 x 3    | 
|NutCore__GB2    | frontend/FlushableQueue/MEM_exceptionVec_12_reg | Implied   | 4 x 1                | RAM16X1D x 1    | 
+----------------+-------------------------------------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |Backend_inorder |           1|     22602|
|2     |NutCore__GB1    |           1|      9128|
|3     |NutCore__GB2    |           1|      5446|
|4     |NutCore__GB3    |           1|     10989|
|5     |NutShell__GC0   |           1|     10078|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance nutcorei_1/frontend/ifu/bp1/btb/array/array_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_1/frontend/ifu/bp1/btb/array/array_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache_1/metaArray/ram/array/array_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache_1/metaArray/ram/array/array_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache_1/metaArray/ram/array/array_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache_1/metaArray/ram/array/array_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_0_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_0_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_1_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_1_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_2_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_3_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_3_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache/metaArray/ram/array/array_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache/metaArray/ram/array/array_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache/metaArray/ram/array/array_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache/metaArray/ram/array/array_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_0_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_0_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_1_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_1_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_2_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_3_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance nutcorei_2/inst/nutcore/Cache/dataArray/ram/array/array_1_ext/ram_reg_3_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/metaArray/ram/array/array_2_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/metaArray/ram/array/array_2_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/metaArray/ram/array/array_2_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/metaArray/ram/array/array_2_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_0_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_0_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_0_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_0_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_1_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_1_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_1_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_1_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_2_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_2_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_2_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_2_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_3_bram_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_3_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_3_bram_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance insti_3/inst/Cache/dataArray/ram/array/array_3_ext/ram_reg_3_bram_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:32 ; elapsed = 00:06:53 . Memory (MB): peak = 2839.066 ; gain = 680.059 ; free physical = 1062 ; free virtual = 2657
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |Backend_inorder |           1|      9772|
|2     |NutCore__GB1    |           1|      4842|
|3     |NutCore__GB2    |           1|      3223|
|4     |NutCore__GB3    |           1|      6026|
|5     |NutShell__GC0   |           1|      5427|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance inst/nutcore/frontend/ifu/bp1/btb/array/array_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/nutcore/frontend/ifu/bp1/btb/array/array_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/nutcore/Cache_1/metaArray/ram/array/array_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/nutcore/Cache_1/metaArray/ram/array/array_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/nutcore/Cache_1/metaArray/ram/array/array_0_ext/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/nutcore/Cache_1/metaArray/ram/array/array_0_ext/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_0_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_0_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_1_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_1_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_2_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_2_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_3_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/nutcore/Cache_1/dataArray/ram/array/array_1_ext/ram_reg_3_bram_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/nutcore/Cache/metaArray/ram/array/array_0_ext/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance inst/nutcore/Cache/metaArray/ram/array/array_0_ext/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6837' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4649] Removing BlackBox instance \inst/nutcore/Backend_inorder/wbu/runahead_redirect  of module DifftestRunaheadRedirectEvent having unconnected or no output ports
INFO: [Synth 8-4649] Removing BlackBox instance \inst/nutcore/frontend/idu/runahead  of module DifftestRunaheadEvent having unconnected or no output ports
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:41 ; elapsed = 00:07:08 . Memory (MB): peak = 2855.777 ; gain = 696.770 ; free physical = 837 ; free virtual = 2627
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:42 ; elapsed = 00:07:09 . Memory (MB): peak = 2855.777 ; gain = 696.770 ; free physical = 836 ; free virtual = 2627
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:45 ; elapsed = 00:07:12 . Memory (MB): peak = 2855.777 ; gain = 696.770 ; free physical = 833 ; free virtual = 2624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:45 ; elapsed = 00:07:12 . Memory (MB): peak = 2855.777 ; gain = 696.770 ; free physical = 833 ; free virtual = 2625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:46 ; elapsed = 00:07:14 . Memory (MB): peak = 2855.777 ; gain = 696.770 ; free physical = 833 ; free virtual = 2626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:46 ; elapsed = 00:07:14 . Memory (MB): peak = 2855.777 ; gain = 696.770 ; free physical = 833 ; free virtual = 2625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name           | RTL Name                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|nutshell_NutShell_0_0 | inst/nutcore/Backend_inorder/exu/mdu/mul/REG_8_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------------+----------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   354|
|2     |DSP_ALU         |    11|
|3     |DSP_ALU_1       |     5|
|4     |DSP_A_B_DATA    |     1|
|5     |DSP_A_B_DATA_1  |     9|
|6     |DSP_A_B_DATA_2  |     6|
|7     |DSP_C_DATA      |    11|
|8     |DSP_C_DATA_1    |     5|
|9     |DSP_MULTIPLIER  |    16|
|10    |DSP_M_DATA      |    11|
|11    |DSP_M_DATA_1    |     5|
|12    |DSP_OUTPUT      |    11|
|13    |DSP_OUTPUT_1    |     5|
|14    |DSP_PREADD      |    16|
|15    |DSP_PREADD_DATA |    16|
|16    |LUT1            |   360|
|17    |LUT2            |  1614|
|18    |LUT3            |  3838|
|19    |LUT4            |  2631|
|20    |LUT5            |  2832|
|21    |LUT6            |  4815|
|22    |MUXF7           |    15|
|23    |MUXF8           |     1|
|24    |RAM16X1D        |     1|
|25    |RAM256X1D       |     6|
|26    |RAM32M16        |    61|
|27    |RAMB18E2        |    13|
|28    |RAMB18E2_1      |     4|
|29    |RAMB36E2        |     1|
|30    |RAMB36E2_1      |    16|
|31    |RAMB36E2_2      |     4|
|32    |RAMB36E2_3      |     8|
|33    |RAMB36E2_4      |     4|
|34    |RAMB36E2_5      |     4|
|35    |RAMB36E2_6      |     4|
|36    |RAMB36E2_7      |     4|
|37    |SRL16E          |     1|
|38    |FDRE            | 12328|
|39    |FDSE            |   198|
+------+----------------+------+

Report Instance Areas: 
+------+------------------------------+------------------------------------------------------------------+------+
|      |Instance                      |Module                                                            |Cells |
+------+------------------------------+------------------------------------------------------------------+------+
|1     |top                           |                                                                  | 29245|
|2     |  inst                        |NutShell                                                          | 29181|
|3     |    SimpleBus2AXI4Converter_1 |SimpleBus2AXI4Converter_1                                         |     4|
|4     |    Cache                     |Cache_2                                                           |  3402|
|5     |      dataArray               |SRAMTemplateWithArbiter_5_12                                      |  1113|
|6     |        ram                   |SRAMTemplate_6                                                    |   599|
|7     |          array               |array_3                                                           |   599|
|8     |            array_3_ext       |array_3_ext                                                       |   599|
|9     |      metaArray               |SRAMTemplateWithArbiter_4                                         |   292|
|10    |        ram                   |SRAMTemplate_5                                                    |   215|
|11    |          array               |array_2                                                           |   192|
|12    |            array_2_ext       |array_2_ext                                                       |   192|
|13    |      s2                      |CacheStage2_2                                                     |   284|
|14    |      s3                      |CacheStage3_2                                                     |   981|
|15    |    Prefetcher                |Prefetcher                                                        |   233|
|16    |    SimpleBus2AXI4Converter   |SimpleBus2AXI4Converter                                           |     5|
|17    |    SimpleBus2AXI4Converter_2 |SimpleBus2AXI4Converter_2                                         |    24|
|18    |    SimpleBus2AXI4Converter_3 |SimpleBus2AXI4Converter_2_0                                       |     6|
|19    |    axi2sb                    |AXI42SimpleBusConverter                                           |   238|
|20    |    clint                     |AXI4CLINT                                                         |   394|
|21    |    cohMg                     |CoherenceManager                                                  |   117|
|22    |    mmioXbar                  |SimpleBusCrossbar1toN                                             |    97|
|23    |    nutcore                   |NutCore                                                           | 24469|
|24    |      Backend_inorder         |Backend_inorder                                                   | 10348|
|25    |        exu                   |EXU                                                               |  7464|
|26    |          alu                 |ALU                                                               |   383|
|27    |          csr                 |CSR                                                               |  3325|
|28    |          lsu                 |UnpipelinedLSU                                                    |  1110|
|29    |            atomALU           |AtomALU                                                           |    63|
|30    |            lsExecUnit        |LSExecUnit                                                        |   443|
|31    |          mdu                 |MDU                                                               |  2641|
|32    |            div               |Divider                                                           |  1330|
|33    |            mul               |Multiplier                                                        |  1310|
|34    |              REG_3_reg       |\mdu/mul/REG_3_reg_funnel                                         |     8|
|35    |              REG_2_reg       |\inst/nutcore/Backend_inorder/exu/mdu/mul/REG_2_reg_funnel        |     8|
|36    |              REG_20          |\inst/nutcore/Backend_inorder/exu/mdu/mul/REG_20_funnel           |     8|
|37    |              REG_3_reg__0    |\inst/nutcore/Backend_inorder/exu/mdu/mul/REG_3_reg__0_funnel     |     8|
|38    |              REG_2_reg__0    |\inst/nutcore/Backend_inorder/exu/mdu/mul/REG_2_reg_funnel__2     |     8|
|39    |              REG_20__0       |\inst/nutcore/Backend_inorder/exu/mdu/mul/REG_20_funnel__1        |     8|
|40    |              REG_3_reg__1    |\inst/nutcore/Backend_inorder/exu/mdu/mul/REG_3_reg__3_funnel__3  |     8|
|41    |              REG_2_reg__1    |\inst/nutcore/Backend_inorder/exu/mdu/mul/REG_2_reg_funnel__1     |     8|
|42    |              REG_20__1       |\inst/nutcore/Backend_inorder/exu/mdu/mul/REG_20__2_funnel__1     |     8|
|43    |              REG_3_reg__2    |\inst/nutcore/Backend_inorder/exu/mdu/mul/REG_3_reg__3_funnel__1  |     8|
|44    |              REG_2_reg__2    |\inst/nutcore/Backend_inorder/exu/mdu/mul/REG_2_reg__2_funnel     |     8|
|45    |              REG_20__2       |\inst/nutcore/Backend_inorder/exu/mdu/mul/REG_20__2_funnel        |     8|
|46    |              REG_3_reg__3    |\inst/nutcore/Backend_inorder/exu/mdu/mul/REG_3_reg__3_funnel     |     8|
|47    |              REG_2_reg__3    |\inst/nutcore/Backend_inorder/exu/mdu/mul/REG_2_reg__2_funnel__1  |     8|
|48    |              REG_20__3       |\inst/nutcore/Backend_inorder/exu/mdu/mul/REG_20__2_funnel__2     |     8|
|49    |              REG_3_reg__4    |\inst/nutcore/Backend_inorder/exu/mdu/mul/REG_3_reg__3_funnel__2  |     8|
|50    |          mou                 |MOU                                                               |     5|
|51    |        isu                   |ISU                                                               |    58|
|52    |      Cache                   |Cache                                                             |  2447|
|53    |        dataArray             |SRAMTemplateWithArbiter_1_4                                       |   528|
|54    |          ram                 |SRAMTemplate_2_9                                                  |   271|
|55    |            array             |array_1_10                                                        |   271|
|56    |              array_1_ext     |array_1_ext_11                                                    |   264|
|57    |        metaArray             |SRAMTemplateWithArbiter_5                                         |   360|
|58    |          ram                 |SRAMTemplate_1_6                                                  |   279|
|59    |            array             |array_0_7                                                         |   262|
|60    |              array_0_ext     |array_0_ext_8                                                     |   262|
|61    |        s2                    |CacheStage2                                                       |   245|
|62    |        s3                    |CacheStage3                                                       |   524|
|63    |      Cache_1                 |Cache_1                                                           |  3763|
|64    |        dataArray             |SRAMTemplateWithArbiter_1                                         |  1044|
|65    |          ram                 |SRAMTemplate_2                                                    |   530|
|66    |            array             |array_1                                                           |   530|
|67    |              array_1_ext     |array_1_ext                                                       |   530|
|68    |        metaArray             |SRAMTemplateWithArbiter                                           |   385|
|69    |          ram                 |SRAMTemplate_1                                                    |   300|
|70    |            array             |array_0                                                           |   283|
|71    |              array_0_ext     |array_0_ext                                                       |   283|
|72    |        s2                    |CacheStage2_1                                                     |   264|
|73    |        s3                    |CacheStage3_1                                                     |  1169|
|74    |      EmbeddedTLB             |EmbeddedTLB                                                       |  2008|
|75    |        mdTLB                 |EmbeddedTLBMD                                                     |   473|
|76    |        tlbExec               |EmbeddedTLBExec                                                   |   905|
|77    |      EmbeddedTLB_1           |EmbeddedTLB_1                                                     |  1842|
|78    |        mdTLB                 |EmbeddedTLBMD_1                                                   |    50|
|79    |        tlbExec               |EmbeddedTLBExec_1                                                 |  1084|
|80    |      SimpleBusCrossbarNto1   |SimpleBusCrossbarNto1_1                                           |   485|
|81    |        inputArb              |LockingArbiter_3                                                  |   478|
|82    |      SimpleBusCrossbarNto1_1 |SimpleBusCrossbarNto1_1_2                                         |   103|
|83    |        inputArb              |LockingArbiter_1                                                  |    87|
|84    |      frontend                |Frontend_inorder                                                  |  2552|
|85    |        FlushableQueue        |FlushableQueue                                                    |   105|
|86    |        ibf                   |NaiveRVCAlignBuffer                                               |   429|
|87    |        idu                   |IDU                                                               |   887|
|88    |          decoder1            |Decoder                                                           |   134|
|89    |        ifu                   |IFU_inorder                                                       |   425|
|90    |          bp1                 |BPU_inorder                                                       |   342|
|91    |            btb               |SRAMTemplate                                                      |   221|
|92    |              array           |array                                                             |   124|
|93    |                array_ext     |array_ext                                                         |   124|
|94    |    plic                      |AXI4PLIC                                                          |   165|
|95    |    xbar                      |SimpleBusCrossbarNto1                                             |    23|
|96    |      inputArb                |LockingArbiter                                                    |    16|
+------+------------------------------+------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:47 ; elapsed = 00:07:14 . Memory (MB): peak = 2855.777 ; gain = 696.770 ; free physical = 832 ; free virtual = 2625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 398 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:32 ; elapsed = 00:07:09 . Memory (MB): peak = 2859.688 ; gain = 509.188 ; free physical = 5991 ; free virtual = 8409
Synthesis Optimization Complete : Time (s): cpu = 00:03:48 ; elapsed = 00:07:24 . Memory (MB): peak = 2859.688 ; gain = 700.680 ; free physical = 5989 ; free virtual = 8408
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 454 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2934.605 ; gain = 0.000 ; free physical = 5833 ; free virtual = 8302
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 16 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM256X1D => RAM256X1D (RAMD64E, RAMD64E, RAMD64E, RAMD64E, MUXF7, MUXF7, MUXF7, MUXF7, MUXF8, MUXF8, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 61 instances

INFO: [Common 17-83] Releasing license: Synthesis
643 Infos, 232 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:12 ; elapsed = 00:08:05 . Memory (MB): peak = 2934.605 ; gain = 1590.121 ; free physical = 5927 ; free virtual = 8435
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2934.605 ; gain = 0.000 ; free physical = 5927 ; free virtual = 8435
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/nutshell_NutShell_0_0_synth_1/nutshell_NutShell_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2958.617 ; gain = 24.012 ; free physical = 5917 ; free virtual = 8434
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 79 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2958.617 ; gain = 0.000 ; free physical = 5889 ; free virtual = 8439
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/stu/NutShell/fpga/board/axu3cg/build/onboardtest-axu3cg/onboardtest-axu3cg.runs/nutshell_NutShell_0_0_synth_1/nutshell_NutShell_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2958.617 ; gain = 0.000 ; free physical = 5888 ; free virtual = 8437
INFO: [runtcl-4] Executing : report_utilization -file nutshell_NutShell_0_0_utilization_synth.rpt -pb nutshell_NutShell_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Aug 17 02:16:19 2022...
