#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002558d9ccdf0 .scope module, "store" "store" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 32 "Read_data1";
    .port_info 4 /INPUT 32 "Read_data2";
    .port_info 5 /OUTPUT 32 "address";
    .port_info 6 /OUTPUT 32 "write_data";
    .port_info 7 /OUTPUT 1 "write_enable";
v000002558da28c10_0 .net "ALU_output", 31 0, v000002558d9c0100_0;  1 drivers
v000002558da27950_0 .net "ALU_zero", 0 0, L_000002558da28df0;  1 drivers
o000002558d9d3108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002558da279f0_0 .net "Read_data1", 31 0, o000002558d9d3108;  0 drivers
RS_000002558d9d32b8 .resolv tri, L_000002558da27f90, L_000002558da28530;
v000002558da28b70_0 .net8 "Read_data2", 31 0, RS_000002558d9d32b8;  2 drivers
v000002558da282b0_0 .net "Sign_extended", 31 0, L_000002558da27ef0;  1 drivers
v000002558da287b0_0 .var "address", 31 0;
o000002558d9d3678 .functor BUFZ 1, C4<z>; HiZ drive
v000002558da27c70_0 .net "clk", 0 0, o000002558d9d3678;  0 drivers
o000002558d9d38e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002558da28cb0_0 .net "instruction", 31 0, o000002558d9d38e8;  0 drivers
o000002558d9d36d8 .functor BUFZ 1, C4<z>; HiZ drive
v000002558da27d10_0 .net "reset", 0 0, o000002558d9d36d8;  0 drivers
v000002558da27e50_0 .var "write_data", 31 0;
v000002558da28d50_0 .var "write_enable", 0 0;
L_000002558da29750 .part o000002558d9d38e8, 0, 16;
S_000002558d9ccf80 .scope module, "SE" "sign_extend" 2 25, 3 1 0, S_000002558d9ccdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v000002558d9c0600_0 .net *"_ivl_1", 0 0, L_000002558da29110;  1 drivers
v000002558d9c0240_0 .net *"_ivl_2", 15 0, L_000002558da296b0;  1 drivers
v000002558d9bfe80_0 .net "in", 15 0, L_000002558da29750;  1 drivers
v000002558d9bffc0_0 .net "out", 31 0, L_000002558da27ef0;  alias, 1 drivers
L_000002558da29110 .part L_000002558da29750, 15, 1;
LS_000002558da296b0_0_0 .concat [ 1 1 1 1], L_000002558da29110, L_000002558da29110, L_000002558da29110, L_000002558da29110;
LS_000002558da296b0_0_4 .concat [ 1 1 1 1], L_000002558da29110, L_000002558da29110, L_000002558da29110, L_000002558da29110;
LS_000002558da296b0_0_8 .concat [ 1 1 1 1], L_000002558da29110, L_000002558da29110, L_000002558da29110, L_000002558da29110;
LS_000002558da296b0_0_12 .concat [ 1 1 1 1], L_000002558da29110, L_000002558da29110, L_000002558da29110, L_000002558da29110;
L_000002558da296b0 .concat [ 4 4 4 4], LS_000002558da296b0_0_0, LS_000002558da296b0_0_4, LS_000002558da296b0_0_8, LS_000002558da296b0_0_12;
L_000002558da27ef0 .concat [ 16 16 0 0], L_000002558da29750, L_000002558da296b0;
S_000002558d97d3d0 .scope module, "alu" "ALU" 2 31, 4 1 0, S_000002558d9ccdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_control";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000002558da29878 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002558d9c0380_0 .net/2u *"_ivl_0", 31 0, L_000002558da29878;  1 drivers
v000002558d9c01a0_0 .net "a", 31 0, o000002558d9d3108;  alias, 0 drivers
L_000002558da298c0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000002558d9c0420_0 .net "alu_control", 2 0, L_000002558da298c0;  1 drivers
v000002558d9c0060_0 .net "b", 31 0, L_000002558da27ef0;  alias, 1 drivers
v000002558d9c0100_0 .var "result", 31 0;
v000002558d9c02e0_0 .net "zero", 0 0, L_000002558da28df0;  alias, 1 drivers
E_000002558d9b8b10 .event anyedge, v000002558d9c0420_0, v000002558d9c01a0_0, v000002558d9bffc0_0;
L_000002558da28df0 .cmp/eq 32, v000002558d9c0100_0, L_000002558da29878;
S_000002558d97d560 .scope module, "registerfile" "RegisterFile" 2 39, 5 2 0, S_000002558d9ccdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "Read_register1";
    .port_info 4 /INPUT 5 "Read_register2";
    .port_info 5 /INPUT 5 "Write_register";
    .port_info 6 /INPUT 32 "Write_data";
    .port_info 7 /OUTPUT 32 "Read_data1";
    .port_info 8 /OUTPUT 32 "Read_data2";
v000002558d9c04c0 .array "RF_data", 1 31, 31 0;
v000002558d9bf7a0_0 .net8 "Read_data1", 31 0, RS_000002558d9d32b8;  alias, 2 drivers
v000002558d9bf840_0 .net8 "Read_data2", 31 0, RS_000002558d9d32b8;  alias, 2 drivers
o000002558d9d32e8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002558d9bfca0_0 .net "Read_register1", 4 0, o000002558d9d32e8;  0 drivers
o000002558d9d3318 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002558d9bf8e0_0 .net "Read_register2", 4 0, o000002558d9d3318;  0 drivers
o000002558d9d3348 .functor BUFZ 1, C4<z>; HiZ drive
v000002558d9bfb60_0 .net "RegWrite", 0 0, o000002558d9d3348;  0 drivers
o000002558d9d3378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000002558d9bf980_0 .net "Write_data", 31 0, o000002558d9d3378;  0 drivers
o000002558d9d33a8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000002558d9bfa20_0 .net "Write_register", 4 0, o000002558d9d33a8;  0 drivers
L_000002558da29908 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002558d9bfc00_0 .net/2u *"_ivl_0", 4 0, L_000002558da29908;  1 drivers
L_000002558da29998 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000002558da27db0_0 .net/2u *"_ivl_12", 6 0, L_000002558da29998;  1 drivers
v000002558da27a90_0 .net *"_ivl_14", 6 0, L_000002558da28670;  1 drivers
L_000002558da299e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002558da280d0_0 .net/2u *"_ivl_18", 4 0, L_000002558da299e0;  1 drivers
v000002558da28170_0 .net *"_ivl_2", 0 0, L_000002558da283f0;  1 drivers
v000002558da27b30_0 .net *"_ivl_20", 0 0, L_000002558da28030;  1 drivers
L_000002558da29a28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002558da28350_0 .net/2u *"_ivl_22", 31 0, L_000002558da29a28;  1 drivers
v000002558da294d0_0 .net *"_ivl_24", 31 0, L_000002558da28850;  1 drivers
L_000002558da29b00 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v000002558da292f0_0 .net *"_ivl_26", 6 0, L_000002558da29b00;  1 drivers
L_000002558da29a70 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000002558da28710_0 .net/2u *"_ivl_30", 6 0, L_000002558da29a70;  1 drivers
v000002558da29390_0 .net *"_ivl_32", 6 0, L_000002558da28490;  1 drivers
L_000002558da29950 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002558da29610_0 .net/2u *"_ivl_4", 31 0, L_000002558da29950;  1 drivers
v000002558da27bd0_0 .net *"_ivl_6", 31 0, L_000002558da278b0;  1 drivers
L_000002558da29ab8 .functor BUFT 1, C4<00zzzzz>, C4<0>, C4<0>, C4<0>;
v000002558da29570_0 .net *"_ivl_8", 6 0, L_000002558da29ab8;  1 drivers
v000002558da29250_0 .net "clk", 0 0, o000002558d9d3678;  alias, 0 drivers
v000002558da29430_0 .var/i "i", 31 0;
v000002558da28210_0 .net "reset", 0 0, o000002558d9d36d8;  alias, 0 drivers
E_000002558d9b8dd0 .event posedge, v000002558da29250_0, v000002558da28210_0;
L_000002558da283f0 .cmp/eq 5, o000002558d9d32e8, L_000002558da29908;
L_000002558da278b0 .array/port v000002558d9c04c0, L_000002558da28670;
L_000002558da28670 .arith/sub 7, L_000002558da29ab8, L_000002558da29998;
L_000002558da27f90 .functor MUXZ 32, L_000002558da278b0, L_000002558da29950, L_000002558da283f0, C4<>;
L_000002558da28030 .cmp/eq 5, o000002558d9d3318, L_000002558da299e0;
L_000002558da28850 .array/port v000002558d9c04c0, L_000002558da28490;
L_000002558da28490 .arith/sub 7, L_000002558da29b00, L_000002558da29a70;
L_000002558da28530 .functor MUXZ 32, L_000002558da28850, L_000002558da29a28, L_000002558da28030, C4<>;
    .scope S_000002558d97d3d0;
T_0 ;
    %wait E_000002558d9b8b10;
    %load/vec4 v000002558d9c0420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002558d9c0100_0, 0, 32;
    %jmp T_0.6;
T_0.0 ;
    %load/vec4 v000002558d9c01a0_0;
    %load/vec4 v000002558d9c0060_0;
    %and;
    %store/vec4 v000002558d9c0100_0, 0, 32;
    %jmp T_0.6;
T_0.1 ;
    %load/vec4 v000002558d9c01a0_0;
    %load/vec4 v000002558d9c0060_0;
    %or;
    %store/vec4 v000002558d9c0100_0, 0, 32;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v000002558d9c01a0_0;
    %load/vec4 v000002558d9c0060_0;
    %add;
    %store/vec4 v000002558d9c0100_0, 0, 32;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v000002558d9c01a0_0;
    %load/vec4 v000002558d9c0060_0;
    %sub;
    %store/vec4 v000002558d9c0100_0, 0, 32;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v000002558d9c01a0_0;
    %load/vec4 v000002558d9c0060_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v000002558d9c0100_0, 0, 32;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002558d97d560;
T_1 ;
    %wait E_000002558d9b8dd0;
    %load/vec4 v000002558da28210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002558da29430_0, 0, 32;
T_1.2 ;
    %load/vec4 v000002558da29430_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000002558da29430_0;
    %subi 1, 0, 32;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002558d9c04c0, 0, 4;
    %load/vec4 v000002558da29430_0;
    %addi 1, 0, 32;
    %store/vec4 v000002558da29430_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002558d9bfb60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v000002558d9bfa20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000002558d9bf980_0;
    %load/vec4 v000002558d9bfa20_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002558d9c04c0, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002558d9ccdf0;
T_2 ;
    %wait E_000002558d9b8dd0;
    %load/vec4 v000002558da27d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002558da287b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002558da27e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002558da28d50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002558da28c10_0;
    %assign/vec4 v000002558da287b0_0, 0;
    %load/vec4 v000002558da28b70_0;
    %assign/vec4 v000002558da27e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002558da28d50_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Store.v";
    "./SignExtend.v";
    "./ALU.v";
    "./RegisterFile.v";
