[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2712433 heartbeat IPC: 3.687 cumulative IPC: 3.687 (Simulation time: 00 hr 00 min 15 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2712433 cumulative IPC: 3.687 (Simulation time: 00 hr 00 min 15 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2712433 cumulative IPC: 3.687 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 10786143 heartbeat IPC: 1.239 cumulative IPC: 1.239 (Simulation time: 00 hr 00 min 45 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 18890100 heartbeat IPC: 1.234 cumulative IPC: 1.236 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 26978354 heartbeat IPC: 1.236 cumulative IPC: 1.236 (Simulation time: 00 hr 01 min 44 sec)
Heartbeat CPU 0 instructions: 50000015 cycles: 34918584 heartbeat IPC: 1.259 cumulative IPC: 1.242 (Simulation time: 00 hr 02 min 13 sec)
Simulation finished CPU 0 instructions: 50000004 cycles: 40081839 cumulative IPC: 1.247 (Simulation time: 00 hr 02 min 43 sec)
Simulation complete CPU 0 instructions: 50000004 cycles: 40081839 cumulative IPC: 1.247 (Simulation time: 00 hr 02 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 628.pop2_s-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.247 instructions: 50000004 cycles: 40081839
CPU 0 Branch Prediction Accuracy: 96.69% MPKI: 3.79 Average ROB Occupancy at Mispredict: 93.45
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05126
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 3.737
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      44015 HIT:      41550 MISS:       2465 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      44015 HIT:      41550 MISS:       2465 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 458.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1493795 HIT:     993946 MISS:     499849 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     812258 HIT:     427386 MISS:     384872 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     273705 HIT:     210287 MISS:      63418 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     404701 HIT:     356062 MISS:      48639 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3131 HIT:        211 MISS:       2920 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 72.72 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3841291 HIT:    3734697 MISS:     106594 MSHR_MERGE:      47465
cpu0->cpu0_L1I LOAD         ACCESS:    3841291 HIT:    3734697 MISS:     106594 MSHR_MERGE:      47465
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 19.39 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13014208 HIT:   10701757 MISS:    2312451 MSHR_MERGE:    1282484
cpu0->cpu0_L1D LOAD         ACCESS:    9223453 HIT:    7791804 MISS:    1431649 MSHR_MERGE:     678520
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3787376 HIT:    2909788 MISS:     877588 MSHR_MERGE:     603881
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3379 HIT:        165 MISS:       3214 MSHR_MERGE:         83
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 42.89 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3132452 HIT:    3126207 MISS:       6245 MSHR_MERGE:       3766
cpu0->cpu0_ITLB LOAD         ACCESS:    3132452 HIT:    3126207 MISS:       6245 MSHR_MERGE:       3766
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12522898 HIT:   12451533 MISS:      71365 MSHR_MERGE:      29829
cpu0->cpu0_DTLB LOAD         ACCESS:   12522898 HIT:   12451533 MISS:      71365 MSHR_MERGE:      29829
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 32.25 cycles
cpu0->LLC TOTAL        ACCESS:     572805 HIT:     417893 MISS:     154912 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     384872 HIT:     245695 MISS:     139177 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      63418 HIT:      52519 MISS:      10899 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     121595 HIT:     118616 MISS:       2979 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2920 HIT:       1063 MISS:       1857 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 188.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3891
  ROW_BUFFER_MISS:     148042
  AVG DBUS CONGESTED CYCLE: 15.11
Channel 0 WQ ROW_BUFFER_HIT:      11590
  ROW_BUFFER_MISS:      35731
  FULL:          0
Channel 0 REFRESHES ISSUED:       3340
