
Project-1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008124  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  080082f8  080082f8  000182f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008418  08008418  00020064  2**0
                  CONTENTS
  4 .ARM          00000000  08008418  08008418  00020064  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008418  08008418  00020064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008418  08008418  00018418  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800841c  0800841c  0001841c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000064  20000000  08008420  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000860  20000068  08008484  00020068  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200008c8  08008484  000208c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000970e  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000fd8  00000000  00000000  000297a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006a8  00000000  00000000  0002a780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000610  00000000  00000000  0002ae28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000219ca  00000000  00000000  0002b438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007785  00000000  00000000  0004ce02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7489  00000000  00000000  00054587  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0011ba10  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000260c  00000000  00000000  0011ba60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080082dc 	.word	0x080082dc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	080082dc 	.word	0x080082dc

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <main>:
void calendario(void);

void TIM1_BRK_TIM9_IRQHandler(void);
/******************************************************************************/
int main(void)
{
 8000c28:	b5b0      	push	{r4, r5, r7, lr}
 8000c2a:	f5ad 7d26 	sub.w	sp, sp, #664	; 0x298
 8000c2e:	af02      	add	r7, sp, #8
unsigned int zone;
uint8_t transmit;
uint8_t receive;
uint32_t value;

double temperature = 0;
 8000c30:	f04f 0200 	mov.w	r2, #0
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
unsigned int samples = 0;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
const int n_samples = 60;
 8000c42:	233c      	movs	r3, #60	; 0x3c
 8000c44:	f8c7 3278 	str.w	r3, [r7, #632]	; 0x278

uint8_t buffer[32]; // for circular buffer
uint8_t buffer2[32]; // for circular buffer
uint8_t received[32]; // for circular buffer

stm = STM32446enable(); // stm object
 8000c48:	4caf      	ldr	r4, [pc, #700]	; (8000f08 <main+0x2e0>)
 8000c4a:	463b      	mov	r3, r7
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f002 f993 	bl	8002f78 <STM32446enable>
 8000c52:	f507 7324 	add.w	r3, r7, #656	; 0x290
 8000c56:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8000c5a:	4620      	mov	r0, r4
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	f44f 7301 	mov.w	r3, #516	; 0x204
 8000c62:	461a      	mov	r2, r3
 8000c64:	f005 fed6 	bl	8006a14 <memcpy>
stm.inic.peripheral();
 8000c68:	4ba7      	ldr	r3, [pc, #668]	; (8000f08 <main+0x2e0>)
 8000c6a:	f8d3 31b0 	ldr.w	r3, [r3, #432]	; 0x1b0
 8000c6e:	4798      	blx	r3
portinic();
 8000c70:	f000 fa44 	bl	80010fc <portinic>
tim9inic();
 8000c74:	f000 fa64 	bl	8001140 <tim9inic>

func = FUNCenable();
 8000c78:	4ca4      	ldr	r4, [pc, #656]	; (8000f0c <main+0x2e4>)
 8000c7a:	463b      	mov	r3, r7
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f000 fdfd 	bl	800187c <FUNCenable>
 8000c82:	f507 7324 	add.w	r3, r7, #656	; 0x290
 8000c86:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8000c8a:	4620      	mov	r0, r4
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	2390      	movs	r3, #144	; 0x90
 8000c90:	461a      	mov	r2, r3
 8000c92:	f005 febf 	bl	8006a14 <memcpy>
PINA = EXPLODEenable();
 8000c96:	4c9e      	ldr	r4, [pc, #632]	; (8000f10 <main+0x2e8>)
 8000c98:	463b      	mov	r3, r7
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f000 fd5a 	bl	8001754 <EXPLODEenable>
 8000ca0:	f507 7324 	add.w	r3, r7, #656	; 0x290
 8000ca4:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8000ca8:	461d      	mov	r5, r3
 8000caa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cae:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cb2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINB = EXPLODEenable();
 8000cb6:	4c97      	ldr	r4, [pc, #604]	; (8000f14 <main+0x2ec>)
 8000cb8:	463b      	mov	r3, r7
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f000 fd4a 	bl	8001754 <EXPLODEenable>
 8000cc0:	f507 7324 	add.w	r3, r7, #656	; 0x290
 8000cc4:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8000cc8:	461d      	mov	r5, r3
 8000cca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ccc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cce:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cd2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
PINC = EXPLODEenable();
 8000cd6:	4c90      	ldr	r4, [pc, #576]	; (8000f18 <main+0x2f0>)
 8000cd8:	463b      	mov	r3, r7
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f000 fd3a 	bl	8001754 <EXPLODEenable>
 8000ce0:	f507 7324 	add.w	r3, r7, #656	; 0x290
 8000ce4:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8000ce8:	461d      	mov	r5, r3
 8000cea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000cec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000cee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000cf2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
circ = CIRCBUFFenable(32, buffer);
 8000cf6:	4c89      	ldr	r4, [pc, #548]	; (8000f1c <main+0x2f4>)
 8000cf8:	463b      	mov	r3, r7
 8000cfa:	f507 7213 	add.w	r2, r7, #588	; 0x24c
 8000cfe:	2120      	movs	r1, #32
 8000d00:	4618      	mov	r0, r3
 8000d02:	f000 fc65 	bl	80015d0 <CIRCBUFFenable>
 8000d06:	f507 7324 	add.w	r3, r7, #656	; 0x290
 8000d0a:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8000d0e:	461d      	mov	r5, r3
 8000d10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d18:	682b      	ldr	r3, [r5, #0]
 8000d1a:	6023      	str	r3, [r4, #0]
circ2 = CIRCBUFFenable(32, buffer2);
 8000d1c:	4c80      	ldr	r4, [pc, #512]	; (8000f20 <main+0x2f8>)
 8000d1e:	463b      	mov	r3, r7
 8000d20:	f507 720b 	add.w	r2, r7, #556	; 0x22c
 8000d24:	2120      	movs	r1, #32
 8000d26:	4618      	mov	r0, r3
 8000d28:	f000 fc52 	bl	80015d0 <CIRCBUFFenable>
 8000d2c:	f507 7324 	add.w	r3, r7, #656	; 0x290
 8000d30:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8000d34:	461d      	mov	r5, r3
 8000d36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d3a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d3c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d3e:	682b      	ldr	r3, [r5, #0]
 8000d40:	6023      	str	r3, [r4, #0]

count1 = 0;
 8000d42:	4b78      	ldr	r3, [pc, #480]	; (8000f24 <main+0x2fc>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	701a      	strb	r2, [r3, #0]
count2 = 0;
 8000d48:	4b77      	ldr	r3, [pc, #476]	; (8000f28 <main+0x300>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	801a      	strh	r2, [r3, #0]
dir = 0;
 8000d4e:	4b77      	ldr	r3, [pc, #476]	; (8000f2c <main+0x304>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	701a      	strb	r2, [r3, #0]

// Initialize objects after portinic()
hc = HC595enable(&stm.gpioc.reg->MODER, &stm.gpioc.reg->ODR, 2, 1, 0);
 8000d54:	4b6c      	ldr	r3, [pc, #432]	; (8000f08 <main+0x2e0>)
 8000d56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4b6b      	ldr	r3, [pc, #428]	; (8000f08 <main+0x2e0>)
 8000d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000d5e:	f103 0214 	add.w	r2, r3, #20
 8000d62:	4c73      	ldr	r4, [pc, #460]	; (8000f30 <main+0x308>)
 8000d64:	4638      	mov	r0, r7
 8000d66:	2300      	movs	r3, #0
 8000d68:	9301      	str	r3, [sp, #4]
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	9300      	str	r3, [sp, #0]
 8000d6e:	2302      	movs	r3, #2
 8000d70:	f000 fb12 	bl	8001398 <HC595enable>
 8000d74:	f507 7324 	add.w	r3, r7, #656	; 0x290
 8000d78:	f5a3 7224 	sub.w	r2, r3, #656	; 0x290
 8000d7c:	4623      	mov	r3, r4
 8000d7e:	ca07      	ldmia	r2, {r0, r1, r2}
 8000d80:	e883 0007 	stmia.w	r3, {r0, r1, r2}
lcd = LCD0enable(stm.gpiob.reg);
 8000d84:	4b60      	ldr	r3, [pc, #384]	; (8000f08 <main+0x2e0>)
 8000d86:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8000d88:	4c6a      	ldr	r4, [pc, #424]	; (8000f34 <main+0x30c>)
 8000d8a:	463b      	mov	r3, r7
 8000d8c:	4611      	mov	r1, r2
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f001 fca4 	bl	80026dc <LCD0enable>
 8000d94:	f507 7324 	add.w	r3, r7, #656	; 0x290
 8000d98:	f5a3 7324 	sub.w	r3, r3, #656	; 0x290
 8000d9c:	461d      	mov	r5, r3
 8000d9e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000da0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000da2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000da4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000da6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000daa:	e884 0007 	stmia.w	r4, {r0, r1, r2}

stm.adc1.single.inic();
 8000dae:	4b56      	ldr	r3, [pc, #344]	; (8000f08 <main+0x2e0>)
 8000db0:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
 8000db4:	4798      	blx	r3
stm.adc1.single.temp();
 8000db6:	4b54      	ldr	r3, [pc, #336]	; (8000f08 <main+0x2e0>)
 8000db8:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
 8000dbc:	4798      	blx	r3
stm.adc1.single.start();
 8000dbe:	4b52      	ldr	r3, [pc, #328]	; (8000f08 <main+0x2e0>)
 8000dc0:	f8d3 3188 	ldr.w	r3, [r3, #392]	; 0x188
 8000dc4:	4798      	blx	r3

stm.usart1.inic(8, 16, 1, 9600);
 8000dc6:	4b50      	ldr	r3, [pc, #320]	; (8000f08 <main+0x2e0>)
 8000dc8:	f8d3 319c 	ldr.w	r3, [r3, #412]	; 0x19c
 8000dcc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000dd0:	ed9f 0b4b 	vldr	d0, [pc, #300]	; 8000f00 <main+0x2d8>
 8000dd4:	2110      	movs	r1, #16
 8000dd6:	2008      	movs	r0, #8
 8000dd8:	4798      	blx	r3
stm.usart1.transmit();
 8000dda:	4b4b      	ldr	r3, [pc, #300]	; (8000f08 <main+0x2e0>)
 8000ddc:	f8d3 31a0 	ldr.w	r3, [r3, #416]	; 0x1a0
 8000de0:	4798      	blx	r3
stm.usart1.receive();
 8000de2:	4b49      	ldr	r3, [pc, #292]	; (8000f08 <main+0x2e0>)
 8000de4:	f8d3 31a4 	ldr.w	r3, [r3, #420]	; 0x1a4
 8000de8:	4798      	blx	r3
/***************************** TEST STUFF START *******************************/


/*****************************  TEST STUFF END  *******************************/

for ( zone = 0, workspace = 0 ; ass ; workspace++)
 8000dea:	2300      	movs	r3, #0
 8000dec:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
 8000df0:	2300      	movs	r3, #0
 8000df2:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
{// COMMON
zone = workspace & 7;
 8000df6:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 8000dfa:	f003 0307 	and.w	r3, r3, #7
 8000dfe:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274

if(zone == 0)
 8000e02:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d11b      	bne.n	8000e42 <main+0x21a>
{// PREAMBLE PREAMBLE COMMON

	PINA.update(&PINA, stm.gpioa.reg->IDR);
 8000e0a:	4b41      	ldr	r3, [pc, #260]	; (8000f10 <main+0x2e8>)
 8000e0c:	699b      	ldr	r3, [r3, #24]
 8000e0e:	4a3e      	ldr	r2, [pc, #248]	; (8000f08 <main+0x2e0>)
 8000e10:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8000e12:	6912      	ldr	r2, [r2, #16]
 8000e14:	4611      	mov	r1, r2
 8000e16:	483e      	ldr	r0, [pc, #248]	; (8000f10 <main+0x2e8>)
 8000e18:	4798      	blx	r3
	PINB.update(&PINB, stm.gpiob.reg->IDR);
 8000e1a:	4b3e      	ldr	r3, [pc, #248]	; (8000f14 <main+0x2ec>)
 8000e1c:	699b      	ldr	r3, [r3, #24]
 8000e1e:	4a3a      	ldr	r2, [pc, #232]	; (8000f08 <main+0x2e0>)
 8000e20:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8000e22:	6912      	ldr	r2, [r2, #16]
 8000e24:	4611      	mov	r1, r2
 8000e26:	483b      	ldr	r0, [pc, #236]	; (8000f14 <main+0x2ec>)
 8000e28:	4798      	blx	r3
	PINC.update(&PINC, stm.gpioc.reg->IDR);
 8000e2a:	4b3b      	ldr	r3, [pc, #236]	; (8000f18 <main+0x2f0>)
 8000e2c:	699b      	ldr	r3, [r3, #24]
 8000e2e:	4a36      	ldr	r2, [pc, #216]	; (8000f08 <main+0x2e0>)
 8000e30:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8000e32:	6912      	ldr	r2, [r2, #16]
 8000e34:	4611      	mov	r1, r2
 8000e36:	4838      	ldr	r0, [pc, #224]	; (8000f18 <main+0x2f0>)
 8000e38:	4798      	blx	r3
	lcd.reboot();
 8000e3a:	4b3e      	ldr	r3, [pc, #248]	; (8000f34 <main+0x30c>)
 8000e3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e3e:	4798      	blx	r3
	// Detect for all workspaces only once

	continue;
 8000e40:	e13f      	b.n	80010c2 <main+0x49a>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 1)
 8000e42:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d131      	bne.n	8000eae <main+0x286>
{// workspace 1
	value = stm.func.triggerB(PINC.HL,PINC.LH,13,count2);
 8000e4a:	4b2f      	ldr	r3, [pc, #188]	; (8000f08 <main+0x2e0>)
 8000e4c:	f8d3 41c0 	ldr.w	r4, [r3, #448]	; 0x1c0
 8000e50:	4b31      	ldr	r3, [pc, #196]	; (8000f18 <main+0x2f0>)
 8000e52:	6958      	ldr	r0, [r3, #20]
 8000e54:	4b30      	ldr	r3, [pc, #192]	; (8000f18 <main+0x2f0>)
 8000e56:	6919      	ldr	r1, [r3, #16]
 8000e58:	4b33      	ldr	r3, [pc, #204]	; (8000f28 <main+0x300>)
 8000e5a:	881b      	ldrh	r3, [r3, #0]
 8000e5c:	220d      	movs	r2, #13
 8000e5e:	47a0      	blx	r4
 8000e60:	f8c7 026c 	str.w	r0, [r7, #620]	; 0x26c
	if( value > 5 && value < 11 ){
 8000e64:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 8000e68:	2b05      	cmp	r3, #5
 8000e6a:	d908      	bls.n	8000e7e <main+0x256>
 8000e6c:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 8000e70:	2b0a      	cmp	r3, #10
 8000e72:	d804      	bhi.n	8000e7e <main+0x256>
		circ.putstr(&circ, "5 to 10 pulse press\r\n" );
 8000e74:	4b29      	ldr	r3, [pc, #164]	; (8000f1c <main+0x2f4>)
 8000e76:	69db      	ldr	r3, [r3, #28]
 8000e78:	492f      	ldr	r1, [pc, #188]	; (8000f38 <main+0x310>)
 8000e7a:	4828      	ldr	r0, [pc, #160]	; (8000f1c <main+0x2f4>)
 8000e7c:	4798      	blx	r3
	}
	if( value > 10 && value < 30 ){
 8000e7e:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 8000e82:	2b0a      	cmp	r3, #10
 8000e84:	d908      	bls.n	8000e98 <main+0x270>
 8000e86:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 8000e8a:	2b1d      	cmp	r3, #29
 8000e8c:	d804      	bhi.n	8000e98 <main+0x270>
		circ.putstr(&circ, "10 to 30 pulse press\r\n");
 8000e8e:	4b23      	ldr	r3, [pc, #140]	; (8000f1c <main+0x2f4>)
 8000e90:	69db      	ldr	r3, [r3, #28]
 8000e92:	492a      	ldr	r1, [pc, #168]	; (8000f3c <main+0x314>)
 8000e94:	4821      	ldr	r0, [pc, #132]	; (8000f1c <main+0x2f4>)
 8000e96:	4798      	blx	r3
	}
	if( value > 40 ){
 8000e98:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 8000e9c:	2b28      	cmp	r3, #40	; 0x28
 8000e9e:	f240 8107 	bls.w	80010b0 <main+0x488>
		circ.putstr(&circ, "More than 40 pulse press\r\n");
 8000ea2:	4b1e      	ldr	r3, [pc, #120]	; (8000f1c <main+0x2f4>)
 8000ea4:	69db      	ldr	r3, [r3, #28]
 8000ea6:	4926      	ldr	r1, [pc, #152]	; (8000f40 <main+0x318>)
 8000ea8:	481c      	ldr	r0, [pc, #112]	; (8000f1c <main+0x2f4>)
 8000eaa:	4798      	blx	r3
	}

	continue;
 8000eac:	e100      	b.n	80010b0 <main+0x488>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 2)
 8000eae:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 8000eb2:	2b02      	cmp	r3, #2
 8000eb4:	f040 8087 	bne.w	8000fc6 <main+0x39e>
{// workspace 2 ADC1 TEMPERATURE

	lcd.gotoxy(1,0);
 8000eb8:	4b1e      	ldr	r3, [pc, #120]	; (8000f34 <main+0x30c>)
 8000eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	2001      	movs	r0, #1
 8000ec0:	4798      	blx	r3
	if(samples < n_samples){
 8000ec2:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8000ec6:	f8d7 227c 	ldr.w	r2, [r7, #636]	; 0x27c
 8000eca:	429a      	cmp	r2, r3
 8000ecc:	d23a      	bcs.n	8000f44 <main+0x31c>
		temperature += stm.adc1.single.read();
 8000ece:	4b0e      	ldr	r3, [pc, #56]	; (8000f08 <main+0x2e0>)
 8000ed0:	f8d3 318c 	ldr.w	r3, [r3, #396]	; 0x18c
 8000ed4:	4798      	blx	r3
 8000ed6:	ec53 2b10 	vmov	r2, r3, d0
 8000eda:	e9d7 01a0 	ldrd	r0, r1, [r7, #640]	; 0x280
 8000ede:	f7ff f9f5 	bl	80002cc <__adddf3>
 8000ee2:	4602      	mov	r2, r0
 8000ee4:	460b      	mov	r3, r1
 8000ee6:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
		stm.adc1.single.restart();
 8000eea:	4b07      	ldr	r3, [pc, #28]	; (8000f08 <main+0x2e0>)
 8000eec:	f8d3 3190 	ldr.w	r3, [r3, #400]	; 0x190
 8000ef0:	4798      	blx	r3
		samples++;
 8000ef2:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
		temperature = (temperature/3.1 - 943/3.1) + 25;
		lcd.string_size( func.print("%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
		samples=0;
	}

	continue;
 8000efc:	e0e1      	b.n	80010c2 <main+0x49a>
 8000efe:	bf00      	nop
 8000f00:	00000000 	.word	0x00000000
 8000f04:	3ff00000 	.word	0x3ff00000
 8000f08:	20000084 	.word	0x20000084
 8000f0c:	20000288 	.word	0x20000288
 8000f10:	20000318 	.word	0x20000318
 8000f14:	20000334 	.word	0x20000334
 8000f18:	20000350 	.word	0x20000350
 8000f1c:	200003a4 	.word	0x200003a4
 8000f20:	200003c8 	.word	0x200003c8
 8000f24:	200003ec 	.word	0x200003ec
 8000f28:	200003ee 	.word	0x200003ee
 8000f2c:	200003f0 	.word	0x200003f0
 8000f30:	2000036c 	.word	0x2000036c
 8000f34:	20000378 	.word	0x20000378
 8000f38:	080082f8 	.word	0x080082f8
 8000f3c:	08008310 	.word	0x08008310
 8000f40:	08008328 	.word	0x08008328
		temperature /= n_samples;
 8000f44:	f8d7 0278 	ldr.w	r0, [r7, #632]	; 0x278
 8000f48:	f7ff fb0c 	bl	8000564 <__aeabi_i2d>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	460b      	mov	r3, r1
 8000f50:	e9d7 01a0 	ldrd	r0, r1, [r7, #640]	; 0x280
 8000f54:	f7ff fc9a 	bl	800088c <__aeabi_ddiv>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	460b      	mov	r3, r1
 8000f5c:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
		temperature = (temperature/3.1 - 943/3.1) + 25;
 8000f60:	a362      	add	r3, pc, #392	; (adr r3, 80010ec <main+0x4c4>)
 8000f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f66:	e9d7 01a0 	ldrd	r0, r1, [r7, #640]	; 0x280
 8000f6a:	f7ff fc8f 	bl	800088c <__aeabi_ddiv>
 8000f6e:	4602      	mov	r2, r0
 8000f70:	460b      	mov	r3, r1
 8000f72:	4610      	mov	r0, r2
 8000f74:	4619      	mov	r1, r3
 8000f76:	a35f      	add	r3, pc, #380	; (adr r3, 80010f4 <main+0x4cc>)
 8000f78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f7c:	f7ff f9a4 	bl	80002c8 <__aeabi_dsub>
 8000f80:	4602      	mov	r2, r0
 8000f82:	460b      	mov	r3, r1
 8000f84:	4610      	mov	r0, r2
 8000f86:	4619      	mov	r1, r3
 8000f88:	f04f 0200 	mov.w	r2, #0
 8000f8c:	4b50      	ldr	r3, [pc, #320]	; (80010d0 <main+0x4a8>)
 8000f8e:	f7ff f99d 	bl	80002cc <__adddf3>
 8000f92:	4602      	mov	r2, r0
 8000f94:	460b      	mov	r3, r1
 8000f96:	e9c7 23a0 	strd	r2, r3, [r7, #640]	; 0x280
		lcd.string_size( func.print("%d %cC", (unsigned int)temperature, (char) 0xDF ), 6);
 8000f9a:	4b4e      	ldr	r3, [pc, #312]	; (80010d4 <main+0x4ac>)
 8000f9c:	699c      	ldr	r4, [r3, #24]
 8000f9e:	4b4e      	ldr	r3, [pc, #312]	; (80010d8 <main+0x4b0>)
 8000fa0:	f8d3 508c 	ldr.w	r5, [r3, #140]	; 0x8c
 8000fa4:	e9d7 01a0 	ldrd	r0, r1, [r7, #640]	; 0x280
 8000fa8:	f7ff fe1e 	bl	8000be8 <__aeabi_d2uiz>
 8000fac:	4603      	mov	r3, r0
 8000fae:	22df      	movs	r2, #223	; 0xdf
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	484a      	ldr	r0, [pc, #296]	; (80010dc <main+0x4b4>)
 8000fb4:	47a8      	blx	r5
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2106      	movs	r1, #6
 8000fba:	4618      	mov	r0, r3
 8000fbc:	47a0      	blx	r4
		samples=0;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
	continue;
 8000fc4:	e07d      	b.n	80010c2 <main+0x49a>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 3)
 8000fc6:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 8000fca:	2b03      	cmp	r3, #3
 8000fcc:	d160      	bne.n	8001090 <main+0x468>
{// workspace 3 USART1 TX RX

	if( stm.usart1.reg->SR & (1 << 6) ){ // TC: Transmission complete
 8000fce:	4b44      	ldr	r3, [pc, #272]	; (80010e0 <main+0x4b8>)
 8000fd0:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d010      	beq.n	8001000 <main+0x3d8>

		transmit = circ.get(&circ);
 8000fde:	4b41      	ldr	r3, [pc, #260]	; (80010e4 <main+0x4bc>)
 8000fe0:	695b      	ldr	r3, [r3, #20]
 8000fe2:	4840      	ldr	r0, [pc, #256]	; (80010e4 <main+0x4bc>)
 8000fe4:	4798      	blx	r3
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	f887 3273 	strb.w	r3, [r7, #627]	; 0x273
		if(transmit)
 8000fec:	f897 3273 	ldrb.w	r3, [r7, #627]	; 0x273
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d005      	beq.n	8001000 <main+0x3d8>
			stm.usart1.reg->DR = transmit;
 8000ff4:	4b3a      	ldr	r3, [pc, #232]	; (80010e0 <main+0x4b8>)
 8000ff6:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8000ffa:	f897 2273 	ldrb.w	r2, [r7, #627]	; 0x273
 8000ffe:	605a      	str	r2, [r3, #4]

	}

	if(stm.usart1.reg->SR & (1 << 5)){ // RXNE: Read data register not empty
 8001000:	4b37      	ldr	r3, [pc, #220]	; (80010e0 <main+0x4b8>)
 8001002:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8001006:	681b      	ldr	r3, [r3, #0]
 8001008:	f003 0320 	and.w	r3, r3, #32
 800100c:	2b00      	cmp	r3, #0
 800100e:	d051      	beq.n	80010b4 <main+0x48c>
		receive = stm.usart1.reg->DR;
 8001010:	4b33      	ldr	r3, [pc, #204]	; (80010e0 <main+0x4b8>)
 8001012:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	f887 3272 	strb.w	r3, [r7, #626]	; 0x272
		if(receive){
 800101c:	f897 3272 	ldrb.w	r3, [r7, #626]	; 0x272
 8001020:	2b00      	cmp	r3, #0
 8001022:	d02a      	beq.n	800107a <main+0x452>
			circ2.put(&circ2, receive);
 8001024:	4b30      	ldr	r3, [pc, #192]	; (80010e8 <main+0x4c0>)
 8001026:	699b      	ldr	r3, [r3, #24]
 8001028:	f897 2272 	ldrb.w	r2, [r7, #626]	; 0x272
 800102c:	4611      	mov	r1, r2
 800102e:	482e      	ldr	r0, [pc, #184]	; (80010e8 <main+0x4c0>)
 8001030:	4798      	blx	r3

			if(receive == 13 ){
 8001032:	f897 3272 	ldrb.w	r3, [r7, #626]	; 0x272
 8001036:	2b0d      	cmp	r3, #13
 8001038:	d11f      	bne.n	800107a <main+0x452>
				circ2.getstr(&circ2, received);
 800103a:	4b2b      	ldr	r3, [pc, #172]	; (80010e8 <main+0x4c0>)
 800103c:	6a1b      	ldr	r3, [r3, #32]
 800103e:	f507 7203 	add.w	r2, r7, #524	; 0x20c
 8001042:	4611      	mov	r1, r2
 8001044:	4828      	ldr	r0, [pc, #160]	; (80010e8 <main+0x4c0>)
 8001046:	4798      	blx	r3
				lcd.gotoxy(1,6);
 8001048:	4b22      	ldr	r3, [pc, #136]	; (80010d4 <main+0x4ac>)
 800104a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800104c:	2106      	movs	r1, #6
 800104e:	2001      	movs	r0, #1
 8001050:	4798      	blx	r3
				received[strlen((char*)received)-1] = '\0'; //remove enter key [13]
 8001052:	f507 7303 	add.w	r3, r7, #524	; 0x20c
 8001056:	4618      	mov	r0, r3
 8001058:	f7ff f8da 	bl	8000210 <strlen>
 800105c:	4603      	mov	r3, r0
 800105e:	3b01      	subs	r3, #1
 8001060:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8001064:	443b      	add	r3, r7
 8001066:	2200      	movs	r2, #0
 8001068:	f803 2c84 	strb.w	r2, [r3, #-132]
				lcd.string_size((char*)received, 14);
 800106c:	4b19      	ldr	r3, [pc, #100]	; (80010d4 <main+0x4ac>)
 800106e:	699b      	ldr	r3, [r3, #24]
 8001070:	f507 7203 	add.w	r2, r7, #524	; 0x20c
 8001074:	210e      	movs	r1, #14
 8001076:	4610      	mov	r0, r2
 8001078:	4798      	blx	r3
			}

		}
		stm.usart1.reg->SR &=  ~(1 << 5);
 800107a:	4b19      	ldr	r3, [pc, #100]	; (80010e0 <main+0x4b8>)
 800107c:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	4b17      	ldr	r3, [pc, #92]	; (80010e0 <main+0x4b8>)
 8001084:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8001088:	f022 0220 	bic.w	r2, r2, #32
 800108c:	601a      	str	r2, [r3, #0]
	}

	continue;
 800108e:	e011      	b.n	80010b4 <main+0x48c>
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 4)
 8001090:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 8001094:	2b04      	cmp	r3, #4
 8001096:	d00f      	beq.n	80010b8 <main+0x490>
{// workspace 4
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 5)
 8001098:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 800109c:	2b05      	cmp	r3, #5
 800109e:	d00d      	beq.n	80010bc <main+0x494>
{// workspace 5
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 6)
 80010a0:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 80010a4:	2b06      	cmp	r3, #6
 80010a6:	d00b      	beq.n	80010c0 <main+0x498>
{// workspace 6
	continue;
} // if
/******************************************************************************/
/******************************************************************************/
if(zone == 7)
 80010a8:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 80010ac:	2b07      	cmp	r3, #7
 80010ae:	e008      	b.n	80010c2 <main+0x49a>
	continue;
 80010b0:	bf00      	nop
 80010b2:	e006      	b.n	80010c2 <main+0x49a>
	continue;
 80010b4:	bf00      	nop
 80010b6:	e004      	b.n	80010c2 <main+0x49a>
	continue;
 80010b8:	bf00      	nop
 80010ba:	e002      	b.n	80010c2 <main+0x49a>
	continue;
 80010bc:	bf00      	nop
 80010be:	e000      	b.n	80010c2 <main+0x49a>
	continue;
 80010c0:	bf00      	nop
for ( zone = 0, workspace = 0 ; ass ; workspace++)
 80010c2:	f8d7 328c 	ldr.w	r3, [r7, #652]	; 0x28c
 80010c6:	3301      	adds	r3, #1
 80010c8:	f8c7 328c 	str.w	r3, [r7, #652]	; 0x28c
zone = workspace & 7;
 80010cc:	e693      	b.n	8000df6 <main+0x1ce>
 80010ce:	bf00      	nop
 80010d0:	40390000 	.word	0x40390000
 80010d4:	20000378 	.word	0x20000378
 80010d8:	20000288 	.word	0x20000288
 80010dc:	08008344 	.word	0x08008344
 80010e0:	20000084 	.word	0x20000084
 80010e4:	200003a4 	.word	0x200003a4
 80010e8:	200003c8 	.word	0x200003c8
 80010ec:	cccccccd 	.word	0xcccccccd
 80010f0:	4008cccc 	.word	0x4008cccc
 80010f4:	c6318c63 	.word	0xc6318c63
 80010f8:	40730318 	.word	0x40730318

080010fc <portinic>:
/******************************************************************************/
		/*************************************************************/
/******************************************************************************/

void portinic(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
	//Enable clock for IO peripherals
	stm.rcc.reg->AHB1ENR |= 7; //PA PB PC clock enabled
 8001100:	4b0e      	ldr	r3, [pc, #56]	; (800113c <portinic+0x40>)
 8001102:	68db      	ldr	r3, [r3, #12]
 8001104:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001106:	4b0d      	ldr	r3, [pc, #52]	; (800113c <portinic+0x40>)
 8001108:	68db      	ldr	r3, [r3, #12]
 800110a:	f042 0207 	orr.w	r2, r2, #7
 800110e:	631a      	str	r2, [r3, #48]	; 0x30
  	// GPIO of 16 pins each.
	/**************************/
  	// PA5 or PB13 is green user led
	stm.gpioa.moder(1,5);
 8001110:	4b0a      	ldr	r3, [pc, #40]	; (800113c <portinic+0x40>)
 8001112:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001114:	2105      	movs	r1, #5
 8001116:	2001      	movs	r0, #1
 8001118:	4798      	blx	r3
	stm.gpioa.pupdr(0,5);
 800111a:	4b08      	ldr	r3, [pc, #32]	; (800113c <portinic+0x40>)
 800111c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800111e:	2105      	movs	r1, #5
 8001120:	2000      	movs	r0, #0
 8001122:	4798      	blx	r3
	//stm.gpiob.moder(1,13);

	// PC13 is user button
	stm.gpioc.moder(0,13);
 8001124:	4b05      	ldr	r3, [pc, #20]	; (800113c <portinic+0x40>)
 8001126:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001128:	210d      	movs	r1, #13
 800112a:	2000      	movs	r0, #0
 800112c:	4798      	blx	r3
	stm.gpioc.pupdr(1,13);
 800112e:	4b03      	ldr	r3, [pc, #12]	; (800113c <portinic+0x40>)
 8001130:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001132:	210d      	movs	r1, #13
 8001134:	2001      	movs	r0, #1
 8001136:	4798      	blx	r3
}
 8001138:	bf00      	nop
 800113a:	bd80      	pop	{r7, pc}
 800113c:	20000084 	.word	0x20000084

08001140 <tim9inic>:

/******************************************************************************/

void tim9inic(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
	stm.rcc.reg->APB2ENR |= (1 << 16); //timer 9 clock enabled
 8001144:	4b1d      	ldr	r3, [pc, #116]	; (80011bc <tim9inic+0x7c>)
 8001146:	68db      	ldr	r3, [r3, #12]
 8001148:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800114a:	4b1c      	ldr	r3, [pc, #112]	; (80011bc <tim9inic+0x7c>)
 800114c:	68db      	ldr	r3, [r3, #12]
 800114e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001152:	645a      	str	r2, [r3, #68]	; 0x44
	//stm.rcc.reg->APB2ENR |= (1 << 14); //syscfg clock enable
	stm.nvic.reg->ISER[0] |= (1 << 24); // enable interrupt tim 1 brk and tim 9 global (IRGn 24)
 8001154:	4b19      	ldr	r3, [pc, #100]	; (80011bc <tim9inic+0x7c>)
 8001156:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	4b17      	ldr	r3, [pc, #92]	; (80011bc <tim9inic+0x7c>)
 800115e:	f8d3 315c 	ldr.w	r3, [r3, #348]	; 0x15c
 8001162:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8001166:	601a      	str	r2, [r3, #0]
	//stm.nvic.reg->ICER[0] |= (1 << 24);
	stm.tim9.reg->ARR = 45535;
 8001168:	4b14      	ldr	r3, [pc, #80]	; (80011bc <tim9inic+0x7c>)
 800116a:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800116e:	f24b 12df 	movw	r2, #45535	; 0xb1df
 8001172:	62da      	str	r2, [r3, #44]	; 0x2c
	stm.tim9.reg->CCR1 = 7530;
 8001174:	4b11      	ldr	r3, [pc, #68]	; (80011bc <tim9inic+0x7c>)
 8001176:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800117a:	f641 526a 	movw	r2, #7530	; 0x1d6a
 800117e:	635a      	str	r2, [r3, #52]	; 0x34
	stm.tim9.reg->PSC = 20;
 8001180:	4b0e      	ldr	r3, [pc, #56]	; (80011bc <tim9inic+0x7c>)
 8001182:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001186:	2214      	movs	r2, #20
 8001188:	629a      	str	r2, [r3, #40]	; 0x28
	stm.tim9.reg->DIER |= 3; //3 | (1 << 6);
 800118a:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <tim9inic+0x7c>)
 800118c:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001190:	68da      	ldr	r2, [r3, #12]
 8001192:	4b0a      	ldr	r3, [pc, #40]	; (80011bc <tim9inic+0x7c>)
 8001194:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001198:	f042 0203 	orr.w	r2, r2, #3
 800119c:	60da      	str	r2, [r3, #12]
	//stm.tim9.reg->CCMR1 |= (3 << 2);
	//stm.tim9.reg->CCMR1 |= (3 << 4);
	//stm.tim9.reg->CCER |= 1;
	stm.tim9.reg->CR1 |= 1 | (1 << 7);
 800119e:	4b07      	ldr	r3, [pc, #28]	; (80011bc <tim9inic+0x7c>)
 80011a0:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	4b05      	ldr	r3, [pc, #20]	; (80011bc <tim9inic+0x7c>)
 80011a8:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 80011ac:	f042 0281 	orr.w	r2, r2, #129	; 0x81
 80011b0:	601a      	str	r2, [r3, #0]
}
 80011b2:	bf00      	nop
 80011b4:	46bd      	mov	sp, r7
 80011b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ba:	4770      	bx	lr
 80011bc:	20000084 	.word	0x20000084

080011c0 <TIM1_BRK_TIM9_IRQHandler>:
/******************************************************************************/

/***Interrupt Definition***/

void TIM1_BRK_TIM9_IRQHandler(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
	/***/
	if(stm.tim9.reg->SR & 1){ // status register (view interrupt flags)
 80011c4:	4b36      	ldr	r3, [pc, #216]	; (80012a0 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 80011c6:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 80011ca:	691b      	ldr	r3, [r3, #16]
 80011cc:	f003 0301 	and.w	r3, r3, #1
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d050      	beq.n	8001276 <TIM1_BRK_TIM9_IRQHandler+0xb6>
		stm.tim9.reg->SR &=  (uint32_t) ~1;
 80011d4:	4b32      	ldr	r3, [pc, #200]	; (80012a0 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 80011d6:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 80011da:	691a      	ldr	r2, [r3, #16]
 80011dc:	4b30      	ldr	r3, [pc, #192]	; (80012a0 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 80011de:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 80011e2:	f022 0201 	bic.w	r2, r2, #1
 80011e6:	611a      	str	r2, [r3, #16]

		if(dir){
 80011e8:	4b2e      	ldr	r3, [pc, #184]	; (80012a4 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d01e      	beq.n	800122e <TIM1_BRK_TIM9_IRQHandler+0x6e>
			stm.gpioa.reset(1 << 5);
 80011f0:	4b2b      	ldr	r3, [pc, #172]	; (80012a0 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 80011f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011f4:	2020      	movs	r0, #32
 80011f6:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1--));
 80011f8:	4b2b      	ldr	r3, [pc, #172]	; (80012a8 <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	4a2b      	ldr	r2, [pc, #172]	; (80012ac <TIM1_BRK_TIM9_IRQHandler+0xec>)
 80011fe:	f992 1000 	ldrsb.w	r1, [r2]
 8001202:	b2ca      	uxtb	r2, r1
 8001204:	3a01      	subs	r2, #1
 8001206:	b2d2      	uxtb	r2, r2
 8001208:	b250      	sxtb	r0, r2
 800120a:	4a28      	ldr	r2, [pc, #160]	; (80012ac <TIM1_BRK_TIM9_IRQHandler+0xec>)
 800120c:	7010      	strb	r0, [r2, #0]
 800120e:	2201      	movs	r2, #1
 8001210:	408a      	lsls	r2, r1
 8001212:	b2d2      	uxtb	r2, r2
 8001214:	43d2      	mvns	r2, r2
 8001216:	b2d2      	uxtb	r2, r2
 8001218:	4610      	mov	r0, r2
 800121a:	4798      	blx	r3
			if(count1 < 0)
 800121c:	4b23      	ldr	r3, [pc, #140]	; (80012ac <TIM1_BRK_TIM9_IRQHandler+0xec>)
 800121e:	f993 3000 	ldrsb.w	r3, [r3]
 8001222:	2b00      	cmp	r3, #0
 8001224:	da21      	bge.n	800126a <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 0;
 8001226:	4b1f      	ldr	r3, [pc, #124]	; (80012a4 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001228:	2200      	movs	r2, #0
 800122a:	701a      	strb	r2, [r3, #0]
 800122c:	e01d      	b.n	800126a <TIM1_BRK_TIM9_IRQHandler+0xaa>
		}else{
			stm.gpioa.set(1 << 5);
 800122e:	4b1c      	ldr	r3, [pc, #112]	; (80012a0 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001230:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001232:	2020      	movs	r0, #32
 8001234:	4798      	blx	r3

			hc.byte((uint8_t)~(1 << count1++));
 8001236:	4b1c      	ldr	r3, [pc, #112]	; (80012a8 <TIM1_BRK_TIM9_IRQHandler+0xe8>)
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	4a1c      	ldr	r2, [pc, #112]	; (80012ac <TIM1_BRK_TIM9_IRQHandler+0xec>)
 800123c:	f992 1000 	ldrsb.w	r1, [r2]
 8001240:	b2ca      	uxtb	r2, r1
 8001242:	3201      	adds	r2, #1
 8001244:	b2d2      	uxtb	r2, r2
 8001246:	b250      	sxtb	r0, r2
 8001248:	4a18      	ldr	r2, [pc, #96]	; (80012ac <TIM1_BRK_TIM9_IRQHandler+0xec>)
 800124a:	7010      	strb	r0, [r2, #0]
 800124c:	2201      	movs	r2, #1
 800124e:	408a      	lsls	r2, r1
 8001250:	b2d2      	uxtb	r2, r2
 8001252:	43d2      	mvns	r2, r2
 8001254:	b2d2      	uxtb	r2, r2
 8001256:	4610      	mov	r0, r2
 8001258:	4798      	blx	r3
			if(count1 > 7)
 800125a:	4b14      	ldr	r3, [pc, #80]	; (80012ac <TIM1_BRK_TIM9_IRQHandler+0xec>)
 800125c:	f993 3000 	ldrsb.w	r3, [r3]
 8001260:	2b07      	cmp	r3, #7
 8001262:	dd02      	ble.n	800126a <TIM1_BRK_TIM9_IRQHandler+0xaa>
				dir = 1;
 8001264:	4b0f      	ldr	r3, [pc, #60]	; (80012a4 <TIM1_BRK_TIM9_IRQHandler+0xe4>)
 8001266:	2201      	movs	r2, #1
 8001268:	701a      	strb	r2, [r3, #0]
		}
		count2++;
 800126a:	4b11      	ldr	r3, [pc, #68]	; (80012b0 <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 800126c:	881b      	ldrh	r3, [r3, #0]
 800126e:	3301      	adds	r3, #1
 8001270:	b29a      	uxth	r2, r3
 8001272:	4b0f      	ldr	r3, [pc, #60]	; (80012b0 <TIM1_BRK_TIM9_IRQHandler+0xf0>)
 8001274:	801a      	strh	r2, [r3, #0]
	}
	if(stm.tim9.reg->SR & 2){
 8001276:	4b0a      	ldr	r3, [pc, #40]	; (80012a0 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001278:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800127c:	691b      	ldr	r3, [r3, #16]
 800127e:	f003 0302 	and.w	r3, r3, #2
 8001282:	2b00      	cmp	r3, #0
 8001284:	d009      	beq.n	800129a <TIM1_BRK_TIM9_IRQHandler+0xda>
		stm.tim9.reg->SR &=  (uint32_t) ~2;
 8001286:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001288:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 800128c:	691a      	ldr	r2, [r3, #16]
 800128e:	4b04      	ldr	r3, [pc, #16]	; (80012a0 <TIM1_BRK_TIM9_IRQHandler+0xe0>)
 8001290:	f8d3 3170 	ldr.w	r3, [r3, #368]	; 0x170
 8001294:	f022 0202 	bic.w	r2, r2, #2
 8001298:	611a      	str	r2, [r3, #16]

	}
	/***/
	//stm.tim9.reg->SR &=  (uint32_t) ~1;
	//stm.tim9.reg->SR &=  (uint32_t) ~2;
}
 800129a:	bf00      	nop
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	20000084 	.word	0x20000084
 80012a4:	200003f0 	.word	0x200003f0
 80012a8:	2000036c 	.word	0x2000036c
 80012ac:	200003ec 	.word	0x200003ec
 80012b0:	200003ee 	.word	0x200003ee

080012b4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012bc:	4a14      	ldr	r2, [pc, #80]	; (8001310 <_sbrk+0x5c>)
 80012be:	4b15      	ldr	r3, [pc, #84]	; (8001314 <_sbrk+0x60>)
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012c8:	4b13      	ldr	r3, [pc, #76]	; (8001318 <_sbrk+0x64>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d102      	bne.n	80012d6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80012d0:	4b11      	ldr	r3, [pc, #68]	; (8001318 <_sbrk+0x64>)
 80012d2:	4a12      	ldr	r2, [pc, #72]	; (800131c <_sbrk+0x68>)
 80012d4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012d6:	4b10      	ldr	r3, [pc, #64]	; (8001318 <_sbrk+0x64>)
 80012d8:	681a      	ldr	r2, [r3, #0]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4413      	add	r3, r2
 80012de:	693a      	ldr	r2, [r7, #16]
 80012e0:	429a      	cmp	r2, r3
 80012e2:	d207      	bcs.n	80012f4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80012e4:	f005 fb6c 	bl	80069c0 <__errno>
 80012e8:	4603      	mov	r3, r0
 80012ea:	220c      	movs	r2, #12
 80012ec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80012ee:	f04f 33ff 	mov.w	r3, #4294967295
 80012f2:	e009      	b.n	8001308 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012f4:	4b08      	ldr	r3, [pc, #32]	; (8001318 <_sbrk+0x64>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012fa:	4b07      	ldr	r3, [pc, #28]	; (8001318 <_sbrk+0x64>)
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4413      	add	r3, r2
 8001302:	4a05      	ldr	r2, [pc, #20]	; (8001318 <_sbrk+0x64>)
 8001304:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001306:	68fb      	ldr	r3, [r7, #12]
}
 8001308:	4618      	mov	r0, r3
 800130a:	3718      	adds	r7, #24
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	20020000 	.word	0x20020000
 8001314:	00000400 	.word	0x00000400
 8001318:	200003f4 	.word	0x200003f4
 800131c:	200008c8 	.word	0x200008c8

08001320 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001324:	4b06      	ldr	r3, [pc, #24]	; (8001340 <SystemInit+0x20>)
 8001326:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800132a:	4a05      	ldr	r2, [pc, #20]	; (8001340 <SystemInit+0x20>)
 800132c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001330:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001334:	bf00      	nop
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	e000ed00 	.word	0xe000ed00

08001344 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001344:	f8df d034 	ldr.w	sp, [pc, #52]	; 800137c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001348:	480d      	ldr	r0, [pc, #52]	; (8001380 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800134a:	490e      	ldr	r1, [pc, #56]	; (8001384 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800134c:	4a0e      	ldr	r2, [pc, #56]	; (8001388 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800134e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001350:	e002      	b.n	8001358 <LoopCopyDataInit>

08001352 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001352:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001354:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001356:	3304      	adds	r3, #4

08001358 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001358:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800135a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800135c:	d3f9      	bcc.n	8001352 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800135e:	4a0b      	ldr	r2, [pc, #44]	; (800138c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001360:	4c0b      	ldr	r4, [pc, #44]	; (8001390 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001362:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001364:	e001      	b.n	800136a <LoopFillZerobss>

08001366 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001366:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001368:	3204      	adds	r2, #4

0800136a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800136a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800136c:	d3fb      	bcc.n	8001366 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800136e:	f7ff ffd7 	bl	8001320 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001372:	f005 fb2b 	bl	80069cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001376:	f7ff fc57 	bl	8000c28 <main>
  bx  lr    
 800137a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800137c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001380:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001384:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001388:	08008420 	.word	0x08008420
  ldr r2, =_sbss
 800138c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001390:	200008c8 	.word	0x200008c8

08001394 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001394:	e7fe      	b.n	8001394 <ADC_IRQHandler>
	...

08001398 <HC595enable>:
void HC595_shift_bit(uint8_t bool);
void HC595_shift_byte(uint8_t byte);
void HC595_shift_out(void);
/***Procedure & Function***/
HC595 HC595enable(volatile uint32_t *ddr, volatile uint32_t *port, uint8_t datapin, uint8_t clkpin, uint8_t outpin)
{
 8001398:	b490      	push	{r4, r7}
 800139a:	b088      	sub	sp, #32
 800139c:	af00      	add	r7, sp, #0
 800139e:	60f8      	str	r0, [r7, #12]
 80013a0:	60b9      	str	r1, [r7, #8]
 80013a2:	607a      	str	r2, [r7, #4]
 80013a4:	70fb      	strb	r3, [r7, #3]
	//LOCAL VARIABLES
	//ALLOCAO MEMORIA PARA Estrutura
	HC595 hc595;
	//import parametros
	hc595_DDR = ddr;
 80013a6:	4a38      	ldr	r2, [pc, #224]	; (8001488 <HC595enable+0xf0>)
 80013a8:	68bb      	ldr	r3, [r7, #8]
 80013aa:	6013      	str	r3, [r2, #0]
	hc595_PORT = port;
 80013ac:	4a37      	ldr	r2, [pc, #220]	; (800148c <HC595enable+0xf4>)
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	6013      	str	r3, [r2, #0]
	HC595_datapin = datapin;
 80013b2:	4a37      	ldr	r2, [pc, #220]	; (8001490 <HC595enable+0xf8>)
 80013b4:	78fb      	ldrb	r3, [r7, #3]
 80013b6:	7013      	strb	r3, [r2, #0]
	HC595_clkpin = clkpin;
 80013b8:	4a36      	ldr	r2, [pc, #216]	; (8001494 <HC595enable+0xfc>)
 80013ba:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80013be:	7013      	strb	r3, [r2, #0]
	HC595_outpin = outpin;
 80013c0:	4a35      	ldr	r2, [pc, #212]	; (8001498 <HC595enable+0x100>)
 80013c2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80013c6:	7013      	strb	r3, [r2, #0]
	//inic variables
#if defined (STM32F446xx)
	*hc595_DDR &= (uint32_t) ~((3 << (datapin * 2)) | (3 << (clkpin * 2)) | (3 << (outpin * 2)));
 80013c8:	4b2f      	ldr	r3, [pc, #188]	; (8001488 <HC595enable+0xf0>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	78fb      	ldrb	r3, [r7, #3]
 80013d0:	005b      	lsls	r3, r3, #1
 80013d2:	2103      	movs	r1, #3
 80013d4:	4099      	lsls	r1, r3
 80013d6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80013da:	005b      	lsls	r3, r3, #1
 80013dc:	2003      	movs	r0, #3
 80013de:	fa00 f303 	lsl.w	r3, r0, r3
 80013e2:	4319      	orrs	r1, r3
 80013e4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	2003      	movs	r0, #3
 80013ec:	fa00 f303 	lsl.w	r3, r0, r3
 80013f0:	430b      	orrs	r3, r1
 80013f2:	43db      	mvns	r3, r3
 80013f4:	4619      	mov	r1, r3
 80013f6:	4b24      	ldr	r3, [pc, #144]	; (8001488 <HC595enable+0xf0>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	400a      	ands	r2, r1
 80013fc:	601a      	str	r2, [r3, #0]
	*hc595_DDR |= ((1 << (datapin * 2)) | (1 << (clkpin * 2)) | (1 << (outpin * 2)));
 80013fe:	4b22      	ldr	r3, [pc, #136]	; (8001488 <HC595enable+0xf0>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	681a      	ldr	r2, [r3, #0]
 8001404:	78fb      	ldrb	r3, [r7, #3]
 8001406:	005b      	lsls	r3, r3, #1
 8001408:	2101      	movs	r1, #1
 800140a:	4099      	lsls	r1, r3
 800140c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001410:	005b      	lsls	r3, r3, #1
 8001412:	2001      	movs	r0, #1
 8001414:	fa00 f303 	lsl.w	r3, r0, r3
 8001418:	4319      	orrs	r1, r3
 800141a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800141e:	005b      	lsls	r3, r3, #1
 8001420:	2001      	movs	r0, #1
 8001422:	fa00 f303 	lsl.w	r3, r0, r3
 8001426:	430b      	orrs	r3, r1
 8001428:	4619      	mov	r1, r3
 800142a:	4b17      	ldr	r3, [pc, #92]	; (8001488 <HC595enable+0xf0>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	430a      	orrs	r2, r1
 8001430:	601a      	str	r2, [r3, #0]
#else
	*hc595_DDR |= (1 << datapin) | (1 << clkpin) | (1 << outpin);
#endif
	*hc595_PORT &= ~((1<<datapin) | (1<<clkpin) | (1 << outpin));
 8001432:	4b16      	ldr	r3, [pc, #88]	; (800148c <HC595enable+0xf4>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	78fb      	ldrb	r3, [r7, #3]
 800143a:	2101      	movs	r1, #1
 800143c:	4099      	lsls	r1, r3
 800143e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001442:	2001      	movs	r0, #1
 8001444:	fa00 f303 	lsl.w	r3, r0, r3
 8001448:	4319      	orrs	r1, r3
 800144a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800144e:	2001      	movs	r0, #1
 8001450:	fa00 f303 	lsl.w	r3, r0, r3
 8001454:	430b      	orrs	r3, r1
 8001456:	43db      	mvns	r3, r3
 8001458:	4619      	mov	r1, r3
 800145a:	4b0c      	ldr	r3, [pc, #48]	; (800148c <HC595enable+0xf4>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	400a      	ands	r2, r1
 8001460:	601a      	str	r2, [r3, #0]
	//Direccionar apontadores para PROTOTIPOS
	hc595.bit = HC595_shift_bit;
 8001462:	4b0e      	ldr	r3, [pc, #56]	; (800149c <HC595enable+0x104>)
 8001464:	617b      	str	r3, [r7, #20]
	hc595.byte = HC595_shift_byte;
 8001466:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <HC595enable+0x108>)
 8001468:	61bb      	str	r3, [r7, #24]
	hc595.out = HC595_shift_out;
 800146a:	4b0e      	ldr	r3, [pc, #56]	; (80014a4 <HC595enable+0x10c>)
 800146c:	61fb      	str	r3, [r7, #28]
	//
	return hc595;
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	461c      	mov	r4, r3
 8001472:	f107 0314 	add.w	r3, r7, #20
 8001476:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800147a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800147e:	68f8      	ldr	r0, [r7, #12]
 8001480:	3720      	adds	r7, #32
 8001482:	46bd      	mov	sp, r7
 8001484:	bc90      	pop	{r4, r7}
 8001486:	4770      	bx	lr
 8001488:	200003f8 	.word	0x200003f8
 800148c:	200003fc 	.word	0x200003fc
 8001490:	20000400 	.word	0x20000400
 8001494:	20000401 	.word	0x20000401
 8001498:	20000402 	.word	0x20000402
 800149c:	080014a9 	.word	0x080014a9
 80014a0:	08001541 	.word	0x08001541
 80014a4:	08001585 	.word	0x08001585

080014a8 <HC595_shift_bit>:
void HC595_shift_bit(uint8_t bool)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	4603      	mov	r3, r0
 80014b0:	71fb      	strb	r3, [r7, #7]
	if (bool)
 80014b2:	79fb      	ldrb	r3, [r7, #7]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d00d      	beq.n	80014d4 <HC595_shift_bit+0x2c>
		*hc595_PORT |= (1 << HC595_datapin); // Data bit HIGH
 80014b8:	4b1e      	ldr	r3, [pc, #120]	; (8001534 <HC595_shift_bit+0x8c>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	4b1e      	ldr	r3, [pc, #120]	; (8001538 <HC595_shift_bit+0x90>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	4619      	mov	r1, r3
 80014c4:	2301      	movs	r3, #1
 80014c6:	408b      	lsls	r3, r1
 80014c8:	4619      	mov	r1, r3
 80014ca:	4b1a      	ldr	r3, [pc, #104]	; (8001534 <HC595_shift_bit+0x8c>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	430a      	orrs	r2, r1
 80014d0:	601a      	str	r2, [r3, #0]
 80014d2:	e00d      	b.n	80014f0 <HC595_shift_bit+0x48>
	else
		*hc595_PORT &= ~(1 << HC595_datapin); // Data bit LOW
 80014d4:	4b17      	ldr	r3, [pc, #92]	; (8001534 <HC595_shift_bit+0x8c>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	4b17      	ldr	r3, [pc, #92]	; (8001538 <HC595_shift_bit+0x90>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	4619      	mov	r1, r3
 80014e0:	2301      	movs	r3, #1
 80014e2:	408b      	lsls	r3, r1
 80014e4:	43db      	mvns	r3, r3
 80014e6:	4619      	mov	r1, r3
 80014e8:	4b12      	ldr	r3, [pc, #72]	; (8001534 <HC595_shift_bit+0x8c>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	400a      	ands	r2, r1
 80014ee:	601a      	str	r2, [r3, #0]
	*hc595_PORT |= (1 << HC595_clkpin); // Shift bit
 80014f0:	4b10      	ldr	r3, [pc, #64]	; (8001534 <HC595_shift_bit+0x8c>)
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	4b11      	ldr	r3, [pc, #68]	; (800153c <HC595_shift_bit+0x94>)
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	4619      	mov	r1, r3
 80014fc:	2301      	movs	r3, #1
 80014fe:	408b      	lsls	r3, r1
 8001500:	4619      	mov	r1, r3
 8001502:	4b0c      	ldr	r3, [pc, #48]	; (8001534 <HC595_shift_bit+0x8c>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	430a      	orrs	r2, r1
 8001508:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1 << HC595_clkpin); //Shift disable
 800150a:	4b0a      	ldr	r3, [pc, #40]	; (8001534 <HC595_shift_bit+0x8c>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	4b0a      	ldr	r3, [pc, #40]	; (800153c <HC595_shift_bit+0x94>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	4619      	mov	r1, r3
 8001516:	2301      	movs	r3, #1
 8001518:	408b      	lsls	r3, r1
 800151a:	43db      	mvns	r3, r3
 800151c:	4619      	mov	r1, r3
 800151e:	4b05      	ldr	r3, [pc, #20]	; (8001534 <HC595_shift_bit+0x8c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	400a      	ands	r2, r1
 8001524:	601a      	str	r2, [r3, #0]
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	200003fc 	.word	0x200003fc
 8001538:	20000400 	.word	0x20000400
 800153c:	20000401 	.word	0x20000401

08001540 <HC595_shift_byte>:
void HC595_shift_byte(uint8_t byte)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	4603      	mov	r3, r0
 8001548:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for(i = 0; i < 8; i++)
 800154a:	2300      	movs	r3, #0
 800154c:	73fb      	strb	r3, [r7, #15]
 800154e:	e00f      	b.n	8001570 <HC595_shift_byte+0x30>
		HC595_shift_bit(byte & (1 << i));
 8001550:	7bfb      	ldrb	r3, [r7, #15]
 8001552:	2201      	movs	r2, #1
 8001554:	fa02 f303 	lsl.w	r3, r2, r3
 8001558:	b25a      	sxtb	r2, r3
 800155a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800155e:	4013      	ands	r3, r2
 8001560:	b25b      	sxtb	r3, r3
 8001562:	b2db      	uxtb	r3, r3
 8001564:	4618      	mov	r0, r3
 8001566:	f7ff ff9f 	bl	80014a8 <HC595_shift_bit>
	for(i = 0; i < 8; i++)
 800156a:	7bfb      	ldrb	r3, [r7, #15]
 800156c:	3301      	adds	r3, #1
 800156e:	73fb      	strb	r3, [r7, #15]
 8001570:	7bfb      	ldrb	r3, [r7, #15]
 8001572:	2b07      	cmp	r3, #7
 8001574:	d9ec      	bls.n	8001550 <HC595_shift_byte+0x10>
	HC595_shift_out();
 8001576:	f000 f805 	bl	8001584 <HC595_shift_out>
}
 800157a:	bf00      	nop
 800157c:	3710      	adds	r7, #16
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
	...

08001584 <HC595_shift_out>:
void HC595_shift_out(void)
{
 8001584:	b480      	push	{r7}
 8001586:	af00      	add	r7, sp, #0
	*hc595_PORT |= (1<<HC595_outpin); // Output enable
 8001588:	4b0f      	ldr	r3, [pc, #60]	; (80015c8 <HC595_shift_out+0x44>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	4b0f      	ldr	r3, [pc, #60]	; (80015cc <HC595_shift_out+0x48>)
 8001590:	781b      	ldrb	r3, [r3, #0]
 8001592:	4619      	mov	r1, r3
 8001594:	2301      	movs	r3, #1
 8001596:	408b      	lsls	r3, r1
 8001598:	4619      	mov	r1, r3
 800159a:	4b0b      	ldr	r3, [pc, #44]	; (80015c8 <HC595_shift_out+0x44>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	430a      	orrs	r2, r1
 80015a0:	601a      	str	r2, [r3, #0]
	*hc595_PORT &= ~(1<<HC595_outpin); // Output disable
 80015a2:	4b09      	ldr	r3, [pc, #36]	; (80015c8 <HC595_shift_out+0x44>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	4b08      	ldr	r3, [pc, #32]	; (80015cc <HC595_shift_out+0x48>)
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	4619      	mov	r1, r3
 80015ae:	2301      	movs	r3, #1
 80015b0:	408b      	lsls	r3, r1
 80015b2:	43db      	mvns	r3, r3
 80015b4:	4619      	mov	r1, r3
 80015b6:	4b04      	ldr	r3, [pc, #16]	; (80015c8 <HC595_shift_out+0x44>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	400a      	ands	r2, r1
 80015bc:	601a      	str	r2, [r3, #0]
}
 80015be:	bf00      	nop
 80015c0:	46bd      	mov	sp, r7
 80015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c6:	4770      	bx	lr
 80015c8:	200003fc 	.word	0x200003fc
 80015cc:	20000402 	.word	0x20000402

080015d0 <CIRCBUFFenable>:
void CIRC_freset(void);
void CIRC_getstr(struct circ_buf_template* circ, uint8_t* str);
/***Procedure & Function***/
/******************************************************************************/
circbuff CIRCBUFFenable( uint8_t size_buff, uint8_t* buff )
{
 80015d0:	b4b0      	push	{r4, r5, r7}
 80015d2:	b08f      	sub	sp, #60	; 0x3c
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	460b      	mov	r3, r1
 80015da:	607a      	str	r2, [r7, #4]
 80015dc:	72fb      	strb	r3, [r7, #11]
	// OBJECT STRUCT
	struct circ_buf_template circ;
	// inic VAR
	CIRCi = 0;
 80015de:	4b13      	ldr	r3, [pc, #76]	; (800162c <CIRCBUFFenable+0x5c>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	701a      	strb	r2, [r3, #0]
	circ.tail = circ.head = circ.buff = buff;
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	61fb      	str	r3, [r7, #28]
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	61bb      	str	r3, [r7, #24]
 80015ec:	69bb      	ldr	r3, [r7, #24]
 80015ee:	617b      	str	r3, [r7, #20]
	circ.orig = buff;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	623b      	str	r3, [r7, #32]
	circ.end = buff + ( size_buff - 1 ); // generic
 80015f4:	7afb      	ldrb	r3, [r7, #11]
 80015f6:	3b01      	subs	r3, #1
 80015f8:	687a      	ldr	r2, [r7, #4]
 80015fa:	4413      	add	r3, r2
 80015fc:	627b      	str	r3, [r7, #36]	; 0x24
	// function pointers
	circ.get = CIRC_get;
 80015fe:	4b0c      	ldr	r3, [pc, #48]	; (8001630 <CIRCBUFFenable+0x60>)
 8001600:	62bb      	str	r3, [r7, #40]	; 0x28
	circ.put = CIRC_put;
 8001602:	4b0c      	ldr	r3, [pc, #48]	; (8001634 <CIRCBUFFenable+0x64>)
 8001604:	62fb      	str	r3, [r7, #44]	; 0x2c
	circ.putstr = CIRC_putstr;
 8001606:	4b0c      	ldr	r3, [pc, #48]	; (8001638 <CIRCBUFFenable+0x68>)
 8001608:	633b      	str	r3, [r7, #48]	; 0x30
	circ.getstr = CIRC_getstr;
 800160a:	4b0c      	ldr	r3, [pc, #48]	; (800163c <CIRCBUFFenable+0x6c>)
 800160c:	637b      	str	r3, [r7, #52]	; 0x34
	/******/
	return circ; // return copy
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	461d      	mov	r5, r3
 8001612:	f107 0414 	add.w	r4, r7, #20
 8001616:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001618:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800161a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800161c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800161e:	6823      	ldr	r3, [r4, #0]
 8001620:	602b      	str	r3, [r5, #0]
}
 8001622:	68f8      	ldr	r0, [r7, #12]
 8001624:	373c      	adds	r7, #60	; 0x3c
 8001626:	46bd      	mov	sp, r7
 8001628:	bcb0      	pop	{r4, r5, r7}
 800162a:	4770      	bx	lr
 800162c:	20000403 	.word	0x20000403
 8001630:	08001641 	.word	0x08001641
 8001634:	08001693 	.word	0x08001693
 8001638:	080016df 	.word	0x080016df
 800163c:	0800171f 	.word	0x0800171f

08001640 <CIRC_get>:
/******************************************************************************/
uint8_t CIRC_get( struct circ_buf_template* circ ){
 8001640:	b480      	push	{r7}
 8001642:	b085      	sub	sp, #20
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
	uint8_t* tail; uint8_t* next;
	tail = circ->tail;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	60fb      	str	r3, [r7, #12]
	
	if( tail == circ->end ){
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	691b      	ldr	r3, [r3, #16]
 8001652:	68fa      	ldr	r2, [r7, #12]
 8001654:	429a      	cmp	r2, r3
 8001656:	d103      	bne.n	8001660 <CIRC_get+0x20>
		next = circ->orig;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	60bb      	str	r3, [r7, #8]
 800165e:	e002      	b.n	8001666 <CIRC_get+0x26>
	}else{
		next = tail + 1;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	3301      	adds	r3, #1
 8001664:	60bb      	str	r3, [r7, #8]
	}

	if( tail == circ->head ){
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	68fa      	ldr	r2, [r7, #12]
 800166c:	429a      	cmp	r2, r3
 800166e:	d103      	bne.n	8001678 <CIRC_get+0x38>
		*tail = 0; // flag null
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	2200      	movs	r2, #0
 8001674:	701a      	strb	r2, [r3, #0]
 8001676:	e004      	b.n	8001682 <CIRC_get+0x42>
	}else{
		circ->tail = next;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	68ba      	ldr	r2, [r7, #8]
 800167c:	601a      	str	r2, [r3, #0]
		tail = next;
 800167e:	68bb      	ldr	r3, [r7, #8]
 8001680:	60fb      	str	r3, [r7, #12]
	}

	return *tail;
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	781b      	ldrb	r3, [r3, #0]
}
 8001686:	4618      	mov	r0, r3
 8001688:	3714      	adds	r7, #20
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr

08001692 <CIRC_put>:

void CIRC_put( struct circ_buf_template* circ, uint8_t data ){
 8001692:	b480      	push	{r7}
 8001694:	b085      	sub	sp, #20
 8001696:	af00      	add	r7, sp, #0
 8001698:	6078      	str	r0, [r7, #4]
 800169a:	460b      	mov	r3, r1
 800169c:	70fb      	strb	r3, [r7, #3]
	uint8_t* head; uint8_t* next;
	head = circ->head;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	60bb      	str	r3, [r7, #8]

	if( head == circ->end ){
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	691b      	ldr	r3, [r3, #16]
 80016a8:	68ba      	ldr	r2, [r7, #8]
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d103      	bne.n	80016b6 <CIRC_put+0x24>
		next = circ->orig;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	68db      	ldr	r3, [r3, #12]
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	e002      	b.n	80016bc <CIRC_put+0x2a>
	}else{
		next = head + 1;
 80016b6:	68bb      	ldr	r3, [r7, #8]
 80016b8:	3301      	adds	r3, #1
 80016ba:	60fb      	str	r3, [r7, #12]
	}
	
	if( next == circ->tail ){
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	68fa      	ldr	r2, [r7, #12]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	d005      	beq.n	80016d2 <CIRC_put+0x40>
		;
	}else{
		*next = data;
 80016c6:	68fb      	ldr	r3, [r7, #12]
 80016c8:	78fa      	ldrb	r2, [r7, #3]
 80016ca:	701a      	strb	r2, [r3, #0]
		circ->head = next;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	68fa      	ldr	r2, [r7, #12]
 80016d0:	605a      	str	r2, [r3, #4]
	}
}
 80016d2:	bf00      	nop
 80016d4:	3714      	adds	r7, #20
 80016d6:	46bd      	mov	sp, r7
 80016d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016dc:	4770      	bx	lr

080016de <CIRC_putstr>:

void CIRC_putstr(struct circ_buf_template* circ, const char* str){
 80016de:	b590      	push	{r4, r7, lr}
 80016e0:	b085      	sub	sp, #20
 80016e2:	af00      	add	r7, sp, #0
 80016e4:	6078      	str	r0, [r7, #4]
 80016e6:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for(i = 0; i < (strlen(str)+1) ; ){
 80016e8:	2300      	movs	r3, #0
 80016ea:	73fb      	strb	r3, [r7, #15]
 80016ec:	e00a      	b.n	8001704 <CIRC_putstr+0x26>
		CIRC_put(circ, str[i++]);
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
 80016f0:	1c5a      	adds	r2, r3, #1
 80016f2:	73fa      	strb	r2, [r7, #15]
 80016f4:	461a      	mov	r2, r3
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	4413      	add	r3, r2
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	4619      	mov	r1, r3
 80016fe:	6878      	ldr	r0, [r7, #4]
 8001700:	f7ff ffc7 	bl	8001692 <CIRC_put>
	for(i = 0; i < (strlen(str)+1) ; ){
 8001704:	7bfc      	ldrb	r4, [r7, #15]
 8001706:	6838      	ldr	r0, [r7, #0]
 8001708:	f7fe fd82 	bl	8000210 <strlen>
 800170c:	4603      	mov	r3, r0
 800170e:	3301      	adds	r3, #1
 8001710:	429c      	cmp	r4, r3
 8001712:	d3ec      	bcc.n	80016ee <CIRC_putstr+0x10>
	}
}
 8001714:	bf00      	nop
 8001716:	bf00      	nop
 8001718:	3714      	adds	r7, #20
 800171a:	46bd      	mov	sp, r7
 800171c:	bd90      	pop	{r4, r7, pc}

0800171e <CIRC_getstr>:

void CIRC_getstr(struct circ_buf_template* circ, uint8_t* str){
 800171e:	b590      	push	{r4, r7, lr}
 8001720:	b085      	sub	sp, #20
 8001722:	af00      	add	r7, sp, #0
 8001724:	6078      	str	r0, [r7, #4]
 8001726:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for(i = 0; (str[i++] = CIRC_get(circ))  ; );
 8001728:	2300      	movs	r3, #0
 800172a:	73fb      	strb	r3, [r7, #15]
 800172c:	bf00      	nop
 800172e:	7bfb      	ldrb	r3, [r7, #15]
 8001730:	1c5a      	adds	r2, r3, #1
 8001732:	73fa      	strb	r2, [r7, #15]
 8001734:	461a      	mov	r2, r3
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	189c      	adds	r4, r3, r2
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f7ff ff80 	bl	8001640 <CIRC_get>
 8001740:	4603      	mov	r3, r0
 8001742:	7023      	strb	r3, [r4, #0]
 8001744:	7823      	ldrb	r3, [r4, #0]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d1f1      	bne.n	800172e <CIRC_getstr+0x10>
}
 800174a:	bf00      	nop
 800174c:	bf00      	nop
 800174e:	3714      	adds	r7, #20
 8001750:	46bd      	mov	sp, r7
 8001752:	bd90      	pop	{r4, r7, pc}

08001754 <EXPLODEenable>:
uint32_t EXPLODEll(EXPLODE* self);
uint32_t EXPLODElh(EXPLODE* self);
uint32_t EXPLODEhl(EXPLODE* self);
/***Procedure & Function***/
EXPLODE EXPLODEenable( void )
{
 8001754:	b4b0      	push	{r4, r5, r7}
 8001756:	b08b      	sub	sp, #44	; 0x2c
 8001758:	af00      	add	r7, sp, #0
 800175a:	6078      	str	r0, [r7, #4]
	//explode=(struct expld*)calloc(1,sizeof(struct expld));
	//if(explode == NULL){
		//perror("explode at calloc");
	//}
	// inic VAR
	explode.XI=ZERO;
 800175c:	2300      	movs	r3, #0
 800175e:	60fb      	str	r3, [r7, #12]
	explode.XF=ZERO;
 8001760:	2300      	movs	r3, #0
 8001762:	613b      	str	r3, [r7, #16]
	// function pointers
	explode.update = EXPLODEupdate;
 8001764:	4b08      	ldr	r3, [pc, #32]	; (8001788 <EXPLODEenable+0x34>)
 8001766:	627b      	str	r3, [r7, #36]	; 0x24
	/******/
	return explode;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	461d      	mov	r5, r3
 800176c:	f107 040c 	add.w	r4, r7, #12
 8001770:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001772:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001774:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001778:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800177c:	6878      	ldr	r0, [r7, #4]
 800177e:	372c      	adds	r7, #44	; 0x2c
 8001780:	46bd      	mov	sp, r7
 8001782:	bcb0      	pop	{r4, r5, r7}
 8001784:	4770      	bx	lr
 8001786:	bf00      	nop
 8001788:	0800178d 	.word	0x0800178d

0800178c <EXPLODEupdate>:
// boot
void EXPLODEupdate(EXPLODE* self, uint32_t x)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
 8001794:	6039      	str	r1, [r7, #0]
	self->XI = self->XF;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685a      	ldr	r2, [r3, #4]
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	601a      	str	r2, [r3, #0]
	self->XF = x;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	683a      	ldr	r2, [r7, #0]
 80017a2:	605a      	str	r2, [r3, #4]
	self->HH = EXPLODEhh(self);
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f000 f819 	bl	80017dc <EXPLODEhh>
 80017aa:	4602      	mov	r2, r0
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	609a      	str	r2, [r3, #8]
	self->LL = EXPLODEll(self);
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f000 f824 	bl	80017fe <EXPLODEll>
 80017b6:	4602      	mov	r2, r0
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	60da      	str	r2, [r3, #12]
	self->LH = EXPLODElh(self);
 80017bc:	6878      	ldr	r0, [r7, #4]
 80017be:	f000 f830 	bl	8001822 <EXPLODElh>
 80017c2:	4602      	mov	r2, r0
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	611a      	str	r2, [r3, #16]
	self->HL = EXPLODEhl(self);
 80017c8:	6878      	ldr	r0, [r7, #4]
 80017ca:	f000 f840 	bl	800184e <EXPLODEhl>
 80017ce:	4602      	mov	r2, r0
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	615a      	str	r2, [r3, #20]
}
 80017d4:	bf00      	nop
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}

080017dc <EXPLODEhh>:
// hh
uint32_t EXPLODEhh(EXPLODE* self)
{
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI & self->XF;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	4013      	ands	r3, r2
 80017ee:	60fb      	str	r3, [r7, #12]
	return i;
 80017f0:	68fb      	ldr	r3, [r7, #12]
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3714      	adds	r7, #20
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr

080017fe <EXPLODEll>:
// ll
uint32_t EXPLODEll(EXPLODE* self)
{
 80017fe:	b480      	push	{r7}
 8001800:	b085      	sub	sp, #20
 8001802:	af00      	add	r7, sp, #0
 8001804:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI | self->XF;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681a      	ldr	r2, [r3, #0]
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	685b      	ldr	r3, [r3, #4]
 800180e:	4313      	orrs	r3, r2
 8001810:	60fb      	str	r3, [r7, #12]
	return ~i;
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	43db      	mvns	r3, r3
}
 8001816:	4618      	mov	r0, r3
 8001818:	3714      	adds	r7, #20
 800181a:	46bd      	mov	sp, r7
 800181c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001820:	4770      	bx	lr

08001822 <EXPLODElh>:
// lh
uint32_t EXPLODElh(EXPLODE* self)
{
 8001822:	b480      	push	{r7}
 8001824:	b085      	sub	sp, #20
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XI ^ self->XF;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	685b      	ldr	r3, [r3, #4]
 8001832:	4053      	eors	r3, r2
 8001834:	60fb      	str	r3, [r7, #12]
	i &= self->XF;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	68fa      	ldr	r2, [r7, #12]
 800183c:	4013      	ands	r3, r2
 800183e:	60fb      	str	r3, [r7, #12]
	return i;
 8001840:	68fb      	ldr	r3, [r7, #12]
}
 8001842:	4618      	mov	r0, r3
 8001844:	3714      	adds	r7, #20
 8001846:	46bd      	mov	sp, r7
 8001848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184c:	4770      	bx	lr

0800184e <EXPLODEhl>:
// hl
uint32_t EXPLODEhl(EXPLODE* self)
{
 800184e:	b480      	push	{r7}
 8001850:	b085      	sub	sp, #20
 8001852:	af00      	add	r7, sp, #0
 8001854:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = self->XF ^ self->XI;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685a      	ldr	r2, [r3, #4]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4053      	eors	r3, r2
 8001860:	60fb      	str	r3, [r7, #12]
	i &= self->XI;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	68fa      	ldr	r2, [r7, #12]
 8001868:	4013      	ands	r3, r2
 800186a:	60fb      	str	r3, [r7, #12]
	return i;
 800186c:	68fb      	ldr	r3, [r7, #12]
}
 800186e:	4618      	mov	r0, r3
 8001870:	3714      	adds	r7, #20
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
	...

0800187c <FUNCenable>:
int FUNCreadint(int nmin, int nmax);
***/
// uint8_t TRANupdate(struct TRAN *tr, uint8_t idata);
/***Procedure & Function***/
FUNC FUNCenable( void )
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b0a6      	sub	sp, #152	; 0x98
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
	
*******************************************************************************/
	// struct object
	FUNC func;
	// Inic FUNCstr
	FUNCstr[FUNCSTRSIZE] = '\0';
 8001884:	4b2e      	ldr	r3, [pc, #184]	; (8001940 <FUNCenable+0xc4>)
 8001886:	2200      	movs	r2, #0
 8001888:	f883 205f 	strb.w	r2, [r3, #95]	; 0x5f
	// function pointers
	func.stringlength = StringLength;
 800188c:	4b2d      	ldr	r3, [pc, #180]	; (8001944 <FUNCenable+0xc8>)
 800188e:	60bb      	str	r3, [r7, #8]
	func.reverse = Reverse;
 8001890:	4b2d      	ldr	r3, [pc, #180]	; (8001948 <FUNCenable+0xcc>)
 8001892:	60fb      	str	r3, [r7, #12]
	func.mayia = FUNCmayia;
 8001894:	4b2d      	ldr	r3, [pc, #180]	; (800194c <FUNCenable+0xd0>)
 8001896:	613b      	str	r3, [r7, #16]
	func.swap = FUNCswap;
 8001898:	4b2d      	ldr	r3, [pc, #180]	; (8001950 <FUNCenable+0xd4>)
 800189a:	617b      	str	r3, [r7, #20]
	func.copy = FUNCcopy;
 800189c:	4b2d      	ldr	r3, [pc, #180]	; (8001954 <FUNCenable+0xd8>)
 800189e:	61bb      	str	r3, [r7, #24]
	func.squeeze = FUNCsqueeze;
 80018a0:	4b2d      	ldr	r3, [pc, #180]	; (8001958 <FUNCenable+0xdc>)
 80018a2:	61fb      	str	r3, [r7, #28]
	func.shellsort = FUNCshellsort;
 80018a4:	4b2d      	ldr	r3, [pc, #180]	; (800195c <FUNCenable+0xe0>)
 80018a6:	623b      	str	r3, [r7, #32]
	func.i16toa = FUNCi16toa;
 80018a8:	4b2d      	ldr	r3, [pc, #180]	; (8001960 <FUNCenable+0xe4>)
 80018aa:	627b      	str	r3, [r7, #36]	; 0x24
	func.ui16toa = FUNCui16toa;
 80018ac:	4b2d      	ldr	r3, [pc, #180]	; (8001964 <FUNCenable+0xe8>)
 80018ae:	62bb      	str	r3, [r7, #40]	; 0x28
	func.i32toa = FUNCi32toa;
 80018b0:	4b2d      	ldr	r3, [pc, #180]	; (8001968 <FUNCenable+0xec>)
 80018b2:	62fb      	str	r3, [r7, #44]	; 0x2c
	func.trim = FUNCtrim;
 80018b4:	4b2d      	ldr	r3, [pc, #180]	; (800196c <FUNCenable+0xf0>)
 80018b6:	633b      	str	r3, [r7, #48]	; 0x30
	func.pmax = FUNCpmax;
 80018b8:	4b2d      	ldr	r3, [pc, #180]	; (8001970 <FUNCenable+0xf4>)
 80018ba:	637b      	str	r3, [r7, #52]	; 0x34
	func.gcd = FUNCgcd;
 80018bc:	4b2d      	ldr	r3, [pc, #180]	; (8001974 <FUNCenable+0xf8>)
 80018be:	63bb      	str	r3, [r7, #56]	; 0x38
	func.strToInt = FUNCstrToInt;
 80018c0:	4b2d      	ldr	r3, [pc, #180]	; (8001978 <FUNCenable+0xfc>)
 80018c2:	63fb      	str	r3, [r7, #60]	; 0x3c
	func.filter = FUNCfilter;
 80018c4:	4b2d      	ldr	r3, [pc, #180]	; (800197c <FUNCenable+0x100>)
 80018c6:	643b      	str	r3, [r7, #64]	; 0x40
	func.ticks = FUNCticks;
 80018c8:	4b2d      	ldr	r3, [pc, #180]	; (8001980 <FUNCenable+0x104>)
 80018ca:	647b      	str	r3, [r7, #68]	; 0x44
	func.twocomptoint8bit = FUNCtwocomptoint8bit;
 80018cc:	4b2d      	ldr	r3, [pc, #180]	; (8001984 <FUNCenable+0x108>)
 80018ce:	64bb      	str	r3, [r7, #72]	; 0x48
	func.twocomptoint10bit = FUNCtwocomptoint10bit;
 80018d0:	4b2d      	ldr	r3, [pc, #180]	; (8001988 <FUNCenable+0x10c>)
 80018d2:	64fb      	str	r3, [r7, #76]	; 0x4c
	func.twocomptointnbit = FUNCtwocomptointnbit;
 80018d4:	4b2d      	ldr	r3, [pc, #180]	; (800198c <FUNCenable+0x110>)
 80018d6:	653b      	str	r3, [r7, #80]	; 0x50
	func.dec2bcd = FUNCdec2bcd;
 80018d8:	4b2d      	ldr	r3, [pc, #180]	; (8001990 <FUNCenable+0x114>)
 80018da:	657b      	str	r3, [r7, #84]	; 0x54
	func.bcd2dec = FUNCbcd2dec;
 80018dc:	4b2d      	ldr	r3, [pc, #180]	; (8001994 <FUNCenable+0x118>)
 80018de:	65bb      	str	r3, [r7, #88]	; 0x58
	func.resizestr = FUNCresizestr;
 80018e0:	4b2d      	ldr	r3, [pc, #180]	; (8001998 <FUNCenable+0x11c>)
 80018e2:	65fb      	str	r3, [r7, #92]	; 0x5c
	func.trimmer = FUNCtrimmer;
 80018e4:	4b2d      	ldr	r3, [pc, #180]	; (800199c <FUNCenable+0x120>)
 80018e6:	663b      	str	r3, [r7, #96]	; 0x60
	func.bcd2bin = FUNCbcd2bin;
 80018e8:	4b2d      	ldr	r3, [pc, #180]	; (80019a0 <FUNCenable+0x124>)
 80018ea:	667b      	str	r3, [r7, #100]	; 0x64
	func.bin2bcd = FUNCbin2bcd;
 80018ec:	4b2d      	ldr	r3, [pc, #180]	; (80019a4 <FUNCenable+0x128>)
 80018ee:	66bb      	str	r3, [r7, #104]	; 0x68
	func.gcd1 = FUNCgcd1;
 80018f0:	4b2d      	ldr	r3, [pc, #180]	; (80019a8 <FUNCenable+0x12c>)
 80018f2:	66fb      	str	r3, [r7, #108]	; 0x6c
	func.pincheck = FUNCpincheck;
 80018f4:	4b2d      	ldr	r3, [pc, #180]	; (80019ac <FUNCenable+0x130>)
 80018f6:	673b      	str	r3, [r7, #112]	; 0x70
	func.print_binary = FUNCprint_binary;
 80018f8:	4b2d      	ldr	r3, [pc, #180]	; (80019b0 <FUNCenable+0x134>)
 80018fa:	677b      	str	r3, [r7, #116]	; 0x74
	func.ftoa = FUNCftoa;
 80018fc:	4b2d      	ldr	r3, [pc, #180]	; (80019b4 <FUNCenable+0x138>)
 80018fe:	67bb      	str	r3, [r7, #120]	; 0x78
	func.dectohex = FUNCdectohex;
 8001900:	4b2d      	ldr	r3, [pc, #180]	; (80019b8 <FUNCenable+0x13c>)
 8001902:	67fb      	str	r3, [r7, #124]	; 0x7c
	// Low Byte High Byte
	func.ReadHLByte = FUNCReadHLByte;
 8001904:	4b2d      	ldr	r3, [pc, #180]	; (80019bc <FUNCenable+0x140>)
 8001906:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	func.ReadLHByte = FUNCReadLHByte;
 800190a:	4b2d      	ldr	r3, [pc, #180]	; (80019c0 <FUNCenable+0x144>)
 800190c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	func.WriteHLByte = FUNCWriteHLByte;
 8001910:	4b2c      	ldr	r3, [pc, #176]	; (80019c4 <FUNCenable+0x148>)
 8001912:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	func.WriteLHByte = FUNCWriteLHByte;
 8001916:	4b2c      	ldr	r3, [pc, #176]	; (80019c8 <FUNCenable+0x14c>)
 8001918:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	func.SwapByte = FUNCSwapByte;
 800191c:	4b2b      	ldr	r3, [pc, #172]	; (80019cc <FUNCenable+0x150>)
 800191e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	func.print = FUNCprint;
 8001922:	4b2b      	ldr	r3, [pc, #172]	; (80019d0 <FUNCenable+0x154>)
 8001924:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	func.getnum = FUNCgetnum;
	func.getnumv2 = FUNCgetnumv2;
	func.readint = FUNCreadint;
	*/
	/******/
	return func;
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	4618      	mov	r0, r3
 800192c:	f107 0308 	add.w	r3, r7, #8
 8001930:	2290      	movs	r2, #144	; 0x90
 8001932:	4619      	mov	r1, r3
 8001934:	f005 f86e 	bl	8006a14 <memcpy>
}
 8001938:	6878      	ldr	r0, [r7, #4]
 800193a:	3798      	adds	r7, #152	; 0x98
 800193c:	46bd      	mov	sp, r7
 800193e:	bd80      	pop	{r7, pc}
 8001940:	20000404 	.word	0x20000404
 8001944:	0800210d 	.word	0x0800210d
 8001948:	0800213b 	.word	0x0800213b
 800194c:	080019d9 	.word	0x080019d9
 8001950:	08001a5d 	.word	0x08001a5d
 8001954:	08001a87 	.word	0x08001a87
 8001958:	08001ac1 	.word	0x08001ac1
 800195c:	08001b23 	.word	0x08001b23
 8001960:	08001c69 	.word	0x08001c69
 8001964:	08001d0d 	.word	0x08001d0d
 8001968:	08001bd5 	.word	0x08001bd5
 800196c:	08001da5 	.word	0x08001da5
 8001970:	08001e05 	.word	0x08001e05
 8001974:	08001e2f 	.word	0x08001e2f
 8001978:	08001e69 	.word	0x08001e69
 800197c:	08001ec5 	.word	0x08001ec5
 8001980:	08001ee9 	.word	0x08001ee9
 8001984:	08001f13 	.word	0x08001f13
 8001988:	08001f55 	.word	0x08001f55
 800198c:	08001f99 	.word	0x08001f99
 8001990:	08001fe9 	.word	0x08001fe9
 8001994:	0800202d 	.word	0x0800202d
 8001998:	08002061 	.word	0x08002061
 800199c:	080020d5 	.word	0x080020d5
 80019a0:	08002197 	.word	0x08002197
 80019a4:	080021c9 	.word	0x080021c9
 80019a8:	0800220d 	.word	0x0800220d
 80019ac:	0800225b 	.word	0x0800225b
 80019b0:	08002295 	.word	0x08002295
 80019b4:	080023b9 	.word	0x080023b9
 80019b8:	08002535 	.word	0x08002535
 80019bc:	080025c1 	.word	0x080025c1
 80019c0:	080025e5 	.word	0x080025e5
 80019c4:	08002609 	.word	0x08002609
 80019c8:	08002641 	.word	0x08002641
 80019cc:	08002679 	.word	0x08002679
 80019d0:	080026a1 	.word	0x080026a1
 80019d4:	00000000 	.word	0x00000000

080019d8 <FUNCmayia>:
// mayia
unsigned int FUNCmayia(unsigned int xi, unsigned int xf, uint8_t nbits)
{//magic formula
 80019d8:	b580      	push	{r7, lr}
 80019da:	b088      	sub	sp, #32
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	4613      	mov	r3, r2
 80019e4:	71fb      	strb	r3, [r7, #7]
	unsigned int mask;
	unsigned int diff;
	unsigned int trans;
	mask = (unsigned int)(pow(2, nbits) - 1);
 80019e6:	79fb      	ldrb	r3, [r7, #7]
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7fe fdab 	bl	8000544 <__aeabi_ui2d>
 80019ee:	4602      	mov	r2, r0
 80019f0:	460b      	mov	r3, r1
 80019f2:	ec43 2b11 	vmov	d1, r2, r3
 80019f6:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8001a50 <FUNCmayia+0x78>
 80019fa:	f005 fd55 	bl	80074a8 <pow>
 80019fe:	ec51 0b10 	vmov	r0, r1, d0
 8001a02:	f04f 0200 	mov.w	r2, #0
 8001a06:	4b14      	ldr	r3, [pc, #80]	; (8001a58 <FUNCmayia+0x80>)
 8001a08:	f7fe fc5e 	bl	80002c8 <__aeabi_dsub>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	4610      	mov	r0, r2
 8001a12:	4619      	mov	r1, r3
 8001a14:	f7ff f8e8 	bl	8000be8 <__aeabi_d2uiz>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	61fb      	str	r3, [r7, #28]
	xi &= mask;
 8001a1c:	68fa      	ldr	r2, [r7, #12]
 8001a1e:	69fb      	ldr	r3, [r7, #28]
 8001a20:	4013      	ands	r3, r2
 8001a22:	60fb      	str	r3, [r7, #12]
	xf &= mask;
 8001a24:	68ba      	ldr	r2, [r7, #8]
 8001a26:	69fb      	ldr	r3, [r7, #28]
 8001a28:	4013      	ands	r3, r2
 8001a2a:	60bb      	str	r3, [r7, #8]
	diff = xf ^ xi;
 8001a2c:	68ba      	ldr	r2, [r7, #8]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	4053      	eors	r3, r2
 8001a32:	61bb      	str	r3, [r7, #24]
	trans = diff & xf;
 8001a34:	69ba      	ldr	r2, [r7, #24]
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	4013      	ands	r3, r2
 8001a3a:	617b      	str	r3, [r7, #20]
	return (trans << nbits) | diff;
 8001a3c:	79fb      	ldrb	r3, [r7, #7]
 8001a3e:	697a      	ldr	r2, [r7, #20]
 8001a40:	409a      	lsls	r2, r3
 8001a42:	69bb      	ldr	r3, [r7, #24]
 8001a44:	4313      	orrs	r3, r2
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3720      	adds	r7, #32
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	00000000 	.word	0x00000000
 8001a54:	40000000 	.word	0x40000000
 8001a58:	3ff00000 	.word	0x3ff00000

08001a5c <FUNCswap>:
// interchange *px and *py
void FUNCswap(long *px, long *py)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b085      	sub	sp, #20
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
 8001a64:	6039      	str	r1, [r7, #0]
	long temp;
	temp = *px;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	60fb      	str	r3, [r7, #12]
	*px = *py;
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	601a      	str	r2, [r3, #0]
	*py = temp;
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	68fa      	ldr	r2, [r7, #12]
 8001a78:	601a      	str	r2, [r3, #0]
}
 8001a7a:	bf00      	nop
 8001a7c:	3714      	adds	r7, #20
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr

08001a86 <FUNCcopy>:
// copy: copy 'from' into 'to'; assume to is big enough
void FUNCcopy(char to[], char from[])
{
 8001a86:	b480      	push	{r7}
 8001a88:	b085      	sub	sp, #20
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
 8001a8e:	6039      	str	r1, [r7, #0]
	int i;
	i = 0;
 8001a90:	2300      	movs	r3, #0
 8001a92:	60fb      	str	r3, [r7, #12]
	while ((to[i] = from[i]) != '\0')
 8001a94:	e002      	b.n	8001a9c <FUNCcopy+0x16>
		++i;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	3301      	adds	r3, #1
 8001a9a:	60fb      	str	r3, [r7, #12]
	while ((to[i] = from[i]) != '\0')
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	683a      	ldr	r2, [r7, #0]
 8001aa0:	441a      	add	r2, r3
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	6879      	ldr	r1, [r7, #4]
 8001aa6:	440b      	add	r3, r1
 8001aa8:	7812      	ldrb	r2, [r2, #0]
 8001aaa:	701a      	strb	r2, [r3, #0]
 8001aac:	781b      	ldrb	r3, [r3, #0]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d1f1      	bne.n	8001a96 <FUNCcopy+0x10>
}
 8001ab2:	bf00      	nop
 8001ab4:	bf00      	nop
 8001ab6:	3714      	adds	r7, #20
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abe:	4770      	bx	lr

08001ac0 <FUNCsqueeze>:
// squeeze: delete all c from s
void FUNCsqueeze(char s[], int c)
{
 8001ac0:	b480      	push	{r7}
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
 8001ac8:	6039      	str	r1, [r7, #0]
	int i, j;
	for (i = 0, j = 0; (s[i] != '\0'); i++){
 8001aca:	2300      	movs	r3, #0
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60bb      	str	r3, [r7, #8]
 8001ad2:	e015      	b.n	8001b00 <FUNCsqueeze+0x40>
		if (s[i] != c)
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	687a      	ldr	r2, [r7, #4]
 8001ad8:	4413      	add	r3, r2
 8001ada:	781b      	ldrb	r3, [r3, #0]
 8001adc:	461a      	mov	r2, r3
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d00a      	beq.n	8001afa <FUNCsqueeze+0x3a>
			s[j++] = s[i];
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	687a      	ldr	r2, [r7, #4]
 8001ae8:	441a      	add	r2, r3
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	1c59      	adds	r1, r3, #1
 8001aee:	60b9      	str	r1, [r7, #8]
 8001af0:	4619      	mov	r1, r3
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	440b      	add	r3, r1
 8001af6:	7812      	ldrb	r2, [r2, #0]
 8001af8:	701a      	strb	r2, [r3, #0]
	for (i = 0, j = 0; (s[i] != '\0'); i++){
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	3301      	adds	r3, #1
 8001afe:	60fb      	str	r3, [r7, #12]
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	687a      	ldr	r2, [r7, #4]
 8001b04:	4413      	add	r3, r2
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d1e3      	bne.n	8001ad4 <FUNCsqueeze+0x14>
	}
	s[j] = '\0';
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	4413      	add	r3, r2
 8001b12:	2200      	movs	r2, #0
 8001b14:	701a      	strb	r2, [r3, #0]
}
 8001b16:	bf00      	nop
 8001b18:	3714      	adds	r7, #20
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr

08001b22 <FUNCshellsort>:
// shellsort: sort v[0]...v[n-1] into increasing order
void FUNCshellsort(int v[], int n)
{
 8001b22:	b480      	push	{r7}
 8001b24:	b087      	sub	sp, #28
 8001b26:	af00      	add	r7, sp, #0
 8001b28:	6078      	str	r0, [r7, #4]
 8001b2a:	6039      	str	r1, [r7, #0]
	int gap, i, j, temp;
	for (gap = n / 2; gap > 0; gap /= 2)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	0fda      	lsrs	r2, r3, #31
 8001b30:	4413      	add	r3, r2
 8001b32:	105b      	asrs	r3, r3, #1
 8001b34:	617b      	str	r3, [r7, #20]
 8001b36:	e042      	b.n	8001bbe <FUNCshellsort+0x9c>
		for (i = gap; i < n; i++)
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	613b      	str	r3, [r7, #16]
 8001b3c:	e036      	b.n	8001bac <FUNCshellsort+0x8a>
			for (j = i - gap; j >= 0 && v[j] > v[j + gap]; j -= gap){
 8001b3e:	693a      	ldr	r2, [r7, #16]
 8001b40:	697b      	ldr	r3, [r7, #20]
 8001b42:	1ad3      	subs	r3, r2, r3
 8001b44:	60fb      	str	r3, [r7, #12]
 8001b46:	e01d      	b.n	8001b84 <FUNCshellsort+0x62>
				temp = v[j];
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	009b      	lsls	r3, r3, #2
 8001b4c:	687a      	ldr	r2, [r7, #4]
 8001b4e:	4413      	add	r3, r2
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	60bb      	str	r3, [r7, #8]
				v[j] = v[j + gap];
 8001b54:	68fa      	ldr	r2, [r7, #12]
 8001b56:	697b      	ldr	r3, [r7, #20]
 8001b58:	4413      	add	r3, r2
 8001b5a:	009b      	lsls	r3, r3, #2
 8001b5c:	687a      	ldr	r2, [r7, #4]
 8001b5e:	441a      	add	r2, r3
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	009b      	lsls	r3, r3, #2
 8001b64:	6879      	ldr	r1, [r7, #4]
 8001b66:	440b      	add	r3, r1
 8001b68:	6812      	ldr	r2, [r2, #0]
 8001b6a:	601a      	str	r2, [r3, #0]
				v[j + gap] = temp;
 8001b6c:	68fa      	ldr	r2, [r7, #12]
 8001b6e:	697b      	ldr	r3, [r7, #20]
 8001b70:	4413      	add	r3, r2
 8001b72:	009b      	lsls	r3, r3, #2
 8001b74:	687a      	ldr	r2, [r7, #4]
 8001b76:	4413      	add	r3, r2
 8001b78:	68ba      	ldr	r2, [r7, #8]
 8001b7a:	601a      	str	r2, [r3, #0]
			for (j = i - gap; j >= 0 && v[j] > v[j + gap]; j -= gap){
 8001b7c:	68fa      	ldr	r2, [r7, #12]
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	1ad3      	subs	r3, r2, r3
 8001b82:	60fb      	str	r3, [r7, #12]
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	db0d      	blt.n	8001ba6 <FUNCshellsort+0x84>
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	687a      	ldr	r2, [r7, #4]
 8001b90:	4413      	add	r3, r2
 8001b92:	681a      	ldr	r2, [r3, #0]
 8001b94:	68f9      	ldr	r1, [r7, #12]
 8001b96:	697b      	ldr	r3, [r7, #20]
 8001b98:	440b      	add	r3, r1
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	6879      	ldr	r1, [r7, #4]
 8001b9e:	440b      	add	r3, r1
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	429a      	cmp	r2, r3
 8001ba4:	dcd0      	bgt.n	8001b48 <FUNCshellsort+0x26>
		for (i = gap; i < n; i++)
 8001ba6:	693b      	ldr	r3, [r7, #16]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	613b      	str	r3, [r7, #16]
 8001bac:	693a      	ldr	r2, [r7, #16]
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	dbc4      	blt.n	8001b3e <FUNCshellsort+0x1c>
	for (gap = n / 2; gap > 0; gap /= 2)
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	0fda      	lsrs	r2, r3, #31
 8001bb8:	4413      	add	r3, r2
 8001bba:	105b      	asrs	r3, r3, #1
 8001bbc:	617b      	str	r3, [r7, #20]
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	dcb9      	bgt.n	8001b38 <FUNCshellsort+0x16>
			}
}
 8001bc4:	bf00      	nop
 8001bc6:	bf00      	nop
 8001bc8:	371c      	adds	r7, #28
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd0:	4770      	bx	lr
	...

08001bd4 <FUNCi32toa>:
// i32toa: convert n to characters in s
char* FUNCi32toa(int32_t n)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
	uint8_t i;
	int32_t sign;
	if ((sign = n) < 0) // record sign
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	60bb      	str	r3, [r7, #8]
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	da02      	bge.n	8001bec <FUNCi32toa+0x18>
	n = -n; // make n positive
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	425b      	negs	r3, r3
 8001bea:	607b      	str	r3, [r7, #4]
	i = 0;
 8001bec:	2300      	movs	r3, #0
 8001bee:	73fb      	strb	r3, [r7, #15]
	do { // generate digits in reverse order
		FUNCstr[i++] = (char) (n % 10 + '0'); // get next digit
 8001bf0:	687a      	ldr	r2, [r7, #4]
 8001bf2:	4b1b      	ldr	r3, [pc, #108]	; (8001c60 <FUNCi32toa+0x8c>)
 8001bf4:	fb83 1302 	smull	r1, r3, r3, r2
 8001bf8:	1099      	asrs	r1, r3, #2
 8001bfa:	17d3      	asrs	r3, r2, #31
 8001bfc:	1ac9      	subs	r1, r1, r3
 8001bfe:	460b      	mov	r3, r1
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	440b      	add	r3, r1
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	1ad1      	subs	r1, r2, r3
 8001c08:	b2ca      	uxtb	r2, r1
 8001c0a:	7bfb      	ldrb	r3, [r7, #15]
 8001c0c:	1c59      	adds	r1, r3, #1
 8001c0e:	73f9      	strb	r1, [r7, #15]
 8001c10:	4619      	mov	r1, r3
 8001c12:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8001c16:	b2da      	uxtb	r2, r3
 8001c18:	4b12      	ldr	r3, [pc, #72]	; (8001c64 <FUNCi32toa+0x90>)
 8001c1a:	545a      	strb	r2, [r3, r1]
	}while ((n /= 10) > 0); // delete it
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	4a10      	ldr	r2, [pc, #64]	; (8001c60 <FUNCi32toa+0x8c>)
 8001c20:	fb82 1203 	smull	r1, r2, r2, r3
 8001c24:	1092      	asrs	r2, r2, #2
 8001c26:	17db      	asrs	r3, r3, #31
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	607b      	str	r3, [r7, #4]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	dcde      	bgt.n	8001bf0 <FUNCi32toa+0x1c>
	if (sign < 0)
 8001c32:	68bb      	ldr	r3, [r7, #8]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	da06      	bge.n	8001c46 <FUNCi32toa+0x72>
		FUNCstr[i++] = '-';
 8001c38:	7bfb      	ldrb	r3, [r7, #15]
 8001c3a:	1c5a      	adds	r2, r3, #1
 8001c3c:	73fa      	strb	r2, [r7, #15]
 8001c3e:	461a      	mov	r2, r3
 8001c40:	4b08      	ldr	r3, [pc, #32]	; (8001c64 <FUNCi32toa+0x90>)
 8001c42:	212d      	movs	r1, #45	; 0x2d
 8001c44:	5499      	strb	r1, [r3, r2]
	FUNCstr[i] = '\0';
 8001c46:	7bfb      	ldrb	r3, [r7, #15]
 8001c48:	4a06      	ldr	r2, [pc, #24]	; (8001c64 <FUNCi32toa+0x90>)
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 8001c4e:	4805      	ldr	r0, [pc, #20]	; (8001c64 <FUNCi32toa+0x90>)
 8001c50:	f000 fa73 	bl	800213a <Reverse>
	return FUNCstr;
 8001c54:	4b03      	ldr	r3, [pc, #12]	; (8001c64 <FUNCi32toa+0x90>)
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3710      	adds	r7, #16
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	66666667 	.word	0x66666667
 8001c64:	20000404 	.word	0x20000404

08001c68 <FUNCi16toa>:
// i16toa: convert n to characters in s
char* FUNCi16toa(int16_t n)
{
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b084      	sub	sp, #16
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	4603      	mov	r3, r0
 8001c70:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	int16_t sign;
	if ((sign = n) < 0) // record sign
 8001c72:	88fb      	ldrh	r3, [r7, #6]
 8001c74:	81bb      	strh	r3, [r7, #12]
 8001c76:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	da03      	bge.n	8001c86 <FUNCi16toa+0x1e>
		n = -n; // make n positive
 8001c7e:	88fb      	ldrh	r3, [r7, #6]
 8001c80:	425b      	negs	r3, r3
 8001c82:	b29b      	uxth	r3, r3
 8001c84:	80fb      	strh	r3, [r7, #6]
	i = 0;
 8001c86:	2300      	movs	r3, #0
 8001c88:	73fb      	strb	r3, [r7, #15]
	do { // generate digits in reverse order
		FUNCstr[i++] = (char) (n % 10 + '0'); // get next digit
 8001c8a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c8e:	4b1d      	ldr	r3, [pc, #116]	; (8001d04 <FUNCi16toa+0x9c>)
 8001c90:	fb83 1302 	smull	r1, r3, r3, r2
 8001c94:	1099      	asrs	r1, r3, #2
 8001c96:	17d3      	asrs	r3, r2, #31
 8001c98:	1ac9      	subs	r1, r1, r3
 8001c9a:	460b      	mov	r3, r1
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	440b      	add	r3, r1
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	1ad3      	subs	r3, r2, r3
 8001ca4:	b21b      	sxth	r3, r3
 8001ca6:	b2da      	uxtb	r2, r3
 8001ca8:	7bfb      	ldrb	r3, [r7, #15]
 8001caa:	1c59      	adds	r1, r3, #1
 8001cac:	73f9      	strb	r1, [r7, #15]
 8001cae:	4619      	mov	r1, r3
 8001cb0:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8001cb4:	b2da      	uxtb	r2, r3
 8001cb6:	4b14      	ldr	r3, [pc, #80]	; (8001d08 <FUNCi16toa+0xa0>)
 8001cb8:	545a      	strb	r2, [r3, r1]
	}while ((n /= 10) > 0); // delete it
 8001cba:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cbe:	4a11      	ldr	r2, [pc, #68]	; (8001d04 <FUNCi16toa+0x9c>)
 8001cc0:	fb82 1203 	smull	r1, r2, r2, r3
 8001cc4:	1092      	asrs	r2, r2, #2
 8001cc6:	17db      	asrs	r3, r3, #31
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	80fb      	strh	r3, [r7, #6]
 8001ccc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	dcda      	bgt.n	8001c8a <FUNCi16toa+0x22>
	if (sign < 0)
 8001cd4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	da06      	bge.n	8001cea <FUNCi16toa+0x82>
		FUNCstr[i++] = '-';
 8001cdc:	7bfb      	ldrb	r3, [r7, #15]
 8001cde:	1c5a      	adds	r2, r3, #1
 8001ce0:	73fa      	strb	r2, [r7, #15]
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	4b08      	ldr	r3, [pc, #32]	; (8001d08 <FUNCi16toa+0xa0>)
 8001ce6:	212d      	movs	r1, #45	; 0x2d
 8001ce8:	5499      	strb	r1, [r3, r2]
	FUNCstr[i] = '\0';
 8001cea:	7bfb      	ldrb	r3, [r7, #15]
 8001cec:	4a06      	ldr	r2, [pc, #24]	; (8001d08 <FUNCi16toa+0xa0>)
 8001cee:	2100      	movs	r1, #0
 8001cf0:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 8001cf2:	4805      	ldr	r0, [pc, #20]	; (8001d08 <FUNCi16toa+0xa0>)
 8001cf4:	f000 fa21 	bl	800213a <Reverse>
	return FUNCstr;
 8001cf8:	4b03      	ldr	r3, [pc, #12]	; (8001d08 <FUNCi16toa+0xa0>)
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3710      	adds	r7, #16
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
 8001d02:	bf00      	nop
 8001d04:	66666667 	.word	0x66666667
 8001d08:	20000404 	.word	0x20000404

08001d0c <FUNCui16toa>:
// ui16toa: convert n to characters in s
char* FUNCui16toa(uint16_t n)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	4603      	mov	r3, r0
 8001d14:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i = 0, FUNCstr[i++] = n % 10 + '0'; (n /= 10) > 0; FUNCstr[i++] = n % 10 + '0');
 8001d16:	2300      	movs	r3, #0
 8001d18:	73fb      	strb	r3, [r7, #15]
 8001d1a:	88fa      	ldrh	r2, [r7, #6]
 8001d1c:	4b1f      	ldr	r3, [pc, #124]	; (8001d9c <FUNCui16toa+0x90>)
 8001d1e:	fba3 1302 	umull	r1, r3, r3, r2
 8001d22:	08d9      	lsrs	r1, r3, #3
 8001d24:	460b      	mov	r3, r1
 8001d26:	009b      	lsls	r3, r3, #2
 8001d28:	440b      	add	r3, r1
 8001d2a:	005b      	lsls	r3, r3, #1
 8001d2c:	1ad3      	subs	r3, r2, r3
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	b2da      	uxtb	r2, r3
 8001d32:	7bfb      	ldrb	r3, [r7, #15]
 8001d34:	1c59      	adds	r1, r3, #1
 8001d36:	73f9      	strb	r1, [r7, #15]
 8001d38:	4619      	mov	r1, r3
 8001d3a:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8001d3e:	b2da      	uxtb	r2, r3
 8001d40:	4b17      	ldr	r3, [pc, #92]	; (8001da0 <FUNCui16toa+0x94>)
 8001d42:	545a      	strb	r2, [r3, r1]
 8001d44:	e014      	b.n	8001d70 <FUNCui16toa+0x64>
 8001d46:	88fa      	ldrh	r2, [r7, #6]
 8001d48:	4b14      	ldr	r3, [pc, #80]	; (8001d9c <FUNCui16toa+0x90>)
 8001d4a:	fba3 1302 	umull	r1, r3, r3, r2
 8001d4e:	08d9      	lsrs	r1, r3, #3
 8001d50:	460b      	mov	r3, r1
 8001d52:	009b      	lsls	r3, r3, #2
 8001d54:	440b      	add	r3, r1
 8001d56:	005b      	lsls	r3, r3, #1
 8001d58:	1ad3      	subs	r3, r2, r3
 8001d5a:	b29b      	uxth	r3, r3
 8001d5c:	b2da      	uxtb	r2, r3
 8001d5e:	7bfb      	ldrb	r3, [r7, #15]
 8001d60:	1c59      	adds	r1, r3, #1
 8001d62:	73f9      	strb	r1, [r7, #15]
 8001d64:	4619      	mov	r1, r3
 8001d66:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8001d6a:	b2da      	uxtb	r2, r3
 8001d6c:	4b0c      	ldr	r3, [pc, #48]	; (8001da0 <FUNCui16toa+0x94>)
 8001d6e:	545a      	strb	r2, [r3, r1]
 8001d70:	88fb      	ldrh	r3, [r7, #6]
 8001d72:	4a0a      	ldr	r2, [pc, #40]	; (8001d9c <FUNCui16toa+0x90>)
 8001d74:	fba2 2303 	umull	r2, r3, r2, r3
 8001d78:	08db      	lsrs	r3, r3, #3
 8001d7a:	80fb      	strh	r3, [r7, #6]
 8001d7c:	88fb      	ldrh	r3, [r7, #6]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d1e1      	bne.n	8001d46 <FUNCui16toa+0x3a>
	FUNCstr[i] = '\0';
 8001d82:	7bfb      	ldrb	r3, [r7, #15]
 8001d84:	4a06      	ldr	r2, [pc, #24]	; (8001da0 <FUNCui16toa+0x94>)
 8001d86:	2100      	movs	r1, #0
 8001d88:	54d1      	strb	r1, [r2, r3]
	Reverse(FUNCstr);
 8001d8a:	4805      	ldr	r0, [pc, #20]	; (8001da0 <FUNCui16toa+0x94>)
 8001d8c:	f000 f9d5 	bl	800213a <Reverse>
	return FUNCstr;
 8001d90:	4b03      	ldr	r3, [pc, #12]	; (8001da0 <FUNCui16toa+0x94>)
}
 8001d92:	4618      	mov	r0, r3
 8001d94:	3710      	adds	r7, #16
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	cccccccd 	.word	0xcccccccd
 8001da0:	20000404 	.word	0x20000404

08001da4 <FUNCtrim>:
// trim: remove trailing blanks, tabs, newlines
int FUNCtrim(char s[])
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b084      	sub	sp, #16
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
	int n;
	for (n = StringLength(s) - 1; n >= 0; n--)
 8001dac:	6878      	ldr	r0, [r7, #4]
 8001dae:	f000 f9ad 	bl	800210c <StringLength>
 8001db2:	4603      	mov	r3, r0
 8001db4:	3b01      	subs	r3, #1
 8001db6:	60fb      	str	r3, [r7, #12]
 8001db8:	e014      	b.n	8001de4 <FUNCtrim+0x40>
		if (s[n] != ' ' && s[n] != '\t' && s[n] != '\n')
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	687a      	ldr	r2, [r7, #4]
 8001dbe:	4413      	add	r3, r2
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	2b20      	cmp	r3, #32
 8001dc4:	d00b      	beq.n	8001dde <FUNCtrim+0x3a>
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	687a      	ldr	r2, [r7, #4]
 8001dca:	4413      	add	r3, r2
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	2b09      	cmp	r3, #9
 8001dd0:	d005      	beq.n	8001dde <FUNCtrim+0x3a>
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	687a      	ldr	r2, [r7, #4]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	2b0a      	cmp	r3, #10
 8001ddc:	d106      	bne.n	8001dec <FUNCtrim+0x48>
	for (n = StringLength(s) - 1; n >= 0; n--)
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	3b01      	subs	r3, #1
 8001de2:	60fb      	str	r3, [r7, #12]
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	dae7      	bge.n	8001dba <FUNCtrim+0x16>
 8001dea:	e000      	b.n	8001dee <FUNCtrim+0x4a>
			break;
 8001dec:	bf00      	nop
	s[n + 1] = '\0';
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	3301      	adds	r3, #1
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	4413      	add	r3, r2
 8001df6:	2200      	movs	r2, #0
 8001df8:	701a      	strb	r2, [r3, #0]
	return n;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}

08001e04 <FUNCpmax>:
// larger number of two
int FUNCpmax(int a1, int a2)
{
 8001e04:	b480      	push	{r7}
 8001e06:	b085      	sub	sp, #20
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	6039      	str	r1, [r7, #0]
	int biggest;
	if(a1 > a2){
 8001e0e:	687a      	ldr	r2, [r7, #4]
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	429a      	cmp	r2, r3
 8001e14:	dd02      	ble.n	8001e1c <FUNCpmax+0x18>
		biggest = a1;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	60fb      	str	r3, [r7, #12]
 8001e1a:	e001      	b.n	8001e20 <FUNCpmax+0x1c>
	}else{
		biggest = a2;
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	60fb      	str	r3, [r7, #12]
	}
	return biggest;
 8001e20:	68fb      	ldr	r3, [r7, #12]
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3714      	adds	r7, #20
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr

08001e2e <FUNCgcd>:
// common divisor
int FUNCgcd (int u, int v)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	b085      	sub	sp, #20
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
 8001e36:	6039      	str	r1, [r7, #0]
	int temp;
	while ( v != 0 ) {
 8001e38:	e00c      	b.n	8001e54 <FUNCgcd+0x26>
		temp = u % v;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	683a      	ldr	r2, [r7, #0]
 8001e3e:	fb93 f2f2 	sdiv	r2, r3, r2
 8001e42:	6839      	ldr	r1, [r7, #0]
 8001e44:	fb01 f202 	mul.w	r2, r1, r2
 8001e48:	1a9b      	subs	r3, r3, r2
 8001e4a:	60fb      	str	r3, [r7, #12]
		u = v;
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	607b      	str	r3, [r7, #4]
		v = temp;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	603b      	str	r3, [r7, #0]
	while ( v != 0 ) {
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d1ef      	bne.n	8001e3a <FUNCgcd+0xc>
	}
	return u;
 8001e5a:	687b      	ldr	r3, [r7, #4]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <FUNCstrToInt>:
// Function to convert a string to an integer
int FUNCstrToInt (const char string[])
{
 8001e68:	b480      	push	{r7}
 8001e6a:	b087      	sub	sp, #28
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	6078      	str	r0, [r7, #4]
	int i, intValue, result = 0;
 8001e70:	2300      	movs	r3, #0
 8001e72:	613b      	str	r3, [r7, #16]
	for ( i = 0; string[i] >= '0' && string[i] <= '9'; ++i ){
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]
 8001e78:	e011      	b.n	8001e9e <FUNCstrToInt+0x36>
		intValue = string[i] - '0';
 8001e7a:	697b      	ldr	r3, [r7, #20]
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	4413      	add	r3, r2
 8001e80:	781b      	ldrb	r3, [r3, #0]
 8001e82:	3b30      	subs	r3, #48	; 0x30
 8001e84:	60fb      	str	r3, [r7, #12]
		result = result * 10 + intValue;
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	4613      	mov	r3, r2
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	4413      	add	r3, r2
 8001e8e:	005b      	lsls	r3, r3, #1
 8001e90:	461a      	mov	r2, r3
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	4413      	add	r3, r2
 8001e96:	613b      	str	r3, [r7, #16]
	for ( i = 0; string[i] >= '0' && string[i] <= '9'; ++i ){
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	617b      	str	r3, [r7, #20]
 8001e9e:	697b      	ldr	r3, [r7, #20]
 8001ea0:	687a      	ldr	r2, [r7, #4]
 8001ea2:	4413      	add	r3, r2
 8001ea4:	781b      	ldrb	r3, [r3, #0]
 8001ea6:	2b2f      	cmp	r3, #47	; 0x2f
 8001ea8:	d905      	bls.n	8001eb6 <FUNCstrToInt+0x4e>
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	687a      	ldr	r2, [r7, #4]
 8001eae:	4413      	add	r3, r2
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	2b39      	cmp	r3, #57	; 0x39
 8001eb4:	d9e1      	bls.n	8001e7a <FUNCstrToInt+0x12>
	}
	return result;
 8001eb6:	693b      	ldr	r3, [r7, #16]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	371c      	adds	r7, #28
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec2:	4770      	bx	lr

08001ec4 <FUNCfilter>:
// filter
uint8_t FUNCfilter(uint8_t mask, uint8_t data)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	4603      	mov	r3, r0
 8001ecc:	460a      	mov	r2, r1
 8001ece:	71fb      	strb	r3, [r7, #7]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	71bb      	strb	r3, [r7, #6]
	return mask & data;
 8001ed4:	79fa      	ldrb	r2, [r7, #7]
 8001ed6:	79bb      	ldrb	r3, [r7, #6]
 8001ed8:	4013      	ands	r3, r2
 8001eda:	b2db      	uxtb	r3, r3
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <FUNCticks>:
// ticks
unsigned int FUNCticks(unsigned int num)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
	unsigned int count;
	for(count = 0; count < num; count++) ;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	60fb      	str	r3, [r7, #12]
 8001ef4:	e002      	b.n	8001efc <FUNCticks+0x14>
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	3301      	adds	r3, #1
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	68fa      	ldr	r2, [r7, #12]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d3f8      	bcc.n	8001ef6 <FUNCticks+0xe>
	return count;
 8001f04:	68fb      	ldr	r3, [r7, #12]
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3714      	adds	r7, #20
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr

08001f12 <FUNCtwocomptoint8bit>:
// Two's Complement function
int FUNCtwocomptoint8bit(int twoscomp){
 8001f12:	b480      	push	{r7}
 8001f14:	b085      	sub	sp, #20
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
  
  int value;
	//Let's see if the byte is negative
  if (twoscomp & 0x80){
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d00a      	beq.n	8001f3a <FUNCtwocomptoint8bit+0x28>
    //Invert
    twoscomp = ~twoscomp + 1;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	425b      	negs	r3, r3
 8001f28:	607b      	str	r3, [r7, #4]
		twoscomp = (twoscomp & 0xFF);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	607b      	str	r3, [r7, #4]
    //Cast as int and multiply by negative one
    value = (int)(twoscomp) * (-1);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	425b      	negs	r3, r3
 8001f34:	60fb      	str	r3, [r7, #12]
    return value;
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	e006      	b.n	8001f48 <FUNCtwocomptoint8bit+0x36>
  }else{
    //Byte is non-negative, therefore convert to decimal and display
    //Make sure we are never over 1279
    twoscomp = (twoscomp & 0x7F);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f40:	607b      	str	r3, [r7, #4]
    //Cast as int and return
    value = (int)(twoscomp);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	60fb      	str	r3, [r7, #12]
    return value;
 8001f46:	68fb      	ldr	r3, [r7, #12]
  }
}
 8001f48:	4618      	mov	r0, r3
 8001f4a:	3714      	adds	r7, #20
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <FUNCtwocomptoint10bit>:
// Two's Complement function, shifts 10 bit binary to signed integers (-512 to 512)
int FUNCtwocomptoint10bit(int twoscomp){
 8001f54:	b480      	push	{r7}
 8001f56:	b085      	sub	sp, #20
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
	int value;
  //Let's see if the byte is negative
  if (twoscomp & 0x200){
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d00b      	beq.n	8001f7e <FUNCtwocomptoint10bit+0x2a>
    //Invert
    twoscomp = ~twoscomp + 1;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	425b      	negs	r3, r3
 8001f6a:	607b      	str	r3, [r7, #4]
    twoscomp = (twoscomp & 0x3FF);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001f72:	607b      	str	r3, [r7, #4]
    //Cast as int and multiply by negative one
    value = (int)(twoscomp) * (-1);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	425b      	negs	r3, r3
 8001f78:	60fb      	str	r3, [r7, #12]
    return value;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	e006      	b.n	8001f8c <FUNCtwocomptoint10bit+0x38>
  }else{
    //Serial.println("We entered the positive loop");
    //Byte is non-negative, therefore convert to decimal and display
    twoscomp = (twoscomp & 0x1FF);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f84:	607b      	str	r3, [r7, #4]
    //Cast as int and return
    //Serial.println(twoscomp);
    value = (int)(twoscomp);
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	60fb      	str	r3, [r7, #12]
    return value;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
  }
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3714      	adds	r7, #20
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <FUNCtwocomptointnbit>:
// Two's Complement function, nbits
int FUNCtwocomptointnbit(int twoscomp, uint8_t nbits){
 8001f98:	b480      	push	{r7}
 8001f9a:	b085      	sub	sp, #20
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	70fb      	strb	r3, [r7, #3]
  unsigned int signmask;
  unsigned int mask;
  signmask = (1 << (nbits - 1));
 8001fa4:	78fb      	ldrb	r3, [r7, #3]
 8001fa6:	3b01      	subs	r3, #1
 8001fa8:	2201      	movs	r2, #1
 8001faa:	fa02 f303 	lsl.w	r3, r2, r3
 8001fae:	60fb      	str	r3, [r7, #12]
  mask = signmask - 1;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	60bb      	str	r3, [r7, #8]
  //Let's see if the number is negative
  if ((unsigned int) twoscomp & signmask){
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	4013      	ands	r3, r2
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d008      	beq.n	8001fd2 <FUNCtwocomptointnbit+0x3a>
	twoscomp &= mask;
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	68bb      	ldr	r3, [r7, #8]
 8001fc4:	4013      	ands	r3, r2
 8001fc6:	607b      	str	r3, [r7, #4]
    twoscomp -= signmask;
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	607b      	str	r3, [r7, #4]
 8001fd0:	e003      	b.n	8001fda <FUNCtwocomptointnbit+0x42>
  }else{
	  twoscomp &= mask;
 8001fd2:	687a      	ldr	r2, [r7, #4]
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	607b      	str	r3, [r7, #4]
  }
  return twoscomp;
 8001fda:	687b      	ldr	r3, [r7, #4]
}
 8001fdc:	4618      	mov	r0, r3
 8001fde:	3714      	adds	r7, #20
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr

08001fe8 <FUNCdec2bcd>:
// Convert Decimal to Binary Coded Decimal (BCD)
char FUNCdec2bcd(char num)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	71fb      	strb	r3, [r7, #7]
	return ((num / 10 * 16) + (num % 10));
 8001ff2:	79fb      	ldrb	r3, [r7, #7]
 8001ff4:	4a0c      	ldr	r2, [pc, #48]	; (8002028 <FUNCdec2bcd+0x40>)
 8001ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8001ffa:	08db      	lsrs	r3, r3, #3
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	011b      	lsls	r3, r3, #4
 8002000:	b2d8      	uxtb	r0, r3
 8002002:	79fa      	ldrb	r2, [r7, #7]
 8002004:	4b08      	ldr	r3, [pc, #32]	; (8002028 <FUNCdec2bcd+0x40>)
 8002006:	fba3 1302 	umull	r1, r3, r3, r2
 800200a:	08d9      	lsrs	r1, r3, #3
 800200c:	460b      	mov	r3, r1
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	440b      	add	r3, r1
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	1ad3      	subs	r3, r2, r3
 8002016:	b2db      	uxtb	r3, r3
 8002018:	4403      	add	r3, r0
 800201a:	b2db      	uxtb	r3, r3
}
 800201c:	4618      	mov	r0, r3
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr
 8002028:	cccccccd 	.word	0xcccccccd

0800202c <FUNCbcd2dec>:
// Convert Binary Coded Decimal (BCD) to Decimal
char FUNCbcd2dec(char num)
{
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	4603      	mov	r3, r0
 8002034:	71fb      	strb	r3, [r7, #7]
	return ((num / 16 * 10) + (num % 16));
 8002036:	79fb      	ldrb	r3, [r7, #7]
 8002038:	091b      	lsrs	r3, r3, #4
 800203a:	b2db      	uxtb	r3, r3
 800203c:	461a      	mov	r2, r3
 800203e:	0092      	lsls	r2, r2, #2
 8002040:	4413      	add	r3, r2
 8002042:	005b      	lsls	r3, r3, #1
 8002044:	b2da      	uxtb	r2, r3
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	f003 030f 	and.w	r3, r3, #15
 800204c:	b2db      	uxtb	r3, r3
 800204e:	4413      	add	r3, r2
 8002050:	b2db      	uxtb	r3, r3
}
 8002052:	4618      	mov	r0, r3
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
	...

08002060 <FUNCresizestr>:
char* FUNCresizestr(char *string, int size)
{
 8002060:	b480      	push	{r7}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
	int i;
	FUNCstr[size] = '\0';
 800206a:	4a19      	ldr	r2, [pc, #100]	; (80020d0 <FUNCresizestr+0x70>)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	4413      	add	r3, r2
 8002070:	2200      	movs	r2, #0
 8002072:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < size; i++){
 8002074:	2300      	movs	r3, #0
 8002076:	60fb      	str	r3, [r7, #12]
 8002078:	e01f      	b.n	80020ba <FUNCresizestr+0x5a>
		if(*(string + i) == '\0'){
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	4413      	add	r3, r2
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d10d      	bne.n	80020a2 <FUNCresizestr+0x42>
			for(; i < size; i++){
 8002086:	e007      	b.n	8002098 <FUNCresizestr+0x38>
				FUNCstr[i] = ' ';
 8002088:	4a11      	ldr	r2, [pc, #68]	; (80020d0 <FUNCresizestr+0x70>)
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	4413      	add	r3, r2
 800208e:	2220      	movs	r2, #32
 8002090:	701a      	strb	r2, [r3, #0]
			for(; i < size; i++){
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	3301      	adds	r3, #1
 8002096:	60fb      	str	r3, [r7, #12]
 8002098:	68fa      	ldr	r2, [r7, #12]
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	429a      	cmp	r2, r3
 800209e:	dbf3      	blt.n	8002088 <FUNCresizestr+0x28>
			}
			break;
 80020a0:	e00f      	b.n	80020c2 <FUNCresizestr+0x62>
		}
		FUNCstr[i] = *(string + i);
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	4413      	add	r3, r2
 80020a8:	7819      	ldrb	r1, [r3, #0]
 80020aa:	4a09      	ldr	r2, [pc, #36]	; (80020d0 <FUNCresizestr+0x70>)
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	4413      	add	r3, r2
 80020b0:	460a      	mov	r2, r1
 80020b2:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < size; i++){
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	3301      	adds	r3, #1
 80020b8:	60fb      	str	r3, [r7, #12]
 80020ba:	68fa      	ldr	r2, [r7, #12]
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	429a      	cmp	r2, r3
 80020c0:	dbdb      	blt.n	800207a <FUNCresizestr+0x1a>
	}
	return FUNCstr;
 80020c2:	4b03      	ldr	r3, [pc, #12]	; (80020d0 <FUNCresizestr+0x70>)
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3714      	adds	r7, #20
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr
 80020d0:	20000404 	.word	0x20000404

080020d4 <FUNCtrimmer>:
long FUNCtrimmer(long x, long in_min, long in_max, long out_min, long out_max)
/***
same as arduino map function.
***/
{
 80020d4:	b480      	push	{r7}
 80020d6:	b085      	sub	sp, #20
 80020d8:	af00      	add	r7, sp, #0
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	607a      	str	r2, [r7, #4]
 80020e0:	603b      	str	r3, [r7, #0]
	return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80020e2:	68fa      	ldr	r2, [r7, #12]
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	1ad3      	subs	r3, r2, r3
 80020e8:	69b9      	ldr	r1, [r7, #24]
 80020ea:	683a      	ldr	r2, [r7, #0]
 80020ec:	1a8a      	subs	r2, r1, r2
 80020ee:	fb03 f202 	mul.w	r2, r3, r2
 80020f2:	6879      	ldr	r1, [r7, #4]
 80020f4:	68bb      	ldr	r3, [r7, #8]
 80020f6:	1acb      	subs	r3, r1, r3
 80020f8:	fb92 f2f3 	sdiv	r2, r2, r3
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	4413      	add	r3, r2
}
 8002100:	4618      	mov	r0, r3
 8002102:	3714      	adds	r7, #20
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr

0800210c <StringLength>:
// Function to count the number of characters in a string
int StringLength (const char string[])
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
	int count;
	for (count = 0; string[count] != '\0'; count++ ) ;
 8002114:	2300      	movs	r3, #0
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	e002      	b.n	8002120 <StringLength+0x14>
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	3301      	adds	r3, #1
 800211e:	60fb      	str	r3, [r7, #12]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	687a      	ldr	r2, [r7, #4]
 8002124:	4413      	add	r3, r2
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d1f6      	bne.n	800211a <StringLength+0xe>
	return count;
 800212c:	68fb      	ldr	r3, [r7, #12]
}
 800212e:	4618      	mov	r0, r3
 8002130:	3714      	adds	r7, #20
 8002132:	46bd      	mov	sp, r7
 8002134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002138:	4770      	bx	lr

0800213a <Reverse>:
// reverse: reverse string s in place
void Reverse(char s[])
{
 800213a:	b580      	push	{r7, lr}
 800213c:	b086      	sub	sp, #24
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
	char c;
	int i, j;
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8002142:	2300      	movs	r3, #0
 8002144:	617b      	str	r3, [r7, #20]
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f7ff ffe0 	bl	800210c <StringLength>
 800214c:	4603      	mov	r3, r0
 800214e:	3b01      	subs	r3, #1
 8002150:	613b      	str	r3, [r7, #16]
 8002152:	e017      	b.n	8002184 <Reverse+0x4a>
		c = s[i];
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	4413      	add	r3, r2
 800215a:	781b      	ldrb	r3, [r3, #0]
 800215c:	73fb      	strb	r3, [r7, #15]
		s[i] = s[j];
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	687a      	ldr	r2, [r7, #4]
 8002162:	441a      	add	r2, r3
 8002164:	697b      	ldr	r3, [r7, #20]
 8002166:	6879      	ldr	r1, [r7, #4]
 8002168:	440b      	add	r3, r1
 800216a:	7812      	ldrb	r2, [r2, #0]
 800216c:	701a      	strb	r2, [r3, #0]
		s[j] = c;
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	4413      	add	r3, r2
 8002174:	7bfa      	ldrb	r2, [r7, #15]
 8002176:	701a      	strb	r2, [r3, #0]
	for (i = 0, j = StringLength(s) - 1; i < j; i++, j--){
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	3301      	adds	r3, #1
 800217c:	617b      	str	r3, [r7, #20]
 800217e:	693b      	ldr	r3, [r7, #16]
 8002180:	3b01      	subs	r3, #1
 8002182:	613b      	str	r3, [r7, #16]
 8002184:	697a      	ldr	r2, [r7, #20]
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	429a      	cmp	r2, r3
 800218a:	dbe3      	blt.n	8002154 <Reverse+0x1a>
	}
}
 800218c:	bf00      	nop
 800218e:	bf00      	nop
 8002190:	3718      	adds	r7, #24
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}

08002196 <FUNCbcd2bin>:
unsigned char FUNCbcd2bin(unsigned char val)
{
 8002196:	b480      	push	{r7}
 8002198:	b083      	sub	sp, #12
 800219a:	af00      	add	r7, sp, #0
 800219c:	4603      	mov	r3, r0
 800219e:	71fb      	strb	r3, [r7, #7]
	return (val & 0x0f) + (val >> 4) * 10;
 80021a0:	79fb      	ldrb	r3, [r7, #7]
 80021a2:	f003 030f 	and.w	r3, r3, #15
 80021a6:	b2da      	uxtb	r2, r3
 80021a8:	79fb      	ldrb	r3, [r7, #7]
 80021aa:	091b      	lsrs	r3, r3, #4
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	4619      	mov	r1, r3
 80021b0:	0089      	lsls	r1, r1, #2
 80021b2:	440b      	add	r3, r1
 80021b4:	005b      	lsls	r3, r3, #1
 80021b6:	b2db      	uxtb	r3, r3
 80021b8:	4413      	add	r3, r2
 80021ba:	b2db      	uxtb	r3, r3
}
 80021bc:	4618      	mov	r0, r3
 80021be:	370c      	adds	r7, #12
 80021c0:	46bd      	mov	sp, r7
 80021c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c6:	4770      	bx	lr

080021c8 <FUNCbin2bcd>:
unsigned char FUNCbin2bcd(unsigned int val)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
	return (unsigned char)(((val / 10) << 4) + val % 10);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	4a0d      	ldr	r2, [pc, #52]	; (8002208 <FUNCbin2bcd+0x40>)
 80021d4:	fba2 2303 	umull	r2, r3, r2, r3
 80021d8:	08db      	lsrs	r3, r3, #3
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	011b      	lsls	r3, r3, #4
 80021de:	b2d8      	uxtb	r0, r3
 80021e0:	6879      	ldr	r1, [r7, #4]
 80021e2:	4b09      	ldr	r3, [pc, #36]	; (8002208 <FUNCbin2bcd+0x40>)
 80021e4:	fba3 2301 	umull	r2, r3, r3, r1
 80021e8:	08da      	lsrs	r2, r3, #3
 80021ea:	4613      	mov	r3, r2
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	4413      	add	r3, r2
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	1aca      	subs	r2, r1, r3
 80021f4:	b2d3      	uxtb	r3, r2
 80021f6:	4403      	add	r3, r0
 80021f8:	b2db      	uxtb	r3, r3
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002204:	4770      	bx	lr
 8002206:	bf00      	nop
 8002208:	cccccccd 	.word	0xcccccccd

0800220c <FUNCgcd1>:
long FUNCgcd1(long a, long b)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b084      	sub	sp, #16
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
	long r;
	if (a < b)
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	429a      	cmp	r2, r3
 800221c:	da05      	bge.n	800222a <FUNCgcd1+0x1e>
		FUNCswap(&a, &b);
 800221e:	463a      	mov	r2, r7
 8002220:	1d3b      	adds	r3, r7, #4
 8002222:	4611      	mov	r1, r2
 8002224:	4618      	mov	r0, r3
 8002226:	f7ff fc19 	bl	8001a5c <FUNCswap>
	if (!b){
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	2b00      	cmp	r3, #0
 800222e:	d10f      	bne.n	8002250 <FUNCgcd1+0x44>
		while ((r = a % b) != 0) {
 8002230:	e003      	b.n	800223a <FUNCgcd1+0x2e>
			a = b;
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	607b      	str	r3, [r7, #4]
			b = r;
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	603b      	str	r3, [r7, #0]
		while ((r = a % b) != 0) {
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	683a      	ldr	r2, [r7, #0]
 800223e:	fb93 f1f2 	sdiv	r1, r3, r2
 8002242:	fb01 f202 	mul.w	r2, r1, r2
 8002246:	1a9b      	subs	r3, r3, r2
 8002248:	60fb      	str	r3, [r7, #12]
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	2b00      	cmp	r3, #0
 800224e:	d1f0      	bne.n	8002232 <FUNCgcd1+0x26>
		}
	}	
	return b;
 8002250:	683b      	ldr	r3, [r7, #0]
}
 8002252:	4618      	mov	r0, r3
 8002254:	3710      	adds	r7, #16
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <FUNCpincheck>:
uint8_t FUNCpincheck(uint8_t port, uint8_t pin)
{
 800225a:	b480      	push	{r7}
 800225c:	b085      	sub	sp, #20
 800225e:	af00      	add	r7, sp, #0
 8002260:	4603      	mov	r3, r0
 8002262:	460a      	mov	r2, r1
 8002264:	71fb      	strb	r3, [r7, #7]
 8002266:	4613      	mov	r3, r2
 8002268:	71bb      	strb	r3, [r7, #6]
	uint8_t lh;
	if(port & (1 << pin))
 800226a:	79fa      	ldrb	r2, [r7, #7]
 800226c:	79bb      	ldrb	r3, [r7, #6]
 800226e:	fa42 f303 	asr.w	r3, r2, r3
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	2b00      	cmp	r3, #0
 8002278:	d002      	beq.n	8002280 <FUNCpincheck+0x26>
		lh = 1;
 800227a:	2301      	movs	r3, #1
 800227c:	73fb      	strb	r3, [r7, #15]
 800227e:	e001      	b.n	8002284 <FUNCpincheck+0x2a>
	else
		lh = 0;
 8002280:	2300      	movs	r3, #0
 8002282:	73fb      	strb	r3, [r7, #15]
	return lh;
 8002284:	7bfb      	ldrb	r3, [r7, #15]
}
 8002286:	4618      	mov	r0, r3
 8002288:	3714      	adds	r7, #20
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
	...

08002294 <FUNCprint_binary>:
char* FUNCprint_binary(unsigned int n_bits, unsigned int number)
{
 8002294:	b480      	push	{r7}
 8002296:	b085      	sub	sp, #20
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
	unsigned int i, c;
	for(i = (1 << (n_bits - 1)), c = 0; i; i >>= 1, c++)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	3b01      	subs	r3, #1
 80022a2:	2201      	movs	r2, #1
 80022a4:	fa02 f303 	lsl.w	r3, r2, r3
 80022a8:	60fb      	str	r3, [r7, #12]
 80022aa:	2300      	movs	r3, #0
 80022ac:	60bb      	str	r3, [r7, #8]
 80022ae:	e015      	b.n	80022dc <FUNCprint_binary+0x48>
		(number & i) ? (FUNCstr[c] = '1') : (FUNCstr[c] = '0');
 80022b0:	683a      	ldr	r2, [r7, #0]
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	4013      	ands	r3, r2
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d005      	beq.n	80022c6 <FUNCprint_binary+0x32>
 80022ba:	4a10      	ldr	r2, [pc, #64]	; (80022fc <FUNCprint_binary+0x68>)
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	4413      	add	r3, r2
 80022c0:	2231      	movs	r2, #49	; 0x31
 80022c2:	701a      	strb	r2, [r3, #0]
 80022c4:	e004      	b.n	80022d0 <FUNCprint_binary+0x3c>
 80022c6:	4a0d      	ldr	r2, [pc, #52]	; (80022fc <FUNCprint_binary+0x68>)
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	4413      	add	r3, r2
 80022cc:	2230      	movs	r2, #48	; 0x30
 80022ce:	701a      	strb	r2, [r3, #0]
	for(i = (1 << (n_bits - 1)), c = 0; i; i >>= 1, c++)
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	085b      	lsrs	r3, r3, #1
 80022d4:	60fb      	str	r3, [r7, #12]
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	3301      	adds	r3, #1
 80022da:	60bb      	str	r3, [r7, #8]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d1e6      	bne.n	80022b0 <FUNCprint_binary+0x1c>
	FUNCstr[c] = '\0';
 80022e2:	4a06      	ldr	r2, [pc, #24]	; (80022fc <FUNCprint_binary+0x68>)
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	4413      	add	r3, r2
 80022e8:	2200      	movs	r2, #0
 80022ea:	701a      	strb	r2, [r3, #0]
	return FUNCstr;
 80022ec:	4b03      	ldr	r3, [pc, #12]	; (80022fc <FUNCprint_binary+0x68>)
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3714      	adds	r7, #20
 80022f2:	46bd      	mov	sp, r7
 80022f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop
 80022fc:	20000404 	.word	0x20000404

08002300 <FUNCintinvstr>:
{
	return (uint8_t)((((bin) / 10) << 4) + ((bin) % 10));
}
/***intinvstr***/
uint8_t FUNCintinvstr(int32_t num, char* res, uint8_t n_digit)
{
 8002300:	b480      	push	{r7}
 8002302:	b087      	sub	sp, #28
 8002304:	af00      	add	r7, sp, #0
 8002306:	60f8      	str	r0, [r7, #12]
 8002308:	60b9      	str	r1, [r7, #8]
 800230a:	4613      	mov	r3, r2
 800230c:	71fb      	strb	r3, [r7, #7]
	uint8_t k = 0;
 800230e:	2300      	movs	r3, #0
 8002310:	75fb      	strb	r3, [r7, #23]
	for(res[k++] = (char)((num % 10) + '0'); (num /= 10) > 0 ; res[k++] = (char)((num % 10) + '0'));
 8002312:	68fa      	ldr	r2, [r7, #12]
 8002314:	4b27      	ldr	r3, [pc, #156]	; (80023b4 <FUNCintinvstr+0xb4>)
 8002316:	fb83 1302 	smull	r1, r3, r3, r2
 800231a:	1099      	asrs	r1, r3, #2
 800231c:	17d3      	asrs	r3, r2, #31
 800231e:	1ac9      	subs	r1, r1, r3
 8002320:	460b      	mov	r3, r1
 8002322:	009b      	lsls	r3, r3, #2
 8002324:	440b      	add	r3, r1
 8002326:	005b      	lsls	r3, r3, #1
 8002328:	1ad1      	subs	r1, r2, r3
 800232a:	b2ca      	uxtb	r2, r1
 800232c:	7dfb      	ldrb	r3, [r7, #23]
 800232e:	1c59      	adds	r1, r3, #1
 8002330:	75f9      	strb	r1, [r7, #23]
 8002332:	4619      	mov	r1, r3
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	440b      	add	r3, r1
 8002338:	3230      	adds	r2, #48	; 0x30
 800233a:	b2d2      	uxtb	r2, r2
 800233c:	701a      	strb	r2, [r3, #0]
 800233e:	e015      	b.n	800236c <FUNCintinvstr+0x6c>
 8002340:	68fa      	ldr	r2, [r7, #12]
 8002342:	4b1c      	ldr	r3, [pc, #112]	; (80023b4 <FUNCintinvstr+0xb4>)
 8002344:	fb83 1302 	smull	r1, r3, r3, r2
 8002348:	1099      	asrs	r1, r3, #2
 800234a:	17d3      	asrs	r3, r2, #31
 800234c:	1ac9      	subs	r1, r1, r3
 800234e:	460b      	mov	r3, r1
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	440b      	add	r3, r1
 8002354:	005b      	lsls	r3, r3, #1
 8002356:	1ad1      	subs	r1, r2, r3
 8002358:	b2ca      	uxtb	r2, r1
 800235a:	7dfb      	ldrb	r3, [r7, #23]
 800235c:	1c59      	adds	r1, r3, #1
 800235e:	75f9      	strb	r1, [r7, #23]
 8002360:	4619      	mov	r1, r3
 8002362:	68bb      	ldr	r3, [r7, #8]
 8002364:	440b      	add	r3, r1
 8002366:	3230      	adds	r2, #48	; 0x30
 8002368:	b2d2      	uxtb	r2, r2
 800236a:	701a      	strb	r2, [r3, #0]
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	4a11      	ldr	r2, [pc, #68]	; (80023b4 <FUNCintinvstr+0xb4>)
 8002370:	fb82 1203 	smull	r1, r2, r2, r3
 8002374:	1092      	asrs	r2, r2, #2
 8002376:	17db      	asrs	r3, r3, #31
 8002378:	1ad3      	subs	r3, r2, r3
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	2b00      	cmp	r3, #0
 8002380:	dcde      	bgt.n	8002340 <FUNCintinvstr+0x40>
	for( ; k < n_digit ; res[k++] = '0');
 8002382:	e007      	b.n	8002394 <FUNCintinvstr+0x94>
 8002384:	7dfb      	ldrb	r3, [r7, #23]
 8002386:	1c5a      	adds	r2, r3, #1
 8002388:	75fa      	strb	r2, [r7, #23]
 800238a:	461a      	mov	r2, r3
 800238c:	68bb      	ldr	r3, [r7, #8]
 800238e:	4413      	add	r3, r2
 8002390:	2230      	movs	r2, #48	; 0x30
 8002392:	701a      	strb	r2, [r3, #0]
 8002394:	7dfa      	ldrb	r2, [r7, #23]
 8002396:	79fb      	ldrb	r3, [r7, #7]
 8002398:	429a      	cmp	r2, r3
 800239a:	d3f3      	bcc.n	8002384 <FUNCintinvstr+0x84>
	res[k] = '\0';
 800239c:	7dfb      	ldrb	r3, [r7, #23]
 800239e:	68ba      	ldr	r2, [r7, #8]
 80023a0:	4413      	add	r3, r2
 80023a2:	2200      	movs	r2, #0
 80023a4:	701a      	strb	r2, [r3, #0]
	return k;
 80023a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80023a8:	4618      	mov	r0, r3
 80023aa:	371c      	adds	r7, #28
 80023ac:	46bd      	mov	sp, r7
 80023ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b2:	4770      	bx	lr
 80023b4:	66666667 	.word	0x66666667

080023b8 <FUNCftoa>:
/***/
/***ftoa***/
char* FUNCftoa(double num, char* res, uint8_t afterpoint)
{
 80023b8:	b5b0      	push	{r4, r5, r7, lr}
 80023ba:	b08a      	sub	sp, #40	; 0x28
 80023bc:	af00      	add	r7, sp, #0
 80023be:	ed87 0b02 	vstr	d0, [r7, #8]
 80023c2:	6078      	str	r0, [r7, #4]
 80023c4:	460b      	mov	r3, r1
 80023c6:	70fb      	strb	r3, [r7, #3]
	uint32_t ipart;
	double n, fpart;
	uint8_t k = 0;
 80023c8:	2300      	movs	r3, #0
 80023ca:	77fb      	strb	r3, [r7, #31]
	int8_t sign;
	if (num < 0){
 80023cc:	f04f 0200 	mov.w	r2, #0
 80023d0:	f04f 0300 	mov.w	r3, #0
 80023d4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80023d8:	f7fe fba0 	bl	8000b1c <__aeabi_dcmplt>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d008      	beq.n	80023f4 <FUNCftoa+0x3c>
		n = -num; sign = -1;
 80023e2:	68bc      	ldr	r4, [r7, #8]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80023ea:	e9c7 4508 	strd	r4, r5, [r7, #32]
 80023ee:	23ff      	movs	r3, #255	; 0xff
 80023f0:	77bb      	strb	r3, [r7, #30]
 80023f2:	e005      	b.n	8002400 <FUNCftoa+0x48>
	}else{
		n = num; sign = 1;
 80023f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023f8:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80023fc:	2301      	movs	r3, #1
 80023fe:	77bb      	strb	r3, [r7, #30]
	}
	ipart = (uint32_t) n; fpart = n - (double)ipart;
 8002400:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002404:	f7fe fbf0 	bl	8000be8 <__aeabi_d2uiz>
 8002408:	4603      	mov	r3, r0
 800240a:	61bb      	str	r3, [r7, #24]
 800240c:	69b8      	ldr	r0, [r7, #24]
 800240e:	f7fe f899 	bl	8000544 <__aeabi_ui2d>
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800241a:	f7fd ff55 	bl	80002c8 <__aeabi_dsub>
 800241e:	4602      	mov	r2, r0
 8002420:	460b      	mov	r3, r1
 8002422:	e9c7 2304 	strd	r2, r3, [r7, #16]
	k = FUNCintinvstr((int)ipart, res, 1);
 8002426:	69bb      	ldr	r3, [r7, #24]
 8002428:	2201      	movs	r2, #1
 800242a:	6879      	ldr	r1, [r7, #4]
 800242c:	4618      	mov	r0, r3
 800242e:	f7ff ff67 	bl	8002300 <FUNCintinvstr>
 8002432:	4603      	mov	r3, r0
 8002434:	77fb      	strb	r3, [r7, #31]
	if (sign < 0) res[k++] = '-'; else res[k++] = ' ';
 8002436:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800243a:	2b00      	cmp	r3, #0
 800243c:	da08      	bge.n	8002450 <FUNCftoa+0x98>
 800243e:	7ffb      	ldrb	r3, [r7, #31]
 8002440:	1c5a      	adds	r2, r3, #1
 8002442:	77fa      	strb	r2, [r7, #31]
 8002444:	461a      	mov	r2, r3
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	4413      	add	r3, r2
 800244a:	222d      	movs	r2, #45	; 0x2d
 800244c:	701a      	strb	r2, [r3, #0]
 800244e:	e007      	b.n	8002460 <FUNCftoa+0xa8>
 8002450:	7ffb      	ldrb	r3, [r7, #31]
 8002452:	1c5a      	adds	r2, r3, #1
 8002454:	77fa      	strb	r2, [r7, #31]
 8002456:	461a      	mov	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	4413      	add	r3, r2
 800245c:	2220      	movs	r2, #32
 800245e:	701a      	strb	r2, [r3, #0]
	res[k] = '\0';
 8002460:	7ffb      	ldrb	r3, [r7, #31]
 8002462:	687a      	ldr	r2, [r7, #4]
 8002464:	4413      	add	r3, r2
 8002466:	2200      	movs	r2, #0
 8002468:	701a      	strb	r2, [r3, #0]
	Reverse(res);
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f7ff fe65 	bl	800213a <Reverse>
	if (afterpoint > 0 && afterpoint < (MAXafterpoint + 1)){ // it is only a 8 bit mcu
 8002470:	78fb      	ldrb	r3, [r7, #3]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d030      	beq.n	80024d8 <FUNCftoa+0x120>
 8002476:	78fb      	ldrb	r3, [r7, #3]
 8002478:	2b06      	cmp	r3, #6
 800247a:	d82d      	bhi.n	80024d8 <FUNCftoa+0x120>
		res[k++] = '.';
 800247c:	7ffb      	ldrb	r3, [r7, #31]
 800247e:	1c5a      	adds	r2, r3, #1
 8002480:	77fa      	strb	r2, [r7, #31]
 8002482:	461a      	mov	r2, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	4413      	add	r3, r2
 8002488:	222e      	movs	r2, #46	; 0x2e
 800248a:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, afterpoint)), (res + k), afterpoint );
 800248c:	78fb      	ldrb	r3, [r7, #3]
 800248e:	4618      	mov	r0, r3
 8002490:	f7fe f858 	bl	8000544 <__aeabi_ui2d>
 8002494:	4602      	mov	r2, r0
 8002496:	460b      	mov	r3, r1
 8002498:	ec43 2b11 	vmov	d1, r2, r3
 800249c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8002528 <FUNCftoa+0x170>
 80024a0:	f005 f802 	bl	80074a8 <pow>
 80024a4:	ec51 0b10 	vmov	r0, r1, d0
 80024a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80024ac:	f7fe f8c4 	bl	8000638 <__aeabi_dmul>
 80024b0:	4602      	mov	r2, r0
 80024b2:	460b      	mov	r3, r1
 80024b4:	4610      	mov	r0, r2
 80024b6:	4619      	mov	r1, r3
 80024b8:	f7fe fb6e 	bl	8000b98 <__aeabi_d2iz>
 80024bc:	7ffb      	ldrb	r3, [r7, #31]
 80024be:	687a      	ldr	r2, [r7, #4]
 80024c0:	4413      	add	r3, r2
 80024c2:	78fa      	ldrb	r2, [r7, #3]
 80024c4:	4619      	mov	r1, r3
 80024c6:	f7ff ff1b 	bl	8002300 <FUNCintinvstr>
		Reverse(res + k);
 80024ca:	7ffb      	ldrb	r3, [r7, #31]
 80024cc:	687a      	ldr	r2, [r7, #4]
 80024ce:	4413      	add	r3, r2
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff fe32 	bl	800213a <Reverse>
 80024d6:	e021      	b.n	800251c <FUNCftoa+0x164>
	}else{
		res[k++] = '.';
 80024d8:	7ffb      	ldrb	r3, [r7, #31]
 80024da:	1c5a      	adds	r2, r3, #1
 80024dc:	77fa      	strb	r2, [r7, #31]
 80024de:	461a      	mov	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	4413      	add	r3, r2
 80024e4:	222e      	movs	r2, #46	; 0x2e
 80024e6:	701a      	strb	r2, [r3, #0]
		FUNCintinvstr( (int32_t)(fpart * pow(10, DEFAULTafterpoint)), (res + k), DEFAULTafterpoint );
 80024e8:	f04f 0200 	mov.w	r2, #0
 80024ec:	4b10      	ldr	r3, [pc, #64]	; (8002530 <FUNCftoa+0x178>)
 80024ee:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80024f2:	f7fe f8a1 	bl	8000638 <__aeabi_dmul>
 80024f6:	4602      	mov	r2, r0
 80024f8:	460b      	mov	r3, r1
 80024fa:	4610      	mov	r0, r2
 80024fc:	4619      	mov	r1, r3
 80024fe:	f7fe fb4b 	bl	8000b98 <__aeabi_d2iz>
 8002502:	7ffb      	ldrb	r3, [r7, #31]
 8002504:	687a      	ldr	r2, [r7, #4]
 8002506:	4413      	add	r3, r2
 8002508:	2202      	movs	r2, #2
 800250a:	4619      	mov	r1, r3
 800250c:	f7ff fef8 	bl	8002300 <FUNCintinvstr>
		Reverse(res + k);
 8002510:	7ffb      	ldrb	r3, [r7, #31]
 8002512:	687a      	ldr	r2, [r7, #4]
 8002514:	4413      	add	r3, r2
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff fe0f 	bl	800213a <Reverse>
	}
	return res;
 800251c:	687b      	ldr	r3, [r7, #4]
}
 800251e:	4618      	mov	r0, r3
 8002520:	3728      	adds	r7, #40	; 0x28
 8002522:	46bd      	mov	sp, r7
 8002524:	bdb0      	pop	{r4, r5, r7, pc}
 8002526:	bf00      	nop
 8002528:	00000000 	.word	0x00000000
 800252c:	40240000 	.word	0x40240000
 8002530:	40590000 	.word	0x40590000

08002534 <FUNCdectohex>:
/***dectohex***/
char* FUNCdectohex(int32_t num)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
	int32_t remainder;
	uint8_t j;
	for(j = 0, FUNCstr[j] = '\0'; num; FUNCstr[j] = '\0', num = num / 16){
 800253c:	2300      	movs	r3, #0
 800253e:	73fb      	strb	r3, [r7, #15]
 8002540:	7bfb      	ldrb	r3, [r7, #15]
 8002542:	4a1e      	ldr	r2, [pc, #120]	; (80025bc <FUNCdectohex+0x88>)
 8002544:	2100      	movs	r1, #0
 8002546:	54d1      	strb	r1, [r2, r3]
 8002548:	e02c      	b.n	80025a4 <FUNCdectohex+0x70>
		remainder = num % 16;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	425a      	negs	r2, r3
 800254e:	f003 030f 	and.w	r3, r3, #15
 8002552:	f002 020f 	and.w	r2, r2, #15
 8002556:	bf58      	it	pl
 8002558:	4253      	negpl	r3, r2
 800255a:	60bb      	str	r3, [r7, #8]
		if (remainder < 10)
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	2b09      	cmp	r3, #9
 8002560:	dc0b      	bgt.n	800257a <FUNCdectohex+0x46>
			FUNCstr[j++] = (char) (48 + remainder);
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	b2da      	uxtb	r2, r3
 8002566:	7bfb      	ldrb	r3, [r7, #15]
 8002568:	1c59      	adds	r1, r3, #1
 800256a:	73f9      	strb	r1, [r7, #15]
 800256c:	4619      	mov	r1, r3
 800256e:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8002572:	b2da      	uxtb	r2, r3
 8002574:	4b11      	ldr	r3, [pc, #68]	; (80025bc <FUNCdectohex+0x88>)
 8002576:	545a      	strb	r2, [r3, r1]
 8002578:	e00a      	b.n	8002590 <FUNCdectohex+0x5c>
		else
			FUNCstr[j++] = (char) (55 + remainder);
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	b2da      	uxtb	r2, r3
 800257e:	7bfb      	ldrb	r3, [r7, #15]
 8002580:	1c59      	adds	r1, r3, #1
 8002582:	73f9      	strb	r1, [r7, #15]
 8002584:	4619      	mov	r1, r3
 8002586:	f102 0337 	add.w	r3, r2, #55	; 0x37
 800258a:	b2da      	uxtb	r2, r3
 800258c:	4b0b      	ldr	r3, [pc, #44]	; (80025bc <FUNCdectohex+0x88>)
 800258e:	545a      	strb	r2, [r3, r1]
	for(j = 0, FUNCstr[j] = '\0'; num; FUNCstr[j] = '\0', num = num / 16){
 8002590:	7bfb      	ldrb	r3, [r7, #15]
 8002592:	4a0a      	ldr	r2, [pc, #40]	; (80025bc <FUNCdectohex+0x88>)
 8002594:	2100      	movs	r1, #0
 8002596:	54d1      	strb	r1, [r2, r3]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2b00      	cmp	r3, #0
 800259c:	da00      	bge.n	80025a0 <FUNCdectohex+0x6c>
 800259e:	330f      	adds	r3, #15
 80025a0:	111b      	asrs	r3, r3, #4
 80025a2:	607b      	str	r3, [r7, #4]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d1cf      	bne.n	800254a <FUNCdectohex+0x16>
	}
	Reverse(FUNCstr);
 80025aa:	4804      	ldr	r0, [pc, #16]	; (80025bc <FUNCdectohex+0x88>)
 80025ac:	f7ff fdc5 	bl	800213a <Reverse>
	return FUNCstr;
 80025b0:	4b02      	ldr	r3, [pc, #8]	; (80025bc <FUNCdectohex+0x88>)
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3710      	adds	r7, #16
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}
 80025ba:	bf00      	nop
 80025bc:	20000404 	.word	0x20000404

080025c0 <FUNCReadHLByte>:

uint16_t FUNCReadHLByte(FUNCHighLowByte reg)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.H << 8) | reg.L;
 80025c8:	793b      	ldrb	r3, [r7, #4]
 80025ca:	b29b      	uxth	r3, r3
 80025cc:	021b      	lsls	r3, r3, #8
 80025ce:	b29a      	uxth	r2, r3
 80025d0:	797b      	ldrb	r3, [r7, #5]
 80025d2:	b29b      	uxth	r3, r3
 80025d4:	4313      	orrs	r3, r2
 80025d6:	b29b      	uxth	r3, r3
}
 80025d8:	4618      	mov	r0, r3
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <FUNCReadLHByte>:

uint16_t FUNCReadLHByte(FUNCHighLowByte reg)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.L << 8) | reg.H;
 80025ec:	797b      	ldrb	r3, [r7, #5]
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	021b      	lsls	r3, r3, #8
 80025f2:	b29a      	uxth	r2, r3
 80025f4:	793b      	ldrb	r3, [r7, #4]
 80025f6:	b29b      	uxth	r3, r3
 80025f8:	4313      	orrs	r3, r2
 80025fa:	b29b      	uxth	r3, r3
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	370c      	adds	r7, #12
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr

08002608 <FUNCWriteHLByte>:

FUNCHighLowByte FUNCWriteHLByte(uint16_t val)
{
 8002608:	b480      	push	{r7}
 800260a:	b085      	sub	sp, #20
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	80fb      	strh	r3, [r7, #6]
	FUNCHighLowByte reg; reg.H = (uint8_t)(val >> 8); reg.L = (uint8_t)val;
 8002612:	88fb      	ldrh	r3, [r7, #6]
 8002614:	0a1b      	lsrs	r3, r3, #8
 8002616:	b29b      	uxth	r3, r3
 8002618:	b2db      	uxtb	r3, r3
 800261a:	723b      	strb	r3, [r7, #8]
 800261c:	88fb      	ldrh	r3, [r7, #6]
 800261e:	b2db      	uxtb	r3, r3
 8002620:	727b      	strb	r3, [r7, #9]
	return reg;
 8002622:	893b      	ldrh	r3, [r7, #8]
 8002624:	81bb      	strh	r3, [r7, #12]
 8002626:	2300      	movs	r3, #0
 8002628:	7b3a      	ldrb	r2, [r7, #12]
 800262a:	f362 0307 	bfi	r3, r2, #0, #8
 800262e:	7b7a      	ldrb	r2, [r7, #13]
 8002630:	f362 230f 	bfi	r3, r2, #8, #8
}
 8002634:	4618      	mov	r0, r3
 8002636:	3714      	adds	r7, #20
 8002638:	46bd      	mov	sp, r7
 800263a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263e:	4770      	bx	lr

08002640 <FUNCWriteLHByte>:

FUNCHighLowByte FUNCWriteLHByte(uint16_t val)
{
 8002640:	b480      	push	{r7}
 8002642:	b085      	sub	sp, #20
 8002644:	af00      	add	r7, sp, #0
 8002646:	4603      	mov	r3, r0
 8002648:	80fb      	strh	r3, [r7, #6]
	FUNCHighLowByte reg; reg.L = (uint8_t)(val >> 8); reg.H = (uint8_t)val; 
 800264a:	88fb      	ldrh	r3, [r7, #6]
 800264c:	0a1b      	lsrs	r3, r3, #8
 800264e:	b29b      	uxth	r3, r3
 8002650:	b2db      	uxtb	r3, r3
 8002652:	727b      	strb	r3, [r7, #9]
 8002654:	88fb      	ldrh	r3, [r7, #6]
 8002656:	b2db      	uxtb	r3, r3
 8002658:	723b      	strb	r3, [r7, #8]
	return reg;
 800265a:	893b      	ldrh	r3, [r7, #8]
 800265c:	81bb      	strh	r3, [r7, #12]
 800265e:	2300      	movs	r3, #0
 8002660:	7b3a      	ldrb	r2, [r7, #12]
 8002662:	f362 0307 	bfi	r3, r2, #0, #8
 8002666:	7b7a      	ldrb	r2, [r7, #13]
 8002668:	f362 230f 	bfi	r3, r2, #8, #8
}
 800266c:	4618      	mov	r0, r3
 800266e:	3714      	adds	r7, #20
 8002670:	46bd      	mov	sp, r7
 8002672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002676:	4770      	bx	lr

08002678 <FUNCSwapByte>:

uint16_t FUNCSwapByte(uint16_t num)
{
 8002678:	b480      	push	{r7}
 800267a:	b085      	sub	sp, #20
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	80fb      	strh	r3, [r7, #6]
	uint16_t tp;
	tp = (uint16_t)(num << 8);
 8002682:	88fb      	ldrh	r3, [r7, #6]
 8002684:	021b      	lsls	r3, r3, #8
 8002686:	81fb      	strh	r3, [r7, #14]
	return (num >> 8) | tp;
 8002688:	88fb      	ldrh	r3, [r7, #6]
 800268a:	0a1b      	lsrs	r3, r3, #8
 800268c:	b29a      	uxth	r2, r3
 800268e:	89fb      	ldrh	r3, [r7, #14]
 8002690:	4313      	orrs	r3, r2
 8002692:	b29b      	uxth	r3, r3
}
 8002694:	4618      	mov	r0, r3
 8002696:	3714      	adds	r7, #20
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <FUNCprint>:

/***print***/
char* FUNCprint( const char* format, ... )
{
 80026a0:	b40f      	push	{r0, r1, r2, r3}
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b082      	sub	sp, #8
 80026a6:	af00      	add	r7, sp, #0
	va_list aptr;
	int ret;
	
	va_start(aptr, format);
 80026a8:	f107 0314 	add.w	r3, r7, #20
 80026ac:	603b      	str	r3, [r7, #0]
	ret = vsnprintf( FUNCstr, FUNCSTRSIZE, (const char*) format, aptr );
 80026ae:	683b      	ldr	r3, [r7, #0]
 80026b0:	693a      	ldr	r2, [r7, #16]
 80026b2:	215f      	movs	r1, #95	; 0x5f
 80026b4:	4808      	ldr	r0, [pc, #32]	; (80026d8 <FUNCprint+0x38>)
 80026b6:	f004 fa39 	bl	8006b2c <vsniprintf>
 80026ba:	6078      	str	r0, [r7, #4]
	//ret = vsnprintf( ptr, FUNCSTRSIZE, format, aptr );
	va_end(aptr);
	
	if(ret < 0){
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	da01      	bge.n	80026c6 <FUNCprint+0x26>
		return NULL;
 80026c2:	2300      	movs	r3, #0
 80026c4:	e000      	b.n	80026c8 <FUNCprint+0x28>
		//FUNCstr[0]='/0';FUNCstr[1]='/0';FUNCstr[2]='/0';FUNCstr[3]='/0';
	}else
		return FUNCstr;
 80026c6:	4b04      	ldr	r3, [pc, #16]	; (80026d8 <FUNCprint+0x38>)
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	3708      	adds	r7, #8
 80026cc:	46bd      	mov	sp, r7
 80026ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80026d2:	b004      	add	sp, #16
 80026d4:	4770      	bx	lr
 80026d6:	bf00      	nop
 80026d8:	20000404 	.word	0x20000404

080026dc <LCD0enable>:
void LCD0_clear(void);
void LCD0_gotoxy(unsigned int y, unsigned int x);
void LCD0_reboot(void);
/***Procedure & Function***/
LCD0 LCD0enable(GPIO_TypeDef* reg)
{
 80026dc:	b5b0      	push	{r4, r5, r7, lr}
 80026de:	f5ad 7d10 	sub.w	sp, sp, #576	; 0x240
 80026e2:	af00      	add	r7, sp, #0
 80026e4:	f8c7 020c 	str.w	r0, [r7, #524]	; 0x20c
 80026e8:	f8c7 1208 	str.w	r1, [r7, #520]	; 0x208
	//ALLOCAO MEMORIA PARA Estrutura
	LCD0 lcd0;
	stm = STM32446enable(); // The entire stm32446
 80026ec:	4c24      	ldr	r4, [pc, #144]	; (8002780 <LCD0enable+0xa4>)
 80026ee:	463b      	mov	r3, r7
 80026f0:	4618      	mov	r0, r3
 80026f2:	f000 fc41 	bl	8002f78 <STM32446enable>
 80026f6:	f507 7310 	add.w	r3, r7, #576	; 0x240
 80026fa:	f5a3 7310 	sub.w	r3, r3, #576	; 0x240
 80026fe:	4620      	mov	r0, r4
 8002700:	4619      	mov	r1, r3
 8002702:	f44f 7301 	mov.w	r3, #516	; 0x204
 8002706:	461a      	mov	r2, r3
 8002708:	f004 f984 	bl	8006a14 <memcpy>
	//LOCAL VARIABLES
	//import parameters
	ireg = reg;
 800270c:	4a1d      	ldr	r2, [pc, #116]	; (8002784 <LCD0enable+0xa8>)
 800270e:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8002712:	6013      	str	r3, [r2, #0]
	//initialize variables
	//Direccionar apontadores para PROTOTIPOS
	lcd0.write = LCD0_write;
 8002714:	4b1c      	ldr	r3, [pc, #112]	; (8002788 <LCD0enable+0xac>)
 8002716:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
	lcd0.read = LCD0_read;
 800271a:	4b1c      	ldr	r3, [pc, #112]	; (800278c <LCD0enable+0xb0>)
 800271c:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	lcd0.BF = LCD0_BF;
 8002720:	4b1b      	ldr	r3, [pc, #108]	; (8002790 <LCD0enable+0xb4>)
 8002722:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
	lcd0.putch = LCD0_putch;
 8002726:	4b1b      	ldr	r3, [pc, #108]	; (8002794 <LCD0enable+0xb8>)
 8002728:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	lcd0.getch = LCD0_getch;
 800272c:	4b1a      	ldr	r3, [pc, #104]	; (8002798 <LCD0enable+0xbc>)
 800272e:	f8c7 3224 	str.w	r3, [r7, #548]	; 0x224
	lcd0.string = LCD0_string; // RAW
 8002732:	4b1a      	ldr	r3, [pc, #104]	; (800279c <LCD0enable+0xc0>)
 8002734:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
	lcd0.string_size = LCD0_string_size; // RAW
 8002738:	4b19      	ldr	r3, [pc, #100]	; (80027a0 <LCD0enable+0xc4>)
 800273a:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
	lcd0.hspace = LCD0_hspace;
 800273e:	4b19      	ldr	r3, [pc, #100]	; (80027a4 <LCD0enable+0xc8>)
 8002740:	f8c7 3230 	str.w	r3, [r7, #560]	; 0x230
	lcd0.clear = LCD0_clear;
 8002744:	4b18      	ldr	r3, [pc, #96]	; (80027a8 <LCD0enable+0xcc>)
 8002746:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
	lcd0.gotoxy = LCD0_gotoxy;
 800274a:	4b18      	ldr	r3, [pc, #96]	; (80027ac <LCD0enable+0xd0>)
 800274c:	f8c7 3238 	str.w	r3, [r7, #568]	; 0x238
	lcd0.reboot = LCD0_reboot;
 8002750:	4b17      	ldr	r3, [pc, #92]	; (80027b0 <LCD0enable+0xd4>)
 8002752:	f8c7 323c 	str.w	r3, [r7, #572]	; 0x23c
	//LCD INIC
	LCD0_inic();
 8002756:	f000 f82d 	bl	80027b4 <LCD0_inic>
	//
	return lcd0;
 800275a:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800275e:	461d      	mov	r5, r3
 8002760:	f507 7405 	add.w	r4, r7, #532	; 0x214
 8002764:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002766:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002768:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800276a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800276c:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002770:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8002774:	f8d7 020c 	ldr.w	r0, [r7, #524]	; 0x20c
 8002778:	f507 7710 	add.w	r7, r7, #576	; 0x240
 800277c:	46bd      	mov	sp, r7
 800277e:	bdb0      	pop	{r4, r5, r7, pc}
 8002780:	20000464 	.word	0x20000464
 8002784:	20000668 	.word	0x20000668
 8002788:	0800293d 	.word	0x0800293d
 800278c:	08002b8d 	.word	0x08002b8d
 8002790:	08002d61 	.word	0x08002d61
 8002794:	08002db9 	.word	0x08002db9
 8002798:	08002d9b 	.word	0x08002d9b
 800279c:	08002dd9 	.word	0x08002dd9
 80027a0:	08002e07 	.word	0x08002e07
 80027a4:	08002e63 	.word	0x08002e63
 80027a8:	08002e89 	.word	0x08002e89
 80027ac:	08002ea9 	.word	0x08002ea9
 80027b0:	08002f35 	.word	0x08002f35

080027b4 <LCD0_inic>:
void LCD0_inic(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
	//uint8_t repeat;
	//LCD INIC
	ireg->MODER &= (uint32_t) ~((3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2))); // control pins as output
 80027b8:	4b5d      	ldr	r3, [pc, #372]	; (8002930 <LCD0_inic+0x17c>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	681a      	ldr	r2, [r3, #0]
 80027be:	4b5c      	ldr	r3, [pc, #368]	; (8002930 <LCD0_inic+0x17c>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 80027c6:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (RS * 2)) | (1 << (RW * 2)) | (1 << (EN * 2))); // control pins as output
 80027c8:	4b59      	ldr	r3, [pc, #356]	; (8002930 <LCD0_inic+0x17c>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	681a      	ldr	r2, [r3, #0]
 80027ce:	4b58      	ldr	r3, [pc, #352]	; (8002930 <LCD0_inic+0x17c>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f042 0215 	orr.w	r2, r2, #21
 80027d6:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // enable pull up resistors
 80027d8:	4b55      	ldr	r3, [pc, #340]	; (8002930 <LCD0_inic+0x17c>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68da      	ldr	r2, [r3, #12]
 80027de:	4b54      	ldr	r3, [pc, #336]	; (8002930 <LCD0_inic+0x17c>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80027e6:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= ((1 << (DB4 * 2)) | (1 << (DB5 * 2)) | (1 << (DB6 * 2)) | (1 << (DB7 * 2))); // enable pull up resistors
 80027e8:	4b51      	ldr	r3, [pc, #324]	; (8002930 <LCD0_inic+0x17c>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	68da      	ldr	r2, [r3, #12]
 80027ee:	4b50      	ldr	r3, [pc, #320]	; (8002930 <LCD0_inic+0x17c>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 80027f6:	60da      	str	r2, [r3, #12]

	ireg->MODER &= (uint32_t) ~(3 << (NC * 2)); // reboot detect input
 80027f8:	4b4d      	ldr	r3, [pc, #308]	; (8002930 <LCD0_inic+0x17c>)
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	4b4c      	ldr	r3, [pc, #304]	; (8002930 <LCD0_inic+0x17c>)
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002806:	601a      	str	r2, [r3, #0]
	
	ireg->PUPDR &= (uint32_t) ~(3 << (NC * 2)); // pull up resistors
 8002808:	4b49      	ldr	r3, [pc, #292]	; (8002930 <LCD0_inic+0x17c>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	68da      	ldr	r2, [r3, #12]
 800280e:	4b48      	ldr	r3, [pc, #288]	; (8002930 <LCD0_inic+0x17c>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002816:	60da      	str	r2, [r3, #12]
	ireg->PUPDR |= (1 << (NC * 2)); // pull up resistors
 8002818:	4b45      	ldr	r3, [pc, #276]	; (8002930 <LCD0_inic+0x17c>)
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	68da      	ldr	r2, [r3, #12]
 800281e:	4b44      	ldr	r3, [pc, #272]	; (8002930 <LCD0_inic+0x17c>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002826:	60da      	str	r2, [r3, #12]

	ireg->OSPEEDR &= (uint32_t) ~( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 8002828:	4b41      	ldr	r3, [pc, #260]	; (8002930 <LCD0_inic+0x17c>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	4a40      	ldr	r2, [pc, #256]	; (8002930 <LCD0_inic+0x17c>)
 8002830:	6812      	ldr	r2, [r2, #0]
 8002832:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002836:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800283a:	6093      	str	r3, [r2, #8]
	ireg->OSPEEDR |= ( (3 << (RS * 2)) | (3 << (RW * 2)) | (3 << (EN * 2)) | (3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2)) ); // set speed
 800283c:	4b3c      	ldr	r3, [pc, #240]	; (8002930 <LCD0_inic+0x17c>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	689b      	ldr	r3, [r3, #8]
 8002842:	4a3b      	ldr	r2, [pc, #236]	; (8002930 <LCD0_inic+0x17c>)
 8002844:	6812      	ldr	r2, [r2, #0]
 8002846:	f443 437f 	orr.w	r3, r3, #65280	; 0xff00
 800284a:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 800284e:	6093      	str	r3, [r2, #8]
	 
	lcd0_detect = ireg->IDR & (1 << NC);
 8002850:	4b37      	ldr	r3, [pc, #220]	; (8002930 <LCD0_inic+0x17c>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	691b      	ldr	r3, [r3, #16]
 8002856:	f003 0308 	and.w	r3, r3, #8
 800285a:	4a36      	ldr	r2, [pc, #216]	; (8002934 <LCD0_inic+0x180>)
 800285c:	6013      	str	r3, [r2, #0]
	
	/***INICIALIZACAO LCD**datasheet******/
	stm.systick.delay_ms(20); // using clock at 16Mhz
 800285e:	4b36      	ldr	r3, [pc, #216]	; (8002938 <LCD0_inic+0x184>)
 8002860:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 8002864:	2014      	movs	r0, #20
 8002866:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 8002868:	2100      	movs	r1, #0
 800286a:	2038      	movs	r0, #56	; 0x38
 800286c:	f000 f866 	bl	800293c <LCD0_write>
	stm.systick.delay_10us(4);
 8002870:	4b31      	ldr	r3, [pc, #196]	; (8002938 <LCD0_inic+0x184>)
 8002872:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 8002876:	2004      	movs	r0, #4
 8002878:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 800287a:	2100      	movs	r1, #0
 800287c:	2038      	movs	r0, #56	; 0x38
 800287e:	f000 f85d 	bl	800293c <LCD0_write>
	stm.systick.delay_10us(10);
 8002882:	4b2d      	ldr	r3, [pc, #180]	; (8002938 <LCD0_inic+0x184>)
 8002884:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 8002888:	200a      	movs	r0, #10
 800288a:	4798      	blx	r3
	LCD0_write(0x38, INST); //function set
 800288c:	2100      	movs	r1, #0
 800288e:	2038      	movs	r0, #56	; 0x38
 8002890:	f000 f854 	bl	800293c <LCD0_write>
	stm.systick.delay_10us(4);
 8002894:	4b28      	ldr	r3, [pc, #160]	; (8002938 <LCD0_inic+0x184>)
 8002896:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 800289a:	2004      	movs	r0, #4
 800289c:	4798      	blx	r3
	LCD0_write(0x28, INST); //function set 2B
 800289e:	2100      	movs	r1, #0
 80028a0:	2028      	movs	r0, #40	; 0x28
 80028a2:	f000 f84b 	bl	800293c <LCD0_write>
	stm.systick.delay_10us(4);
 80028a6:	4b24      	ldr	r3, [pc, #144]	; (8002938 <LCD0_inic+0x184>)
 80028a8:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 80028ac:	2004      	movs	r0, #4
 80028ae:	4798      	blx	r3
	LCD0_write(0x28, INST); //function set 2B
 80028b0:	2100      	movs	r1, #0
 80028b2:	2028      	movs	r0, #40	; 0x28
 80028b4:	f000 f842 	bl	800293c <LCD0_write>
	stm.systick.delay_10us(4);
 80028b8:	4b1f      	ldr	r3, [pc, #124]	; (8002938 <LCD0_inic+0x184>)
 80028ba:	f8d3 3168 	ldr.w	r3, [r3, #360]	; 0x168
 80028be:	2004      	movs	r0, #4
 80028c0:	4798      	blx	r3
	/**************************************/
	//for(repeat = 2 ; repeat ; repeat--){
		// repeat twice in 4 bit length
		LCD0_write(0x28, INST); //function set 2B
 80028c2:	2100      	movs	r1, #0
 80028c4:	2028      	movs	r0, #40	; 0x28
 80028c6:	f000 f839 	bl	800293c <LCD0_write>
		LCD0_BF();
 80028ca:	f000 fa49 	bl	8002d60 <LCD0_BF>
		LCD0_write(0x28, INST); //function set 2B
 80028ce:	2100      	movs	r1, #0
 80028d0:	2028      	movs	r0, #40	; 0x28
 80028d2:	f000 f833 	bl	800293c <LCD0_write>
		LCD0_BF();
 80028d6:	f000 fa43 	bl	8002d60 <LCD0_BF>

		LCD0_write(0x0C, INST);// display on/off control
 80028da:	2100      	movs	r1, #0
 80028dc:	200c      	movs	r0, #12
 80028de:	f000 f82d 	bl	800293c <LCD0_write>
		LCD0_BF();
 80028e2:	f000 fa3d 	bl	8002d60 <LCD0_BF>
		LCD0_write(0x0C, INST);// display on/off control
 80028e6:	2100      	movs	r1, #0
 80028e8:	200c      	movs	r0, #12
 80028ea:	f000 f827 	bl	800293c <LCD0_write>
		LCD0_BF();
 80028ee:	f000 fa37 	bl	8002d60 <LCD0_BF>

		LCD0_write(0x01, INST);// clear display
 80028f2:	2100      	movs	r1, #0
 80028f4:	2001      	movs	r0, #1
 80028f6:	f000 f821 	bl	800293c <LCD0_write>
		LCD0_BF();
 80028fa:	f000 fa31 	bl	8002d60 <LCD0_BF>
		LCD0_write(0x01, INST);// clear display
 80028fe:	2100      	movs	r1, #0
 8002900:	2001      	movs	r0, #1
 8002902:	f000 f81b 	bl	800293c <LCD0_write>
		LCD0_BF();
 8002906:	f000 fa2b 	bl	8002d60 <LCD0_BF>

		LCD0_write(0x06, INST);// entry mode set (crazy settings)
 800290a:	2100      	movs	r1, #0
 800290c:	2006      	movs	r0, #6
 800290e:	f000 f815 	bl	800293c <LCD0_write>
		LCD0_BF();
 8002912:	f000 fa25 	bl	8002d60 <LCD0_BF>
		LCD0_write(0x06, INST);// entry mode set (crazy settings)
 8002916:	2100      	movs	r1, #0
 8002918:	2006      	movs	r0, #6
 800291a:	f000 f80f 	bl	800293c <LCD0_write>
		LCD0_BF();
 800291e:	f000 fa1f 	bl	8002d60 <LCD0_BF>
	/**********INICIALIZATION END**********/
	//LCD0_write(0x1F, INST);// cursor or display shift
	//stm.systick.delay_10us(4);
	//LCD0_write(0x03, INST);// return home
	//stm.systick.delay_ms(2);
	LCD0_gotoxy(0,0);
 8002922:	2100      	movs	r1, #0
 8002924:	2000      	movs	r0, #0
 8002926:	f000 fabf 	bl	8002ea8 <LCD0_gotoxy>
}
 800292a:	bf00      	nop
 800292c:	bd80      	pop	{r7, pc}
 800292e:	bf00      	nop
 8002930:	20000668 	.word	0x20000668
 8002934:	2000066c 	.word	0x2000066c
 8002938:	20000464 	.word	0x20000464

0800293c <LCD0_write>:
void LCD0_write(char c, unsigned short D_I)
{ // write to LCD
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0
 8002942:	4603      	mov	r3, r0
 8002944:	460a      	mov	r2, r1
 8002946:	71fb      	strb	r3, [r7, #7]
 8002948:	4613      	mov	r3, r2
 800294a:	80bb      	strh	r3, [r7, #4]
	stm.func.resetpin(ireg,RW); // lcd as input
 800294c:	4b8d      	ldr	r3, [pc, #564]	; (8002b84 <LCD0_write+0x248>)
 800294e:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002952:	4a8d      	ldr	r2, [pc, #564]	; (8002b88 <LCD0_write+0x24c>)
 8002954:	6812      	ldr	r2, [r2, #0]
 8002956:	2101      	movs	r1, #1
 8002958:	4610      	mov	r0, r2
 800295a:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 800295c:	88bb      	ldrh	r3, [r7, #4]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d008      	beq.n	8002974 <LCD0_write+0x38>
 8002962:	4b88      	ldr	r3, [pc, #544]	; (8002b84 <LCD0_write+0x248>)
 8002964:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8002968:	4a87      	ldr	r2, [pc, #540]	; (8002b88 <LCD0_write+0x24c>)
 800296a:	6812      	ldr	r2, [r2, #0]
 800296c:	2100      	movs	r1, #0
 800296e:	4610      	mov	r0, r2
 8002970:	4798      	blx	r3
 8002972:	e007      	b.n	8002984 <LCD0_write+0x48>
 8002974:	4b83      	ldr	r3, [pc, #524]	; (8002b84 <LCD0_write+0x248>)
 8002976:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800297a:	4a83      	ldr	r2, [pc, #524]	; (8002b88 <LCD0_write+0x24c>)
 800297c:	6812      	ldr	r2, [r2, #0]
 800297e:	2100      	movs	r1, #0
 8002980:	4610      	mov	r0, r2
 8002982:	4798      	blx	r3
	
	ireg->MODER &= (uint32_t) ~((3 << (DB4 *2)) | (3 << (DB5* 2)) | (3 << (DB6* 2)) | (3 << (DB7 * 2))); // mcu as output
 8002984:	4b80      	ldr	r3, [pc, #512]	; (8002b88 <LCD0_write+0x24c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	4b7f      	ldr	r3, [pc, #508]	; (8002b88 <LCD0_write+0x24c>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002992:	601a      	str	r2, [r3, #0]
	ireg->MODER |= ((1 << (DB4 *2)) | (1 << (DB5* 2)) | (1 << (DB6* 2)) | (1 << (DB7 * 2))); // mcu as output
 8002994:	4b7c      	ldr	r3, [pc, #496]	; (8002b88 <LCD0_write+0x24c>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	4b7b      	ldr	r3, [pc, #492]	; (8002b88 <LCD0_write+0x24c>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f442 42aa 	orr.w	r2, r2, #21760	; 0x5500
 80029a2:	601a      	str	r2, [r3, #0]
	
	stm.func.setpin(ireg, EN); // lcd enabled
 80029a4:	4b77      	ldr	r3, [pc, #476]	; (8002b84 <LCD0_write+0x248>)
 80029a6:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 80029aa:	4a77      	ldr	r2, [pc, #476]	; (8002b88 <LCD0_write+0x24c>)
 80029ac:	6812      	ldr	r2, [r2, #0]
 80029ae:	2102      	movs	r1, #2
 80029b0:	4610      	mov	r0, r2
 80029b2:	4798      	blx	r3
	
	if(c & 0x80) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 80029b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	da08      	bge.n	80029ce <LCD0_write+0x92>
 80029bc:	4b71      	ldr	r3, [pc, #452]	; (8002b84 <LCD0_write+0x248>)
 80029be:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 80029c2:	4a71      	ldr	r2, [pc, #452]	; (8002b88 <LCD0_write+0x24c>)
 80029c4:	6812      	ldr	r2, [r2, #0]
 80029c6:	2107      	movs	r1, #7
 80029c8:	4610      	mov	r0, r2
 80029ca:	4798      	blx	r3
 80029cc:	e007      	b.n	80029de <LCD0_write+0xa2>
 80029ce:	4b6d      	ldr	r3, [pc, #436]	; (8002b84 <LCD0_write+0x248>)
 80029d0:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80029d4:	4a6c      	ldr	r2, [pc, #432]	; (8002b88 <LCD0_write+0x24c>)
 80029d6:	6812      	ldr	r2, [r2, #0]
 80029d8:	2107      	movs	r1, #7
 80029da:	4610      	mov	r0, r2
 80029dc:	4798      	blx	r3
	if(c & 0x40) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 80029de:	79fb      	ldrb	r3, [r7, #7]
 80029e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d008      	beq.n	80029fa <LCD0_write+0xbe>
 80029e8:	4b66      	ldr	r3, [pc, #408]	; (8002b84 <LCD0_write+0x248>)
 80029ea:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 80029ee:	4a66      	ldr	r2, [pc, #408]	; (8002b88 <LCD0_write+0x24c>)
 80029f0:	6812      	ldr	r2, [r2, #0]
 80029f2:	2106      	movs	r1, #6
 80029f4:	4610      	mov	r0, r2
 80029f6:	4798      	blx	r3
 80029f8:	e007      	b.n	8002a0a <LCD0_write+0xce>
 80029fa:	4b62      	ldr	r3, [pc, #392]	; (8002b84 <LCD0_write+0x248>)
 80029fc:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002a00:	4a61      	ldr	r2, [pc, #388]	; (8002b88 <LCD0_write+0x24c>)
 8002a02:	6812      	ldr	r2, [r2, #0]
 8002a04:	2106      	movs	r1, #6
 8002a06:	4610      	mov	r0, r2
 8002a08:	4798      	blx	r3
	if(c & 0x20) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 8002a0a:	79fb      	ldrb	r3, [r7, #7]
 8002a0c:	f003 0320 	and.w	r3, r3, #32
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d008      	beq.n	8002a26 <LCD0_write+0xea>
 8002a14:	4b5b      	ldr	r3, [pc, #364]	; (8002b84 <LCD0_write+0x248>)
 8002a16:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8002a1a:	4a5b      	ldr	r2, [pc, #364]	; (8002b88 <LCD0_write+0x24c>)
 8002a1c:	6812      	ldr	r2, [r2, #0]
 8002a1e:	2105      	movs	r1, #5
 8002a20:	4610      	mov	r0, r2
 8002a22:	4798      	blx	r3
 8002a24:	e007      	b.n	8002a36 <LCD0_write+0xfa>
 8002a26:	4b57      	ldr	r3, [pc, #348]	; (8002b84 <LCD0_write+0x248>)
 8002a28:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002a2c:	4a56      	ldr	r2, [pc, #344]	; (8002b88 <LCD0_write+0x24c>)
 8002a2e:	6812      	ldr	r2, [r2, #0]
 8002a30:	2105      	movs	r1, #5
 8002a32:	4610      	mov	r0, r2
 8002a34:	4798      	blx	r3
	if(c & 0x10) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4);
 8002a36:	79fb      	ldrb	r3, [r7, #7]
 8002a38:	f003 0310 	and.w	r3, r3, #16
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d008      	beq.n	8002a52 <LCD0_write+0x116>
 8002a40:	4b50      	ldr	r3, [pc, #320]	; (8002b84 <LCD0_write+0x248>)
 8002a42:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8002a46:	4a50      	ldr	r2, [pc, #320]	; (8002b88 <LCD0_write+0x24c>)
 8002a48:	6812      	ldr	r2, [r2, #0]
 8002a4a:	2104      	movs	r1, #4
 8002a4c:	4610      	mov	r0, r2
 8002a4e:	4798      	blx	r3
 8002a50:	e007      	b.n	8002a62 <LCD0_write+0x126>
 8002a52:	4b4c      	ldr	r3, [pc, #304]	; (8002b84 <LCD0_write+0x248>)
 8002a54:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002a58:	4a4b      	ldr	r2, [pc, #300]	; (8002b88 <LCD0_write+0x24c>)
 8002a5a:	6812      	ldr	r2, [r2, #0]
 8002a5c:	2104      	movs	r1, #4
 8002a5e:	4610      	mov	r0, r2
 8002a60:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 8002a62:	4b48      	ldr	r3, [pc, #288]	; (8002b84 <LCD0_write+0x248>)
 8002a64:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002a68:	4a47      	ldr	r2, [pc, #284]	; (8002b88 <LCD0_write+0x24c>)
 8002a6a:	6812      	ldr	r2, [r2, #0]
 8002a6c:	2102      	movs	r1, #2
 8002a6e:	4610      	mov	r0, r2
 8002a70:	4798      	blx	r3
	
	// Second nibble
	 
	stm.func.resetpin(ireg, RW); // lcd as input
 8002a72:	4b44      	ldr	r3, [pc, #272]	; (8002b84 <LCD0_write+0x248>)
 8002a74:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002a78:	4a43      	ldr	r2, [pc, #268]	; (8002b88 <LCD0_write+0x24c>)
 8002a7a:	6812      	ldr	r2, [r2, #0]
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	4610      	mov	r0, r2
 8002a80:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8002a82:	88bb      	ldrh	r3, [r7, #4]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d008      	beq.n	8002a9a <LCD0_write+0x15e>
 8002a88:	4b3e      	ldr	r3, [pc, #248]	; (8002b84 <LCD0_write+0x248>)
 8002a8a:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8002a8e:	4a3e      	ldr	r2, [pc, #248]	; (8002b88 <LCD0_write+0x24c>)
 8002a90:	6812      	ldr	r2, [r2, #0]
 8002a92:	2100      	movs	r1, #0
 8002a94:	4610      	mov	r0, r2
 8002a96:	4798      	blx	r3
 8002a98:	e007      	b.n	8002aaa <LCD0_write+0x16e>
 8002a9a:	4b3a      	ldr	r3, [pc, #232]	; (8002b84 <LCD0_write+0x248>)
 8002a9c:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002aa0:	4a39      	ldr	r2, [pc, #228]	; (8002b88 <LCD0_write+0x24c>)
 8002aa2:	6812      	ldr	r2, [r2, #0]
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	4610      	mov	r0, r2
 8002aa8:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enabled
 8002aaa:	4b36      	ldr	r3, [pc, #216]	; (8002b84 <LCD0_write+0x248>)
 8002aac:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8002ab0:	4a35      	ldr	r2, [pc, #212]	; (8002b88 <LCD0_write+0x24c>)
 8002ab2:	6812      	ldr	r2, [r2, #0]
 8002ab4:	2102      	movs	r1, #2
 8002ab6:	4610      	mov	r0, r2
 8002ab8:	4798      	blx	r3
	
	if(c & 0x08) stm.func.setpin(ireg,DB7); else stm.func.resetpin(ireg,DB7);
 8002aba:	79fb      	ldrb	r3, [r7, #7]
 8002abc:	f003 0308 	and.w	r3, r3, #8
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d008      	beq.n	8002ad6 <LCD0_write+0x19a>
 8002ac4:	4b2f      	ldr	r3, [pc, #188]	; (8002b84 <LCD0_write+0x248>)
 8002ac6:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8002aca:	4a2f      	ldr	r2, [pc, #188]	; (8002b88 <LCD0_write+0x24c>)
 8002acc:	6812      	ldr	r2, [r2, #0]
 8002ace:	2107      	movs	r1, #7
 8002ad0:	4610      	mov	r0, r2
 8002ad2:	4798      	blx	r3
 8002ad4:	e007      	b.n	8002ae6 <LCD0_write+0x1aa>
 8002ad6:	4b2b      	ldr	r3, [pc, #172]	; (8002b84 <LCD0_write+0x248>)
 8002ad8:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002adc:	4a2a      	ldr	r2, [pc, #168]	; (8002b88 <LCD0_write+0x24c>)
 8002ade:	6812      	ldr	r2, [r2, #0]
 8002ae0:	2107      	movs	r1, #7
 8002ae2:	4610      	mov	r0, r2
 8002ae4:	4798      	blx	r3
	if(c & 0x04) stm.func.setpin(ireg,DB6); else stm.func.resetpin(ireg,DB6);
 8002ae6:	79fb      	ldrb	r3, [r7, #7]
 8002ae8:	f003 0304 	and.w	r3, r3, #4
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d008      	beq.n	8002b02 <LCD0_write+0x1c6>
 8002af0:	4b24      	ldr	r3, [pc, #144]	; (8002b84 <LCD0_write+0x248>)
 8002af2:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8002af6:	4a24      	ldr	r2, [pc, #144]	; (8002b88 <LCD0_write+0x24c>)
 8002af8:	6812      	ldr	r2, [r2, #0]
 8002afa:	2106      	movs	r1, #6
 8002afc:	4610      	mov	r0, r2
 8002afe:	4798      	blx	r3
 8002b00:	e007      	b.n	8002b12 <LCD0_write+0x1d6>
 8002b02:	4b20      	ldr	r3, [pc, #128]	; (8002b84 <LCD0_write+0x248>)
 8002b04:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002b08:	4a1f      	ldr	r2, [pc, #124]	; (8002b88 <LCD0_write+0x24c>)
 8002b0a:	6812      	ldr	r2, [r2, #0]
 8002b0c:	2106      	movs	r1, #6
 8002b0e:	4610      	mov	r0, r2
 8002b10:	4798      	blx	r3
	if(c & 0x02) stm.func.setpin(ireg,DB5); else stm.func.resetpin(ireg,DB5);
 8002b12:	79fb      	ldrb	r3, [r7, #7]
 8002b14:	f003 0302 	and.w	r3, r3, #2
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d008      	beq.n	8002b2e <LCD0_write+0x1f2>
 8002b1c:	4b19      	ldr	r3, [pc, #100]	; (8002b84 <LCD0_write+0x248>)
 8002b1e:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8002b22:	4a19      	ldr	r2, [pc, #100]	; (8002b88 <LCD0_write+0x24c>)
 8002b24:	6812      	ldr	r2, [r2, #0]
 8002b26:	2105      	movs	r1, #5
 8002b28:	4610      	mov	r0, r2
 8002b2a:	4798      	blx	r3
 8002b2c:	e007      	b.n	8002b3e <LCD0_write+0x202>
 8002b2e:	4b15      	ldr	r3, [pc, #84]	; (8002b84 <LCD0_write+0x248>)
 8002b30:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002b34:	4a14      	ldr	r2, [pc, #80]	; (8002b88 <LCD0_write+0x24c>)
 8002b36:	6812      	ldr	r2, [r2, #0]
 8002b38:	2105      	movs	r1, #5
 8002b3a:	4610      	mov	r0, r2
 8002b3c:	4798      	blx	r3
	if(c & 0x01) stm.func.setpin(ireg,DB4); else stm.func.resetpin(ireg,DB4); 
 8002b3e:	79fb      	ldrb	r3, [r7, #7]
 8002b40:	f003 0301 	and.w	r3, r3, #1
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d008      	beq.n	8002b5a <LCD0_write+0x21e>
 8002b48:	4b0e      	ldr	r3, [pc, #56]	; (8002b84 <LCD0_write+0x248>)
 8002b4a:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8002b4e:	4a0e      	ldr	r2, [pc, #56]	; (8002b88 <LCD0_write+0x24c>)
 8002b50:	6812      	ldr	r2, [r2, #0]
 8002b52:	2104      	movs	r1, #4
 8002b54:	4610      	mov	r0, r2
 8002b56:	4798      	blx	r3
 8002b58:	e007      	b.n	8002b6a <LCD0_write+0x22e>
 8002b5a:	4b0a      	ldr	r3, [pc, #40]	; (8002b84 <LCD0_write+0x248>)
 8002b5c:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002b60:	4a09      	ldr	r2, [pc, #36]	; (8002b88 <LCD0_write+0x24c>)
 8002b62:	6812      	ldr	r2, [r2, #0]
 8002b64:	2104      	movs	r1, #4
 8002b66:	4610      	mov	r0, r2
 8002b68:	4798      	blx	r3
	
	stm.func.resetpin(ireg, EN); // shift to lcd
 8002b6a:	4b06      	ldr	r3, [pc, #24]	; (8002b84 <LCD0_write+0x248>)
 8002b6c:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002b70:	4a05      	ldr	r2, [pc, #20]	; (8002b88 <LCD0_write+0x24c>)
 8002b72:	6812      	ldr	r2, [r2, #0]
 8002b74:	2102      	movs	r1, #2
 8002b76:	4610      	mov	r0, r2
 8002b78:	4798      	blx	r3
}
 8002b7a:	bf00      	nop
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20000464 	.word	0x20000464
 8002b88:	20000668 	.word	0x20000668

08002b8c <LCD0_read>:
char LCD0_read(unsigned short D_I)
{ // Read from LCD
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	4603      	mov	r3, r0
 8002b94:	80fb      	strh	r3, [r7, #6]
	uint32_t data = 0;
 8002b96:	2300      	movs	r3, #0
 8002b98:	60bb      	str	r3, [r7, #8]
	uint8_t c = 0;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	73fb      	strb	r3, [r7, #15]
	ireg->MODER &= (uint32_t) ~((3 << (DB4 * 2)) | (3 << (DB5 * 2)) | (3 << (DB6 * 2)) | (3 << (DB7 * 2))); // mcu as input
 8002b9e:	4b6e      	ldr	r3, [pc, #440]	; (8002d58 <LCD0_read+0x1cc>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	4b6c      	ldr	r3, [pc, #432]	; (8002d58 <LCD0_read+0x1cc>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002bac:	601a      	str	r2, [r3, #0]
	
	//First nibble
	stm.func.setpin(ireg, RW); // lcd as output
 8002bae:	4b6b      	ldr	r3, [pc, #428]	; (8002d5c <LCD0_read+0x1d0>)
 8002bb0:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8002bb4:	4a68      	ldr	r2, [pc, #416]	; (8002d58 <LCD0_read+0x1cc>)
 8002bb6:	6812      	ldr	r2, [r2, #0]
 8002bb8:	2101      	movs	r1, #1
 8002bba:	4610      	mov	r0, r2
 8002bbc:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8002bbe:	88fb      	ldrh	r3, [r7, #6]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d008      	beq.n	8002bd6 <LCD0_read+0x4a>
 8002bc4:	4b65      	ldr	r3, [pc, #404]	; (8002d5c <LCD0_read+0x1d0>)
 8002bc6:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8002bca:	4a63      	ldr	r2, [pc, #396]	; (8002d58 <LCD0_read+0x1cc>)
 8002bcc:	6812      	ldr	r2, [r2, #0]
 8002bce:	2100      	movs	r1, #0
 8002bd0:	4610      	mov	r0, r2
 8002bd2:	4798      	blx	r3
 8002bd4:	e007      	b.n	8002be6 <LCD0_read+0x5a>
 8002bd6:	4b61      	ldr	r3, [pc, #388]	; (8002d5c <LCD0_read+0x1d0>)
 8002bd8:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002bdc:	4a5e      	ldr	r2, [pc, #376]	; (8002d58 <LCD0_read+0x1cc>)
 8002bde:	6812      	ldr	r2, [r2, #0]
 8002be0:	2100      	movs	r1, #0
 8002be2:	4610      	mov	r0, r2
 8002be4:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 8002be6:	4b5d      	ldr	r3, [pc, #372]	; (8002d5c <LCD0_read+0x1d0>)
 8002be8:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8002bec:	4a5a      	ldr	r2, [pc, #360]	; (8002d58 <LCD0_read+0x1cc>)
 8002bee:	6812      	ldr	r2, [r2, #0]
 8002bf0:	2102      	movs	r1, #2
 8002bf2:	4610      	mov	r0, r2
 8002bf4:	4798      	blx	r3
	data = ireg->IDR; // read data 
 8002bf6:	4b58      	ldr	r3, [pc, #352]	; (8002d58 <LCD0_read+0x1cc>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	691b      	ldr	r3, [r3, #16]
 8002bfc:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 8002bfe:	4b57      	ldr	r3, [pc, #348]	; (8002d5c <LCD0_read+0x1d0>)
 8002c00:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002c04:	4a54      	ldr	r2, [pc, #336]	; (8002d58 <LCD0_read+0x1cc>)
 8002c06:	6812      	ldr	r2, [r2, #0]
 8002c08:	2102      	movs	r1, #2
 8002c0a:	4610      	mov	r0, r2
 8002c0c:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 7; else c &= ~(1 << 7);
 8002c0e:	68bb      	ldr	r3, [r7, #8]
 8002c10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d004      	beq.n	8002c22 <LCD0_read+0x96>
 8002c18:	7bfb      	ldrb	r3, [r7, #15]
 8002c1a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002c1e:	73fb      	strb	r3, [r7, #15]
 8002c20:	e003      	b.n	8002c2a <LCD0_read+0x9e>
 8002c22:	7bfb      	ldrb	r3, [r7, #15]
 8002c24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002c28:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 6; else c &= ~(1 << 6);
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d004      	beq.n	8002c3e <LCD0_read+0xb2>
 8002c34:	7bfb      	ldrb	r3, [r7, #15]
 8002c36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002c3a:	73fb      	strb	r3, [r7, #15]
 8002c3c:	e003      	b.n	8002c46 <LCD0_read+0xba>
 8002c3e:	7bfb      	ldrb	r3, [r7, #15]
 8002c40:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c44:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 5; else c &= ~(1 << 5);
 8002c46:	68bb      	ldr	r3, [r7, #8]
 8002c48:	f003 0320 	and.w	r3, r3, #32
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d004      	beq.n	8002c5a <LCD0_read+0xce>
 8002c50:	7bfb      	ldrb	r3, [r7, #15]
 8002c52:	f043 0320 	orr.w	r3, r3, #32
 8002c56:	73fb      	strb	r3, [r7, #15]
 8002c58:	e003      	b.n	8002c62 <LCD0_read+0xd6>
 8002c5a:	7bfb      	ldrb	r3, [r7, #15]
 8002c5c:	f023 0320 	bic.w	r3, r3, #32
 8002c60:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 4; else c &= ~(1 << 4);
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	f003 0310 	and.w	r3, r3, #16
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d004      	beq.n	8002c76 <LCD0_read+0xea>
 8002c6c:	7bfb      	ldrb	r3, [r7, #15]
 8002c6e:	f043 0310 	orr.w	r3, r3, #16
 8002c72:	73fb      	strb	r3, [r7, #15]
 8002c74:	e003      	b.n	8002c7e <LCD0_read+0xf2>
 8002c76:	7bfb      	ldrb	r3, [r7, #15]
 8002c78:	f023 0310 	bic.w	r3, r3, #16
 8002c7c:	73fb      	strb	r3, [r7, #15]
	  
	// Second nibble
	stm.func.setpin(ireg, RW); // lcd as output
 8002c7e:	4b37      	ldr	r3, [pc, #220]	; (8002d5c <LCD0_read+0x1d0>)
 8002c80:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8002c84:	4a34      	ldr	r2, [pc, #208]	; (8002d58 <LCD0_read+0x1cc>)
 8002c86:	6812      	ldr	r2, [r2, #0]
 8002c88:	2101      	movs	r1, #1
 8002c8a:	4610      	mov	r0, r2
 8002c8c:	4798      	blx	r3
	
	if(D_I) stm.func.setpin(ireg, RS); else stm.func.resetpin(ireg, RS); 
 8002c8e:	88fb      	ldrh	r3, [r7, #6]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d008      	beq.n	8002ca6 <LCD0_read+0x11a>
 8002c94:	4b31      	ldr	r3, [pc, #196]	; (8002d5c <LCD0_read+0x1d0>)
 8002c96:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8002c9a:	4a2f      	ldr	r2, [pc, #188]	; (8002d58 <LCD0_read+0x1cc>)
 8002c9c:	6812      	ldr	r2, [r2, #0]
 8002c9e:	2100      	movs	r1, #0
 8002ca0:	4610      	mov	r0, r2
 8002ca2:	4798      	blx	r3
 8002ca4:	e007      	b.n	8002cb6 <LCD0_read+0x12a>
 8002ca6:	4b2d      	ldr	r3, [pc, #180]	; (8002d5c <LCD0_read+0x1d0>)
 8002ca8:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002cac:	4a2a      	ldr	r2, [pc, #168]	; (8002d58 <LCD0_read+0x1cc>)
 8002cae:	6812      	ldr	r2, [r2, #0]
 8002cb0:	2100      	movs	r1, #0
 8002cb2:	4610      	mov	r0, r2
 8002cb4:	4798      	blx	r3
	
	stm.func.setpin(ireg, EN); // lcd enable (shift out)
 8002cb6:	4b29      	ldr	r3, [pc, #164]	; (8002d5c <LCD0_read+0x1d0>)
 8002cb8:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 8002cbc:	4a26      	ldr	r2, [pc, #152]	; (8002d58 <LCD0_read+0x1cc>)
 8002cbe:	6812      	ldr	r2, [r2, #0]
 8002cc0:	2102      	movs	r1, #2
 8002cc2:	4610      	mov	r0, r2
 8002cc4:	4798      	blx	r3
	data = ireg->IDR; // read data
 8002cc6:	4b24      	ldr	r3, [pc, #144]	; (8002d58 <LCD0_read+0x1cc>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	691b      	ldr	r3, [r3, #16]
 8002ccc:	60bb      	str	r3, [r7, #8]
	stm.func.resetpin(ireg, EN); // lcd disable
 8002cce:	4b23      	ldr	r3, [pc, #140]	; (8002d5c <LCD0_read+0x1d0>)
 8002cd0:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8002cd4:	4a20      	ldr	r2, [pc, #128]	; (8002d58 <LCD0_read+0x1cc>)
 8002cd6:	6812      	ldr	r2, [r2, #0]
 8002cd8:	2102      	movs	r1, #2
 8002cda:	4610      	mov	r0, r2
 8002cdc:	4798      	blx	r3
	
	if(data & (1 << DB7)) c |= 1 << 3; else c &= ~(1 << 3);
 8002cde:	68bb      	ldr	r3, [r7, #8]
 8002ce0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d004      	beq.n	8002cf2 <LCD0_read+0x166>
 8002ce8:	7bfb      	ldrb	r3, [r7, #15]
 8002cea:	f043 0308 	orr.w	r3, r3, #8
 8002cee:	73fb      	strb	r3, [r7, #15]
 8002cf0:	e003      	b.n	8002cfa <LCD0_read+0x16e>
 8002cf2:	7bfb      	ldrb	r3, [r7, #15]
 8002cf4:	f023 0308 	bic.w	r3, r3, #8
 8002cf8:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB6)) c |= 1 << 2; else c &= ~(1 << 2);
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d004      	beq.n	8002d0e <LCD0_read+0x182>
 8002d04:	7bfb      	ldrb	r3, [r7, #15]
 8002d06:	f043 0304 	orr.w	r3, r3, #4
 8002d0a:	73fb      	strb	r3, [r7, #15]
 8002d0c:	e003      	b.n	8002d16 <LCD0_read+0x18a>
 8002d0e:	7bfb      	ldrb	r3, [r7, #15]
 8002d10:	f023 0304 	bic.w	r3, r3, #4
 8002d14:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB5)) c |= 1 << 1; else c &= ~(1 << 1);
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	f003 0320 	and.w	r3, r3, #32
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d004      	beq.n	8002d2a <LCD0_read+0x19e>
 8002d20:	7bfb      	ldrb	r3, [r7, #15]
 8002d22:	f043 0302 	orr.w	r3, r3, #2
 8002d26:	73fb      	strb	r3, [r7, #15]
 8002d28:	e003      	b.n	8002d32 <LCD0_read+0x1a6>
 8002d2a:	7bfb      	ldrb	r3, [r7, #15]
 8002d2c:	f023 0302 	bic.w	r3, r3, #2
 8002d30:	73fb      	strb	r3, [r7, #15]
	if(data & (1 << DB4)) c |= 1 << 0; else c &= ~(1 << 0);
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	f003 0310 	and.w	r3, r3, #16
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d004      	beq.n	8002d46 <LCD0_read+0x1ba>
 8002d3c:	7bfb      	ldrb	r3, [r7, #15]
 8002d3e:	f043 0301 	orr.w	r3, r3, #1
 8002d42:	73fb      	strb	r3, [r7, #15]
 8002d44:	e003      	b.n	8002d4e <LCD0_read+0x1c2>
 8002d46:	7bfb      	ldrb	r3, [r7, #15]
 8002d48:	f023 0301 	bic.w	r3, r3, #1
 8002d4c:	73fb      	strb	r3, [r7, #15]
	
	return c;
 8002d4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3710      	adds	r7, #16
 8002d54:	46bd      	mov	sp, r7
 8002d56:	bd80      	pop	{r7, pc}
 8002d58:	20000668 	.word	0x20000668
 8002d5c:	20000464 	.word	0x20000464

08002d60 <LCD0_BF>:
void LCD0_BF(void)
//	It has to read at minimum one equal and exit
//	immediately if not equal, weird property.
{
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b082      	sub	sp, #8
 8002d64:	af00      	add	r7, sp, #0
	uint8_t i;
	char inst = 0x80;
 8002d66:	2380      	movs	r3, #128	; 0x80
 8002d68:	71bb      	strb	r3, [r7, #6]
	for(i=0; 0x80 & inst; i++){
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	71fb      	strb	r3, [r7, #7]
 8002d6e:	e00a      	b.n	8002d86 <LCD0_BF+0x26>
		inst = LCD0_read(INST);
 8002d70:	2000      	movs	r0, #0
 8002d72:	f7ff ff0b 	bl	8002b8c <LCD0_read>
 8002d76:	4603      	mov	r3, r0
 8002d78:	71bb      	strb	r3, [r7, #6]
		if(i > 1)
 8002d7a:	79fb      	ldrb	r3, [r7, #7]
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d807      	bhi.n	8002d90 <LCD0_BF+0x30>
	for(i=0; 0x80 & inst; i++){
 8002d80:	79fb      	ldrb	r3, [r7, #7]
 8002d82:	3301      	adds	r3, #1
 8002d84:	71fb      	strb	r3, [r7, #7]
 8002d86:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	dbf0      	blt.n	8002d70 <LCD0_BF+0x10>
			break;
	}
}
 8002d8e:	e000      	b.n	8002d92 <LCD0_BF+0x32>
			break;
 8002d90:	bf00      	nop
}
 8002d92:	bf00      	nop
 8002d94:	3708      	adds	r7, #8
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <LCD0_getch>:
char LCD0_getch(void)
{
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	b082      	sub	sp, #8
 8002d9e:	af00      	add	r7, sp, #0
	char c;
	c = LCD0_read(DATA);
 8002da0:	2001      	movs	r0, #1
 8002da2:	f7ff fef3 	bl	8002b8c <LCD0_read>
 8002da6:	4603      	mov	r3, r0
 8002da8:	71fb      	strb	r3, [r7, #7]
	LCD0_BF();
 8002daa:	f7ff ffd9 	bl	8002d60 <LCD0_BF>
	return c;
 8002dae:	79fb      	ldrb	r3, [r7, #7]
}
 8002db0:	4618      	mov	r0, r3
 8002db2:	3708      	adds	r7, #8
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bd80      	pop	{r7, pc}

08002db8 <LCD0_putch>:
void LCD0_putch(char c)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	71fb      	strb	r3, [r7, #7]
	LCD0_write(c, DATA);
 8002dc2:	79fb      	ldrb	r3, [r7, #7]
 8002dc4:	2101      	movs	r1, #1
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f7ff fdb8 	bl	800293c <LCD0_write>
	LCD0_BF();
 8002dcc:	f7ff ffc8 	bl	8002d60 <LCD0_BF>
}
 8002dd0:	bf00      	nop
 8002dd2:	3708      	adds	r7, #8
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <LCD0_string>:
void LCD0_string(const char* s)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	b084      	sub	sp, #16
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
	char tmp;
	while(*s){
 8002de0:	e008      	b.n	8002df4 <LCD0_string+0x1c>
		tmp = *(s++);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	1c5a      	adds	r2, r3, #1
 8002de6:	607a      	str	r2, [r7, #4]
 8002de8:	781b      	ldrb	r3, [r3, #0]
 8002dea:	73fb      	strb	r3, [r7, #15]
		LCD0_putch(tmp);
 8002dec:	7bfb      	ldrb	r3, [r7, #15]
 8002dee:	4618      	mov	r0, r3
 8002df0:	f7ff ffe2 	bl	8002db8 <LCD0_putch>
	while(*s){
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	781b      	ldrb	r3, [r3, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d1f2      	bne.n	8002de2 <LCD0_string+0xa>
	}
}
 8002dfc:	bf00      	nop
 8002dfe:	bf00      	nop
 8002e00:	3710      	adds	r7, #16
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}

08002e06 <LCD0_string_size>:
void LCD0_string_size(const char* s, uint32_t size)
{
 8002e06:	b580      	push	{r7, lr}
 8002e08:	b084      	sub	sp, #16
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
 8002e0e:	6039      	str	r1, [r7, #0]
	char tmp;
	uint32_t pos = 0;
 8002e10:	2300      	movs	r3, #0
 8002e12:	60fb      	str	r3, [r7, #12]
	while(*s){
 8002e14:	e00f      	b.n	8002e36 <LCD0_string_size+0x30>
		tmp=*(s++);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	1c5a      	adds	r2, r3, #1
 8002e1a:	607a      	str	r2, [r7, #4]
 8002e1c:	781b      	ldrb	r3, [r3, #0]
 8002e1e:	72fb      	strb	r3, [r7, #11]
		pos++;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	3301      	adds	r3, #1
 8002e24:	60fb      	str	r3, [r7, #12]
		if(pos > size) // 1 TO SIZE+1
 8002e26:	68fa      	ldr	r2, [r7, #12]
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	429a      	cmp	r2, r3
 8002e2c:	d808      	bhi.n	8002e40 <LCD0_string_size+0x3a>
			break;
		LCD0_putch(tmp);
 8002e2e:	7afb      	ldrb	r3, [r7, #11]
 8002e30:	4618      	mov	r0, r3
 8002e32:	f7ff ffc1 	bl	8002db8 <LCD0_putch>
	while(*s){
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	781b      	ldrb	r3, [r3, #0]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d1eb      	bne.n	8002e16 <LCD0_string_size+0x10>
 8002e3e:	e007      	b.n	8002e50 <LCD0_string_size+0x4a>
			break;
 8002e40:	bf00      	nop
	}
	while(pos < size){ // TO SIZE
 8002e42:	e005      	b.n	8002e50 <LCD0_string_size+0x4a>
		LCD0_putch(' ');
 8002e44:	2020      	movs	r0, #32
 8002e46:	f7ff ffb7 	bl	8002db8 <LCD0_putch>
		pos++;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	60fb      	str	r3, [r7, #12]
	while(pos < size){ // TO SIZE
 8002e50:	68fa      	ldr	r2, [r7, #12]
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d3f5      	bcc.n	8002e44 <LCD0_string_size+0x3e>
	}
}
 8002e58:	bf00      	nop
 8002e5a:	bf00      	nop
 8002e5c:	3710      	adds	r7, #16
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <LCD0_hspace>:
void LCD0_hspace(uint32_t n)
{
 8002e62:	b580      	push	{r7, lr}
 8002e64:	b082      	sub	sp, #8
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
	for(; n; n--){
 8002e6a:	e005      	b.n	8002e78 <LCD0_hspace+0x16>
		LCD0_putch(' ');
 8002e6c:	2020      	movs	r0, #32
 8002e6e:	f7ff ffa3 	bl	8002db8 <LCD0_putch>
	for(; n; n--){
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	3b01      	subs	r3, #1
 8002e76:	607b      	str	r3, [r7, #4]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1f6      	bne.n	8002e6c <LCD0_hspace+0xa>
	}
}
 8002e7e:	bf00      	nop
 8002e80:	bf00      	nop
 8002e82:	3708      	adds	r7, #8
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}

08002e88 <LCD0_clear>:
void LCD0_clear(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
	LCD0_write(0x01, INST);
 8002e8c:	2100      	movs	r1, #0
 8002e8e:	2001      	movs	r0, #1
 8002e90:	f7ff fd54 	bl	800293c <LCD0_write>
	stm.systick.delay_ms(2);
 8002e94:	4b03      	ldr	r3, [pc, #12]	; (8002ea4 <LCD0_clear+0x1c>)
 8002e96:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 8002e9a:	2002      	movs	r0, #2
 8002e9c:	4798      	blx	r3
}
 8002e9e:	bf00      	nop
 8002ea0:	bd80      	pop	{r7, pc}
 8002ea2:	bf00      	nop
 8002ea4:	20000464 	.word	0x20000464

08002ea8 <LCD0_gotoxy>:
void LCD0_gotoxy(unsigned int y, unsigned int x)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b082      	sub	sp, #8
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
 8002eb0:	6039      	str	r1, [r7, #0]
	switch(y){
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2b03      	cmp	r3, #3
 8002eb6:	d837      	bhi.n	8002f28 <LCD0_gotoxy+0x80>
 8002eb8:	a201      	add	r2, pc, #4	; (adr r2, 8002ec0 <LCD0_gotoxy+0x18>)
 8002eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ebe:	bf00      	nop
 8002ec0:	08002ed1 	.word	0x08002ed1
 8002ec4:	08002ee7 	.word	0x08002ee7
 8002ec8:	08002efd 	.word	0x08002efd
 8002ecc:	08002f13 	.word	0x08002f13
		case 0:
			LCD0_write((char)(0x80 + x), INST);
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	3b80      	subs	r3, #128	; 0x80
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	2100      	movs	r1, #0
 8002eda:	4618      	mov	r0, r3
 8002edc:	f7ff fd2e 	bl	800293c <LCD0_write>
			LCD0_BF();
 8002ee0:	f7ff ff3e 	bl	8002d60 <LCD0_BF>
			break;
 8002ee4:	e021      	b.n	8002f2a <LCD0_gotoxy+0x82>
		case 1:
			LCD0_write((char)(0xC0 + x), INST);
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	3b40      	subs	r3, #64	; 0x40
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2100      	movs	r1, #0
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff fd23 	bl	800293c <LCD0_write>
			LCD0_BF();
 8002ef6:	f7ff ff33 	bl	8002d60 <LCD0_BF>
			break;
 8002efa:	e016      	b.n	8002f2a <LCD0_gotoxy+0x82>
		case 2:
			LCD0_write((char)(0x94 + x), INST); // 0x94
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	3b6c      	subs	r3, #108	; 0x6c
 8002f02:	b2db      	uxtb	r3, r3
 8002f04:	2100      	movs	r1, #0
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7ff fd18 	bl	800293c <LCD0_write>
			LCD0_BF();
 8002f0c:	f7ff ff28 	bl	8002d60 <LCD0_BF>
			break;
 8002f10:	e00b      	b.n	8002f2a <LCD0_gotoxy+0x82>
		case 3:
			LCD0_write((char)(0xD4 + x), INST); // 0xD4
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	3b2c      	subs	r3, #44	; 0x2c
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	2100      	movs	r1, #0
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f7ff fd0d 	bl	800293c <LCD0_write>
			LCD0_BF();
 8002f22:	f7ff ff1d 	bl	8002d60 <LCD0_BF>
			break;
 8002f26:	e000      	b.n	8002f2a <LCD0_gotoxy+0x82>
		default:
			break;
 8002f28:	bf00      	nop
	}
}
 8002f2a:	bf00      	nop
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop

08002f34 <LCD0_reboot>:
void LCD0_reboot(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
	//low high detect pin NC
	uint32_t i;
	uint32_t tmp;
	tmp = ireg->IDR & (1 << NC);
 8002f3a:	4b0d      	ldr	r3, [pc, #52]	; (8002f70 <LCD0_reboot+0x3c>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	691b      	ldr	r3, [r3, #16]
 8002f40:	f003 0308 	and.w	r3, r3, #8
 8002f44:	607b      	str	r3, [r7, #4]
	i = tmp ^ lcd0_detect;
 8002f46:	4b0b      	ldr	r3, [pc, #44]	; (8002f74 <LCD0_reboot+0x40>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	687a      	ldr	r2, [r7, #4]
 8002f4c:	4053      	eors	r3, r2
 8002f4e:	603b      	str	r3, [r7, #0]
	i &= tmp;
 8002f50:	683a      	ldr	r2, [r7, #0]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4013      	ands	r3, r2
 8002f56:	603b      	str	r3, [r7, #0]
	if(i)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d001      	beq.n	8002f62 <LCD0_reboot+0x2e>
		LCD0_inic();
 8002f5e:	f7ff fc29 	bl	80027b4 <LCD0_inic>
	lcd0_detect = tmp;
 8002f62:	4a04      	ldr	r2, [pc, #16]	; (8002f74 <LCD0_reboot+0x40>)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6013      	str	r3, [r2, #0]
}
 8002f68:	bf00      	nop
 8002f6a:	3708      	adds	r7, #8
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	20000668 	.word	0x20000668
 8002f74:	2000066c 	.word	0x2000066c

08002f78 <STM32446enable>:
/*
*** File Procedure and Functions
*/

// STM32446 Image Linker
STM32446 STM32446enable(void){
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b082      	sub	sp, #8
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
/******************************************************************************
	Comment out the linked modules to reduce memmory usage.
	
*******************************************************************************/
	mem[0] = 0;
 8002f80:	4b98      	ldr	r3, [pc, #608]	; (80031e4 <STM32446enable+0x26c>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	601a      	str	r2, [r3, #0]
	nen[0] = 0;
 8002f86:	4b98      	ldr	r3, [pc, #608]	; (80031e8 <STM32446enable+0x270>)
 8002f88:	2200      	movs	r2, #0
 8002f8a:	601a      	str	r2, [r3, #0]
	STM32446temperature = 0;
 8002f8c:	4997      	ldr	r1, [pc, #604]	; (80031ec <STM32446enable+0x274>)
 8002f8e:	f04f 0200 	mov.w	r2, #0
 8002f92:	f04f 0300 	mov.w	r3, #0
 8002f96:	e9c1 2300 	strd	r2, r3, [r1]
	/*****STM32446 OBJECTS******/
	//FLASH
	ret.flash.reg = (FLASH_TypeDef*) FLASH_R_BASE;
 8002f9a:	4b95      	ldr	r3, [pc, #596]	; (80031f0 <STM32446enable+0x278>)
 8002f9c:	4a95      	ldr	r2, [pc, #596]	; (80031f4 <STM32446enable+0x27c>)
 8002f9e:	601a      	str	r2, [r3, #0]
	
	//CRC
	ret.crc.reg = (CRC_TypeDef*) CRC_BASE;
 8002fa0:	4b93      	ldr	r3, [pc, #588]	; (80031f0 <STM32446enable+0x278>)
 8002fa2:	4a95      	ldr	r2, [pc, #596]	; (80031f8 <STM32446enable+0x280>)
 8002fa4:	605a      	str	r2, [r3, #4]
	
	//PWR
	ret.pwr.reg = (PWR_TypeDef*) PWR_BASE;
 8002fa6:	4b92      	ldr	r3, [pc, #584]	; (80031f0 <STM32446enable+0x278>)
 8002fa8:	4a94      	ldr	r2, [pc, #592]	; (80031fc <STM32446enable+0x284>)
 8002faa:	609a      	str	r2, [r3, #8]
	
	//RCC
	ret.rcc.reg = (RCC_TypeDef*) RCC_BASE;
 8002fac:	4b90      	ldr	r3, [pc, #576]	; (80031f0 <STM32446enable+0x278>)
 8002fae:	4a94      	ldr	r2, [pc, #592]	; (8003200 <STM32446enable+0x288>)
 8002fb0:	60da      	str	r2, [r3, #12]
	ret.rcc.henable = STM32446RccHEnable;
 8002fb2:	4b8f      	ldr	r3, [pc, #572]	; (80031f0 <STM32446enable+0x278>)
 8002fb4:	4a93      	ldr	r2, [pc, #588]	; (8003204 <STM32446enable+0x28c>)
 8002fb6:	611a      	str	r2, [r3, #16]
	ret.rcc.hselect = STM32446RccHSelect;
 8002fb8:	4b8d      	ldr	r3, [pc, #564]	; (80031f0 <STM32446enable+0x278>)
 8002fba:	4a93      	ldr	r2, [pc, #588]	; (8003208 <STM32446enable+0x290>)
 8002fbc:	615a      	str	r2, [r3, #20]
	ret.rcc.lenable = STM32446RccLEnable;
 8002fbe:	4b8c      	ldr	r3, [pc, #560]	; (80031f0 <STM32446enable+0x278>)
 8002fc0:	4a92      	ldr	r2, [pc, #584]	; (800320c <STM32446enable+0x294>)
 8002fc2:	619a      	str	r2, [r3, #24]
	ret.rcc.lselect = STM32446RccLSelect;
 8002fc4:	4b8a      	ldr	r3, [pc, #552]	; (80031f0 <STM32446enable+0x278>)
 8002fc6:	4a92      	ldr	r2, [pc, #584]	; (8003210 <STM32446enable+0x298>)
 8002fc8:	61da      	str	r2, [r3, #28]
	ret.rcc.prescaler = STM32446Prescaler;
 8002fca:	4b89      	ldr	r3, [pc, #548]	; (80031f0 <STM32446enable+0x278>)
 8002fcc:	4a91      	ldr	r2, [pc, #580]	; (8003214 <STM32446enable+0x29c>)
 8002fce:	621a      	str	r2, [r3, #32]
	ret.rcc.systemclock = SystemClock;
 8002fd0:	4b87      	ldr	r3, [pc, #540]	; (80031f0 <STM32446enable+0x278>)
 8002fd2:	4a91      	ldr	r2, [pc, #580]	; (8003218 <STM32446enable+0x2a0>)
 8002fd4:	625a      	str	r2, [r3, #36]	; 0x24
	/****PLL****/
	ret.rcc.pll.division = STM32446PLLDivision;
 8002fd6:	4b86      	ldr	r3, [pc, #536]	; (80031f0 <STM32446enable+0x278>)
 8002fd8:	4a90      	ldr	r2, [pc, #576]	; (800321c <STM32446enable+0x2a4>)
 8002fda:	629a      	str	r2, [r3, #40]	; 0x28
	ret.rcc.pll.enable = STM32446RccPLLCLKEnable;
 8002fdc:	4b84      	ldr	r3, [pc, #528]	; (80031f0 <STM32446enable+0x278>)
 8002fde:	4a90      	ldr	r2, [pc, #576]	; (8003220 <STM32446enable+0x2a8>)
 8002fe0:	62da      	str	r2, [r3, #44]	; 0x2c
	ret.rcc.plli2s.enable = STM32446RccPLLI2SEnable;
 8002fe2:	4b83      	ldr	r3, [pc, #524]	; (80031f0 <STM32446enable+0x278>)
 8002fe4:	4a8f      	ldr	r2, [pc, #572]	; (8003224 <STM32446enable+0x2ac>)
 8002fe6:	631a      	str	r2, [r3, #48]	; 0x30
	ret.rcc.pllsai.enable = STM32446RccPLLSAIEnable;
 8002fe8:	4b81      	ldr	r3, [pc, #516]	; (80031f0 <STM32446enable+0x278>)
 8002fea:	4a8f      	ldr	r2, [pc, #572]	; (8003228 <STM32446enable+0x2b0>)
 8002fec:	635a      	str	r2, [r3, #52]	; 0x34
	
	//GPIOA
	ret.gpioa.reg = (GPIO_TypeDef*) GPIOA_BASE;
 8002fee:	4b80      	ldr	r3, [pc, #512]	; (80031f0 <STM32446enable+0x278>)
 8002ff0:	4a8e      	ldr	r2, [pc, #568]	; (800322c <STM32446enable+0x2b4>)
 8002ff2:	639a      	str	r2, [r3, #56]	; 0x38
	ret.gpioa.moder = STM32446GpioAmoder;
 8002ff4:	4b7e      	ldr	r3, [pc, #504]	; (80031f0 <STM32446enable+0x278>)
 8002ff6:	4a8e      	ldr	r2, [pc, #568]	; (8003230 <STM32446enable+0x2b8>)
 8002ff8:	63da      	str	r2, [r3, #60]	; 0x3c
	ret.gpioa.ospeedr = STM32446GpioAospeedr;
 8002ffa:	4b7d      	ldr	r3, [pc, #500]	; (80031f0 <STM32446enable+0x278>)
 8002ffc:	4a8d      	ldr	r2, [pc, #564]	; (8003234 <STM32446enable+0x2bc>)
 8002ffe:	641a      	str	r2, [r3, #64]	; 0x40
	ret.gpioa.pupdr = STM32446GpioApupdr;
 8003000:	4b7b      	ldr	r3, [pc, #492]	; (80031f0 <STM32446enable+0x278>)
 8003002:	4a8d      	ldr	r2, [pc, #564]	; (8003238 <STM32446enable+0x2c0>)
 8003004:	645a      	str	r2, [r3, #68]	; 0x44
	ret.gpioa.reset = STM32446GpioAreset;
 8003006:	4b7a      	ldr	r3, [pc, #488]	; (80031f0 <STM32446enable+0x278>)
 8003008:	4a8c      	ldr	r2, [pc, #560]	; (800323c <STM32446enable+0x2c4>)
 800300a:	64da      	str	r2, [r3, #76]	; 0x4c
	ret.gpioa.set = STM32446GpioAset;
 800300c:	4b78      	ldr	r3, [pc, #480]	; (80031f0 <STM32446enable+0x278>)
 800300e:	4a8c      	ldr	r2, [pc, #560]	; (8003240 <STM32446enable+0x2c8>)
 8003010:	651a      	str	r2, [r3, #80]	; 0x50
	ret.gpioa.afr = STM32446GpioAafr;
 8003012:	4b77      	ldr	r3, [pc, #476]	; (80031f0 <STM32446enable+0x278>)
 8003014:	4a8b      	ldr	r2, [pc, #556]	; (8003244 <STM32446enable+0x2cc>)
 8003016:	649a      	str	r2, [r3, #72]	; 0x48
	
	//GPIOB
	ret.gpiob.reg = (GPIO_TypeDef*) GPIOB_BASE;
 8003018:	4b75      	ldr	r3, [pc, #468]	; (80031f0 <STM32446enable+0x278>)
 800301a:	4a8b      	ldr	r2, [pc, #556]	; (8003248 <STM32446enable+0x2d0>)
 800301c:	655a      	str	r2, [r3, #84]	; 0x54
	ret.gpiob.moder = STM32446GpioBmoder;
 800301e:	4b74      	ldr	r3, [pc, #464]	; (80031f0 <STM32446enable+0x278>)
 8003020:	4a8a      	ldr	r2, [pc, #552]	; (800324c <STM32446enable+0x2d4>)
 8003022:	659a      	str	r2, [r3, #88]	; 0x58
	ret.gpiob.ospeedr = STM32446GpioBospeedr;
 8003024:	4b72      	ldr	r3, [pc, #456]	; (80031f0 <STM32446enable+0x278>)
 8003026:	4a8a      	ldr	r2, [pc, #552]	; (8003250 <STM32446enable+0x2d8>)
 8003028:	65da      	str	r2, [r3, #92]	; 0x5c
	ret.gpiob.pupdr = STM32446GpioBpupdr;
 800302a:	4b71      	ldr	r3, [pc, #452]	; (80031f0 <STM32446enable+0x278>)
 800302c:	4a89      	ldr	r2, [pc, #548]	; (8003254 <STM32446enable+0x2dc>)
 800302e:	661a      	str	r2, [r3, #96]	; 0x60
	ret.gpiob.reset = STM32446GpioBreset;
 8003030:	4b6f      	ldr	r3, [pc, #444]	; (80031f0 <STM32446enable+0x278>)
 8003032:	4a89      	ldr	r2, [pc, #548]	; (8003258 <STM32446enable+0x2e0>)
 8003034:	669a      	str	r2, [r3, #104]	; 0x68
	ret.gpiob.set = STM32446GpioBset;
 8003036:	4b6e      	ldr	r3, [pc, #440]	; (80031f0 <STM32446enable+0x278>)
 8003038:	4a88      	ldr	r2, [pc, #544]	; (800325c <STM32446enable+0x2e4>)
 800303a:	66da      	str	r2, [r3, #108]	; 0x6c
	ret.gpiob.afr = STM32446GpioBafr;
 800303c:	4b6c      	ldr	r3, [pc, #432]	; (80031f0 <STM32446enable+0x278>)
 800303e:	4a88      	ldr	r2, [pc, #544]	; (8003260 <STM32446enable+0x2e8>)
 8003040:	665a      	str	r2, [r3, #100]	; 0x64
	
	//GPIOC
	ret.gpioc.reg = (GPIO_TypeDef*) GPIOC_BASE;
 8003042:	4b6b      	ldr	r3, [pc, #428]	; (80031f0 <STM32446enable+0x278>)
 8003044:	4a87      	ldr	r2, [pc, #540]	; (8003264 <STM32446enable+0x2ec>)
 8003046:	671a      	str	r2, [r3, #112]	; 0x70
	ret.gpioc.moder = STM32446GpioCmoder;
 8003048:	4b69      	ldr	r3, [pc, #420]	; (80031f0 <STM32446enable+0x278>)
 800304a:	4a87      	ldr	r2, [pc, #540]	; (8003268 <STM32446enable+0x2f0>)
 800304c:	675a      	str	r2, [r3, #116]	; 0x74
	ret.gpioc.ospeedr = STM32446GpioCospeedr;
 800304e:	4b68      	ldr	r3, [pc, #416]	; (80031f0 <STM32446enable+0x278>)
 8003050:	4a86      	ldr	r2, [pc, #536]	; (800326c <STM32446enable+0x2f4>)
 8003052:	679a      	str	r2, [r3, #120]	; 0x78
	ret.gpioc.pupdr = STM32446GpioCpupdr;
 8003054:	4b66      	ldr	r3, [pc, #408]	; (80031f0 <STM32446enable+0x278>)
 8003056:	4a86      	ldr	r2, [pc, #536]	; (8003270 <STM32446enable+0x2f8>)
 8003058:	67da      	str	r2, [r3, #124]	; 0x7c
	ret.gpioc.reset = STM32446GpioCreset;
 800305a:	4b65      	ldr	r3, [pc, #404]	; (80031f0 <STM32446enable+0x278>)
 800305c:	4a85      	ldr	r2, [pc, #532]	; (8003274 <STM32446enable+0x2fc>)
 800305e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	ret.gpioc.set = STM32446GpioCset;
 8003062:	4b63      	ldr	r3, [pc, #396]	; (80031f0 <STM32446enable+0x278>)
 8003064:	4a84      	ldr	r2, [pc, #528]	; (8003278 <STM32446enable+0x300>)
 8003066:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	ret.gpioc.afr = STM32446GpioCafr;
 800306a:	4b61      	ldr	r3, [pc, #388]	; (80031f0 <STM32446enable+0x278>)
 800306c:	4a83      	ldr	r2, [pc, #524]	; (800327c <STM32446enable+0x304>)
 800306e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	
	//GPIOD
	ret.gpiod.reg = (GPIO_TypeDef*) GPIOD_BASE;
 8003072:	4b5f      	ldr	r3, [pc, #380]	; (80031f0 <STM32446enable+0x278>)
 8003074:	4a82      	ldr	r2, [pc, #520]	; (8003280 <STM32446enable+0x308>)
 8003076:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	ret.gpiod.moder = STM32446GpioDmoder;
 800307a:	4b5d      	ldr	r3, [pc, #372]	; (80031f0 <STM32446enable+0x278>)
 800307c:	4a81      	ldr	r2, [pc, #516]	; (8003284 <STM32446enable+0x30c>)
 800307e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	ret.gpiod.ospeedr = STM32446GpioDospeedr;
 8003082:	4b5b      	ldr	r3, [pc, #364]	; (80031f0 <STM32446enable+0x278>)
 8003084:	4a80      	ldr	r2, [pc, #512]	; (8003288 <STM32446enable+0x310>)
 8003086:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	ret.gpiod.pupdr = STM32446GpioDpupdr;
 800308a:	4b59      	ldr	r3, [pc, #356]	; (80031f0 <STM32446enable+0x278>)
 800308c:	4a7f      	ldr	r2, [pc, #508]	; (800328c <STM32446enable+0x314>)
 800308e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	ret.gpiod.reset = STM32446GpioDreset;
 8003092:	4b57      	ldr	r3, [pc, #348]	; (80031f0 <STM32446enable+0x278>)
 8003094:	4a7e      	ldr	r2, [pc, #504]	; (8003290 <STM32446enable+0x318>)
 8003096:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ret.gpiod.set = STM32446GpioDset;
 800309a:	4b55      	ldr	r3, [pc, #340]	; (80031f0 <STM32446enable+0x278>)
 800309c:	4a7d      	ldr	r2, [pc, #500]	; (8003294 <STM32446enable+0x31c>)
 800309e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	ret.gpiod.afr = STM32446GpioDafr;
 80030a2:	4b53      	ldr	r3, [pc, #332]	; (80031f0 <STM32446enable+0x278>)
 80030a4:	4a7c      	ldr	r2, [pc, #496]	; (8003298 <STM32446enable+0x320>)
 80030a6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

	//GPIOE
	ret.gpioe.reg = (GPIO_TypeDef*) GPIOE_BASE;
 80030aa:	4b51      	ldr	r3, [pc, #324]	; (80031f0 <STM32446enable+0x278>)
 80030ac:	4a7b      	ldr	r2, [pc, #492]	; (800329c <STM32446enable+0x324>)
 80030ae:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	ret.gpioe.moder = STM32446GpioEmoder;
 80030b2:	4b4f      	ldr	r3, [pc, #316]	; (80031f0 <STM32446enable+0x278>)
 80030b4:	4a7a      	ldr	r2, [pc, #488]	; (80032a0 <STM32446enable+0x328>)
 80030b6:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	ret.gpioe.ospeedr = STM32446GpioEospeedr;
 80030ba:	4b4d      	ldr	r3, [pc, #308]	; (80031f0 <STM32446enable+0x278>)
 80030bc:	4a79      	ldr	r2, [pc, #484]	; (80032a4 <STM32446enable+0x32c>)
 80030be:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	ret.gpioe.pupdr = STM32446GpioEpupdr;
 80030c2:	4b4b      	ldr	r3, [pc, #300]	; (80031f0 <STM32446enable+0x278>)
 80030c4:	4a78      	ldr	r2, [pc, #480]	; (80032a8 <STM32446enable+0x330>)
 80030c6:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	ret.gpioe.reset = STM32446GpioEreset;
 80030ca:	4b49      	ldr	r3, [pc, #292]	; (80031f0 <STM32446enable+0x278>)
 80030cc:	4a77      	ldr	r2, [pc, #476]	; (80032ac <STM32446enable+0x334>)
 80030ce:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
	ret.gpioe.set = STM32446GpioEset;
 80030d2:	4b47      	ldr	r3, [pc, #284]	; (80031f0 <STM32446enable+0x278>)
 80030d4:	4a76      	ldr	r2, [pc, #472]	; (80032b0 <STM32446enable+0x338>)
 80030d6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	ret.gpioe.afr = STM32446GpioEafr;
 80030da:	4b45      	ldr	r3, [pc, #276]	; (80031f0 <STM32446enable+0x278>)
 80030dc:	4a75      	ldr	r2, [pc, #468]	; (80032b4 <STM32446enable+0x33c>)
 80030de:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

	//GPIOH
	ret.gpioh.reg = (GPIO_TypeDef*) GPIOH_BASE;
 80030e2:	4b43      	ldr	r3, [pc, #268]	; (80031f0 <STM32446enable+0x278>)
 80030e4:	4a74      	ldr	r2, [pc, #464]	; (80032b8 <STM32446enable+0x340>)
 80030e6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	ret.gpioh.moder = STM32446GpioHmoder;
 80030ea:	4b41      	ldr	r3, [pc, #260]	; (80031f0 <STM32446enable+0x278>)
 80030ec:	4a73      	ldr	r2, [pc, #460]	; (80032bc <STM32446enable+0x344>)
 80030ee:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	ret.gpioh.ospeedr = STM32446GpioHospeedr;
 80030f2:	4b3f      	ldr	r3, [pc, #252]	; (80031f0 <STM32446enable+0x278>)
 80030f4:	4a72      	ldr	r2, [pc, #456]	; (80032c0 <STM32446enable+0x348>)
 80030f6:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	ret.gpioh.pupdr = STM32446GpioHpupdr;
 80030fa:	4b3d      	ldr	r3, [pc, #244]	; (80031f0 <STM32446enable+0x278>)
 80030fc:	4a71      	ldr	r2, [pc, #452]	; (80032c4 <STM32446enable+0x34c>)
 80030fe:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	ret.gpioh.reset = STM32446GpioHreset;
 8003102:	4b3b      	ldr	r3, [pc, #236]	; (80031f0 <STM32446enable+0x278>)
 8003104:	4a70      	ldr	r2, [pc, #448]	; (80032c8 <STM32446enable+0x350>)
 8003106:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	ret.gpioh.set = STM32446GpioHset;
 800310a:	4b39      	ldr	r3, [pc, #228]	; (80031f0 <STM32446enable+0x278>)
 800310c:	4a6f      	ldr	r2, [pc, #444]	; (80032cc <STM32446enable+0x354>)
 800310e:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	ret.gpioh.afr = STM32446GpioHafr;
 8003112:	4b37      	ldr	r3, [pc, #220]	; (80031f0 <STM32446enable+0x278>)
 8003114:	4a6e      	ldr	r2, [pc, #440]	; (80032d0 <STM32446enable+0x358>)
 8003116:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
	
	//RTC
	ret.rtc.reg = (RTC_TypeDef*) RTC_BASE;
 800311a:	4b35      	ldr	r3, [pc, #212]	; (80031f0 <STM32446enable+0x278>)
 800311c:	4a6d      	ldr	r2, [pc, #436]	; (80032d4 <STM32446enable+0x35c>)
 800311e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	ret.rtc.inic = STM32446RtcInic;
 8003122:	4b33      	ldr	r3, [pc, #204]	; (80031f0 <STM32446enable+0x278>)
 8003124:	4a6c      	ldr	r2, [pc, #432]	; (80032d8 <STM32446enable+0x360>)
 8003126:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	ret.rtc.Day = STM32446RtcDay;
 800312a:	4b31      	ldr	r3, [pc, #196]	; (80031f0 <STM32446enable+0x278>)
 800312c:	4a6b      	ldr	r2, [pc, #428]	; (80032dc <STM32446enable+0x364>)
 800312e:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	ret.rtc.Month = STM32446RtcMonth;
 8003132:	4b2f      	ldr	r3, [pc, #188]	; (80031f0 <STM32446enable+0x278>)
 8003134:	4a6a      	ldr	r2, [pc, #424]	; (80032e0 <STM32446enable+0x368>)
 8003136:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	ret.rtc.WeekDay = STM32446RtcWeekDay;
 800313a:	4b2d      	ldr	r3, [pc, #180]	; (80031f0 <STM32446enable+0x278>)
 800313c:	4a69      	ldr	r2, [pc, #420]	; (80032e4 <STM32446enable+0x36c>)
 800313e:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
	ret.rtc.Year = STM32446RtcYear;
 8003142:	4b2b      	ldr	r3, [pc, #172]	; (80031f0 <STM32446enable+0x278>)
 8003144:	4a68      	ldr	r2, [pc, #416]	; (80032e8 <STM32446enable+0x370>)
 8003146:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
	ret.rtc.Hour = STM32446RtcHour;
 800314a:	4b29      	ldr	r3, [pc, #164]	; (80031f0 <STM32446enable+0x278>)
 800314c:	4a67      	ldr	r2, [pc, #412]	; (80032ec <STM32446enable+0x374>)
 800314e:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	ret.rtc.Minute = STM32446RtcMinute;
 8003152:	4b27      	ldr	r3, [pc, #156]	; (80031f0 <STM32446enable+0x278>)
 8003154:	4a66      	ldr	r2, [pc, #408]	; (80032f0 <STM32446enable+0x378>)
 8003156:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
	ret.rtc.Second = STM32446RtcSecond;
 800315a:	4b25      	ldr	r3, [pc, #148]	; (80031f0 <STM32446enable+0x278>)
 800315c:	4a65      	ldr	r2, [pc, #404]	; (80032f4 <STM32446enable+0x37c>)
 800315e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	ret.rtc.dr2vec = STM32446Rtcdr2vec;
 8003162:	4b23      	ldr	r3, [pc, #140]	; (80031f0 <STM32446enable+0x278>)
 8003164:	4a64      	ldr	r2, [pc, #400]	; (80032f8 <STM32446enable+0x380>)
 8003166:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	ret.rtc.tr2vec = STM32446Rtctr2vec;
 800316a:	4b21      	ldr	r3, [pc, #132]	; (80031f0 <STM32446enable+0x278>)
 800316c:	4a63      	ldr	r2, [pc, #396]	; (80032fc <STM32446enable+0x384>)
 800316e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	ret.rtc.RegWrite = STM32446RtcRegWrite;
 8003172:	4b1f      	ldr	r3, [pc, #124]	; (80031f0 <STM32446enable+0x278>)
 8003174:	4a62      	ldr	r2, [pc, #392]	; (8003300 <STM32446enable+0x388>)
 8003176:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
	
	//SYSCFG
	ret.syscfg.reg = (SYSCFG_TypeDef*) SYSCFG_BASE;
 800317a:	4b1d      	ldr	r3, [pc, #116]	; (80031f0 <STM32446enable+0x278>)
 800317c:	4a61      	ldr	r2, [pc, #388]	; (8003304 <STM32446enable+0x38c>)
 800317e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	
	//DMA1
	ret.dma1.reg = (DMA_TypeDef*) DMA1_BASE;
 8003182:	4b1b      	ldr	r3, [pc, #108]	; (80031f0 <STM32446enable+0x278>)
 8003184:	4a60      	ldr	r2, [pc, #384]	; (8003308 <STM32446enable+0x390>)
 8003186:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	ret.dma1.stream[0].reg = (DMA_Stream_TypeDef*) DMA1_Stream0_BASE;
 800318a:	4b19      	ldr	r3, [pc, #100]	; (80031f0 <STM32446enable+0x278>)
 800318c:	4a5f      	ldr	r2, [pc, #380]	; (800330c <STM32446enable+0x394>)
 800318e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118

	//DMA2
	ret.dma2.reg = (DMA_TypeDef*) DMA2_BASE;
 8003192:	4b17      	ldr	r3, [pc, #92]	; (80031f0 <STM32446enable+0x278>)
 8003194:	4a5e      	ldr	r2, [pc, #376]	; (8003310 <STM32446enable+0x398>)
 8003196:	f8c3 2138 	str.w	r2, [r3, #312]	; 0x138
	ret.dma2.stream[0].reg = (DMA_Stream_TypeDef*) DMA2_Stream0_BASE;
 800319a:	4b15      	ldr	r3, [pc, #84]	; (80031f0 <STM32446enable+0x278>)
 800319c:	4a5d      	ldr	r2, [pc, #372]	; (8003314 <STM32446enable+0x39c>)
 800319e:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
	
	//NVIC
	ret.nvic.reg = (NVIC_Type*) NVIC_BASE;
 80031a2:	4b13      	ldr	r3, [pc, #76]	; (80031f0 <STM32446enable+0x278>)
 80031a4:	4a5c      	ldr	r2, [pc, #368]	; (8003318 <STM32446enable+0x3a0>)
 80031a6:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
	
	//SysTick (Used as Delay Source)
	ret.systick.reg = (SysTick_Type*) SysTick_BASE;
 80031aa:	4b11      	ldr	r3, [pc, #68]	; (80031f0 <STM32446enable+0x278>)
 80031ac:	4a5b      	ldr	r2, [pc, #364]	; (800331c <STM32446enable+0x3a4>)
 80031ae:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160
	ret.systick.delay_ms = STM32446delay_ms;
 80031b2:	4b0f      	ldr	r3, [pc, #60]	; (80031f0 <STM32446enable+0x278>)
 80031b4:	4a5a      	ldr	r2, [pc, #360]	; (8003320 <STM32446enable+0x3a8>)
 80031b6:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164
	ret.systick.delay_10us = STM32446delay_10us;
 80031ba:	4b0d      	ldr	r3, [pc, #52]	; (80031f0 <STM32446enable+0x278>)
 80031bc:	4a59      	ldr	r2, [pc, #356]	; (8003324 <STM32446enable+0x3ac>)
 80031be:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
	ret.systick.delay_us = STM32446delay_us;
 80031c2:	4b0b      	ldr	r3, [pc, #44]	; (80031f0 <STM32446enable+0x278>)
 80031c4:	4a58      	ldr	r2, [pc, #352]	; (8003328 <STM32446enable+0x3b0>)
 80031c6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
	
	/**random order**/
	
	//TIM9
	ret.tim9.reg = (TIM_TypeDef*) TIM9_BASE;
 80031ca:	4b09      	ldr	r3, [pc, #36]	; (80031f0 <STM32446enable+0x278>)
 80031cc:	4a57      	ldr	r2, [pc, #348]	; (800332c <STM32446enable+0x3b4>)
 80031ce:	f8c3 2170 	str.w	r2, [r3, #368]	; 0x170
	
	//ADC1
	ret.adc1.reg = (ADC_TypeDef*) ADC1_BASE;
 80031d2:	4b07      	ldr	r3, [pc, #28]	; (80031f0 <STM32446enable+0x278>)
 80031d4:	4a56      	ldr	r2, [pc, #344]	; (8003330 <STM32446enable+0x3b8>)
 80031d6:	f8c3 2174 	str.w	r2, [r3, #372]	; 0x174
	ret.adc1.common.reg = (ADC_Common_TypeDef*) ADC123_COMMON_BASE;
 80031da:	4b05      	ldr	r3, [pc, #20]	; (80031f0 <STM32446enable+0x278>)
 80031dc:	4a55      	ldr	r2, [pc, #340]	; (8003334 <STM32446enable+0x3bc>)
 80031de:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
 80031e2:	e0a9      	b.n	8003338 <STM32446enable+0x3c0>
 80031e4:	20000880 	.word	0x20000880
 80031e8:	20000890 	.word	0x20000890
 80031ec:	200008a0 	.word	0x200008a0
 80031f0:	20000670 	.word	0x20000670
 80031f4:	40023c00 	.word	0x40023c00
 80031f8:	40023000 	.word	0x40023000
 80031fc:	40007000 	.word	0x40007000
 8003200:	40023800 	.word	0x40023800
 8003204:	0800353d 	.word	0x0800353d
 8003208:	080035f9 	.word	0x080035f9
 800320c:	08003681 	.word	0x08003681
 8003210:	0800373d 	.word	0x0800373d
 8003214:	080037c1 	.word	0x080037c1
 8003218:	08003d25 	.word	0x08003d25
 800321c:	08003aed 	.word	0x08003aed
 8003220:	08003c89 	.word	0x08003c89
 8003224:	08003cbd 	.word	0x08003cbd
 8003228:	08003cf1 	.word	0x08003cf1
 800322c:	40020000 	.word	0x40020000
 8003230:	08004069 	.word	0x08004069
 8003234:	08004109 	.word	0x08004109
 8003238:	080041a9 	.word	0x080041a9
 800323c:	08004249 	.word	0x08004249
 8003240:	0800426d 	.word	0x0800426d
 8003244:	08004291 	.word	0x08004291
 8003248:	40020400 	.word	0x40020400
 800324c:	08004371 	.word	0x08004371
 8003250:	08004411 	.word	0x08004411
 8003254:	080044b1 	.word	0x080044b1
 8003258:	08004551 	.word	0x08004551
 800325c:	08004575 	.word	0x08004575
 8003260:	08004599 	.word	0x08004599
 8003264:	40020800 	.word	0x40020800
 8003268:	08004679 	.word	0x08004679
 800326c:	08004719 	.word	0x08004719
 8003270:	080047b9 	.word	0x080047b9
 8003274:	08004859 	.word	0x08004859
 8003278:	0800487d 	.word	0x0800487d
 800327c:	080048a1 	.word	0x080048a1
 8003280:	40020c00 	.word	0x40020c00
 8003284:	08004981 	.word	0x08004981
 8003288:	08004a29 	.word	0x08004a29
 800328c:	08004ad1 	.word	0x08004ad1
 8003290:	08004b79 	.word	0x08004b79
 8003294:	08004b9d 	.word	0x08004b9d
 8003298:	08004bc1 	.word	0x08004bc1
 800329c:	40021000 	.word	0x40021000
 80032a0:	08004ca9 	.word	0x08004ca9
 80032a4:	08004d51 	.word	0x08004d51
 80032a8:	08004df9 	.word	0x08004df9
 80032ac:	08004ea1 	.word	0x08004ea1
 80032b0:	08004ec5 	.word	0x08004ec5
 80032b4:	08004ee9 	.word	0x08004ee9
 80032b8:	40021c00 	.word	0x40021c00
 80032bc:	08004fd1 	.word	0x08004fd1
 80032c0:	08005079 	.word	0x08005079
 80032c4:	08005121 	.word	0x08005121
 80032c8:	080051c9 	.word	0x080051c9
 80032cc:	080051ed 	.word	0x080051ed
 80032d0:	08005211 	.word	0x08005211
 80032d4:	40002800 	.word	0x40002800
 80032d8:	080052f9 	.word	0x080052f9
 80032dc:	080056ed 	.word	0x080056ed
 80032e0:	0800566d 	.word	0x0800566d
 80032e4:	08005609 	.word	0x08005609
 80032e8:	08005589 	.word	0x08005589
 80032ec:	080053dd 	.word	0x080053dd
 80032f0:	0800546d 	.word	0x0800546d
 80032f4:	080054fd 	.word	0x080054fd
 80032f8:	080057d1 	.word	0x080057d1
 80032fc:	080058fd 	.word	0x080058fd
 8003300:	08005769 	.word	0x08005769
 8003304:	40013800 	.word	0x40013800
 8003308:	40026000 	.word	0x40026000
 800330c:	40026010 	.word	0x40026010
 8003310:	40026400 	.word	0x40026400
 8003314:	40026410 	.word	0x40026410
 8003318:	e000e100 	.word	0xe000e100
 800331c:	e000e010 	.word	0xe000e010
 8003320:	08006855 	.word	0x08006855
 8003324:	080068c5 	.word	0x080068c5
 8003328:	08006935 	.word	0x08006935
 800332c:	40014000 	.word	0x40014000
 8003330:	40012000 	.word	0x40012000
 8003334:	40012300 	.word	0x40012300
	/****single****/
	ret.adc1.single.inic = STM32446Adc1Inic;
 8003338:	4b4b      	ldr	r3, [pc, #300]	; (8003468 <STM32446enable+0x4f0>)
 800333a:	4a4c      	ldr	r2, [pc, #304]	; (800346c <STM32446enable+0x4f4>)
 800333c:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
	ret.adc1.single.vbat = STM32446Adc1VBAT;
 8003340:	4b49      	ldr	r3, [pc, #292]	; (8003468 <STM32446enable+0x4f0>)
 8003342:	4a4b      	ldr	r2, [pc, #300]	; (8003470 <STM32446enable+0x4f8>)
 8003344:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	ret.adc1.single.temp = STM32446Adc1TEMP;
 8003348:	4b47      	ldr	r3, [pc, #284]	; (8003468 <STM32446enable+0x4f0>)
 800334a:	4a4a      	ldr	r2, [pc, #296]	; (8003474 <STM32446enable+0x4fc>)
 800334c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	ret.adc1.single.start = STM32446Adc1Start;
 8003350:	4b45      	ldr	r3, [pc, #276]	; (8003468 <STM32446enable+0x4f0>)
 8003352:	4a49      	ldr	r2, [pc, #292]	; (8003478 <STM32446enable+0x500>)
 8003354:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	ret.adc1.single.read = STM32446Adc1Read;
 8003358:	4b43      	ldr	r3, [pc, #268]	; (8003468 <STM32446enable+0x4f0>)
 800335a:	4a48      	ldr	r2, [pc, #288]	; (800347c <STM32446enable+0x504>)
 800335c:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	ret.adc1.single.restart = STM32446Adc1Restart;
 8003360:	4b41      	ldr	r3, [pc, #260]	; (8003468 <STM32446enable+0x4f0>)
 8003362:	4a47      	ldr	r2, [pc, #284]	; (8003480 <STM32446enable+0x508>)
 8003364:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	ret.adc1.single.stop = STM32446Adc1Stop;
 8003368:	4b3f      	ldr	r3, [pc, #252]	; (8003468 <STM32446enable+0x4f0>)
 800336a:	4a46      	ldr	r2, [pc, #280]	; (8003484 <STM32446enable+0x50c>)
 800336c:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
	
	//USART1
	ret.usart1.reg = (USART_TypeDef*) USART1_BASE;
 8003370:	4b3d      	ldr	r3, [pc, #244]	; (8003468 <STM32446enable+0x4f0>)
 8003372:	4a45      	ldr	r2, [pc, #276]	; (8003488 <STM32446enable+0x510>)
 8003374:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
	ret.usart1.inic = STM32446Usart1Inic;
 8003378:	4b3b      	ldr	r3, [pc, #236]	; (8003468 <STM32446enable+0x4f0>)
 800337a:	4a44      	ldr	r2, [pc, #272]	; (800348c <STM32446enable+0x514>)
 800337c:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
	ret.usart1.transmit = STM32446Usart1Transmit;
 8003380:	4b39      	ldr	r3, [pc, #228]	; (8003468 <STM32446enable+0x4f0>)
 8003382:	4a43      	ldr	r2, [pc, #268]	; (8003490 <STM32446enable+0x518>)
 8003384:	f8c3 21a0 	str.w	r2, [r3, #416]	; 0x1a0
	ret.usart1.receive = STM32446Usart1Receive;
 8003388:	4b37      	ldr	r3, [pc, #220]	; (8003468 <STM32446enable+0x4f0>)
 800338a:	4a42      	ldr	r2, [pc, #264]	; (8003494 <STM32446enable+0x51c>)
 800338c:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
	ret.usart1.parameters = STM32446Usart1Parameters;
 8003390:	4b35      	ldr	r3, [pc, #212]	; (8003468 <STM32446enable+0x4f0>)
 8003392:	4a41      	ldr	r2, [pc, #260]	; (8003498 <STM32446enable+0x520>)
 8003394:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
	ret.usart1.stop = STM32446Usart1Stop;
 8003398:	4b33      	ldr	r3, [pc, #204]	; (8003468 <STM32446enable+0x4f0>)
 800339a:	4a40      	ldr	r2, [pc, #256]	; (800349c <STM32446enable+0x524>)
 800339c:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
	
	/*** INICS ***/
	ret.inic.peripheral = STM32446PeripheralInic;
 80033a0:	4b31      	ldr	r3, [pc, #196]	; (8003468 <STM32446enable+0x4f0>)
 80033a2:	4a3f      	ldr	r2, [pc, #252]	; (80034a0 <STM32446enable+0x528>)
 80033a4:	f8c3 21b0 	str.w	r2, [r3, #432]	; 0x1b0
	
	/*** FUNCS ***/
	ret.func.bcd2dec = STM32446bcd2dec;
 80033a8:	4b2f      	ldr	r3, [pc, #188]	; (8003468 <STM32446enable+0x4f0>)
 80033aa:	4a3e      	ldr	r2, [pc, #248]	; (80034a4 <STM32446enable+0x52c>)
 80033ac:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
	ret.func.dec2bcd = STM32446dec2bcd;
 80033b0:	4b2d      	ldr	r3, [pc, #180]	; (8003468 <STM32446enable+0x4f0>)
 80033b2:	4a3d      	ldr	r2, [pc, #244]	; (80034a8 <STM32446enable+0x530>)
 80033b4:	f8c3 21b8 	str.w	r2, [r3, #440]	; 0x1b8
	ret.func.triggerA = STM32446triggerA;
 80033b8:	4b2b      	ldr	r3, [pc, #172]	; (8003468 <STM32446enable+0x4f0>)
 80033ba:	4a3c      	ldr	r2, [pc, #240]	; (80034ac <STM32446enable+0x534>)
 80033bc:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
	ret.func.triggerB = STM32446triggerB;
 80033c0:	4b29      	ldr	r3, [pc, #164]	; (8003468 <STM32446enable+0x4f0>)
 80033c2:	4a3b      	ldr	r2, [pc, #236]	; (80034b0 <STM32446enable+0x538>)
 80033c4:	f8c3 21c0 	str.w	r2, [r3, #448]	; 0x1c0
	ret.func.ReadHLByte = STM32ReadHLByte;
 80033c8:	4b27      	ldr	r3, [pc, #156]	; (8003468 <STM32446enable+0x4f0>)
 80033ca:	4a3a      	ldr	r2, [pc, #232]	; (80034b4 <STM32446enable+0x53c>)
 80033cc:	f8c3 21c4 	str.w	r2, [r3, #452]	; 0x1c4
	ret.func.ReadLHByte = STM32ReadLHByte;
 80033d0:	4b25      	ldr	r3, [pc, #148]	; (8003468 <STM32446enable+0x4f0>)
 80033d2:	4a39      	ldr	r2, [pc, #228]	; (80034b8 <STM32446enable+0x540>)
 80033d4:	f8c3 21c8 	str.w	r2, [r3, #456]	; 0x1c8
	ret.func.WriteHLByte = STM32WriteHLByte;
 80033d8:	4b23      	ldr	r3, [pc, #140]	; (8003468 <STM32446enable+0x4f0>)
 80033da:	4a38      	ldr	r2, [pc, #224]	; (80034bc <STM32446enable+0x544>)
 80033dc:	f8c3 21cc 	str.w	r2, [r3, #460]	; 0x1cc
	ret.func.WriteLHByte = STM32WriteLHByte;
 80033e0:	4b21      	ldr	r3, [pc, #132]	; (8003468 <STM32446enable+0x4f0>)
 80033e2:	4a37      	ldr	r2, [pc, #220]	; (80034c0 <STM32446enable+0x548>)
 80033e4:	f8c3 21d0 	str.w	r2, [r3, #464]	; 0x1d0
	ret.func.SwapByte = STM32SwapByte;
 80033e8:	4b1f      	ldr	r3, [pc, #124]	; (8003468 <STM32446enable+0x4f0>)
 80033ea:	4a36      	ldr	r2, [pc, #216]	; (80034c4 <STM32446enable+0x54c>)
 80033ec:	f8c3 21d4 	str.w	r2, [r3, #468]	; 0x1d4
	ret.func.setpins = STM32446GpioSetpins;
 80033f0:	4b1d      	ldr	r3, [pc, #116]	; (8003468 <STM32446enable+0x4f0>)
 80033f2:	4a35      	ldr	r2, [pc, #212]	; (80034c8 <STM32446enable+0x550>)
 80033f4:	f8c3 21d8 	str.w	r2, [r3, #472]	; 0x1d8
	ret.func.setpin = STM32446GpioSetpin;
 80033f8:	4b1b      	ldr	r3, [pc, #108]	; (8003468 <STM32446enable+0x4f0>)
 80033fa:	4a34      	ldr	r2, [pc, #208]	; (80034cc <STM32446enable+0x554>)
 80033fc:	f8c3 21dc 	str.w	r2, [r3, #476]	; 0x1dc
	ret.func.set = STM32446GpioSet;
 8003400:	4b19      	ldr	r3, [pc, #100]	; (8003468 <STM32446enable+0x4f0>)
 8003402:	4a33      	ldr	r2, [pc, #204]	; (80034d0 <STM32446enable+0x558>)
 8003404:	f8c3 21e0 	str.w	r2, [r3, #480]	; 0x1e0
	ret.func.resetpins = STM32446GpioResetpins;
 8003408:	4b17      	ldr	r3, [pc, #92]	; (8003468 <STM32446enable+0x4f0>)
 800340a:	4a32      	ldr	r2, [pc, #200]	; (80034d4 <STM32446enable+0x55c>)
 800340c:	f8c3 21e4 	str.w	r2, [r3, #484]	; 0x1e4
	ret.func.resetpin = STM32446GpioResetpin;
 8003410:	4b15      	ldr	r3, [pc, #84]	; (8003468 <STM32446enable+0x4f0>)
 8003412:	4a31      	ldr	r2, [pc, #196]	; (80034d8 <STM32446enable+0x560>)
 8003414:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8
	ret.func.reset = STM32446GpioReset;
 8003418:	4b13      	ldr	r3, [pc, #76]	; (8003468 <STM32446enable+0x4f0>)
 800341a:	4a30      	ldr	r2, [pc, #192]	; (80034dc <STM32446enable+0x564>)
 800341c:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	ret.func.setupreg = STM32446Gpiosetupreg;
 8003420:	4b11      	ldr	r3, [pc, #68]	; (8003468 <STM32446enable+0x4f0>)
 8003422:	4a2f      	ldr	r2, [pc, #188]	; (80034e0 <STM32446enable+0x568>)
 8003424:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0
	ret.func.setup = STM32446GpioSetup;
 8003428:	4b0f      	ldr	r3, [pc, #60]	; (8003468 <STM32446enable+0x4f0>)
 800342a:	4a2e      	ldr	r2, [pc, #184]	; (80034e4 <STM32446enable+0x56c>)
 800342c:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
	ret.func.ftoa = STM32446FUNCftoa;
 8003430:	4b0d      	ldr	r3, [pc, #52]	; (8003468 <STM32446enable+0x4f0>)
 8003432:	4a2d      	ldr	r2, [pc, #180]	; (80034e8 <STM32446enable+0x570>)
 8003434:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
	ret.func.print = STM32446FUNCprint;
 8003438:	4b0b      	ldr	r3, [pc, #44]	; (8003468 <STM32446enable+0x4f0>)
 800343a:	4a2c      	ldr	r2, [pc, #176]	; (80034ec <STM32446enable+0x574>)
 800343c:	f8c3 21fc 	str.w	r2, [r3, #508]	; 0x1fc
	ret.func.test = template;
 8003440:	4b09      	ldr	r3, [pc, #36]	; (8003468 <STM32446enable+0x4f0>)
 8003442:	4a2b      	ldr	r2, [pc, #172]	; (80034f0 <STM32446enable+0x578>)
 8003444:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	
	/****************************************************************************/
	SystickInic(); // Polling delay source.
 8003448:	f003 f9e6 	bl	8006818 <SystickInic>
	/****************************************************************************/
	return ret;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	4a06      	ldr	r2, [pc, #24]	; (8003468 <STM32446enable+0x4f0>)
 8003450:	4618      	mov	r0, r3
 8003452:	4611      	mov	r1, r2
 8003454:	f44f 7301 	mov.w	r3, #516	; 0x204
 8003458:	461a      	mov	r2, r3
 800345a:	f003 fadb 	bl	8006a14 <memcpy>
}
 800345e:	6878      	ldr	r0, [r7, #4]
 8003460:	3708      	adds	r7, #8
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	20000670 	.word	0x20000670
 800346c:	08005a29 	.word	0x08005a29
 8003470:	08005ab1 	.word	0x08005ab1
 8003474:	08005ad9 	.word	0x08005ad9
 8003478:	08005b01 	.word	0x08005b01
 800347c:	08005b3d 	.word	0x08005b3d
 8003480:	08005b99 	.word	0x08005b99
 8003484:	08005bd1 	.word	0x08005bd1
 8003488:	40011000 	.word	0x40011000
 800348c:	08005bf9 	.word	0x08005bf9
 8003490:	08005c75 	.word	0x08005c75
 8003494:	08005cc5 	.word	0x08005cc5
 8003498:	08005d19 	.word	0x08005d19
 800349c:	0800609d 	.word	0x0800609d
 80034a0:	080034f5 	.word	0x080034f5
 80034a4:	080060c5 	.word	0x080060c5
 80034a8:	080060f9 	.word	0x080060f9
 80034ac:	0800613d 	.word	0x0800613d
 80034b0:	080061e9 	.word	0x080061e9
 80034b4:	08006295 	.word	0x08006295
 80034b8:	080062b9 	.word	0x080062b9
 80034bc:	080062dd 	.word	0x080062dd
 80034c0:	08006315 	.word	0x08006315
 80034c4:	0800634d 	.word	0x0800634d
 80034c8:	08003dcd 	.word	0x08003dcd
 80034cc:	08003e1f 	.word	0x08003e1f
 80034d0:	08003e43 	.word	0x08003e43
 80034d4:	08003e5f 	.word	0x08003e5f
 80034d8:	08003eb3 	.word	0x08003eb3
 80034dc:	08003ed9 	.word	0x08003ed9
 80034e0:	08003ef9 	.word	0x08003ef9
 80034e4:	08003f91 	.word	0x08003f91
 80034e8:	08006379 	.word	0x08006379
 80034ec:	080064f5 	.word	0x080064f5
 80034f0:	080066c9 	.word	0x080066c9

080034f4 <STM32446PeripheralInic>:
/*******************************/
/*************INICS*************/
/*******************************/
// peripheral
uint8_t STM32446PeripheralInic(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af02      	add	r7, sp, #8
	/**************************************************************************
	PLLDIVISION parameters
	source 0 or 1		M 2 to 63		N 50 to 432		P 2,4,6,8
	Q 2 to 15			R 2 to 7        (2Mhz ideal, N/m  *  clkx)
	**************************************************************************/
	STM32446PLLDivision(0, 8, 336, 2, 14, 7); // 0,8,360,4,15,6; 0,8,336,2,14,7;
 80034fa:	2307      	movs	r3, #7
 80034fc:	9301      	str	r3, [sp, #4]
 80034fe:	230e      	movs	r3, #14
 8003500:	9300      	str	r3, [sp, #0]
 8003502:	2302      	movs	r3, #2
 8003504:	f44f 72a8 	mov.w	r2, #336	; 0x150
 8003508:	2108      	movs	r1, #8
 800350a:	2000      	movs	r0, #0
 800350c:	f000 faee 	bl	8003aec <STM32446PLLDivision>
	AHB 1,2,4,8,16,64,128,256,512 		APB1 1,2,4,8,16		APB2 1,2,4,8,16
	RTC 2 to 31
	**************************************************************************/
	//STM32446Prescaler(8, 1, 1, 0);
	//STM32446Prescaler(2, 1, 1, 0);
	STM32446Prescaler(1, 1, 1, 0);
 8003510:	2300      	movs	r3, #0
 8003512:	2201      	movs	r2, #1
 8003514:	2101      	movs	r1, #1
 8003516:	2001      	movs	r0, #1
 8003518:	f000 f952 	bl	80037c0 <STM32446Prescaler>
	// System Clock Source
	STM32446RccHEnable(0);
 800351c:	2000      	movs	r0, #0
 800351e:	f000 f80d 	bl	800353c <STM32446RccHEnable>
	// System Clock Select or Enable
	clkused = STM32446RccHSelect(0); // SW[1:0]: System clock switch 00 - HSI, 01 - HSE pg133
 8003522:	2000      	movs	r0, #0
 8003524:	f000 f868 	bl	80035f8 <STM32446RccHSelect>
 8003528:	4603      	mov	r3, r0
 800352a:	71fb      	strb	r3, [r7, #7]
	// Low Speed Internal Clock turned on as default
	// Internal low-speed oscillator enable and Internal low-speed oscillator ready
	STM32446RccLEnable(2);
 800352c:	2002      	movs	r0, #2
 800352e:	f000 f8a7 	bl	8003680 <STM32446RccLEnable>
	return clkused;
 8003532:	79fb      	ldrb	r3, [r7, #7]
}
 8003534:	4618      	mov	r0, r3
 8003536:	3708      	adds	r7, #8
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <STM32446RccHEnable>:
/*******************************/
/*************FUNCS*************/
/*******************************/
// RCC
void STM32446RccHEnable(unsigned int hclock)
{
 800353c:	b480      	push	{r7}
 800353e:	b085      	sub	sp, #20
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 8003544:	2301      	movs	r3, #1
 8003546:	60fb      	str	r3, [r7, #12]
 8003548:	2301      	movs	r3, #1
 800354a:	60bb      	str	r3, [r7, #8]
 800354c:	e048      	b.n	80035e0 <STM32446RccHEnable+0xa4>
		if(hclock == 0){ // HSION: Internal high-speed clock enable
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d117      	bne.n	8003584 <STM32446RccHEnable+0x48>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 1) ) rdy = 0;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d00a      	beq.n	8003570 <STM32446RccHEnable+0x34>
 800355a:	4b26      	ldr	r3, [pc, #152]	; (80035f4 <STM32446RccHEnable+0xb8>)
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	4b24      	ldr	r3, [pc, #144]	; (80035f4 <STM32446RccHEnable+0xb8>)
 8003562:	68db      	ldr	r3, [r3, #12]
 8003564:	f042 0201 	orr.w	r2, r2, #1
 8003568:	601a      	str	r2, [r3, #0]
 800356a:	2300      	movs	r3, #0
 800356c:	60fb      	str	r3, [r7, #12]
 800356e:	e037      	b.n	80035e0 <STM32446RccHEnable+0xa4>
 8003570:	4b20      	ldr	r3, [pc, #128]	; (80035f4 <STM32446RccHEnable+0xb8>)
 8003572:	68db      	ldr	r3, [r3, #12]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0302 	and.w	r3, r3, #2
 800357a:	2b00      	cmp	r3, #0
 800357c:	d030      	beq.n	80035e0 <STM32446RccHEnable+0xa4>
 800357e:	2300      	movs	r3, #0
 8003580:	60bb      	str	r3, [r7, #8]
 8003582:	e02d      	b.n	80035e0 <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 1){ // HSEON: HSE clock enable
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2b01      	cmp	r3, #1
 8003588:	d117      	bne.n	80035ba <STM32446RccHEnable+0x7e>
			if( set ){ ret.rcc.reg->CR |= ( 1 << 16); set = 0; }else if( ret.rcc.reg->CR & ( 1 << 17) ) rdy = 0;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d00a      	beq.n	80035a6 <STM32446RccHEnable+0x6a>
 8003590:	4b18      	ldr	r3, [pc, #96]	; (80035f4 <STM32446RccHEnable+0xb8>)
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	4b17      	ldr	r3, [pc, #92]	; (80035f4 <STM32446RccHEnable+0xb8>)
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800359e:	601a      	str	r2, [r3, #0]
 80035a0:	2300      	movs	r3, #0
 80035a2:	60fb      	str	r3, [r7, #12]
 80035a4:	e01c      	b.n	80035e0 <STM32446RccHEnable+0xa4>
 80035a6:	4b13      	ldr	r3, [pc, #76]	; (80035f4 <STM32446RccHEnable+0xb8>)
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d015      	beq.n	80035e0 <STM32446RccHEnable+0xa4>
 80035b4:	2300      	movs	r3, #0
 80035b6:	60bb      	str	r3, [r7, #8]
 80035b8:	e012      	b.n	80035e0 <STM32446RccHEnable+0xa4>
		}
		else if(hclock == 2){ // HSEBYP: HSE clock bypass
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2b02      	cmp	r3, #2
 80035be:	d10d      	bne.n	80035dc <STM32446RccHEnable+0xa0>
			if( set ) ret.rcc.reg->CR |= ( 1 << 18 );
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d007      	beq.n	80035d6 <STM32446RccHEnable+0x9a>
 80035c6:	4b0b      	ldr	r3, [pc, #44]	; (80035f4 <STM32446RccHEnable+0xb8>)
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	4b09      	ldr	r3, [pc, #36]	; (80035f4 <STM32446RccHEnable+0xb8>)
 80035ce:	68db      	ldr	r3, [r3, #12]
 80035d0:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80035d4:	601a      	str	r2, [r3, #0]
			hclock = 1;
 80035d6:	2301      	movs	r3, #1
 80035d8:	607b      	str	r3, [r7, #4]
 80035da:	e001      	b.n	80035e0 <STM32446RccHEnable+0xa4>
		}
		else hclock = 0; // default
 80035dc:	2300      	movs	r3, #0
 80035de:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 80035e0:	68bb      	ldr	r3, [r7, #8]
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d1b3      	bne.n	800354e <STM32446RccHEnable+0x12>
	}
}
 80035e6:	bf00      	nop
 80035e8:	bf00      	nop
 80035ea:	3714      	adds	r7, #20
 80035ec:	46bd      	mov	sp, r7
 80035ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f2:	4770      	bx	lr
 80035f4:	20000670 	.word	0x20000670

080035f8 <STM32446RccHSelect>:

uint8_t STM32446RccHSelect(uint8_t sysclk)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	4603      	mov	r3, r0
 8003600:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->CFGR &= (unsigned int) ~(3); // 00: HSI oscillator selected as system clock
 8003602:	4b1e      	ldr	r3, [pc, #120]	; (800367c <STM32446RccHSelect+0x84>)
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	689a      	ldr	r2, [r3, #8]
 8003608:	4b1c      	ldr	r3, [pc, #112]	; (800367c <STM32446RccHSelect+0x84>)
 800360a:	68db      	ldr	r3, [r3, #12]
 800360c:	f022 0203 	bic.w	r2, r2, #3
 8003610:	609a      	str	r2, [r3, #8]
	switch(sysclk){
 8003612:	79fb      	ldrb	r3, [r7, #7]
 8003614:	2b03      	cmp	r3, #3
 8003616:	d018      	beq.n	800364a <STM32446RccHSelect+0x52>
 8003618:	2b03      	cmp	r3, #3
 800361a:	dc1f      	bgt.n	800365c <STM32446RccHSelect+0x64>
 800361c:	2b01      	cmp	r3, #1
 800361e:	d002      	beq.n	8003626 <STM32446RccHSelect+0x2e>
 8003620:	2b02      	cmp	r3, #2
 8003622:	d009      	beq.n	8003638 <STM32446RccHSelect+0x40>
			break;
		case 3:
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
			break;
		default:
			break;
 8003624:	e01a      	b.n	800365c <STM32446RccHSelect+0x64>
			ret.rcc.reg->CFGR |= 1; // HSE oscillator selected as system clock
 8003626:	4b15      	ldr	r3, [pc, #84]	; (800367c <STM32446RccHSelect+0x84>)
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	689a      	ldr	r2, [r3, #8]
 800362c:	4b13      	ldr	r3, [pc, #76]	; (800367c <STM32446RccHSelect+0x84>)
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	f042 0201 	orr.w	r2, r2, #1
 8003634:	609a      	str	r2, [r3, #8]
			break;
 8003636:	e012      	b.n	800365e <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 2; // PLL_P selected as system clock
 8003638:	4b10      	ldr	r3, [pc, #64]	; (800367c <STM32446RccHSelect+0x84>)
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	689a      	ldr	r2, [r3, #8]
 800363e:	4b0f      	ldr	r3, [pc, #60]	; (800367c <STM32446RccHSelect+0x84>)
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	f042 0202 	orr.w	r2, r2, #2
 8003646:	609a      	str	r2, [r3, #8]
			break;
 8003648:	e009      	b.n	800365e <STM32446RccHSelect+0x66>
			ret.rcc.reg->CFGR |= 3; // PLL_R selected as system clock
 800364a:	4b0c      	ldr	r3, [pc, #48]	; (800367c <STM32446RccHSelect+0x84>)
 800364c:	68db      	ldr	r3, [r3, #12]
 800364e:	689a      	ldr	r2, [r3, #8]
 8003650:	4b0a      	ldr	r3, [pc, #40]	; (800367c <STM32446RccHSelect+0x84>)
 8003652:	68db      	ldr	r3, [r3, #12]
 8003654:	f042 0203 	orr.w	r2, r2, #3
 8003658:	609a      	str	r2, [r3, #8]
			break;
 800365a:	e000      	b.n	800365e <STM32446RccHSelect+0x66>
			break;
 800365c:	bf00      	nop
	}
	return (ret.rcc.reg->CFGR >> 2) & 3;
 800365e:	4b07      	ldr	r3, [pc, #28]	; (800367c <STM32446RccHSelect+0x84>)
 8003660:	68db      	ldr	r3, [r3, #12]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	089b      	lsrs	r3, r3, #2
 8003666:	b2db      	uxtb	r3, r3
 8003668:	f003 0303 	and.w	r3, r3, #3
 800366c:	b2db      	uxtb	r3, r3
}
 800366e:	4618      	mov	r0, r3
 8003670:	370c      	adds	r7, #12
 8003672:	46bd      	mov	sp, r7
 8003674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop
 800367c:	20000670 	.word	0x20000670

08003680 <STM32446RccLEnable>:

void STM32446RccLEnable(unsigned int lclock)
{
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
	unsigned int set;
	unsigned int rdy;
	for( set = 1, rdy = 1; rdy ; ){
 8003688:	2301      	movs	r3, #1
 800368a:	60fb      	str	r3, [r7, #12]
 800368c:	2301      	movs	r3, #1
 800368e:	60bb      	str	r3, [r7, #8]
 8003690:	e048      	b.n	8003724 <STM32446RccLEnable+0xa4>
		if(lclock == 2){ // LSION: Internal low-speed oscillator enable
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2b02      	cmp	r3, #2
 8003696:	d117      	bne.n	80036c8 <STM32446RccLEnable+0x48>
			if( set ){ ret.rcc.reg->CSR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->CSR & ( 1 << 1) ) rdy = 0;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00a      	beq.n	80036b4 <STM32446RccLEnable+0x34>
 800369e:	4b26      	ldr	r3, [pc, #152]	; (8003738 <STM32446RccLEnable+0xb8>)
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80036a4:	4b24      	ldr	r3, [pc, #144]	; (8003738 <STM32446RccLEnable+0xb8>)
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	f042 0201 	orr.w	r2, r2, #1
 80036ac:	675a      	str	r2, [r3, #116]	; 0x74
 80036ae:	2300      	movs	r3, #0
 80036b0:	60fb      	str	r3, [r7, #12]
 80036b2:	e037      	b.n	8003724 <STM32446RccLEnable+0xa4>
 80036b4:	4b20      	ldr	r3, [pc, #128]	; (8003738 <STM32446RccLEnable+0xb8>)
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80036ba:	f003 0302 	and.w	r3, r3, #2
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d030      	beq.n	8003724 <STM32446RccLEnable+0xa4>
 80036c2:	2300      	movs	r3, #0
 80036c4:	60bb      	str	r3, [r7, #8]
 80036c6:	e02d      	b.n	8003724 <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 1){ // LSEON: External low-speed oscillator enable
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d117      	bne.n	80036fe <STM32446RccLEnable+0x7e>
			if( set ){ ret.rcc.reg->BDCR |= ( 1 << 0); set = 0; }else if( ret.rcc.reg->BDCR & ( 1 << 1) ) rdy = 0;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00a      	beq.n	80036ea <STM32446RccLEnable+0x6a>
 80036d4:	4b18      	ldr	r3, [pc, #96]	; (8003738 <STM32446RccLEnable+0xb8>)
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80036da:	4b17      	ldr	r3, [pc, #92]	; (8003738 <STM32446RccLEnable+0xb8>)
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	f042 0201 	orr.w	r2, r2, #1
 80036e2:	671a      	str	r2, [r3, #112]	; 0x70
 80036e4:	2300      	movs	r3, #0
 80036e6:	60fb      	str	r3, [r7, #12]
 80036e8:	e01c      	b.n	8003724 <STM32446RccLEnable+0xa4>
 80036ea:	4b13      	ldr	r3, [pc, #76]	; (8003738 <STM32446RccLEnable+0xb8>)
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036f0:	f003 0302 	and.w	r3, r3, #2
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d015      	beq.n	8003724 <STM32446RccLEnable+0xa4>
 80036f8:	2300      	movs	r3, #0
 80036fa:	60bb      	str	r3, [r7, #8]
 80036fc:	e012      	b.n	8003724 <STM32446RccLEnable+0xa4>
		}
		else if(lclock == 4){ // LSEBYP: External low-speed oscillator bypass
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2b04      	cmp	r3, #4
 8003702:	d10d      	bne.n	8003720 <STM32446RccLEnable+0xa0>
			if( set ) ret.rcc.reg->BDCR |= ( 1 << 2 );
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d007      	beq.n	800371a <STM32446RccLEnable+0x9a>
 800370a:	4b0b      	ldr	r3, [pc, #44]	; (8003738 <STM32446RccLEnable+0xb8>)
 800370c:	68db      	ldr	r3, [r3, #12]
 800370e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003710:	4b09      	ldr	r3, [pc, #36]	; (8003738 <STM32446RccLEnable+0xb8>)
 8003712:	68db      	ldr	r3, [r3, #12]
 8003714:	f042 0204 	orr.w	r2, r2, #4
 8003718:	671a      	str	r2, [r3, #112]	; 0x70
			lclock = 1;
 800371a:	2301      	movs	r3, #1
 800371c:	607b      	str	r3, [r7, #4]
 800371e:	e001      	b.n	8003724 <STM32446RccLEnable+0xa4>
		}
		else lclock = 2; // default
 8003720:	2302      	movs	r3, #2
 8003722:	607b      	str	r3, [r7, #4]
	for( set = 1, rdy = 1; rdy ; ){
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	2b00      	cmp	r3, #0
 8003728:	d1b3      	bne.n	8003692 <STM32446RccLEnable+0x12>
	}
}
 800372a:	bf00      	nop
 800372c:	bf00      	nop
 800372e:	3714      	adds	r7, #20
 8003730:	46bd      	mov	sp, r7
 8003732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003736:	4770      	bx	lr
 8003738:	20000670 	.word	0x20000670

0800373c <STM32446RccLSelect>:

void STM32446RccLSelect(uint8_t lclock)
{
 800373c:	b480      	push	{r7}
 800373e:	b083      	sub	sp, #12
 8003740:	af00      	add	r7, sp, #0
 8003742:	4603      	mov	r3, r0
 8003744:	71fb      	strb	r3, [r7, #7]
	ret.rcc.reg->BDCR &= (uint32_t) ~((1 << 9) | (1 << 8)); // RTCSEL[1:0]: RTC clock source selection
 8003746:	4b1d      	ldr	r3, [pc, #116]	; (80037bc <STM32446RccLSelect+0x80>)
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800374c:	4b1b      	ldr	r3, [pc, #108]	; (80037bc <STM32446RccLSelect+0x80>)
 800374e:	68db      	ldr	r3, [r3, #12]
 8003750:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003754:	671a      	str	r2, [r3, #112]	; 0x70
	switch(lclock){
 8003756:	79fb      	ldrb	r3, [r7, #7]
 8003758:	2b03      	cmp	r3, #3
 800375a:	d017      	beq.n	800378c <STM32446RccLSelect+0x50>
 800375c:	2b03      	cmp	r3, #3
 800375e:	dc1e      	bgt.n	800379e <STM32446RccLSelect+0x62>
 8003760:	2b01      	cmp	r3, #1
 8003762:	d00a      	beq.n	800377a <STM32446RccLSelect+0x3e>
 8003764:	2b02      	cmp	r3, #2
 8003766:	d11a      	bne.n	800379e <STM32446RccLSelect+0x62>
		case 2:
			ret.rcc.reg->BDCR |= (1 << 9); // LSI oscillator clock used as the RTC clock
 8003768:	4b14      	ldr	r3, [pc, #80]	; (80037bc <STM32446RccLSelect+0x80>)
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800376e:	4b13      	ldr	r3, [pc, #76]	; (80037bc <STM32446RccLSelect+0x80>)
 8003770:	68db      	ldr	r3, [r3, #12]
 8003772:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003776:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 8003778:	e01a      	b.n	80037b0 <STM32446RccLSelect+0x74>
		case 1:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 800377a:	4b10      	ldr	r3, [pc, #64]	; (80037bc <STM32446RccLSelect+0x80>)
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003780:	4b0e      	ldr	r3, [pc, #56]	; (80037bc <STM32446RccLSelect+0x80>)
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003788:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 800378a:	e011      	b.n	80037b0 <STM32446RccLSelect+0x74>
		case 3:
			ret.rcc.reg->BDCR |= ((1 << 8) | (1 << 9)); // HSE oscillator clock divided by a programmable prescaler
 800378c:	4b0b      	ldr	r3, [pc, #44]	; (80037bc <STM32446RccLSelect+0x80>)
 800378e:	68db      	ldr	r3, [r3, #12]
 8003790:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003792:	4b0a      	ldr	r3, [pc, #40]	; (80037bc <STM32446RccLSelect+0x80>)
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800379a:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 800379c:	e008      	b.n	80037b0 <STM32446RccLSelect+0x74>
		default:
			ret.rcc.reg->BDCR |= (1 << 8); // LSE oscillator clock used as the RTC clock
 800379e:	4b07      	ldr	r3, [pc, #28]	; (80037bc <STM32446RccLSelect+0x80>)
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80037a4:	4b05      	ldr	r3, [pc, #20]	; (80037bc <STM32446RccLSelect+0x80>)
 80037a6:	68db      	ldr	r3, [r3, #12]
 80037a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037ac:	671a      	str	r2, [r3, #112]	; 0x70
			break;
 80037ae:	bf00      	nop
	}
}
 80037b0:	bf00      	nop
 80037b2:	370c      	adds	r7, #12
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr
 80037bc:	20000670 	.word	0x20000670

080037c0 <STM32446Prescaler>:

void STM32446Prescaler(unsigned int ahbpre, unsigned int ppre1, unsigned int ppre2, unsigned int rtcpre)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b087      	sub	sp, #28
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
 80037cc:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x001FFCF0;
 80037ce:	4ba4      	ldr	r3, [pc, #656]	; (8003a60 <STM32446Prescaler+0x2a0>)
 80037d0:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->CFGR &= (unsigned int) ~mask; // clear args
 80037d2:	4ba4      	ldr	r3, [pc, #656]	; (8003a64 <STM32446Prescaler+0x2a4>)
 80037d4:	68db      	ldr	r3, [r3, #12]
 80037d6:	6899      	ldr	r1, [r3, #8]
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	43da      	mvns	r2, r3
 80037dc:	4ba1      	ldr	r3, [pc, #644]	; (8003a64 <STM32446Prescaler+0x2a4>)
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	400a      	ands	r2, r1
 80037e2:	609a      	str	r2, [r3, #8]

	if(rtcpre > 1 && rtcpre < 32) // 16
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d90b      	bls.n	8003802 <STM32446Prescaler+0x42>
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	2b1f      	cmp	r3, #31
 80037ee:	d808      	bhi.n	8003802 <STM32446Prescaler+0x42>
		ret.rcc.reg->CFGR |= (rtcpre << 16);
 80037f0:	4b9c      	ldr	r3, [pc, #624]	; (8003a64 <STM32446Prescaler+0x2a4>)
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	6899      	ldr	r1, [r3, #8]
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	041a      	lsls	r2, r3, #16
 80037fa:	4b9a      	ldr	r3, [pc, #616]	; (8003a64 <STM32446Prescaler+0x2a4>)
 80037fc:	68db      	ldr	r3, [r3, #12]
 80037fe:	430a      	orrs	r2, r1
 8003800:	609a      	str	r2, [r3, #8]

	switch(ppre2){ // 13
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	3b02      	subs	r3, #2
 8003806:	2b0e      	cmp	r3, #14
 8003808:	d850      	bhi.n	80038ac <STM32446Prescaler+0xec>
 800380a:	a201      	add	r2, pc, #4	; (adr r2, 8003810 <STM32446Prescaler+0x50>)
 800380c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003810:	0800384d 	.word	0x0800384d
 8003814:	080038ad 	.word	0x080038ad
 8003818:	08003865 	.word	0x08003865
 800381c:	080038ad 	.word	0x080038ad
 8003820:	080038ad 	.word	0x080038ad
 8003824:	080038ad 	.word	0x080038ad
 8003828:	0800387d 	.word	0x0800387d
 800382c:	080038ad 	.word	0x080038ad
 8003830:	080038ad 	.word	0x080038ad
 8003834:	080038ad 	.word	0x080038ad
 8003838:	080038ad 	.word	0x080038ad
 800383c:	080038ad 	.word	0x080038ad
 8003840:	080038ad 	.word	0x080038ad
 8003844:	080038ad 	.word	0x080038ad
 8003848:	08003895 	.word	0x08003895
		case 2:
			ret.rcc.reg->CFGR |= (4 << 13);
 800384c:	4b85      	ldr	r3, [pc, #532]	; (8003a64 <STM32446Prescaler+0x2a4>)
 800384e:	68db      	ldr	r3, [r3, #12]
 8003850:	689a      	ldr	r2, [r3, #8]
 8003852:	4b84      	ldr	r3, [pc, #528]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800385a:	609a      	str	r2, [r3, #8]
			CLOCK_prescaler.APB2 = 2;
 800385c:	4b82      	ldr	r3, [pc, #520]	; (8003a68 <STM32446Prescaler+0x2a8>)
 800385e:	2202      	movs	r2, #2
 8003860:	70da      	strb	r2, [r3, #3]
			break;
 8003862:	e027      	b.n	80038b4 <STM32446Prescaler+0xf4>
		case 4:
			ret.rcc.reg->CFGR |= (5 << 13);
 8003864:	4b7f      	ldr	r3, [pc, #508]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	689a      	ldr	r2, [r3, #8]
 800386a:	4b7e      	ldr	r3, [pc, #504]	; (8003a64 <STM32446Prescaler+0x2a4>)
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	f442 4220 	orr.w	r2, r2, #40960	; 0xa000
 8003872:	609a      	str	r2, [r3, #8]
			CLOCK_prescaler.APB2 = 4;
 8003874:	4b7c      	ldr	r3, [pc, #496]	; (8003a68 <STM32446Prescaler+0x2a8>)
 8003876:	2204      	movs	r2, #4
 8003878:	70da      	strb	r2, [r3, #3]
			break;
 800387a:	e01b      	b.n	80038b4 <STM32446Prescaler+0xf4>
		case 8:
			ret.rcc.reg->CFGR |= (6 << 13);
 800387c:	4b79      	ldr	r3, [pc, #484]	; (8003a64 <STM32446Prescaler+0x2a4>)
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	689a      	ldr	r2, [r3, #8]
 8003882:	4b78      	ldr	r3, [pc, #480]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800388a:	609a      	str	r2, [r3, #8]
			CLOCK_prescaler.APB2 = 8;
 800388c:	4b76      	ldr	r3, [pc, #472]	; (8003a68 <STM32446Prescaler+0x2a8>)
 800388e:	2208      	movs	r2, #8
 8003890:	70da      	strb	r2, [r3, #3]
			break;
 8003892:	e00f      	b.n	80038b4 <STM32446Prescaler+0xf4>
		case 16:
			ret.rcc.reg->CFGR |= (7 << 13);
 8003894:	4b73      	ldr	r3, [pc, #460]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	689a      	ldr	r2, [r3, #8]
 800389a:	4b72      	ldr	r3, [pc, #456]	; (8003a64 <STM32446Prescaler+0x2a4>)
 800389c:	68db      	ldr	r3, [r3, #12]
 800389e:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 80038a2:	609a      	str	r2, [r3, #8]
			CLOCK_prescaler.APB2 = 16;
 80038a4:	4b70      	ldr	r3, [pc, #448]	; (8003a68 <STM32446Prescaler+0x2a8>)
 80038a6:	2210      	movs	r2, #16
 80038a8:	70da      	strb	r2, [r3, #3]
			break;
 80038aa:	e003      	b.n	80038b4 <STM32446Prescaler+0xf4>
		default:
			CLOCK_prescaler.APB2 = 1;
 80038ac:	4b6e      	ldr	r3, [pc, #440]	; (8003a68 <STM32446Prescaler+0x2a8>)
 80038ae:	2201      	movs	r2, #1
 80038b0:	70da      	strb	r2, [r3, #3]
			break;
 80038b2:	bf00      	nop
	}

	switch(ppre1){ // 10
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	3b02      	subs	r3, #2
 80038b8:	2b0e      	cmp	r3, #14
 80038ba:	d851      	bhi.n	8003960 <STM32446Prescaler+0x1a0>
 80038bc:	a201      	add	r2, pc, #4	; (adr r2, 80038c4 <STM32446Prescaler+0x104>)
 80038be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038c2:	bf00      	nop
 80038c4:	08003901 	.word	0x08003901
 80038c8:	08003961 	.word	0x08003961
 80038cc:	08003919 	.word	0x08003919
 80038d0:	08003961 	.word	0x08003961
 80038d4:	08003961 	.word	0x08003961
 80038d8:	08003961 	.word	0x08003961
 80038dc:	08003931 	.word	0x08003931
 80038e0:	08003961 	.word	0x08003961
 80038e4:	08003961 	.word	0x08003961
 80038e8:	08003961 	.word	0x08003961
 80038ec:	08003961 	.word	0x08003961
 80038f0:	08003961 	.word	0x08003961
 80038f4:	08003961 	.word	0x08003961
 80038f8:	08003961 	.word	0x08003961
 80038fc:	08003949 	.word	0x08003949
	case 2:
		ret.rcc.reg->CFGR |= (4 << 10);
 8003900:	4b58      	ldr	r3, [pc, #352]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003902:	68db      	ldr	r3, [r3, #12]
 8003904:	689a      	ldr	r2, [r3, #8]
 8003906:	4b57      	ldr	r3, [pc, #348]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003908:	68db      	ldr	r3, [r3, #12]
 800390a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800390e:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.APB1 = 2;
 8003910:	4b55      	ldr	r3, [pc, #340]	; (8003a68 <STM32446Prescaler+0x2a8>)
 8003912:	2202      	movs	r2, #2
 8003914:	709a      	strb	r2, [r3, #2]
		break;
 8003916:	e027      	b.n	8003968 <STM32446Prescaler+0x1a8>
	case 4:
		ret.rcc.reg->CFGR |= (5 << 10);
 8003918:	4b52      	ldr	r3, [pc, #328]	; (8003a64 <STM32446Prescaler+0x2a4>)
 800391a:	68db      	ldr	r3, [r3, #12]
 800391c:	689a      	ldr	r2, [r3, #8]
 800391e:	4b51      	ldr	r3, [pc, #324]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003920:	68db      	ldr	r3, [r3, #12]
 8003922:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 8003926:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.APB1 = 4;
 8003928:	4b4f      	ldr	r3, [pc, #316]	; (8003a68 <STM32446Prescaler+0x2a8>)
 800392a:	2204      	movs	r2, #4
 800392c:	709a      	strb	r2, [r3, #2]
		break;
 800392e:	e01b      	b.n	8003968 <STM32446Prescaler+0x1a8>
	case 8:
		ret.rcc.reg->CFGR |= (6 << 10);
 8003930:	4b4c      	ldr	r3, [pc, #304]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003932:	68db      	ldr	r3, [r3, #12]
 8003934:	689a      	ldr	r2, [r3, #8]
 8003936:	4b4b      	ldr	r3, [pc, #300]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	f442 52c0 	orr.w	r2, r2, #6144	; 0x1800
 800393e:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.APB1 = 8;
 8003940:	4b49      	ldr	r3, [pc, #292]	; (8003a68 <STM32446Prescaler+0x2a8>)
 8003942:	2208      	movs	r2, #8
 8003944:	709a      	strb	r2, [r3, #2]
		break;
 8003946:	e00f      	b.n	8003968 <STM32446Prescaler+0x1a8>
	case 16:
		ret.rcc.reg->CFGR |= (7 << 10);
 8003948:	4b46      	ldr	r3, [pc, #280]	; (8003a64 <STM32446Prescaler+0x2a4>)
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	689a      	ldr	r2, [r3, #8]
 800394e:	4b45      	ldr	r3, [pc, #276]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003950:	68db      	ldr	r3, [r3, #12]
 8003952:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8003956:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.APB1 = 16;
 8003958:	4b43      	ldr	r3, [pc, #268]	; (8003a68 <STM32446Prescaler+0x2a8>)
 800395a:	2210      	movs	r2, #16
 800395c:	709a      	strb	r2, [r3, #2]
		break;
 800395e:	e003      	b.n	8003968 <STM32446Prescaler+0x1a8>
	default:
		CLOCK_prescaler.APB1 = 1;
 8003960:	4b41      	ldr	r3, [pc, #260]	; (8003a68 <STM32446Prescaler+0x2a8>)
 8003962:	2201      	movs	r2, #1
 8003964:	709a      	strb	r2, [r3, #2]
		break;
 8003966:	bf00      	nop
	}

	switch(ahbpre){ // 4
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800396e:	f000 80a2 	beq.w	8003ab6 <STM32446Prescaler+0x2f6>
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003978:	f200 80aa 	bhi.w	8003ad0 <STM32446Prescaler+0x310>
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003982:	f000 808b 	beq.w	8003a9c <STM32446Prescaler+0x2dc>
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800398c:	f200 80a0 	bhi.w	8003ad0 <STM32446Prescaler+0x310>
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2b80      	cmp	r3, #128	; 0x80
 8003994:	d076      	beq.n	8003a84 <STM32446Prescaler+0x2c4>
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	2b80      	cmp	r3, #128	; 0x80
 800399a:	f200 8099 	bhi.w	8003ad0 <STM32446Prescaler+0x310>
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	2b10      	cmp	r3, #16
 80039a2:	d829      	bhi.n	80039f8 <STM32446Prescaler+0x238>
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	2b02      	cmp	r3, #2
 80039a8:	f0c0 8092 	bcc.w	8003ad0 <STM32446Prescaler+0x310>
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	3b02      	subs	r3, #2
 80039b0:	2b0e      	cmp	r3, #14
 80039b2:	f200 808d 	bhi.w	8003ad0 <STM32446Prescaler+0x310>
 80039b6:	a201      	add	r2, pc, #4	; (adr r2, 80039bc <STM32446Prescaler+0x1fc>)
 80039b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039bc:	08003a01 	.word	0x08003a01
 80039c0:	08003ad1 	.word	0x08003ad1
 80039c4:	08003a19 	.word	0x08003a19
 80039c8:	08003ad1 	.word	0x08003ad1
 80039cc:	08003ad1 	.word	0x08003ad1
 80039d0:	08003ad1 	.word	0x08003ad1
 80039d4:	08003a31 	.word	0x08003a31
 80039d8:	08003ad1 	.word	0x08003ad1
 80039dc:	08003ad1 	.word	0x08003ad1
 80039e0:	08003ad1 	.word	0x08003ad1
 80039e4:	08003ad1 	.word	0x08003ad1
 80039e8:	08003ad1 	.word	0x08003ad1
 80039ec:	08003ad1 	.word	0x08003ad1
 80039f0:	08003ad1 	.word	0x08003ad1
 80039f4:	08003a49 	.word	0x08003a49
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2b40      	cmp	r3, #64	; 0x40
 80039fc:	d036      	beq.n	8003a6c <STM32446Prescaler+0x2ac>
 80039fe:	e067      	b.n	8003ad0 <STM32446Prescaler+0x310>
	case 2:
		ret.rcc.reg->CFGR |= (8 << 4);
 8003a00:	4b18      	ldr	r3, [pc, #96]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	689a      	ldr	r2, [r3, #8]
 8003a06:	4b17      	ldr	r3, [pc, #92]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003a0e:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.AHB = 2;
 8003a10:	4b15      	ldr	r3, [pc, #84]	; (8003a68 <STM32446Prescaler+0x2a8>)
 8003a12:	2202      	movs	r2, #2
 8003a14:	801a      	strh	r2, [r3, #0]
		break;
 8003a16:	e05f      	b.n	8003ad8 <STM32446Prescaler+0x318>
	case 4:
		ret.rcc.reg->CFGR |= (9 << 4);
 8003a18:	4b12      	ldr	r3, [pc, #72]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003a1a:	68db      	ldr	r3, [r3, #12]
 8003a1c:	689a      	ldr	r2, [r3, #8]
 8003a1e:	4b11      	ldr	r3, [pc, #68]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003a20:	68db      	ldr	r3, [r3, #12]
 8003a22:	f042 0290 	orr.w	r2, r2, #144	; 0x90
 8003a26:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.AHB = 4;
 8003a28:	4b0f      	ldr	r3, [pc, #60]	; (8003a68 <STM32446Prescaler+0x2a8>)
 8003a2a:	2204      	movs	r2, #4
 8003a2c:	801a      	strh	r2, [r3, #0]
		break;
 8003a2e:	e053      	b.n	8003ad8 <STM32446Prescaler+0x318>
	case 8:
		ret.rcc.reg->CFGR |= (10 << 4);
 8003a30:	4b0c      	ldr	r3, [pc, #48]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003a32:	68db      	ldr	r3, [r3, #12]
 8003a34:	689a      	ldr	r2, [r3, #8]
 8003a36:	4b0b      	ldr	r3, [pc, #44]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003a38:	68db      	ldr	r3, [r3, #12]
 8003a3a:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 8003a3e:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.AHB = 8;
 8003a40:	4b09      	ldr	r3, [pc, #36]	; (8003a68 <STM32446Prescaler+0x2a8>)
 8003a42:	2208      	movs	r2, #8
 8003a44:	801a      	strh	r2, [r3, #0]
		break;
 8003a46:	e047      	b.n	8003ad8 <STM32446Prescaler+0x318>
	case 16:
		ret.rcc.reg->CFGR |= (11 << 4);
 8003a48:	4b06      	ldr	r3, [pc, #24]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003a4a:	68db      	ldr	r3, [r3, #12]
 8003a4c:	689a      	ldr	r2, [r3, #8]
 8003a4e:	4b05      	ldr	r3, [pc, #20]	; (8003a64 <STM32446Prescaler+0x2a4>)
 8003a50:	68db      	ldr	r3, [r3, #12]
 8003a52:	f042 02b0 	orr.w	r2, r2, #176	; 0xb0
 8003a56:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.AHB = 16;
 8003a58:	4b03      	ldr	r3, [pc, #12]	; (8003a68 <STM32446Prescaler+0x2a8>)
 8003a5a:	2210      	movs	r2, #16
 8003a5c:	801a      	strh	r2, [r3, #0]
		break;
 8003a5e:	e03b      	b.n	8003ad8 <STM32446Prescaler+0x318>
 8003a60:	001ffcf0 	.word	0x001ffcf0
 8003a64:	20000670 	.word	0x20000670
 8003a68:	200008a8 	.word	0x200008a8
	case 64:
		ret.rcc.reg->CFGR |= (12 << 4);
 8003a6c:	4b1d      	ldr	r3, [pc, #116]	; (8003ae4 <STM32446Prescaler+0x324>)
 8003a6e:	68db      	ldr	r3, [r3, #12]
 8003a70:	689a      	ldr	r2, [r3, #8]
 8003a72:	4b1c      	ldr	r3, [pc, #112]	; (8003ae4 <STM32446Prescaler+0x324>)
 8003a74:	68db      	ldr	r3, [r3, #12]
 8003a76:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8003a7a:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.AHB = 64;
 8003a7c:	4b1a      	ldr	r3, [pc, #104]	; (8003ae8 <STM32446Prescaler+0x328>)
 8003a7e:	2240      	movs	r2, #64	; 0x40
 8003a80:	801a      	strh	r2, [r3, #0]
		break;
 8003a82:	e029      	b.n	8003ad8 <STM32446Prescaler+0x318>
	case 128:
		ret.rcc.reg->CFGR |= (13 << 4);
 8003a84:	4b17      	ldr	r3, [pc, #92]	; (8003ae4 <STM32446Prescaler+0x324>)
 8003a86:	68db      	ldr	r3, [r3, #12]
 8003a88:	689a      	ldr	r2, [r3, #8]
 8003a8a:	4b16      	ldr	r3, [pc, #88]	; (8003ae4 <STM32446Prescaler+0x324>)
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
 8003a92:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.AHB = 128;
 8003a94:	4b14      	ldr	r3, [pc, #80]	; (8003ae8 <STM32446Prescaler+0x328>)
 8003a96:	2280      	movs	r2, #128	; 0x80
 8003a98:	801a      	strh	r2, [r3, #0]
		break;
 8003a9a:	e01d      	b.n	8003ad8 <STM32446Prescaler+0x318>
	case 256:
		ret.rcc.reg->CFGR |= (14 << 4);
 8003a9c:	4b11      	ldr	r3, [pc, #68]	; (8003ae4 <STM32446Prescaler+0x324>)
 8003a9e:	68db      	ldr	r3, [r3, #12]
 8003aa0:	689a      	ldr	r2, [r3, #8]
 8003aa2:	4b10      	ldr	r3, [pc, #64]	; (8003ae4 <STM32446Prescaler+0x324>)
 8003aa4:	68db      	ldr	r3, [r3, #12]
 8003aa6:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8003aaa:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.AHB = 256;
 8003aac:	4b0e      	ldr	r3, [pc, #56]	; (8003ae8 <STM32446Prescaler+0x328>)
 8003aae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003ab2:	801a      	strh	r2, [r3, #0]
		break;
 8003ab4:	e010      	b.n	8003ad8 <STM32446Prescaler+0x318>
	case 512:
		ret.rcc.reg->CFGR |= (15 << 4);
 8003ab6:	4b0b      	ldr	r3, [pc, #44]	; (8003ae4 <STM32446Prescaler+0x324>)
 8003ab8:	68db      	ldr	r3, [r3, #12]
 8003aba:	689a      	ldr	r2, [r3, #8]
 8003abc:	4b09      	ldr	r3, [pc, #36]	; (8003ae4 <STM32446Prescaler+0x324>)
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8003ac4:	609a      	str	r2, [r3, #8]
		CLOCK_prescaler.AHB = 512;
 8003ac6:	4b08      	ldr	r3, [pc, #32]	; (8003ae8 <STM32446Prescaler+0x328>)
 8003ac8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003acc:	801a      	strh	r2, [r3, #0]
		break;
 8003ace:	e003      	b.n	8003ad8 <STM32446Prescaler+0x318>
	default:
		CLOCK_prescaler.AHB = 1;
 8003ad0:	4b05      	ldr	r3, [pc, #20]	; (8003ae8 <STM32446Prescaler+0x328>)
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	801a      	strh	r2, [r3, #0]
		break;
 8003ad6:	bf00      	nop
	}
}
 8003ad8:	bf00      	nop
 8003ada:	371c      	adds	r7, #28
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr
 8003ae4:	20000670 	.word	0x20000670
 8003ae8:	200008a8 	.word	0x200008a8

08003aec <STM32446PLLDivision>:

/****PLL****/

void STM32446PLLDivision(unsigned int pllsrc, unsigned int pllm, unsigned int plln, unsigned int pllp, unsigned int pllq, unsigned int pllr)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b087      	sub	sp, #28
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	60f8      	str	r0, [r7, #12]
 8003af4:	60b9      	str	r1, [r7, #8]
 8003af6:	607a      	str	r2, [r7, #4]
 8003af8:	603b      	str	r3, [r7, #0]
	const unsigned int mask = 0x7F437FFF;
 8003afa:	4b5e      	ldr	r3, [pc, #376]	; (8003c74 <STM32446PLLDivision+0x188>)
 8003afc:	617b      	str	r3, [r7, #20]
	ret.rcc.reg->PLLCFGR &= (unsigned int) ~mask; // set mask bits LOW
 8003afe:	4b5e      	ldr	r3, [pc, #376]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	6859      	ldr	r1, [r3, #4]
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	43da      	mvns	r2, r3
 8003b08:	4b5b      	ldr	r3, [pc, #364]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	400a      	ands	r2, r1
 8003b0e:	605a      	str	r2, [r3, #4]


	if(pllr > 1 && pllr < 8){ // PLLR[28]: Main PLL division factor for I2Ss, SAIs, SYSTEM and SPDIF-Rx clocks
 8003b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b12:	2b01      	cmp	r3, #1
 8003b14:	d90f      	bls.n	8003b36 <STM32446PLLDivision+0x4a>
 8003b16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b18:	2b07      	cmp	r3, #7
 8003b1a:	d80c      	bhi.n	8003b36 <STM32446PLLDivision+0x4a>
		ret.rcc.reg->PLLCFGR |= (pllr << 28);
 8003b1c:	4b56      	ldr	r3, [pc, #344]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	6859      	ldr	r1, [r3, #4]
 8003b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b24:	071a      	lsls	r2, r3, #28
 8003b26:	4b54      	ldr	r3, [pc, #336]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	430a      	orrs	r2, r1
 8003b2c:	605a      	str	r2, [r3, #4]
		PLL_parameter.R = pllr;
 8003b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b30:	b2da      	uxtb	r2, r3
 8003b32:	4b52      	ldr	r3, [pc, #328]	; (8003c7c <STM32446PLLDivision+0x190>)
 8003b34:	729a      	strb	r2, [r3, #10]
	}

	if(pllq > 1 && pllq < 16){ // PLLQ[24]: Main PLL (PLL) division factor for USB OTG FS, SDIOclocks
 8003b36:	6a3b      	ldr	r3, [r7, #32]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d90f      	bls.n	8003b5c <STM32446PLLDivision+0x70>
 8003b3c:	6a3b      	ldr	r3, [r7, #32]
 8003b3e:	2b0f      	cmp	r3, #15
 8003b40:	d80c      	bhi.n	8003b5c <STM32446PLLDivision+0x70>
		ret.rcc.reg->PLLCFGR |= (pllq << 24);
 8003b42:	4b4d      	ldr	r3, [pc, #308]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003b44:	68db      	ldr	r3, [r3, #12]
 8003b46:	6859      	ldr	r1, [r3, #4]
 8003b48:	6a3b      	ldr	r3, [r7, #32]
 8003b4a:	061a      	lsls	r2, r3, #24
 8003b4c:	4b4a      	ldr	r3, [pc, #296]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	430a      	orrs	r2, r1
 8003b52:	605a      	str	r2, [r3, #4]
		PLL_parameter.Q = pllq;
 8003b54:	6a3b      	ldr	r3, [r7, #32]
 8003b56:	b2da      	uxtb	r2, r3
 8003b58:	4b48      	ldr	r3, [pc, #288]	; (8003c7c <STM32446PLLDivision+0x190>)
 8003b5a:	725a      	strb	r2, [r3, #9]
	}

	if(pllsrc == 1){ // PLLSRC[22]: Main PLL(PLL) and audio PLL (PLLI2S) entry clock source
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d10b      	bne.n	8003b7a <STM32446PLLDivision+0x8e>
		PLL_parameter.Source = 25000000;
 8003b62:	4b46      	ldr	r3, [pc, #280]	; (8003c7c <STM32446PLLDivision+0x190>)
 8003b64:	4a46      	ldr	r2, [pc, #280]	; (8003c80 <STM32446PLLDivision+0x194>)
 8003b66:	601a      	str	r2, [r3, #0]
		ret.rcc.reg->PLLCFGR |= (1 << 22);
 8003b68:	4b43      	ldr	r3, [pc, #268]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	685a      	ldr	r2, [r3, #4]
 8003b6e:	4b42      	ldr	r3, [pc, #264]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003b70:	68db      	ldr	r3, [r3, #12]
 8003b72:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003b76:	605a      	str	r2, [r3, #4]
 8003b78:	e002      	b.n	8003b80 <STM32446PLLDivision+0x94>
	}else{
		PLL_parameter.Source = 16000000;
 8003b7a:	4b40      	ldr	r3, [pc, #256]	; (8003c7c <STM32446PLLDivision+0x190>)
 8003b7c:	4a41      	ldr	r2, [pc, #260]	; (8003c84 <STM32446PLLDivision+0x198>)
 8003b7e:	601a      	str	r2, [r3, #0]
	}

	switch(pllp){ // PLLP[16]: Main PLL (PLL) division factor for main system clock
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	3b02      	subs	r3, #2
 8003b84:	2b06      	cmp	r3, #6
 8003b86:	d83d      	bhi.n	8003c04 <STM32446PLLDivision+0x118>
 8003b88:	a201      	add	r2, pc, #4	; (adr r2, 8003b90 <STM32446PLLDivision+0xa4>)
 8003b8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b8e:	bf00      	nop
 8003b90:	08003bad 	.word	0x08003bad
 8003b94:	08003c05 	.word	0x08003c05
 8003b98:	08003bb7 	.word	0x08003bb7
 8003b9c:	08003c05 	.word	0x08003c05
 8003ba0:	08003bd1 	.word	0x08003bd1
 8003ba4:	08003c05 	.word	0x08003c05
 8003ba8:	08003beb 	.word	0x08003beb
		case 2:
			PLL_parameter.P = pllp;
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	b2da      	uxtb	r2, r3
 8003bb0:	4b32      	ldr	r3, [pc, #200]	; (8003c7c <STM32446PLLDivision+0x190>)
 8003bb2:	721a      	strb	r2, [r3, #8]
			break;
 8003bb4:	e032      	b.n	8003c1c <STM32446PLLDivision+0x130>
		case 4:
			ret.rcc.reg->PLLCFGR |= (1 << 16);
 8003bb6:	4b30      	ldr	r3, [pc, #192]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	685a      	ldr	r2, [r3, #4]
 8003bbc:	4b2e      	ldr	r3, [pc, #184]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003bc4:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = pllp;
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	b2da      	uxtb	r2, r3
 8003bca:	4b2c      	ldr	r3, [pc, #176]	; (8003c7c <STM32446PLLDivision+0x190>)
 8003bcc:	721a      	strb	r2, [r3, #8]
			break;
 8003bce:	e025      	b.n	8003c1c <STM32446PLLDivision+0x130>
		case 6:
			ret.rcc.reg->PLLCFGR |= (2 << 16);
 8003bd0:	4b29      	ldr	r3, [pc, #164]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003bd2:	68db      	ldr	r3, [r3, #12]
 8003bd4:	685a      	ldr	r2, [r3, #4]
 8003bd6:	4b28      	ldr	r3, [pc, #160]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003bd8:	68db      	ldr	r3, [r3, #12]
 8003bda:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003bde:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = pllp;
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	b2da      	uxtb	r2, r3
 8003be4:	4b25      	ldr	r3, [pc, #148]	; (8003c7c <STM32446PLLDivision+0x190>)
 8003be6:	721a      	strb	r2, [r3, #8]
			break;
 8003be8:	e018      	b.n	8003c1c <STM32446PLLDivision+0x130>
		case 8:
			ret.rcc.reg->PLLCFGR |= (3 << 16);
 8003bea:	4b23      	ldr	r3, [pc, #140]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	685a      	ldr	r2, [r3, #4]
 8003bf0:	4b21      	ldr	r3, [pc, #132]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8003bf8:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = pllp;
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	b2da      	uxtb	r2, r3
 8003bfe:	4b1f      	ldr	r3, [pc, #124]	; (8003c7c <STM32446PLLDivision+0x190>)
 8003c00:	721a      	strb	r2, [r3, #8]
			break;
 8003c02:	e00b      	b.n	8003c1c <STM32446PLLDivision+0x130>
		default:
			ret.rcc.reg->PLLCFGR |= (1 << 16);
 8003c04:	4b1c      	ldr	r3, [pc, #112]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	4b1b      	ldr	r3, [pc, #108]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003c0c:	68db      	ldr	r3, [r3, #12]
 8003c0e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003c12:	605a      	str	r2, [r3, #4]
			PLL_parameter.P = 4;
 8003c14:	4b19      	ldr	r3, [pc, #100]	; (8003c7c <STM32446PLLDivision+0x190>)
 8003c16:	2204      	movs	r2, #4
 8003c18:	721a      	strb	r2, [r3, #8]
			break;
 8003c1a:	bf00      	nop
	}

	if(plln > 49 && plln < 433){ // PLLN[6]: Main PLL (PLL) multiplication factor for VCO
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b31      	cmp	r3, #49	; 0x31
 8003c20:	d910      	bls.n	8003c44 <STM32446PLLDivision+0x158>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8003c28:	d80c      	bhi.n	8003c44 <STM32446PLLDivision+0x158>
		ret.rcc.reg->PLLCFGR |= (plln << 6);
 8003c2a:	4b13      	ldr	r3, [pc, #76]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003c2c:	68db      	ldr	r3, [r3, #12]
 8003c2e:	6859      	ldr	r1, [r3, #4]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	019a      	lsls	r2, r3, #6
 8003c34:	4b10      	ldr	r3, [pc, #64]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003c36:	68db      	ldr	r3, [r3, #12]
 8003c38:	430a      	orrs	r2, r1
 8003c3a:	605a      	str	r2, [r3, #4]
		PLL_parameter.N = plln;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	b29a      	uxth	r2, r3
 8003c40:	4b0e      	ldr	r3, [pc, #56]	; (8003c7c <STM32446PLLDivision+0x190>)
 8003c42:	80da      	strh	r2, [r3, #6]
	}

	if(pllm > 1 && pllm < 64){ // PLLM[0]: Division factor for the main PLL (PLL) input clock [2Mhz]
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d90e      	bls.n	8003c68 <STM32446PLLDivision+0x17c>
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	2b3f      	cmp	r3, #63	; 0x3f
 8003c4e:	d80b      	bhi.n	8003c68 <STM32446PLLDivision+0x17c>
		ret.rcc.reg->PLLCFGR |= pllm;
 8003c50:	4b09      	ldr	r3, [pc, #36]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	6859      	ldr	r1, [r3, #4]
 8003c56:	4b08      	ldr	r3, [pc, #32]	; (8003c78 <STM32446PLLDivision+0x18c>)
 8003c58:	68db      	ldr	r3, [r3, #12]
 8003c5a:	68ba      	ldr	r2, [r7, #8]
 8003c5c:	430a      	orrs	r2, r1
 8003c5e:	605a      	str	r2, [r3, #4]
		PLL_parameter.M = pllm;
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	b2da      	uxtb	r2, r3
 8003c64:	4b05      	ldr	r3, [pc, #20]	; (8003c7c <STM32446PLLDivision+0x190>)
 8003c66:	711a      	strb	r2, [r3, #4]
	}
}
 8003c68:	bf00      	nop
 8003c6a:	371c      	adds	r7, #28
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c72:	4770      	bx	lr
 8003c74:	7f437fff 	.word	0x7f437fff
 8003c78:	20000670 	.word	0x20000670
 8003c7c:	200008ac 	.word	0x200008ac
 8003c80:	017d7840 	.word	0x017d7840
 8003c84:	00f42400 	.word	0x00f42400

08003c88 <STM32446RccPLLCLKEnable>:

void STM32446RccPLLCLKEnable(void)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0
	//if(onoff){
		for( ret.rcc.reg->CR |= (1 << 24) ; !(ret.rcc.reg->CR & (1 << 25)) ; ); // PLLON: Main PLL (PLL) enable
 8003c8c:	4b0a      	ldr	r3, [pc, #40]	; (8003cb8 <STM32446RccPLLCLKEnable+0x30>)
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	4b09      	ldr	r3, [pc, #36]	; (8003cb8 <STM32446RccPLLCLKEnable+0x30>)
 8003c94:	68db      	ldr	r3, [r3, #12]
 8003c96:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003c9a:	601a      	str	r2, [r3, #0]
 8003c9c:	bf00      	nop
 8003c9e:	4b06      	ldr	r3, [pc, #24]	; (8003cb8 <STM32446RccPLLCLKEnable+0x30>)
 8003ca0:	68db      	ldr	r3, [r3, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d0f8      	beq.n	8003c9e <STM32446RccPLLCLKEnable+0x16>
	//}else{
		//ret.rcc.reg->CR &= (unsigned int) ~(1 << 24);
	//}
}
 8003cac:	bf00      	nop
 8003cae:	bf00      	nop
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb6:	4770      	bx	lr
 8003cb8:	20000670 	.word	0x20000670

08003cbc <STM32446RccPLLI2SEnable>:

void STM32446RccPLLI2SEnable(void)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	af00      	add	r7, sp, #0
	//if(onoff)
		for( ret.rcc.reg->CR |= (1 << 26) ; !(ret.rcc.reg->CR & (1 << 27)) ; ); // PLLI2SON: PLLI2S enable
 8003cc0:	4b0a      	ldr	r3, [pc, #40]	; (8003cec <STM32446RccPLLI2SEnable+0x30>)
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	4b09      	ldr	r3, [pc, #36]	; (8003cec <STM32446RccPLLI2SEnable+0x30>)
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8003cce:	601a      	str	r2, [r3, #0]
 8003cd0:	bf00      	nop
 8003cd2:	4b06      	ldr	r3, [pc, #24]	; (8003cec <STM32446RccPLLI2SEnable+0x30>)
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d0f8      	beq.n	8003cd2 <STM32446RccPLLI2SEnable+0x16>
	//else
		//ret.rcc.reg->CR &= (unsigned int) ~(1 << 26);
}
 8003ce0:	bf00      	nop
 8003ce2:	bf00      	nop
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr
 8003cec:	20000670 	.word	0x20000670

08003cf0 <STM32446RccPLLSAIEnable>:

void STM32446RccPLLSAIEnable(void)
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	af00      	add	r7, sp, #0
	//if(onoff)
		for( ret.rcc.reg->CR |= (1 << 28) ; !(ret.rcc.reg->CR & (1 << 29)) ; ); // PLLSAION: PLLSAI enable
 8003cf4:	4b0a      	ldr	r3, [pc, #40]	; (8003d20 <STM32446RccPLLSAIEnable+0x30>)
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	4b09      	ldr	r3, [pc, #36]	; (8003d20 <STM32446RccPLLSAIEnable+0x30>)
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003d02:	601a      	str	r2, [r3, #0]
 8003d04:	bf00      	nop
 8003d06:	4b06      	ldr	r3, [pc, #24]	; (8003d20 <STM32446RccPLLSAIEnable+0x30>)
 8003d08:	68db      	ldr	r3, [r3, #12]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d0f8      	beq.n	8003d06 <STM32446RccPLLSAIEnable+0x16>
	//else
		//ret.rcc.reg->CR &= (unsigned int) ~(1 << 28);
}
 8003d14:	bf00      	nop
 8003d16:	bf00      	nop
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1e:	4770      	bx	lr
 8003d20:	20000670 	.word	0x20000670

08003d24 <SystemClock>:

uint32_t SystemClock(void)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
	uint32_t sysclk;
	switch((ret.rcc.reg->CFGR >> 2) & 3) // SWS[2]: System clock switch status
 8003d2a:	4b24      	ldr	r3, [pc, #144]	; (8003dbc <SystemClock+0x98>)
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	089b      	lsrs	r3, r3, #2
 8003d32:	f003 0303 	and.w	r3, r3, #3
 8003d36:	2b03      	cmp	r3, #3
 8003d38:	d838      	bhi.n	8003dac <SystemClock+0x88>
 8003d3a:	a201      	add	r2, pc, #4	; (adr r2, 8003d40 <SystemClock+0x1c>)
 8003d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d40:	08003d51 	.word	0x08003d51
 8003d44:	08003d5d 	.word	0x08003d5d
 8003d48:	08003d69 	.word	0x08003d69
 8003d4c:	08003d8b 	.word	0x08003d8b
	{
		case 0: // 00: HSI oscillator used as the system clock
			PLL_parameter.Source = 16000000;
 8003d50:	4b1b      	ldr	r3, [pc, #108]	; (8003dc0 <SystemClock+0x9c>)
 8003d52:	4a1c      	ldr	r2, [pc, #112]	; (8003dc4 <SystemClock+0xa0>)
 8003d54:	601a      	str	r2, [r3, #0]
			sysclk= 16000000;
 8003d56:	4b1b      	ldr	r3, [pc, #108]	; (8003dc4 <SystemClock+0xa0>)
 8003d58:	607b      	str	r3, [r7, #4]
			break;
 8003d5a:	e028      	b.n	8003dae <SystemClock+0x8a>
		case 1: // 01: HSE oscillator used as the system clock
			PLL_parameter.Source = 25000000;
 8003d5c:	4b18      	ldr	r3, [pc, #96]	; (8003dc0 <SystemClock+0x9c>)
 8003d5e:	4a1a      	ldr	r2, [pc, #104]	; (8003dc8 <SystemClock+0xa4>)
 8003d60:	601a      	str	r2, [r3, #0]
			sysclk = 25000000;
 8003d62:	4b19      	ldr	r3, [pc, #100]	; (8003dc8 <SystemClock+0xa4>)
 8003d64:	607b      	str	r3, [r7, #4]
			break;
 8003d66:	e022      	b.n	8003dae <SystemClock+0x8a>
		case 2: // 10: PLL used as the system clock
			sysclk = ( PLL_parameter.Source / PLL_parameter.M ) * ( PLL_parameter.N / PLL_parameter.P );
 8003d68:	4b15      	ldr	r3, [pc, #84]	; (8003dc0 <SystemClock+0x9c>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a14      	ldr	r2, [pc, #80]	; (8003dc0 <SystemClock+0x9c>)
 8003d6e:	7912      	ldrb	r2, [r2, #4]
 8003d70:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d74:	4a12      	ldr	r2, [pc, #72]	; (8003dc0 <SystemClock+0x9c>)
 8003d76:	88d2      	ldrh	r2, [r2, #6]
 8003d78:	4611      	mov	r1, r2
 8003d7a:	4a11      	ldr	r2, [pc, #68]	; (8003dc0 <SystemClock+0x9c>)
 8003d7c:	7a12      	ldrb	r2, [r2, #8]
 8003d7e:	fb91 f2f2 	sdiv	r2, r1, r2
 8003d82:	fb02 f303 	mul.w	r3, r2, r3
 8003d86:	607b      	str	r3, [r7, #4]
			break;
 8003d88:	e011      	b.n	8003dae <SystemClock+0x8a>
		case 3: // 11: PLL_R used as the system clock
			sysclk = ( PLL_parameter.Source / PLL_parameter.M ) * ( PLL_parameter.N / PLL_parameter.R );
 8003d8a:	4b0d      	ldr	r3, [pc, #52]	; (8003dc0 <SystemClock+0x9c>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a0c      	ldr	r2, [pc, #48]	; (8003dc0 <SystemClock+0x9c>)
 8003d90:	7912      	ldrb	r2, [r2, #4]
 8003d92:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d96:	4a0a      	ldr	r2, [pc, #40]	; (8003dc0 <SystemClock+0x9c>)
 8003d98:	88d2      	ldrh	r2, [r2, #6]
 8003d9a:	4611      	mov	r1, r2
 8003d9c:	4a08      	ldr	r2, [pc, #32]	; (8003dc0 <SystemClock+0x9c>)
 8003d9e:	7a92      	ldrb	r2, [r2, #10]
 8003da0:	fb91 f2f2 	sdiv	r2, r1, r2
 8003da4:	fb02 f303 	mul.w	r3, r2, r3
 8003da8:	607b      	str	r3, [r7, #4]
			break;
 8003daa:	e000      	b.n	8003dae <SystemClock+0x8a>
		default:
			break;
 8003dac:	bf00      	nop
	}
	return sysclk;
 8003dae:	687b      	ldr	r3, [r7, #4]
}
 8003db0:	4618      	mov	r0, r3
 8003db2:	370c      	adds	r7, #12
 8003db4:	46bd      	mov	sp, r7
 8003db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dba:	4770      	bx	lr
 8003dbc:	20000670 	.word	0x20000670
 8003dc0:	200008ac 	.word	0x200008ac
 8003dc4:	00f42400 	.word	0x00f42400
 8003dc8:	017d7840 	.word	0x017d7840

08003dcc <STM32446GpioSetpins>:

// GPIO
/** To much resources **/
void STM32446GpioSetpins( GPIO_TypeDef* regs, int n_pin, ... )
{
 8003dcc:	b40e      	push	{r1, r2, r3}
 8003dce:	b480      	push	{r7}
 8003dd0:	b084      	sub	sp, #16
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
	uint8_t i;

	if(n_pin > 0 && n_pin < 33){ // Filter input
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	dd19      	ble.n	8003e10 <STM32446GpioSetpins+0x44>
 8003ddc:	697b      	ldr	r3, [r7, #20]
 8003dde:	2b20      	cmp	r3, #32
 8003de0:	dc16      	bgt.n	8003e10 <STM32446GpioSetpins+0x44>
		va_list list;
		va_start(list, n_pin);
 8003de2:	f107 0318 	add.w	r3, r7, #24
 8003de6:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 8003de8:	2300      	movs	r3, #0
 8003dea:	73fb      	strb	r3, [r7, #15]
 8003dec:	e00c      	b.n	8003e08 <STM32446GpioSetpins+0x3c>
			regs->BSRR = (1 << va_arg(list, int));
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	1d1a      	adds	r2, r3, #4
 8003df2:	60ba      	str	r2, [r7, #8]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	2201      	movs	r2, #1
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	461a      	mov	r2, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 8003e02:	7bfb      	ldrb	r3, [r7, #15]
 8003e04:	3301      	adds	r3, #1
 8003e06:	73fb      	strb	r3, [r7, #15]
 8003e08:	7bfb      	ldrb	r3, [r7, #15]
 8003e0a:	697a      	ldr	r2, [r7, #20]
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	dcee      	bgt.n	8003dee <STM32446GpioSetpins+0x22>
		}
		va_end(list);
	}
}
 8003e10:	bf00      	nop
 8003e12:	3710      	adds	r7, #16
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	b003      	add	sp, #12
 8003e1c:	4770      	bx	lr

08003e1e <STM32446GpioSetpin>:
/** disabled **/

void STM32446GpioSetpin( GPIO_TypeDef* regs, int pin )
{
 8003e1e:	b480      	push	{r7}
 8003e20:	b083      	sub	sp, #12
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
 8003e26:	6039      	str	r1, [r7, #0]
			regs->BSRR = (1 << pin);
 8003e28:	2201      	movs	r2, #1
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e30:	461a      	mov	r2, r3
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	619a      	str	r2, [r3, #24]
}
 8003e36:	bf00      	nop
 8003e38:	370c      	adds	r7, #12
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr

08003e42 <STM32446GpioSet>:

void STM32446GpioSet( GPIO_TypeDef* regs, int data )
{
 8003e42:	b480      	push	{r7}
 8003e44:	b083      	sub	sp, #12
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
 8003e4a:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int) data;
 8003e4c:	683a      	ldr	r2, [r7, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	619a      	str	r2, [r3, #24]
}
 8003e52:	bf00      	nop
 8003e54:	370c      	adds	r7, #12
 8003e56:	46bd      	mov	sp, r7
 8003e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5c:	4770      	bx	lr

08003e5e <STM32446GpioResetpins>:

/** To much resources **/
void STM32446GpioResetpins( GPIO_TypeDef* regs, int n_pin, ... )
{ // slow
 8003e5e:	b40e      	push	{r1, r2, r3}
 8003e60:	b480      	push	{r7}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
	uint8_t i;
	
	if(n_pin > 0 && n_pin < 33){ // Filter input
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	dd1a      	ble.n	8003ea4 <STM32446GpioResetpins+0x46>
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	2b20      	cmp	r3, #32
 8003e72:	dc17      	bgt.n	8003ea4 <STM32446GpioResetpins+0x46>
		va_list list;
		va_start(list, n_pin);
 8003e74:	f107 0318 	add.w	r3, r7, #24
 8003e78:	60bb      	str	r3, [r7, #8]
		for(i = 0; i < n_pin; i++){
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	73fb      	strb	r3, [r7, #15]
 8003e7e:	e00d      	b.n	8003e9c <STM32446GpioResetpins+0x3e>
			regs->BSRR = (unsigned int)((1 << va_arg(list, int)) << 16);
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	1d1a      	adds	r2, r3, #4
 8003e84:	60ba      	str	r2, [r7, #8]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	2201      	movs	r2, #1
 8003e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8e:	041b      	lsls	r3, r3, #16
 8003e90:	461a      	mov	r2, r3
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	619a      	str	r2, [r3, #24]
		for(i = 0; i < n_pin; i++){
 8003e96:	7bfb      	ldrb	r3, [r7, #15]
 8003e98:	3301      	adds	r3, #1
 8003e9a:	73fb      	strb	r3, [r7, #15]
 8003e9c:	7bfb      	ldrb	r3, [r7, #15]
 8003e9e:	697a      	ldr	r2, [r7, #20]
 8003ea0:	429a      	cmp	r2, r3
 8003ea2:	dced      	bgt.n	8003e80 <STM32446GpioResetpins+0x22>
		}
		va_end(list);
	}
}
 8003ea4:	bf00      	nop
 8003ea6:	3710      	adds	r7, #16
 8003ea8:	46bd      	mov	sp, r7
 8003eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eae:	b003      	add	sp, #12
 8003eb0:	4770      	bx	lr

08003eb2 <STM32446GpioResetpin>:
/** disabled **/

void STM32446GpioResetpin( GPIO_TypeDef* regs, int pin )
{
 8003eb2:	b480      	push	{r7}
 8003eb4:	b083      	sub	sp, #12
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	6078      	str	r0, [r7, #4]
 8003eba:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)((1 << pin) << 16);
 8003ebc:	2201      	movs	r2, #1
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec4:	041b      	lsls	r3, r3, #16
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	619a      	str	r2, [r3, #24]
}
 8003ecc:	bf00      	nop
 8003ece:	370c      	adds	r7, #12
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed6:	4770      	bx	lr

08003ed8 <STM32446GpioReset>:

void STM32446GpioReset( GPIO_TypeDef* regs, int data )
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
			regs->BSRR = (unsigned int)(data << 16);
 8003ee2:	683b      	ldr	r3, [r7, #0]
 8003ee4:	041b      	lsls	r3, r3, #16
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	619a      	str	r2, [r3, #24]
}
 8003eec:	bf00      	nop
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr

08003ef8 <STM32446Gpiosetupreg>:

/***generic***/
void STM32446Gpiosetupreg( volatile uint32_t* reg, unsigned int size_block, unsigned int data, unsigned int pin )
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b086      	sub	sp, #24
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	60f8      	str	r0, [r7, #12]
 8003f00:	60b9      	str	r1, [r7, #8]
 8003f02:	607a      	str	r2, [r7, #4]
 8003f04:	603b      	str	r3, [r7, #0]
	unsigned int mask = (unsigned int)(pow(2, size_block) - 1);
 8003f06:	68b8      	ldr	r0, [r7, #8]
 8003f08:	f7fc fb1c 	bl	8000544 <__aeabi_ui2d>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	460b      	mov	r3, r1
 8003f10:	ec43 2b11 	vmov	d1, r2, r3
 8003f14:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8003f80 <STM32446Gpiosetupreg+0x88>
 8003f18:	f003 fac6 	bl	80074a8 <pow>
 8003f1c:	ec51 0b10 	vmov	r0, r1, d0
 8003f20:	f04f 0200 	mov.w	r2, #0
 8003f24:	4b18      	ldr	r3, [pc, #96]	; (8003f88 <STM32446Gpiosetupreg+0x90>)
 8003f26:	f7fc f9cf 	bl	80002c8 <__aeabi_dsub>
 8003f2a:	4602      	mov	r2, r0
 8003f2c:	460b      	mov	r3, r1
 8003f2e:	4610      	mov	r0, r2
 8003f30:	4619      	mov	r1, r3
 8003f32:	f7fc fe59 	bl	8000be8 <__aeabi_d2uiz>
 8003f36:	4603      	mov	r3, r0
 8003f38:	617b      	str	r3, [r7, #20]
	data &= mask;
 8003f3a:	687a      	ldr	r2, [r7, #4]
 8003f3c:	697b      	ldr	r3, [r7, #20]
 8003f3e:	4013      	ands	r3, r2
 8003f40:	607b      	str	r3, [r7, #4]
	*reg &= ~(mask << (pin * size_block));
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	68b9      	ldr	r1, [r7, #8]
 8003f4a:	fb01 f303 	mul.w	r3, r1, r3
 8003f4e:	6979      	ldr	r1, [r7, #20]
 8003f50:	fa01 f303 	lsl.w	r3, r1, r3
 8003f54:	43db      	mvns	r3, r3
 8003f56:	401a      	ands	r2, r3
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	601a      	str	r2, [r3, #0]
	*reg |= (data << (pin * size_block));
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	681a      	ldr	r2, [r3, #0]
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	68b9      	ldr	r1, [r7, #8]
 8003f64:	fb01 f303 	mul.w	r3, r1, r3
 8003f68:	6879      	ldr	r1, [r7, #4]
 8003f6a:	fa01 f303 	lsl.w	r3, r1, r3
 8003f6e:	431a      	orrs	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	601a      	str	r2, [r3, #0]
}
 8003f74:	bf00      	nop
 8003f76:	3718      	adds	r7, #24
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bd80      	pop	{r7, pc}
 8003f7c:	f3af 8000 	nop.w
 8003f80:	00000000 	.word	0x00000000
 8003f84:	40000000 	.word	0x40000000
 8003f88:	3ff00000 	.word	0x3ff00000
 8003f8c:	00000000 	.word	0x00000000

08003f90 <STM32446GpioSetup>:
	*reg &= (data << location) | ~(mask << location);
}
***/

void STM32446GpioSetup( volatile uint32_t vec[], const unsigned int size_block, unsigned int data, unsigned int block_n )
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b088      	sub	sp, #32
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	607a      	str	r2, [r7, #4]
 8003f9c:	603b      	str	r3, [r7, #0]
	const unsigned int n_bits = sizeof(data) * 8;
 8003f9e:	2320      	movs	r3, #32
 8003fa0:	61fb      	str	r3, [r7, #28]
	const unsigned int mask = (unsigned int) (pow(2, size_block) - 1);
 8003fa2:	68b8      	ldr	r0, [r7, #8]
 8003fa4:	f7fc face 	bl	8000544 <__aeabi_ui2d>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	460b      	mov	r3, r1
 8003fac:	ec43 2b11 	vmov	d1, r2, r3
 8003fb0:	ed9f 0b29 	vldr	d0, [pc, #164]	; 8004058 <STM32446GpioSetup+0xc8>
 8003fb4:	f003 fa78 	bl	80074a8 <pow>
 8003fb8:	ec51 0b10 	vmov	r0, r1, d0
 8003fbc:	f04f 0200 	mov.w	r2, #0
 8003fc0:	4b27      	ldr	r3, [pc, #156]	; (8004060 <STM32446GpioSetup+0xd0>)
 8003fc2:	f7fc f981 	bl	80002c8 <__aeabi_dsub>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	460b      	mov	r3, r1
 8003fca:	4610      	mov	r0, r2
 8003fcc:	4619      	mov	r1, r3
 8003fce:	f7fc fe0b 	bl	8000be8 <__aeabi_d2uiz>
 8003fd2:	4603      	mov	r3, r0
 8003fd4:	61bb      	str	r3, [r7, #24]
	unsigned int index = (block_n * size_block) / n_bits;
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	68ba      	ldr	r2, [r7, #8]
 8003fda:	fb03 f202 	mul.w	r2, r3, r2
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fe4:	617b      	str	r3, [r7, #20]
	data &= mask;
 8003fe6:	687a      	ldr	r2, [r7, #4]
 8003fe8:	69bb      	ldr	r3, [r7, #24]
 8003fea:	4013      	ands	r3, r2
 8003fec:	607b      	str	r3, [r7, #4]
	vec[index] &= ~( mask << ((block_n * size_block) - (index * n_bits)) );
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	68fa      	ldr	r2, [r7, #12]
 8003ff4:	4413      	add	r3, r2
 8003ff6:	6819      	ldr	r1, [r3, #0]
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	68ba      	ldr	r2, [r7, #8]
 8003ffc:	fb03 f202 	mul.w	r2, r3, r2
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	69f8      	ldr	r0, [r7, #28]
 8004004:	fb00 f303 	mul.w	r3, r0, r3
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	69ba      	ldr	r2, [r7, #24]
 800400c:	fa02 f303 	lsl.w	r3, r2, r3
 8004010:	43da      	mvns	r2, r3
 8004012:	697b      	ldr	r3, [r7, #20]
 8004014:	009b      	lsls	r3, r3, #2
 8004016:	68f8      	ldr	r0, [r7, #12]
 8004018:	4403      	add	r3, r0
 800401a:	400a      	ands	r2, r1
 800401c:	601a      	str	r2, [r3, #0]
	vec[index] |= ( data << ((block_n * size_block) - (index * n_bits)) );
 800401e:	697b      	ldr	r3, [r7, #20]
 8004020:	009b      	lsls	r3, r3, #2
 8004022:	68fa      	ldr	r2, [r7, #12]
 8004024:	4413      	add	r3, r2
 8004026:	6819      	ldr	r1, [r3, #0]
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	68ba      	ldr	r2, [r7, #8]
 800402c:	fb03 f202 	mul.w	r2, r3, r2
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	69f8      	ldr	r0, [r7, #28]
 8004034:	fb00 f303 	mul.w	r3, r0, r3
 8004038:	1ad3      	subs	r3, r2, r3
 800403a:	687a      	ldr	r2, [r7, #4]
 800403c:	409a      	lsls	r2, r3
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	009b      	lsls	r3, r3, #2
 8004042:	68f8      	ldr	r0, [r7, #12]
 8004044:	4403      	add	r3, r0
 8004046:	430a      	orrs	r2, r1
 8004048:	601a      	str	r2, [r3, #0]
}
 800404a:	bf00      	nop
 800404c:	3720      	adds	r7, #32
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}
 8004052:	bf00      	nop
 8004054:	f3af 8000 	nop.w
 8004058:	00000000 	.word	0x00000000
 800405c:	40000000 	.word	0x40000000
 8004060:	3ff00000 	.word	0x3ff00000
 8004064:	00000000 	.word	0x00000000

08004068 <STM32446GpioAmoder>:
/***generic***/

// GPIOA
void STM32446GpioAmoder( unsigned int data, unsigned int pin )
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004072:	2302      	movs	r3, #2
 8004074:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004076:	68f8      	ldr	r0, [r7, #12]
 8004078:	f7fc fa64 	bl	8000544 <__aeabi_ui2d>
 800407c:	4602      	mov	r2, r0
 800407e:	460b      	mov	r3, r1
 8004080:	ec43 2b11 	vmov	d1, r2, r3
 8004084:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 80040f8 <STM32446GpioAmoder+0x90>
 8004088:	f003 fa0e 	bl	80074a8 <pow>
 800408c:	ec51 0b10 	vmov	r0, r1, d0
 8004090:	f04f 0200 	mov.w	r2, #0
 8004094:	4b1a      	ldr	r3, [pc, #104]	; (8004100 <STM32446GpioAmoder+0x98>)
 8004096:	f7fc f917 	bl	80002c8 <__aeabi_dsub>
 800409a:	4602      	mov	r2, r0
 800409c:	460b      	mov	r3, r1
 800409e:	4610      	mov	r0, r2
 80040a0:	4619      	mov	r1, r3
 80040a2:	f7fc fda1 	bl	8000be8 <__aeabi_d2uiz>
 80040a6:	4603      	mov	r3, r0
 80040a8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	4013      	ands	r3, r2
 80040b0:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->MODER &= ~(mask << (pin * blocksize));
 80040b2:	4b14      	ldr	r3, [pc, #80]	; (8004104 <STM32446GpioAmoder+0x9c>)
 80040b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040b6:	6819      	ldr	r1, [r3, #0]
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	68fa      	ldr	r2, [r7, #12]
 80040bc:	fb02 f303 	mul.w	r3, r2, r3
 80040c0:	68ba      	ldr	r2, [r7, #8]
 80040c2:	fa02 f303 	lsl.w	r3, r2, r3
 80040c6:	43da      	mvns	r2, r3
 80040c8:	4b0e      	ldr	r3, [pc, #56]	; (8004104 <STM32446GpioAmoder+0x9c>)
 80040ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040cc:	400a      	ands	r2, r1
 80040ce:	601a      	str	r2, [r3, #0]
	ret.gpioa.reg->MODER |= (data << (pin * blocksize));
 80040d0:	4b0c      	ldr	r3, [pc, #48]	; (8004104 <STM32446GpioAmoder+0x9c>)
 80040d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040d4:	6819      	ldr	r1, [r3, #0]
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	68fa      	ldr	r2, [r7, #12]
 80040da:	fb02 f303 	mul.w	r3, r2, r3
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	409a      	lsls	r2, r3
 80040e2:	4b08      	ldr	r3, [pc, #32]	; (8004104 <STM32446GpioAmoder+0x9c>)
 80040e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040e6:	430a      	orrs	r2, r1
 80040e8:	601a      	str	r2, [r3, #0]
}
 80040ea:	bf00      	nop
 80040ec:	3710      	adds	r7, #16
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	f3af 8000 	nop.w
 80040f8:	00000000 	.word	0x00000000
 80040fc:	40000000 	.word	0x40000000
 8004100:	3ff00000 	.word	0x3ff00000
 8004104:	20000670 	.word	0x20000670

08004108 <STM32446GpioAospeedr>:

void STM32446GpioAospeedr( unsigned int data, unsigned int pin )
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b084      	sub	sp, #16
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
 8004110:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004112:	2302      	movs	r3, #2
 8004114:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004116:	68f8      	ldr	r0, [r7, #12]
 8004118:	f7fc fa14 	bl	8000544 <__aeabi_ui2d>
 800411c:	4602      	mov	r2, r0
 800411e:	460b      	mov	r3, r1
 8004120:	ec43 2b11 	vmov	d1, r2, r3
 8004124:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004198 <STM32446GpioAospeedr+0x90>
 8004128:	f003 f9be 	bl	80074a8 <pow>
 800412c:	ec51 0b10 	vmov	r0, r1, d0
 8004130:	f04f 0200 	mov.w	r2, #0
 8004134:	4b1a      	ldr	r3, [pc, #104]	; (80041a0 <STM32446GpioAospeedr+0x98>)
 8004136:	f7fc f8c7 	bl	80002c8 <__aeabi_dsub>
 800413a:	4602      	mov	r2, r0
 800413c:	460b      	mov	r3, r1
 800413e:	4610      	mov	r0, r2
 8004140:	4619      	mov	r1, r3
 8004142:	f7fc fd51 	bl	8000be8 <__aeabi_d2uiz>
 8004146:	4603      	mov	r3, r0
 8004148:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	68bb      	ldr	r3, [r7, #8]
 800414e:	4013      	ands	r3, r2
 8004150:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004152:	4b14      	ldr	r3, [pc, #80]	; (80041a4 <STM32446GpioAospeedr+0x9c>)
 8004154:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004156:	6899      	ldr	r1, [r3, #8]
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	68fa      	ldr	r2, [r7, #12]
 800415c:	fb02 f303 	mul.w	r3, r2, r3
 8004160:	68ba      	ldr	r2, [r7, #8]
 8004162:	fa02 f303 	lsl.w	r3, r2, r3
 8004166:	43da      	mvns	r2, r3
 8004168:	4b0e      	ldr	r3, [pc, #56]	; (80041a4 <STM32446GpioAospeedr+0x9c>)
 800416a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800416c:	400a      	ands	r2, r1
 800416e:	609a      	str	r2, [r3, #8]
	ret.gpioa.reg->OSPEEDR |= (data << (pin * blocksize));
 8004170:	4b0c      	ldr	r3, [pc, #48]	; (80041a4 <STM32446GpioAospeedr+0x9c>)
 8004172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004174:	6899      	ldr	r1, [r3, #8]
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	68fa      	ldr	r2, [r7, #12]
 800417a:	fb02 f303 	mul.w	r3, r2, r3
 800417e:	687a      	ldr	r2, [r7, #4]
 8004180:	409a      	lsls	r2, r3
 8004182:	4b08      	ldr	r3, [pc, #32]	; (80041a4 <STM32446GpioAospeedr+0x9c>)
 8004184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004186:	430a      	orrs	r2, r1
 8004188:	609a      	str	r2, [r3, #8]
}
 800418a:	bf00      	nop
 800418c:	3710      	adds	r7, #16
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	f3af 8000 	nop.w
 8004198:	00000000 	.word	0x00000000
 800419c:	40000000 	.word	0x40000000
 80041a0:	3ff00000 	.word	0x3ff00000
 80041a4:	20000670 	.word	0x20000670

080041a8 <STM32446GpioApupdr>:

void STM32446GpioApupdr( unsigned int data, unsigned int pin )
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
 80041b0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80041b2:	2302      	movs	r3, #2
 80041b4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80041b6:	68f8      	ldr	r0, [r7, #12]
 80041b8:	f7fc f9c4 	bl	8000544 <__aeabi_ui2d>
 80041bc:	4602      	mov	r2, r0
 80041be:	460b      	mov	r3, r1
 80041c0:	ec43 2b11 	vmov	d1, r2, r3
 80041c4:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004238 <STM32446GpioApupdr+0x90>
 80041c8:	f003 f96e 	bl	80074a8 <pow>
 80041cc:	ec51 0b10 	vmov	r0, r1, d0
 80041d0:	f04f 0200 	mov.w	r2, #0
 80041d4:	4b1a      	ldr	r3, [pc, #104]	; (8004240 <STM32446GpioApupdr+0x98>)
 80041d6:	f7fc f877 	bl	80002c8 <__aeabi_dsub>
 80041da:	4602      	mov	r2, r0
 80041dc:	460b      	mov	r3, r1
 80041de:	4610      	mov	r0, r2
 80041e0:	4619      	mov	r1, r3
 80041e2:	f7fc fd01 	bl	8000be8 <__aeabi_d2uiz>
 80041e6:	4603      	mov	r3, r0
 80041e8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	4013      	ands	r3, r2
 80041f0:	607b      	str	r3, [r7, #4]
	ret.gpioa.reg->PUPDR &= ~(mask << (pin * blocksize));
 80041f2:	4b14      	ldr	r3, [pc, #80]	; (8004244 <STM32446GpioApupdr+0x9c>)
 80041f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041f6:	68d9      	ldr	r1, [r3, #12]
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	68fa      	ldr	r2, [r7, #12]
 80041fc:	fb02 f303 	mul.w	r3, r2, r3
 8004200:	68ba      	ldr	r2, [r7, #8]
 8004202:	fa02 f303 	lsl.w	r3, r2, r3
 8004206:	43da      	mvns	r2, r3
 8004208:	4b0e      	ldr	r3, [pc, #56]	; (8004244 <STM32446GpioApupdr+0x9c>)
 800420a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800420c:	400a      	ands	r2, r1
 800420e:	60da      	str	r2, [r3, #12]
	ret.gpioa.reg->PUPDR |= (data << (pin * blocksize));
 8004210:	4b0c      	ldr	r3, [pc, #48]	; (8004244 <STM32446GpioApupdr+0x9c>)
 8004212:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004214:	68d9      	ldr	r1, [r3, #12]
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	68fa      	ldr	r2, [r7, #12]
 800421a:	fb02 f303 	mul.w	r3, r2, r3
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	409a      	lsls	r2, r3
 8004222:	4b08      	ldr	r3, [pc, #32]	; (8004244 <STM32446GpioApupdr+0x9c>)
 8004224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004226:	430a      	orrs	r2, r1
 8004228:	60da      	str	r2, [r3, #12]
}
 800422a:	bf00      	nop
 800422c:	3710      	adds	r7, #16
 800422e:	46bd      	mov	sp, r7
 8004230:	bd80      	pop	{r7, pc}
 8004232:	bf00      	nop
 8004234:	f3af 8000 	nop.w
 8004238:	00000000 	.word	0x00000000
 800423c:	40000000 	.word	0x40000000
 8004240:	3ff00000 	.word	0x3ff00000
 8004244:	20000670 	.word	0x20000670

08004248 <STM32446GpioAreset>:

void STM32446GpioAreset( unsigned int data )
{
 8004248:	b480      	push	{r7}
 800424a:	b083      	sub	sp, #12
 800424c:	af00      	add	r7, sp, #0
 800424e:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)(data << 16);
 8004250:	4b05      	ldr	r3, [pc, #20]	; (8004268 <STM32446GpioAreset+0x20>)
 8004252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004254:	687a      	ldr	r2, [r7, #4]
 8004256:	0412      	lsls	r2, r2, #16
 8004258:	619a      	str	r2, [r3, #24]
}
 800425a:	bf00      	nop
 800425c:	370c      	adds	r7, #12
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop
 8004268:	20000670 	.word	0x20000670

0800426c <STM32446GpioAset>:

void STM32446GpioAset( unsigned int data )
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
	ret.gpioa.reg->BSRR = (unsigned int)( data );
 8004274:	4b04      	ldr	r3, [pc, #16]	; (8004288 <STM32446GpioAset+0x1c>)
 8004276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	619a      	str	r2, [r3, #24]
}
 800427c:	bf00      	nop
 800427e:	370c      	adds	r7, #12
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr
 8004288:	20000670 	.word	0x20000670
 800428c:	00000000 	.word	0x00000000

08004290 <STM32446GpioAafr>:

void STM32446GpioAafr( unsigned int data, unsigned int pin )
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b086      	sub	sp, #24
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
 8004298:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 800429a:	2304      	movs	r3, #4
 800429c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 800429e:	2320      	movs	r3, #32
 80042a0:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 80042a2:	6978      	ldr	r0, [r7, #20]
 80042a4:	f7fc f94e 	bl	8000544 <__aeabi_ui2d>
 80042a8:	4602      	mov	r2, r0
 80042aa:	460b      	mov	r3, r1
 80042ac:	ec43 2b11 	vmov	d1, r2, r3
 80042b0:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 8004360 <STM32446GpioAafr+0xd0>
 80042b4:	f003 f8f8 	bl	80074a8 <pow>
 80042b8:	ec51 0b10 	vmov	r0, r1, d0
 80042bc:	f04f 0200 	mov.w	r2, #0
 80042c0:	4b29      	ldr	r3, [pc, #164]	; (8004368 <STM32446GpioAafr+0xd8>)
 80042c2:	f7fc f801 	bl	80002c8 <__aeabi_dsub>
 80042c6:	4602      	mov	r2, r0
 80042c8:	460b      	mov	r3, r1
 80042ca:	4610      	mov	r0, r2
 80042cc:	4619      	mov	r1, r3
 80042ce:	f7fc fc8b 	bl	8000be8 <__aeabi_d2uiz>
 80042d2:	4603      	mov	r3, r0
 80042d4:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	697a      	ldr	r2, [r7, #20]
 80042da:	fb03 f202 	mul.w	r2, r3, r2
 80042de:	693b      	ldr	r3, [r7, #16]
 80042e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80042e4:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	4013      	ands	r3, r2
 80042ec:	607b      	str	r3, [r7, #4]
	if(index < 2){
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d831      	bhi.n	8004358 <STM32446GpioAafr+0xc8>
		ret.gpioa.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 80042f4:	4b1d      	ldr	r3, [pc, #116]	; (800436c <STM32446GpioAafr+0xdc>)
 80042f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042f8:	68ba      	ldr	r2, [r7, #8]
 80042fa:	3208      	adds	r2, #8
 80042fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	697a      	ldr	r2, [r7, #20]
 8004304:	fb03 f202 	mul.w	r2, r3, r2
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	6938      	ldr	r0, [r7, #16]
 800430c:	fb00 f303 	mul.w	r3, r0, r3
 8004310:	1ad3      	subs	r3, r2, r3
 8004312:	68fa      	ldr	r2, [r7, #12]
 8004314:	fa02 f303 	lsl.w	r3, r2, r3
 8004318:	43da      	mvns	r2, r3
 800431a:	4b14      	ldr	r3, [pc, #80]	; (800436c <STM32446GpioAafr+0xdc>)
 800431c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800431e:	4011      	ands	r1, r2
 8004320:	68ba      	ldr	r2, [r7, #8]
 8004322:	3208      	adds	r2, #8
 8004324:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioa.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004328:	4b10      	ldr	r3, [pc, #64]	; (800436c <STM32446GpioAafr+0xdc>)
 800432a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800432c:	68ba      	ldr	r2, [r7, #8]
 800432e:	3208      	adds	r2, #8
 8004330:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004334:	683b      	ldr	r3, [r7, #0]
 8004336:	697a      	ldr	r2, [r7, #20]
 8004338:	fb03 f202 	mul.w	r2, r3, r2
 800433c:	68bb      	ldr	r3, [r7, #8]
 800433e:	6938      	ldr	r0, [r7, #16]
 8004340:	fb00 f303 	mul.w	r3, r0, r3
 8004344:	1ad3      	subs	r3, r2, r3
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	409a      	lsls	r2, r3
 800434a:	4b08      	ldr	r3, [pc, #32]	; (800436c <STM32446GpioAafr+0xdc>)
 800434c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800434e:	4311      	orrs	r1, r2
 8004350:	68ba      	ldr	r2, [r7, #8]
 8004352:	3208      	adds	r2, #8
 8004354:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004358:	bf00      	nop
 800435a:	3718      	adds	r7, #24
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}
 8004360:	00000000 	.word	0x00000000
 8004364:	40000000 	.word	0x40000000
 8004368:	3ff00000 	.word	0x3ff00000
 800436c:	20000670 	.word	0x20000670

08004370 <STM32446GpioBmoder>:

// GPIOB
void STM32446GpioBmoder( unsigned int data, unsigned int pin )
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800437a:	2302      	movs	r3, #2
 800437c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800437e:	68f8      	ldr	r0, [r7, #12]
 8004380:	f7fc f8e0 	bl	8000544 <__aeabi_ui2d>
 8004384:	4602      	mov	r2, r0
 8004386:	460b      	mov	r3, r1
 8004388:	ec43 2b11 	vmov	d1, r2, r3
 800438c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004400 <STM32446GpioBmoder+0x90>
 8004390:	f003 f88a 	bl	80074a8 <pow>
 8004394:	ec51 0b10 	vmov	r0, r1, d0
 8004398:	f04f 0200 	mov.w	r2, #0
 800439c:	4b1a      	ldr	r3, [pc, #104]	; (8004408 <STM32446GpioBmoder+0x98>)
 800439e:	f7fb ff93 	bl	80002c8 <__aeabi_dsub>
 80043a2:	4602      	mov	r2, r0
 80043a4:	460b      	mov	r3, r1
 80043a6:	4610      	mov	r0, r2
 80043a8:	4619      	mov	r1, r3
 80043aa:	f7fc fc1d 	bl	8000be8 <__aeabi_d2uiz>
 80043ae:	4603      	mov	r3, r0
 80043b0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80043b2:	687a      	ldr	r2, [r7, #4]
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	4013      	ands	r3, r2
 80043b8:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->MODER &= ~(mask << (pin * blocksize));
 80043ba:	4b14      	ldr	r3, [pc, #80]	; (800440c <STM32446GpioBmoder+0x9c>)
 80043bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043be:	6819      	ldr	r1, [r3, #0]
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	68fa      	ldr	r2, [r7, #12]
 80043c4:	fb02 f303 	mul.w	r3, r2, r3
 80043c8:	68ba      	ldr	r2, [r7, #8]
 80043ca:	fa02 f303 	lsl.w	r3, r2, r3
 80043ce:	43da      	mvns	r2, r3
 80043d0:	4b0e      	ldr	r3, [pc, #56]	; (800440c <STM32446GpioBmoder+0x9c>)
 80043d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043d4:	400a      	ands	r2, r1
 80043d6:	601a      	str	r2, [r3, #0]
	ret.gpiob.reg->MODER |= (data << (pin * blocksize));
 80043d8:	4b0c      	ldr	r3, [pc, #48]	; (800440c <STM32446GpioBmoder+0x9c>)
 80043da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043dc:	6819      	ldr	r1, [r3, #0]
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	68fa      	ldr	r2, [r7, #12]
 80043e2:	fb02 f303 	mul.w	r3, r2, r3
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	409a      	lsls	r2, r3
 80043ea:	4b08      	ldr	r3, [pc, #32]	; (800440c <STM32446GpioBmoder+0x9c>)
 80043ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043ee:	430a      	orrs	r2, r1
 80043f0:	601a      	str	r2, [r3, #0]
}
 80043f2:	bf00      	nop
 80043f4:	3710      	adds	r7, #16
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	f3af 8000 	nop.w
 8004400:	00000000 	.word	0x00000000
 8004404:	40000000 	.word	0x40000000
 8004408:	3ff00000 	.word	0x3ff00000
 800440c:	20000670 	.word	0x20000670

08004410 <STM32446GpioBospeedr>:

void STM32446GpioBospeedr( unsigned int data, unsigned int pin )
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b084      	sub	sp, #16
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800441a:	2302      	movs	r3, #2
 800441c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800441e:	68f8      	ldr	r0, [r7, #12]
 8004420:	f7fc f890 	bl	8000544 <__aeabi_ui2d>
 8004424:	4602      	mov	r2, r0
 8004426:	460b      	mov	r3, r1
 8004428:	ec43 2b11 	vmov	d1, r2, r3
 800442c:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 80044a0 <STM32446GpioBospeedr+0x90>
 8004430:	f003 f83a 	bl	80074a8 <pow>
 8004434:	ec51 0b10 	vmov	r0, r1, d0
 8004438:	f04f 0200 	mov.w	r2, #0
 800443c:	4b1a      	ldr	r3, [pc, #104]	; (80044a8 <STM32446GpioBospeedr+0x98>)
 800443e:	f7fb ff43 	bl	80002c8 <__aeabi_dsub>
 8004442:	4602      	mov	r2, r0
 8004444:	460b      	mov	r3, r1
 8004446:	4610      	mov	r0, r2
 8004448:	4619      	mov	r1, r3
 800444a:	f7fc fbcd 	bl	8000be8 <__aeabi_d2uiz>
 800444e:	4603      	mov	r3, r0
 8004450:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004452:	687a      	ldr	r2, [r7, #4]
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	4013      	ands	r3, r2
 8004458:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 800445a:	4b14      	ldr	r3, [pc, #80]	; (80044ac <STM32446GpioBospeedr+0x9c>)
 800445c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800445e:	6899      	ldr	r1, [r3, #8]
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	68fa      	ldr	r2, [r7, #12]
 8004464:	fb02 f303 	mul.w	r3, r2, r3
 8004468:	68ba      	ldr	r2, [r7, #8]
 800446a:	fa02 f303 	lsl.w	r3, r2, r3
 800446e:	43da      	mvns	r2, r3
 8004470:	4b0e      	ldr	r3, [pc, #56]	; (80044ac <STM32446GpioBospeedr+0x9c>)
 8004472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004474:	400a      	ands	r2, r1
 8004476:	609a      	str	r2, [r3, #8]
	ret.gpiob.reg->OSPEEDR |= (data << (pin * blocksize));
 8004478:	4b0c      	ldr	r3, [pc, #48]	; (80044ac <STM32446GpioBospeedr+0x9c>)
 800447a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800447c:	6899      	ldr	r1, [r3, #8]
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	68fa      	ldr	r2, [r7, #12]
 8004482:	fb02 f303 	mul.w	r3, r2, r3
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	409a      	lsls	r2, r3
 800448a:	4b08      	ldr	r3, [pc, #32]	; (80044ac <STM32446GpioBospeedr+0x9c>)
 800448c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800448e:	430a      	orrs	r2, r1
 8004490:	609a      	str	r2, [r3, #8]
}
 8004492:	bf00      	nop
 8004494:	3710      	adds	r7, #16
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	f3af 8000 	nop.w
 80044a0:	00000000 	.word	0x00000000
 80044a4:	40000000 	.word	0x40000000
 80044a8:	3ff00000 	.word	0x3ff00000
 80044ac:	20000670 	.word	0x20000670

080044b0 <STM32446GpioBpupdr>:

void STM32446GpioBpupdr( unsigned int data, unsigned int pin )
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
 80044b8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80044ba:	2302      	movs	r3, #2
 80044bc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80044be:	68f8      	ldr	r0, [r7, #12]
 80044c0:	f7fc f840 	bl	8000544 <__aeabi_ui2d>
 80044c4:	4602      	mov	r2, r0
 80044c6:	460b      	mov	r3, r1
 80044c8:	ec43 2b11 	vmov	d1, r2, r3
 80044cc:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004540 <STM32446GpioBpupdr+0x90>
 80044d0:	f002 ffea 	bl	80074a8 <pow>
 80044d4:	ec51 0b10 	vmov	r0, r1, d0
 80044d8:	f04f 0200 	mov.w	r2, #0
 80044dc:	4b1a      	ldr	r3, [pc, #104]	; (8004548 <STM32446GpioBpupdr+0x98>)
 80044de:	f7fb fef3 	bl	80002c8 <__aeabi_dsub>
 80044e2:	4602      	mov	r2, r0
 80044e4:	460b      	mov	r3, r1
 80044e6:	4610      	mov	r0, r2
 80044e8:	4619      	mov	r1, r3
 80044ea:	f7fc fb7d 	bl	8000be8 <__aeabi_d2uiz>
 80044ee:	4603      	mov	r3, r0
 80044f0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80044f2:	687a      	ldr	r2, [r7, #4]
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	4013      	ands	r3, r2
 80044f8:	607b      	str	r3, [r7, #4]
	ret.gpiob.reg->PUPDR &= ~(mask << (pin * blocksize));
 80044fa:	4b14      	ldr	r3, [pc, #80]	; (800454c <STM32446GpioBpupdr+0x9c>)
 80044fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044fe:	68d9      	ldr	r1, [r3, #12]
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	68fa      	ldr	r2, [r7, #12]
 8004504:	fb02 f303 	mul.w	r3, r2, r3
 8004508:	68ba      	ldr	r2, [r7, #8]
 800450a:	fa02 f303 	lsl.w	r3, r2, r3
 800450e:	43da      	mvns	r2, r3
 8004510:	4b0e      	ldr	r3, [pc, #56]	; (800454c <STM32446GpioBpupdr+0x9c>)
 8004512:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004514:	400a      	ands	r2, r1
 8004516:	60da      	str	r2, [r3, #12]
	ret.gpiob.reg->PUPDR |= (data << (pin * blocksize));
 8004518:	4b0c      	ldr	r3, [pc, #48]	; (800454c <STM32446GpioBpupdr+0x9c>)
 800451a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800451c:	68d9      	ldr	r1, [r3, #12]
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	68fa      	ldr	r2, [r7, #12]
 8004522:	fb02 f303 	mul.w	r3, r2, r3
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	409a      	lsls	r2, r3
 800452a:	4b08      	ldr	r3, [pc, #32]	; (800454c <STM32446GpioBpupdr+0x9c>)
 800452c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800452e:	430a      	orrs	r2, r1
 8004530:	60da      	str	r2, [r3, #12]
}
 8004532:	bf00      	nop
 8004534:	3710      	adds	r7, #16
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	f3af 8000 	nop.w
 8004540:	00000000 	.word	0x00000000
 8004544:	40000000 	.word	0x40000000
 8004548:	3ff00000 	.word	0x3ff00000
 800454c:	20000670 	.word	0x20000670

08004550 <STM32446GpioBreset>:

void STM32446GpioBreset( unsigned int data )
{
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)(data << 16);
 8004558:	4b05      	ldr	r3, [pc, #20]	; (8004570 <STM32446GpioBreset+0x20>)
 800455a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800455c:	687a      	ldr	r2, [r7, #4]
 800455e:	0412      	lsls	r2, r2, #16
 8004560:	619a      	str	r2, [r3, #24]
}
 8004562:	bf00      	nop
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	20000670 	.word	0x20000670

08004574 <STM32446GpioBset>:

void STM32446GpioBset( unsigned int data )
{
 8004574:	b480      	push	{r7}
 8004576:	b083      	sub	sp, #12
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
	ret.gpiob.reg->BSRR = (unsigned int)( data );
 800457c:	4b04      	ldr	r3, [pc, #16]	; (8004590 <STM32446GpioBset+0x1c>)
 800457e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004580:	687a      	ldr	r2, [r7, #4]
 8004582:	619a      	str	r2, [r3, #24]
}
 8004584:	bf00      	nop
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr
 8004590:	20000670 	.word	0x20000670
 8004594:	00000000 	.word	0x00000000

08004598 <STM32446GpioBafr>:

void STM32446GpioBafr( unsigned int data, unsigned int pin )
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b086      	sub	sp, #24
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 80045a2:	2304      	movs	r3, #4
 80045a4:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 80045a6:	2320      	movs	r3, #32
 80045a8:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 80045aa:	6978      	ldr	r0, [r7, #20]
 80045ac:	f7fb ffca 	bl	8000544 <__aeabi_ui2d>
 80045b0:	4602      	mov	r2, r0
 80045b2:	460b      	mov	r3, r1
 80045b4:	ec43 2b11 	vmov	d1, r2, r3
 80045b8:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 8004668 <STM32446GpioBafr+0xd0>
 80045bc:	f002 ff74 	bl	80074a8 <pow>
 80045c0:	ec51 0b10 	vmov	r0, r1, d0
 80045c4:	f04f 0200 	mov.w	r2, #0
 80045c8:	4b29      	ldr	r3, [pc, #164]	; (8004670 <STM32446GpioBafr+0xd8>)
 80045ca:	f7fb fe7d 	bl	80002c8 <__aeabi_dsub>
 80045ce:	4602      	mov	r2, r0
 80045d0:	460b      	mov	r3, r1
 80045d2:	4610      	mov	r0, r2
 80045d4:	4619      	mov	r1, r3
 80045d6:	f7fc fb07 	bl	8000be8 <__aeabi_d2uiz>
 80045da:	4603      	mov	r3, r0
 80045dc:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	697a      	ldr	r2, [r7, #20]
 80045e2:	fb03 f202 	mul.w	r2, r3, r2
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ec:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	4013      	ands	r3, r2
 80045f4:	607b      	str	r3, [r7, #4]
	if(index < 2){
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	2b01      	cmp	r3, #1
 80045fa:	d831      	bhi.n	8004660 <STM32446GpioBafr+0xc8>
		ret.gpiob.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 80045fc:	4b1d      	ldr	r3, [pc, #116]	; (8004674 <STM32446GpioBafr+0xdc>)
 80045fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004600:	68ba      	ldr	r2, [r7, #8]
 8004602:	3208      	adds	r2, #8
 8004604:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004608:	683b      	ldr	r3, [r7, #0]
 800460a:	697a      	ldr	r2, [r7, #20]
 800460c:	fb03 f202 	mul.w	r2, r3, r2
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	6938      	ldr	r0, [r7, #16]
 8004614:	fb00 f303 	mul.w	r3, r0, r3
 8004618:	1ad3      	subs	r3, r2, r3
 800461a:	68fa      	ldr	r2, [r7, #12]
 800461c:	fa02 f303 	lsl.w	r3, r2, r3
 8004620:	43da      	mvns	r2, r3
 8004622:	4b14      	ldr	r3, [pc, #80]	; (8004674 <STM32446GpioBafr+0xdc>)
 8004624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004626:	4011      	ands	r1, r2
 8004628:	68ba      	ldr	r2, [r7, #8]
 800462a:	3208      	adds	r2, #8
 800462c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiob.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004630:	4b10      	ldr	r3, [pc, #64]	; (8004674 <STM32446GpioBafr+0xdc>)
 8004632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004634:	68ba      	ldr	r2, [r7, #8]
 8004636:	3208      	adds	r2, #8
 8004638:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800463c:	683b      	ldr	r3, [r7, #0]
 800463e:	697a      	ldr	r2, [r7, #20]
 8004640:	fb03 f202 	mul.w	r2, r3, r2
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	6938      	ldr	r0, [r7, #16]
 8004648:	fb00 f303 	mul.w	r3, r0, r3
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	409a      	lsls	r2, r3
 8004652:	4b08      	ldr	r3, [pc, #32]	; (8004674 <STM32446GpioBafr+0xdc>)
 8004654:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004656:	4311      	orrs	r1, r2
 8004658:	68ba      	ldr	r2, [r7, #8]
 800465a:	3208      	adds	r2, #8
 800465c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004660:	bf00      	nop
 8004662:	3718      	adds	r7, #24
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	00000000 	.word	0x00000000
 800466c:	40000000 	.word	0x40000000
 8004670:	3ff00000 	.word	0x3ff00000
 8004674:	20000670 	.word	0x20000670

08004678 <STM32446GpioCmoder>:

// GPIOC
void STM32446GpioCmoder( unsigned int data, unsigned int pin )
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b084      	sub	sp, #16
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
 8004680:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004682:	2302      	movs	r3, #2
 8004684:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004686:	68f8      	ldr	r0, [r7, #12]
 8004688:	f7fb ff5c 	bl	8000544 <__aeabi_ui2d>
 800468c:	4602      	mov	r2, r0
 800468e:	460b      	mov	r3, r1
 8004690:	ec43 2b11 	vmov	d1, r2, r3
 8004694:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004708 <STM32446GpioCmoder+0x90>
 8004698:	f002 ff06 	bl	80074a8 <pow>
 800469c:	ec51 0b10 	vmov	r0, r1, d0
 80046a0:	f04f 0200 	mov.w	r2, #0
 80046a4:	4b1a      	ldr	r3, [pc, #104]	; (8004710 <STM32446GpioCmoder+0x98>)
 80046a6:	f7fb fe0f 	bl	80002c8 <__aeabi_dsub>
 80046aa:	4602      	mov	r2, r0
 80046ac:	460b      	mov	r3, r1
 80046ae:	4610      	mov	r0, r2
 80046b0:	4619      	mov	r1, r3
 80046b2:	f7fc fa99 	bl	8000be8 <__aeabi_d2uiz>
 80046b6:	4603      	mov	r3, r0
 80046b8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	4013      	ands	r3, r2
 80046c0:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->MODER &= ~(mask << (pin * blocksize));
 80046c2:	4b14      	ldr	r3, [pc, #80]	; (8004714 <STM32446GpioCmoder+0x9c>)
 80046c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046c6:	6819      	ldr	r1, [r3, #0]
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	68fa      	ldr	r2, [r7, #12]
 80046cc:	fb02 f303 	mul.w	r3, r2, r3
 80046d0:	68ba      	ldr	r2, [r7, #8]
 80046d2:	fa02 f303 	lsl.w	r3, r2, r3
 80046d6:	43da      	mvns	r2, r3
 80046d8:	4b0e      	ldr	r3, [pc, #56]	; (8004714 <STM32446GpioCmoder+0x9c>)
 80046da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046dc:	400a      	ands	r2, r1
 80046de:	601a      	str	r2, [r3, #0]
	ret.gpioc.reg->MODER |= (data << (pin * blocksize));
 80046e0:	4b0c      	ldr	r3, [pc, #48]	; (8004714 <STM32446GpioCmoder+0x9c>)
 80046e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046e4:	6819      	ldr	r1, [r3, #0]
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	68fa      	ldr	r2, [r7, #12]
 80046ea:	fb02 f303 	mul.w	r3, r2, r3
 80046ee:	687a      	ldr	r2, [r7, #4]
 80046f0:	409a      	lsls	r2, r3
 80046f2:	4b08      	ldr	r3, [pc, #32]	; (8004714 <STM32446GpioCmoder+0x9c>)
 80046f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80046f6:	430a      	orrs	r2, r1
 80046f8:	601a      	str	r2, [r3, #0]
}
 80046fa:	bf00      	nop
 80046fc:	3710      	adds	r7, #16
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}
 8004702:	bf00      	nop
 8004704:	f3af 8000 	nop.w
 8004708:	00000000 	.word	0x00000000
 800470c:	40000000 	.word	0x40000000
 8004710:	3ff00000 	.word	0x3ff00000
 8004714:	20000670 	.word	0x20000670

08004718 <STM32446GpioCospeedr>:

void STM32446GpioCospeedr( unsigned int data, unsigned int pin )
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004722:	2302      	movs	r3, #2
 8004724:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004726:	68f8      	ldr	r0, [r7, #12]
 8004728:	f7fb ff0c 	bl	8000544 <__aeabi_ui2d>
 800472c:	4602      	mov	r2, r0
 800472e:	460b      	mov	r3, r1
 8004730:	ec43 2b11 	vmov	d1, r2, r3
 8004734:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 80047a8 <STM32446GpioCospeedr+0x90>
 8004738:	f002 feb6 	bl	80074a8 <pow>
 800473c:	ec51 0b10 	vmov	r0, r1, d0
 8004740:	f04f 0200 	mov.w	r2, #0
 8004744:	4b1a      	ldr	r3, [pc, #104]	; (80047b0 <STM32446GpioCospeedr+0x98>)
 8004746:	f7fb fdbf 	bl	80002c8 <__aeabi_dsub>
 800474a:	4602      	mov	r2, r0
 800474c:	460b      	mov	r3, r1
 800474e:	4610      	mov	r0, r2
 8004750:	4619      	mov	r1, r3
 8004752:	f7fc fa49 	bl	8000be8 <__aeabi_d2uiz>
 8004756:	4603      	mov	r3, r0
 8004758:	60bb      	str	r3, [r7, #8]
	data &= mask;
 800475a:	687a      	ldr	r2, [r7, #4]
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	4013      	ands	r3, r2
 8004760:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004762:	4b14      	ldr	r3, [pc, #80]	; (80047b4 <STM32446GpioCospeedr+0x9c>)
 8004764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004766:	6899      	ldr	r1, [r3, #8]
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	68fa      	ldr	r2, [r7, #12]
 800476c:	fb02 f303 	mul.w	r3, r2, r3
 8004770:	68ba      	ldr	r2, [r7, #8]
 8004772:	fa02 f303 	lsl.w	r3, r2, r3
 8004776:	43da      	mvns	r2, r3
 8004778:	4b0e      	ldr	r3, [pc, #56]	; (80047b4 <STM32446GpioCospeedr+0x9c>)
 800477a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800477c:	400a      	ands	r2, r1
 800477e:	609a      	str	r2, [r3, #8]
	ret.gpioc.reg->OSPEEDR |= (data << (pin * blocksize));
 8004780:	4b0c      	ldr	r3, [pc, #48]	; (80047b4 <STM32446GpioCospeedr+0x9c>)
 8004782:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004784:	6899      	ldr	r1, [r3, #8]
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	68fa      	ldr	r2, [r7, #12]
 800478a:	fb02 f303 	mul.w	r3, r2, r3
 800478e:	687a      	ldr	r2, [r7, #4]
 8004790:	409a      	lsls	r2, r3
 8004792:	4b08      	ldr	r3, [pc, #32]	; (80047b4 <STM32446GpioCospeedr+0x9c>)
 8004794:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004796:	430a      	orrs	r2, r1
 8004798:	609a      	str	r2, [r3, #8]
}
 800479a:	bf00      	nop
 800479c:	3710      	adds	r7, #16
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	f3af 8000 	nop.w
 80047a8:	00000000 	.word	0x00000000
 80047ac:	40000000 	.word	0x40000000
 80047b0:	3ff00000 	.word	0x3ff00000
 80047b4:	20000670 	.word	0x20000670

080047b8 <STM32446GpioCpupdr>:

void STM32446GpioCpupdr( unsigned int data, unsigned int pin )
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b084      	sub	sp, #16
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
 80047c0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 80047c2:	2302      	movs	r3, #2
 80047c4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 80047c6:	68f8      	ldr	r0, [r7, #12]
 80047c8:	f7fb febc 	bl	8000544 <__aeabi_ui2d>
 80047cc:	4602      	mov	r2, r0
 80047ce:	460b      	mov	r3, r1
 80047d0:	ec43 2b11 	vmov	d1, r2, r3
 80047d4:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8004848 <STM32446GpioCpupdr+0x90>
 80047d8:	f002 fe66 	bl	80074a8 <pow>
 80047dc:	ec51 0b10 	vmov	r0, r1, d0
 80047e0:	f04f 0200 	mov.w	r2, #0
 80047e4:	4b1a      	ldr	r3, [pc, #104]	; (8004850 <STM32446GpioCpupdr+0x98>)
 80047e6:	f7fb fd6f 	bl	80002c8 <__aeabi_dsub>
 80047ea:	4602      	mov	r2, r0
 80047ec:	460b      	mov	r3, r1
 80047ee:	4610      	mov	r0, r2
 80047f0:	4619      	mov	r1, r3
 80047f2:	f7fc f9f9 	bl	8000be8 <__aeabi_d2uiz>
 80047f6:	4603      	mov	r3, r0
 80047f8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80047fa:	687a      	ldr	r2, [r7, #4]
 80047fc:	68bb      	ldr	r3, [r7, #8]
 80047fe:	4013      	ands	r3, r2
 8004800:	607b      	str	r3, [r7, #4]
	ret.gpioc.reg->PUPDR &= ~(mask << (pin * blocksize));
 8004802:	4b14      	ldr	r3, [pc, #80]	; (8004854 <STM32446GpioCpupdr+0x9c>)
 8004804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004806:	68d9      	ldr	r1, [r3, #12]
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	fb02 f303 	mul.w	r3, r2, r3
 8004810:	68ba      	ldr	r2, [r7, #8]
 8004812:	fa02 f303 	lsl.w	r3, r2, r3
 8004816:	43da      	mvns	r2, r3
 8004818:	4b0e      	ldr	r3, [pc, #56]	; (8004854 <STM32446GpioCpupdr+0x9c>)
 800481a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800481c:	400a      	ands	r2, r1
 800481e:	60da      	str	r2, [r3, #12]
	ret.gpioc.reg->PUPDR |= (data << (pin * blocksize));
 8004820:	4b0c      	ldr	r3, [pc, #48]	; (8004854 <STM32446GpioCpupdr+0x9c>)
 8004822:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004824:	68d9      	ldr	r1, [r3, #12]
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	68fa      	ldr	r2, [r7, #12]
 800482a:	fb02 f303 	mul.w	r3, r2, r3
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	409a      	lsls	r2, r3
 8004832:	4b08      	ldr	r3, [pc, #32]	; (8004854 <STM32446GpioCpupdr+0x9c>)
 8004834:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004836:	430a      	orrs	r2, r1
 8004838:	60da      	str	r2, [r3, #12]
}
 800483a:	bf00      	nop
 800483c:	3710      	adds	r7, #16
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	f3af 8000 	nop.w
 8004848:	00000000 	.word	0x00000000
 800484c:	40000000 	.word	0x40000000
 8004850:	3ff00000 	.word	0x3ff00000
 8004854:	20000670 	.word	0x20000670

08004858 <STM32446GpioCreset>:

void STM32446GpioCreset( unsigned int data )
{
 8004858:	b480      	push	{r7}
 800485a:	b083      	sub	sp, #12
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)(data << 16);
 8004860:	4b05      	ldr	r3, [pc, #20]	; (8004878 <STM32446GpioCreset+0x20>)
 8004862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	0412      	lsls	r2, r2, #16
 8004868:	619a      	str	r2, [r3, #24]
}
 800486a:	bf00      	nop
 800486c:	370c      	adds	r7, #12
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop
 8004878:	20000670 	.word	0x20000670

0800487c <STM32446GpioCset>:

void STM32446GpioCset( unsigned int data )
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
	ret.gpioc.reg->BSRR = (unsigned int)( data );
 8004884:	4b04      	ldr	r3, [pc, #16]	; (8004898 <STM32446GpioCset+0x1c>)
 8004886:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	619a      	str	r2, [r3, #24]
}
 800488c:	bf00      	nop
 800488e:	370c      	adds	r7, #12
 8004890:	46bd      	mov	sp, r7
 8004892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004896:	4770      	bx	lr
 8004898:	20000670 	.word	0x20000670
 800489c:	00000000 	.word	0x00000000

080048a0 <STM32446GpioCafr>:

void STM32446GpioCafr( unsigned int data, unsigned int pin )
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b086      	sub	sp, #24
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 80048aa:	2304      	movs	r3, #4
 80048ac:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 80048ae:	2320      	movs	r3, #32
 80048b0:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 80048b2:	6978      	ldr	r0, [r7, #20]
 80048b4:	f7fb fe46 	bl	8000544 <__aeabi_ui2d>
 80048b8:	4602      	mov	r2, r0
 80048ba:	460b      	mov	r3, r1
 80048bc:	ec43 2b11 	vmov	d1, r2, r3
 80048c0:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 8004970 <STM32446GpioCafr+0xd0>
 80048c4:	f002 fdf0 	bl	80074a8 <pow>
 80048c8:	ec51 0b10 	vmov	r0, r1, d0
 80048cc:	f04f 0200 	mov.w	r2, #0
 80048d0:	4b29      	ldr	r3, [pc, #164]	; (8004978 <STM32446GpioCafr+0xd8>)
 80048d2:	f7fb fcf9 	bl	80002c8 <__aeabi_dsub>
 80048d6:	4602      	mov	r2, r0
 80048d8:	460b      	mov	r3, r1
 80048da:	4610      	mov	r0, r2
 80048dc:	4619      	mov	r1, r3
 80048de:	f7fc f983 	bl	8000be8 <__aeabi_d2uiz>
 80048e2:	4603      	mov	r3, r0
 80048e4:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	fb03 f202 	mul.w	r2, r3, r2
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80048f4:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	4013      	ands	r3, r2
 80048fc:	607b      	str	r3, [r7, #4]
	if(index < 2){
 80048fe:	68bb      	ldr	r3, [r7, #8]
 8004900:	2b01      	cmp	r3, #1
 8004902:	d831      	bhi.n	8004968 <STM32446GpioCafr+0xc8>
		ret.gpioc.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004904:	4b1d      	ldr	r3, [pc, #116]	; (800497c <STM32446GpioCafr+0xdc>)
 8004906:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004908:	68ba      	ldr	r2, [r7, #8]
 800490a:	3208      	adds	r2, #8
 800490c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	697a      	ldr	r2, [r7, #20]
 8004914:	fb03 f202 	mul.w	r2, r3, r2
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	6938      	ldr	r0, [r7, #16]
 800491c:	fb00 f303 	mul.w	r3, r0, r3
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	68fa      	ldr	r2, [r7, #12]
 8004924:	fa02 f303 	lsl.w	r3, r2, r3
 8004928:	43da      	mvns	r2, r3
 800492a:	4b14      	ldr	r3, [pc, #80]	; (800497c <STM32446GpioCafr+0xdc>)
 800492c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800492e:	4011      	ands	r1, r2
 8004930:	68ba      	ldr	r2, [r7, #8]
 8004932:	3208      	adds	r2, #8
 8004934:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioc.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004938:	4b10      	ldr	r3, [pc, #64]	; (800497c <STM32446GpioCafr+0xdc>)
 800493a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800493c:	68ba      	ldr	r2, [r7, #8]
 800493e:	3208      	adds	r2, #8
 8004940:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	697a      	ldr	r2, [r7, #20]
 8004948:	fb03 f202 	mul.w	r2, r3, r2
 800494c:	68bb      	ldr	r3, [r7, #8]
 800494e:	6938      	ldr	r0, [r7, #16]
 8004950:	fb00 f303 	mul.w	r3, r0, r3
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	409a      	lsls	r2, r3
 800495a:	4b08      	ldr	r3, [pc, #32]	; (800497c <STM32446GpioCafr+0xdc>)
 800495c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800495e:	4311      	orrs	r1, r2
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	3208      	adds	r2, #8
 8004964:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004968:	bf00      	nop
 800496a:	3718      	adds	r7, #24
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}
 8004970:	00000000 	.word	0x00000000
 8004974:	40000000 	.word	0x40000000
 8004978:	3ff00000 	.word	0x3ff00000
 800497c:	20000670 	.word	0x20000670

08004980 <STM32446GpioDmoder>:

// GPIOD
void STM32446GpioDmoder( unsigned int data, unsigned int pin )
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b084      	sub	sp, #16
 8004984:	af00      	add	r7, sp, #0
 8004986:	6078      	str	r0, [r7, #4]
 8004988:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800498a:	2302      	movs	r3, #2
 800498c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800498e:	68f8      	ldr	r0, [r7, #12]
 8004990:	f7fb fdd8 	bl	8000544 <__aeabi_ui2d>
 8004994:	4602      	mov	r2, r0
 8004996:	460b      	mov	r3, r1
 8004998:	ec43 2b11 	vmov	d1, r2, r3
 800499c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004a18 <STM32446GpioDmoder+0x98>
 80049a0:	f002 fd82 	bl	80074a8 <pow>
 80049a4:	ec51 0b10 	vmov	r0, r1, d0
 80049a8:	f04f 0200 	mov.w	r2, #0
 80049ac:	4b1c      	ldr	r3, [pc, #112]	; (8004a20 <STM32446GpioDmoder+0xa0>)
 80049ae:	f7fb fc8b 	bl	80002c8 <__aeabi_dsub>
 80049b2:	4602      	mov	r2, r0
 80049b4:	460b      	mov	r3, r1
 80049b6:	4610      	mov	r0, r2
 80049b8:	4619      	mov	r1, r3
 80049ba:	f7fc f915 	bl	8000be8 <__aeabi_d2uiz>
 80049be:	4603      	mov	r3, r0
 80049c0:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	68bb      	ldr	r3, [r7, #8]
 80049c6:	4013      	ands	r3, r2
 80049c8:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->MODER &= ~(mask << (pin * blocksize));
 80049ca:	4b16      	ldr	r3, [pc, #88]	; (8004a24 <STM32446GpioDmoder+0xa4>)
 80049cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049d0:	6819      	ldr	r1, [r3, #0]
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	68fa      	ldr	r2, [r7, #12]
 80049d6:	fb02 f303 	mul.w	r3, r2, r3
 80049da:	68ba      	ldr	r2, [r7, #8]
 80049dc:	fa02 f303 	lsl.w	r3, r2, r3
 80049e0:	43da      	mvns	r2, r3
 80049e2:	4b10      	ldr	r3, [pc, #64]	; (8004a24 <STM32446GpioDmoder+0xa4>)
 80049e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049e8:	400a      	ands	r2, r1
 80049ea:	601a      	str	r2, [r3, #0]
	ret.gpiod.reg->MODER |= (data << (pin * blocksize));
 80049ec:	4b0d      	ldr	r3, [pc, #52]	; (8004a24 <STM32446GpioDmoder+0xa4>)
 80049ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049f2:	6819      	ldr	r1, [r3, #0]
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	68fa      	ldr	r2, [r7, #12]
 80049f8:	fb02 f303 	mul.w	r3, r2, r3
 80049fc:	687a      	ldr	r2, [r7, #4]
 80049fe:	409a      	lsls	r2, r3
 8004a00:	4b08      	ldr	r3, [pc, #32]	; (8004a24 <STM32446GpioDmoder+0xa4>)
 8004a02:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a06:	430a      	orrs	r2, r1
 8004a08:	601a      	str	r2, [r3, #0]
}
 8004a0a:	bf00      	nop
 8004a0c:	3710      	adds	r7, #16
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
 8004a12:	bf00      	nop
 8004a14:	f3af 8000 	nop.w
 8004a18:	00000000 	.word	0x00000000
 8004a1c:	40000000 	.word	0x40000000
 8004a20:	3ff00000 	.word	0x3ff00000
 8004a24:	20000670 	.word	0x20000670

08004a28 <STM32446GpioDospeedr>:

void STM32446GpioDospeedr( unsigned int data, unsigned int pin )
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b084      	sub	sp, #16
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004a32:	2302      	movs	r3, #2
 8004a34:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004a36:	68f8      	ldr	r0, [r7, #12]
 8004a38:	f7fb fd84 	bl	8000544 <__aeabi_ui2d>
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	460b      	mov	r3, r1
 8004a40:	ec43 2b11 	vmov	d1, r2, r3
 8004a44:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004ac0 <STM32446GpioDospeedr+0x98>
 8004a48:	f002 fd2e 	bl	80074a8 <pow>
 8004a4c:	ec51 0b10 	vmov	r0, r1, d0
 8004a50:	f04f 0200 	mov.w	r2, #0
 8004a54:	4b1c      	ldr	r3, [pc, #112]	; (8004ac8 <STM32446GpioDospeedr+0xa0>)
 8004a56:	f7fb fc37 	bl	80002c8 <__aeabi_dsub>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	4610      	mov	r0, r2
 8004a60:	4619      	mov	r1, r3
 8004a62:	f7fc f8c1 	bl	8000be8 <__aeabi_d2uiz>
 8004a66:	4603      	mov	r3, r0
 8004a68:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	68bb      	ldr	r3, [r7, #8]
 8004a6e:	4013      	ands	r3, r2
 8004a70:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004a72:	4b16      	ldr	r3, [pc, #88]	; (8004acc <STM32446GpioDospeedr+0xa4>)
 8004a74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a78:	6899      	ldr	r1, [r3, #8]
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	68fa      	ldr	r2, [r7, #12]
 8004a7e:	fb02 f303 	mul.w	r3, r2, r3
 8004a82:	68ba      	ldr	r2, [r7, #8]
 8004a84:	fa02 f303 	lsl.w	r3, r2, r3
 8004a88:	43da      	mvns	r2, r3
 8004a8a:	4b10      	ldr	r3, [pc, #64]	; (8004acc <STM32446GpioDospeedr+0xa4>)
 8004a8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a90:	400a      	ands	r2, r1
 8004a92:	609a      	str	r2, [r3, #8]
	ret.gpiod.reg->OSPEEDR |= (data << (pin * blocksize));
 8004a94:	4b0d      	ldr	r3, [pc, #52]	; (8004acc <STM32446GpioDospeedr+0xa4>)
 8004a96:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a9a:	6899      	ldr	r1, [r3, #8]
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	68fa      	ldr	r2, [r7, #12]
 8004aa0:	fb02 f303 	mul.w	r3, r2, r3
 8004aa4:	687a      	ldr	r2, [r7, #4]
 8004aa6:	409a      	lsls	r2, r3
 8004aa8:	4b08      	ldr	r3, [pc, #32]	; (8004acc <STM32446GpioDospeedr+0xa4>)
 8004aaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004aae:	430a      	orrs	r2, r1
 8004ab0:	609a      	str	r2, [r3, #8]
}
 8004ab2:	bf00      	nop
 8004ab4:	3710      	adds	r7, #16
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	f3af 8000 	nop.w
 8004ac0:	00000000 	.word	0x00000000
 8004ac4:	40000000 	.word	0x40000000
 8004ac8:	3ff00000 	.word	0x3ff00000
 8004acc:	20000670 	.word	0x20000670

08004ad0 <STM32446GpioDpupdr>:

void STM32446GpioDpupdr( unsigned int data, unsigned int pin )
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b084      	sub	sp, #16
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004ada:	2302      	movs	r3, #2
 8004adc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004ade:	68f8      	ldr	r0, [r7, #12]
 8004ae0:	f7fb fd30 	bl	8000544 <__aeabi_ui2d>
 8004ae4:	4602      	mov	r2, r0
 8004ae6:	460b      	mov	r3, r1
 8004ae8:	ec43 2b11 	vmov	d1, r2, r3
 8004aec:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004b68 <STM32446GpioDpupdr+0x98>
 8004af0:	f002 fcda 	bl	80074a8 <pow>
 8004af4:	ec51 0b10 	vmov	r0, r1, d0
 8004af8:	f04f 0200 	mov.w	r2, #0
 8004afc:	4b1c      	ldr	r3, [pc, #112]	; (8004b70 <STM32446GpioDpupdr+0xa0>)
 8004afe:	f7fb fbe3 	bl	80002c8 <__aeabi_dsub>
 8004b02:	4602      	mov	r2, r0
 8004b04:	460b      	mov	r3, r1
 8004b06:	4610      	mov	r0, r2
 8004b08:	4619      	mov	r1, r3
 8004b0a:	f7fc f86d 	bl	8000be8 <__aeabi_d2uiz>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004b12:	687a      	ldr	r2, [r7, #4]
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	4013      	ands	r3, r2
 8004b18:	607b      	str	r3, [r7, #4]
	ret.gpiod.reg->PUPDR &= ~(mask << (pin * blocksize));
 8004b1a:	4b16      	ldr	r3, [pc, #88]	; (8004b74 <STM32446GpioDpupdr+0xa4>)
 8004b1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b20:	68d9      	ldr	r1, [r3, #12]
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	68fa      	ldr	r2, [r7, #12]
 8004b26:	fb02 f303 	mul.w	r3, r2, r3
 8004b2a:	68ba      	ldr	r2, [r7, #8]
 8004b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b30:	43da      	mvns	r2, r3
 8004b32:	4b10      	ldr	r3, [pc, #64]	; (8004b74 <STM32446GpioDpupdr+0xa4>)
 8004b34:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b38:	400a      	ands	r2, r1
 8004b3a:	60da      	str	r2, [r3, #12]
	ret.gpiod.reg->PUPDR |= (data << (pin * blocksize));
 8004b3c:	4b0d      	ldr	r3, [pc, #52]	; (8004b74 <STM32446GpioDpupdr+0xa4>)
 8004b3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b42:	68d9      	ldr	r1, [r3, #12]
 8004b44:	683b      	ldr	r3, [r7, #0]
 8004b46:	68fa      	ldr	r2, [r7, #12]
 8004b48:	fb02 f303 	mul.w	r3, r2, r3
 8004b4c:	687a      	ldr	r2, [r7, #4]
 8004b4e:	409a      	lsls	r2, r3
 8004b50:	4b08      	ldr	r3, [pc, #32]	; (8004b74 <STM32446GpioDpupdr+0xa4>)
 8004b52:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b56:	430a      	orrs	r2, r1
 8004b58:	60da      	str	r2, [r3, #12]
}
 8004b5a:	bf00      	nop
 8004b5c:	3710      	adds	r7, #16
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	f3af 8000 	nop.w
 8004b68:	00000000 	.word	0x00000000
 8004b6c:	40000000 	.word	0x40000000
 8004b70:	3ff00000 	.word	0x3ff00000
 8004b74:	20000670 	.word	0x20000670

08004b78 <STM32446GpioDreset>:

void STM32446GpioDreset( unsigned int data )
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b083      	sub	sp, #12
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)(data << 16);
 8004b80:	4b05      	ldr	r3, [pc, #20]	; (8004b98 <STM32446GpioDreset+0x20>)
 8004b82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004b86:	687a      	ldr	r2, [r7, #4]
 8004b88:	0412      	lsls	r2, r2, #16
 8004b8a:	619a      	str	r2, [r3, #24]
}
 8004b8c:	bf00      	nop
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr
 8004b98:	20000670 	.word	0x20000670

08004b9c <STM32446GpioDset>:

void STM32446GpioDset( unsigned int data )
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b083      	sub	sp, #12
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
	ret.gpiod.reg->BSRR = (unsigned int)( data );
 8004ba4:	4b05      	ldr	r3, [pc, #20]	; (8004bbc <STM32446GpioDset+0x20>)
 8004ba6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004baa:	687a      	ldr	r2, [r7, #4]
 8004bac:	619a      	str	r2, [r3, #24]
}
 8004bae:	bf00      	nop
 8004bb0:	370c      	adds	r7, #12
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb8:	4770      	bx	lr
 8004bba:	bf00      	nop
 8004bbc:	20000670 	.word	0x20000670

08004bc0 <STM32446GpioDafr>:

void STM32446GpioDafr( unsigned int data, unsigned int pin )
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b086      	sub	sp, #24
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
 8004bc8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004bca:	2304      	movs	r3, #4
 8004bcc:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004bce:	2320      	movs	r3, #32
 8004bd0:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8004bd2:	6978      	ldr	r0, [r7, #20]
 8004bd4:	f7fb fcb6 	bl	8000544 <__aeabi_ui2d>
 8004bd8:	4602      	mov	r2, r0
 8004bda:	460b      	mov	r3, r1
 8004bdc:	ec43 2b11 	vmov	d1, r2, r3
 8004be0:	ed9f 0b2d 	vldr	d0, [pc, #180]	; 8004c98 <STM32446GpioDafr+0xd8>
 8004be4:	f002 fc60 	bl	80074a8 <pow>
 8004be8:	ec51 0b10 	vmov	r0, r1, d0
 8004bec:	f04f 0200 	mov.w	r2, #0
 8004bf0:	4b2b      	ldr	r3, [pc, #172]	; (8004ca0 <STM32446GpioDafr+0xe0>)
 8004bf2:	f7fb fb69 	bl	80002c8 <__aeabi_dsub>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	4610      	mov	r0, r2
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	f7fb fff3 	bl	8000be8 <__aeabi_d2uiz>
 8004c02:	4603      	mov	r3, r0
 8004c04:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	697a      	ldr	r2, [r7, #20]
 8004c0a:	fb03 f202 	mul.w	r2, r3, r2
 8004c0e:	693b      	ldr	r3, [r7, #16]
 8004c10:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c14:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004c16:	687a      	ldr	r2, [r7, #4]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	4013      	ands	r3, r2
 8004c1c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d835      	bhi.n	8004c90 <STM32446GpioDafr+0xd0>
		ret.gpiod.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004c24:	4b1f      	ldr	r3, [pc, #124]	; (8004ca4 <STM32446GpioDafr+0xe4>)
 8004c26:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c2a:	68ba      	ldr	r2, [r7, #8]
 8004c2c:	3208      	adds	r2, #8
 8004c2e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	697a      	ldr	r2, [r7, #20]
 8004c36:	fb03 f202 	mul.w	r2, r3, r2
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	6938      	ldr	r0, [r7, #16]
 8004c3e:	fb00 f303 	mul.w	r3, r0, r3
 8004c42:	1ad3      	subs	r3, r2, r3
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	fa02 f303 	lsl.w	r3, r2, r3
 8004c4a:	43da      	mvns	r2, r3
 8004c4c:	4b15      	ldr	r3, [pc, #84]	; (8004ca4 <STM32446GpioDafr+0xe4>)
 8004c4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c52:	4011      	ands	r1, r2
 8004c54:	68ba      	ldr	r2, [r7, #8]
 8004c56:	3208      	adds	r2, #8
 8004c58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpiod.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004c5c:	4b11      	ldr	r3, [pc, #68]	; (8004ca4 <STM32446GpioDafr+0xe4>)
 8004c5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c62:	68ba      	ldr	r2, [r7, #8]
 8004c64:	3208      	adds	r2, #8
 8004c66:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	fb03 f202 	mul.w	r2, r3, r2
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	6938      	ldr	r0, [r7, #16]
 8004c76:	fb00 f303 	mul.w	r3, r0, r3
 8004c7a:	1ad3      	subs	r3, r2, r3
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	409a      	lsls	r2, r3
 8004c80:	4b08      	ldr	r3, [pc, #32]	; (8004ca4 <STM32446GpioDafr+0xe4>)
 8004c82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c86:	4311      	orrs	r1, r2
 8004c88:	68ba      	ldr	r2, [r7, #8]
 8004c8a:	3208      	adds	r2, #8
 8004c8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004c90:	bf00      	nop
 8004c92:	3718      	adds	r7, #24
 8004c94:	46bd      	mov	sp, r7
 8004c96:	bd80      	pop	{r7, pc}
 8004c98:	00000000 	.word	0x00000000
 8004c9c:	40000000 	.word	0x40000000
 8004ca0:	3ff00000 	.word	0x3ff00000
 8004ca4:	20000670 	.word	0x20000670

08004ca8 <STM32446GpioEmoder>:

// GPIOE
void STM32446GpioEmoder( unsigned int data, unsigned int pin )
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
 8004cb0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004cb2:	2302      	movs	r3, #2
 8004cb4:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004cb6:	68f8      	ldr	r0, [r7, #12]
 8004cb8:	f7fb fc44 	bl	8000544 <__aeabi_ui2d>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	460b      	mov	r3, r1
 8004cc0:	ec43 2b11 	vmov	d1, r2, r3
 8004cc4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004d40 <STM32446GpioEmoder+0x98>
 8004cc8:	f002 fbee 	bl	80074a8 <pow>
 8004ccc:	ec51 0b10 	vmov	r0, r1, d0
 8004cd0:	f04f 0200 	mov.w	r2, #0
 8004cd4:	4b1c      	ldr	r3, [pc, #112]	; (8004d48 <STM32446GpioEmoder+0xa0>)
 8004cd6:	f7fb faf7 	bl	80002c8 <__aeabi_dsub>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	460b      	mov	r3, r1
 8004cde:	4610      	mov	r0, r2
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	f7fb ff81 	bl	8000be8 <__aeabi_d2uiz>
 8004ce6:	4603      	mov	r3, r0
 8004ce8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004cea:	687a      	ldr	r2, [r7, #4]
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	4013      	ands	r3, r2
 8004cf0:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->MODER &= ~(mask << (pin * blocksize));
 8004cf2:	4b16      	ldr	r3, [pc, #88]	; (8004d4c <STM32446GpioEmoder+0xa4>)
 8004cf4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004cf8:	6819      	ldr	r1, [r3, #0]
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	68fa      	ldr	r2, [r7, #12]
 8004cfe:	fb02 f303 	mul.w	r3, r2, r3
 8004d02:	68ba      	ldr	r2, [r7, #8]
 8004d04:	fa02 f303 	lsl.w	r3, r2, r3
 8004d08:	43da      	mvns	r2, r3
 8004d0a:	4b10      	ldr	r3, [pc, #64]	; (8004d4c <STM32446GpioEmoder+0xa4>)
 8004d0c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004d10:	400a      	ands	r2, r1
 8004d12:	601a      	str	r2, [r3, #0]
	ret.gpioe.reg->MODER |= (data << (pin * blocksize));
 8004d14:	4b0d      	ldr	r3, [pc, #52]	; (8004d4c <STM32446GpioEmoder+0xa4>)
 8004d16:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004d1a:	6819      	ldr	r1, [r3, #0]
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	68fa      	ldr	r2, [r7, #12]
 8004d20:	fb02 f303 	mul.w	r3, r2, r3
 8004d24:	687a      	ldr	r2, [r7, #4]
 8004d26:	409a      	lsls	r2, r3
 8004d28:	4b08      	ldr	r3, [pc, #32]	; (8004d4c <STM32446GpioEmoder+0xa4>)
 8004d2a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004d2e:	430a      	orrs	r2, r1
 8004d30:	601a      	str	r2, [r3, #0]
}
 8004d32:	bf00      	nop
 8004d34:	3710      	adds	r7, #16
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	f3af 8000 	nop.w
 8004d40:	00000000 	.word	0x00000000
 8004d44:	40000000 	.word	0x40000000
 8004d48:	3ff00000 	.word	0x3ff00000
 8004d4c:	20000670 	.word	0x20000670

08004d50 <STM32446GpioEospeedr>:

void STM32446GpioEospeedr( unsigned int data, unsigned int pin )
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b084      	sub	sp, #16
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
 8004d58:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004d5a:	2302      	movs	r3, #2
 8004d5c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004d5e:	68f8      	ldr	r0, [r7, #12]
 8004d60:	f7fb fbf0 	bl	8000544 <__aeabi_ui2d>
 8004d64:	4602      	mov	r2, r0
 8004d66:	460b      	mov	r3, r1
 8004d68:	ec43 2b11 	vmov	d1, r2, r3
 8004d6c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004de8 <STM32446GpioEospeedr+0x98>
 8004d70:	f002 fb9a 	bl	80074a8 <pow>
 8004d74:	ec51 0b10 	vmov	r0, r1, d0
 8004d78:	f04f 0200 	mov.w	r2, #0
 8004d7c:	4b1c      	ldr	r3, [pc, #112]	; (8004df0 <STM32446GpioEospeedr+0xa0>)
 8004d7e:	f7fb faa3 	bl	80002c8 <__aeabi_dsub>
 8004d82:	4602      	mov	r2, r0
 8004d84:	460b      	mov	r3, r1
 8004d86:	4610      	mov	r0, r2
 8004d88:	4619      	mov	r1, r3
 8004d8a:	f7fb ff2d 	bl	8000be8 <__aeabi_d2uiz>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	4013      	ands	r3, r2
 8004d98:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 8004d9a:	4b16      	ldr	r3, [pc, #88]	; (8004df4 <STM32446GpioEospeedr+0xa4>)
 8004d9c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004da0:	6899      	ldr	r1, [r3, #8]
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	68fa      	ldr	r2, [r7, #12]
 8004da6:	fb02 f303 	mul.w	r3, r2, r3
 8004daa:	68ba      	ldr	r2, [r7, #8]
 8004dac:	fa02 f303 	lsl.w	r3, r2, r3
 8004db0:	43da      	mvns	r2, r3
 8004db2:	4b10      	ldr	r3, [pc, #64]	; (8004df4 <STM32446GpioEospeedr+0xa4>)
 8004db4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004db8:	400a      	ands	r2, r1
 8004dba:	609a      	str	r2, [r3, #8]
	ret.gpioe.reg->OSPEEDR |= (data << (pin * blocksize));
 8004dbc:	4b0d      	ldr	r3, [pc, #52]	; (8004df4 <STM32446GpioEospeedr+0xa4>)
 8004dbe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004dc2:	6899      	ldr	r1, [r3, #8]
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	68fa      	ldr	r2, [r7, #12]
 8004dc8:	fb02 f303 	mul.w	r3, r2, r3
 8004dcc:	687a      	ldr	r2, [r7, #4]
 8004dce:	409a      	lsls	r2, r3
 8004dd0:	4b08      	ldr	r3, [pc, #32]	; (8004df4 <STM32446GpioEospeedr+0xa4>)
 8004dd2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004dd6:	430a      	orrs	r2, r1
 8004dd8:	609a      	str	r2, [r3, #8]
}
 8004dda:	bf00      	nop
 8004ddc:	3710      	adds	r7, #16
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop
 8004de4:	f3af 8000 	nop.w
 8004de8:	00000000 	.word	0x00000000
 8004dec:	40000000 	.word	0x40000000
 8004df0:	3ff00000 	.word	0x3ff00000
 8004df4:	20000670 	.word	0x20000670

08004df8 <STM32446GpioEpupdr>:

void STM32446GpioEpupdr( unsigned int data, unsigned int pin )
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b084      	sub	sp, #16
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
 8004e00:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004e02:	2302      	movs	r3, #2
 8004e04:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004e06:	68f8      	ldr	r0, [r7, #12]
 8004e08:	f7fb fb9c 	bl	8000544 <__aeabi_ui2d>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	460b      	mov	r3, r1
 8004e10:	ec43 2b11 	vmov	d1, r2, r3
 8004e14:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8004e90 <STM32446GpioEpupdr+0x98>
 8004e18:	f002 fb46 	bl	80074a8 <pow>
 8004e1c:	ec51 0b10 	vmov	r0, r1, d0
 8004e20:	f04f 0200 	mov.w	r2, #0
 8004e24:	4b1c      	ldr	r3, [pc, #112]	; (8004e98 <STM32446GpioEpupdr+0xa0>)
 8004e26:	f7fb fa4f 	bl	80002c8 <__aeabi_dsub>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	460b      	mov	r3, r1
 8004e2e:	4610      	mov	r0, r2
 8004e30:	4619      	mov	r1, r3
 8004e32:	f7fb fed9 	bl	8000be8 <__aeabi_d2uiz>
 8004e36:	4603      	mov	r3, r0
 8004e38:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	4013      	ands	r3, r2
 8004e40:	607b      	str	r3, [r7, #4]
	ret.gpioe.reg->PUPDR &= ~(mask << (pin * blocksize));
 8004e42:	4b16      	ldr	r3, [pc, #88]	; (8004e9c <STM32446GpioEpupdr+0xa4>)
 8004e44:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004e48:	68d9      	ldr	r1, [r3, #12]
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	68fa      	ldr	r2, [r7, #12]
 8004e4e:	fb02 f303 	mul.w	r3, r2, r3
 8004e52:	68ba      	ldr	r2, [r7, #8]
 8004e54:	fa02 f303 	lsl.w	r3, r2, r3
 8004e58:	43da      	mvns	r2, r3
 8004e5a:	4b10      	ldr	r3, [pc, #64]	; (8004e9c <STM32446GpioEpupdr+0xa4>)
 8004e5c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004e60:	400a      	ands	r2, r1
 8004e62:	60da      	str	r2, [r3, #12]
	ret.gpioe.reg->PUPDR |= (data << (pin * blocksize));
 8004e64:	4b0d      	ldr	r3, [pc, #52]	; (8004e9c <STM32446GpioEpupdr+0xa4>)
 8004e66:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004e6a:	68d9      	ldr	r1, [r3, #12]
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	68fa      	ldr	r2, [r7, #12]
 8004e70:	fb02 f303 	mul.w	r3, r2, r3
 8004e74:	687a      	ldr	r2, [r7, #4]
 8004e76:	409a      	lsls	r2, r3
 8004e78:	4b08      	ldr	r3, [pc, #32]	; (8004e9c <STM32446GpioEpupdr+0xa4>)
 8004e7a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004e7e:	430a      	orrs	r2, r1
 8004e80:	60da      	str	r2, [r3, #12]
}
 8004e82:	bf00      	nop
 8004e84:	3710      	adds	r7, #16
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	f3af 8000 	nop.w
 8004e90:	00000000 	.word	0x00000000
 8004e94:	40000000 	.word	0x40000000
 8004e98:	3ff00000 	.word	0x3ff00000
 8004e9c:	20000670 	.word	0x20000670

08004ea0 <STM32446GpioEreset>:

void STM32446GpioEreset( unsigned int data )
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b083      	sub	sp, #12
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)(data << 16);
 8004ea8:	4b05      	ldr	r3, [pc, #20]	; (8004ec0 <STM32446GpioEreset+0x20>)
 8004eaa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004eae:	687a      	ldr	r2, [r7, #4]
 8004eb0:	0412      	lsls	r2, r2, #16
 8004eb2:	619a      	str	r2, [r3, #24]
}
 8004eb4:	bf00      	nop
 8004eb6:	370c      	adds	r7, #12
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr
 8004ec0:	20000670 	.word	0x20000670

08004ec4 <STM32446GpioEset>:

void STM32446GpioEset( unsigned int data )
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	b083      	sub	sp, #12
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
	ret.gpioe.reg->BSRR = (unsigned int)( data );
 8004ecc:	4b05      	ldr	r3, [pc, #20]	; (8004ee4 <STM32446GpioEset+0x20>)
 8004ece:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004ed2:	687a      	ldr	r2, [r7, #4]
 8004ed4:	619a      	str	r2, [r3, #24]
}
 8004ed6:	bf00      	nop
 8004ed8:	370c      	adds	r7, #12
 8004eda:	46bd      	mov	sp, r7
 8004edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee0:	4770      	bx	lr
 8004ee2:	bf00      	nop
 8004ee4:	20000670 	.word	0x20000670

08004ee8 <STM32446GpioEafr>:

void STM32446GpioEafr( unsigned int data, unsigned int pin )
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	b086      	sub	sp, #24
 8004eec:	af00      	add	r7, sp, #0
 8004eee:	6078      	str	r0, [r7, #4]
 8004ef0:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 8004ef2:	2304      	movs	r3, #4
 8004ef4:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 8004ef6:	2320      	movs	r3, #32
 8004ef8:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8004efa:	6978      	ldr	r0, [r7, #20]
 8004efc:	f7fb fb22 	bl	8000544 <__aeabi_ui2d>
 8004f00:	4602      	mov	r2, r0
 8004f02:	460b      	mov	r3, r1
 8004f04:	ec43 2b11 	vmov	d1, r2, r3
 8004f08:	ed9f 0b2d 	vldr	d0, [pc, #180]	; 8004fc0 <STM32446GpioEafr+0xd8>
 8004f0c:	f002 facc 	bl	80074a8 <pow>
 8004f10:	ec51 0b10 	vmov	r0, r1, d0
 8004f14:	f04f 0200 	mov.w	r2, #0
 8004f18:	4b2b      	ldr	r3, [pc, #172]	; (8004fc8 <STM32446GpioEafr+0xe0>)
 8004f1a:	f7fb f9d5 	bl	80002c8 <__aeabi_dsub>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	460b      	mov	r3, r1
 8004f22:	4610      	mov	r0, r2
 8004f24:	4619      	mov	r1, r3
 8004f26:	f7fb fe5f 	bl	8000be8 <__aeabi_d2uiz>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	697a      	ldr	r2, [r7, #20]
 8004f32:	fb03 f202 	mul.w	r2, r3, r2
 8004f36:	693b      	ldr	r3, [r7, #16]
 8004f38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f3c:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	4013      	ands	r3, r2
 8004f44:	607b      	str	r3, [r7, #4]
	if(index < 2){
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d835      	bhi.n	8004fb8 <STM32446GpioEafr+0xd0>
		ret.gpioe.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8004f4c:	4b1f      	ldr	r3, [pc, #124]	; (8004fcc <STM32446GpioEafr+0xe4>)
 8004f4e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004f52:	68ba      	ldr	r2, [r7, #8]
 8004f54:	3208      	adds	r2, #8
 8004f56:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	697a      	ldr	r2, [r7, #20]
 8004f5e:	fb03 f202 	mul.w	r2, r3, r2
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	6938      	ldr	r0, [r7, #16]
 8004f66:	fb00 f303 	mul.w	r3, r0, r3
 8004f6a:	1ad3      	subs	r3, r2, r3
 8004f6c:	68fa      	ldr	r2, [r7, #12]
 8004f6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004f72:	43da      	mvns	r2, r3
 8004f74:	4b15      	ldr	r3, [pc, #84]	; (8004fcc <STM32446GpioEafr+0xe4>)
 8004f76:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004f7a:	4011      	ands	r1, r2
 8004f7c:	68ba      	ldr	r2, [r7, #8]
 8004f7e:	3208      	adds	r2, #8
 8004f80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioe.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 8004f84:	4b11      	ldr	r3, [pc, #68]	; (8004fcc <STM32446GpioEafr+0xe4>)
 8004f86:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004f8a:	68ba      	ldr	r2, [r7, #8]
 8004f8c:	3208      	adds	r2, #8
 8004f8e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	697a      	ldr	r2, [r7, #20]
 8004f96:	fb03 f202 	mul.w	r2, r3, r2
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	6938      	ldr	r0, [r7, #16]
 8004f9e:	fb00 f303 	mul.w	r3, r0, r3
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	409a      	lsls	r2, r3
 8004fa8:	4b08      	ldr	r3, [pc, #32]	; (8004fcc <STM32446GpioEafr+0xe4>)
 8004faa:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004fae:	4311      	orrs	r1, r2
 8004fb0:	68ba      	ldr	r2, [r7, #8]
 8004fb2:	3208      	adds	r2, #8
 8004fb4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 8004fb8:	bf00      	nop
 8004fba:	3718      	adds	r7, #24
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}
 8004fc0:	00000000 	.word	0x00000000
 8004fc4:	40000000 	.word	0x40000000
 8004fc8:	3ff00000 	.word	0x3ff00000
 8004fcc:	20000670 	.word	0x20000670

08004fd0 <STM32446GpioHmoder>:

// GPIOH
void STM32446GpioHmoder( unsigned int data, unsigned int pin )
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b084      	sub	sp, #16
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
 8004fd8:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8004fda:	2302      	movs	r3, #2
 8004fdc:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8004fde:	68f8      	ldr	r0, [r7, #12]
 8004fe0:	f7fb fab0 	bl	8000544 <__aeabi_ui2d>
 8004fe4:	4602      	mov	r2, r0
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	ec43 2b11 	vmov	d1, r2, r3
 8004fec:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005068 <STM32446GpioHmoder+0x98>
 8004ff0:	f002 fa5a 	bl	80074a8 <pow>
 8004ff4:	ec51 0b10 	vmov	r0, r1, d0
 8004ff8:	f04f 0200 	mov.w	r2, #0
 8004ffc:	4b1c      	ldr	r3, [pc, #112]	; (8005070 <STM32446GpioHmoder+0xa0>)
 8004ffe:	f7fb f963 	bl	80002c8 <__aeabi_dsub>
 8005002:	4602      	mov	r2, r0
 8005004:	460b      	mov	r3, r1
 8005006:	4610      	mov	r0, r2
 8005008:	4619      	mov	r1, r3
 800500a:	f7fb fded 	bl	8000be8 <__aeabi_d2uiz>
 800500e:	4603      	mov	r3, r0
 8005010:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	4013      	ands	r3, r2
 8005018:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->MODER &= ~(mask << (pin * blocksize));
 800501a:	4b16      	ldr	r3, [pc, #88]	; (8005074 <STM32446GpioHmoder+0xa4>)
 800501c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005020:	6819      	ldr	r1, [r3, #0]
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	68fa      	ldr	r2, [r7, #12]
 8005026:	fb02 f303 	mul.w	r3, r2, r3
 800502a:	68ba      	ldr	r2, [r7, #8]
 800502c:	fa02 f303 	lsl.w	r3, r2, r3
 8005030:	43da      	mvns	r2, r3
 8005032:	4b10      	ldr	r3, [pc, #64]	; (8005074 <STM32446GpioHmoder+0xa4>)
 8005034:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005038:	400a      	ands	r2, r1
 800503a:	601a      	str	r2, [r3, #0]
	ret.gpioh.reg->MODER |= (data << (pin * blocksize));
 800503c:	4b0d      	ldr	r3, [pc, #52]	; (8005074 <STM32446GpioHmoder+0xa4>)
 800503e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005042:	6819      	ldr	r1, [r3, #0]
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	fb02 f303 	mul.w	r3, r2, r3
 800504c:	687a      	ldr	r2, [r7, #4]
 800504e:	409a      	lsls	r2, r3
 8005050:	4b08      	ldr	r3, [pc, #32]	; (8005074 <STM32446GpioHmoder+0xa4>)
 8005052:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005056:	430a      	orrs	r2, r1
 8005058:	601a      	str	r2, [r3, #0]
}
 800505a:	bf00      	nop
 800505c:	3710      	adds	r7, #16
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}
 8005062:	bf00      	nop
 8005064:	f3af 8000 	nop.w
 8005068:	00000000 	.word	0x00000000
 800506c:	40000000 	.word	0x40000000
 8005070:	3ff00000 	.word	0x3ff00000
 8005074:	20000670 	.word	0x20000670

08005078 <STM32446GpioHospeedr>:

void STM32446GpioHospeedr( unsigned int data, unsigned int pin )
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b084      	sub	sp, #16
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 8005082:	2302      	movs	r3, #2
 8005084:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 8005086:	68f8      	ldr	r0, [r7, #12]
 8005088:	f7fb fa5c 	bl	8000544 <__aeabi_ui2d>
 800508c:	4602      	mov	r2, r0
 800508e:	460b      	mov	r3, r1
 8005090:	ec43 2b11 	vmov	d1, r2, r3
 8005094:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005110 <STM32446GpioHospeedr+0x98>
 8005098:	f002 fa06 	bl	80074a8 <pow>
 800509c:	ec51 0b10 	vmov	r0, r1, d0
 80050a0:	f04f 0200 	mov.w	r2, #0
 80050a4:	4b1c      	ldr	r3, [pc, #112]	; (8005118 <STM32446GpioHospeedr+0xa0>)
 80050a6:	f7fb f90f 	bl	80002c8 <__aeabi_dsub>
 80050aa:	4602      	mov	r2, r0
 80050ac:	460b      	mov	r3, r1
 80050ae:	4610      	mov	r0, r2
 80050b0:	4619      	mov	r1, r3
 80050b2:	f7fb fd99 	bl	8000be8 <__aeabi_d2uiz>
 80050b6:	4603      	mov	r3, r0
 80050b8:	60bb      	str	r3, [r7, #8]
	data &= mask;
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	4013      	ands	r3, r2
 80050c0:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->OSPEEDR &= ~(mask << (pin * blocksize));
 80050c2:	4b16      	ldr	r3, [pc, #88]	; (800511c <STM32446GpioHospeedr+0xa4>)
 80050c4:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80050c8:	6899      	ldr	r1, [r3, #8]
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	68fa      	ldr	r2, [r7, #12]
 80050ce:	fb02 f303 	mul.w	r3, r2, r3
 80050d2:	68ba      	ldr	r2, [r7, #8]
 80050d4:	fa02 f303 	lsl.w	r3, r2, r3
 80050d8:	43da      	mvns	r2, r3
 80050da:	4b10      	ldr	r3, [pc, #64]	; (800511c <STM32446GpioHospeedr+0xa4>)
 80050dc:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80050e0:	400a      	ands	r2, r1
 80050e2:	609a      	str	r2, [r3, #8]
	ret.gpioh.reg->OSPEEDR |= (data << (pin * blocksize));
 80050e4:	4b0d      	ldr	r3, [pc, #52]	; (800511c <STM32446GpioHospeedr+0xa4>)
 80050e6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80050ea:	6899      	ldr	r1, [r3, #8]
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	68fa      	ldr	r2, [r7, #12]
 80050f0:	fb02 f303 	mul.w	r3, r2, r3
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	409a      	lsls	r2, r3
 80050f8:	4b08      	ldr	r3, [pc, #32]	; (800511c <STM32446GpioHospeedr+0xa4>)
 80050fa:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80050fe:	430a      	orrs	r2, r1
 8005100:	609a      	str	r2, [r3, #8]
}
 8005102:	bf00      	nop
 8005104:	3710      	adds	r7, #16
 8005106:	46bd      	mov	sp, r7
 8005108:	bd80      	pop	{r7, pc}
 800510a:	bf00      	nop
 800510c:	f3af 8000 	nop.w
 8005110:	00000000 	.word	0x00000000
 8005114:	40000000 	.word	0x40000000
 8005118:	3ff00000 	.word	0x3ff00000
 800511c:	20000670 	.word	0x20000670

08005120 <STM32446GpioHpupdr>:

void STM32446GpioHpupdr( unsigned int data, unsigned int pin )
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b084      	sub	sp, #16
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
 8005128:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 2;
 800512a:	2302      	movs	r3, #2
 800512c:	60fb      	str	r3, [r7, #12]
	unsigned int mask = (unsigned int)(pow(2, blocksize) - 1);
 800512e:	68f8      	ldr	r0, [r7, #12]
 8005130:	f7fb fa08 	bl	8000544 <__aeabi_ui2d>
 8005134:	4602      	mov	r2, r0
 8005136:	460b      	mov	r3, r1
 8005138:	ec43 2b11 	vmov	d1, r2, r3
 800513c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 80051b8 <STM32446GpioHpupdr+0x98>
 8005140:	f002 f9b2 	bl	80074a8 <pow>
 8005144:	ec51 0b10 	vmov	r0, r1, d0
 8005148:	f04f 0200 	mov.w	r2, #0
 800514c:	4b1c      	ldr	r3, [pc, #112]	; (80051c0 <STM32446GpioHpupdr+0xa0>)
 800514e:	f7fb f8bb 	bl	80002c8 <__aeabi_dsub>
 8005152:	4602      	mov	r2, r0
 8005154:	460b      	mov	r3, r1
 8005156:	4610      	mov	r0, r2
 8005158:	4619      	mov	r1, r3
 800515a:	f7fb fd45 	bl	8000be8 <__aeabi_d2uiz>
 800515e:	4603      	mov	r3, r0
 8005160:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005162:	687a      	ldr	r2, [r7, #4]
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	4013      	ands	r3, r2
 8005168:	607b      	str	r3, [r7, #4]
	ret.gpioh.reg->PUPDR &= ~(mask << (pin * blocksize));
 800516a:	4b16      	ldr	r3, [pc, #88]	; (80051c4 <STM32446GpioHpupdr+0xa4>)
 800516c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005170:	68d9      	ldr	r1, [r3, #12]
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	68fa      	ldr	r2, [r7, #12]
 8005176:	fb02 f303 	mul.w	r3, r2, r3
 800517a:	68ba      	ldr	r2, [r7, #8]
 800517c:	fa02 f303 	lsl.w	r3, r2, r3
 8005180:	43da      	mvns	r2, r3
 8005182:	4b10      	ldr	r3, [pc, #64]	; (80051c4 <STM32446GpioHpupdr+0xa4>)
 8005184:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005188:	400a      	ands	r2, r1
 800518a:	60da      	str	r2, [r3, #12]
	ret.gpioh.reg->PUPDR |= (data << (pin * blocksize));
 800518c:	4b0d      	ldr	r3, [pc, #52]	; (80051c4 <STM32446GpioHpupdr+0xa4>)
 800518e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005192:	68d9      	ldr	r1, [r3, #12]
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	fb02 f303 	mul.w	r3, r2, r3
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	409a      	lsls	r2, r3
 80051a0:	4b08      	ldr	r3, [pc, #32]	; (80051c4 <STM32446GpioHpupdr+0xa4>)
 80051a2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80051a6:	430a      	orrs	r2, r1
 80051a8:	60da      	str	r2, [r3, #12]
}
 80051aa:	bf00      	nop
 80051ac:	3710      	adds	r7, #16
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	bf00      	nop
 80051b4:	f3af 8000 	nop.w
 80051b8:	00000000 	.word	0x00000000
 80051bc:	40000000 	.word	0x40000000
 80051c0:	3ff00000 	.word	0x3ff00000
 80051c4:	20000670 	.word	0x20000670

080051c8 <STM32446GpioHreset>:

void STM32446GpioHreset( unsigned int data )
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)(data << 16);
 80051d0:	4b05      	ldr	r3, [pc, #20]	; (80051e8 <STM32446GpioHreset+0x20>)
 80051d2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80051d6:	687a      	ldr	r2, [r7, #4]
 80051d8:	0412      	lsls	r2, r2, #16
 80051da:	619a      	str	r2, [r3, #24]
}
 80051dc:	bf00      	nop
 80051de:	370c      	adds	r7, #12
 80051e0:	46bd      	mov	sp, r7
 80051e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e6:	4770      	bx	lr
 80051e8:	20000670 	.word	0x20000670

080051ec <STM32446GpioHset>:

void STM32446GpioHset( unsigned int data )
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
	ret.gpioh.reg->BSRR = (unsigned int)( data );
 80051f4:	4b05      	ldr	r3, [pc, #20]	; (800520c <STM32446GpioHset+0x20>)
 80051f6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80051fa:	687a      	ldr	r2, [r7, #4]
 80051fc:	619a      	str	r2, [r3, #24]
}
 80051fe:	bf00      	nop
 8005200:	370c      	adds	r7, #12
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	20000670 	.word	0x20000670

08005210 <STM32446GpioHafr>:

void STM32446GpioHafr( unsigned int data, unsigned int pin )
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b086      	sub	sp, #24
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
 8005218:	6039      	str	r1, [r7, #0]
	const unsigned int blocksize = 4;
 800521a:	2304      	movs	r3, #4
 800521c:	617b      	str	r3, [r7, #20]
	const unsigned int n_bits = sizeof(unsigned int) * 8;
 800521e:	2320      	movs	r3, #32
 8005220:	613b      	str	r3, [r7, #16]
	const unsigned int mask = (unsigned int) (pow(2, blocksize) - 1);
 8005222:	6978      	ldr	r0, [r7, #20]
 8005224:	f7fb f98e 	bl	8000544 <__aeabi_ui2d>
 8005228:	4602      	mov	r2, r0
 800522a:	460b      	mov	r3, r1
 800522c:	ec43 2b11 	vmov	d1, r2, r3
 8005230:	ed9f 0b2d 	vldr	d0, [pc, #180]	; 80052e8 <STM32446GpioHafr+0xd8>
 8005234:	f002 f938 	bl	80074a8 <pow>
 8005238:	ec51 0b10 	vmov	r0, r1, d0
 800523c:	f04f 0200 	mov.w	r2, #0
 8005240:	4b2b      	ldr	r3, [pc, #172]	; (80052f0 <STM32446GpioHafr+0xe0>)
 8005242:	f7fb f841 	bl	80002c8 <__aeabi_dsub>
 8005246:	4602      	mov	r2, r0
 8005248:	460b      	mov	r3, r1
 800524a:	4610      	mov	r0, r2
 800524c:	4619      	mov	r1, r3
 800524e:	f7fb fccb 	bl	8000be8 <__aeabi_d2uiz>
 8005252:	4603      	mov	r3, r0
 8005254:	60fb      	str	r3, [r7, #12]
	unsigned int index = (pin * blocksize) / n_bits;
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	697a      	ldr	r2, [r7, #20]
 800525a:	fb03 f202 	mul.w	r2, r3, r2
 800525e:	693b      	ldr	r3, [r7, #16]
 8005260:	fbb2 f3f3 	udiv	r3, r2, r3
 8005264:	60bb      	str	r3, [r7, #8]
	data &= mask;
 8005266:	687a      	ldr	r2, [r7, #4]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	4013      	ands	r3, r2
 800526c:	607b      	str	r3, [r7, #4]
	if(index < 2){
 800526e:	68bb      	ldr	r3, [r7, #8]
 8005270:	2b01      	cmp	r3, #1
 8005272:	d835      	bhi.n	80052e0 <STM32446GpioHafr+0xd0>
		ret.gpioh.reg->AFR[index] &= ~( mask << ((pin * blocksize) - (index * n_bits)) );
 8005274:	4b1f      	ldr	r3, [pc, #124]	; (80052f4 <STM32446GpioHafr+0xe4>)
 8005276:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800527a:	68ba      	ldr	r2, [r7, #8]
 800527c:	3208      	adds	r2, #8
 800527e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	697a      	ldr	r2, [r7, #20]
 8005286:	fb03 f202 	mul.w	r2, r3, r2
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	6938      	ldr	r0, [r7, #16]
 800528e:	fb00 f303 	mul.w	r3, r0, r3
 8005292:	1ad3      	subs	r3, r2, r3
 8005294:	68fa      	ldr	r2, [r7, #12]
 8005296:	fa02 f303 	lsl.w	r3, r2, r3
 800529a:	43da      	mvns	r2, r3
 800529c:	4b15      	ldr	r3, [pc, #84]	; (80052f4 <STM32446GpioHafr+0xe4>)
 800529e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80052a2:	4011      	ands	r1, r2
 80052a4:	68ba      	ldr	r2, [r7, #8]
 80052a6:	3208      	adds	r2, #8
 80052a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		ret.gpioh.reg->AFR[index] |= ( data << ((pin * blocksize) - (index * n_bits)) );
 80052ac:	4b11      	ldr	r3, [pc, #68]	; (80052f4 <STM32446GpioHafr+0xe4>)
 80052ae:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80052b2:	68ba      	ldr	r2, [r7, #8]
 80052b4:	3208      	adds	r2, #8
 80052b6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	697a      	ldr	r2, [r7, #20]
 80052be:	fb03 f202 	mul.w	r2, r3, r2
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	6938      	ldr	r0, [r7, #16]
 80052c6:	fb00 f303 	mul.w	r3, r0, r3
 80052ca:	1ad3      	subs	r3, r2, r3
 80052cc:	687a      	ldr	r2, [r7, #4]
 80052ce:	409a      	lsls	r2, r3
 80052d0:	4b08      	ldr	r3, [pc, #32]	; (80052f4 <STM32446GpioHafr+0xe4>)
 80052d2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80052d6:	4311      	orrs	r1, r2
 80052d8:	68ba      	ldr	r2, [r7, #8]
 80052da:	3208      	adds	r2, #8
 80052dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80052e0:	bf00      	nop
 80052e2:	3718      	adds	r7, #24
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bd80      	pop	{r7, pc}
 80052e8:	00000000 	.word	0x00000000
 80052ec:	40000000 	.word	0x40000000
 80052f0:	3ff00000 	.word	0x3ff00000
 80052f4:	20000670 	.word	0x20000670

080052f8 <STM32446RtcInic>:

// RTC
uint8_t STM32446RtcInic(uint8_t clock)
{ // slow
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b084      	sub	sp, #16
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	4603      	mov	r3, r0
 8005300:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 255;
 8005302:	23ff      	movs	r3, #255	; 0xff
 8005304:	73fb      	strb	r3, [r7, #15]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005306:	4b32      	ldr	r3, [pc, #200]	; (80053d0 <STM32446RtcInic+0xd8>)
 8005308:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a31      	ldr	r2, [pc, #196]	; (80053d4 <STM32446RtcInic+0xdc>)
 8005310:	6013      	str	r3, [r2, #0]
	STM32446DateDr = ret.rtc.reg->DR;
 8005312:	4b2f      	ldr	r3, [pc, #188]	; (80053d0 <STM32446RtcInic+0xd8>)
 8005314:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005318:	685b      	ldr	r3, [r3, #4]
 800531a:	4a2f      	ldr	r2, [pc, #188]	; (80053d8 <STM32446RtcInic+0xe0>)
 800531c:	6013      	str	r3, [r2, #0]
	
	status = STM32446RtcAccess(clock);
 800531e:	79fb      	ldrb	r3, [r7, #7]
 8005320:	4618      	mov	r0, r3
 8005322:	f001 f9a9 	bl	8006678 <STM32446RtcAccess>
 8005326:	4603      	mov	r3, r0
 8005328:	73fb      	strb	r3, [r7, #15]
	//Some help from youtube vids
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 0) | (1 << 1)); // RCC_CFGR sw[2:0] 00 Bits 1:0
	//ret.rcc.reg->CFGR &= (uint32_t) ~((1 << 20) | (1 << 19) | (1 << 18) | (1 << 17) | (1 << 16)); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits 20:16
	//ret.rcc.reg->CFGR |= (uint32_t) (1 << 17); // RCC_CFGR RTCPRE[4:0] 00010: HSE/2 Bits
	
	ret.rcc.reg->BDCR |= (1 << 15); // RTCEN: RTC clock enable
 800532a:	4b29      	ldr	r3, [pc, #164]	; (80053d0 <STM32446RtcInic+0xd8>)
 800532c:	68db      	ldr	r3, [r3, #12]
 800532e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005330:	4b27      	ldr	r3, [pc, #156]	; (80053d0 <STM32446RtcInic+0xd8>)
 8005332:	68db      	ldr	r3, [r3, #12]
 8005334:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005338:	671a      	str	r2, [r3, #112]	; 0x70
	
	//5 - Enter the "key" to unlock write protection
	ret.rtc.reg->WPR |= 0xCA;
 800533a:	4b25      	ldr	r3, [pc, #148]	; (80053d0 <STM32446RtcInic+0xd8>)
 800533c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005340:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005342:	4b23      	ldr	r3, [pc, #140]	; (80053d0 <STM32446RtcInic+0xd8>)
 8005344:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005348:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 800534c:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 800534e:	4b20      	ldr	r3, [pc, #128]	; (80053d0 <STM32446RtcInic+0xd8>)
 8005350:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005354:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005356:	4b1e      	ldr	r3, [pc, #120]	; (80053d0 <STM32446RtcInic+0xd8>)
 8005358:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800535c:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 8005360:	625a      	str	r2, [r3, #36]	; 0x24
	//ret.rtc.reg->ISR &= (uint32_t) ~((1 << 3) | (1 << 5) | (1 << 7));

	//6 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 8005362:	4b1b      	ldr	r3, [pc, #108]	; (80053d0 <STM32446RtcInic+0xd8>)
 8005364:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005368:	68da      	ldr	r2, [r3, #12]
 800536a:	4b19      	ldr	r3, [pc, #100]	; (80053d0 <STM32446RtcInic+0xd8>)
 800536c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005370:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005374:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8005376:	bf00      	nop
 8005378:	4b15      	ldr	r3, [pc, #84]	; (80053d0 <STM32446RtcInic+0xd8>)
 800537a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800537e:	68db      	ldr	r3, [r3, #12]
 8005380:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005384:	2b00      	cmp	r3, #0
 8005386:	d0f7      	beq.n	8005378 <STM32446RtcInic+0x80>
	status = 6;
 8005388:	2306      	movs	r3, #6
 800538a:	73fb      	strb	r3, [r7, #15]
	
	//9 - Set BYPSHAD bit
	// must read twice
	//ret.rtc.reg->CR |= (1 << 5); // BYPSHAD: Bypass the shadow registers
	// read only once
	ret.rtc.reg->CR &= (uint32_t) ~(1 << 5); // BYPSHAD: Disable Bypass the shadow registers
 800538c:	4b10      	ldr	r3, [pc, #64]	; (80053d0 <STM32446RtcInic+0xd8>)
 800538e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005392:	689a      	ldr	r2, [r3, #8]
 8005394:	4b0e      	ldr	r3, [pc, #56]	; (80053d0 <STM32446RtcInic+0xd8>)
 8005396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800539a:	f022 0220 	bic.w	r2, r2, #32
 800539e:	609a      	str	r2, [r3, #8]
	
	//10 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 80053a0:	4b0b      	ldr	r3, [pc, #44]	; (80053d0 <STM32446RtcInic+0xd8>)
 80053a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80053a6:	68da      	ldr	r2, [r3, #12]
 80053a8:	4b09      	ldr	r3, [pc, #36]	; (80053d0 <STM32446RtcInic+0xd8>)
 80053aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80053ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80053b2:	60da      	str	r2, [r3, #12]
	
	//11 - Disable access to RTC registers
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 80053b4:	4b06      	ldr	r3, [pc, #24]	; (80053d0 <STM32446RtcInic+0xd8>)
 80053b6:	689b      	ldr	r3, [r3, #8]
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	4b05      	ldr	r3, [pc, #20]	; (80053d0 <STM32446RtcInic+0xd8>)
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80053c2:	601a      	str	r2, [r3, #0]

	return status;
 80053c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3710      	adds	r7, #16
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}
 80053ce:	bf00      	nop
 80053d0:	20000670 	.word	0x20000670
 80053d4:	20000878 	.word	0x20000878
 80053d8:	2000087c 	.word	0x2000087c

080053dc <STM32446RtcHour>:

void STM32446RtcHour(uint8_t hour)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b084      	sub	sp, #16
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	4603      	mov	r3, r0
 80053e4:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x003F0000;
 80053e6:	f44f 137c 	mov.w	r3, #4128768	; 0x3f0000
 80053ea:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(hour / 10);
 80053ec:	79fb      	ldrb	r3, [r7, #7]
 80053ee:	4a1c      	ldr	r2, [pc, #112]	; (8005460 <STM32446RtcHour+0x84>)
 80053f0:	fba2 2303 	umull	r2, r3, r2, r3
 80053f4:	08db      	lsrs	r3, r3, #3
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	4618      	mov	r0, r3
 80053fa:	f000 fe7d 	bl	80060f8 <STM32446dec2bcd>
 80053fe:	4603      	mov	r3, r0
 8005400:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(hour % 10);
 8005402:	79fa      	ldrb	r2, [r7, #7]
 8005404:	4b16      	ldr	r3, [pc, #88]	; (8005460 <STM32446RtcHour+0x84>)
 8005406:	fba3 1302 	umull	r1, r3, r3, r2
 800540a:	08d9      	lsrs	r1, r3, #3
 800540c:	460b      	mov	r3, r1
 800540e:	009b      	lsls	r3, r3, #2
 8005410:	440b      	add	r3, r1
 8005412:	005b      	lsls	r3, r3, #1
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	b2db      	uxtb	r3, r3
 8005418:	4618      	mov	r0, r3
 800541a:	f000 fe6d 	bl	80060f8 <STM32446dec2bcd>
 800541e:	4603      	mov	r3, r0
 8005420:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005422:	4b10      	ldr	r3, [pc, #64]	; (8005464 <STM32446RtcHour+0x88>)
 8005424:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	4a0f      	ldr	r2, [pc, #60]	; (8005468 <STM32446RtcHour+0x8c>)
 800542c:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear ht and hu 
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	43da      	mvns	r2, r3
 8005432:	4b0d      	ldr	r3, [pc, #52]	; (8005468 <STM32446RtcHour+0x8c>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4013      	ands	r3, r2
 8005438:	4a0b      	ldr	r2, [pc, #44]	; (8005468 <STM32446RtcHour+0x8c>)
 800543a:	6013      	str	r3, [r2, #0]
	// hu, ht
	STM32446TimeTr |= (uint32_t) ((u << 16) | (t << 20));
 800543c:	7abb      	ldrb	r3, [r7, #10]
 800543e:	041a      	lsls	r2, r3, #16
 8005440:	7afb      	ldrb	r3, [r7, #11]
 8005442:	051b      	lsls	r3, r3, #20
 8005444:	4313      	orrs	r3, r2
 8005446:	461a      	mov	r2, r3
 8005448:	4b07      	ldr	r3, [pc, #28]	; (8005468 <STM32446RtcHour+0x8c>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4313      	orrs	r3, r2
 800544e:	4a06      	ldr	r2, [pc, #24]	; (8005468 <STM32446RtcHour+0x8c>)
 8005450:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 8005452:	f001 f86d 	bl	8006530 <STM32446RtcSetTr>
}
 8005456:	bf00      	nop
 8005458:	3710      	adds	r7, #16
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}
 800545e:	bf00      	nop
 8005460:	cccccccd 	.word	0xcccccccd
 8005464:	20000670 	.word	0x20000670
 8005468:	20000878 	.word	0x20000878

0800546c <STM32446RtcMinute>:

void STM32446RtcMinute(uint8_t minute)
{
 800546c:	b580      	push	{r7, lr}
 800546e:	b084      	sub	sp, #16
 8005470:	af00      	add	r7, sp, #0
 8005472:	4603      	mov	r3, r0
 8005474:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00007F00;
 8005476:	f44f 43fe 	mov.w	r3, #32512	; 0x7f00
 800547a:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(minute / 10);
 800547c:	79fb      	ldrb	r3, [r7, #7]
 800547e:	4a1c      	ldr	r2, [pc, #112]	; (80054f0 <STM32446RtcMinute+0x84>)
 8005480:	fba2 2303 	umull	r2, r3, r2, r3
 8005484:	08db      	lsrs	r3, r3, #3
 8005486:	b2db      	uxtb	r3, r3
 8005488:	4618      	mov	r0, r3
 800548a:	f000 fe35 	bl	80060f8 <STM32446dec2bcd>
 800548e:	4603      	mov	r3, r0
 8005490:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(minute % 10);
 8005492:	79fa      	ldrb	r2, [r7, #7]
 8005494:	4b16      	ldr	r3, [pc, #88]	; (80054f0 <STM32446RtcMinute+0x84>)
 8005496:	fba3 1302 	umull	r1, r3, r3, r2
 800549a:	08d9      	lsrs	r1, r3, #3
 800549c:	460b      	mov	r3, r1
 800549e:	009b      	lsls	r3, r3, #2
 80054a0:	440b      	add	r3, r1
 80054a2:	005b      	lsls	r3, r3, #1
 80054a4:	1ad3      	subs	r3, r2, r3
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	4618      	mov	r0, r3
 80054aa:	f000 fe25 	bl	80060f8 <STM32446dec2bcd>
 80054ae:	4603      	mov	r3, r0
 80054b0:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 80054b2:	4b10      	ldr	r3, [pc, #64]	; (80054f4 <STM32446RtcMinute+0x88>)
 80054b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a0f      	ldr	r2, [pc, #60]	; (80054f8 <STM32446RtcMinute+0x8c>)
 80054bc:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear mnt and mnu 
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	43da      	mvns	r2, r3
 80054c2:	4b0d      	ldr	r3, [pc, #52]	; (80054f8 <STM32446RtcMinute+0x8c>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4013      	ands	r3, r2
 80054c8:	4a0b      	ldr	r2, [pc, #44]	; (80054f8 <STM32446RtcMinute+0x8c>)
 80054ca:	6013      	str	r3, [r2, #0]
	// mnu, mnt
	STM32446TimeTr |= (uint32_t) ((u << 8) | (t << 12));
 80054cc:	7abb      	ldrb	r3, [r7, #10]
 80054ce:	021a      	lsls	r2, r3, #8
 80054d0:	7afb      	ldrb	r3, [r7, #11]
 80054d2:	031b      	lsls	r3, r3, #12
 80054d4:	4313      	orrs	r3, r2
 80054d6:	461a      	mov	r2, r3
 80054d8:	4b07      	ldr	r3, [pc, #28]	; (80054f8 <STM32446RtcMinute+0x8c>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4313      	orrs	r3, r2
 80054de:	4a06      	ldr	r2, [pc, #24]	; (80054f8 <STM32446RtcMinute+0x8c>)
 80054e0:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 80054e2:	f001 f825 	bl	8006530 <STM32446RtcSetTr>
}
 80054e6:	bf00      	nop
 80054e8:	3710      	adds	r7, #16
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	cccccccd 	.word	0xcccccccd
 80054f4:	20000670 	.word	0x20000670
 80054f8:	20000878 	.word	0x20000878

080054fc <STM32446RtcSecond>:

void STM32446RtcSecond(uint8_t second)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b084      	sub	sp, #16
 8005500:	af00      	add	r7, sp, #0
 8005502:	4603      	mov	r3, r0
 8005504:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000007F;
 8005506:	237f      	movs	r3, #127	; 0x7f
 8005508:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(second / 10);
 800550a:	79fb      	ldrb	r3, [r7, #7]
 800550c:	4a1b      	ldr	r2, [pc, #108]	; (800557c <STM32446RtcSecond+0x80>)
 800550e:	fba2 2303 	umull	r2, r3, r2, r3
 8005512:	08db      	lsrs	r3, r3, #3
 8005514:	b2db      	uxtb	r3, r3
 8005516:	4618      	mov	r0, r3
 8005518:	f000 fdee 	bl	80060f8 <STM32446dec2bcd>
 800551c:	4603      	mov	r3, r0
 800551e:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(second % 10);
 8005520:	79fa      	ldrb	r2, [r7, #7]
 8005522:	4b16      	ldr	r3, [pc, #88]	; (800557c <STM32446RtcSecond+0x80>)
 8005524:	fba3 1302 	umull	r1, r3, r3, r2
 8005528:	08d9      	lsrs	r1, r3, #3
 800552a:	460b      	mov	r3, r1
 800552c:	009b      	lsls	r3, r3, #2
 800552e:	440b      	add	r3, r1
 8005530:	005b      	lsls	r3, r3, #1
 8005532:	1ad3      	subs	r3, r2, r3
 8005534:	b2db      	uxtb	r3, r3
 8005536:	4618      	mov	r0, r3
 8005538:	f000 fdde 	bl	80060f8 <STM32446dec2bcd>
 800553c:	4603      	mov	r3, r0
 800553e:	72bb      	strb	r3, [r7, #10]
	STM32446TimeTr = ret.rtc.reg->TR;
 8005540:	4b0f      	ldr	r3, [pc, #60]	; (8005580 <STM32446RtcSecond+0x84>)
 8005542:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a0e      	ldr	r2, [pc, #56]	; (8005584 <STM32446RtcSecond+0x88>)
 800554a:	6013      	str	r3, [r2, #0]
	STM32446TimeTr &= (uint32_t) ~mask; // clear st and su 
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	43da      	mvns	r2, r3
 8005550:	4b0c      	ldr	r3, [pc, #48]	; (8005584 <STM32446RtcSecond+0x88>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4013      	ands	r3, r2
 8005556:	4a0b      	ldr	r2, [pc, #44]	; (8005584 <STM32446RtcSecond+0x88>)
 8005558:	6013      	str	r3, [r2, #0]
	// su, st
	STM32446TimeTr |= (uint32_t) ((u << 0) | (t << 4));
 800555a:	7aba      	ldrb	r2, [r7, #10]
 800555c:	7afb      	ldrb	r3, [r7, #11]
 800555e:	011b      	lsls	r3, r3, #4
 8005560:	4313      	orrs	r3, r2
 8005562:	461a      	mov	r2, r3
 8005564:	4b07      	ldr	r3, [pc, #28]	; (8005584 <STM32446RtcSecond+0x88>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4313      	orrs	r3, r2
 800556a:	4a06      	ldr	r2, [pc, #24]	; (8005584 <STM32446RtcSecond+0x88>)
 800556c:	6013      	str	r3, [r2, #0]
	STM32446RtcSetTr();
 800556e:	f000 ffdf 	bl	8006530 <STM32446RtcSetTr>
}
 8005572:	bf00      	nop
 8005574:	3710      	adds	r7, #16
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}
 800557a:	bf00      	nop
 800557c:	cccccccd 	.word	0xcccccccd
 8005580:	20000670 	.word	0x20000670
 8005584:	20000878 	.word	0x20000878

08005588 <STM32446RtcYear>:

void STM32446RtcYear(uint8_t year)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b084      	sub	sp, #16
 800558c:	af00      	add	r7, sp, #0
 800558e:	4603      	mov	r3, r0
 8005590:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00FF0000;
 8005592:	f44f 037f 	mov.w	r3, #16711680	; 0xff0000
 8005596:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(year / 10);
 8005598:	79fb      	ldrb	r3, [r7, #7]
 800559a:	4a19      	ldr	r2, [pc, #100]	; (8005600 <STM32446RtcYear+0x78>)
 800559c:	fba2 2303 	umull	r2, r3, r2, r3
 80055a0:	08db      	lsrs	r3, r3, #3
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	4618      	mov	r0, r3
 80055a6:	f000 fda7 	bl	80060f8 <STM32446dec2bcd>
 80055aa:	4603      	mov	r3, r0
 80055ac:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(year % 10);
 80055ae:	79fa      	ldrb	r2, [r7, #7]
 80055b0:	4b13      	ldr	r3, [pc, #76]	; (8005600 <STM32446RtcYear+0x78>)
 80055b2:	fba3 1302 	umull	r1, r3, r3, r2
 80055b6:	08d9      	lsrs	r1, r3, #3
 80055b8:	460b      	mov	r3, r1
 80055ba:	009b      	lsls	r3, r3, #2
 80055bc:	440b      	add	r3, r1
 80055be:	005b      	lsls	r3, r3, #1
 80055c0:	1ad3      	subs	r3, r2, r3
 80055c2:	b2db      	uxtb	r3, r3
 80055c4:	4618      	mov	r0, r3
 80055c6:	f000 fd97 	bl	80060f8 <STM32446dec2bcd>
 80055ca:	4603      	mov	r3, r0
 80055cc:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear YT and YU 
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	43da      	mvns	r2, r3
 80055d2:	4b0c      	ldr	r3, [pc, #48]	; (8005604 <STM32446RtcYear+0x7c>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4013      	ands	r3, r2
 80055d8:	4a0a      	ldr	r2, [pc, #40]	; (8005604 <STM32446RtcYear+0x7c>)
 80055da:	6013      	str	r3, [r2, #0]
	// YU, YT
	STM32446DateDr |= (uint32_t) ((u << 16) | (t << 20));
 80055dc:	7abb      	ldrb	r3, [r7, #10]
 80055de:	041a      	lsls	r2, r3, #16
 80055e0:	7afb      	ldrb	r3, [r7, #11]
 80055e2:	051b      	lsls	r3, r3, #20
 80055e4:	4313      	orrs	r3, r2
 80055e6:	461a      	mov	r2, r3
 80055e8:	4b06      	ldr	r3, [pc, #24]	; (8005604 <STM32446RtcYear+0x7c>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	4313      	orrs	r3, r2
 80055ee:	4a05      	ldr	r2, [pc, #20]	; (8005604 <STM32446RtcYear+0x7c>)
 80055f0:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 80055f2:	f000 ffef 	bl	80065d4 <STM32446RtcSetDr>
}
 80055f6:	bf00      	nop
 80055f8:	3710      	adds	r7, #16
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	cccccccd 	.word	0xcccccccd
 8005604:	2000087c 	.word	0x2000087c

08005608 <STM32446RtcWeekDay>:

void STM32446RtcWeekDay(uint8_t weekday)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b084      	sub	sp, #16
 800560c:	af00      	add	r7, sp, #0
 800560e:	4603      	mov	r3, r0
 8005610:	71fb      	strb	r3, [r7, #7]
	uint8_t u;
	const uint32_t mask = 0x0000E0000;
 8005612:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8005616:	60fb      	str	r3, [r7, #12]
	
	u = STM32446dec2bcd(weekday % 10);
 8005618:	79fa      	ldrb	r2, [r7, #7]
 800561a:	4b12      	ldr	r3, [pc, #72]	; (8005664 <STM32446RtcWeekDay+0x5c>)
 800561c:	fba3 1302 	umull	r1, r3, r3, r2
 8005620:	08d9      	lsrs	r1, r3, #3
 8005622:	460b      	mov	r3, r1
 8005624:	009b      	lsls	r3, r3, #2
 8005626:	440b      	add	r3, r1
 8005628:	005b      	lsls	r3, r3, #1
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	b2db      	uxtb	r3, r3
 800562e:	4618      	mov	r0, r3
 8005630:	f000 fd62 	bl	80060f8 <STM32446dec2bcd>
 8005634:	4603      	mov	r3, r0
 8005636:	72fb      	strb	r3, [r7, #11]
	STM32446DateDr &= (uint32_t) ~mask; // clear WDU 
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	43da      	mvns	r2, r3
 800563c:	4b0a      	ldr	r3, [pc, #40]	; (8005668 <STM32446RtcWeekDay+0x60>)
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	4013      	ands	r3, r2
 8005642:	4a09      	ldr	r2, [pc, #36]	; (8005668 <STM32446RtcWeekDay+0x60>)
 8005644:	6013      	str	r3, [r2, #0]
	// WDU
	STM32446DateDr |= (uint32_t) (u << 13);
 8005646:	7afb      	ldrb	r3, [r7, #11]
 8005648:	035b      	lsls	r3, r3, #13
 800564a:	461a      	mov	r2, r3
 800564c:	4b06      	ldr	r3, [pc, #24]	; (8005668 <STM32446RtcWeekDay+0x60>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4313      	orrs	r3, r2
 8005652:	4a05      	ldr	r2, [pc, #20]	; (8005668 <STM32446RtcWeekDay+0x60>)
 8005654:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8005656:	f000 ffbd 	bl	80065d4 <STM32446RtcSetDr>
}
 800565a:	bf00      	nop
 800565c:	3710      	adds	r7, #16
 800565e:	46bd      	mov	sp, r7
 8005660:	bd80      	pop	{r7, pc}
 8005662:	bf00      	nop
 8005664:	cccccccd 	.word	0xcccccccd
 8005668:	2000087c 	.word	0x2000087c

0800566c <STM32446RtcMonth>:

void STM32446RtcMonth(uint8_t month)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b084      	sub	sp, #16
 8005670:	af00      	add	r7, sp, #0
 8005672:	4603      	mov	r3, r0
 8005674:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x00001F00;
 8005676:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800567a:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(month / 10);
 800567c:	79fb      	ldrb	r3, [r7, #7]
 800567e:	4a19      	ldr	r2, [pc, #100]	; (80056e4 <STM32446RtcMonth+0x78>)
 8005680:	fba2 2303 	umull	r2, r3, r2, r3
 8005684:	08db      	lsrs	r3, r3, #3
 8005686:	b2db      	uxtb	r3, r3
 8005688:	4618      	mov	r0, r3
 800568a:	f000 fd35 	bl	80060f8 <STM32446dec2bcd>
 800568e:	4603      	mov	r3, r0
 8005690:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(month % 10);
 8005692:	79fa      	ldrb	r2, [r7, #7]
 8005694:	4b13      	ldr	r3, [pc, #76]	; (80056e4 <STM32446RtcMonth+0x78>)
 8005696:	fba3 1302 	umull	r1, r3, r3, r2
 800569a:	08d9      	lsrs	r1, r3, #3
 800569c:	460b      	mov	r3, r1
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	440b      	add	r3, r1
 80056a2:	005b      	lsls	r3, r3, #1
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	4618      	mov	r0, r3
 80056aa:	f000 fd25 	bl	80060f8 <STM32446dec2bcd>
 80056ae:	4603      	mov	r3, r0
 80056b0:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear MT and MU 
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	43da      	mvns	r2, r3
 80056b6:	4b0c      	ldr	r3, [pc, #48]	; (80056e8 <STM32446RtcMonth+0x7c>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4013      	ands	r3, r2
 80056bc:	4a0a      	ldr	r2, [pc, #40]	; (80056e8 <STM32446RtcMonth+0x7c>)
 80056be:	6013      	str	r3, [r2, #0]
	// MU, MT
	STM32446DateDr |= (uint32_t) ((u << 8) | (t << 12));
 80056c0:	7abb      	ldrb	r3, [r7, #10]
 80056c2:	021a      	lsls	r2, r3, #8
 80056c4:	7afb      	ldrb	r3, [r7, #11]
 80056c6:	031b      	lsls	r3, r3, #12
 80056c8:	4313      	orrs	r3, r2
 80056ca:	461a      	mov	r2, r3
 80056cc:	4b06      	ldr	r3, [pc, #24]	; (80056e8 <STM32446RtcMonth+0x7c>)
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4313      	orrs	r3, r2
 80056d2:	4a05      	ldr	r2, [pc, #20]	; (80056e8 <STM32446RtcMonth+0x7c>)
 80056d4:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 80056d6:	f000 ff7d 	bl	80065d4 <STM32446RtcSetDr>
}
 80056da:	bf00      	nop
 80056dc:	3710      	adds	r7, #16
 80056de:	46bd      	mov	sp, r7
 80056e0:	bd80      	pop	{r7, pc}
 80056e2:	bf00      	nop
 80056e4:	cccccccd 	.word	0xcccccccd
 80056e8:	2000087c 	.word	0x2000087c

080056ec <STM32446RtcDay>:

void STM32446RtcDay(uint8_t day)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	b084      	sub	sp, #16
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	4603      	mov	r3, r0
 80056f4:	71fb      	strb	r3, [r7, #7]
	uint8_t t, u;
	const uint32_t mask = 0x0000003F;
 80056f6:	233f      	movs	r3, #63	; 0x3f
 80056f8:	60fb      	str	r3, [r7, #12]
	
	t = STM32446dec2bcd(day / 10);
 80056fa:	79fb      	ldrb	r3, [r7, #7]
 80056fc:	4a18      	ldr	r2, [pc, #96]	; (8005760 <STM32446RtcDay+0x74>)
 80056fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005702:	08db      	lsrs	r3, r3, #3
 8005704:	b2db      	uxtb	r3, r3
 8005706:	4618      	mov	r0, r3
 8005708:	f000 fcf6 	bl	80060f8 <STM32446dec2bcd>
 800570c:	4603      	mov	r3, r0
 800570e:	72fb      	strb	r3, [r7, #11]
	u = STM32446dec2bcd(day % 10);
 8005710:	79fa      	ldrb	r2, [r7, #7]
 8005712:	4b13      	ldr	r3, [pc, #76]	; (8005760 <STM32446RtcDay+0x74>)
 8005714:	fba3 1302 	umull	r1, r3, r3, r2
 8005718:	08d9      	lsrs	r1, r3, #3
 800571a:	460b      	mov	r3, r1
 800571c:	009b      	lsls	r3, r3, #2
 800571e:	440b      	add	r3, r1
 8005720:	005b      	lsls	r3, r3, #1
 8005722:	1ad3      	subs	r3, r2, r3
 8005724:	b2db      	uxtb	r3, r3
 8005726:	4618      	mov	r0, r3
 8005728:	f000 fce6 	bl	80060f8 <STM32446dec2bcd>
 800572c:	4603      	mov	r3, r0
 800572e:	72bb      	strb	r3, [r7, #10]
	STM32446DateDr &= (uint32_t) ~mask; // clear DT and DU 
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	43da      	mvns	r2, r3
 8005734:	4b0b      	ldr	r3, [pc, #44]	; (8005764 <STM32446RtcDay+0x78>)
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	4013      	ands	r3, r2
 800573a:	4a0a      	ldr	r2, [pc, #40]	; (8005764 <STM32446RtcDay+0x78>)
 800573c:	6013      	str	r3, [r2, #0]
	// DU, DT
	STM32446DateDr |= (uint32_t) ((u << 0) | (t << 4));
 800573e:	7aba      	ldrb	r2, [r7, #10]
 8005740:	7afb      	ldrb	r3, [r7, #11]
 8005742:	011b      	lsls	r3, r3, #4
 8005744:	4313      	orrs	r3, r2
 8005746:	461a      	mov	r2, r3
 8005748:	4b06      	ldr	r3, [pc, #24]	; (8005764 <STM32446RtcDay+0x78>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4313      	orrs	r3, r2
 800574e:	4a05      	ldr	r2, [pc, #20]	; (8005764 <STM32446RtcDay+0x78>)
 8005750:	6013      	str	r3, [r2, #0]
	STM32446RtcSetDr();
 8005752:	f000 ff3f 	bl	80065d4 <STM32446RtcSetDr>
}
 8005756:	bf00      	nop
 8005758:	3710      	adds	r7, #16
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
 800575e:	bf00      	nop
 8005760:	cccccccd 	.word	0xcccccccd
 8005764:	2000087c 	.word	0x2000087c

08005768 <STM32446RtcRegWrite>:

void STM32446RtcRegWrite(volatile uint32_t* reg, uint32_t data)
{
 8005768:	b480      	push	{r7}
 800576a:	b083      	sub	sp, #12
 800576c:	af00      	add	r7, sp, #0
 800576e:	6078      	str	r0, [r7, #4]
 8005770:	6039      	str	r1, [r7, #0]
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8005772:	4b16      	ldr	r3, [pc, #88]	; (80057cc <STM32446RtcRegWrite+0x64>)
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	4b14      	ldr	r3, [pc, #80]	; (80057cc <STM32446RtcRegWrite+0x64>)
 800577a:	689b      	ldr	r3, [r3, #8]
 800577c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005780:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 8005782:	4b12      	ldr	r3, [pc, #72]	; (80057cc <STM32446RtcRegWrite+0x64>)
 8005784:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005788:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800578a:	4b10      	ldr	r3, [pc, #64]	; (80057cc <STM32446RtcRegWrite+0x64>)
 800578c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005790:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8005794:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8005796:	4b0d      	ldr	r3, [pc, #52]	; (80057cc <STM32446RtcRegWrite+0x64>)
 8005798:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800579c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800579e:	4b0b      	ldr	r3, [pc, #44]	; (80057cc <STM32446RtcRegWrite+0x64>)
 80057a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80057a4:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 80057a8:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Write
	
	*reg = data;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	683a      	ldr	r2, [r7, #0]
 80057ae:	601a      	str	r2, [r3, #0]
	
	//4 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 80057b0:	4b06      	ldr	r3, [pc, #24]	; (80057cc <STM32446RtcRegWrite+0x64>)
 80057b2:	689b      	ldr	r3, [r3, #8]
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	4b05      	ldr	r3, [pc, #20]	; (80057cc <STM32446RtcRegWrite+0x64>)
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80057be:	601a      	str	r2, [r3, #0]
}
 80057c0:	bf00      	nop
 80057c2:	370c      	adds	r7, #12
 80057c4:	46bd      	mov	sp, r7
 80057c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ca:	4770      	bx	lr
 80057cc:	20000670 	.word	0x20000670

080057d0 <STM32446Rtcdr2vec>:

void STM32446Rtcdr2vec(char* vect)
{
 80057d0:	b590      	push	{r4, r7, lr}
 80057d2:	b085      	sub	sp, #20
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
	uint32_t dr = ret.rtc.reg->DR;
 80057d8:	4b46      	ldr	r3, [pc, #280]	; (80058f4 <STM32446Rtcdr2vec+0x124>)
 80057da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	60fb      	str	r3, [r7, #12]
	// YT
	vect[0] = (uint8_t) (dr >> 20) & 0x0F;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	0d1b      	lsrs	r3, r3, #20
 80057e6:	b2db      	uxtb	r3, r3
 80057e8:	f003 030f 	and.w	r3, r3, #15
 80057ec:	b2da      	uxtb	r2, r3
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	701a      	strb	r2, [r3, #0]
	vect[0] = STM32446bcd2dec(vect[0]);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	781b      	ldrb	r3, [r3, #0]
 80057f6:	4618      	mov	r0, r3
 80057f8:	f000 fc64 	bl	80060c4 <STM32446bcd2dec>
 80057fc:	4603      	mov	r3, r0
 80057fe:	461a      	mov	r2, r3
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	701a      	strb	r2, [r3, #0]
	// YU
	vect[1] = (uint8_t) (dr >> 16) & 0x0F;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	0c1b      	lsrs	r3, r3, #16
 8005808:	b2da      	uxtb	r2, r3
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	3301      	adds	r3, #1
 800580e:	f002 020f 	and.w	r2, r2, #15
 8005812:	b2d2      	uxtb	r2, r2
 8005814:	701a      	strb	r2, [r3, #0]
	vect[1] = STM32446bcd2dec(vect[1]);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	3301      	adds	r3, #1
 800581a:	781a      	ldrb	r2, [r3, #0]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	1c5c      	adds	r4, r3, #1
 8005820:	4610      	mov	r0, r2
 8005822:	f000 fc4f 	bl	80060c4 <STM32446bcd2dec>
 8005826:	4603      	mov	r3, r0
 8005828:	7023      	strb	r3, [r4, #0]
	// WDU
	vect[2] = (uint8_t) (dr >> 13) & 0x07;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	0b5b      	lsrs	r3, r3, #13
 800582e:	b2da      	uxtb	r2, r3
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	3302      	adds	r3, #2
 8005834:	f002 0207 	and.w	r2, r2, #7
 8005838:	b2d2      	uxtb	r2, r2
 800583a:	701a      	strb	r2, [r3, #0]
	vect[2] = STM32446bcd2dec(vect[2]);
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	3302      	adds	r3, #2
 8005840:	781a      	ldrb	r2, [r3, #0]
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	1c9c      	adds	r4, r3, #2
 8005846:	4610      	mov	r0, r2
 8005848:	f000 fc3c 	bl	80060c4 <STM32446bcd2dec>
 800584c:	4603      	mov	r3, r0
 800584e:	7023      	strb	r3, [r4, #0]
	// MT
	vect[3] = (uint8_t) (dr >> 12) & 0x01;
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	0b1b      	lsrs	r3, r3, #12
 8005854:	b2da      	uxtb	r2, r3
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	3303      	adds	r3, #3
 800585a:	f002 0201 	and.w	r2, r2, #1
 800585e:	b2d2      	uxtb	r2, r2
 8005860:	701a      	strb	r2, [r3, #0]
	vect[3] = STM32446bcd2dec(vect[3]);
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	3303      	adds	r3, #3
 8005866:	781a      	ldrb	r2, [r3, #0]
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	1cdc      	adds	r4, r3, #3
 800586c:	4610      	mov	r0, r2
 800586e:	f000 fc29 	bl	80060c4 <STM32446bcd2dec>
 8005872:	4603      	mov	r3, r0
 8005874:	7023      	strb	r3, [r4, #0]
	// MU
	vect[4] = (uint8_t) (dr >> 8) & 0x0F;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	0a1b      	lsrs	r3, r3, #8
 800587a:	b2da      	uxtb	r2, r3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	3304      	adds	r3, #4
 8005880:	f002 020f 	and.w	r2, r2, #15
 8005884:	b2d2      	uxtb	r2, r2
 8005886:	701a      	strb	r2, [r3, #0]
	vect[4] = STM32446bcd2dec(vect[4]);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	3304      	adds	r3, #4
 800588c:	781a      	ldrb	r2, [r3, #0]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	1d1c      	adds	r4, r3, #4
 8005892:	4610      	mov	r0, r2
 8005894:	f000 fc16 	bl	80060c4 <STM32446bcd2dec>
 8005898:	4603      	mov	r3, r0
 800589a:	7023      	strb	r3, [r4, #0]
	// DT
	vect[5] = (uint8_t) (dr >> 4) & 0x03;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	091b      	lsrs	r3, r3, #4
 80058a0:	b2da      	uxtb	r2, r3
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	3305      	adds	r3, #5
 80058a6:	f002 0203 	and.w	r2, r2, #3
 80058aa:	b2d2      	uxtb	r2, r2
 80058ac:	701a      	strb	r2, [r3, #0]
	vect[5] = STM32446bcd2dec(vect[5]);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	3305      	adds	r3, #5
 80058b2:	781a      	ldrb	r2, [r3, #0]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	1d5c      	adds	r4, r3, #5
 80058b8:	4610      	mov	r0, r2
 80058ba:	f000 fc03 	bl	80060c4 <STM32446bcd2dec>
 80058be:	4603      	mov	r3, r0
 80058c0:	7023      	strb	r3, [r4, #0]
	// DU
	vect[6] = (uint8_t) dr & 0x0F;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	b2da      	uxtb	r2, r3
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	3306      	adds	r3, #6
 80058ca:	f002 020f 	and.w	r2, r2, #15
 80058ce:	b2d2      	uxtb	r2, r2
 80058d0:	701a      	strb	r2, [r3, #0]
	vect[6] = STM32446bcd2dec(vect[6]);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	3306      	adds	r3, #6
 80058d6:	781a      	ldrb	r2, [r3, #0]
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	1d9c      	adds	r4, r3, #6
 80058dc:	4610      	mov	r0, r2
 80058de:	f000 fbf1 	bl	80060c4 <STM32446bcd2dec>
 80058e2:	4603      	mov	r3, r0
 80058e4:	7023      	strb	r3, [r4, #0]
	// Store Value
	STM32446DateDr = dr;
 80058e6:	4a04      	ldr	r2, [pc, #16]	; (80058f8 <STM32446Rtcdr2vec+0x128>)
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	6013      	str	r3, [r2, #0]
}
 80058ec:	bf00      	nop
 80058ee:	3714      	adds	r7, #20
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd90      	pop	{r4, r7, pc}
 80058f4:	20000670 	.word	0x20000670
 80058f8:	2000087c 	.word	0x2000087c

080058fc <STM32446Rtctr2vec>:

void STM32446Rtctr2vec(char* vect)
{
 80058fc:	b590      	push	{r4, r7, lr}
 80058fe:	b085      	sub	sp, #20
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
	uint32_t tr = ret.rtc.reg->TR;
 8005904:	4b46      	ldr	r3, [pc, #280]	; (8005a20 <STM32446Rtctr2vec+0x124>)
 8005906:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	60fb      	str	r3, [r7, #12]
	if(ret.rtc.reg->ISR & (1 << 5)){ // RSF: Registers synchronization flag
 800590e:	4b44      	ldr	r3, [pc, #272]	; (8005a20 <STM32446Rtctr2vec+0x124>)
 8005910:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005914:	68db      	ldr	r3, [r3, #12]
 8005916:	f003 0320 	and.w	r3, r3, #32
 800591a:	2b00      	cmp	r3, #0
 800591c:	d07b      	beq.n	8005a16 <STM32446Rtctr2vec+0x11a>
		// ht
		vect[0] = (uint8_t) (tr >> 20) & 0x03;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	0d1b      	lsrs	r3, r3, #20
 8005922:	b2db      	uxtb	r3, r3
 8005924:	f003 0303 	and.w	r3, r3, #3
 8005928:	b2da      	uxtb	r2, r3
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	701a      	strb	r2, [r3, #0]
		vect[0] = STM32446bcd2dec(vect[0]);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	781b      	ldrb	r3, [r3, #0]
 8005932:	4618      	mov	r0, r3
 8005934:	f000 fbc6 	bl	80060c4 <STM32446bcd2dec>
 8005938:	4603      	mov	r3, r0
 800593a:	461a      	mov	r2, r3
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	701a      	strb	r2, [r3, #0]
		// hu
		vect[1] = (uint8_t) (tr >> 16) & 0x0F;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	0c1b      	lsrs	r3, r3, #16
 8005944:	b2da      	uxtb	r2, r3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	3301      	adds	r3, #1
 800594a:	f002 020f 	and.w	r2, r2, #15
 800594e:	b2d2      	uxtb	r2, r2
 8005950:	701a      	strb	r2, [r3, #0]
		vect[1] = STM32446bcd2dec(vect[1]);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	3301      	adds	r3, #1
 8005956:	781a      	ldrb	r2, [r3, #0]
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	1c5c      	adds	r4, r3, #1
 800595c:	4610      	mov	r0, r2
 800595e:	f000 fbb1 	bl	80060c4 <STM32446bcd2dec>
 8005962:	4603      	mov	r3, r0
 8005964:	7023      	strb	r3, [r4, #0]
		// mnt
		vect[2] = (uint8_t) (tr >> 12) & 0x07;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	0b1b      	lsrs	r3, r3, #12
 800596a:	b2da      	uxtb	r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	3302      	adds	r3, #2
 8005970:	f002 0207 	and.w	r2, r2, #7
 8005974:	b2d2      	uxtb	r2, r2
 8005976:	701a      	strb	r2, [r3, #0]
		vect[2] = STM32446bcd2dec(vect[2]);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	3302      	adds	r3, #2
 800597c:	781a      	ldrb	r2, [r3, #0]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	1c9c      	adds	r4, r3, #2
 8005982:	4610      	mov	r0, r2
 8005984:	f000 fb9e 	bl	80060c4 <STM32446bcd2dec>
 8005988:	4603      	mov	r3, r0
 800598a:	7023      	strb	r3, [r4, #0]
		// mnu
		vect[3] = (uint8_t) (tr >> 8) & 0x0F;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	0a1b      	lsrs	r3, r3, #8
 8005990:	b2da      	uxtb	r2, r3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	3303      	adds	r3, #3
 8005996:	f002 020f 	and.w	r2, r2, #15
 800599a:	b2d2      	uxtb	r2, r2
 800599c:	701a      	strb	r2, [r3, #0]
		vect[3] = STM32446bcd2dec(vect[3]);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	3303      	adds	r3, #3
 80059a2:	781a      	ldrb	r2, [r3, #0]
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	1cdc      	adds	r4, r3, #3
 80059a8:	4610      	mov	r0, r2
 80059aa:	f000 fb8b 	bl	80060c4 <STM32446bcd2dec>
 80059ae:	4603      	mov	r3, r0
 80059b0:	7023      	strb	r3, [r4, #0]
		// st
		vect[4] = (uint8_t) (tr >> 4) & 0x07;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	091b      	lsrs	r3, r3, #4
 80059b6:	b2da      	uxtb	r2, r3
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	3304      	adds	r3, #4
 80059bc:	f002 0207 	and.w	r2, r2, #7
 80059c0:	b2d2      	uxtb	r2, r2
 80059c2:	701a      	strb	r2, [r3, #0]
		vect[4] = STM32446bcd2dec(vect[4]);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	3304      	adds	r3, #4
 80059c8:	781a      	ldrb	r2, [r3, #0]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	1d1c      	adds	r4, r3, #4
 80059ce:	4610      	mov	r0, r2
 80059d0:	f000 fb78 	bl	80060c4 <STM32446bcd2dec>
 80059d4:	4603      	mov	r3, r0
 80059d6:	7023      	strb	r3, [r4, #0]
		// su
		vect[5] = (uint8_t) tr & 0x0F;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	b2da      	uxtb	r2, r3
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	3305      	adds	r3, #5
 80059e0:	f002 020f 	and.w	r2, r2, #15
 80059e4:	b2d2      	uxtb	r2, r2
 80059e6:	701a      	strb	r2, [r3, #0]
		vect[5] = STM32446bcd2dec(vect[5]);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	3305      	adds	r3, #5
 80059ec:	781a      	ldrb	r2, [r3, #0]
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	1d5c      	adds	r4, r3, #5
 80059f2:	4610      	mov	r0, r2
 80059f4:	f000 fb66 	bl	80060c4 <STM32446bcd2dec>
 80059f8:	4603      	mov	r3, r0
 80059fa:	7023      	strb	r3, [r4, #0]
		// Store value
		STM32446TimeTr = tr;
 80059fc:	4a09      	ldr	r2, [pc, #36]	; (8005a24 <STM32446Rtctr2vec+0x128>)
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	6013      	str	r3, [r2, #0]
		// Clear Registers synchronization flag
		ret.rtc.reg->ISR &= (uint32_t) ~(1 << 5);
 8005a02:	4b07      	ldr	r3, [pc, #28]	; (8005a20 <STM32446Rtctr2vec+0x124>)
 8005a04:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005a08:	68da      	ldr	r2, [r3, #12]
 8005a0a:	4b05      	ldr	r3, [pc, #20]	; (8005a20 <STM32446Rtctr2vec+0x124>)
 8005a0c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8005a10:	f022 0220 	bic.w	r2, r2, #32
 8005a14:	60da      	str	r2, [r3, #12]
	}
}
 8005a16:	bf00      	nop
 8005a18:	3714      	adds	r7, #20
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	bd90      	pop	{r4, r7, pc}
 8005a1e:	bf00      	nop
 8005a20:	20000670 	.word	0x20000670
 8005a24:	20000878 	.word	0x20000878

08005a28 <STM32446Adc1Inic>:

//ADC1
void STM32446Adc1Inic(void)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	af00      	add	r7, sp, #0
	/***ADC Clock***/
	//ret.rcc.reg->APB1ENR |= (1 << 29); // DACEN: DAC interface clock enable
	ret.rcc.reg->APB2ENR |= (1 << 8); // ADC1EN: ADC1 clock enable
 8005a2c:	4b1f      	ldr	r3, [pc, #124]	; (8005aac <STM32446Adc1Inic+0x84>)
 8005a2e:	68db      	ldr	r3, [r3, #12]
 8005a30:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005a32:	4b1e      	ldr	r3, [pc, #120]	; (8005aac <STM32446Adc1Inic+0x84>)
 8005a34:	68db      	ldr	r3, [r3, #12]
 8005a36:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005a3a:	645a      	str	r2, [r3, #68]	; 0x44
	/***ADC CONFIG***/
	ret.adc1.reg->CR2 |= (1 << 10); // EOCS: End of conversion selection
 8005a3c:	4b1b      	ldr	r3, [pc, #108]	; (8005aac <STM32446Adc1Inic+0x84>)
 8005a3e:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005a42:	689a      	ldr	r2, [r3, #8]
 8005a44:	4b19      	ldr	r3, [pc, #100]	; (8005aac <STM32446Adc1Inic+0x84>)
 8005a46:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005a4a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005a4e:	609a      	str	r2, [r3, #8]
	ret.adc1.common.reg->CCR |= (3 << 16); // ADCPRE: ADC prescaler, 11: PCLK2 divided by 8
 8005a50:	4b16      	ldr	r3, [pc, #88]	; (8005aac <STM32446Adc1Inic+0x84>)
 8005a52:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8005a56:	685a      	ldr	r2, [r3, #4]
 8005a58:	4b14      	ldr	r3, [pc, #80]	; (8005aac <STM32446Adc1Inic+0x84>)
 8005a5a:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8005a5e:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8005a62:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SMPR1 |= (7 << 24); // SMPx[2:0]: Channel x sampling time selection
 8005a64:	4b11      	ldr	r3, [pc, #68]	; (8005aac <STM32446Adc1Inic+0x84>)
 8005a66:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005a6a:	68da      	ldr	r2, [r3, #12]
 8005a6c:	4b0f      	ldr	r3, [pc, #60]	; (8005aac <STM32446Adc1Inic+0x84>)
 8005a6e:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005a72:	f042 62e0 	orr.w	r2, r2, #117440512	; 0x7000000
 8005a76:	60da      	str	r2, [r3, #12]
	ret.adc1.reg->CR1 |= (1 << 11); // DISCEN: Discontinuous mode on regular channels
 8005a78:	4b0c      	ldr	r3, [pc, #48]	; (8005aac <STM32446Adc1Inic+0x84>)
 8005a7a:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005a7e:	685a      	ldr	r2, [r3, #4]
 8005a80:	4b0a      	ldr	r3, [pc, #40]	; (8005aac <STM32446Adc1Inic+0x84>)
 8005a82:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005a86:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005a8a:	605a      	str	r2, [r3, #4]
	ret.adc1.reg->SQR3 |= 18; // SQ1[4:0]: 1st conversion in regular sequence
 8005a8c:	4b07      	ldr	r3, [pc, #28]	; (8005aac <STM32446Adc1Inic+0x84>)
 8005a8e:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005a92:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005a94:	4b05      	ldr	r3, [pc, #20]	; (8005aac <STM32446Adc1Inic+0x84>)
 8005a96:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005a9a:	f042 0212 	orr.w	r2, r2, #18
 8005a9e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8005aa0:	bf00      	nop
 8005aa2:	46bd      	mov	sp, r7
 8005aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa8:	4770      	bx	lr
 8005aaa:	bf00      	nop
 8005aac:	20000670 	.word	0x20000670

08005ab0 <STM32446Adc1VBAT>:

void STM32446Adc1VBAT(void) // vbat overrides temperature
{
 8005ab0:	b480      	push	{r7}
 8005ab2:	af00      	add	r7, sp, #0
	ret.adc1.common.reg->CCR |= (1 << 22); // VBATE: VBAT enable
 8005ab4:	4b07      	ldr	r3, [pc, #28]	; (8005ad4 <STM32446Adc1VBAT+0x24>)
 8005ab6:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8005aba:	685a      	ldr	r2, [r3, #4]
 8005abc:	4b05      	ldr	r3, [pc, #20]	; (8005ad4 <STM32446Adc1VBAT+0x24>)
 8005abe:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8005ac2:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8005ac6:	605a      	str	r2, [r3, #4]
}
 8005ac8:	bf00      	nop
 8005aca:	46bd      	mov	sp, r7
 8005acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad0:	4770      	bx	lr
 8005ad2:	bf00      	nop
 8005ad4:	20000670 	.word	0x20000670

08005ad8 <STM32446Adc1TEMP>:

void STM32446Adc1TEMP(void)
{
 8005ad8:	b480      	push	{r7}
 8005ada:	af00      	add	r7, sp, #0
	//Temperature (in C) = {(VSENSE V25) / Avg_Slope} + 25
	ret.adc1.common.reg->CCR |= (1 << 23); // TSVREFE: Temperature sensor and VREFINT enable
 8005adc:	4b07      	ldr	r3, [pc, #28]	; (8005afc <STM32446Adc1TEMP+0x24>)
 8005ade:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8005ae2:	685a      	ldr	r2, [r3, #4]
 8005ae4:	4b05      	ldr	r3, [pc, #20]	; (8005afc <STM32446Adc1TEMP+0x24>)
 8005ae6:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8005aea:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005aee:	605a      	str	r2, [r3, #4]
}
 8005af0:	bf00      	nop
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr
 8005afa:	bf00      	nop
 8005afc:	20000670 	.word	0x20000670

08005b00 <STM32446Adc1Start>:

void STM32446Adc1Start()
{
 8005b00:	b480      	push	{r7}
 8005b02:	af00      	add	r7, sp, #0
	// turn on select source and start reading
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 8005b04:	4b0c      	ldr	r3, [pc, #48]	; (8005b38 <STM32446Adc1Start+0x38>)
 8005b06:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005b0a:	689a      	ldr	r2, [r3, #8]
 8005b0c:	4b0a      	ldr	r3, [pc, #40]	; (8005b38 <STM32446Adc1Start+0x38>)
 8005b0e:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005b12:	f042 0201 	orr.w	r2, r2, #1
 8005b16:	609a      	str	r2, [r3, #8]
	//
	ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels
 8005b18:	4b07      	ldr	r3, [pc, #28]	; (8005b38 <STM32446Adc1Start+0x38>)
 8005b1a:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005b1e:	689a      	ldr	r2, [r3, #8]
 8005b20:	4b05      	ldr	r3, [pc, #20]	; (8005b38 <STM32446Adc1Start+0x38>)
 8005b22:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005b26:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005b2a:	609a      	str	r2, [r3, #8]
}
 8005b2c:	bf00      	nop
 8005b2e:	46bd      	mov	sp, r7
 8005b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b34:	4770      	bx	lr
 8005b36:	bf00      	nop
 8005b38:	20000670 	.word	0x20000670

08005b3c <STM32446Adc1Read>:


double STM32446Adc1Read(void)
{
 8005b3c:	b580      	push	{r7, lr}
 8005b3e:	af00      	add	r7, sp, #0
	if(ret.adc1.common.reg->CSR & (1 << 1)){ // EOC1: End of conversion of ADC1
 8005b40:	4b13      	ldr	r3, [pc, #76]	; (8005b90 <STM32446Adc1Read+0x54>)
 8005b42:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f003 0302 	and.w	r3, r3, #2
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d015      	beq.n	8005b7c <STM32446Adc1Read+0x40>
		STM32446temperature = ret.adc1.reg->DR;
 8005b50:	4b0f      	ldr	r3, [pc, #60]	; (8005b90 <STM32446Adc1Read+0x54>)
 8005b52:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005b56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b58:	4618      	mov	r0, r3
 8005b5a:	f7fa fcf3 	bl	8000544 <__aeabi_ui2d>
 8005b5e:	4602      	mov	r2, r0
 8005b60:	460b      	mov	r3, r1
 8005b62:	490c      	ldr	r1, [pc, #48]	; (8005b94 <STM32446Adc1Read+0x58>)
 8005b64:	e9c1 2300 	strd	r2, r3, [r1]
		ret.adc1.reg->SR &= (unsigned int) ~(1 << 4); // STRT: Regular channel start flag
 8005b68:	4b09      	ldr	r3, [pc, #36]	; (8005b90 <STM32446Adc1Read+0x54>)
 8005b6a:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	4b07      	ldr	r3, [pc, #28]	; (8005b90 <STM32446Adc1Read+0x54>)
 8005b72:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005b76:	f022 0210 	bic.w	r2, r2, #16
 8005b7a:	601a      	str	r2, [r3, #0]
	}
	return STM32446temperature;
 8005b7c:	4b05      	ldr	r3, [pc, #20]	; (8005b94 <STM32446Adc1Read+0x58>)
 8005b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b82:	ec43 2b17 	vmov	d7, r2, r3
}
 8005b86:	eeb0 0a47 	vmov.f32	s0, s14
 8005b8a:	eef0 0a67 	vmov.f32	s1, s15
 8005b8e:	bd80      	pop	{r7, pc}
 8005b90:	20000670 	.word	0x20000670
 8005b94:	200008a0 	.word	0x200008a0

08005b98 <STM32446Adc1Restart>:

void STM32446Adc1Restart(void)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	af00      	add	r7, sp, #0
	if(ret.adc1.common.reg->CSR & (1 << 4)) // STRT1: Regular channel Start flag of ADC1
 8005b9c:	4b0b      	ldr	r3, [pc, #44]	; (8005bcc <STM32446Adc1Restart+0x34>)
 8005b9e:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f003 0310 	and.w	r3, r3, #16
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d109      	bne.n	8005bc0 <STM32446Adc1Restart+0x28>
		;
	else
		ret.adc1.reg->CR2 |= (1 << 30); // SWSTART: Start conversion of regular channels;
 8005bac:	4b07      	ldr	r3, [pc, #28]	; (8005bcc <STM32446Adc1Restart+0x34>)
 8005bae:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005bb2:	689a      	ldr	r2, [r3, #8]
 8005bb4:	4b05      	ldr	r3, [pc, #20]	; (8005bcc <STM32446Adc1Restart+0x34>)
 8005bb6:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005bba:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8005bbe:	609a      	str	r2, [r3, #8]
}
 8005bc0:	bf00      	nop
 8005bc2:	46bd      	mov	sp, r7
 8005bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc8:	4770      	bx	lr
 8005bca:	bf00      	nop
 8005bcc:	20000670 	.word	0x20000670

08005bd0 <STM32446Adc1Stop>:

void STM32446Adc1Stop(void)
{
 8005bd0:	b480      	push	{r7}
 8005bd2:	af00      	add	r7, sp, #0
	ret.adc1.reg->CR2 |= (1 << 0); // ADON: A/D Converter ON / OFF
 8005bd4:	4b07      	ldr	r3, [pc, #28]	; (8005bf4 <STM32446Adc1Stop+0x24>)
 8005bd6:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005bda:	689a      	ldr	r2, [r3, #8]
 8005bdc:	4b05      	ldr	r3, [pc, #20]	; (8005bf4 <STM32446Adc1Stop+0x24>)
 8005bde:	f8d3 3174 	ldr.w	r3, [r3, #372]	; 0x174
 8005be2:	f042 0201 	orr.w	r2, r2, #1
 8005be6:	609a      	str	r2, [r3, #8]
}
 8005be8:	bf00      	nop
 8005bea:	46bd      	mov	sp, r7
 8005bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf0:	4770      	bx	lr
 8005bf2:	bf00      	nop
 8005bf4:	20000670 	.word	0x20000670

08005bf8 <STM32446Usart1Inic>:

//USART1
void STM32446Usart1Inic( uint8_t wordlength, uint8_t samplingmode, double stopbits, uint32_t baudrate )
{
 8005bf8:	b580      	push	{r7, lr}
 8005bfa:	b084      	sub	sp, #16
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	4603      	mov	r3, r0
 8005c00:	ed87 0b00 	vstr	d0, [r7]
 8005c04:	60ba      	str	r2, [r7, #8]
 8005c06:	73fb      	strb	r3, [r7, #15]
 8005c08:	460b      	mov	r3, r1
 8005c0a:	73bb      	strb	r3, [r7, #14]
	// RCC
	ret.rcc.reg->APB2ENR |= (1 << 4); // USART1EN: USART1 clock enable
 8005c0c:	4b18      	ldr	r3, [pc, #96]	; (8005c70 <STM32446Usart1Inic+0x78>)
 8005c0e:	68db      	ldr	r3, [r3, #12]
 8005c10:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005c12:	4b17      	ldr	r3, [pc, #92]	; (8005c70 <STM32446Usart1Inic+0x78>)
 8005c14:	68db      	ldr	r3, [r3, #12]
 8005c16:	f042 0210 	orr.w	r2, r2, #16
 8005c1a:	645a      	str	r2, [r3, #68]	; 0x44
		PA9 - TX		PA10 - RX
		PA11 - CTS		PA12 - RTS

		AF7 and AF8, activation. therefore
	 *****************************************************************/
	ret.gpioa.moder(2,9);
 8005c1c:	4b14      	ldr	r3, [pc, #80]	; (8005c70 <STM32446Usart1Inic+0x78>)
 8005c1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c20:	2109      	movs	r1, #9
 8005c22:	2002      	movs	r0, #2
 8005c24:	4798      	blx	r3
	ret.gpioa.moder(2,10);
 8005c26:	4b12      	ldr	r3, [pc, #72]	; (8005c70 <STM32446Usart1Inic+0x78>)
 8005c28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c2a:	210a      	movs	r1, #10
 8005c2c:	2002      	movs	r0, #2
 8005c2e:	4798      	blx	r3
	ret.gpioa.afr(7,9);
 8005c30:	4b0f      	ldr	r3, [pc, #60]	; (8005c70 <STM32446Usart1Inic+0x78>)
 8005c32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c34:	2109      	movs	r1, #9
 8005c36:	2007      	movs	r0, #7
 8005c38:	4798      	blx	r3
	ret.gpioa.afr(7,10);
 8005c3a:	4b0d      	ldr	r3, [pc, #52]	; (8005c70 <STM32446Usart1Inic+0x78>)
 8005c3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c3e:	210a      	movs	r1, #10
 8005c40:	2007      	movs	r0, #7
 8005c42:	4798      	blx	r3
	3. Program the number of stop bits in USART_CR2.
	4. Select DMA enable (DMAT) in USART_CR3 if Multi buffer Communication is to take
	   place. Configure the DMA register as explained in multibuffer communication.
	5. Select the desired baud rate using the USART_BRR register.
	*******************************************************************************/
	ret.usart1.reg->CR1 |= (1 << 13); // UE: USART enable
 8005c44:	4b0a      	ldr	r3, [pc, #40]	; (8005c70 <STM32446Usart1Inic+0x78>)
 8005c46:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005c4a:	68da      	ldr	r2, [r3, #12]
 8005c4c:	4b08      	ldr	r3, [pc, #32]	; (8005c70 <STM32446Usart1Inic+0x78>)
 8005c4e:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005c52:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c56:	60da      	str	r2, [r3, #12]
	STM32446Usart1Parameters( wordlength, samplingmode, stopbits, baudrate ); // Default
 8005c58:	7bb9      	ldrb	r1, [r7, #14]
 8005c5a:	7bfb      	ldrb	r3, [r7, #15]
 8005c5c:	68ba      	ldr	r2, [r7, #8]
 8005c5e:	ed97 0b00 	vldr	d0, [r7]
 8005c62:	4618      	mov	r0, r3
 8005c64:	f000 f858 	bl	8005d18 <STM32446Usart1Parameters>

}
 8005c68:	bf00      	nop
 8005c6a:	3710      	adds	r7, #16
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}
 8005c70:	20000670 	.word	0x20000670

08005c74 <STM32446Usart1Transmit>:
void STM32446Usart1Transmit(void) //RM0390 pg801
{
 8005c74:	b480      	push	{r7}
 8005c76:	af00      	add	r7, sp, #0
		for each data to be transmitted in case of single buffer.
	8. After writing the last data into the USART_DR register, wait until TC=1. This indicates
		that the transmission of the last frame is complete. This is required for instance when
		the USART is disabled or enters the Halt mode to avoid corrupting the last transmission.
	*******************************************************************************/
	ret.usart1.reg->CR3 &= (uint32_t) ~(1 << 7); // DMAT: DMA enable transmitter - disabled
 8005c78:	4b11      	ldr	r3, [pc, #68]	; (8005cc0 <STM32446Usart1Transmit+0x4c>)
 8005c7a:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005c7e:	695a      	ldr	r2, [r3, #20]
 8005c80:	4b0f      	ldr	r3, [pc, #60]	; (8005cc0 <STM32446Usart1Transmit+0x4c>)
 8005c82:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005c86:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005c8a:	615a      	str	r2, [r3, #20]
	ret.usart1.reg->CR1 |= (1 << 3); // TE: Transmitter enable
 8005c8c:	4b0c      	ldr	r3, [pc, #48]	; (8005cc0 <STM32446Usart1Transmit+0x4c>)
 8005c8e:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005c92:	68da      	ldr	r2, [r3, #12]
 8005c94:	4b0a      	ldr	r3, [pc, #40]	; (8005cc0 <STM32446Usart1Transmit+0x4c>)
 8005c96:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005c9a:	f042 0208 	orr.w	r2, r2, #8
 8005c9e:	60da      	str	r2, [r3, #12]
	//ret.usart1.reg->DR = 'A';
	//on real application, use fall threw method in main
	//for( ; ret.usart1.reg->SR & (1 << 6); ); // TC: Transmission complete
	// added this as disable after confirmed end of transmission [9]
	//ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 13); // UE: USART disable
	ret.usart1.reg->SR &= ~(1 << 6); // TC: Transmission complete
 8005ca0:	4b07      	ldr	r3, [pc, #28]	; (8005cc0 <STM32446Usart1Transmit+0x4c>)
 8005ca2:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	4b05      	ldr	r3, [pc, #20]	; (8005cc0 <STM32446Usart1Transmit+0x4c>)
 8005caa:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005cae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cb2:	601a      	str	r2, [r3, #0]
}
 8005cb4:	bf00      	nop
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cbc:	4770      	bx	lr
 8005cbe:	bf00      	nop
 8005cc0:	20000670 	.word	0x20000670

08005cc4 <STM32446Usart1Receive>:

void STM32446Usart1Receive(void) //RM0390 pg804
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	af00      	add	r7, sp, #0
	/******************************************************************************
		Procedure: baud rate register USART_BRR
	6.	Set the RE bit USART_CR1. This enables the receiver that begins searching for a start
		bit.
	 *******************************************************************************/
	ret.usart1.reg->CR3 &= (uint32_t) ~(1 << 6); // DMAR: DMA enable receiver - disabled
 8005cc8:	4b11      	ldr	r3, [pc, #68]	; (8005d10 <STM32446Usart1Receive+0x4c>)
 8005cca:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005cce:	695a      	ldr	r2, [r3, #20]
 8005cd0:	4b0f      	ldr	r3, [pc, #60]	; (8005d10 <STM32446Usart1Receive+0x4c>)
 8005cd2:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005cd6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005cda:	615a      	str	r2, [r3, #20]
	ret.usart1.reg->CR1 |= (1 << 2); // RE: Receiver enable
 8005cdc:	4b0c      	ldr	r3, [pc, #48]	; (8005d10 <STM32446Usart1Receive+0x4c>)
 8005cde:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005ce2:	68da      	ldr	r2, [r3, #12]
 8005ce4:	4b0a      	ldr	r3, [pc, #40]	; (8005d10 <STM32446Usart1Receive+0x4c>)
 8005ce6:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005cea:	f042 0204 	orr.w	r2, r2, #4
 8005cee:	60da      	str	r2, [r3, #12]
	ret.usart1.reg->SR &= ~(1 << 5); // RXNE: Read data register not empty
 8005cf0:	4b07      	ldr	r3, [pc, #28]	; (8005d10 <STM32446Usart1Receive+0x4c>)
 8005cf2:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005cf6:	681a      	ldr	r2, [r3, #0]
 8005cf8:	4b05      	ldr	r3, [pc, #20]	; (8005d10 <STM32446Usart1Receive+0x4c>)
 8005cfa:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005cfe:	f022 0220 	bic.w	r2, r2, #32
 8005d02:	601a      	str	r2, [r3, #0]
}
 8005d04:	bf00      	nop
 8005d06:	46bd      	mov	sp, r7
 8005d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	20000670 	.word	0x20000670
 8005d14:	00000000 	.word	0x00000000

08005d18 <STM32446Usart1Parameters>:

void STM32446Usart1Parameters( uint8_t wordlength, uint8_t samplingmode, double stopbits, uint32_t baudrate )
/******************************************************************************
Sets the usart parameters, using real values.
*******************************************************************************/
{
 8005d18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d1c:	b08e      	sub	sp, #56	; 0x38
 8005d1e:	af00      	add	r7, sp, #0
 8005d20:	4603      	mov	r3, r0
 8005d22:	ed87 0b02 	vstr	d0, [r7, #8]
 8005d26:	613a      	str	r2, [r7, #16]
 8005d28:	75fb      	strb	r3, [r7, #23]
 8005d2a:	460b      	mov	r3, r1
 8005d2c:	75bb      	strb	r3, [r7, #22]
	uint8_t sampling;
	double value, fracpart, intpart;
	
	if(wordlength == 9)
 8005d2e:	7dfb      	ldrb	r3, [r7, #23]
 8005d30:	2b09      	cmp	r3, #9
 8005d32:	d10a      	bne.n	8005d4a <STM32446Usart1Parameters+0x32>
		ret.usart1.reg->CR1 |= (1 << 12); // M: Word length, 1 - 9bit.
 8005d34:	4bb8      	ldr	r3, [pc, #736]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005d36:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005d3a:	68da      	ldr	r2, [r3, #12]
 8005d3c:	4bb6      	ldr	r3, [pc, #728]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005d3e:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005d42:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005d46:	60da      	str	r2, [r3, #12]
 8005d48:	e017      	b.n	8005d7a <STM32446Usart1Parameters+0x62>
	else if(wordlength == 8)
 8005d4a:	7dfb      	ldrb	r3, [r7, #23]
 8005d4c:	2b08      	cmp	r3, #8
 8005d4e:	d10a      	bne.n	8005d66 <STM32446Usart1Parameters+0x4e>
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit.
 8005d50:	4bb1      	ldr	r3, [pc, #708]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005d52:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005d56:	68da      	ldr	r2, [r3, #12]
 8005d58:	4baf      	ldr	r3, [pc, #700]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005d5a:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005d5e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005d62:	60da      	str	r2, [r3, #12]
 8005d64:	e009      	b.n	8005d7a <STM32446Usart1Parameters+0x62>
	else
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 12); // M: Word length, 0 - 8bit, default.
 8005d66:	4bac      	ldr	r3, [pc, #688]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005d68:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005d6c:	68da      	ldr	r2, [r3, #12]
 8005d6e:	4baa      	ldr	r3, [pc, #680]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005d70:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005d74:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005d78:	60da      	str	r2, [r3, #12]
	
	if(samplingmode == 8){
 8005d7a:	7dbb      	ldrb	r3, [r7, #22]
 8005d7c:	2b08      	cmp	r3, #8
 8005d7e:	d10d      	bne.n	8005d9c <STM32446Usart1Parameters+0x84>
		sampling = 8;
 8005d80:	2308      	movs	r3, #8
 8005d82:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 |= (1 << 15); // OVER8: Oversampling mode, 1 - 8.
 8005d86:	4ba4      	ldr	r3, [pc, #656]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005d88:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005d8c:	68da      	ldr	r2, [r3, #12]
 8005d8e:	4ba2      	ldr	r3, [pc, #648]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005d90:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005d94:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d98:	60da      	str	r2, [r3, #12]
 8005d9a:	e01d      	b.n	8005dd8 <STM32446Usart1Parameters+0xc0>
	}else if(samplingmode == 16){
 8005d9c:	7dbb      	ldrb	r3, [r7, #22]
 8005d9e:	2b10      	cmp	r3, #16
 8005da0:	d10d      	bne.n	8005dbe <STM32446Usart1Parameters+0xa6>
		sampling = 16;
 8005da2:	2310      	movs	r3, #16
 8005da4:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16.
 8005da8:	4b9b      	ldr	r3, [pc, #620]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005daa:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005dae:	68da      	ldr	r2, [r3, #12]
 8005db0:	4b99      	ldr	r3, [pc, #612]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005db2:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005db6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005dba:	60da      	str	r2, [r3, #12]
 8005dbc:	e00c      	b.n	8005dd8 <STM32446Usart1Parameters+0xc0>
	}else{
		sampling = 16;
 8005dbe:	2310      	movs	r3, #16
 8005dc0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 15); // OVER8: Oversampling mode, 0 - 16, default.
 8005dc4:	4b94      	ldr	r3, [pc, #592]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005dc6:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005dca:	68da      	ldr	r2, [r3, #12]
 8005dcc:	4b92      	ldr	r3, [pc, #584]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005dce:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005dd2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005dd6:	60da      	str	r2, [r3, #12]
	}
	
	ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12)); // STOP: STOP bits 00 - 1stopbit, default.
 8005dd8:	4b8f      	ldr	r3, [pc, #572]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005dda:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005dde:	691a      	ldr	r2, [r3, #16]
 8005de0:	4b8d      	ldr	r3, [pc, #564]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005de2:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005de6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005dea:	611a      	str	r2, [r3, #16]
	if(fabs(stopbits - 0.5) < 0.00001) // STOP: STOP bits, 01: 0.5 Stop bit
 8005dec:	f04f 0200 	mov.w	r2, #0
 8005df0:	4b8a      	ldr	r3, [pc, #552]	; (800601c <STM32446Usart1Parameters+0x304>)
 8005df2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005df6:	f7fa fa67 	bl	80002c8 <__aeabi_dsub>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	460b      	mov	r3, r1
 8005dfe:	603a      	str	r2, [r7, #0]
 8005e00:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e04:	607b      	str	r3, [r7, #4]
 8005e06:	a382      	add	r3, pc, #520	; (adr r3, 8006010 <STM32446Usart1Parameters+0x2f8>)
 8005e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e0c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8005e10:	f7fa fe84 	bl	8000b1c <__aeabi_dcmplt>
 8005e14:	4603      	mov	r3, r0
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d00a      	beq.n	8005e30 <STM32446Usart1Parameters+0x118>
		ret.usart1.reg->CR2 |= (1 << 12);
 8005e1a:	4b7f      	ldr	r3, [pc, #508]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005e1c:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005e20:	691a      	ldr	r2, [r3, #16]
 8005e22:	4b7d      	ldr	r3, [pc, #500]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005e24:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005e28:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005e2c:	611a      	str	r2, [r3, #16]
 8005e2e:	e062      	b.n	8005ef6 <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 1) < 0.00001) // STOP: STOP bits, 00: 1 Stop bit.
 8005e30:	f04f 0200 	mov.w	r2, #0
 8005e34:	4b7a      	ldr	r3, [pc, #488]	; (8006020 <STM32446Usart1Parameters+0x308>)
 8005e36:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005e3a:	f7fa fa45 	bl	80002c8 <__aeabi_dsub>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	460b      	mov	r3, r1
 8005e42:	4692      	mov	sl, r2
 8005e44:	f023 4b00 	bic.w	fp, r3, #2147483648	; 0x80000000
 8005e48:	a371      	add	r3, pc, #452	; (adr r3, 8006010 <STM32446Usart1Parameters+0x2f8>)
 8005e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e4e:	4650      	mov	r0, sl
 8005e50:	4659      	mov	r1, fp
 8005e52:	f7fa fe63 	bl	8000b1c <__aeabi_dcmplt>
 8005e56:	4603      	mov	r3, r0
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d00a      	beq.n	8005e72 <STM32446Usart1Parameters+0x15a>
		ret.usart1.reg->CR2 &= (uint32_t) ~((1 << 13) | (1 << 12));
 8005e5c:	4b6e      	ldr	r3, [pc, #440]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005e5e:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005e62:	691a      	ldr	r2, [r3, #16]
 8005e64:	4b6c      	ldr	r3, [pc, #432]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005e66:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005e6a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005e6e:	611a      	str	r2, [r3, #16]
 8005e70:	e041      	b.n	8005ef6 <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 1.5) < 0.00001) // STOP: STOP bits, 11: 1.5 Stop bit
 8005e72:	f04f 0200 	mov.w	r2, #0
 8005e76:	4b6b      	ldr	r3, [pc, #428]	; (8006024 <STM32446Usart1Parameters+0x30c>)
 8005e78:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005e7c:	f7fa fa24 	bl	80002c8 <__aeabi_dsub>
 8005e80:	4602      	mov	r2, r0
 8005e82:	460b      	mov	r3, r1
 8005e84:	4690      	mov	r8, r2
 8005e86:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8005e8a:	a361      	add	r3, pc, #388	; (adr r3, 8006010 <STM32446Usart1Parameters+0x2f8>)
 8005e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e90:	4640      	mov	r0, r8
 8005e92:	4649      	mov	r1, r9
 8005e94:	f7fa fe42 	bl	8000b1c <__aeabi_dcmplt>
 8005e98:	4603      	mov	r3, r0
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d00a      	beq.n	8005eb4 <STM32446Usart1Parameters+0x19c>
		ret.usart1.reg->CR2 |= ((1 << 13) | (1 << 12));
 8005e9e:	4b5e      	ldr	r3, [pc, #376]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005ea0:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005ea4:	691a      	ldr	r2, [r3, #16]
 8005ea6:	4b5c      	ldr	r3, [pc, #368]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005ea8:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005eac:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8005eb0:	611a      	str	r2, [r3, #16]
 8005eb2:	e020      	b.n	8005ef6 <STM32446Usart1Parameters+0x1de>
	else if(fabs(stopbits - 2) < 0.00001) // STOP: STOP bits, 10: 2 Stop bits
 8005eb4:	f04f 0200 	mov.w	r2, #0
 8005eb8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005ebc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005ec0:	f7fa fa02 	bl	80002c8 <__aeabi_dsub>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	460b      	mov	r3, r1
 8005ec8:	4614      	mov	r4, r2
 8005eca:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8005ece:	a350      	add	r3, pc, #320	; (adr r3, 8006010 <STM32446Usart1Parameters+0x2f8>)
 8005ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ed4:	4620      	mov	r0, r4
 8005ed6:	4629      	mov	r1, r5
 8005ed8:	f7fa fe20 	bl	8000b1c <__aeabi_dcmplt>
 8005edc:	4603      	mov	r3, r0
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d009      	beq.n	8005ef6 <STM32446Usart1Parameters+0x1de>
		ret.usart1.reg->CR2 |= (1 << 13);
 8005ee2:	4b4d      	ldr	r3, [pc, #308]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005ee4:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005ee8:	691a      	ldr	r2, [r3, #16]
 8005eea:	4b4b      	ldr	r3, [pc, #300]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005eec:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005ef0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ef4:	611a      	str	r2, [r3, #16]
	
	value = (double) SystemClock() / ( CLOCK_prescaler.AHB * sampling * baudrate );
 8005ef6:	f7fd ff15 	bl	8003d24 <SystemClock>
 8005efa:	4603      	mov	r3, r0
 8005efc:	4618      	mov	r0, r3
 8005efe:	f7fa fb21 	bl	8000544 <__aeabi_ui2d>
 8005f02:	4604      	mov	r4, r0
 8005f04:	460d      	mov	r5, r1
 8005f06:	4b48      	ldr	r3, [pc, #288]	; (8006028 <STM32446Usart1Parameters+0x310>)
 8005f08:	881b      	ldrh	r3, [r3, #0]
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005f10:	fb02 f303 	mul.w	r3, r2, r3
 8005f14:	461a      	mov	r2, r3
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	fb02 f303 	mul.w	r3, r2, r3
 8005f1c:	4618      	mov	r0, r3
 8005f1e:	f7fa fb11 	bl	8000544 <__aeabi_ui2d>
 8005f22:	4602      	mov	r2, r0
 8005f24:	460b      	mov	r3, r1
 8005f26:	4620      	mov	r0, r4
 8005f28:	4629      	mov	r1, r5
 8005f2a:	f7fa fcaf 	bl	800088c <__aeabi_ddiv>
 8005f2e:	4602      	mov	r2, r0
 8005f30:	460b      	mov	r3, r1
 8005f32:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	fracpart = modf(value, &intpart);
 8005f36:	f107 0318 	add.w	r3, r7, #24
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	ed97 0b0a 	vldr	d0, [r7, #40]	; 0x28
 8005f40:	f000 fd76 	bl	8006a30 <modf>
 8005f44:	ed87 0b08 	vstr	d0, [r7, #32]
	
	ret.usart1.reg->BRR = 0; // clean slate, reset.
 8005f48:	4b33      	ldr	r3, [pc, #204]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005f4a:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005f4e:	2200      	movs	r2, #0
 8005f50:	609a      	str	r2, [r3, #8]
	if(samplingmode == 16){
 8005f52:	7dbb      	ldrb	r3, [r7, #22]
 8005f54:	2b10      	cmp	r3, #16
 8005f56:	d12b      	bne.n	8005fb0 <STM32446Usart1Parameters+0x298>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 8005f58:	f04f 0200 	mov.w	r2, #0
 8005f5c:	4b33      	ldr	r3, [pc, #204]	; (800602c <STM32446Usart1Parameters+0x314>)
 8005f5e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005f62:	f7fa fb69 	bl	8000638 <__aeabi_dmul>
 8005f66:	4602      	mov	r2, r0
 8005f68:	460b      	mov	r3, r1
 8005f6a:	ec43 2b17 	vmov	d7, r2, r3
 8005f6e:	eeb0 0a47 	vmov.f32	s0, s14
 8005f72:	eef0 0a67 	vmov.f32	s1, s15
 8005f76:	f001 fa51 	bl	800741c <round>
 8005f7a:	ec51 0b10 	vmov	r0, r1, d0
 8005f7e:	4b26      	ldr	r3, [pc, #152]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005f80:	f8d3 4198 	ldr.w	r4, [r3, #408]	; 0x198
 8005f84:	f7fa fe30 	bl	8000be8 <__aeabi_d2uiz>
 8005f88:	4603      	mov	r3, r0
 8005f8a:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 8005f8c:	4b22      	ldr	r3, [pc, #136]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005f8e:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005f92:	689c      	ldr	r4, [r3, #8]
 8005f94:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f98:	4610      	mov	r0, r2
 8005f9a:	4619      	mov	r1, r3
 8005f9c:	f7fa fe24 	bl	8000be8 <__aeabi_d2uiz>
 8005fa0:	4603      	mov	r3, r0
 8005fa2:	011a      	lsls	r2, r3, #4
 8005fa4:	4b1c      	ldr	r3, [pc, #112]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005fa6:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005faa:	4322      	orrs	r2, r4
 8005fac:	609a      	str	r2, [r3, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
	}else{
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
	}
}
 8005fae:	e06c      	b.n	800608a <STM32446Usart1Parameters+0x372>
	}else if(samplingmode == 8){
 8005fb0:	7dbb      	ldrb	r3, [r7, #22]
 8005fb2:	2b08      	cmp	r3, #8
 8005fb4:	d13e      	bne.n	8006034 <STM32446Usart1Parameters+0x31c>
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 8)); // DIV_Fraction
 8005fb6:	f04f 0200 	mov.w	r2, #0
 8005fba:	4b1d      	ldr	r3, [pc, #116]	; (8006030 <STM32446Usart1Parameters+0x318>)
 8005fbc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005fc0:	f7fa fb3a 	bl	8000638 <__aeabi_dmul>
 8005fc4:	4602      	mov	r2, r0
 8005fc6:	460b      	mov	r3, r1
 8005fc8:	ec43 2b17 	vmov	d7, r2, r3
 8005fcc:	eeb0 0a47 	vmov.f32	s0, s14
 8005fd0:	eef0 0a67 	vmov.f32	s1, s15
 8005fd4:	f001 fa22 	bl	800741c <round>
 8005fd8:	ec51 0b10 	vmov	r0, r1, d0
 8005fdc:	4b0e      	ldr	r3, [pc, #56]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005fde:	f8d3 4198 	ldr.w	r4, [r3, #408]	; 0x198
 8005fe2:	f7fa fe01 	bl	8000be8 <__aeabi_d2uiz>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0]
 8005fea:	4b0b      	ldr	r3, [pc, #44]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8005fec:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8005ff0:	689c      	ldr	r4, [r3, #8]
 8005ff2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ff6:	4610      	mov	r0, r2
 8005ff8:	4619      	mov	r1, r3
 8005ffa:	f7fa fdf5 	bl	8000be8 <__aeabi_d2uiz>
 8005ffe:	4603      	mov	r3, r0
 8006000:	011a      	lsls	r2, r3, #4
 8006002:	4b05      	ldr	r3, [pc, #20]	; (8006018 <STM32446Usart1Parameters+0x300>)
 8006004:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006008:	4322      	orrs	r2, r4
 800600a:	609a      	str	r2, [r3, #8]
}
 800600c:	e03d      	b.n	800608a <STM32446Usart1Parameters+0x372>
 800600e:	bf00      	nop
 8006010:	88e368f1 	.word	0x88e368f1
 8006014:	3ee4f8b5 	.word	0x3ee4f8b5
 8006018:	20000670 	.word	0x20000670
 800601c:	3fe00000 	.word	0x3fe00000
 8006020:	3ff00000 	.word	0x3ff00000
 8006024:	3ff80000 	.word	0x3ff80000
 8006028:	200008a8 	.word	0x200008a8
 800602c:	40300000 	.word	0x40300000
 8006030:	40200000 	.word	0x40200000
		ret.usart1.reg->BRR = (uint32_t) (round(fracpart * 16)); // DIV_Fraction
 8006034:	f04f 0200 	mov.w	r2, #0
 8006038:	4b16      	ldr	r3, [pc, #88]	; (8006094 <STM32446Usart1Parameters+0x37c>)
 800603a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800603e:	f7fa fafb 	bl	8000638 <__aeabi_dmul>
 8006042:	4602      	mov	r2, r0
 8006044:	460b      	mov	r3, r1
 8006046:	ec43 2b17 	vmov	d7, r2, r3
 800604a:	eeb0 0a47 	vmov.f32	s0, s14
 800604e:	eef0 0a67 	vmov.f32	s1, s15
 8006052:	f001 f9e3 	bl	800741c <round>
 8006056:	ec51 0b10 	vmov	r0, r1, d0
 800605a:	4b0f      	ldr	r3, [pc, #60]	; (8006098 <STM32446Usart1Parameters+0x380>)
 800605c:	f8d3 4198 	ldr.w	r4, [r3, #408]	; 0x198
 8006060:	f7fa fdc2 	bl	8000be8 <__aeabi_d2uiz>
 8006064:	4603      	mov	r3, r0
 8006066:	60a3      	str	r3, [r4, #8]
		ret.usart1.reg->BRR |= ((uint32_t) intpart << 4); // DIV_Mantissa[11:0], default.
 8006068:	4b0b      	ldr	r3, [pc, #44]	; (8006098 <STM32446Usart1Parameters+0x380>)
 800606a:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 800606e:	689c      	ldr	r4, [r3, #8]
 8006070:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006074:	4610      	mov	r0, r2
 8006076:	4619      	mov	r1, r3
 8006078:	f7fa fdb6 	bl	8000be8 <__aeabi_d2uiz>
 800607c:	4603      	mov	r3, r0
 800607e:	011a      	lsls	r2, r3, #4
 8006080:	4b05      	ldr	r3, [pc, #20]	; (8006098 <STM32446Usart1Parameters+0x380>)
 8006082:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 8006086:	4322      	orrs	r2, r4
 8006088:	609a      	str	r2, [r3, #8]
}
 800608a:	bf00      	nop
 800608c:	3738      	adds	r7, #56	; 0x38
 800608e:	46bd      	mov	sp, r7
 8006090:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006094:	40300000 	.word	0x40300000
 8006098:	20000670 	.word	0x20000670

0800609c <STM32446Usart1Stop>:

void STM32446Usart1Stop(void){
 800609c:	b480      	push	{r7}
 800609e:	af00      	add	r7, sp, #0
	// added this as disable after confirmed end of transmission [9]
	ret.usart1.reg->CR1 &= (uint32_t) ~(1 << 13); // UE: USART disable
 80060a0:	4b07      	ldr	r3, [pc, #28]	; (80060c0 <STM32446Usart1Stop+0x24>)
 80060a2:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80060a6:	68da      	ldr	r2, [r3, #12]
 80060a8:	4b05      	ldr	r3, [pc, #20]	; (80060c0 <STM32446Usart1Stop+0x24>)
 80060aa:	f8d3 3198 	ldr.w	r3, [r3, #408]	; 0x198
 80060ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80060b2:	60da      	str	r2, [r3, #12]
}
 80060b4:	bf00      	nop
 80060b6:	46bd      	mov	sp, r7
 80060b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060bc:	4770      	bx	lr
 80060be:	bf00      	nop
 80060c0:	20000670 	.word	0x20000670

080060c4 <STM32446bcd2dec>:
//MISCELLANEOUS

// Convert Binary Coded Decimal (BCD) to Decimal
char STM32446bcd2dec(char num)
{
 80060c4:	b480      	push	{r7}
 80060c6:	b083      	sub	sp, #12
 80060c8:	af00      	add	r7, sp, #0
 80060ca:	4603      	mov	r3, r0
 80060cc:	71fb      	strb	r3, [r7, #7]
	return ((num / 16 * 10) + (num % 16));
 80060ce:	79fb      	ldrb	r3, [r7, #7]
 80060d0:	091b      	lsrs	r3, r3, #4
 80060d2:	b2db      	uxtb	r3, r3
 80060d4:	461a      	mov	r2, r3
 80060d6:	0092      	lsls	r2, r2, #2
 80060d8:	4413      	add	r3, r2
 80060da:	005b      	lsls	r3, r3, #1
 80060dc:	b2da      	uxtb	r2, r3
 80060de:	79fb      	ldrb	r3, [r7, #7]
 80060e0:	f003 030f 	and.w	r3, r3, #15
 80060e4:	b2db      	uxtb	r3, r3
 80060e6:	4413      	add	r3, r2
 80060e8:	b2db      	uxtb	r3, r3
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	370c      	adds	r7, #12
 80060ee:	46bd      	mov	sp, r7
 80060f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f4:	4770      	bx	lr
	...

080060f8 <STM32446dec2bcd>:

// Convert Decimal to Binary Coded Decimal (BCD)
char STM32446dec2bcd(char num)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b083      	sub	sp, #12
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	4603      	mov	r3, r0
 8006100:	71fb      	strb	r3, [r7, #7]
	return ((num / 10 * 16) + (num % 10));
 8006102:	79fb      	ldrb	r3, [r7, #7]
 8006104:	4a0c      	ldr	r2, [pc, #48]	; (8006138 <STM32446dec2bcd+0x40>)
 8006106:	fba2 2303 	umull	r2, r3, r2, r3
 800610a:	08db      	lsrs	r3, r3, #3
 800610c:	b2db      	uxtb	r3, r3
 800610e:	011b      	lsls	r3, r3, #4
 8006110:	b2d8      	uxtb	r0, r3
 8006112:	79fa      	ldrb	r2, [r7, #7]
 8006114:	4b08      	ldr	r3, [pc, #32]	; (8006138 <STM32446dec2bcd+0x40>)
 8006116:	fba3 1302 	umull	r1, r3, r3, r2
 800611a:	08d9      	lsrs	r1, r3, #3
 800611c:	460b      	mov	r3, r1
 800611e:	009b      	lsls	r3, r3, #2
 8006120:	440b      	add	r3, r1
 8006122:	005b      	lsls	r3, r3, #1
 8006124:	1ad3      	subs	r3, r2, r3
 8006126:	b2db      	uxtb	r3, r3
 8006128:	4403      	add	r3, r0
 800612a:	b2db      	uxtb	r3, r3
}
 800612c:	4618      	mov	r0, r3
 800612e:	370c      	adds	r7, #12
 8006130:	46bd      	mov	sp, r7
 8006132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006136:	4770      	bx	lr
 8006138:	cccccccd 	.word	0xcccccccd

0800613c <STM32446triggerA>:

// triggerA
uint32_t STM32446triggerA(uint32_t hllh_io, uint8_t pin, uint32_t counter)
{
 800613c:	b480      	push	{r7}
 800613e:	b085      	sub	sp, #20
 8006140:	af00      	add	r7, sp, #0
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	460b      	mov	r3, r1
 8006146:	607a      	str	r2, [r7, #4]
 8006148:	72fb      	strb	r3, [r7, #11]
	mem[3] = 0;
 800614a:	4b26      	ldr	r3, [pc, #152]	; (80061e4 <STM32446triggerA+0xa8>)
 800614c:	2200      	movs	r2, #0
 800614e:	60da      	str	r2, [r3, #12]
	
	switch(mem[0]){
 8006150:	4b24      	ldr	r3, [pc, #144]	; (80061e4 <STM32446triggerA+0xa8>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d002      	beq.n	800615e <STM32446triggerA+0x22>
 8006158:	2b01      	cmp	r3, #1
 800615a:	d010      	beq.n	800617e <STM32446triggerA+0x42>
				}
				mem[0] = 0;
			}
			break;
		default:
			break;
 800615c:	e039      	b.n	80061d2 <STM32446triggerA+0x96>
			if(hllh_io & (1 << pin)){
 800615e:	7afb      	ldrb	r3, [r7, #11]
 8006160:	2201      	movs	r2, #1
 8006162:	fa02 f303 	lsl.w	r3, r2, r3
 8006166:	461a      	mov	r2, r3
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	4013      	ands	r3, r2
 800616c:	2b00      	cmp	r3, #0
 800616e:	d02d      	beq.n	80061cc <STM32446triggerA+0x90>
				mem[1] = counter;
 8006170:	4a1c      	ldr	r2, [pc, #112]	; (80061e4 <STM32446triggerA+0xa8>)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	6053      	str	r3, [r2, #4]
				mem[0] = 1;
 8006176:	4b1b      	ldr	r3, [pc, #108]	; (80061e4 <STM32446triggerA+0xa8>)
 8006178:	2201      	movs	r2, #1
 800617a:	601a      	str	r2, [r3, #0]
			break;
 800617c:	e026      	b.n	80061cc <STM32446triggerA+0x90>
			if(hllh_io & (1 << pin)){
 800617e:	7afb      	ldrb	r3, [r7, #11]
 8006180:	2201      	movs	r2, #1
 8006182:	fa02 f303 	lsl.w	r3, r2, r3
 8006186:	461a      	mov	r2, r3
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	4013      	ands	r3, r2
 800618c:	2b00      	cmp	r3, #0
 800618e:	d01f      	beq.n	80061d0 <STM32446triggerA+0x94>
				mem[2] = counter;
 8006190:	4a14      	ldr	r2, [pc, #80]	; (80061e4 <STM32446triggerA+0xa8>)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6093      	str	r3, [r2, #8]
				if((mem[2] + 1) > mem[1]){
 8006196:	4b13      	ldr	r3, [pc, #76]	; (80061e4 <STM32446triggerA+0xa8>)
 8006198:	689b      	ldr	r3, [r3, #8]
 800619a:	1c5a      	adds	r2, r3, #1
 800619c:	4b11      	ldr	r3, [pc, #68]	; (80061e4 <STM32446triggerA+0xa8>)
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d907      	bls.n	80061b4 <STM32446triggerA+0x78>
					mem[3] = mem[2] - mem[1];
 80061a4:	4b0f      	ldr	r3, [pc, #60]	; (80061e4 <STM32446triggerA+0xa8>)
 80061a6:	689a      	ldr	r2, [r3, #8]
 80061a8:	4b0e      	ldr	r3, [pc, #56]	; (80061e4 <STM32446triggerA+0xa8>)
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	1ad3      	subs	r3, r2, r3
 80061ae:	4a0d      	ldr	r2, [pc, #52]	; (80061e4 <STM32446triggerA+0xa8>)
 80061b0:	60d3      	str	r3, [r2, #12]
 80061b2:	e007      	b.n	80061c4 <STM32446triggerA+0x88>
					mem[3] = ((uint32_t) sperm - mem[1]) + mem[2];
 80061b4:	4b0b      	ldr	r3, [pc, #44]	; (80061e4 <STM32446triggerA+0xa8>)
 80061b6:	689a      	ldr	r2, [r3, #8]
 80061b8:	4b0a      	ldr	r3, [pc, #40]	; (80061e4 <STM32446triggerA+0xa8>)
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	1ad3      	subs	r3, r2, r3
 80061be:	3b01      	subs	r3, #1
 80061c0:	4a08      	ldr	r2, [pc, #32]	; (80061e4 <STM32446triggerA+0xa8>)
 80061c2:	60d3      	str	r3, [r2, #12]
				mem[0] = 0;
 80061c4:	4b07      	ldr	r3, [pc, #28]	; (80061e4 <STM32446triggerA+0xa8>)
 80061c6:	2200      	movs	r2, #0
 80061c8:	601a      	str	r2, [r3, #0]
			break;
 80061ca:	e001      	b.n	80061d0 <STM32446triggerA+0x94>
			break;
 80061cc:	bf00      	nop
 80061ce:	e000      	b.n	80061d2 <STM32446triggerA+0x96>
			break;
 80061d0:	bf00      	nop
	}
	return mem[3];
 80061d2:	4b04      	ldr	r3, [pc, #16]	; (80061e4 <STM32446triggerA+0xa8>)
 80061d4:	68db      	ldr	r3, [r3, #12]
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	3714      	adds	r7, #20
 80061da:	46bd      	mov	sp, r7
 80061dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e0:	4770      	bx	lr
 80061e2:	bf00      	nop
 80061e4:	20000880 	.word	0x20000880

080061e8 <STM32446triggerB>:

// triggerB
uint32_t STM32446triggerB(uint32_t hl_io, uint32_t lh_io, uint8_t pin, uint32_t counter)
{
 80061e8:	b480      	push	{r7}
 80061ea:	b085      	sub	sp, #20
 80061ec:	af00      	add	r7, sp, #0
 80061ee:	60f8      	str	r0, [r7, #12]
 80061f0:	60b9      	str	r1, [r7, #8]
 80061f2:	603b      	str	r3, [r7, #0]
 80061f4:	4613      	mov	r3, r2
 80061f6:	71fb      	strb	r3, [r7, #7]
	nen[3] = 0;
 80061f8:	4b25      	ldr	r3, [pc, #148]	; (8006290 <STM32446triggerB+0xa8>)
 80061fa:	2200      	movs	r2, #0
 80061fc:	60da      	str	r2, [r3, #12]
	
	switch(nen[0]){
 80061fe:	4b24      	ldr	r3, [pc, #144]	; (8006290 <STM32446triggerB+0xa8>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d002      	beq.n	800620c <STM32446triggerB+0x24>
 8006206:	2b01      	cmp	r3, #1
 8006208:	d010      	beq.n	800622c <STM32446triggerB+0x44>
				}
				nen[0] = 0;
			}
			break;
		default:
			break;
 800620a:	e039      	b.n	8006280 <STM32446triggerB+0x98>
			if(hl_io & (1 << pin)){
 800620c:	79fb      	ldrb	r3, [r7, #7]
 800620e:	2201      	movs	r2, #1
 8006210:	fa02 f303 	lsl.w	r3, r2, r3
 8006214:	461a      	mov	r2, r3
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	4013      	ands	r3, r2
 800621a:	2b00      	cmp	r3, #0
 800621c:	d02d      	beq.n	800627a <STM32446triggerB+0x92>
				nen[1] = counter;
 800621e:	4a1c      	ldr	r2, [pc, #112]	; (8006290 <STM32446triggerB+0xa8>)
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	6053      	str	r3, [r2, #4]
				nen[0] = 1;
 8006224:	4b1a      	ldr	r3, [pc, #104]	; (8006290 <STM32446triggerB+0xa8>)
 8006226:	2201      	movs	r2, #1
 8006228:	601a      	str	r2, [r3, #0]
			break;
 800622a:	e026      	b.n	800627a <STM32446triggerB+0x92>
			if(lh_io & (1 << pin)){
 800622c:	79fb      	ldrb	r3, [r7, #7]
 800622e:	2201      	movs	r2, #1
 8006230:	fa02 f303 	lsl.w	r3, r2, r3
 8006234:	461a      	mov	r2, r3
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	4013      	ands	r3, r2
 800623a:	2b00      	cmp	r3, #0
 800623c:	d01f      	beq.n	800627e <STM32446triggerB+0x96>
				nen[2] = counter;
 800623e:	4a14      	ldr	r2, [pc, #80]	; (8006290 <STM32446triggerB+0xa8>)
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	6093      	str	r3, [r2, #8]
				if((nen[2] + 1) > nen[1]){
 8006244:	4b12      	ldr	r3, [pc, #72]	; (8006290 <STM32446triggerB+0xa8>)
 8006246:	689b      	ldr	r3, [r3, #8]
 8006248:	1c5a      	adds	r2, r3, #1
 800624a:	4b11      	ldr	r3, [pc, #68]	; (8006290 <STM32446triggerB+0xa8>)
 800624c:	685b      	ldr	r3, [r3, #4]
 800624e:	429a      	cmp	r2, r3
 8006250:	d907      	bls.n	8006262 <STM32446triggerB+0x7a>
					nen[3] = nen[2] - nen[1];
 8006252:	4b0f      	ldr	r3, [pc, #60]	; (8006290 <STM32446triggerB+0xa8>)
 8006254:	689a      	ldr	r2, [r3, #8]
 8006256:	4b0e      	ldr	r3, [pc, #56]	; (8006290 <STM32446triggerB+0xa8>)
 8006258:	685b      	ldr	r3, [r3, #4]
 800625a:	1ad3      	subs	r3, r2, r3
 800625c:	4a0c      	ldr	r2, [pc, #48]	; (8006290 <STM32446triggerB+0xa8>)
 800625e:	60d3      	str	r3, [r2, #12]
 8006260:	e007      	b.n	8006272 <STM32446triggerB+0x8a>
					nen[3] = ((uint32_t) sperm - nen[1]) + nen[2];
 8006262:	4b0b      	ldr	r3, [pc, #44]	; (8006290 <STM32446triggerB+0xa8>)
 8006264:	689a      	ldr	r2, [r3, #8]
 8006266:	4b0a      	ldr	r3, [pc, #40]	; (8006290 <STM32446triggerB+0xa8>)
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	1ad3      	subs	r3, r2, r3
 800626c:	3b01      	subs	r3, #1
 800626e:	4a08      	ldr	r2, [pc, #32]	; (8006290 <STM32446triggerB+0xa8>)
 8006270:	60d3      	str	r3, [r2, #12]
				nen[0] = 0;
 8006272:	4b07      	ldr	r3, [pc, #28]	; (8006290 <STM32446triggerB+0xa8>)
 8006274:	2200      	movs	r2, #0
 8006276:	601a      	str	r2, [r3, #0]
			break;
 8006278:	e001      	b.n	800627e <STM32446triggerB+0x96>
			break;
 800627a:	bf00      	nop
 800627c:	e000      	b.n	8006280 <STM32446triggerB+0x98>
			break;
 800627e:	bf00      	nop
	}
	return nen[3];
 8006280:	4b03      	ldr	r3, [pc, #12]	; (8006290 <STM32446triggerB+0xa8>)
 8006282:	68db      	ldr	r3, [r3, #12]
}
 8006284:	4618      	mov	r0, r3
 8006286:	3714      	adds	r7, #20
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr
 8006290:	20000890 	.word	0x20000890

08006294 <STM32ReadHLByte>:

uint16_t STM32ReadHLByte(STM32HighLowByte reg)
{
 8006294:	b480      	push	{r7}
 8006296:	b083      	sub	sp, #12
 8006298:	af00      	add	r7, sp, #0
 800629a:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.H << 8) | reg.L;
 800629c:	793b      	ldrb	r3, [r7, #4]
 800629e:	b29b      	uxth	r3, r3
 80062a0:	021b      	lsls	r3, r3, #8
 80062a2:	b29a      	uxth	r2, r3
 80062a4:	797b      	ldrb	r3, [r7, #5]
 80062a6:	b29b      	uxth	r3, r3
 80062a8:	4313      	orrs	r3, r2
 80062aa:	b29b      	uxth	r3, r3
}
 80062ac:	4618      	mov	r0, r3
 80062ae:	370c      	adds	r7, #12
 80062b0:	46bd      	mov	sp, r7
 80062b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b6:	4770      	bx	lr

080062b8 <STM32ReadLHByte>:

uint16_t STM32ReadLHByte(STM32HighLowByte reg)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b083      	sub	sp, #12
 80062bc:	af00      	add	r7, sp, #0
 80062be:	80b8      	strh	r0, [r7, #4]
	return (uint16_t)(reg.L << 8) | reg.H;
 80062c0:	797b      	ldrb	r3, [r7, #5]
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	021b      	lsls	r3, r3, #8
 80062c6:	b29a      	uxth	r2, r3
 80062c8:	793b      	ldrb	r3, [r7, #4]
 80062ca:	b29b      	uxth	r3, r3
 80062cc:	4313      	orrs	r3, r2
 80062ce:	b29b      	uxth	r3, r3
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	370c      	adds	r7, #12
 80062d4:	46bd      	mov	sp, r7
 80062d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062da:	4770      	bx	lr

080062dc <STM32WriteHLByte>:

STM32HighLowByte STM32WriteHLByte(uint16_t val)
{
 80062dc:	b480      	push	{r7}
 80062de:	b085      	sub	sp, #20
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	4603      	mov	r3, r0
 80062e4:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.H = (uint8_t)(val >> 8); reg.L = (uint8_t)val;
 80062e6:	88fb      	ldrh	r3, [r7, #6]
 80062e8:	0a1b      	lsrs	r3, r3, #8
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	b2db      	uxtb	r3, r3
 80062ee:	723b      	strb	r3, [r7, #8]
 80062f0:	88fb      	ldrh	r3, [r7, #6]
 80062f2:	b2db      	uxtb	r3, r3
 80062f4:	727b      	strb	r3, [r7, #9]
	return reg;
 80062f6:	893b      	ldrh	r3, [r7, #8]
 80062f8:	81bb      	strh	r3, [r7, #12]
 80062fa:	2300      	movs	r3, #0
 80062fc:	7b3a      	ldrb	r2, [r7, #12]
 80062fe:	f362 0307 	bfi	r3, r2, #0, #8
 8006302:	7b7a      	ldrb	r2, [r7, #13]
 8006304:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006308:	4618      	mov	r0, r3
 800630a:	3714      	adds	r7, #20
 800630c:	46bd      	mov	sp, r7
 800630e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006312:	4770      	bx	lr

08006314 <STM32WriteLHByte>:

STM32HighLowByte STM32WriteLHByte(uint16_t val)
{
 8006314:	b480      	push	{r7}
 8006316:	b085      	sub	sp, #20
 8006318:	af00      	add	r7, sp, #0
 800631a:	4603      	mov	r3, r0
 800631c:	80fb      	strh	r3, [r7, #6]
	STM32HighLowByte reg; reg.L = (uint8_t)(val >> 8); reg.H = (uint8_t)val; 
 800631e:	88fb      	ldrh	r3, [r7, #6]
 8006320:	0a1b      	lsrs	r3, r3, #8
 8006322:	b29b      	uxth	r3, r3
 8006324:	b2db      	uxtb	r3, r3
 8006326:	727b      	strb	r3, [r7, #9]
 8006328:	88fb      	ldrh	r3, [r7, #6]
 800632a:	b2db      	uxtb	r3, r3
 800632c:	723b      	strb	r3, [r7, #8]
	return reg;
 800632e:	893b      	ldrh	r3, [r7, #8]
 8006330:	81bb      	strh	r3, [r7, #12]
 8006332:	2300      	movs	r3, #0
 8006334:	7b3a      	ldrb	r2, [r7, #12]
 8006336:	f362 0307 	bfi	r3, r2, #0, #8
 800633a:	7b7a      	ldrb	r2, [r7, #13]
 800633c:	f362 230f 	bfi	r3, r2, #8, #8
}
 8006340:	4618      	mov	r0, r3
 8006342:	3714      	adds	r7, #20
 8006344:	46bd      	mov	sp, r7
 8006346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634a:	4770      	bx	lr

0800634c <STM32SwapByte>:

uint16_t STM32SwapByte(uint16_t num)
{
 800634c:	b480      	push	{r7}
 800634e:	b085      	sub	sp, #20
 8006350:	af00      	add	r7, sp, #0
 8006352:	4603      	mov	r3, r0
 8006354:	80fb      	strh	r3, [r7, #6]
	uint16_t tp;
	tp = (uint16_t)(num << 8);
 8006356:	88fb      	ldrh	r3, [r7, #6]
 8006358:	021b      	lsls	r3, r3, #8
 800635a:	81fb      	strh	r3, [r7, #14]
	return (num >> 8) | tp;
 800635c:	88fb      	ldrh	r3, [r7, #6]
 800635e:	0a1b      	lsrs	r3, r3, #8
 8006360:	b29a      	uxth	r2, r3
 8006362:	89fb      	ldrh	r3, [r7, #14]
 8006364:	4313      	orrs	r3, r2
 8006366:	b29b      	uxth	r3, r3
}
 8006368:	4618      	mov	r0, r3
 800636a:	3714      	adds	r7, #20
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr
 8006374:	0000      	movs	r0, r0
	...

08006378 <STM32446FUNCftoa>:

/***ftoa***/
char* STM32446FUNCftoa(double num, char* res, uint8_t afterpoint)
{
 8006378:	b5b0      	push	{r4, r5, r7, lr}
 800637a:	b08a      	sub	sp, #40	; 0x28
 800637c:	af00      	add	r7, sp, #0
 800637e:	ed87 0b02 	vstr	d0, [r7, #8]
 8006382:	6078      	str	r0, [r7, #4]
 8006384:	460b      	mov	r3, r1
 8006386:	70fb      	strb	r3, [r7, #3]
	uint32_t ipart;
	double n, fpart;
	uint8_t k = 0;
 8006388:	2300      	movs	r3, #0
 800638a:	77fb      	strb	r3, [r7, #31]
	int8_t sign;
	if (num < 0){
 800638c:	f04f 0200 	mov.w	r2, #0
 8006390:	f04f 0300 	mov.w	r3, #0
 8006394:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006398:	f7fa fbc0 	bl	8000b1c <__aeabi_dcmplt>
 800639c:	4603      	mov	r3, r0
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d008      	beq.n	80063b4 <STM32446FUNCftoa+0x3c>
		n = -num; sign = -1;
 80063a2:	68bc      	ldr	r4, [r7, #8]
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80063aa:	e9c7 4508 	strd	r4, r5, [r7, #32]
 80063ae:	23ff      	movs	r3, #255	; 0xff
 80063b0:	77bb      	strb	r3, [r7, #30]
 80063b2:	e005      	b.n	80063c0 <STM32446FUNCftoa+0x48>
	}else{
		n = num; sign = 1;
 80063b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80063b8:	e9c7 2308 	strd	r2, r3, [r7, #32]
 80063bc:	2301      	movs	r3, #1
 80063be:	77bb      	strb	r3, [r7, #30]
	}
	ipart = (uint32_t) n; fpart = n - (double)ipart;
 80063c0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80063c4:	f7fa fc10 	bl	8000be8 <__aeabi_d2uiz>
 80063c8:	4603      	mov	r3, r0
 80063ca:	61bb      	str	r3, [r7, #24]
 80063cc:	69b8      	ldr	r0, [r7, #24]
 80063ce:	f7fa f8b9 	bl	8000544 <__aeabi_ui2d>
 80063d2:	4602      	mov	r2, r0
 80063d4:	460b      	mov	r3, r1
 80063d6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80063da:	f7f9 ff75 	bl	80002c8 <__aeabi_dsub>
 80063de:	4602      	mov	r2, r0
 80063e0:	460b      	mov	r3, r1
 80063e2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	k = STM32446FUNCintinvstr((int)ipart, res, 1);
 80063e6:	69bb      	ldr	r3, [r7, #24]
 80063e8:	2201      	movs	r2, #1
 80063ea:	6879      	ldr	r1, [r7, #4]
 80063ec:	4618      	mov	r0, r3
 80063ee:	f000 f9b7 	bl	8006760 <STM32446FUNCintinvstr>
 80063f2:	4603      	mov	r3, r0
 80063f4:	77fb      	strb	r3, [r7, #31]
	if (sign < 0) res[k++] = '-'; else res[k++] = ' ';
 80063f6:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	da08      	bge.n	8006410 <STM32446FUNCftoa+0x98>
 80063fe:	7ffb      	ldrb	r3, [r7, #31]
 8006400:	1c5a      	adds	r2, r3, #1
 8006402:	77fa      	strb	r2, [r7, #31]
 8006404:	461a      	mov	r2, r3
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	4413      	add	r3, r2
 800640a:	222d      	movs	r2, #45	; 0x2d
 800640c:	701a      	strb	r2, [r3, #0]
 800640e:	e007      	b.n	8006420 <STM32446FUNCftoa+0xa8>
 8006410:	7ffb      	ldrb	r3, [r7, #31]
 8006412:	1c5a      	adds	r2, r3, #1
 8006414:	77fa      	strb	r2, [r7, #31]
 8006416:	461a      	mov	r2, r3
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	4413      	add	r3, r2
 800641c:	2220      	movs	r2, #32
 800641e:	701a      	strb	r2, [r3, #0]
	res[k] = '\0';
 8006420:	7ffb      	ldrb	r3, [r7, #31]
 8006422:	687a      	ldr	r2, [r7, #4]
 8006424:	4413      	add	r3, r2
 8006426:	2200      	movs	r2, #0
 8006428:	701a      	strb	r2, [r3, #0]
	STM32446Reverse(res);
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f000 f96a 	bl	8006704 <STM32446Reverse>
	if (afterpoint > 0 && afterpoint < (8 + 1)){
 8006430:	78fb      	ldrb	r3, [r7, #3]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d030      	beq.n	8006498 <STM32446FUNCftoa+0x120>
 8006436:	78fb      	ldrb	r3, [r7, #3]
 8006438:	2b08      	cmp	r3, #8
 800643a:	d82d      	bhi.n	8006498 <STM32446FUNCftoa+0x120>
		res[k++] = '.';
 800643c:	7ffb      	ldrb	r3, [r7, #31]
 800643e:	1c5a      	adds	r2, r3, #1
 8006440:	77fa      	strb	r2, [r7, #31]
 8006442:	461a      	mov	r2, r3
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	4413      	add	r3, r2
 8006448:	222e      	movs	r2, #46	; 0x2e
 800644a:	701a      	strb	r2, [r3, #0]
		STM32446FUNCintinvstr( (int32_t)(fpart * pow(10, afterpoint)), (res + k), afterpoint );
 800644c:	78fb      	ldrb	r3, [r7, #3]
 800644e:	4618      	mov	r0, r3
 8006450:	f7fa f878 	bl	8000544 <__aeabi_ui2d>
 8006454:	4602      	mov	r2, r0
 8006456:	460b      	mov	r3, r1
 8006458:	ec43 2b11 	vmov	d1, r2, r3
 800645c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 80064e8 <STM32446FUNCftoa+0x170>
 8006460:	f001 f822 	bl	80074a8 <pow>
 8006464:	ec51 0b10 	vmov	r0, r1, d0
 8006468:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800646c:	f7fa f8e4 	bl	8000638 <__aeabi_dmul>
 8006470:	4602      	mov	r2, r0
 8006472:	460b      	mov	r3, r1
 8006474:	4610      	mov	r0, r2
 8006476:	4619      	mov	r1, r3
 8006478:	f7fa fb8e 	bl	8000b98 <__aeabi_d2iz>
 800647c:	7ffb      	ldrb	r3, [r7, #31]
 800647e:	687a      	ldr	r2, [r7, #4]
 8006480:	4413      	add	r3, r2
 8006482:	78fa      	ldrb	r2, [r7, #3]
 8006484:	4619      	mov	r1, r3
 8006486:	f000 f96b 	bl	8006760 <STM32446FUNCintinvstr>
		STM32446Reverse(res + k);
 800648a:	7ffb      	ldrb	r3, [r7, #31]
 800648c:	687a      	ldr	r2, [r7, #4]
 800648e:	4413      	add	r3, r2
 8006490:	4618      	mov	r0, r3
 8006492:	f000 f937 	bl	8006704 <STM32446Reverse>
 8006496:	e021      	b.n	80064dc <STM32446FUNCftoa+0x164>
	}else{
		res[k++] = '.';
 8006498:	7ffb      	ldrb	r3, [r7, #31]
 800649a:	1c5a      	adds	r2, r3, #1
 800649c:	77fa      	strb	r2, [r7, #31]
 800649e:	461a      	mov	r2, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	4413      	add	r3, r2
 80064a4:	222e      	movs	r2, #46	; 0x2e
 80064a6:	701a      	strb	r2, [r3, #0]
		STM32446FUNCintinvstr( (int32_t)(fpart * pow(10, 2)), (res + k), 2 );
 80064a8:	f04f 0200 	mov.w	r2, #0
 80064ac:	4b10      	ldr	r3, [pc, #64]	; (80064f0 <STM32446FUNCftoa+0x178>)
 80064ae:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80064b2:	f7fa f8c1 	bl	8000638 <__aeabi_dmul>
 80064b6:	4602      	mov	r2, r0
 80064b8:	460b      	mov	r3, r1
 80064ba:	4610      	mov	r0, r2
 80064bc:	4619      	mov	r1, r3
 80064be:	f7fa fb6b 	bl	8000b98 <__aeabi_d2iz>
 80064c2:	7ffb      	ldrb	r3, [r7, #31]
 80064c4:	687a      	ldr	r2, [r7, #4]
 80064c6:	4413      	add	r3, r2
 80064c8:	2202      	movs	r2, #2
 80064ca:	4619      	mov	r1, r3
 80064cc:	f000 f948 	bl	8006760 <STM32446FUNCintinvstr>
		STM32446Reverse(res + k);
 80064d0:	7ffb      	ldrb	r3, [r7, #31]
 80064d2:	687a      	ldr	r2, [r7, #4]
 80064d4:	4413      	add	r3, r2
 80064d6:	4618      	mov	r0, r3
 80064d8:	f000 f914 	bl	8006704 <STM32446Reverse>
	}
	return res;
 80064dc:	687b      	ldr	r3, [r7, #4]
}
 80064de:	4618      	mov	r0, r3
 80064e0:	3728      	adds	r7, #40	; 0x28
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bdb0      	pop	{r4, r5, r7, pc}
 80064e6:	bf00      	nop
 80064e8:	00000000 	.word	0x00000000
 80064ec:	40240000 	.word	0x40240000
 80064f0:	40590000 	.word	0x40590000

080064f4 <STM32446FUNCprint>:

/***print***/
char* STM32446FUNCprint( char* str, uint8_t size_str, const char* format, ... )
{
 80064f4:	b40c      	push	{r2, r3}
 80064f6:	b580      	push	{r7, lr}
 80064f8:	b084      	sub	sp, #16
 80064fa:	af00      	add	r7, sp, #0
 80064fc:	6078      	str	r0, [r7, #4]
 80064fe:	460b      	mov	r3, r1
 8006500:	70fb      	strb	r3, [r7, #3]
	va_list aptr;
	int ret;

	va_start(aptr, format);
 8006502:	f107 031c 	add.w	r3, r7, #28
 8006506:	60bb      	str	r3, [r7, #8]
	ret = vsnprintf( str, size_str, (const char*) format, aptr );
 8006508:	78f9      	ldrb	r1, [r7, #3]
 800650a:	68bb      	ldr	r3, [r7, #8]
 800650c:	69ba      	ldr	r2, [r7, #24]
 800650e:	6878      	ldr	r0, [r7, #4]
 8006510:	f000 fb0c 	bl	8006b2c <vsniprintf>
 8006514:	60f8      	str	r0, [r7, #12]
	//ret = vsnprintf( ptr, size_str, format, aptr );
	va_end(aptr);

	if(ret < 0){
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2b00      	cmp	r3, #0
 800651a:	da01      	bge.n	8006520 <STM32446FUNCprint+0x2c>
		return NULL;
 800651c:	2300      	movs	r3, #0
 800651e:	e000      	b.n	8006522 <STM32446FUNCprint+0x2e>
		//str[0]='/0';str[1]='/0';str[2]='/0';str[3]='/0';
	}else
		return str;
 8006520:	687b      	ldr	r3, [r7, #4]
}
 8006522:	4618      	mov	r0, r3
 8006524:	3710      	adds	r7, #16
 8006526:	46bd      	mov	sp, r7
 8006528:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800652c:	b002      	add	sp, #8
 800652e:	4770      	bx	lr

08006530 <STM32446RtcSetTr>:
/********************************/
/***********FILE FUNC************/
/********************************/
//RTC
void STM32446RtcSetTr(void)
{
 8006530:	b480      	push	{r7}
 8006532:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8006534:	4b25      	ldr	r3, [pc, #148]	; (80065cc <STM32446RtcSetTr+0x9c>)
 8006536:	689b      	ldr	r3, [r3, #8]
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	4b24      	ldr	r3, [pc, #144]	; (80065cc <STM32446RtcSetTr+0x9c>)
 800653c:	689b      	ldr	r3, [r3, #8]
 800653e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006542:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 8006544:	4b21      	ldr	r3, [pc, #132]	; (80065cc <STM32446RtcSetTr+0x9c>)
 8006546:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800654a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800654c:	4b1f      	ldr	r3, [pc, #124]	; (80065cc <STM32446RtcSetTr+0x9c>)
 800654e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006552:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 8006556:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 8006558:	4b1c      	ldr	r3, [pc, #112]	; (80065cc <STM32446RtcSetTr+0x9c>)
 800655a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800655e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006560:	4b1a      	ldr	r3, [pc, #104]	; (80065cc <STM32446RtcSetTr+0x9c>)
 8006562:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006566:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 800656a:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 800656c:	4b17      	ldr	r3, [pc, #92]	; (80065cc <STM32446RtcSetTr+0x9c>)
 800656e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006572:	68da      	ldr	r2, [r3, #12]
 8006574:	4b15      	ldr	r3, [pc, #84]	; (80065cc <STM32446RtcSetTr+0x9c>)
 8006576:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800657a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800657e:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8006580:	bf00      	nop
 8006582:	4b12      	ldr	r3, [pc, #72]	; (80065cc <STM32446RtcSetTr+0x9c>)
 8006584:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006588:	68db      	ldr	r3, [r3, #12]
 800658a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800658e:	2b00      	cmp	r3, #0
 8006590:	d0f7      	beq.n	8006582 <STM32446RtcSetTr+0x52>
	//4 - Setup
	
	ret.rtc.reg->TR = STM32446TimeTr;
 8006592:	4b0e      	ldr	r3, [pc, #56]	; (80065cc <STM32446RtcSetTr+0x9c>)
 8006594:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006598:	4a0d      	ldr	r2, [pc, #52]	; (80065d0 <STM32446RtcSetTr+0xa0>)
 800659a:	6812      	ldr	r2, [r2, #0]
 800659c:	601a      	str	r2, [r3, #0]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 800659e:	4b0b      	ldr	r3, [pc, #44]	; (80065cc <STM32446RtcSetTr+0x9c>)
 80065a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80065a4:	68da      	ldr	r2, [r3, #12]
 80065a6:	4b09      	ldr	r3, [pc, #36]	; (80065cc <STM32446RtcSetTr+0x9c>)
 80065a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80065ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80065b0:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 80065b2:	4b06      	ldr	r3, [pc, #24]	; (80065cc <STM32446RtcSetTr+0x9c>)
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	681a      	ldr	r2, [r3, #0]
 80065b8:	4b04      	ldr	r3, [pc, #16]	; (80065cc <STM32446RtcSetTr+0x9c>)
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80065c0:	601a      	str	r2, [r3, #0]
}
 80065c2:	bf00      	nop
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr
 80065cc:	20000670 	.word	0x20000670
 80065d0:	20000878 	.word	0x20000878

080065d4 <STM32446RtcSetDr>:

void STM32446RtcSetDr(void)
{
 80065d4:	b480      	push	{r7}
 80065d6:	af00      	add	r7, sp, #0
	//1 - Enable access to the RTC registers
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 80065d8:	4b25      	ldr	r3, [pc, #148]	; (8006670 <STM32446RtcSetDr+0x9c>)
 80065da:	689b      	ldr	r3, [r3, #8]
 80065dc:	681a      	ldr	r2, [r3, #0]
 80065de:	4b24      	ldr	r3, [pc, #144]	; (8006670 <STM32446RtcSetDr+0x9c>)
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065e6:	601a      	str	r2, [r3, #0]
	//2 - Enter the "key" to unlock write protection	
	ret.rtc.reg->WPR |= 0xCA;
 80065e8:	4b21      	ldr	r3, [pc, #132]	; (8006670 <STM32446RtcSetDr+0x9c>)
 80065ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80065ee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80065f0:	4b1f      	ldr	r3, [pc, #124]	; (8006670 <STM32446RtcSetDr+0x9c>)
 80065f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80065f6:	f042 02ca 	orr.w	r2, r2, #202	; 0xca
 80065fa:	625a      	str	r2, [r3, #36]	; 0x24
	ret.rtc.reg->WPR |= 0x53;
 80065fc:	4b1c      	ldr	r3, [pc, #112]	; (8006670 <STM32446RtcSetDr+0x9c>)
 80065fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006602:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006604:	4b1a      	ldr	r3, [pc, #104]	; (8006670 <STM32446RtcSetDr+0x9c>)
 8006606:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800660a:	f042 0253 	orr.w	r2, r2, #83	; 0x53
 800660e:	625a      	str	r2, [r3, #36]	; 0x24
	//3 - Set INIT bit and wait for ready flag
	ret.rtc.reg->ISR |= (1 << 7); // INIT: Initialization mode
 8006610:	4b17      	ldr	r3, [pc, #92]	; (8006670 <STM32446RtcSetDr+0x9c>)
 8006612:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006616:	68da      	ldr	r2, [r3, #12]
 8006618:	4b15      	ldr	r3, [pc, #84]	; (8006670 <STM32446RtcSetDr+0x9c>)
 800661a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800661e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006622:	60da      	str	r2, [r3, #12]
	while( !(ret.rtc.reg->ISR & (1 << 6)) ); // INITF: Initialization flag
 8006624:	bf00      	nop
 8006626:	4b12      	ldr	r3, [pc, #72]	; (8006670 <STM32446RtcSetDr+0x9c>)
 8006628:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800662c:	68db      	ldr	r3, [r3, #12]
 800662e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006632:	2b00      	cmp	r3, #0
 8006634:	d0f7      	beq.n	8006626 <STM32446RtcSetDr+0x52>
	//4 - Setup
	
	ret.rtc.reg->DR = STM32446DateDr;
 8006636:	4b0e      	ldr	r3, [pc, #56]	; (8006670 <STM32446RtcSetDr+0x9c>)
 8006638:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800663c:	4a0d      	ldr	r2, [pc, #52]	; (8006674 <STM32446RtcSetDr+0xa0>)
 800663e:	6812      	ldr	r2, [r2, #0]
 8006640:	605a      	str	r2, [r3, #4]
	
	//5 - Clear INIT bit
	ret.rtc.reg->ISR &= (uint32_t) ~(1 << 7);
 8006642:	4b0b      	ldr	r3, [pc, #44]	; (8006670 <STM32446RtcSetDr+0x9c>)
 8006644:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006648:	68da      	ldr	r2, [r3, #12]
 800664a:	4b09      	ldr	r3, [pc, #36]	; (8006670 <STM32446RtcSetDr+0x9c>)
 800664c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8006650:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006654:	60da      	str	r2, [r3, #12]
	//6 - Disable access to RTC registers	
	ret.pwr.reg->CR &= (uint32_t) ~(1 << 8);
 8006656:	4b06      	ldr	r3, [pc, #24]	; (8006670 <STM32446RtcSetDr+0x9c>)
 8006658:	689b      	ldr	r3, [r3, #8]
 800665a:	681a      	ldr	r2, [r3, #0]
 800665c:	4b04      	ldr	r3, [pc, #16]	; (8006670 <STM32446RtcSetDr+0x9c>)
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006664:	601a      	str	r2, [r3, #0]
}
 8006666:	bf00      	nop
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr
 8006670:	20000670 	.word	0x20000670
 8006674:	2000087c 	.word	0x2000087c

08006678 <STM32446RtcAccess>:

uint8_t STM32446RtcAccess(uint8_t clock)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b084      	sub	sp, #16
 800667c:	af00      	add	r7, sp, #0
 800667e:	4603      	mov	r3, r0
 8006680:	71fb      	strb	r3, [r7, #7]
	uint8_t status;
	//RM0390 pg 94
	//RTC access
	//1 - Enable the power interface clock by setting the PWREN bits in the RCC_APB1ENR
	ret.rcc.reg->APB1ENR |= (1 << 28); // Power interface clock enable
 8006682:	4b10      	ldr	r3, [pc, #64]	; (80066c4 <STM32446RtcAccess+0x4c>)
 8006684:	68db      	ldr	r3, [r3, #12]
 8006686:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006688:	4b0e      	ldr	r3, [pc, #56]	; (80066c4 <STM32446RtcAccess+0x4c>)
 800668a:	68db      	ldr	r3, [r3, #12]
 800668c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006690:	641a      	str	r2, [r3, #64]	; 0x40
	//RCC->APB1ENR |= ((1 << 11) | (1 << 28));
	//2 - Set the DBP bit in the PWR power control register (PWR_CR)
	ret.pwr.reg->CR |= (1 << 8); // Disable backup domain write protection
 8006692:	4b0c      	ldr	r3, [pc, #48]	; (80066c4 <STM32446RtcAccess+0x4c>)
 8006694:	689b      	ldr	r3, [r3, #8]
 8006696:	681a      	ldr	r2, [r3, #0]
 8006698:	4b0a      	ldr	r3, [pc, #40]	; (80066c4 <STM32446RtcAccess+0x4c>)
 800669a:	689b      	ldr	r3, [r3, #8]
 800669c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80066a0:	601a      	str	r2, [r3, #0]
	//3 - Select the RTC clock source RTC/AWU clock
	STM32446RccLEnable(clock);
 80066a2:	79fb      	ldrb	r3, [r7, #7]
 80066a4:	4618      	mov	r0, r3
 80066a6:	f7fc ffeb 	bl	8003680 <STM32446RccLEnable>
	status = 1;
 80066aa:	2301      	movs	r3, #1
 80066ac:	73fb      	strb	r3, [r7, #15]
	//4 - RTCSEL[1:0]: RTC clock source selection
	STM32446RccLSelect(clock);
 80066ae:	79fb      	ldrb	r3, [r7, #7]
 80066b0:	4618      	mov	r0, r3
 80066b2:	f7fd f843 	bl	800373c <STM32446RccLSelect>
	status = 2;
 80066b6:	2302      	movs	r3, #2
 80066b8:	73fb      	strb	r3, [r7, #15]
	return status;
 80066ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3710      	adds	r7, #16
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}
 80066c4:	20000670 	.word	0x20000670

080066c8 <template>:
	ret.rcc.reg->AHB1ENR |= (1 << 18); // BKPSRAMEN: Backup SRAM interface clock enable
}

// TEMPLATE
void template(void)
{ // the best procedure ever does absolutely nothing
 80066c8:	b480      	push	{r7}
 80066ca:	af00      	add	r7, sp, #0

}
 80066cc:	bf00      	nop
 80066ce:	46bd      	mov	sp, r7
 80066d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d4:	4770      	bx	lr

080066d6 <STM32446StringLength>:

// Function to count the number of characters in a string
int STM32446StringLength (const char string[])
{
 80066d6:	b480      	push	{r7}
 80066d8:	b085      	sub	sp, #20
 80066da:	af00      	add	r7, sp, #0
 80066dc:	6078      	str	r0, [r7, #4]
	int count;
	for (count = 0; string[count] != '\0'; count++ ) ;
 80066de:	2300      	movs	r3, #0
 80066e0:	60fb      	str	r3, [r7, #12]
 80066e2:	e002      	b.n	80066ea <STM32446StringLength+0x14>
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	3301      	adds	r3, #1
 80066e8:	60fb      	str	r3, [r7, #12]
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	4413      	add	r3, r2
 80066f0:	781b      	ldrb	r3, [r3, #0]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d1f6      	bne.n	80066e4 <STM32446StringLength+0xe>
	return count;
 80066f6:	68fb      	ldr	r3, [r7, #12]
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3714      	adds	r7, #20
 80066fc:	46bd      	mov	sp, r7
 80066fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006702:	4770      	bx	lr

08006704 <STM32446Reverse>:

// reverse: reverse string s in place
void STM32446Reverse(char s[])
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b086      	sub	sp, #24
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
	char c;
	int i, j;
	for ( i = 0, j = STM32446StringLength(s) - 1; i < j ; i++, j-- ){
 800670c:	2300      	movs	r3, #0
 800670e:	617b      	str	r3, [r7, #20]
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	f7ff ffe0 	bl	80066d6 <STM32446StringLength>
 8006716:	4603      	mov	r3, r0
 8006718:	3b01      	subs	r3, #1
 800671a:	613b      	str	r3, [r7, #16]
 800671c:	e017      	b.n	800674e <STM32446Reverse+0x4a>
		c = s[i];
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	687a      	ldr	r2, [r7, #4]
 8006722:	4413      	add	r3, r2
 8006724:	781b      	ldrb	r3, [r3, #0]
 8006726:	73fb      	strb	r3, [r7, #15]
		s[i] = s[j];
 8006728:	693b      	ldr	r3, [r7, #16]
 800672a:	687a      	ldr	r2, [r7, #4]
 800672c:	441a      	add	r2, r3
 800672e:	697b      	ldr	r3, [r7, #20]
 8006730:	6879      	ldr	r1, [r7, #4]
 8006732:	440b      	add	r3, r1
 8006734:	7812      	ldrb	r2, [r2, #0]
 8006736:	701a      	strb	r2, [r3, #0]
		s[j] = c;
 8006738:	693b      	ldr	r3, [r7, #16]
 800673a:	687a      	ldr	r2, [r7, #4]
 800673c:	4413      	add	r3, r2
 800673e:	7bfa      	ldrb	r2, [r7, #15]
 8006740:	701a      	strb	r2, [r3, #0]
	for ( i = 0, j = STM32446StringLength(s) - 1; i < j ; i++, j-- ){
 8006742:	697b      	ldr	r3, [r7, #20]
 8006744:	3301      	adds	r3, #1
 8006746:	617b      	str	r3, [r7, #20]
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	3b01      	subs	r3, #1
 800674c:	613b      	str	r3, [r7, #16]
 800674e:	697a      	ldr	r2, [r7, #20]
 8006750:	693b      	ldr	r3, [r7, #16]
 8006752:	429a      	cmp	r2, r3
 8006754:	dbe3      	blt.n	800671e <STM32446Reverse+0x1a>
	}
}
 8006756:	bf00      	nop
 8006758:	bf00      	nop
 800675a:	3718      	adds	r7, #24
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}

08006760 <STM32446FUNCintinvstr>:

/***intinvstr***/
uint8_t STM32446FUNCintinvstr(int32_t num, char* res, uint8_t n_digit)
{
 8006760:	b480      	push	{r7}
 8006762:	b087      	sub	sp, #28
 8006764:	af00      	add	r7, sp, #0
 8006766:	60f8      	str	r0, [r7, #12]
 8006768:	60b9      	str	r1, [r7, #8]
 800676a:	4613      	mov	r3, r2
 800676c:	71fb      	strb	r3, [r7, #7]
	uint8_t k = 0;
 800676e:	2300      	movs	r3, #0
 8006770:	75fb      	strb	r3, [r7, #23]
	for(res[k++] = (char)((num % 10) + '0'); (num /= 10) > 0 ; res[k++] = (char)((num % 10) + '0'));
 8006772:	68fa      	ldr	r2, [r7, #12]
 8006774:	4b27      	ldr	r3, [pc, #156]	; (8006814 <STM32446FUNCintinvstr+0xb4>)
 8006776:	fb83 1302 	smull	r1, r3, r3, r2
 800677a:	1099      	asrs	r1, r3, #2
 800677c:	17d3      	asrs	r3, r2, #31
 800677e:	1ac9      	subs	r1, r1, r3
 8006780:	460b      	mov	r3, r1
 8006782:	009b      	lsls	r3, r3, #2
 8006784:	440b      	add	r3, r1
 8006786:	005b      	lsls	r3, r3, #1
 8006788:	1ad1      	subs	r1, r2, r3
 800678a:	b2ca      	uxtb	r2, r1
 800678c:	7dfb      	ldrb	r3, [r7, #23]
 800678e:	1c59      	adds	r1, r3, #1
 8006790:	75f9      	strb	r1, [r7, #23]
 8006792:	4619      	mov	r1, r3
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	440b      	add	r3, r1
 8006798:	3230      	adds	r2, #48	; 0x30
 800679a:	b2d2      	uxtb	r2, r2
 800679c:	701a      	strb	r2, [r3, #0]
 800679e:	e015      	b.n	80067cc <STM32446FUNCintinvstr+0x6c>
 80067a0:	68fa      	ldr	r2, [r7, #12]
 80067a2:	4b1c      	ldr	r3, [pc, #112]	; (8006814 <STM32446FUNCintinvstr+0xb4>)
 80067a4:	fb83 1302 	smull	r1, r3, r3, r2
 80067a8:	1099      	asrs	r1, r3, #2
 80067aa:	17d3      	asrs	r3, r2, #31
 80067ac:	1ac9      	subs	r1, r1, r3
 80067ae:	460b      	mov	r3, r1
 80067b0:	009b      	lsls	r3, r3, #2
 80067b2:	440b      	add	r3, r1
 80067b4:	005b      	lsls	r3, r3, #1
 80067b6:	1ad1      	subs	r1, r2, r3
 80067b8:	b2ca      	uxtb	r2, r1
 80067ba:	7dfb      	ldrb	r3, [r7, #23]
 80067bc:	1c59      	adds	r1, r3, #1
 80067be:	75f9      	strb	r1, [r7, #23]
 80067c0:	4619      	mov	r1, r3
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	440b      	add	r3, r1
 80067c6:	3230      	adds	r2, #48	; 0x30
 80067c8:	b2d2      	uxtb	r2, r2
 80067ca:	701a      	strb	r2, [r3, #0]
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	4a11      	ldr	r2, [pc, #68]	; (8006814 <STM32446FUNCintinvstr+0xb4>)
 80067d0:	fb82 1203 	smull	r1, r2, r2, r3
 80067d4:	1092      	asrs	r2, r2, #2
 80067d6:	17db      	asrs	r3, r3, #31
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	60fb      	str	r3, [r7, #12]
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2b00      	cmp	r3, #0
 80067e0:	dcde      	bgt.n	80067a0 <STM32446FUNCintinvstr+0x40>
	for( ; k < n_digit ; res[k++] = '0');
 80067e2:	e007      	b.n	80067f4 <STM32446FUNCintinvstr+0x94>
 80067e4:	7dfb      	ldrb	r3, [r7, #23]
 80067e6:	1c5a      	adds	r2, r3, #1
 80067e8:	75fa      	strb	r2, [r7, #23]
 80067ea:	461a      	mov	r2, r3
 80067ec:	68bb      	ldr	r3, [r7, #8]
 80067ee:	4413      	add	r3, r2
 80067f0:	2230      	movs	r2, #48	; 0x30
 80067f2:	701a      	strb	r2, [r3, #0]
 80067f4:	7dfa      	ldrb	r2, [r7, #23]
 80067f6:	79fb      	ldrb	r3, [r7, #7]
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d3f3      	bcc.n	80067e4 <STM32446FUNCintinvstr+0x84>
	res[k] = '\0';
 80067fc:	7dfb      	ldrb	r3, [r7, #23]
 80067fe:	68ba      	ldr	r2, [r7, #8]
 8006800:	4413      	add	r3, r2
 8006802:	2200      	movs	r2, #0
 8006804:	701a      	strb	r2, [r3, #0]
	return k;
 8006806:	7dfb      	ldrb	r3, [r7, #23]
}
 8006808:	4618      	mov	r0, r3
 800680a:	371c      	adds	r7, #28
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr
 8006814:	66666667 	.word	0x66666667

08006818 <SystickInic>:

/*******************************************************************************/
/*******************************************************************************/
// SYSTICK
void SystickInic(void)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	af00      	add	r7, sp, #0
	ret.systick.reg->LOAD = (uint32_t)(SystemClock() - 1);
 800681c:	f7fd fa82 	bl	8003d24 <SystemClock>
 8006820:	4602      	mov	r2, r0
 8006822:	4b0b      	ldr	r3, [pc, #44]	; (8006850 <SystickInic+0x38>)
 8006824:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8006828:	3a01      	subs	r2, #1
 800682a:	605a      	str	r2, [r3, #4]
	ret.systick.reg->VAL = 0UL;
 800682c:	4b08      	ldr	r3, [pc, #32]	; (8006850 <SystickInic+0x38>)
 800682e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8006832:	2200      	movs	r2, #0
 8006834:	609a      	str	r2, [r3, #8]
	ret.systick.reg->CTRL |= ((1 << 1) | (1 << 2));
 8006836:	4b06      	ldr	r3, [pc, #24]	; (8006850 <SystickInic+0x38>)
 8006838:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	4b04      	ldr	r3, [pc, #16]	; (8006850 <SystickInic+0x38>)
 8006840:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8006844:	f042 0206 	orr.w	r2, r2, #6
 8006848:	601a      	str	r2, [r3, #0]
}
 800684a:	bf00      	nop
 800684c:	bd80      	pop	{r7, pc}
 800684e:	bf00      	nop
 8006850:	20000670 	.word	0x20000670

08006854 <STM32446delay_ms>:
void STM32446delay_ms(uint32_t ms)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b082      	sub	sp, #8
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemClock() / 1000) - 1);
 800685c:	f7fd fa62 	bl	8003d24 <SystemClock>
 8006860:	4603      	mov	r3, r0
 8006862:	4a15      	ldr	r2, [pc, #84]	; (80068b8 <STM32446delay_ms+0x64>)
 8006864:	fba2 2303 	umull	r2, r3, r2, r3
 8006868:	099a      	lsrs	r2, r3, #6
 800686a:	4b14      	ldr	r3, [pc, #80]	; (80068bc <STM32446delay_ms+0x68>)
 800686c:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8006870:	3a01      	subs	r2, #1
 8006872:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 8006874:	4b11      	ldr	r3, [pc, #68]	; (80068bc <STM32446delay_ms+0x68>)
 8006876:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800687a:	681a      	ldr	r2, [r3, #0]
 800687c:	4b0f      	ldr	r3, [pc, #60]	; (80068bc <STM32446delay_ms+0x68>)
 800687e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8006882:	f042 0201 	orr.w	r2, r2, #1
 8006886:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 8006888:	4b0d      	ldr	r3, [pc, #52]	; (80068c0 <STM32446delay_ms+0x6c>)
 800688a:	2200      	movs	r2, #0
 800688c:	601a      	str	r2, [r3, #0]
	while (DelayCounter < ms);
 800688e:	bf00      	nop
 8006890:	4b0b      	ldr	r3, [pc, #44]	; (80068c0 <STM32446delay_ms+0x6c>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	429a      	cmp	r2, r3
 8006898:	d8fa      	bhi.n	8006890 <STM32446delay_ms+0x3c>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 800689a:	4b08      	ldr	r3, [pc, #32]	; (80068bc <STM32446delay_ms+0x68>)
 800689c:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	4b06      	ldr	r3, [pc, #24]	; (80068bc <STM32446delay_ms+0x68>)
 80068a4:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80068a8:	f022 0201 	bic.w	r2, r2, #1
 80068ac:	601a      	str	r2, [r3, #0]
}
 80068ae:	bf00      	nop
 80068b0:	3708      	adds	r7, #8
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}
 80068b6:	bf00      	nop
 80068b8:	10624dd3 	.word	0x10624dd3
 80068bc:	20000670 	.word	0x20000670
 80068c0:	20000874 	.word	0x20000874

080068c4 <STM32446delay_10us>:
void STM32446delay_10us(uint32_t ten_us)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b082      	sub	sp, #8
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemClock() / 100000) - 1);
 80068cc:	f7fd fa2a 	bl	8003d24 <SystemClock>
 80068d0:	4603      	mov	r3, r0
 80068d2:	095b      	lsrs	r3, r3, #5
 80068d4:	4a14      	ldr	r2, [pc, #80]	; (8006928 <STM32446delay_10us+0x64>)
 80068d6:	fba2 2303 	umull	r2, r3, r2, r3
 80068da:	09da      	lsrs	r2, r3, #7
 80068dc:	4b13      	ldr	r3, [pc, #76]	; (800692c <STM32446delay_10us+0x68>)
 80068de:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80068e2:	3a01      	subs	r2, #1
 80068e4:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 80068e6:	4b11      	ldr	r3, [pc, #68]	; (800692c <STM32446delay_10us+0x68>)
 80068e8:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80068ec:	681a      	ldr	r2, [r3, #0]
 80068ee:	4b0f      	ldr	r3, [pc, #60]	; (800692c <STM32446delay_10us+0x68>)
 80068f0:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80068f4:	f042 0201 	orr.w	r2, r2, #1
 80068f8:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 80068fa:	4b0d      	ldr	r3, [pc, #52]	; (8006930 <STM32446delay_10us+0x6c>)
 80068fc:	2200      	movs	r2, #0
 80068fe:	601a      	str	r2, [r3, #0]
	while (DelayCounter < ten_us);
 8006900:	bf00      	nop
 8006902:	4b0b      	ldr	r3, [pc, #44]	; (8006930 <STM32446delay_10us+0x6c>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	687a      	ldr	r2, [r7, #4]
 8006908:	429a      	cmp	r2, r3
 800690a:	d8fa      	bhi.n	8006902 <STM32446delay_10us+0x3e>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 800690c:	4b07      	ldr	r3, [pc, #28]	; (800692c <STM32446delay_10us+0x68>)
 800690e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	4b05      	ldr	r3, [pc, #20]	; (800692c <STM32446delay_10us+0x68>)
 8006916:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800691a:	f022 0201 	bic.w	r2, r2, #1
 800691e:	601a      	str	r2, [r3, #0]
}
 8006920:	bf00      	nop
 8006922:	3708      	adds	r7, #8
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}
 8006928:	0a7c5ac5 	.word	0x0a7c5ac5
 800692c:	20000670 	.word	0x20000670
 8006930:	20000874 	.word	0x20000874

08006934 <STM32446delay_us>:

void STM32446delay_us(uint32_t us)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b082      	sub	sp, #8
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
	ret.systick.reg->LOAD = (uint32_t)((SystemClock() / 1000000) - 1);
 800693c:	f7fd f9f2 	bl	8003d24 <SystemClock>
 8006940:	4603      	mov	r3, r0
 8006942:	4a15      	ldr	r2, [pc, #84]	; (8006998 <STM32446delay_us+0x64>)
 8006944:	fba2 2303 	umull	r2, r3, r2, r3
 8006948:	0c9a      	lsrs	r2, r3, #18
 800694a:	4b14      	ldr	r3, [pc, #80]	; (800699c <STM32446delay_us+0x68>)
 800694c:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8006950:	3a01      	subs	r2, #1
 8006952:	605a      	str	r2, [r3, #4]
	// Enable the SysTick timer
	ret.systick.reg->CTRL |= (1 << 0);
 8006954:	4b11      	ldr	r3, [pc, #68]	; (800699c <STM32446delay_us+0x68>)
 8006956:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800695a:	681a      	ldr	r2, [r3, #0]
 800695c:	4b0f      	ldr	r3, [pc, #60]	; (800699c <STM32446delay_us+0x68>)
 800695e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8006962:	f042 0201 	orr.w	r2, r2, #1
 8006966:	601a      	str	r2, [r3, #0]
	// Wait for a specified number of milliseconds
	DelayCounter = 0;
 8006968:	4b0d      	ldr	r3, [pc, #52]	; (80069a0 <STM32446delay_us+0x6c>)
 800696a:	2200      	movs	r2, #0
 800696c:	601a      	str	r2, [r3, #0]
	while (DelayCounter < us);
 800696e:	bf00      	nop
 8006970:	4b0b      	ldr	r3, [pc, #44]	; (80069a0 <STM32446delay_us+0x6c>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	429a      	cmp	r2, r3
 8006978:	d8fa      	bhi.n	8006970 <STM32446delay_us+0x3c>
	// Disable the SysTick timer
	ret.systick.reg->CTRL &= (uint32_t) ~(1 << 0);
 800697a:	4b08      	ldr	r3, [pc, #32]	; (800699c <STM32446delay_us+0x68>)
 800697c:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8006980:	681a      	ldr	r2, [r3, #0]
 8006982:	4b06      	ldr	r3, [pc, #24]	; (800699c <STM32446delay_us+0x68>)
 8006984:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8006988:	f022 0201 	bic.w	r2, r2, #1
 800698c:	601a      	str	r2, [r3, #0]
}
 800698e:	bf00      	nop
 8006990:	3708      	adds	r7, #8
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}
 8006996:	bf00      	nop
 8006998:	431bde83 	.word	0x431bde83
 800699c:	20000670 	.word	0x20000670
 80069a0:	20000874 	.word	0x20000874

080069a4 <SysTick_Handler>:

/***Interrupt Procedure***/
void SysTick_Handler(void)
{ // count down to zero systick interrupt and reload.
 80069a4:	b480      	push	{r7}
 80069a6:	af00      	add	r7, sp, #0
	DelayCounter++;
 80069a8:	4b04      	ldr	r3, [pc, #16]	; (80069bc <SysTick_Handler+0x18>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	3301      	adds	r3, #1
 80069ae:	4a03      	ldr	r2, [pc, #12]	; (80069bc <SysTick_Handler+0x18>)
 80069b0:	6013      	str	r3, [r2, #0]
}
 80069b2:	bf00      	nop
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr
 80069bc:	20000874 	.word	0x20000874

080069c0 <__errno>:
 80069c0:	4b01      	ldr	r3, [pc, #4]	; (80069c8 <__errno+0x8>)
 80069c2:	6818      	ldr	r0, [r3, #0]
 80069c4:	4770      	bx	lr
 80069c6:	bf00      	nop
 80069c8:	20000000 	.word	0x20000000

080069cc <__libc_init_array>:
 80069cc:	b570      	push	{r4, r5, r6, lr}
 80069ce:	4d0d      	ldr	r5, [pc, #52]	; (8006a04 <__libc_init_array+0x38>)
 80069d0:	4c0d      	ldr	r4, [pc, #52]	; (8006a08 <__libc_init_array+0x3c>)
 80069d2:	1b64      	subs	r4, r4, r5
 80069d4:	10a4      	asrs	r4, r4, #2
 80069d6:	2600      	movs	r6, #0
 80069d8:	42a6      	cmp	r6, r4
 80069da:	d109      	bne.n	80069f0 <__libc_init_array+0x24>
 80069dc:	4d0b      	ldr	r5, [pc, #44]	; (8006a0c <__libc_init_array+0x40>)
 80069de:	4c0c      	ldr	r4, [pc, #48]	; (8006a10 <__libc_init_array+0x44>)
 80069e0:	f001 fc7c 	bl	80082dc <_init>
 80069e4:	1b64      	subs	r4, r4, r5
 80069e6:	10a4      	asrs	r4, r4, #2
 80069e8:	2600      	movs	r6, #0
 80069ea:	42a6      	cmp	r6, r4
 80069ec:	d105      	bne.n	80069fa <__libc_init_array+0x2e>
 80069ee:	bd70      	pop	{r4, r5, r6, pc}
 80069f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80069f4:	4798      	blx	r3
 80069f6:	3601      	adds	r6, #1
 80069f8:	e7ee      	b.n	80069d8 <__libc_init_array+0xc>
 80069fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80069fe:	4798      	blx	r3
 8006a00:	3601      	adds	r6, #1
 8006a02:	e7f2      	b.n	80069ea <__libc_init_array+0x1e>
 8006a04:	08008418 	.word	0x08008418
 8006a08:	08008418 	.word	0x08008418
 8006a0c:	08008418 	.word	0x08008418
 8006a10:	0800841c 	.word	0x0800841c

08006a14 <memcpy>:
 8006a14:	440a      	add	r2, r1
 8006a16:	4291      	cmp	r1, r2
 8006a18:	f100 33ff 	add.w	r3, r0, #4294967295
 8006a1c:	d100      	bne.n	8006a20 <memcpy+0xc>
 8006a1e:	4770      	bx	lr
 8006a20:	b510      	push	{r4, lr}
 8006a22:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a26:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a2a:	4291      	cmp	r1, r2
 8006a2c:	d1f9      	bne.n	8006a22 <memcpy+0xe>
 8006a2e:	bd10      	pop	{r4, pc}

08006a30 <modf>:
 8006a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a32:	ec55 4b10 	vmov	r4, r5, d0
 8006a36:	4606      	mov	r6, r0
 8006a38:	f3c5 500a 	ubfx	r0, r5, #20, #11
 8006a3c:	f2a0 33ff 	subw	r3, r0, #1023	; 0x3ff
 8006a40:	2b13      	cmp	r3, #19
 8006a42:	462f      	mov	r7, r5
 8006a44:	dc21      	bgt.n	8006a8a <modf+0x5a>
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	da07      	bge.n	8006a5a <modf+0x2a>
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8006a50:	e9c6 2300 	strd	r2, r3, [r6]
 8006a54:	ec45 4b10 	vmov	d0, r4, r5
 8006a58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a5a:	481d      	ldr	r0, [pc, #116]	; (8006ad0 <modf+0xa0>)
 8006a5c:	4118      	asrs	r0, r3
 8006a5e:	ea05 0300 	and.w	r3, r5, r0
 8006a62:	4323      	orrs	r3, r4
 8006a64:	d105      	bne.n	8006a72 <modf+0x42>
 8006a66:	e9c6 4500 	strd	r4, r5, [r6]
 8006a6a:	f007 4500 	and.w	r5, r7, #2147483648	; 0x80000000
 8006a6e:	461c      	mov	r4, r3
 8006a70:	e7f0      	b.n	8006a54 <modf+0x24>
 8006a72:	2200      	movs	r2, #0
 8006a74:	ea25 0300 	bic.w	r3, r5, r0
 8006a78:	4620      	mov	r0, r4
 8006a7a:	4629      	mov	r1, r5
 8006a7c:	e9c6 2300 	strd	r2, r3, [r6]
 8006a80:	f7f9 fc22 	bl	80002c8 <__aeabi_dsub>
 8006a84:	4604      	mov	r4, r0
 8006a86:	460d      	mov	r5, r1
 8006a88:	e7e4      	b.n	8006a54 <modf+0x24>
 8006a8a:	2b33      	cmp	r3, #51	; 0x33
 8006a8c:	dd13      	ble.n	8006ab6 <modf+0x86>
 8006a8e:	ed86 0b00 	vstr	d0, [r6]
 8006a92:	f000 fc2b 	bl	80072ec <__fpclassifyd>
 8006a96:	b950      	cbnz	r0, 8006aae <modf+0x7e>
 8006a98:	4622      	mov	r2, r4
 8006a9a:	462b      	mov	r3, r5
 8006a9c:	4620      	mov	r0, r4
 8006a9e:	4629      	mov	r1, r5
 8006aa0:	f7f9 fc14 	bl	80002cc <__adddf3>
 8006aa4:	4604      	mov	r4, r0
 8006aa6:	460d      	mov	r5, r1
 8006aa8:	e9c6 4500 	strd	r4, r5, [r6]
 8006aac:	e7d2      	b.n	8006a54 <modf+0x24>
 8006aae:	2400      	movs	r4, #0
 8006ab0:	f005 4500 	and.w	r5, r5, #2147483648	; 0x80000000
 8006ab4:	e7ce      	b.n	8006a54 <modf+0x24>
 8006ab6:	f2a0 4313 	subw	r3, r0, #1043	; 0x413
 8006aba:	f04f 30ff 	mov.w	r0, #4294967295
 8006abe:	40d8      	lsrs	r0, r3
 8006ac0:	ea14 0300 	ands.w	r3, r4, r0
 8006ac4:	d0cf      	beq.n	8006a66 <modf+0x36>
 8006ac6:	462b      	mov	r3, r5
 8006ac8:	ea24 0200 	bic.w	r2, r4, r0
 8006acc:	e7d4      	b.n	8006a78 <modf+0x48>
 8006ace:	bf00      	nop
 8006ad0:	000fffff 	.word	0x000fffff

08006ad4 <_vsniprintf_r>:
 8006ad4:	b530      	push	{r4, r5, lr}
 8006ad6:	4614      	mov	r4, r2
 8006ad8:	2c00      	cmp	r4, #0
 8006ada:	b09b      	sub	sp, #108	; 0x6c
 8006adc:	4605      	mov	r5, r0
 8006ade:	461a      	mov	r2, r3
 8006ae0:	da05      	bge.n	8006aee <_vsniprintf_r+0x1a>
 8006ae2:	238b      	movs	r3, #139	; 0x8b
 8006ae4:	6003      	str	r3, [r0, #0]
 8006ae6:	f04f 30ff 	mov.w	r0, #4294967295
 8006aea:	b01b      	add	sp, #108	; 0x6c
 8006aec:	bd30      	pop	{r4, r5, pc}
 8006aee:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006af2:	f8ad 300c 	strh.w	r3, [sp, #12]
 8006af6:	bf14      	ite	ne
 8006af8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006afc:	4623      	moveq	r3, r4
 8006afe:	9302      	str	r3, [sp, #8]
 8006b00:	9305      	str	r3, [sp, #20]
 8006b02:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006b06:	9100      	str	r1, [sp, #0]
 8006b08:	9104      	str	r1, [sp, #16]
 8006b0a:	f8ad 300e 	strh.w	r3, [sp, #14]
 8006b0e:	4669      	mov	r1, sp
 8006b10:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006b12:	f000 f957 	bl	8006dc4 <_svfiprintf_r>
 8006b16:	1c43      	adds	r3, r0, #1
 8006b18:	bfbc      	itt	lt
 8006b1a:	238b      	movlt	r3, #139	; 0x8b
 8006b1c:	602b      	strlt	r3, [r5, #0]
 8006b1e:	2c00      	cmp	r4, #0
 8006b20:	d0e3      	beq.n	8006aea <_vsniprintf_r+0x16>
 8006b22:	9b00      	ldr	r3, [sp, #0]
 8006b24:	2200      	movs	r2, #0
 8006b26:	701a      	strb	r2, [r3, #0]
 8006b28:	e7df      	b.n	8006aea <_vsniprintf_r+0x16>
	...

08006b2c <vsniprintf>:
 8006b2c:	b507      	push	{r0, r1, r2, lr}
 8006b2e:	9300      	str	r3, [sp, #0]
 8006b30:	4613      	mov	r3, r2
 8006b32:	460a      	mov	r2, r1
 8006b34:	4601      	mov	r1, r0
 8006b36:	4803      	ldr	r0, [pc, #12]	; (8006b44 <vsniprintf+0x18>)
 8006b38:	6800      	ldr	r0, [r0, #0]
 8006b3a:	f7ff ffcb 	bl	8006ad4 <_vsniprintf_r>
 8006b3e:	b003      	add	sp, #12
 8006b40:	f85d fb04 	ldr.w	pc, [sp], #4
 8006b44:	20000000 	.word	0x20000000

08006b48 <__retarget_lock_acquire_recursive>:
 8006b48:	4770      	bx	lr

08006b4a <__retarget_lock_release_recursive>:
 8006b4a:	4770      	bx	lr

08006b4c <_free_r>:
 8006b4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006b4e:	2900      	cmp	r1, #0
 8006b50:	d044      	beq.n	8006bdc <_free_r+0x90>
 8006b52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006b56:	9001      	str	r0, [sp, #4]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	f1a1 0404 	sub.w	r4, r1, #4
 8006b5e:	bfb8      	it	lt
 8006b60:	18e4      	addlt	r4, r4, r3
 8006b62:	f000 fc17 	bl	8007394 <__malloc_lock>
 8006b66:	4a1e      	ldr	r2, [pc, #120]	; (8006be0 <_free_r+0x94>)
 8006b68:	9801      	ldr	r0, [sp, #4]
 8006b6a:	6813      	ldr	r3, [r2, #0]
 8006b6c:	b933      	cbnz	r3, 8006b7c <_free_r+0x30>
 8006b6e:	6063      	str	r3, [r4, #4]
 8006b70:	6014      	str	r4, [r2, #0]
 8006b72:	b003      	add	sp, #12
 8006b74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006b78:	f000 bc12 	b.w	80073a0 <__malloc_unlock>
 8006b7c:	42a3      	cmp	r3, r4
 8006b7e:	d908      	bls.n	8006b92 <_free_r+0x46>
 8006b80:	6825      	ldr	r5, [r4, #0]
 8006b82:	1961      	adds	r1, r4, r5
 8006b84:	428b      	cmp	r3, r1
 8006b86:	bf01      	itttt	eq
 8006b88:	6819      	ldreq	r1, [r3, #0]
 8006b8a:	685b      	ldreq	r3, [r3, #4]
 8006b8c:	1949      	addeq	r1, r1, r5
 8006b8e:	6021      	streq	r1, [r4, #0]
 8006b90:	e7ed      	b.n	8006b6e <_free_r+0x22>
 8006b92:	461a      	mov	r2, r3
 8006b94:	685b      	ldr	r3, [r3, #4]
 8006b96:	b10b      	cbz	r3, 8006b9c <_free_r+0x50>
 8006b98:	42a3      	cmp	r3, r4
 8006b9a:	d9fa      	bls.n	8006b92 <_free_r+0x46>
 8006b9c:	6811      	ldr	r1, [r2, #0]
 8006b9e:	1855      	adds	r5, r2, r1
 8006ba0:	42a5      	cmp	r5, r4
 8006ba2:	d10b      	bne.n	8006bbc <_free_r+0x70>
 8006ba4:	6824      	ldr	r4, [r4, #0]
 8006ba6:	4421      	add	r1, r4
 8006ba8:	1854      	adds	r4, r2, r1
 8006baa:	42a3      	cmp	r3, r4
 8006bac:	6011      	str	r1, [r2, #0]
 8006bae:	d1e0      	bne.n	8006b72 <_free_r+0x26>
 8006bb0:	681c      	ldr	r4, [r3, #0]
 8006bb2:	685b      	ldr	r3, [r3, #4]
 8006bb4:	6053      	str	r3, [r2, #4]
 8006bb6:	4421      	add	r1, r4
 8006bb8:	6011      	str	r1, [r2, #0]
 8006bba:	e7da      	b.n	8006b72 <_free_r+0x26>
 8006bbc:	d902      	bls.n	8006bc4 <_free_r+0x78>
 8006bbe:	230c      	movs	r3, #12
 8006bc0:	6003      	str	r3, [r0, #0]
 8006bc2:	e7d6      	b.n	8006b72 <_free_r+0x26>
 8006bc4:	6825      	ldr	r5, [r4, #0]
 8006bc6:	1961      	adds	r1, r4, r5
 8006bc8:	428b      	cmp	r3, r1
 8006bca:	bf04      	itt	eq
 8006bcc:	6819      	ldreq	r1, [r3, #0]
 8006bce:	685b      	ldreq	r3, [r3, #4]
 8006bd0:	6063      	str	r3, [r4, #4]
 8006bd2:	bf04      	itt	eq
 8006bd4:	1949      	addeq	r1, r1, r5
 8006bd6:	6021      	streq	r1, [r4, #0]
 8006bd8:	6054      	str	r4, [r2, #4]
 8006bda:	e7ca      	b.n	8006b72 <_free_r+0x26>
 8006bdc:	b003      	add	sp, #12
 8006bde:	bd30      	pop	{r4, r5, pc}
 8006be0:	200008bc 	.word	0x200008bc

08006be4 <sbrk_aligned>:
 8006be4:	b570      	push	{r4, r5, r6, lr}
 8006be6:	4e0e      	ldr	r6, [pc, #56]	; (8006c20 <sbrk_aligned+0x3c>)
 8006be8:	460c      	mov	r4, r1
 8006bea:	6831      	ldr	r1, [r6, #0]
 8006bec:	4605      	mov	r5, r0
 8006bee:	b911      	cbnz	r1, 8006bf6 <sbrk_aligned+0x12>
 8006bf0:	f000 fba6 	bl	8007340 <_sbrk_r>
 8006bf4:	6030      	str	r0, [r6, #0]
 8006bf6:	4621      	mov	r1, r4
 8006bf8:	4628      	mov	r0, r5
 8006bfa:	f000 fba1 	bl	8007340 <_sbrk_r>
 8006bfe:	1c43      	adds	r3, r0, #1
 8006c00:	d00a      	beq.n	8006c18 <sbrk_aligned+0x34>
 8006c02:	1cc4      	adds	r4, r0, #3
 8006c04:	f024 0403 	bic.w	r4, r4, #3
 8006c08:	42a0      	cmp	r0, r4
 8006c0a:	d007      	beq.n	8006c1c <sbrk_aligned+0x38>
 8006c0c:	1a21      	subs	r1, r4, r0
 8006c0e:	4628      	mov	r0, r5
 8006c10:	f000 fb96 	bl	8007340 <_sbrk_r>
 8006c14:	3001      	adds	r0, #1
 8006c16:	d101      	bne.n	8006c1c <sbrk_aligned+0x38>
 8006c18:	f04f 34ff 	mov.w	r4, #4294967295
 8006c1c:	4620      	mov	r0, r4
 8006c1e:	bd70      	pop	{r4, r5, r6, pc}
 8006c20:	200008c0 	.word	0x200008c0

08006c24 <_malloc_r>:
 8006c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c28:	1ccd      	adds	r5, r1, #3
 8006c2a:	f025 0503 	bic.w	r5, r5, #3
 8006c2e:	3508      	adds	r5, #8
 8006c30:	2d0c      	cmp	r5, #12
 8006c32:	bf38      	it	cc
 8006c34:	250c      	movcc	r5, #12
 8006c36:	2d00      	cmp	r5, #0
 8006c38:	4607      	mov	r7, r0
 8006c3a:	db01      	blt.n	8006c40 <_malloc_r+0x1c>
 8006c3c:	42a9      	cmp	r1, r5
 8006c3e:	d905      	bls.n	8006c4c <_malloc_r+0x28>
 8006c40:	230c      	movs	r3, #12
 8006c42:	603b      	str	r3, [r7, #0]
 8006c44:	2600      	movs	r6, #0
 8006c46:	4630      	mov	r0, r6
 8006c48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c4c:	4e2e      	ldr	r6, [pc, #184]	; (8006d08 <_malloc_r+0xe4>)
 8006c4e:	f000 fba1 	bl	8007394 <__malloc_lock>
 8006c52:	6833      	ldr	r3, [r6, #0]
 8006c54:	461c      	mov	r4, r3
 8006c56:	bb34      	cbnz	r4, 8006ca6 <_malloc_r+0x82>
 8006c58:	4629      	mov	r1, r5
 8006c5a:	4638      	mov	r0, r7
 8006c5c:	f7ff ffc2 	bl	8006be4 <sbrk_aligned>
 8006c60:	1c43      	adds	r3, r0, #1
 8006c62:	4604      	mov	r4, r0
 8006c64:	d14d      	bne.n	8006d02 <_malloc_r+0xde>
 8006c66:	6834      	ldr	r4, [r6, #0]
 8006c68:	4626      	mov	r6, r4
 8006c6a:	2e00      	cmp	r6, #0
 8006c6c:	d140      	bne.n	8006cf0 <_malloc_r+0xcc>
 8006c6e:	6823      	ldr	r3, [r4, #0]
 8006c70:	4631      	mov	r1, r6
 8006c72:	4638      	mov	r0, r7
 8006c74:	eb04 0803 	add.w	r8, r4, r3
 8006c78:	f000 fb62 	bl	8007340 <_sbrk_r>
 8006c7c:	4580      	cmp	r8, r0
 8006c7e:	d13a      	bne.n	8006cf6 <_malloc_r+0xd2>
 8006c80:	6821      	ldr	r1, [r4, #0]
 8006c82:	3503      	adds	r5, #3
 8006c84:	1a6d      	subs	r5, r5, r1
 8006c86:	f025 0503 	bic.w	r5, r5, #3
 8006c8a:	3508      	adds	r5, #8
 8006c8c:	2d0c      	cmp	r5, #12
 8006c8e:	bf38      	it	cc
 8006c90:	250c      	movcc	r5, #12
 8006c92:	4629      	mov	r1, r5
 8006c94:	4638      	mov	r0, r7
 8006c96:	f7ff ffa5 	bl	8006be4 <sbrk_aligned>
 8006c9a:	3001      	adds	r0, #1
 8006c9c:	d02b      	beq.n	8006cf6 <_malloc_r+0xd2>
 8006c9e:	6823      	ldr	r3, [r4, #0]
 8006ca0:	442b      	add	r3, r5
 8006ca2:	6023      	str	r3, [r4, #0]
 8006ca4:	e00e      	b.n	8006cc4 <_malloc_r+0xa0>
 8006ca6:	6822      	ldr	r2, [r4, #0]
 8006ca8:	1b52      	subs	r2, r2, r5
 8006caa:	d41e      	bmi.n	8006cea <_malloc_r+0xc6>
 8006cac:	2a0b      	cmp	r2, #11
 8006cae:	d916      	bls.n	8006cde <_malloc_r+0xba>
 8006cb0:	1961      	adds	r1, r4, r5
 8006cb2:	42a3      	cmp	r3, r4
 8006cb4:	6025      	str	r5, [r4, #0]
 8006cb6:	bf18      	it	ne
 8006cb8:	6059      	strne	r1, [r3, #4]
 8006cba:	6863      	ldr	r3, [r4, #4]
 8006cbc:	bf08      	it	eq
 8006cbe:	6031      	streq	r1, [r6, #0]
 8006cc0:	5162      	str	r2, [r4, r5]
 8006cc2:	604b      	str	r3, [r1, #4]
 8006cc4:	4638      	mov	r0, r7
 8006cc6:	f104 060b 	add.w	r6, r4, #11
 8006cca:	f000 fb69 	bl	80073a0 <__malloc_unlock>
 8006cce:	f026 0607 	bic.w	r6, r6, #7
 8006cd2:	1d23      	adds	r3, r4, #4
 8006cd4:	1af2      	subs	r2, r6, r3
 8006cd6:	d0b6      	beq.n	8006c46 <_malloc_r+0x22>
 8006cd8:	1b9b      	subs	r3, r3, r6
 8006cda:	50a3      	str	r3, [r4, r2]
 8006cdc:	e7b3      	b.n	8006c46 <_malloc_r+0x22>
 8006cde:	6862      	ldr	r2, [r4, #4]
 8006ce0:	42a3      	cmp	r3, r4
 8006ce2:	bf0c      	ite	eq
 8006ce4:	6032      	streq	r2, [r6, #0]
 8006ce6:	605a      	strne	r2, [r3, #4]
 8006ce8:	e7ec      	b.n	8006cc4 <_malloc_r+0xa0>
 8006cea:	4623      	mov	r3, r4
 8006cec:	6864      	ldr	r4, [r4, #4]
 8006cee:	e7b2      	b.n	8006c56 <_malloc_r+0x32>
 8006cf0:	4634      	mov	r4, r6
 8006cf2:	6876      	ldr	r6, [r6, #4]
 8006cf4:	e7b9      	b.n	8006c6a <_malloc_r+0x46>
 8006cf6:	230c      	movs	r3, #12
 8006cf8:	603b      	str	r3, [r7, #0]
 8006cfa:	4638      	mov	r0, r7
 8006cfc:	f000 fb50 	bl	80073a0 <__malloc_unlock>
 8006d00:	e7a1      	b.n	8006c46 <_malloc_r+0x22>
 8006d02:	6025      	str	r5, [r4, #0]
 8006d04:	e7de      	b.n	8006cc4 <_malloc_r+0xa0>
 8006d06:	bf00      	nop
 8006d08:	200008bc 	.word	0x200008bc

08006d0c <__ssputs_r>:
 8006d0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d10:	688e      	ldr	r6, [r1, #8]
 8006d12:	429e      	cmp	r6, r3
 8006d14:	4682      	mov	sl, r0
 8006d16:	460c      	mov	r4, r1
 8006d18:	4690      	mov	r8, r2
 8006d1a:	461f      	mov	r7, r3
 8006d1c:	d838      	bhi.n	8006d90 <__ssputs_r+0x84>
 8006d1e:	898a      	ldrh	r2, [r1, #12]
 8006d20:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006d24:	d032      	beq.n	8006d8c <__ssputs_r+0x80>
 8006d26:	6825      	ldr	r5, [r4, #0]
 8006d28:	6909      	ldr	r1, [r1, #16]
 8006d2a:	eba5 0901 	sub.w	r9, r5, r1
 8006d2e:	6965      	ldr	r5, [r4, #20]
 8006d30:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006d34:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006d38:	3301      	adds	r3, #1
 8006d3a:	444b      	add	r3, r9
 8006d3c:	106d      	asrs	r5, r5, #1
 8006d3e:	429d      	cmp	r5, r3
 8006d40:	bf38      	it	cc
 8006d42:	461d      	movcc	r5, r3
 8006d44:	0553      	lsls	r3, r2, #21
 8006d46:	d531      	bpl.n	8006dac <__ssputs_r+0xa0>
 8006d48:	4629      	mov	r1, r5
 8006d4a:	f7ff ff6b 	bl	8006c24 <_malloc_r>
 8006d4e:	4606      	mov	r6, r0
 8006d50:	b950      	cbnz	r0, 8006d68 <__ssputs_r+0x5c>
 8006d52:	230c      	movs	r3, #12
 8006d54:	f8ca 3000 	str.w	r3, [sl]
 8006d58:	89a3      	ldrh	r3, [r4, #12]
 8006d5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d5e:	81a3      	strh	r3, [r4, #12]
 8006d60:	f04f 30ff 	mov.w	r0, #4294967295
 8006d64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d68:	6921      	ldr	r1, [r4, #16]
 8006d6a:	464a      	mov	r2, r9
 8006d6c:	f7ff fe52 	bl	8006a14 <memcpy>
 8006d70:	89a3      	ldrh	r3, [r4, #12]
 8006d72:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006d76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006d7a:	81a3      	strh	r3, [r4, #12]
 8006d7c:	6126      	str	r6, [r4, #16]
 8006d7e:	6165      	str	r5, [r4, #20]
 8006d80:	444e      	add	r6, r9
 8006d82:	eba5 0509 	sub.w	r5, r5, r9
 8006d86:	6026      	str	r6, [r4, #0]
 8006d88:	60a5      	str	r5, [r4, #8]
 8006d8a:	463e      	mov	r6, r7
 8006d8c:	42be      	cmp	r6, r7
 8006d8e:	d900      	bls.n	8006d92 <__ssputs_r+0x86>
 8006d90:	463e      	mov	r6, r7
 8006d92:	6820      	ldr	r0, [r4, #0]
 8006d94:	4632      	mov	r2, r6
 8006d96:	4641      	mov	r1, r8
 8006d98:	f000 fae2 	bl	8007360 <memmove>
 8006d9c:	68a3      	ldr	r3, [r4, #8]
 8006d9e:	1b9b      	subs	r3, r3, r6
 8006da0:	60a3      	str	r3, [r4, #8]
 8006da2:	6823      	ldr	r3, [r4, #0]
 8006da4:	4433      	add	r3, r6
 8006da6:	6023      	str	r3, [r4, #0]
 8006da8:	2000      	movs	r0, #0
 8006daa:	e7db      	b.n	8006d64 <__ssputs_r+0x58>
 8006dac:	462a      	mov	r2, r5
 8006dae:	f000 fafd 	bl	80073ac <_realloc_r>
 8006db2:	4606      	mov	r6, r0
 8006db4:	2800      	cmp	r0, #0
 8006db6:	d1e1      	bne.n	8006d7c <__ssputs_r+0x70>
 8006db8:	6921      	ldr	r1, [r4, #16]
 8006dba:	4650      	mov	r0, sl
 8006dbc:	f7ff fec6 	bl	8006b4c <_free_r>
 8006dc0:	e7c7      	b.n	8006d52 <__ssputs_r+0x46>
	...

08006dc4 <_svfiprintf_r>:
 8006dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dc8:	4698      	mov	r8, r3
 8006dca:	898b      	ldrh	r3, [r1, #12]
 8006dcc:	061b      	lsls	r3, r3, #24
 8006dce:	b09d      	sub	sp, #116	; 0x74
 8006dd0:	4607      	mov	r7, r0
 8006dd2:	460d      	mov	r5, r1
 8006dd4:	4614      	mov	r4, r2
 8006dd6:	d50e      	bpl.n	8006df6 <_svfiprintf_r+0x32>
 8006dd8:	690b      	ldr	r3, [r1, #16]
 8006dda:	b963      	cbnz	r3, 8006df6 <_svfiprintf_r+0x32>
 8006ddc:	2140      	movs	r1, #64	; 0x40
 8006dde:	f7ff ff21 	bl	8006c24 <_malloc_r>
 8006de2:	6028      	str	r0, [r5, #0]
 8006de4:	6128      	str	r0, [r5, #16]
 8006de6:	b920      	cbnz	r0, 8006df2 <_svfiprintf_r+0x2e>
 8006de8:	230c      	movs	r3, #12
 8006dea:	603b      	str	r3, [r7, #0]
 8006dec:	f04f 30ff 	mov.w	r0, #4294967295
 8006df0:	e0d1      	b.n	8006f96 <_svfiprintf_r+0x1d2>
 8006df2:	2340      	movs	r3, #64	; 0x40
 8006df4:	616b      	str	r3, [r5, #20]
 8006df6:	2300      	movs	r3, #0
 8006df8:	9309      	str	r3, [sp, #36]	; 0x24
 8006dfa:	2320      	movs	r3, #32
 8006dfc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e00:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e04:	2330      	movs	r3, #48	; 0x30
 8006e06:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006fb0 <_svfiprintf_r+0x1ec>
 8006e0a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e0e:	f04f 0901 	mov.w	r9, #1
 8006e12:	4623      	mov	r3, r4
 8006e14:	469a      	mov	sl, r3
 8006e16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e1a:	b10a      	cbz	r2, 8006e20 <_svfiprintf_r+0x5c>
 8006e1c:	2a25      	cmp	r2, #37	; 0x25
 8006e1e:	d1f9      	bne.n	8006e14 <_svfiprintf_r+0x50>
 8006e20:	ebba 0b04 	subs.w	fp, sl, r4
 8006e24:	d00b      	beq.n	8006e3e <_svfiprintf_r+0x7a>
 8006e26:	465b      	mov	r3, fp
 8006e28:	4622      	mov	r2, r4
 8006e2a:	4629      	mov	r1, r5
 8006e2c:	4638      	mov	r0, r7
 8006e2e:	f7ff ff6d 	bl	8006d0c <__ssputs_r>
 8006e32:	3001      	adds	r0, #1
 8006e34:	f000 80aa 	beq.w	8006f8c <_svfiprintf_r+0x1c8>
 8006e38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006e3a:	445a      	add	r2, fp
 8006e3c:	9209      	str	r2, [sp, #36]	; 0x24
 8006e3e:	f89a 3000 	ldrb.w	r3, [sl]
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	f000 80a2 	beq.w	8006f8c <_svfiprintf_r+0x1c8>
 8006e48:	2300      	movs	r3, #0
 8006e4a:	f04f 32ff 	mov.w	r2, #4294967295
 8006e4e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e52:	f10a 0a01 	add.w	sl, sl, #1
 8006e56:	9304      	str	r3, [sp, #16]
 8006e58:	9307      	str	r3, [sp, #28]
 8006e5a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006e5e:	931a      	str	r3, [sp, #104]	; 0x68
 8006e60:	4654      	mov	r4, sl
 8006e62:	2205      	movs	r2, #5
 8006e64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e68:	4851      	ldr	r0, [pc, #324]	; (8006fb0 <_svfiprintf_r+0x1ec>)
 8006e6a:	f7f9 f9d9 	bl	8000220 <memchr>
 8006e6e:	9a04      	ldr	r2, [sp, #16]
 8006e70:	b9d8      	cbnz	r0, 8006eaa <_svfiprintf_r+0xe6>
 8006e72:	06d0      	lsls	r0, r2, #27
 8006e74:	bf44      	itt	mi
 8006e76:	2320      	movmi	r3, #32
 8006e78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e7c:	0711      	lsls	r1, r2, #28
 8006e7e:	bf44      	itt	mi
 8006e80:	232b      	movmi	r3, #43	; 0x2b
 8006e82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006e86:	f89a 3000 	ldrb.w	r3, [sl]
 8006e8a:	2b2a      	cmp	r3, #42	; 0x2a
 8006e8c:	d015      	beq.n	8006eba <_svfiprintf_r+0xf6>
 8006e8e:	9a07      	ldr	r2, [sp, #28]
 8006e90:	4654      	mov	r4, sl
 8006e92:	2000      	movs	r0, #0
 8006e94:	f04f 0c0a 	mov.w	ip, #10
 8006e98:	4621      	mov	r1, r4
 8006e9a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e9e:	3b30      	subs	r3, #48	; 0x30
 8006ea0:	2b09      	cmp	r3, #9
 8006ea2:	d94e      	bls.n	8006f42 <_svfiprintf_r+0x17e>
 8006ea4:	b1b0      	cbz	r0, 8006ed4 <_svfiprintf_r+0x110>
 8006ea6:	9207      	str	r2, [sp, #28]
 8006ea8:	e014      	b.n	8006ed4 <_svfiprintf_r+0x110>
 8006eaa:	eba0 0308 	sub.w	r3, r0, r8
 8006eae:	fa09 f303 	lsl.w	r3, r9, r3
 8006eb2:	4313      	orrs	r3, r2
 8006eb4:	9304      	str	r3, [sp, #16]
 8006eb6:	46a2      	mov	sl, r4
 8006eb8:	e7d2      	b.n	8006e60 <_svfiprintf_r+0x9c>
 8006eba:	9b03      	ldr	r3, [sp, #12]
 8006ebc:	1d19      	adds	r1, r3, #4
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	9103      	str	r1, [sp, #12]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	bfbb      	ittet	lt
 8006ec6:	425b      	neglt	r3, r3
 8006ec8:	f042 0202 	orrlt.w	r2, r2, #2
 8006ecc:	9307      	strge	r3, [sp, #28]
 8006ece:	9307      	strlt	r3, [sp, #28]
 8006ed0:	bfb8      	it	lt
 8006ed2:	9204      	strlt	r2, [sp, #16]
 8006ed4:	7823      	ldrb	r3, [r4, #0]
 8006ed6:	2b2e      	cmp	r3, #46	; 0x2e
 8006ed8:	d10c      	bne.n	8006ef4 <_svfiprintf_r+0x130>
 8006eda:	7863      	ldrb	r3, [r4, #1]
 8006edc:	2b2a      	cmp	r3, #42	; 0x2a
 8006ede:	d135      	bne.n	8006f4c <_svfiprintf_r+0x188>
 8006ee0:	9b03      	ldr	r3, [sp, #12]
 8006ee2:	1d1a      	adds	r2, r3, #4
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	9203      	str	r2, [sp, #12]
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	bfb8      	it	lt
 8006eec:	f04f 33ff 	movlt.w	r3, #4294967295
 8006ef0:	3402      	adds	r4, #2
 8006ef2:	9305      	str	r3, [sp, #20]
 8006ef4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006fc0 <_svfiprintf_r+0x1fc>
 8006ef8:	7821      	ldrb	r1, [r4, #0]
 8006efa:	2203      	movs	r2, #3
 8006efc:	4650      	mov	r0, sl
 8006efe:	f7f9 f98f 	bl	8000220 <memchr>
 8006f02:	b140      	cbz	r0, 8006f16 <_svfiprintf_r+0x152>
 8006f04:	2340      	movs	r3, #64	; 0x40
 8006f06:	eba0 000a 	sub.w	r0, r0, sl
 8006f0a:	fa03 f000 	lsl.w	r0, r3, r0
 8006f0e:	9b04      	ldr	r3, [sp, #16]
 8006f10:	4303      	orrs	r3, r0
 8006f12:	3401      	adds	r4, #1
 8006f14:	9304      	str	r3, [sp, #16]
 8006f16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f1a:	4826      	ldr	r0, [pc, #152]	; (8006fb4 <_svfiprintf_r+0x1f0>)
 8006f1c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f20:	2206      	movs	r2, #6
 8006f22:	f7f9 f97d 	bl	8000220 <memchr>
 8006f26:	2800      	cmp	r0, #0
 8006f28:	d038      	beq.n	8006f9c <_svfiprintf_r+0x1d8>
 8006f2a:	4b23      	ldr	r3, [pc, #140]	; (8006fb8 <_svfiprintf_r+0x1f4>)
 8006f2c:	bb1b      	cbnz	r3, 8006f76 <_svfiprintf_r+0x1b2>
 8006f2e:	9b03      	ldr	r3, [sp, #12]
 8006f30:	3307      	adds	r3, #7
 8006f32:	f023 0307 	bic.w	r3, r3, #7
 8006f36:	3308      	adds	r3, #8
 8006f38:	9303      	str	r3, [sp, #12]
 8006f3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f3c:	4433      	add	r3, r6
 8006f3e:	9309      	str	r3, [sp, #36]	; 0x24
 8006f40:	e767      	b.n	8006e12 <_svfiprintf_r+0x4e>
 8006f42:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f46:	460c      	mov	r4, r1
 8006f48:	2001      	movs	r0, #1
 8006f4a:	e7a5      	b.n	8006e98 <_svfiprintf_r+0xd4>
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	3401      	adds	r4, #1
 8006f50:	9305      	str	r3, [sp, #20]
 8006f52:	4619      	mov	r1, r3
 8006f54:	f04f 0c0a 	mov.w	ip, #10
 8006f58:	4620      	mov	r0, r4
 8006f5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f5e:	3a30      	subs	r2, #48	; 0x30
 8006f60:	2a09      	cmp	r2, #9
 8006f62:	d903      	bls.n	8006f6c <_svfiprintf_r+0x1a8>
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d0c5      	beq.n	8006ef4 <_svfiprintf_r+0x130>
 8006f68:	9105      	str	r1, [sp, #20]
 8006f6a:	e7c3      	b.n	8006ef4 <_svfiprintf_r+0x130>
 8006f6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006f70:	4604      	mov	r4, r0
 8006f72:	2301      	movs	r3, #1
 8006f74:	e7f0      	b.n	8006f58 <_svfiprintf_r+0x194>
 8006f76:	ab03      	add	r3, sp, #12
 8006f78:	9300      	str	r3, [sp, #0]
 8006f7a:	462a      	mov	r2, r5
 8006f7c:	4b0f      	ldr	r3, [pc, #60]	; (8006fbc <_svfiprintf_r+0x1f8>)
 8006f7e:	a904      	add	r1, sp, #16
 8006f80:	4638      	mov	r0, r7
 8006f82:	f3af 8000 	nop.w
 8006f86:	1c42      	adds	r2, r0, #1
 8006f88:	4606      	mov	r6, r0
 8006f8a:	d1d6      	bne.n	8006f3a <_svfiprintf_r+0x176>
 8006f8c:	89ab      	ldrh	r3, [r5, #12]
 8006f8e:	065b      	lsls	r3, r3, #25
 8006f90:	f53f af2c 	bmi.w	8006dec <_svfiprintf_r+0x28>
 8006f94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006f96:	b01d      	add	sp, #116	; 0x74
 8006f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f9c:	ab03      	add	r3, sp, #12
 8006f9e:	9300      	str	r3, [sp, #0]
 8006fa0:	462a      	mov	r2, r5
 8006fa2:	4b06      	ldr	r3, [pc, #24]	; (8006fbc <_svfiprintf_r+0x1f8>)
 8006fa4:	a904      	add	r1, sp, #16
 8006fa6:	4638      	mov	r0, r7
 8006fa8:	f000 f87a 	bl	80070a0 <_printf_i>
 8006fac:	e7eb      	b.n	8006f86 <_svfiprintf_r+0x1c2>
 8006fae:	bf00      	nop
 8006fb0:	080083b4 	.word	0x080083b4
 8006fb4:	080083be 	.word	0x080083be
 8006fb8:	00000000 	.word	0x00000000
 8006fbc:	08006d0d 	.word	0x08006d0d
 8006fc0:	080083ba 	.word	0x080083ba

08006fc4 <_printf_common>:
 8006fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fc8:	4616      	mov	r6, r2
 8006fca:	4699      	mov	r9, r3
 8006fcc:	688a      	ldr	r2, [r1, #8]
 8006fce:	690b      	ldr	r3, [r1, #16]
 8006fd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	bfb8      	it	lt
 8006fd8:	4613      	movlt	r3, r2
 8006fda:	6033      	str	r3, [r6, #0]
 8006fdc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006fe0:	4607      	mov	r7, r0
 8006fe2:	460c      	mov	r4, r1
 8006fe4:	b10a      	cbz	r2, 8006fea <_printf_common+0x26>
 8006fe6:	3301      	adds	r3, #1
 8006fe8:	6033      	str	r3, [r6, #0]
 8006fea:	6823      	ldr	r3, [r4, #0]
 8006fec:	0699      	lsls	r1, r3, #26
 8006fee:	bf42      	ittt	mi
 8006ff0:	6833      	ldrmi	r3, [r6, #0]
 8006ff2:	3302      	addmi	r3, #2
 8006ff4:	6033      	strmi	r3, [r6, #0]
 8006ff6:	6825      	ldr	r5, [r4, #0]
 8006ff8:	f015 0506 	ands.w	r5, r5, #6
 8006ffc:	d106      	bne.n	800700c <_printf_common+0x48>
 8006ffe:	f104 0a19 	add.w	sl, r4, #25
 8007002:	68e3      	ldr	r3, [r4, #12]
 8007004:	6832      	ldr	r2, [r6, #0]
 8007006:	1a9b      	subs	r3, r3, r2
 8007008:	42ab      	cmp	r3, r5
 800700a:	dc26      	bgt.n	800705a <_printf_common+0x96>
 800700c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007010:	1e13      	subs	r3, r2, #0
 8007012:	6822      	ldr	r2, [r4, #0]
 8007014:	bf18      	it	ne
 8007016:	2301      	movne	r3, #1
 8007018:	0692      	lsls	r2, r2, #26
 800701a:	d42b      	bmi.n	8007074 <_printf_common+0xb0>
 800701c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007020:	4649      	mov	r1, r9
 8007022:	4638      	mov	r0, r7
 8007024:	47c0      	blx	r8
 8007026:	3001      	adds	r0, #1
 8007028:	d01e      	beq.n	8007068 <_printf_common+0xa4>
 800702a:	6823      	ldr	r3, [r4, #0]
 800702c:	68e5      	ldr	r5, [r4, #12]
 800702e:	6832      	ldr	r2, [r6, #0]
 8007030:	f003 0306 	and.w	r3, r3, #6
 8007034:	2b04      	cmp	r3, #4
 8007036:	bf08      	it	eq
 8007038:	1aad      	subeq	r5, r5, r2
 800703a:	68a3      	ldr	r3, [r4, #8]
 800703c:	6922      	ldr	r2, [r4, #16]
 800703e:	bf0c      	ite	eq
 8007040:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007044:	2500      	movne	r5, #0
 8007046:	4293      	cmp	r3, r2
 8007048:	bfc4      	itt	gt
 800704a:	1a9b      	subgt	r3, r3, r2
 800704c:	18ed      	addgt	r5, r5, r3
 800704e:	2600      	movs	r6, #0
 8007050:	341a      	adds	r4, #26
 8007052:	42b5      	cmp	r5, r6
 8007054:	d11a      	bne.n	800708c <_printf_common+0xc8>
 8007056:	2000      	movs	r0, #0
 8007058:	e008      	b.n	800706c <_printf_common+0xa8>
 800705a:	2301      	movs	r3, #1
 800705c:	4652      	mov	r2, sl
 800705e:	4649      	mov	r1, r9
 8007060:	4638      	mov	r0, r7
 8007062:	47c0      	blx	r8
 8007064:	3001      	adds	r0, #1
 8007066:	d103      	bne.n	8007070 <_printf_common+0xac>
 8007068:	f04f 30ff 	mov.w	r0, #4294967295
 800706c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007070:	3501      	adds	r5, #1
 8007072:	e7c6      	b.n	8007002 <_printf_common+0x3e>
 8007074:	18e1      	adds	r1, r4, r3
 8007076:	1c5a      	adds	r2, r3, #1
 8007078:	2030      	movs	r0, #48	; 0x30
 800707a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800707e:	4422      	add	r2, r4
 8007080:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007084:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007088:	3302      	adds	r3, #2
 800708a:	e7c7      	b.n	800701c <_printf_common+0x58>
 800708c:	2301      	movs	r3, #1
 800708e:	4622      	mov	r2, r4
 8007090:	4649      	mov	r1, r9
 8007092:	4638      	mov	r0, r7
 8007094:	47c0      	blx	r8
 8007096:	3001      	adds	r0, #1
 8007098:	d0e6      	beq.n	8007068 <_printf_common+0xa4>
 800709a:	3601      	adds	r6, #1
 800709c:	e7d9      	b.n	8007052 <_printf_common+0x8e>
	...

080070a0 <_printf_i>:
 80070a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070a4:	7e0f      	ldrb	r7, [r1, #24]
 80070a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80070a8:	2f78      	cmp	r7, #120	; 0x78
 80070aa:	4691      	mov	r9, r2
 80070ac:	4680      	mov	r8, r0
 80070ae:	460c      	mov	r4, r1
 80070b0:	469a      	mov	sl, r3
 80070b2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80070b6:	d807      	bhi.n	80070c8 <_printf_i+0x28>
 80070b8:	2f62      	cmp	r7, #98	; 0x62
 80070ba:	d80a      	bhi.n	80070d2 <_printf_i+0x32>
 80070bc:	2f00      	cmp	r7, #0
 80070be:	f000 80d8 	beq.w	8007272 <_printf_i+0x1d2>
 80070c2:	2f58      	cmp	r7, #88	; 0x58
 80070c4:	f000 80a3 	beq.w	800720e <_printf_i+0x16e>
 80070c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80070cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80070d0:	e03a      	b.n	8007148 <_printf_i+0xa8>
 80070d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80070d6:	2b15      	cmp	r3, #21
 80070d8:	d8f6      	bhi.n	80070c8 <_printf_i+0x28>
 80070da:	a101      	add	r1, pc, #4	; (adr r1, 80070e0 <_printf_i+0x40>)
 80070dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80070e0:	08007139 	.word	0x08007139
 80070e4:	0800714d 	.word	0x0800714d
 80070e8:	080070c9 	.word	0x080070c9
 80070ec:	080070c9 	.word	0x080070c9
 80070f0:	080070c9 	.word	0x080070c9
 80070f4:	080070c9 	.word	0x080070c9
 80070f8:	0800714d 	.word	0x0800714d
 80070fc:	080070c9 	.word	0x080070c9
 8007100:	080070c9 	.word	0x080070c9
 8007104:	080070c9 	.word	0x080070c9
 8007108:	080070c9 	.word	0x080070c9
 800710c:	08007259 	.word	0x08007259
 8007110:	0800717d 	.word	0x0800717d
 8007114:	0800723b 	.word	0x0800723b
 8007118:	080070c9 	.word	0x080070c9
 800711c:	080070c9 	.word	0x080070c9
 8007120:	0800727b 	.word	0x0800727b
 8007124:	080070c9 	.word	0x080070c9
 8007128:	0800717d 	.word	0x0800717d
 800712c:	080070c9 	.word	0x080070c9
 8007130:	080070c9 	.word	0x080070c9
 8007134:	08007243 	.word	0x08007243
 8007138:	682b      	ldr	r3, [r5, #0]
 800713a:	1d1a      	adds	r2, r3, #4
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	602a      	str	r2, [r5, #0]
 8007140:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007144:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007148:	2301      	movs	r3, #1
 800714a:	e0a3      	b.n	8007294 <_printf_i+0x1f4>
 800714c:	6820      	ldr	r0, [r4, #0]
 800714e:	6829      	ldr	r1, [r5, #0]
 8007150:	0606      	lsls	r6, r0, #24
 8007152:	f101 0304 	add.w	r3, r1, #4
 8007156:	d50a      	bpl.n	800716e <_printf_i+0xce>
 8007158:	680e      	ldr	r6, [r1, #0]
 800715a:	602b      	str	r3, [r5, #0]
 800715c:	2e00      	cmp	r6, #0
 800715e:	da03      	bge.n	8007168 <_printf_i+0xc8>
 8007160:	232d      	movs	r3, #45	; 0x2d
 8007162:	4276      	negs	r6, r6
 8007164:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007168:	485e      	ldr	r0, [pc, #376]	; (80072e4 <_printf_i+0x244>)
 800716a:	230a      	movs	r3, #10
 800716c:	e019      	b.n	80071a2 <_printf_i+0x102>
 800716e:	680e      	ldr	r6, [r1, #0]
 8007170:	602b      	str	r3, [r5, #0]
 8007172:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007176:	bf18      	it	ne
 8007178:	b236      	sxthne	r6, r6
 800717a:	e7ef      	b.n	800715c <_printf_i+0xbc>
 800717c:	682b      	ldr	r3, [r5, #0]
 800717e:	6820      	ldr	r0, [r4, #0]
 8007180:	1d19      	adds	r1, r3, #4
 8007182:	6029      	str	r1, [r5, #0]
 8007184:	0601      	lsls	r1, r0, #24
 8007186:	d501      	bpl.n	800718c <_printf_i+0xec>
 8007188:	681e      	ldr	r6, [r3, #0]
 800718a:	e002      	b.n	8007192 <_printf_i+0xf2>
 800718c:	0646      	lsls	r6, r0, #25
 800718e:	d5fb      	bpl.n	8007188 <_printf_i+0xe8>
 8007190:	881e      	ldrh	r6, [r3, #0]
 8007192:	4854      	ldr	r0, [pc, #336]	; (80072e4 <_printf_i+0x244>)
 8007194:	2f6f      	cmp	r7, #111	; 0x6f
 8007196:	bf0c      	ite	eq
 8007198:	2308      	moveq	r3, #8
 800719a:	230a      	movne	r3, #10
 800719c:	2100      	movs	r1, #0
 800719e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80071a2:	6865      	ldr	r5, [r4, #4]
 80071a4:	60a5      	str	r5, [r4, #8]
 80071a6:	2d00      	cmp	r5, #0
 80071a8:	bfa2      	ittt	ge
 80071aa:	6821      	ldrge	r1, [r4, #0]
 80071ac:	f021 0104 	bicge.w	r1, r1, #4
 80071b0:	6021      	strge	r1, [r4, #0]
 80071b2:	b90e      	cbnz	r6, 80071b8 <_printf_i+0x118>
 80071b4:	2d00      	cmp	r5, #0
 80071b6:	d04d      	beq.n	8007254 <_printf_i+0x1b4>
 80071b8:	4615      	mov	r5, r2
 80071ba:	fbb6 f1f3 	udiv	r1, r6, r3
 80071be:	fb03 6711 	mls	r7, r3, r1, r6
 80071c2:	5dc7      	ldrb	r7, [r0, r7]
 80071c4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80071c8:	4637      	mov	r7, r6
 80071ca:	42bb      	cmp	r3, r7
 80071cc:	460e      	mov	r6, r1
 80071ce:	d9f4      	bls.n	80071ba <_printf_i+0x11a>
 80071d0:	2b08      	cmp	r3, #8
 80071d2:	d10b      	bne.n	80071ec <_printf_i+0x14c>
 80071d4:	6823      	ldr	r3, [r4, #0]
 80071d6:	07de      	lsls	r6, r3, #31
 80071d8:	d508      	bpl.n	80071ec <_printf_i+0x14c>
 80071da:	6923      	ldr	r3, [r4, #16]
 80071dc:	6861      	ldr	r1, [r4, #4]
 80071de:	4299      	cmp	r1, r3
 80071e0:	bfde      	ittt	le
 80071e2:	2330      	movle	r3, #48	; 0x30
 80071e4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80071e8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80071ec:	1b52      	subs	r2, r2, r5
 80071ee:	6122      	str	r2, [r4, #16]
 80071f0:	f8cd a000 	str.w	sl, [sp]
 80071f4:	464b      	mov	r3, r9
 80071f6:	aa03      	add	r2, sp, #12
 80071f8:	4621      	mov	r1, r4
 80071fa:	4640      	mov	r0, r8
 80071fc:	f7ff fee2 	bl	8006fc4 <_printf_common>
 8007200:	3001      	adds	r0, #1
 8007202:	d14c      	bne.n	800729e <_printf_i+0x1fe>
 8007204:	f04f 30ff 	mov.w	r0, #4294967295
 8007208:	b004      	add	sp, #16
 800720a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800720e:	4835      	ldr	r0, [pc, #212]	; (80072e4 <_printf_i+0x244>)
 8007210:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007214:	6829      	ldr	r1, [r5, #0]
 8007216:	6823      	ldr	r3, [r4, #0]
 8007218:	f851 6b04 	ldr.w	r6, [r1], #4
 800721c:	6029      	str	r1, [r5, #0]
 800721e:	061d      	lsls	r5, r3, #24
 8007220:	d514      	bpl.n	800724c <_printf_i+0x1ac>
 8007222:	07df      	lsls	r7, r3, #31
 8007224:	bf44      	itt	mi
 8007226:	f043 0320 	orrmi.w	r3, r3, #32
 800722a:	6023      	strmi	r3, [r4, #0]
 800722c:	b91e      	cbnz	r6, 8007236 <_printf_i+0x196>
 800722e:	6823      	ldr	r3, [r4, #0]
 8007230:	f023 0320 	bic.w	r3, r3, #32
 8007234:	6023      	str	r3, [r4, #0]
 8007236:	2310      	movs	r3, #16
 8007238:	e7b0      	b.n	800719c <_printf_i+0xfc>
 800723a:	6823      	ldr	r3, [r4, #0]
 800723c:	f043 0320 	orr.w	r3, r3, #32
 8007240:	6023      	str	r3, [r4, #0]
 8007242:	2378      	movs	r3, #120	; 0x78
 8007244:	4828      	ldr	r0, [pc, #160]	; (80072e8 <_printf_i+0x248>)
 8007246:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800724a:	e7e3      	b.n	8007214 <_printf_i+0x174>
 800724c:	0659      	lsls	r1, r3, #25
 800724e:	bf48      	it	mi
 8007250:	b2b6      	uxthmi	r6, r6
 8007252:	e7e6      	b.n	8007222 <_printf_i+0x182>
 8007254:	4615      	mov	r5, r2
 8007256:	e7bb      	b.n	80071d0 <_printf_i+0x130>
 8007258:	682b      	ldr	r3, [r5, #0]
 800725a:	6826      	ldr	r6, [r4, #0]
 800725c:	6961      	ldr	r1, [r4, #20]
 800725e:	1d18      	adds	r0, r3, #4
 8007260:	6028      	str	r0, [r5, #0]
 8007262:	0635      	lsls	r5, r6, #24
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	d501      	bpl.n	800726c <_printf_i+0x1cc>
 8007268:	6019      	str	r1, [r3, #0]
 800726a:	e002      	b.n	8007272 <_printf_i+0x1d2>
 800726c:	0670      	lsls	r0, r6, #25
 800726e:	d5fb      	bpl.n	8007268 <_printf_i+0x1c8>
 8007270:	8019      	strh	r1, [r3, #0]
 8007272:	2300      	movs	r3, #0
 8007274:	6123      	str	r3, [r4, #16]
 8007276:	4615      	mov	r5, r2
 8007278:	e7ba      	b.n	80071f0 <_printf_i+0x150>
 800727a:	682b      	ldr	r3, [r5, #0]
 800727c:	1d1a      	adds	r2, r3, #4
 800727e:	602a      	str	r2, [r5, #0]
 8007280:	681d      	ldr	r5, [r3, #0]
 8007282:	6862      	ldr	r2, [r4, #4]
 8007284:	2100      	movs	r1, #0
 8007286:	4628      	mov	r0, r5
 8007288:	f7f8 ffca 	bl	8000220 <memchr>
 800728c:	b108      	cbz	r0, 8007292 <_printf_i+0x1f2>
 800728e:	1b40      	subs	r0, r0, r5
 8007290:	6060      	str	r0, [r4, #4]
 8007292:	6863      	ldr	r3, [r4, #4]
 8007294:	6123      	str	r3, [r4, #16]
 8007296:	2300      	movs	r3, #0
 8007298:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800729c:	e7a8      	b.n	80071f0 <_printf_i+0x150>
 800729e:	6923      	ldr	r3, [r4, #16]
 80072a0:	462a      	mov	r2, r5
 80072a2:	4649      	mov	r1, r9
 80072a4:	4640      	mov	r0, r8
 80072a6:	47d0      	blx	sl
 80072a8:	3001      	adds	r0, #1
 80072aa:	d0ab      	beq.n	8007204 <_printf_i+0x164>
 80072ac:	6823      	ldr	r3, [r4, #0]
 80072ae:	079b      	lsls	r3, r3, #30
 80072b0:	d413      	bmi.n	80072da <_printf_i+0x23a>
 80072b2:	68e0      	ldr	r0, [r4, #12]
 80072b4:	9b03      	ldr	r3, [sp, #12]
 80072b6:	4298      	cmp	r0, r3
 80072b8:	bfb8      	it	lt
 80072ba:	4618      	movlt	r0, r3
 80072bc:	e7a4      	b.n	8007208 <_printf_i+0x168>
 80072be:	2301      	movs	r3, #1
 80072c0:	4632      	mov	r2, r6
 80072c2:	4649      	mov	r1, r9
 80072c4:	4640      	mov	r0, r8
 80072c6:	47d0      	blx	sl
 80072c8:	3001      	adds	r0, #1
 80072ca:	d09b      	beq.n	8007204 <_printf_i+0x164>
 80072cc:	3501      	adds	r5, #1
 80072ce:	68e3      	ldr	r3, [r4, #12]
 80072d0:	9903      	ldr	r1, [sp, #12]
 80072d2:	1a5b      	subs	r3, r3, r1
 80072d4:	42ab      	cmp	r3, r5
 80072d6:	dcf2      	bgt.n	80072be <_printf_i+0x21e>
 80072d8:	e7eb      	b.n	80072b2 <_printf_i+0x212>
 80072da:	2500      	movs	r5, #0
 80072dc:	f104 0619 	add.w	r6, r4, #25
 80072e0:	e7f5      	b.n	80072ce <_printf_i+0x22e>
 80072e2:	bf00      	nop
 80072e4:	080083c5 	.word	0x080083c5
 80072e8:	080083d6 	.word	0x080083d6

080072ec <__fpclassifyd>:
 80072ec:	ec51 0b10 	vmov	r0, r1, d0
 80072f0:	b510      	push	{r4, lr}
 80072f2:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 80072f6:	460b      	mov	r3, r1
 80072f8:	d019      	beq.n	800732e <__fpclassifyd+0x42>
 80072fa:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 80072fe:	490e      	ldr	r1, [pc, #56]	; (8007338 <__fpclassifyd+0x4c>)
 8007300:	428a      	cmp	r2, r1
 8007302:	d90e      	bls.n	8007322 <__fpclassifyd+0x36>
 8007304:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 8007308:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 800730c:	428a      	cmp	r2, r1
 800730e:	d908      	bls.n	8007322 <__fpclassifyd+0x36>
 8007310:	4a0a      	ldr	r2, [pc, #40]	; (800733c <__fpclassifyd+0x50>)
 8007312:	4213      	tst	r3, r2
 8007314:	d007      	beq.n	8007326 <__fpclassifyd+0x3a>
 8007316:	4294      	cmp	r4, r2
 8007318:	d107      	bne.n	800732a <__fpclassifyd+0x3e>
 800731a:	fab0 f080 	clz	r0, r0
 800731e:	0940      	lsrs	r0, r0, #5
 8007320:	bd10      	pop	{r4, pc}
 8007322:	2004      	movs	r0, #4
 8007324:	e7fc      	b.n	8007320 <__fpclassifyd+0x34>
 8007326:	2003      	movs	r0, #3
 8007328:	e7fa      	b.n	8007320 <__fpclassifyd+0x34>
 800732a:	2000      	movs	r0, #0
 800732c:	e7f8      	b.n	8007320 <__fpclassifyd+0x34>
 800732e:	2800      	cmp	r0, #0
 8007330:	d1ee      	bne.n	8007310 <__fpclassifyd+0x24>
 8007332:	2002      	movs	r0, #2
 8007334:	e7f4      	b.n	8007320 <__fpclassifyd+0x34>
 8007336:	bf00      	nop
 8007338:	7fdfffff 	.word	0x7fdfffff
 800733c:	7ff00000 	.word	0x7ff00000

08007340 <_sbrk_r>:
 8007340:	b538      	push	{r3, r4, r5, lr}
 8007342:	4d06      	ldr	r5, [pc, #24]	; (800735c <_sbrk_r+0x1c>)
 8007344:	2300      	movs	r3, #0
 8007346:	4604      	mov	r4, r0
 8007348:	4608      	mov	r0, r1
 800734a:	602b      	str	r3, [r5, #0]
 800734c:	f7f9 ffb2 	bl	80012b4 <_sbrk>
 8007350:	1c43      	adds	r3, r0, #1
 8007352:	d102      	bne.n	800735a <_sbrk_r+0x1a>
 8007354:	682b      	ldr	r3, [r5, #0]
 8007356:	b103      	cbz	r3, 800735a <_sbrk_r+0x1a>
 8007358:	6023      	str	r3, [r4, #0]
 800735a:	bd38      	pop	{r3, r4, r5, pc}
 800735c:	200008c4 	.word	0x200008c4

08007360 <memmove>:
 8007360:	4288      	cmp	r0, r1
 8007362:	b510      	push	{r4, lr}
 8007364:	eb01 0402 	add.w	r4, r1, r2
 8007368:	d902      	bls.n	8007370 <memmove+0x10>
 800736a:	4284      	cmp	r4, r0
 800736c:	4623      	mov	r3, r4
 800736e:	d807      	bhi.n	8007380 <memmove+0x20>
 8007370:	1e43      	subs	r3, r0, #1
 8007372:	42a1      	cmp	r1, r4
 8007374:	d008      	beq.n	8007388 <memmove+0x28>
 8007376:	f811 2b01 	ldrb.w	r2, [r1], #1
 800737a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800737e:	e7f8      	b.n	8007372 <memmove+0x12>
 8007380:	4402      	add	r2, r0
 8007382:	4601      	mov	r1, r0
 8007384:	428a      	cmp	r2, r1
 8007386:	d100      	bne.n	800738a <memmove+0x2a>
 8007388:	bd10      	pop	{r4, pc}
 800738a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800738e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007392:	e7f7      	b.n	8007384 <memmove+0x24>

08007394 <__malloc_lock>:
 8007394:	4801      	ldr	r0, [pc, #4]	; (800739c <__malloc_lock+0x8>)
 8007396:	f7ff bbd7 	b.w	8006b48 <__retarget_lock_acquire_recursive>
 800739a:	bf00      	nop
 800739c:	200008b8 	.word	0x200008b8

080073a0 <__malloc_unlock>:
 80073a0:	4801      	ldr	r0, [pc, #4]	; (80073a8 <__malloc_unlock+0x8>)
 80073a2:	f7ff bbd2 	b.w	8006b4a <__retarget_lock_release_recursive>
 80073a6:	bf00      	nop
 80073a8:	200008b8 	.word	0x200008b8

080073ac <_realloc_r>:
 80073ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073b0:	4680      	mov	r8, r0
 80073b2:	4614      	mov	r4, r2
 80073b4:	460e      	mov	r6, r1
 80073b6:	b921      	cbnz	r1, 80073c2 <_realloc_r+0x16>
 80073b8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80073bc:	4611      	mov	r1, r2
 80073be:	f7ff bc31 	b.w	8006c24 <_malloc_r>
 80073c2:	b92a      	cbnz	r2, 80073d0 <_realloc_r+0x24>
 80073c4:	f7ff fbc2 	bl	8006b4c <_free_r>
 80073c8:	4625      	mov	r5, r4
 80073ca:	4628      	mov	r0, r5
 80073cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80073d0:	f000 f81b 	bl	800740a <_malloc_usable_size_r>
 80073d4:	4284      	cmp	r4, r0
 80073d6:	4607      	mov	r7, r0
 80073d8:	d802      	bhi.n	80073e0 <_realloc_r+0x34>
 80073da:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80073de:	d812      	bhi.n	8007406 <_realloc_r+0x5a>
 80073e0:	4621      	mov	r1, r4
 80073e2:	4640      	mov	r0, r8
 80073e4:	f7ff fc1e 	bl	8006c24 <_malloc_r>
 80073e8:	4605      	mov	r5, r0
 80073ea:	2800      	cmp	r0, #0
 80073ec:	d0ed      	beq.n	80073ca <_realloc_r+0x1e>
 80073ee:	42bc      	cmp	r4, r7
 80073f0:	4622      	mov	r2, r4
 80073f2:	4631      	mov	r1, r6
 80073f4:	bf28      	it	cs
 80073f6:	463a      	movcs	r2, r7
 80073f8:	f7ff fb0c 	bl	8006a14 <memcpy>
 80073fc:	4631      	mov	r1, r6
 80073fe:	4640      	mov	r0, r8
 8007400:	f7ff fba4 	bl	8006b4c <_free_r>
 8007404:	e7e1      	b.n	80073ca <_realloc_r+0x1e>
 8007406:	4635      	mov	r5, r6
 8007408:	e7df      	b.n	80073ca <_realloc_r+0x1e>

0800740a <_malloc_usable_size_r>:
 800740a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800740e:	1f18      	subs	r0, r3, #4
 8007410:	2b00      	cmp	r3, #0
 8007412:	bfbc      	itt	lt
 8007414:	580b      	ldrlt	r3, [r1, r0]
 8007416:	18c0      	addlt	r0, r0, r3
 8007418:	4770      	bx	lr
	...

0800741c <round>:
 800741c:	ec51 0b10 	vmov	r0, r1, d0
 8007420:	b570      	push	{r4, r5, r6, lr}
 8007422:	f3c1 550a 	ubfx	r5, r1, #20, #11
 8007426:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800742a:	2c13      	cmp	r4, #19
 800742c:	ee10 2a10 	vmov	r2, s0
 8007430:	460b      	mov	r3, r1
 8007432:	dc19      	bgt.n	8007468 <round+0x4c>
 8007434:	2c00      	cmp	r4, #0
 8007436:	da09      	bge.n	800744c <round+0x30>
 8007438:	3401      	adds	r4, #1
 800743a:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800743e:	d103      	bne.n	8007448 <round+0x2c>
 8007440:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007444:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007448:	2200      	movs	r2, #0
 800744a:	e028      	b.n	800749e <round+0x82>
 800744c:	4d15      	ldr	r5, [pc, #84]	; (80074a4 <round+0x88>)
 800744e:	4125      	asrs	r5, r4
 8007450:	ea01 0605 	and.w	r6, r1, r5
 8007454:	4332      	orrs	r2, r6
 8007456:	d00e      	beq.n	8007476 <round+0x5a>
 8007458:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800745c:	fa42 f404 	asr.w	r4, r2, r4
 8007460:	4423      	add	r3, r4
 8007462:	ea23 0305 	bic.w	r3, r3, r5
 8007466:	e7ef      	b.n	8007448 <round+0x2c>
 8007468:	2c33      	cmp	r4, #51	; 0x33
 800746a:	dd07      	ble.n	800747c <round+0x60>
 800746c:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8007470:	d101      	bne.n	8007476 <round+0x5a>
 8007472:	f7f8 ff2b 	bl	80002cc <__adddf3>
 8007476:	ec41 0b10 	vmov	d0, r0, r1
 800747a:	bd70      	pop	{r4, r5, r6, pc}
 800747c:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 8007480:	f04f 35ff 	mov.w	r5, #4294967295
 8007484:	40f5      	lsrs	r5, r6
 8007486:	4228      	tst	r0, r5
 8007488:	d0f5      	beq.n	8007476 <round+0x5a>
 800748a:	2101      	movs	r1, #1
 800748c:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8007490:	fa01 f404 	lsl.w	r4, r1, r4
 8007494:	1912      	adds	r2, r2, r4
 8007496:	bf28      	it	cs
 8007498:	185b      	addcs	r3, r3, r1
 800749a:	ea22 0205 	bic.w	r2, r2, r5
 800749e:	4619      	mov	r1, r3
 80074a0:	4610      	mov	r0, r2
 80074a2:	e7e8      	b.n	8007476 <round+0x5a>
 80074a4:	000fffff 	.word	0x000fffff

080074a8 <pow>:
 80074a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074aa:	ed2d 8b02 	vpush	{d8}
 80074ae:	eeb0 8a40 	vmov.f32	s16, s0
 80074b2:	eef0 8a60 	vmov.f32	s17, s1
 80074b6:	ec55 4b11 	vmov	r4, r5, d1
 80074ba:	f000 f865 	bl	8007588 <__ieee754_pow>
 80074be:	4622      	mov	r2, r4
 80074c0:	462b      	mov	r3, r5
 80074c2:	4620      	mov	r0, r4
 80074c4:	4629      	mov	r1, r5
 80074c6:	ec57 6b10 	vmov	r6, r7, d0
 80074ca:	f7f9 fb4f 	bl	8000b6c <__aeabi_dcmpun>
 80074ce:	2800      	cmp	r0, #0
 80074d0:	d13b      	bne.n	800754a <pow+0xa2>
 80074d2:	ec51 0b18 	vmov	r0, r1, d8
 80074d6:	2200      	movs	r2, #0
 80074d8:	2300      	movs	r3, #0
 80074da:	f7f9 fb15 	bl	8000b08 <__aeabi_dcmpeq>
 80074de:	b1b8      	cbz	r0, 8007510 <pow+0x68>
 80074e0:	2200      	movs	r2, #0
 80074e2:	2300      	movs	r3, #0
 80074e4:	4620      	mov	r0, r4
 80074e6:	4629      	mov	r1, r5
 80074e8:	f7f9 fb0e 	bl	8000b08 <__aeabi_dcmpeq>
 80074ec:	2800      	cmp	r0, #0
 80074ee:	d146      	bne.n	800757e <pow+0xd6>
 80074f0:	ec45 4b10 	vmov	d0, r4, r5
 80074f4:	f000 fe61 	bl	80081ba <finite>
 80074f8:	b338      	cbz	r0, 800754a <pow+0xa2>
 80074fa:	2200      	movs	r2, #0
 80074fc:	2300      	movs	r3, #0
 80074fe:	4620      	mov	r0, r4
 8007500:	4629      	mov	r1, r5
 8007502:	f7f9 fb0b 	bl	8000b1c <__aeabi_dcmplt>
 8007506:	b300      	cbz	r0, 800754a <pow+0xa2>
 8007508:	f7ff fa5a 	bl	80069c0 <__errno>
 800750c:	2322      	movs	r3, #34	; 0x22
 800750e:	e01b      	b.n	8007548 <pow+0xa0>
 8007510:	ec47 6b10 	vmov	d0, r6, r7
 8007514:	f000 fe51 	bl	80081ba <finite>
 8007518:	b9e0      	cbnz	r0, 8007554 <pow+0xac>
 800751a:	eeb0 0a48 	vmov.f32	s0, s16
 800751e:	eef0 0a68 	vmov.f32	s1, s17
 8007522:	f000 fe4a 	bl	80081ba <finite>
 8007526:	b1a8      	cbz	r0, 8007554 <pow+0xac>
 8007528:	ec45 4b10 	vmov	d0, r4, r5
 800752c:	f000 fe45 	bl	80081ba <finite>
 8007530:	b180      	cbz	r0, 8007554 <pow+0xac>
 8007532:	4632      	mov	r2, r6
 8007534:	463b      	mov	r3, r7
 8007536:	4630      	mov	r0, r6
 8007538:	4639      	mov	r1, r7
 800753a:	f7f9 fb17 	bl	8000b6c <__aeabi_dcmpun>
 800753e:	2800      	cmp	r0, #0
 8007540:	d0e2      	beq.n	8007508 <pow+0x60>
 8007542:	f7ff fa3d 	bl	80069c0 <__errno>
 8007546:	2321      	movs	r3, #33	; 0x21
 8007548:	6003      	str	r3, [r0, #0]
 800754a:	ecbd 8b02 	vpop	{d8}
 800754e:	ec47 6b10 	vmov	d0, r6, r7
 8007552:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007554:	2200      	movs	r2, #0
 8007556:	2300      	movs	r3, #0
 8007558:	4630      	mov	r0, r6
 800755a:	4639      	mov	r1, r7
 800755c:	f7f9 fad4 	bl	8000b08 <__aeabi_dcmpeq>
 8007560:	2800      	cmp	r0, #0
 8007562:	d0f2      	beq.n	800754a <pow+0xa2>
 8007564:	eeb0 0a48 	vmov.f32	s0, s16
 8007568:	eef0 0a68 	vmov.f32	s1, s17
 800756c:	f000 fe25 	bl	80081ba <finite>
 8007570:	2800      	cmp	r0, #0
 8007572:	d0ea      	beq.n	800754a <pow+0xa2>
 8007574:	ec45 4b10 	vmov	d0, r4, r5
 8007578:	f000 fe1f 	bl	80081ba <finite>
 800757c:	e7c3      	b.n	8007506 <pow+0x5e>
 800757e:	4f01      	ldr	r7, [pc, #4]	; (8007584 <pow+0xdc>)
 8007580:	2600      	movs	r6, #0
 8007582:	e7e2      	b.n	800754a <pow+0xa2>
 8007584:	3ff00000 	.word	0x3ff00000

08007588 <__ieee754_pow>:
 8007588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800758c:	ed2d 8b06 	vpush	{d8-d10}
 8007590:	b089      	sub	sp, #36	; 0x24
 8007592:	ed8d 1b00 	vstr	d1, [sp]
 8007596:	e9dd 2900 	ldrd	r2, r9, [sp]
 800759a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800759e:	ea58 0102 	orrs.w	r1, r8, r2
 80075a2:	ec57 6b10 	vmov	r6, r7, d0
 80075a6:	d115      	bne.n	80075d4 <__ieee754_pow+0x4c>
 80075a8:	19b3      	adds	r3, r6, r6
 80075aa:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80075ae:	4152      	adcs	r2, r2
 80075b0:	4299      	cmp	r1, r3
 80075b2:	4b89      	ldr	r3, [pc, #548]	; (80077d8 <__ieee754_pow+0x250>)
 80075b4:	4193      	sbcs	r3, r2
 80075b6:	f080 84d2 	bcs.w	8007f5e <__ieee754_pow+0x9d6>
 80075ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80075be:	4630      	mov	r0, r6
 80075c0:	4639      	mov	r1, r7
 80075c2:	f7f8 fe83 	bl	80002cc <__adddf3>
 80075c6:	ec41 0b10 	vmov	d0, r0, r1
 80075ca:	b009      	add	sp, #36	; 0x24
 80075cc:	ecbd 8b06 	vpop	{d8-d10}
 80075d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075d4:	4b81      	ldr	r3, [pc, #516]	; (80077dc <__ieee754_pow+0x254>)
 80075d6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80075da:	429c      	cmp	r4, r3
 80075dc:	ee10 aa10 	vmov	sl, s0
 80075e0:	463d      	mov	r5, r7
 80075e2:	dc06      	bgt.n	80075f2 <__ieee754_pow+0x6a>
 80075e4:	d101      	bne.n	80075ea <__ieee754_pow+0x62>
 80075e6:	2e00      	cmp	r6, #0
 80075e8:	d1e7      	bne.n	80075ba <__ieee754_pow+0x32>
 80075ea:	4598      	cmp	r8, r3
 80075ec:	dc01      	bgt.n	80075f2 <__ieee754_pow+0x6a>
 80075ee:	d10f      	bne.n	8007610 <__ieee754_pow+0x88>
 80075f0:	b172      	cbz	r2, 8007610 <__ieee754_pow+0x88>
 80075f2:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80075f6:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80075fa:	ea55 050a 	orrs.w	r5, r5, sl
 80075fe:	d1dc      	bne.n	80075ba <__ieee754_pow+0x32>
 8007600:	e9dd 3200 	ldrd	r3, r2, [sp]
 8007604:	18db      	adds	r3, r3, r3
 8007606:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800760a:	4152      	adcs	r2, r2
 800760c:	429d      	cmp	r5, r3
 800760e:	e7d0      	b.n	80075b2 <__ieee754_pow+0x2a>
 8007610:	2d00      	cmp	r5, #0
 8007612:	da3b      	bge.n	800768c <__ieee754_pow+0x104>
 8007614:	4b72      	ldr	r3, [pc, #456]	; (80077e0 <__ieee754_pow+0x258>)
 8007616:	4598      	cmp	r8, r3
 8007618:	dc51      	bgt.n	80076be <__ieee754_pow+0x136>
 800761a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800761e:	4598      	cmp	r8, r3
 8007620:	f340 84ac 	ble.w	8007f7c <__ieee754_pow+0x9f4>
 8007624:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007628:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800762c:	2b14      	cmp	r3, #20
 800762e:	dd0f      	ble.n	8007650 <__ieee754_pow+0xc8>
 8007630:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8007634:	fa22 f103 	lsr.w	r1, r2, r3
 8007638:	fa01 f303 	lsl.w	r3, r1, r3
 800763c:	4293      	cmp	r3, r2
 800763e:	f040 849d 	bne.w	8007f7c <__ieee754_pow+0x9f4>
 8007642:	f001 0101 	and.w	r1, r1, #1
 8007646:	f1c1 0302 	rsb	r3, r1, #2
 800764a:	9304      	str	r3, [sp, #16]
 800764c:	b182      	cbz	r2, 8007670 <__ieee754_pow+0xe8>
 800764e:	e05f      	b.n	8007710 <__ieee754_pow+0x188>
 8007650:	2a00      	cmp	r2, #0
 8007652:	d15b      	bne.n	800770c <__ieee754_pow+0x184>
 8007654:	f1c3 0314 	rsb	r3, r3, #20
 8007658:	fa48 f103 	asr.w	r1, r8, r3
 800765c:	fa01 f303 	lsl.w	r3, r1, r3
 8007660:	4543      	cmp	r3, r8
 8007662:	f040 8488 	bne.w	8007f76 <__ieee754_pow+0x9ee>
 8007666:	f001 0101 	and.w	r1, r1, #1
 800766a:	f1c1 0302 	rsb	r3, r1, #2
 800766e:	9304      	str	r3, [sp, #16]
 8007670:	4b5c      	ldr	r3, [pc, #368]	; (80077e4 <__ieee754_pow+0x25c>)
 8007672:	4598      	cmp	r8, r3
 8007674:	d132      	bne.n	80076dc <__ieee754_pow+0x154>
 8007676:	f1b9 0f00 	cmp.w	r9, #0
 800767a:	f280 8478 	bge.w	8007f6e <__ieee754_pow+0x9e6>
 800767e:	4959      	ldr	r1, [pc, #356]	; (80077e4 <__ieee754_pow+0x25c>)
 8007680:	4632      	mov	r2, r6
 8007682:	463b      	mov	r3, r7
 8007684:	2000      	movs	r0, #0
 8007686:	f7f9 f901 	bl	800088c <__aeabi_ddiv>
 800768a:	e79c      	b.n	80075c6 <__ieee754_pow+0x3e>
 800768c:	2300      	movs	r3, #0
 800768e:	9304      	str	r3, [sp, #16]
 8007690:	2a00      	cmp	r2, #0
 8007692:	d13d      	bne.n	8007710 <__ieee754_pow+0x188>
 8007694:	4b51      	ldr	r3, [pc, #324]	; (80077dc <__ieee754_pow+0x254>)
 8007696:	4598      	cmp	r8, r3
 8007698:	d1ea      	bne.n	8007670 <__ieee754_pow+0xe8>
 800769a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800769e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80076a2:	ea53 030a 	orrs.w	r3, r3, sl
 80076a6:	f000 845a 	beq.w	8007f5e <__ieee754_pow+0x9d6>
 80076aa:	4b4f      	ldr	r3, [pc, #316]	; (80077e8 <__ieee754_pow+0x260>)
 80076ac:	429c      	cmp	r4, r3
 80076ae:	dd08      	ble.n	80076c2 <__ieee754_pow+0x13a>
 80076b0:	f1b9 0f00 	cmp.w	r9, #0
 80076b4:	f2c0 8457 	blt.w	8007f66 <__ieee754_pow+0x9de>
 80076b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80076bc:	e783      	b.n	80075c6 <__ieee754_pow+0x3e>
 80076be:	2302      	movs	r3, #2
 80076c0:	e7e5      	b.n	800768e <__ieee754_pow+0x106>
 80076c2:	f1b9 0f00 	cmp.w	r9, #0
 80076c6:	f04f 0000 	mov.w	r0, #0
 80076ca:	f04f 0100 	mov.w	r1, #0
 80076ce:	f6bf af7a 	bge.w	80075c6 <__ieee754_pow+0x3e>
 80076d2:	e9dd 0300 	ldrd	r0, r3, [sp]
 80076d6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80076da:	e774      	b.n	80075c6 <__ieee754_pow+0x3e>
 80076dc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 80076e0:	d106      	bne.n	80076f0 <__ieee754_pow+0x168>
 80076e2:	4632      	mov	r2, r6
 80076e4:	463b      	mov	r3, r7
 80076e6:	4630      	mov	r0, r6
 80076e8:	4639      	mov	r1, r7
 80076ea:	f7f8 ffa5 	bl	8000638 <__aeabi_dmul>
 80076ee:	e76a      	b.n	80075c6 <__ieee754_pow+0x3e>
 80076f0:	4b3e      	ldr	r3, [pc, #248]	; (80077ec <__ieee754_pow+0x264>)
 80076f2:	4599      	cmp	r9, r3
 80076f4:	d10c      	bne.n	8007710 <__ieee754_pow+0x188>
 80076f6:	2d00      	cmp	r5, #0
 80076f8:	db0a      	blt.n	8007710 <__ieee754_pow+0x188>
 80076fa:	ec47 6b10 	vmov	d0, r6, r7
 80076fe:	b009      	add	sp, #36	; 0x24
 8007700:	ecbd 8b06 	vpop	{d8-d10}
 8007704:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007708:	f000 bc6c 	b.w	8007fe4 <__ieee754_sqrt>
 800770c:	2300      	movs	r3, #0
 800770e:	9304      	str	r3, [sp, #16]
 8007710:	ec47 6b10 	vmov	d0, r6, r7
 8007714:	f000 fd48 	bl	80081a8 <fabs>
 8007718:	ec51 0b10 	vmov	r0, r1, d0
 800771c:	f1ba 0f00 	cmp.w	sl, #0
 8007720:	d129      	bne.n	8007776 <__ieee754_pow+0x1ee>
 8007722:	b124      	cbz	r4, 800772e <__ieee754_pow+0x1a6>
 8007724:	4b2f      	ldr	r3, [pc, #188]	; (80077e4 <__ieee754_pow+0x25c>)
 8007726:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800772a:	429a      	cmp	r2, r3
 800772c:	d123      	bne.n	8007776 <__ieee754_pow+0x1ee>
 800772e:	f1b9 0f00 	cmp.w	r9, #0
 8007732:	da05      	bge.n	8007740 <__ieee754_pow+0x1b8>
 8007734:	4602      	mov	r2, r0
 8007736:	460b      	mov	r3, r1
 8007738:	2000      	movs	r0, #0
 800773a:	492a      	ldr	r1, [pc, #168]	; (80077e4 <__ieee754_pow+0x25c>)
 800773c:	f7f9 f8a6 	bl	800088c <__aeabi_ddiv>
 8007740:	2d00      	cmp	r5, #0
 8007742:	f6bf af40 	bge.w	80075c6 <__ieee754_pow+0x3e>
 8007746:	9b04      	ldr	r3, [sp, #16]
 8007748:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800774c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8007750:	4323      	orrs	r3, r4
 8007752:	d108      	bne.n	8007766 <__ieee754_pow+0x1de>
 8007754:	4602      	mov	r2, r0
 8007756:	460b      	mov	r3, r1
 8007758:	4610      	mov	r0, r2
 800775a:	4619      	mov	r1, r3
 800775c:	f7f8 fdb4 	bl	80002c8 <__aeabi_dsub>
 8007760:	4602      	mov	r2, r0
 8007762:	460b      	mov	r3, r1
 8007764:	e78f      	b.n	8007686 <__ieee754_pow+0xfe>
 8007766:	9b04      	ldr	r3, [sp, #16]
 8007768:	2b01      	cmp	r3, #1
 800776a:	f47f af2c 	bne.w	80075c6 <__ieee754_pow+0x3e>
 800776e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007772:	4619      	mov	r1, r3
 8007774:	e727      	b.n	80075c6 <__ieee754_pow+0x3e>
 8007776:	0feb      	lsrs	r3, r5, #31
 8007778:	3b01      	subs	r3, #1
 800777a:	9306      	str	r3, [sp, #24]
 800777c:	9a06      	ldr	r2, [sp, #24]
 800777e:	9b04      	ldr	r3, [sp, #16]
 8007780:	4313      	orrs	r3, r2
 8007782:	d102      	bne.n	800778a <__ieee754_pow+0x202>
 8007784:	4632      	mov	r2, r6
 8007786:	463b      	mov	r3, r7
 8007788:	e7e6      	b.n	8007758 <__ieee754_pow+0x1d0>
 800778a:	4b19      	ldr	r3, [pc, #100]	; (80077f0 <__ieee754_pow+0x268>)
 800778c:	4598      	cmp	r8, r3
 800778e:	f340 80fb 	ble.w	8007988 <__ieee754_pow+0x400>
 8007792:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8007796:	4598      	cmp	r8, r3
 8007798:	4b13      	ldr	r3, [pc, #76]	; (80077e8 <__ieee754_pow+0x260>)
 800779a:	dd0c      	ble.n	80077b6 <__ieee754_pow+0x22e>
 800779c:	429c      	cmp	r4, r3
 800779e:	dc0f      	bgt.n	80077c0 <__ieee754_pow+0x238>
 80077a0:	f1b9 0f00 	cmp.w	r9, #0
 80077a4:	da0f      	bge.n	80077c6 <__ieee754_pow+0x23e>
 80077a6:	2000      	movs	r0, #0
 80077a8:	b009      	add	sp, #36	; 0x24
 80077aa:	ecbd 8b06 	vpop	{d8-d10}
 80077ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077b2:	f000 bcf0 	b.w	8008196 <__math_oflow>
 80077b6:	429c      	cmp	r4, r3
 80077b8:	dbf2      	blt.n	80077a0 <__ieee754_pow+0x218>
 80077ba:	4b0a      	ldr	r3, [pc, #40]	; (80077e4 <__ieee754_pow+0x25c>)
 80077bc:	429c      	cmp	r4, r3
 80077be:	dd19      	ble.n	80077f4 <__ieee754_pow+0x26c>
 80077c0:	f1b9 0f00 	cmp.w	r9, #0
 80077c4:	dcef      	bgt.n	80077a6 <__ieee754_pow+0x21e>
 80077c6:	2000      	movs	r0, #0
 80077c8:	b009      	add	sp, #36	; 0x24
 80077ca:	ecbd 8b06 	vpop	{d8-d10}
 80077ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077d2:	f000 bcd7 	b.w	8008184 <__math_uflow>
 80077d6:	bf00      	nop
 80077d8:	fff00000 	.word	0xfff00000
 80077dc:	7ff00000 	.word	0x7ff00000
 80077e0:	433fffff 	.word	0x433fffff
 80077e4:	3ff00000 	.word	0x3ff00000
 80077e8:	3fefffff 	.word	0x3fefffff
 80077ec:	3fe00000 	.word	0x3fe00000
 80077f0:	41e00000 	.word	0x41e00000
 80077f4:	4b60      	ldr	r3, [pc, #384]	; (8007978 <__ieee754_pow+0x3f0>)
 80077f6:	2200      	movs	r2, #0
 80077f8:	f7f8 fd66 	bl	80002c8 <__aeabi_dsub>
 80077fc:	a354      	add	r3, pc, #336	; (adr r3, 8007950 <__ieee754_pow+0x3c8>)
 80077fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007802:	4604      	mov	r4, r0
 8007804:	460d      	mov	r5, r1
 8007806:	f7f8 ff17 	bl	8000638 <__aeabi_dmul>
 800780a:	a353      	add	r3, pc, #332	; (adr r3, 8007958 <__ieee754_pow+0x3d0>)
 800780c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007810:	4606      	mov	r6, r0
 8007812:	460f      	mov	r7, r1
 8007814:	4620      	mov	r0, r4
 8007816:	4629      	mov	r1, r5
 8007818:	f7f8 ff0e 	bl	8000638 <__aeabi_dmul>
 800781c:	4b57      	ldr	r3, [pc, #348]	; (800797c <__ieee754_pow+0x3f4>)
 800781e:	4682      	mov	sl, r0
 8007820:	468b      	mov	fp, r1
 8007822:	2200      	movs	r2, #0
 8007824:	4620      	mov	r0, r4
 8007826:	4629      	mov	r1, r5
 8007828:	f7f8 ff06 	bl	8000638 <__aeabi_dmul>
 800782c:	4602      	mov	r2, r0
 800782e:	460b      	mov	r3, r1
 8007830:	a14b      	add	r1, pc, #300	; (adr r1, 8007960 <__ieee754_pow+0x3d8>)
 8007832:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007836:	f7f8 fd47 	bl	80002c8 <__aeabi_dsub>
 800783a:	4622      	mov	r2, r4
 800783c:	462b      	mov	r3, r5
 800783e:	f7f8 fefb 	bl	8000638 <__aeabi_dmul>
 8007842:	4602      	mov	r2, r0
 8007844:	460b      	mov	r3, r1
 8007846:	2000      	movs	r0, #0
 8007848:	494d      	ldr	r1, [pc, #308]	; (8007980 <__ieee754_pow+0x3f8>)
 800784a:	f7f8 fd3d 	bl	80002c8 <__aeabi_dsub>
 800784e:	4622      	mov	r2, r4
 8007850:	4680      	mov	r8, r0
 8007852:	4689      	mov	r9, r1
 8007854:	462b      	mov	r3, r5
 8007856:	4620      	mov	r0, r4
 8007858:	4629      	mov	r1, r5
 800785a:	f7f8 feed 	bl	8000638 <__aeabi_dmul>
 800785e:	4602      	mov	r2, r0
 8007860:	460b      	mov	r3, r1
 8007862:	4640      	mov	r0, r8
 8007864:	4649      	mov	r1, r9
 8007866:	f7f8 fee7 	bl	8000638 <__aeabi_dmul>
 800786a:	a33f      	add	r3, pc, #252	; (adr r3, 8007968 <__ieee754_pow+0x3e0>)
 800786c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007870:	f7f8 fee2 	bl	8000638 <__aeabi_dmul>
 8007874:	4602      	mov	r2, r0
 8007876:	460b      	mov	r3, r1
 8007878:	4650      	mov	r0, sl
 800787a:	4659      	mov	r1, fp
 800787c:	f7f8 fd24 	bl	80002c8 <__aeabi_dsub>
 8007880:	4602      	mov	r2, r0
 8007882:	460b      	mov	r3, r1
 8007884:	4680      	mov	r8, r0
 8007886:	4689      	mov	r9, r1
 8007888:	4630      	mov	r0, r6
 800788a:	4639      	mov	r1, r7
 800788c:	f7f8 fd1e 	bl	80002cc <__adddf3>
 8007890:	2000      	movs	r0, #0
 8007892:	4632      	mov	r2, r6
 8007894:	463b      	mov	r3, r7
 8007896:	4604      	mov	r4, r0
 8007898:	460d      	mov	r5, r1
 800789a:	f7f8 fd15 	bl	80002c8 <__aeabi_dsub>
 800789e:	4602      	mov	r2, r0
 80078a0:	460b      	mov	r3, r1
 80078a2:	4640      	mov	r0, r8
 80078a4:	4649      	mov	r1, r9
 80078a6:	f7f8 fd0f 	bl	80002c8 <__aeabi_dsub>
 80078aa:	9b04      	ldr	r3, [sp, #16]
 80078ac:	9a06      	ldr	r2, [sp, #24]
 80078ae:	3b01      	subs	r3, #1
 80078b0:	4313      	orrs	r3, r2
 80078b2:	4682      	mov	sl, r0
 80078b4:	468b      	mov	fp, r1
 80078b6:	f040 81e7 	bne.w	8007c88 <__ieee754_pow+0x700>
 80078ba:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8007970 <__ieee754_pow+0x3e8>
 80078be:	eeb0 8a47 	vmov.f32	s16, s14
 80078c2:	eef0 8a67 	vmov.f32	s17, s15
 80078c6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80078ca:	2600      	movs	r6, #0
 80078cc:	4632      	mov	r2, r6
 80078ce:	463b      	mov	r3, r7
 80078d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80078d4:	f7f8 fcf8 	bl	80002c8 <__aeabi_dsub>
 80078d8:	4622      	mov	r2, r4
 80078da:	462b      	mov	r3, r5
 80078dc:	f7f8 feac 	bl	8000638 <__aeabi_dmul>
 80078e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80078e4:	4680      	mov	r8, r0
 80078e6:	4689      	mov	r9, r1
 80078e8:	4650      	mov	r0, sl
 80078ea:	4659      	mov	r1, fp
 80078ec:	f7f8 fea4 	bl	8000638 <__aeabi_dmul>
 80078f0:	4602      	mov	r2, r0
 80078f2:	460b      	mov	r3, r1
 80078f4:	4640      	mov	r0, r8
 80078f6:	4649      	mov	r1, r9
 80078f8:	f7f8 fce8 	bl	80002cc <__adddf3>
 80078fc:	4632      	mov	r2, r6
 80078fe:	463b      	mov	r3, r7
 8007900:	4680      	mov	r8, r0
 8007902:	4689      	mov	r9, r1
 8007904:	4620      	mov	r0, r4
 8007906:	4629      	mov	r1, r5
 8007908:	f7f8 fe96 	bl	8000638 <__aeabi_dmul>
 800790c:	460b      	mov	r3, r1
 800790e:	4604      	mov	r4, r0
 8007910:	460d      	mov	r5, r1
 8007912:	4602      	mov	r2, r0
 8007914:	4649      	mov	r1, r9
 8007916:	4640      	mov	r0, r8
 8007918:	f7f8 fcd8 	bl	80002cc <__adddf3>
 800791c:	4b19      	ldr	r3, [pc, #100]	; (8007984 <__ieee754_pow+0x3fc>)
 800791e:	4299      	cmp	r1, r3
 8007920:	ec45 4b19 	vmov	d9, r4, r5
 8007924:	4606      	mov	r6, r0
 8007926:	460f      	mov	r7, r1
 8007928:	468b      	mov	fp, r1
 800792a:	f340 82f1 	ble.w	8007f10 <__ieee754_pow+0x988>
 800792e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8007932:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8007936:	4303      	orrs	r3, r0
 8007938:	f000 81e4 	beq.w	8007d04 <__ieee754_pow+0x77c>
 800793c:	ec51 0b18 	vmov	r0, r1, d8
 8007940:	2200      	movs	r2, #0
 8007942:	2300      	movs	r3, #0
 8007944:	f7f9 f8ea 	bl	8000b1c <__aeabi_dcmplt>
 8007948:	3800      	subs	r0, #0
 800794a:	bf18      	it	ne
 800794c:	2001      	movne	r0, #1
 800794e:	e72b      	b.n	80077a8 <__ieee754_pow+0x220>
 8007950:	60000000 	.word	0x60000000
 8007954:	3ff71547 	.word	0x3ff71547
 8007958:	f85ddf44 	.word	0xf85ddf44
 800795c:	3e54ae0b 	.word	0x3e54ae0b
 8007960:	55555555 	.word	0x55555555
 8007964:	3fd55555 	.word	0x3fd55555
 8007968:	652b82fe 	.word	0x652b82fe
 800796c:	3ff71547 	.word	0x3ff71547
 8007970:	00000000 	.word	0x00000000
 8007974:	bff00000 	.word	0xbff00000
 8007978:	3ff00000 	.word	0x3ff00000
 800797c:	3fd00000 	.word	0x3fd00000
 8007980:	3fe00000 	.word	0x3fe00000
 8007984:	408fffff 	.word	0x408fffff
 8007988:	4bd5      	ldr	r3, [pc, #852]	; (8007ce0 <__ieee754_pow+0x758>)
 800798a:	402b      	ands	r3, r5
 800798c:	2200      	movs	r2, #0
 800798e:	b92b      	cbnz	r3, 800799c <__ieee754_pow+0x414>
 8007990:	4bd4      	ldr	r3, [pc, #848]	; (8007ce4 <__ieee754_pow+0x75c>)
 8007992:	f7f8 fe51 	bl	8000638 <__aeabi_dmul>
 8007996:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800799a:	460c      	mov	r4, r1
 800799c:	1523      	asrs	r3, r4, #20
 800799e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80079a2:	4413      	add	r3, r2
 80079a4:	9305      	str	r3, [sp, #20]
 80079a6:	4bd0      	ldr	r3, [pc, #832]	; (8007ce8 <__ieee754_pow+0x760>)
 80079a8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80079ac:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80079b0:	429c      	cmp	r4, r3
 80079b2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80079b6:	dd08      	ble.n	80079ca <__ieee754_pow+0x442>
 80079b8:	4bcc      	ldr	r3, [pc, #816]	; (8007cec <__ieee754_pow+0x764>)
 80079ba:	429c      	cmp	r4, r3
 80079bc:	f340 8162 	ble.w	8007c84 <__ieee754_pow+0x6fc>
 80079c0:	9b05      	ldr	r3, [sp, #20]
 80079c2:	3301      	adds	r3, #1
 80079c4:	9305      	str	r3, [sp, #20]
 80079c6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80079ca:	2400      	movs	r4, #0
 80079cc:	00e3      	lsls	r3, r4, #3
 80079ce:	9307      	str	r3, [sp, #28]
 80079d0:	4bc7      	ldr	r3, [pc, #796]	; (8007cf0 <__ieee754_pow+0x768>)
 80079d2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80079d6:	ed93 7b00 	vldr	d7, [r3]
 80079da:	4629      	mov	r1, r5
 80079dc:	ec53 2b17 	vmov	r2, r3, d7
 80079e0:	eeb0 9a47 	vmov.f32	s18, s14
 80079e4:	eef0 9a67 	vmov.f32	s19, s15
 80079e8:	4682      	mov	sl, r0
 80079ea:	f7f8 fc6d 	bl	80002c8 <__aeabi_dsub>
 80079ee:	4652      	mov	r2, sl
 80079f0:	4606      	mov	r6, r0
 80079f2:	460f      	mov	r7, r1
 80079f4:	462b      	mov	r3, r5
 80079f6:	ec51 0b19 	vmov	r0, r1, d9
 80079fa:	f7f8 fc67 	bl	80002cc <__adddf3>
 80079fe:	4602      	mov	r2, r0
 8007a00:	460b      	mov	r3, r1
 8007a02:	2000      	movs	r0, #0
 8007a04:	49bb      	ldr	r1, [pc, #748]	; (8007cf4 <__ieee754_pow+0x76c>)
 8007a06:	f7f8 ff41 	bl	800088c <__aeabi_ddiv>
 8007a0a:	ec41 0b1a 	vmov	d10, r0, r1
 8007a0e:	4602      	mov	r2, r0
 8007a10:	460b      	mov	r3, r1
 8007a12:	4630      	mov	r0, r6
 8007a14:	4639      	mov	r1, r7
 8007a16:	f7f8 fe0f 	bl	8000638 <__aeabi_dmul>
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a20:	9302      	str	r3, [sp, #8]
 8007a22:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007a26:	46ab      	mov	fp, r5
 8007a28:	106d      	asrs	r5, r5, #1
 8007a2a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8007a2e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8007a32:	ec41 0b18 	vmov	d8, r0, r1
 8007a36:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8007a3a:	2200      	movs	r2, #0
 8007a3c:	4640      	mov	r0, r8
 8007a3e:	4649      	mov	r1, r9
 8007a40:	4614      	mov	r4, r2
 8007a42:	461d      	mov	r5, r3
 8007a44:	f7f8 fdf8 	bl	8000638 <__aeabi_dmul>
 8007a48:	4602      	mov	r2, r0
 8007a4a:	460b      	mov	r3, r1
 8007a4c:	4630      	mov	r0, r6
 8007a4e:	4639      	mov	r1, r7
 8007a50:	f7f8 fc3a 	bl	80002c8 <__aeabi_dsub>
 8007a54:	ec53 2b19 	vmov	r2, r3, d9
 8007a58:	4606      	mov	r6, r0
 8007a5a:	460f      	mov	r7, r1
 8007a5c:	4620      	mov	r0, r4
 8007a5e:	4629      	mov	r1, r5
 8007a60:	f7f8 fc32 	bl	80002c8 <__aeabi_dsub>
 8007a64:	4602      	mov	r2, r0
 8007a66:	460b      	mov	r3, r1
 8007a68:	4650      	mov	r0, sl
 8007a6a:	4659      	mov	r1, fp
 8007a6c:	f7f8 fc2c 	bl	80002c8 <__aeabi_dsub>
 8007a70:	4642      	mov	r2, r8
 8007a72:	464b      	mov	r3, r9
 8007a74:	f7f8 fde0 	bl	8000638 <__aeabi_dmul>
 8007a78:	4602      	mov	r2, r0
 8007a7a:	460b      	mov	r3, r1
 8007a7c:	4630      	mov	r0, r6
 8007a7e:	4639      	mov	r1, r7
 8007a80:	f7f8 fc22 	bl	80002c8 <__aeabi_dsub>
 8007a84:	ec53 2b1a 	vmov	r2, r3, d10
 8007a88:	f7f8 fdd6 	bl	8000638 <__aeabi_dmul>
 8007a8c:	ec53 2b18 	vmov	r2, r3, d8
 8007a90:	ec41 0b19 	vmov	d9, r0, r1
 8007a94:	ec51 0b18 	vmov	r0, r1, d8
 8007a98:	f7f8 fdce 	bl	8000638 <__aeabi_dmul>
 8007a9c:	a37c      	add	r3, pc, #496	; (adr r3, 8007c90 <__ieee754_pow+0x708>)
 8007a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aa2:	4604      	mov	r4, r0
 8007aa4:	460d      	mov	r5, r1
 8007aa6:	f7f8 fdc7 	bl	8000638 <__aeabi_dmul>
 8007aaa:	a37b      	add	r3, pc, #492	; (adr r3, 8007c98 <__ieee754_pow+0x710>)
 8007aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab0:	f7f8 fc0c 	bl	80002cc <__adddf3>
 8007ab4:	4622      	mov	r2, r4
 8007ab6:	462b      	mov	r3, r5
 8007ab8:	f7f8 fdbe 	bl	8000638 <__aeabi_dmul>
 8007abc:	a378      	add	r3, pc, #480	; (adr r3, 8007ca0 <__ieee754_pow+0x718>)
 8007abe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ac2:	f7f8 fc03 	bl	80002cc <__adddf3>
 8007ac6:	4622      	mov	r2, r4
 8007ac8:	462b      	mov	r3, r5
 8007aca:	f7f8 fdb5 	bl	8000638 <__aeabi_dmul>
 8007ace:	a376      	add	r3, pc, #472	; (adr r3, 8007ca8 <__ieee754_pow+0x720>)
 8007ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ad4:	f7f8 fbfa 	bl	80002cc <__adddf3>
 8007ad8:	4622      	mov	r2, r4
 8007ada:	462b      	mov	r3, r5
 8007adc:	f7f8 fdac 	bl	8000638 <__aeabi_dmul>
 8007ae0:	a373      	add	r3, pc, #460	; (adr r3, 8007cb0 <__ieee754_pow+0x728>)
 8007ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ae6:	f7f8 fbf1 	bl	80002cc <__adddf3>
 8007aea:	4622      	mov	r2, r4
 8007aec:	462b      	mov	r3, r5
 8007aee:	f7f8 fda3 	bl	8000638 <__aeabi_dmul>
 8007af2:	a371      	add	r3, pc, #452	; (adr r3, 8007cb8 <__ieee754_pow+0x730>)
 8007af4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007af8:	f7f8 fbe8 	bl	80002cc <__adddf3>
 8007afc:	4622      	mov	r2, r4
 8007afe:	4606      	mov	r6, r0
 8007b00:	460f      	mov	r7, r1
 8007b02:	462b      	mov	r3, r5
 8007b04:	4620      	mov	r0, r4
 8007b06:	4629      	mov	r1, r5
 8007b08:	f7f8 fd96 	bl	8000638 <__aeabi_dmul>
 8007b0c:	4602      	mov	r2, r0
 8007b0e:	460b      	mov	r3, r1
 8007b10:	4630      	mov	r0, r6
 8007b12:	4639      	mov	r1, r7
 8007b14:	f7f8 fd90 	bl	8000638 <__aeabi_dmul>
 8007b18:	4642      	mov	r2, r8
 8007b1a:	4604      	mov	r4, r0
 8007b1c:	460d      	mov	r5, r1
 8007b1e:	464b      	mov	r3, r9
 8007b20:	ec51 0b18 	vmov	r0, r1, d8
 8007b24:	f7f8 fbd2 	bl	80002cc <__adddf3>
 8007b28:	ec53 2b19 	vmov	r2, r3, d9
 8007b2c:	f7f8 fd84 	bl	8000638 <__aeabi_dmul>
 8007b30:	4622      	mov	r2, r4
 8007b32:	462b      	mov	r3, r5
 8007b34:	f7f8 fbca 	bl	80002cc <__adddf3>
 8007b38:	4642      	mov	r2, r8
 8007b3a:	4682      	mov	sl, r0
 8007b3c:	468b      	mov	fp, r1
 8007b3e:	464b      	mov	r3, r9
 8007b40:	4640      	mov	r0, r8
 8007b42:	4649      	mov	r1, r9
 8007b44:	f7f8 fd78 	bl	8000638 <__aeabi_dmul>
 8007b48:	4b6b      	ldr	r3, [pc, #428]	; (8007cf8 <__ieee754_pow+0x770>)
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	4606      	mov	r6, r0
 8007b4e:	460f      	mov	r7, r1
 8007b50:	f7f8 fbbc 	bl	80002cc <__adddf3>
 8007b54:	4652      	mov	r2, sl
 8007b56:	465b      	mov	r3, fp
 8007b58:	f7f8 fbb8 	bl	80002cc <__adddf3>
 8007b5c:	2000      	movs	r0, #0
 8007b5e:	4604      	mov	r4, r0
 8007b60:	460d      	mov	r5, r1
 8007b62:	4602      	mov	r2, r0
 8007b64:	460b      	mov	r3, r1
 8007b66:	4640      	mov	r0, r8
 8007b68:	4649      	mov	r1, r9
 8007b6a:	f7f8 fd65 	bl	8000638 <__aeabi_dmul>
 8007b6e:	4b62      	ldr	r3, [pc, #392]	; (8007cf8 <__ieee754_pow+0x770>)
 8007b70:	4680      	mov	r8, r0
 8007b72:	4689      	mov	r9, r1
 8007b74:	2200      	movs	r2, #0
 8007b76:	4620      	mov	r0, r4
 8007b78:	4629      	mov	r1, r5
 8007b7a:	f7f8 fba5 	bl	80002c8 <__aeabi_dsub>
 8007b7e:	4632      	mov	r2, r6
 8007b80:	463b      	mov	r3, r7
 8007b82:	f7f8 fba1 	bl	80002c8 <__aeabi_dsub>
 8007b86:	4602      	mov	r2, r0
 8007b88:	460b      	mov	r3, r1
 8007b8a:	4650      	mov	r0, sl
 8007b8c:	4659      	mov	r1, fp
 8007b8e:	f7f8 fb9b 	bl	80002c8 <__aeabi_dsub>
 8007b92:	ec53 2b18 	vmov	r2, r3, d8
 8007b96:	f7f8 fd4f 	bl	8000638 <__aeabi_dmul>
 8007b9a:	4622      	mov	r2, r4
 8007b9c:	4606      	mov	r6, r0
 8007b9e:	460f      	mov	r7, r1
 8007ba0:	462b      	mov	r3, r5
 8007ba2:	ec51 0b19 	vmov	r0, r1, d9
 8007ba6:	f7f8 fd47 	bl	8000638 <__aeabi_dmul>
 8007baa:	4602      	mov	r2, r0
 8007bac:	460b      	mov	r3, r1
 8007bae:	4630      	mov	r0, r6
 8007bb0:	4639      	mov	r1, r7
 8007bb2:	f7f8 fb8b 	bl	80002cc <__adddf3>
 8007bb6:	4606      	mov	r6, r0
 8007bb8:	460f      	mov	r7, r1
 8007bba:	4602      	mov	r2, r0
 8007bbc:	460b      	mov	r3, r1
 8007bbe:	4640      	mov	r0, r8
 8007bc0:	4649      	mov	r1, r9
 8007bc2:	f7f8 fb83 	bl	80002cc <__adddf3>
 8007bc6:	a33e      	add	r3, pc, #248	; (adr r3, 8007cc0 <__ieee754_pow+0x738>)
 8007bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bcc:	2000      	movs	r0, #0
 8007bce:	4604      	mov	r4, r0
 8007bd0:	460d      	mov	r5, r1
 8007bd2:	f7f8 fd31 	bl	8000638 <__aeabi_dmul>
 8007bd6:	4642      	mov	r2, r8
 8007bd8:	ec41 0b18 	vmov	d8, r0, r1
 8007bdc:	464b      	mov	r3, r9
 8007bde:	4620      	mov	r0, r4
 8007be0:	4629      	mov	r1, r5
 8007be2:	f7f8 fb71 	bl	80002c8 <__aeabi_dsub>
 8007be6:	4602      	mov	r2, r0
 8007be8:	460b      	mov	r3, r1
 8007bea:	4630      	mov	r0, r6
 8007bec:	4639      	mov	r1, r7
 8007bee:	f7f8 fb6b 	bl	80002c8 <__aeabi_dsub>
 8007bf2:	a335      	add	r3, pc, #212	; (adr r3, 8007cc8 <__ieee754_pow+0x740>)
 8007bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf8:	f7f8 fd1e 	bl	8000638 <__aeabi_dmul>
 8007bfc:	a334      	add	r3, pc, #208	; (adr r3, 8007cd0 <__ieee754_pow+0x748>)
 8007bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c02:	4606      	mov	r6, r0
 8007c04:	460f      	mov	r7, r1
 8007c06:	4620      	mov	r0, r4
 8007c08:	4629      	mov	r1, r5
 8007c0a:	f7f8 fd15 	bl	8000638 <__aeabi_dmul>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	460b      	mov	r3, r1
 8007c12:	4630      	mov	r0, r6
 8007c14:	4639      	mov	r1, r7
 8007c16:	f7f8 fb59 	bl	80002cc <__adddf3>
 8007c1a:	9a07      	ldr	r2, [sp, #28]
 8007c1c:	4b37      	ldr	r3, [pc, #220]	; (8007cfc <__ieee754_pow+0x774>)
 8007c1e:	4413      	add	r3, r2
 8007c20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c24:	f7f8 fb52 	bl	80002cc <__adddf3>
 8007c28:	4682      	mov	sl, r0
 8007c2a:	9805      	ldr	r0, [sp, #20]
 8007c2c:	468b      	mov	fp, r1
 8007c2e:	f7f8 fc99 	bl	8000564 <__aeabi_i2d>
 8007c32:	9a07      	ldr	r2, [sp, #28]
 8007c34:	4b32      	ldr	r3, [pc, #200]	; (8007d00 <__ieee754_pow+0x778>)
 8007c36:	4413      	add	r3, r2
 8007c38:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007c3c:	4606      	mov	r6, r0
 8007c3e:	460f      	mov	r7, r1
 8007c40:	4652      	mov	r2, sl
 8007c42:	465b      	mov	r3, fp
 8007c44:	ec51 0b18 	vmov	r0, r1, d8
 8007c48:	f7f8 fb40 	bl	80002cc <__adddf3>
 8007c4c:	4642      	mov	r2, r8
 8007c4e:	464b      	mov	r3, r9
 8007c50:	f7f8 fb3c 	bl	80002cc <__adddf3>
 8007c54:	4632      	mov	r2, r6
 8007c56:	463b      	mov	r3, r7
 8007c58:	f7f8 fb38 	bl	80002cc <__adddf3>
 8007c5c:	2000      	movs	r0, #0
 8007c5e:	4632      	mov	r2, r6
 8007c60:	463b      	mov	r3, r7
 8007c62:	4604      	mov	r4, r0
 8007c64:	460d      	mov	r5, r1
 8007c66:	f7f8 fb2f 	bl	80002c8 <__aeabi_dsub>
 8007c6a:	4642      	mov	r2, r8
 8007c6c:	464b      	mov	r3, r9
 8007c6e:	f7f8 fb2b 	bl	80002c8 <__aeabi_dsub>
 8007c72:	ec53 2b18 	vmov	r2, r3, d8
 8007c76:	f7f8 fb27 	bl	80002c8 <__aeabi_dsub>
 8007c7a:	4602      	mov	r2, r0
 8007c7c:	460b      	mov	r3, r1
 8007c7e:	4650      	mov	r0, sl
 8007c80:	4659      	mov	r1, fp
 8007c82:	e610      	b.n	80078a6 <__ieee754_pow+0x31e>
 8007c84:	2401      	movs	r4, #1
 8007c86:	e6a1      	b.n	80079cc <__ieee754_pow+0x444>
 8007c88:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8007cd8 <__ieee754_pow+0x750>
 8007c8c:	e617      	b.n	80078be <__ieee754_pow+0x336>
 8007c8e:	bf00      	nop
 8007c90:	4a454eef 	.word	0x4a454eef
 8007c94:	3fca7e28 	.word	0x3fca7e28
 8007c98:	93c9db65 	.word	0x93c9db65
 8007c9c:	3fcd864a 	.word	0x3fcd864a
 8007ca0:	a91d4101 	.word	0xa91d4101
 8007ca4:	3fd17460 	.word	0x3fd17460
 8007ca8:	518f264d 	.word	0x518f264d
 8007cac:	3fd55555 	.word	0x3fd55555
 8007cb0:	db6fabff 	.word	0xdb6fabff
 8007cb4:	3fdb6db6 	.word	0x3fdb6db6
 8007cb8:	33333303 	.word	0x33333303
 8007cbc:	3fe33333 	.word	0x3fe33333
 8007cc0:	e0000000 	.word	0xe0000000
 8007cc4:	3feec709 	.word	0x3feec709
 8007cc8:	dc3a03fd 	.word	0xdc3a03fd
 8007ccc:	3feec709 	.word	0x3feec709
 8007cd0:	145b01f5 	.word	0x145b01f5
 8007cd4:	be3e2fe0 	.word	0xbe3e2fe0
 8007cd8:	00000000 	.word	0x00000000
 8007cdc:	3ff00000 	.word	0x3ff00000
 8007ce0:	7ff00000 	.word	0x7ff00000
 8007ce4:	43400000 	.word	0x43400000
 8007ce8:	0003988e 	.word	0x0003988e
 8007cec:	000bb679 	.word	0x000bb679
 8007cf0:	080083e8 	.word	0x080083e8
 8007cf4:	3ff00000 	.word	0x3ff00000
 8007cf8:	40080000 	.word	0x40080000
 8007cfc:	08008408 	.word	0x08008408
 8007d00:	080083f8 	.word	0x080083f8
 8007d04:	a3b5      	add	r3, pc, #724	; (adr r3, 8007fdc <__ieee754_pow+0xa54>)
 8007d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d0a:	4640      	mov	r0, r8
 8007d0c:	4649      	mov	r1, r9
 8007d0e:	f7f8 fadd 	bl	80002cc <__adddf3>
 8007d12:	4622      	mov	r2, r4
 8007d14:	ec41 0b1a 	vmov	d10, r0, r1
 8007d18:	462b      	mov	r3, r5
 8007d1a:	4630      	mov	r0, r6
 8007d1c:	4639      	mov	r1, r7
 8007d1e:	f7f8 fad3 	bl	80002c8 <__aeabi_dsub>
 8007d22:	4602      	mov	r2, r0
 8007d24:	460b      	mov	r3, r1
 8007d26:	ec51 0b1a 	vmov	r0, r1, d10
 8007d2a:	f7f8 ff15 	bl	8000b58 <__aeabi_dcmpgt>
 8007d2e:	2800      	cmp	r0, #0
 8007d30:	f47f ae04 	bne.w	800793c <__ieee754_pow+0x3b4>
 8007d34:	4aa4      	ldr	r2, [pc, #656]	; (8007fc8 <__ieee754_pow+0xa40>)
 8007d36:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	f340 8108 	ble.w	8007f50 <__ieee754_pow+0x9c8>
 8007d40:	151b      	asrs	r3, r3, #20
 8007d42:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8007d46:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8007d4a:	fa4a f303 	asr.w	r3, sl, r3
 8007d4e:	445b      	add	r3, fp
 8007d50:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8007d54:	4e9d      	ldr	r6, [pc, #628]	; (8007fcc <__ieee754_pow+0xa44>)
 8007d56:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8007d5a:	4116      	asrs	r6, r2
 8007d5c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8007d60:	2000      	movs	r0, #0
 8007d62:	ea23 0106 	bic.w	r1, r3, r6
 8007d66:	f1c2 0214 	rsb	r2, r2, #20
 8007d6a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8007d6e:	fa4a fa02 	asr.w	sl, sl, r2
 8007d72:	f1bb 0f00 	cmp.w	fp, #0
 8007d76:	4602      	mov	r2, r0
 8007d78:	460b      	mov	r3, r1
 8007d7a:	4620      	mov	r0, r4
 8007d7c:	4629      	mov	r1, r5
 8007d7e:	bfb8      	it	lt
 8007d80:	f1ca 0a00 	rsblt	sl, sl, #0
 8007d84:	f7f8 faa0 	bl	80002c8 <__aeabi_dsub>
 8007d88:	ec41 0b19 	vmov	d9, r0, r1
 8007d8c:	4642      	mov	r2, r8
 8007d8e:	464b      	mov	r3, r9
 8007d90:	ec51 0b19 	vmov	r0, r1, d9
 8007d94:	f7f8 fa9a 	bl	80002cc <__adddf3>
 8007d98:	a37b      	add	r3, pc, #492	; (adr r3, 8007f88 <__ieee754_pow+0xa00>)
 8007d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d9e:	2000      	movs	r0, #0
 8007da0:	4604      	mov	r4, r0
 8007da2:	460d      	mov	r5, r1
 8007da4:	f7f8 fc48 	bl	8000638 <__aeabi_dmul>
 8007da8:	ec53 2b19 	vmov	r2, r3, d9
 8007dac:	4606      	mov	r6, r0
 8007dae:	460f      	mov	r7, r1
 8007db0:	4620      	mov	r0, r4
 8007db2:	4629      	mov	r1, r5
 8007db4:	f7f8 fa88 	bl	80002c8 <__aeabi_dsub>
 8007db8:	4602      	mov	r2, r0
 8007dba:	460b      	mov	r3, r1
 8007dbc:	4640      	mov	r0, r8
 8007dbe:	4649      	mov	r1, r9
 8007dc0:	f7f8 fa82 	bl	80002c8 <__aeabi_dsub>
 8007dc4:	a372      	add	r3, pc, #456	; (adr r3, 8007f90 <__ieee754_pow+0xa08>)
 8007dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dca:	f7f8 fc35 	bl	8000638 <__aeabi_dmul>
 8007dce:	a372      	add	r3, pc, #456	; (adr r3, 8007f98 <__ieee754_pow+0xa10>)
 8007dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd4:	4680      	mov	r8, r0
 8007dd6:	4689      	mov	r9, r1
 8007dd8:	4620      	mov	r0, r4
 8007dda:	4629      	mov	r1, r5
 8007ddc:	f7f8 fc2c 	bl	8000638 <__aeabi_dmul>
 8007de0:	4602      	mov	r2, r0
 8007de2:	460b      	mov	r3, r1
 8007de4:	4640      	mov	r0, r8
 8007de6:	4649      	mov	r1, r9
 8007de8:	f7f8 fa70 	bl	80002cc <__adddf3>
 8007dec:	4604      	mov	r4, r0
 8007dee:	460d      	mov	r5, r1
 8007df0:	4602      	mov	r2, r0
 8007df2:	460b      	mov	r3, r1
 8007df4:	4630      	mov	r0, r6
 8007df6:	4639      	mov	r1, r7
 8007df8:	f7f8 fa68 	bl	80002cc <__adddf3>
 8007dfc:	4632      	mov	r2, r6
 8007dfe:	463b      	mov	r3, r7
 8007e00:	4680      	mov	r8, r0
 8007e02:	4689      	mov	r9, r1
 8007e04:	f7f8 fa60 	bl	80002c8 <__aeabi_dsub>
 8007e08:	4602      	mov	r2, r0
 8007e0a:	460b      	mov	r3, r1
 8007e0c:	4620      	mov	r0, r4
 8007e0e:	4629      	mov	r1, r5
 8007e10:	f7f8 fa5a 	bl	80002c8 <__aeabi_dsub>
 8007e14:	4642      	mov	r2, r8
 8007e16:	4606      	mov	r6, r0
 8007e18:	460f      	mov	r7, r1
 8007e1a:	464b      	mov	r3, r9
 8007e1c:	4640      	mov	r0, r8
 8007e1e:	4649      	mov	r1, r9
 8007e20:	f7f8 fc0a 	bl	8000638 <__aeabi_dmul>
 8007e24:	a35e      	add	r3, pc, #376	; (adr r3, 8007fa0 <__ieee754_pow+0xa18>)
 8007e26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e2a:	4604      	mov	r4, r0
 8007e2c:	460d      	mov	r5, r1
 8007e2e:	f7f8 fc03 	bl	8000638 <__aeabi_dmul>
 8007e32:	a35d      	add	r3, pc, #372	; (adr r3, 8007fa8 <__ieee754_pow+0xa20>)
 8007e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e38:	f7f8 fa46 	bl	80002c8 <__aeabi_dsub>
 8007e3c:	4622      	mov	r2, r4
 8007e3e:	462b      	mov	r3, r5
 8007e40:	f7f8 fbfa 	bl	8000638 <__aeabi_dmul>
 8007e44:	a35a      	add	r3, pc, #360	; (adr r3, 8007fb0 <__ieee754_pow+0xa28>)
 8007e46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e4a:	f7f8 fa3f 	bl	80002cc <__adddf3>
 8007e4e:	4622      	mov	r2, r4
 8007e50:	462b      	mov	r3, r5
 8007e52:	f7f8 fbf1 	bl	8000638 <__aeabi_dmul>
 8007e56:	a358      	add	r3, pc, #352	; (adr r3, 8007fb8 <__ieee754_pow+0xa30>)
 8007e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e5c:	f7f8 fa34 	bl	80002c8 <__aeabi_dsub>
 8007e60:	4622      	mov	r2, r4
 8007e62:	462b      	mov	r3, r5
 8007e64:	f7f8 fbe8 	bl	8000638 <__aeabi_dmul>
 8007e68:	a355      	add	r3, pc, #340	; (adr r3, 8007fc0 <__ieee754_pow+0xa38>)
 8007e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6e:	f7f8 fa2d 	bl	80002cc <__adddf3>
 8007e72:	4622      	mov	r2, r4
 8007e74:	462b      	mov	r3, r5
 8007e76:	f7f8 fbdf 	bl	8000638 <__aeabi_dmul>
 8007e7a:	4602      	mov	r2, r0
 8007e7c:	460b      	mov	r3, r1
 8007e7e:	4640      	mov	r0, r8
 8007e80:	4649      	mov	r1, r9
 8007e82:	f7f8 fa21 	bl	80002c8 <__aeabi_dsub>
 8007e86:	4604      	mov	r4, r0
 8007e88:	460d      	mov	r5, r1
 8007e8a:	4602      	mov	r2, r0
 8007e8c:	460b      	mov	r3, r1
 8007e8e:	4640      	mov	r0, r8
 8007e90:	4649      	mov	r1, r9
 8007e92:	f7f8 fbd1 	bl	8000638 <__aeabi_dmul>
 8007e96:	2200      	movs	r2, #0
 8007e98:	ec41 0b19 	vmov	d9, r0, r1
 8007e9c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007ea0:	4620      	mov	r0, r4
 8007ea2:	4629      	mov	r1, r5
 8007ea4:	f7f8 fa10 	bl	80002c8 <__aeabi_dsub>
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	460b      	mov	r3, r1
 8007eac:	ec51 0b19 	vmov	r0, r1, d9
 8007eb0:	f7f8 fcec 	bl	800088c <__aeabi_ddiv>
 8007eb4:	4632      	mov	r2, r6
 8007eb6:	4604      	mov	r4, r0
 8007eb8:	460d      	mov	r5, r1
 8007eba:	463b      	mov	r3, r7
 8007ebc:	4640      	mov	r0, r8
 8007ebe:	4649      	mov	r1, r9
 8007ec0:	f7f8 fbba 	bl	8000638 <__aeabi_dmul>
 8007ec4:	4632      	mov	r2, r6
 8007ec6:	463b      	mov	r3, r7
 8007ec8:	f7f8 fa00 	bl	80002cc <__adddf3>
 8007ecc:	4602      	mov	r2, r0
 8007ece:	460b      	mov	r3, r1
 8007ed0:	4620      	mov	r0, r4
 8007ed2:	4629      	mov	r1, r5
 8007ed4:	f7f8 f9f8 	bl	80002c8 <__aeabi_dsub>
 8007ed8:	4642      	mov	r2, r8
 8007eda:	464b      	mov	r3, r9
 8007edc:	f7f8 f9f4 	bl	80002c8 <__aeabi_dsub>
 8007ee0:	460b      	mov	r3, r1
 8007ee2:	4602      	mov	r2, r0
 8007ee4:	493a      	ldr	r1, [pc, #232]	; (8007fd0 <__ieee754_pow+0xa48>)
 8007ee6:	2000      	movs	r0, #0
 8007ee8:	f7f8 f9ee 	bl	80002c8 <__aeabi_dsub>
 8007eec:	ec41 0b10 	vmov	d0, r0, r1
 8007ef0:	ee10 3a90 	vmov	r3, s1
 8007ef4:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8007ef8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007efc:	da2b      	bge.n	8007f56 <__ieee754_pow+0x9ce>
 8007efe:	4650      	mov	r0, sl
 8007f00:	f000 f966 	bl	80081d0 <scalbn>
 8007f04:	ec51 0b10 	vmov	r0, r1, d0
 8007f08:	ec53 2b18 	vmov	r2, r3, d8
 8007f0c:	f7ff bbed 	b.w	80076ea <__ieee754_pow+0x162>
 8007f10:	4b30      	ldr	r3, [pc, #192]	; (8007fd4 <__ieee754_pow+0xa4c>)
 8007f12:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007f16:	429e      	cmp	r6, r3
 8007f18:	f77f af0c 	ble.w	8007d34 <__ieee754_pow+0x7ac>
 8007f1c:	4b2e      	ldr	r3, [pc, #184]	; (8007fd8 <__ieee754_pow+0xa50>)
 8007f1e:	440b      	add	r3, r1
 8007f20:	4303      	orrs	r3, r0
 8007f22:	d009      	beq.n	8007f38 <__ieee754_pow+0x9b0>
 8007f24:	ec51 0b18 	vmov	r0, r1, d8
 8007f28:	2200      	movs	r2, #0
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	f7f8 fdf6 	bl	8000b1c <__aeabi_dcmplt>
 8007f30:	3800      	subs	r0, #0
 8007f32:	bf18      	it	ne
 8007f34:	2001      	movne	r0, #1
 8007f36:	e447      	b.n	80077c8 <__ieee754_pow+0x240>
 8007f38:	4622      	mov	r2, r4
 8007f3a:	462b      	mov	r3, r5
 8007f3c:	f7f8 f9c4 	bl	80002c8 <__aeabi_dsub>
 8007f40:	4642      	mov	r2, r8
 8007f42:	464b      	mov	r3, r9
 8007f44:	f7f8 fdfe 	bl	8000b44 <__aeabi_dcmpge>
 8007f48:	2800      	cmp	r0, #0
 8007f4a:	f43f aef3 	beq.w	8007d34 <__ieee754_pow+0x7ac>
 8007f4e:	e7e9      	b.n	8007f24 <__ieee754_pow+0x99c>
 8007f50:	f04f 0a00 	mov.w	sl, #0
 8007f54:	e71a      	b.n	8007d8c <__ieee754_pow+0x804>
 8007f56:	ec51 0b10 	vmov	r0, r1, d0
 8007f5a:	4619      	mov	r1, r3
 8007f5c:	e7d4      	b.n	8007f08 <__ieee754_pow+0x980>
 8007f5e:	491c      	ldr	r1, [pc, #112]	; (8007fd0 <__ieee754_pow+0xa48>)
 8007f60:	2000      	movs	r0, #0
 8007f62:	f7ff bb30 	b.w	80075c6 <__ieee754_pow+0x3e>
 8007f66:	2000      	movs	r0, #0
 8007f68:	2100      	movs	r1, #0
 8007f6a:	f7ff bb2c 	b.w	80075c6 <__ieee754_pow+0x3e>
 8007f6e:	4630      	mov	r0, r6
 8007f70:	4639      	mov	r1, r7
 8007f72:	f7ff bb28 	b.w	80075c6 <__ieee754_pow+0x3e>
 8007f76:	9204      	str	r2, [sp, #16]
 8007f78:	f7ff bb7a 	b.w	8007670 <__ieee754_pow+0xe8>
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	f7ff bb64 	b.w	800764a <__ieee754_pow+0xc2>
 8007f82:	bf00      	nop
 8007f84:	f3af 8000 	nop.w
 8007f88:	00000000 	.word	0x00000000
 8007f8c:	3fe62e43 	.word	0x3fe62e43
 8007f90:	fefa39ef 	.word	0xfefa39ef
 8007f94:	3fe62e42 	.word	0x3fe62e42
 8007f98:	0ca86c39 	.word	0x0ca86c39
 8007f9c:	be205c61 	.word	0xbe205c61
 8007fa0:	72bea4d0 	.word	0x72bea4d0
 8007fa4:	3e663769 	.word	0x3e663769
 8007fa8:	c5d26bf1 	.word	0xc5d26bf1
 8007fac:	3ebbbd41 	.word	0x3ebbbd41
 8007fb0:	af25de2c 	.word	0xaf25de2c
 8007fb4:	3f11566a 	.word	0x3f11566a
 8007fb8:	16bebd93 	.word	0x16bebd93
 8007fbc:	3f66c16c 	.word	0x3f66c16c
 8007fc0:	5555553e 	.word	0x5555553e
 8007fc4:	3fc55555 	.word	0x3fc55555
 8007fc8:	3fe00000 	.word	0x3fe00000
 8007fcc:	000fffff 	.word	0x000fffff
 8007fd0:	3ff00000 	.word	0x3ff00000
 8007fd4:	4090cbff 	.word	0x4090cbff
 8007fd8:	3f6f3400 	.word	0x3f6f3400
 8007fdc:	652b82fe 	.word	0x652b82fe
 8007fe0:	3c971547 	.word	0x3c971547

08007fe4 <__ieee754_sqrt>:
 8007fe4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fe8:	ec55 4b10 	vmov	r4, r5, d0
 8007fec:	4e55      	ldr	r6, [pc, #340]	; (8008144 <__ieee754_sqrt+0x160>)
 8007fee:	43ae      	bics	r6, r5
 8007ff0:	ee10 0a10 	vmov	r0, s0
 8007ff4:	ee10 3a10 	vmov	r3, s0
 8007ff8:	462a      	mov	r2, r5
 8007ffa:	4629      	mov	r1, r5
 8007ffc:	d110      	bne.n	8008020 <__ieee754_sqrt+0x3c>
 8007ffe:	ee10 2a10 	vmov	r2, s0
 8008002:	462b      	mov	r3, r5
 8008004:	f7f8 fb18 	bl	8000638 <__aeabi_dmul>
 8008008:	4602      	mov	r2, r0
 800800a:	460b      	mov	r3, r1
 800800c:	4620      	mov	r0, r4
 800800e:	4629      	mov	r1, r5
 8008010:	f7f8 f95c 	bl	80002cc <__adddf3>
 8008014:	4604      	mov	r4, r0
 8008016:	460d      	mov	r5, r1
 8008018:	ec45 4b10 	vmov	d0, r4, r5
 800801c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008020:	2d00      	cmp	r5, #0
 8008022:	dc10      	bgt.n	8008046 <__ieee754_sqrt+0x62>
 8008024:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008028:	4330      	orrs	r0, r6
 800802a:	d0f5      	beq.n	8008018 <__ieee754_sqrt+0x34>
 800802c:	b15d      	cbz	r5, 8008046 <__ieee754_sqrt+0x62>
 800802e:	ee10 2a10 	vmov	r2, s0
 8008032:	462b      	mov	r3, r5
 8008034:	ee10 0a10 	vmov	r0, s0
 8008038:	f7f8 f946 	bl	80002c8 <__aeabi_dsub>
 800803c:	4602      	mov	r2, r0
 800803e:	460b      	mov	r3, r1
 8008040:	f7f8 fc24 	bl	800088c <__aeabi_ddiv>
 8008044:	e7e6      	b.n	8008014 <__ieee754_sqrt+0x30>
 8008046:	1512      	asrs	r2, r2, #20
 8008048:	d074      	beq.n	8008134 <__ieee754_sqrt+0x150>
 800804a:	07d4      	lsls	r4, r2, #31
 800804c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8008050:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8008054:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008058:	bf5e      	ittt	pl
 800805a:	0fda      	lsrpl	r2, r3, #31
 800805c:	005b      	lslpl	r3, r3, #1
 800805e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8008062:	2400      	movs	r4, #0
 8008064:	0fda      	lsrs	r2, r3, #31
 8008066:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800806a:	107f      	asrs	r7, r7, #1
 800806c:	005b      	lsls	r3, r3, #1
 800806e:	2516      	movs	r5, #22
 8008070:	4620      	mov	r0, r4
 8008072:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8008076:	1886      	adds	r6, r0, r2
 8008078:	428e      	cmp	r6, r1
 800807a:	bfde      	ittt	le
 800807c:	1b89      	suble	r1, r1, r6
 800807e:	18b0      	addle	r0, r6, r2
 8008080:	18a4      	addle	r4, r4, r2
 8008082:	0049      	lsls	r1, r1, #1
 8008084:	3d01      	subs	r5, #1
 8008086:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800808a:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800808e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008092:	d1f0      	bne.n	8008076 <__ieee754_sqrt+0x92>
 8008094:	462a      	mov	r2, r5
 8008096:	f04f 0e20 	mov.w	lr, #32
 800809a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800809e:	4281      	cmp	r1, r0
 80080a0:	eb06 0c05 	add.w	ip, r6, r5
 80080a4:	dc02      	bgt.n	80080ac <__ieee754_sqrt+0xc8>
 80080a6:	d113      	bne.n	80080d0 <__ieee754_sqrt+0xec>
 80080a8:	459c      	cmp	ip, r3
 80080aa:	d811      	bhi.n	80080d0 <__ieee754_sqrt+0xec>
 80080ac:	f1bc 0f00 	cmp.w	ip, #0
 80080b0:	eb0c 0506 	add.w	r5, ip, r6
 80080b4:	da43      	bge.n	800813e <__ieee754_sqrt+0x15a>
 80080b6:	2d00      	cmp	r5, #0
 80080b8:	db41      	blt.n	800813e <__ieee754_sqrt+0x15a>
 80080ba:	f100 0801 	add.w	r8, r0, #1
 80080be:	1a09      	subs	r1, r1, r0
 80080c0:	459c      	cmp	ip, r3
 80080c2:	bf88      	it	hi
 80080c4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 80080c8:	eba3 030c 	sub.w	r3, r3, ip
 80080cc:	4432      	add	r2, r6
 80080ce:	4640      	mov	r0, r8
 80080d0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 80080d4:	f1be 0e01 	subs.w	lr, lr, #1
 80080d8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 80080dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80080e0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80080e4:	d1db      	bne.n	800809e <__ieee754_sqrt+0xba>
 80080e6:	430b      	orrs	r3, r1
 80080e8:	d006      	beq.n	80080f8 <__ieee754_sqrt+0x114>
 80080ea:	1c50      	adds	r0, r2, #1
 80080ec:	bf13      	iteet	ne
 80080ee:	3201      	addne	r2, #1
 80080f0:	3401      	addeq	r4, #1
 80080f2:	4672      	moveq	r2, lr
 80080f4:	f022 0201 	bicne.w	r2, r2, #1
 80080f8:	1063      	asrs	r3, r4, #1
 80080fa:	0852      	lsrs	r2, r2, #1
 80080fc:	07e1      	lsls	r1, r4, #31
 80080fe:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008102:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008106:	bf48      	it	mi
 8008108:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800810c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8008110:	4614      	mov	r4, r2
 8008112:	e781      	b.n	8008018 <__ieee754_sqrt+0x34>
 8008114:	0ad9      	lsrs	r1, r3, #11
 8008116:	3815      	subs	r0, #21
 8008118:	055b      	lsls	r3, r3, #21
 800811a:	2900      	cmp	r1, #0
 800811c:	d0fa      	beq.n	8008114 <__ieee754_sqrt+0x130>
 800811e:	02cd      	lsls	r5, r1, #11
 8008120:	d50a      	bpl.n	8008138 <__ieee754_sqrt+0x154>
 8008122:	f1c2 0420 	rsb	r4, r2, #32
 8008126:	fa23 f404 	lsr.w	r4, r3, r4
 800812a:	1e55      	subs	r5, r2, #1
 800812c:	4093      	lsls	r3, r2
 800812e:	4321      	orrs	r1, r4
 8008130:	1b42      	subs	r2, r0, r5
 8008132:	e78a      	b.n	800804a <__ieee754_sqrt+0x66>
 8008134:	4610      	mov	r0, r2
 8008136:	e7f0      	b.n	800811a <__ieee754_sqrt+0x136>
 8008138:	0049      	lsls	r1, r1, #1
 800813a:	3201      	adds	r2, #1
 800813c:	e7ef      	b.n	800811e <__ieee754_sqrt+0x13a>
 800813e:	4680      	mov	r8, r0
 8008140:	e7bd      	b.n	80080be <__ieee754_sqrt+0xda>
 8008142:	bf00      	nop
 8008144:	7ff00000 	.word	0x7ff00000

08008148 <with_errno>:
 8008148:	b570      	push	{r4, r5, r6, lr}
 800814a:	4604      	mov	r4, r0
 800814c:	460d      	mov	r5, r1
 800814e:	4616      	mov	r6, r2
 8008150:	f7fe fc36 	bl	80069c0 <__errno>
 8008154:	4629      	mov	r1, r5
 8008156:	6006      	str	r6, [r0, #0]
 8008158:	4620      	mov	r0, r4
 800815a:	bd70      	pop	{r4, r5, r6, pc}

0800815c <xflow>:
 800815c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800815e:	4614      	mov	r4, r2
 8008160:	461d      	mov	r5, r3
 8008162:	b108      	cbz	r0, 8008168 <xflow+0xc>
 8008164:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008168:	e9cd 2300 	strd	r2, r3, [sp]
 800816c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008170:	4620      	mov	r0, r4
 8008172:	4629      	mov	r1, r5
 8008174:	f7f8 fa60 	bl	8000638 <__aeabi_dmul>
 8008178:	2222      	movs	r2, #34	; 0x22
 800817a:	b003      	add	sp, #12
 800817c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008180:	f7ff bfe2 	b.w	8008148 <with_errno>

08008184 <__math_uflow>:
 8008184:	b508      	push	{r3, lr}
 8008186:	2200      	movs	r2, #0
 8008188:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800818c:	f7ff ffe6 	bl	800815c <xflow>
 8008190:	ec41 0b10 	vmov	d0, r0, r1
 8008194:	bd08      	pop	{r3, pc}

08008196 <__math_oflow>:
 8008196:	b508      	push	{r3, lr}
 8008198:	2200      	movs	r2, #0
 800819a:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800819e:	f7ff ffdd 	bl	800815c <xflow>
 80081a2:	ec41 0b10 	vmov	d0, r0, r1
 80081a6:	bd08      	pop	{r3, pc}

080081a8 <fabs>:
 80081a8:	ec51 0b10 	vmov	r0, r1, d0
 80081ac:	ee10 2a10 	vmov	r2, s0
 80081b0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80081b4:	ec43 2b10 	vmov	d0, r2, r3
 80081b8:	4770      	bx	lr

080081ba <finite>:
 80081ba:	b082      	sub	sp, #8
 80081bc:	ed8d 0b00 	vstr	d0, [sp]
 80081c0:	9801      	ldr	r0, [sp, #4]
 80081c2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 80081c6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 80081ca:	0fc0      	lsrs	r0, r0, #31
 80081cc:	b002      	add	sp, #8
 80081ce:	4770      	bx	lr

080081d0 <scalbn>:
 80081d0:	b570      	push	{r4, r5, r6, lr}
 80081d2:	ec55 4b10 	vmov	r4, r5, d0
 80081d6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80081da:	4606      	mov	r6, r0
 80081dc:	462b      	mov	r3, r5
 80081de:	b99a      	cbnz	r2, 8008208 <scalbn+0x38>
 80081e0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80081e4:	4323      	orrs	r3, r4
 80081e6:	d036      	beq.n	8008256 <scalbn+0x86>
 80081e8:	4b39      	ldr	r3, [pc, #228]	; (80082d0 <scalbn+0x100>)
 80081ea:	4629      	mov	r1, r5
 80081ec:	ee10 0a10 	vmov	r0, s0
 80081f0:	2200      	movs	r2, #0
 80081f2:	f7f8 fa21 	bl	8000638 <__aeabi_dmul>
 80081f6:	4b37      	ldr	r3, [pc, #220]	; (80082d4 <scalbn+0x104>)
 80081f8:	429e      	cmp	r6, r3
 80081fa:	4604      	mov	r4, r0
 80081fc:	460d      	mov	r5, r1
 80081fe:	da10      	bge.n	8008222 <scalbn+0x52>
 8008200:	a32b      	add	r3, pc, #172	; (adr r3, 80082b0 <scalbn+0xe0>)
 8008202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008206:	e03a      	b.n	800827e <scalbn+0xae>
 8008208:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800820c:	428a      	cmp	r2, r1
 800820e:	d10c      	bne.n	800822a <scalbn+0x5a>
 8008210:	ee10 2a10 	vmov	r2, s0
 8008214:	4620      	mov	r0, r4
 8008216:	4629      	mov	r1, r5
 8008218:	f7f8 f858 	bl	80002cc <__adddf3>
 800821c:	4604      	mov	r4, r0
 800821e:	460d      	mov	r5, r1
 8008220:	e019      	b.n	8008256 <scalbn+0x86>
 8008222:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008226:	460b      	mov	r3, r1
 8008228:	3a36      	subs	r2, #54	; 0x36
 800822a:	4432      	add	r2, r6
 800822c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8008230:	428a      	cmp	r2, r1
 8008232:	dd08      	ble.n	8008246 <scalbn+0x76>
 8008234:	2d00      	cmp	r5, #0
 8008236:	a120      	add	r1, pc, #128	; (adr r1, 80082b8 <scalbn+0xe8>)
 8008238:	e9d1 0100 	ldrd	r0, r1, [r1]
 800823c:	da1c      	bge.n	8008278 <scalbn+0xa8>
 800823e:	a120      	add	r1, pc, #128	; (adr r1, 80082c0 <scalbn+0xf0>)
 8008240:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008244:	e018      	b.n	8008278 <scalbn+0xa8>
 8008246:	2a00      	cmp	r2, #0
 8008248:	dd08      	ble.n	800825c <scalbn+0x8c>
 800824a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800824e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8008252:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008256:	ec45 4b10 	vmov	d0, r4, r5
 800825a:	bd70      	pop	{r4, r5, r6, pc}
 800825c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8008260:	da19      	bge.n	8008296 <scalbn+0xc6>
 8008262:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008266:	429e      	cmp	r6, r3
 8008268:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800826c:	dd0a      	ble.n	8008284 <scalbn+0xb4>
 800826e:	a112      	add	r1, pc, #72	; (adr r1, 80082b8 <scalbn+0xe8>)
 8008270:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d1e2      	bne.n	800823e <scalbn+0x6e>
 8008278:	a30f      	add	r3, pc, #60	; (adr r3, 80082b8 <scalbn+0xe8>)
 800827a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800827e:	f7f8 f9db 	bl	8000638 <__aeabi_dmul>
 8008282:	e7cb      	b.n	800821c <scalbn+0x4c>
 8008284:	a10a      	add	r1, pc, #40	; (adr r1, 80082b0 <scalbn+0xe0>)
 8008286:	e9d1 0100 	ldrd	r0, r1, [r1]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d0b8      	beq.n	8008200 <scalbn+0x30>
 800828e:	a10e      	add	r1, pc, #56	; (adr r1, 80082c8 <scalbn+0xf8>)
 8008290:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008294:	e7b4      	b.n	8008200 <scalbn+0x30>
 8008296:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800829a:	3236      	adds	r2, #54	; 0x36
 800829c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80082a0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80082a4:	4620      	mov	r0, r4
 80082a6:	4b0c      	ldr	r3, [pc, #48]	; (80082d8 <scalbn+0x108>)
 80082a8:	2200      	movs	r2, #0
 80082aa:	e7e8      	b.n	800827e <scalbn+0xae>
 80082ac:	f3af 8000 	nop.w
 80082b0:	c2f8f359 	.word	0xc2f8f359
 80082b4:	01a56e1f 	.word	0x01a56e1f
 80082b8:	8800759c 	.word	0x8800759c
 80082bc:	7e37e43c 	.word	0x7e37e43c
 80082c0:	8800759c 	.word	0x8800759c
 80082c4:	fe37e43c 	.word	0xfe37e43c
 80082c8:	c2f8f359 	.word	0xc2f8f359
 80082cc:	81a56e1f 	.word	0x81a56e1f
 80082d0:	43500000 	.word	0x43500000
 80082d4:	ffff3cb0 	.word	0xffff3cb0
 80082d8:	3c900000 	.word	0x3c900000

080082dc <_init>:
 80082dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082de:	bf00      	nop
 80082e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082e2:	bc08      	pop	{r3}
 80082e4:	469e      	mov	lr, r3
 80082e6:	4770      	bx	lr

080082e8 <_fini>:
 80082e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ea:	bf00      	nop
 80082ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082ee:	bc08      	pop	{r3}
 80082f0:	469e      	mov	lr, r3
 80082f2:	4770      	bx	lr
