// Seed: 588817478
module module_0 (
    output tri id_0,
    input wand id_1,
    output tri id_2,
    input tri0 id_3,
    inout tri id_4,
    input wor id_5,
    input wand id_6,
    output supply1 id_7,
    input tri0 id_8,
    output tri1 id_9,
    input wor id_10,
    input tri id_11,
    output tri0 id_12,
    input tri id_13,
    output wire id_14,
    output tri id_15
);
  assign id_7 = 1;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input tri0 id_2,
    input wor id_3,
    output supply0 id_4,
    output wor id_5,
    input wor id_6,
    input supply0 id_7,
    output wand id_8
    , id_15,
    input wor id_9,
    input tri0 id_10,
    output tri0 id_11,
    input tri0 id_12,
    input wand id_13
);
  uwire id_16;
  module_0(
      id_16,
      id_10,
      id_0,
      id_10,
      id_16,
      id_3,
      id_10,
      id_4,
      id_12,
      id_16,
      id_12,
      id_6,
      id_16,
      id_10,
      id_4,
      id_11
  );
  always_ff begin
    id_16 = id_6;
  end
endmodule
