{
  "processor": "Intel 80486",
  "year": 1989,
  "specifications": {
    "data_width_bits": 32,
    "address_width_bits": 32,
    "clock_mhz": 25.0,
    "max_clock_mhz": 100.0,
    "transistors": 1200000,
    "technology": "1um CMOS",
    "package": "168-pin PGA",
    "pipeline_stages": 5,
    "cache_size_bytes": 8192,
    "cache_type": "4-way set associative"
  },
  "timing": {
    "cycles_per_instruction_range": [
      1,
      40
    ],
    "typical_cpi": 2.0
  },
  "validated_performance": {
    "ips_min": 10000000,
    "ips_max": 25000000,
    "mips_typical": 20
  },
  "notes": "First pipelined x86 with on-chip cache and FPU",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "sources": [
    {
      "type": "datasheet",
      "name": "Intel 80486 Datasheet",
      "url": "http://datasheets.chipdb.org/Intel/x86/486/",
      "verified": false
    },
    {
      "type": "wikichip",
      "name": "WikiChip",
      "url": "https://en.wikichip.org/wiki/intel/80486",
      "verified": false
    },
    {
      "type": "wikipedia",
      "name": "Wikipedia",
      "url": "https://en.wikipedia.org/wiki/Intel_80486",
      "verified": false
    }
  ],
  "validation_date": "2026-01-29",
  "timing_tests": [
    {
      "name": "MOV_reg_reg",
      "category": "data_transfer",
      "expected_cycles": 1,
      "source": "datasheet",
      "notes": "Single-cycle with pipeline"
    },
    {
      "name": "MOV_reg_imm",
      "category": "data_transfer",
      "expected_cycles": 1,
      "source": "datasheet"
    },
    {
      "name": "MOV_reg_mem",
      "category": "memory",
      "expected_cycles": 1,
      "source": "datasheet",
      "notes": "Cache hit - 1 cycle"
    },
    {
      "name": "MOV_mem_reg",
      "category": "memory",
      "expected_cycles": 1,
      "source": "datasheet"
    },
    {
      "name": "ADD_reg_reg",
      "category": "alu",
      "expected_cycles": 1,
      "source": "datasheet"
    },
    {
      "name": "ADD_reg_imm",
      "category": "alu",
      "expected_cycles": 1,
      "source": "datasheet"
    },
    {
      "name": "ADD_reg_mem",
      "category": "alu",
      "expected_cycles": 2,
      "source": "datasheet"
    },
    {
      "name": "SUB_reg_reg",
      "category": "alu",
      "expected_cycles": 1,
      "source": "datasheet"
    },
    {
      "name": "CMP_reg_reg",
      "category": "alu",
      "expected_cycles": 1,
      "source": "datasheet"
    },
    {
      "name": "AND_reg_reg",
      "category": "alu",
      "expected_cycles": 1,
      "source": "datasheet"
    },
    {
      "name": "OR_reg_reg",
      "category": "alu",
      "expected_cycles": 1,
      "source": "datasheet"
    },
    {
      "name": "XOR_reg_reg",
      "category": "alu",
      "expected_cycles": 1,
      "source": "datasheet"
    },
    {
      "name": "MUL_reg32",
      "category": "mul_div",
      "expected_cycles": 13,
      "source": "datasheet",
      "notes": "Similar to 80386 but pipelined"
    },
    {
      "name": "IMUL_reg32",
      "category": "mul_div",
      "expected_cycles": 13,
      "source": "datasheet"
    },
    {
      "name": "DIV_reg32",
      "category": "mul_div",
      "expected_cycles": 40,
      "source": "datasheet"
    },
    {
      "name": "IDIV_reg32",
      "category": "mul_div",
      "expected_cycles": 43,
      "source": "datasheet"
    },
    {
      "name": "JMP_near",
      "category": "control",
      "expected_cycles": 3,
      "source": "datasheet"
    },
    {
      "name": "Jcc_taken",
      "category": "control",
      "expected_cycles": 3,
      "source": "datasheet"
    },
    {
      "name": "Jcc_not_taken",
      "category": "control",
      "expected_cycles": 1,
      "source": "datasheet",
      "notes": "No branch penalty if not taken"
    },
    {
      "name": "CALL_near",
      "category": "control",
      "expected_cycles": 3,
      "source": "datasheet"
    },
    {
      "name": "RET",
      "category": "control",
      "expected_cycles": 5,
      "source": "datasheet"
    },
    {
      "name": "PUSH_reg",
      "category": "memory",
      "expected_cycles": 1,
      "source": "datasheet"
    },
    {
      "name": "POP_reg",
      "category": "memory",
      "expected_cycles": 1,
      "source": "datasheet"
    },
    {
      "name": "NOP",
      "category": "control",
      "expected_cycles": 1,
      "source": "datasheet"
    },
    {
      "name": "INC_reg",
      "category": "alu",
      "expected_cycles": 1,
      "source": "datasheet"
    },
    {
      "name": "LEA_reg_mem",
      "category": "alu",
      "expected_cycles": 1,
      "source": "datasheet"
    },
    {
      "name": "FADD",
      "category": "fpu",
      "expected_cycles": 8,
      "source": "datasheet",
      "notes": "On-chip FPU - 8-10x faster than 80387"
    },
    {
      "name": "FMUL",
      "category": "fpu",
      "expected_cycles": 16,
      "source": "datasheet"
    },
    {
      "name": "FDIV",
      "category": "fpu",
      "expected_cycles": 73,
      "source": "datasheet"
    }
  ],
  "cross_validation": {
    "family": "Intel 80x86",
    "position_in_family": "First pipelined x86 with on-chip cache and FPU",
    "predecessor": {
      "processor": "Intel 80386",
      "year": 1985,
      "key_differences": [
        "80486 has 5-stage pipeline (386 has none)",
        "80486 has on-chip 8KB unified cache",
        "80486 integrates FPU (no external 80387)",
        "80486 achieves 2x performance at same clock",
        "Most 486 ALU instructions execute in 1 cycle vs 2 for 386"
      ]
    },
    "successor": {
      "processor": "Intel Pentium",
      "year": 1993,
      "key_differences": [
        "Pentium is superscalar (2 pipelines vs 1)",
        "Pentium has separate I/D caches (8KB each)",
        "Pentium has branch prediction",
        "Pentium achieves >1 IPC (486 limited to 1)",
        "Pentium has 64-bit external data bus"
      ]
    },
    "variants": {
      "486DX": "Full version with FPU",
      "486SX": "No FPU (cost-reduced)",
      "486DX2": "Clock doubled (50/66 MHz internal)",
      "486DX4": "Clock tripled (75/100 MHz internal)",
      "486 OverDrive": "Upgrade chips for 486 systems"
    },
    "architectural_notes": [
      "First x86 to break 1 MIPS/MHz barrier",
      "5-stage pipeline: Prefetch, Decode1, Decode2, Execute, Writeback",
      "Unified cache (not separate I/D) with write-through",
      "Introduced clock multiplying with DX2/DX4",
      "On-chip FPU 8-10x faster than external 80387"
    ],
    "expected_cpi_relationship": {
      "vs_80386": "~50% lower CPI due to pipeline and cache",
      "vs_pentium": "Higher CPI due to single issue (no superscalar)"
    }
  },
  "accuracy": {
    "expected_cpi": 2.0,
    "expected_ipc": 0.5,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 2.05,
    "cpi_error_percent": 2.5,
    "ipc_error_percent": 2.5,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29"
  }
}