module partsel_00798(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input [31:0] x1;
  input signed [31:0] x2;
  input signed [31:0] x3;
  wire signed [29:1] x4;
  wire signed [1:26] x5;
  wire [31:1] x6;
  wire [3:28] x7;
  wire signed [31:3] x8;
  wire signed [24:1] x9;
  wire [2:29] x10;
  wire signed [1:30] x11;
  wire [29:1] x12;
  wire signed [29:7] x13;
  wire [31:6] x14;
  wire signed [0:27] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [30:2] p0 = 738386863;
  localparam signed [28:3] p1 = 65766299;
  localparam signed [24:5] p2 = 578657965;
  localparam signed [2:29] p3 = 634637522;
  assign x4 = {2{p1}};
  assign x5 = x2[16];
  assign x6 = p1[19 + s0 +: 7];
  assign x7 = x0;
  assign x8 = ({p0, ((p3[11 + s2 +: 5] ^ x0[15]) & x6[14 + s2])} + x5[8]);
  assign x9 = ((!ctrl[0] || !ctrl[2] && ctrl[0] ? x3[19 + s0 -: 2] : (ctrl[0] && !ctrl[2] && ctrl[2] ? {(ctrl[1] || !ctrl[0] && ctrl[2] ? (x1[19 + s3] ^ (p3[30 + s0 -: 8] ^ p0[7 + s1 -: 8])) : ((x8[11 +: 1] - x6) - p1[23 -: 4])), p0[2 + s0 -: 2]} : x1[16])) ^ p3[12 -: 1]);
  assign x10 = x0[29 + s1 -: 8];
  assign x11 = (ctrl[3] && !ctrl[1] || !ctrl[0] ? x1[18] : {2{(!ctrl[3] && ctrl[1] && !ctrl[2] ? ({p1[12 + s1], ((x10[12 +: 3] & p2) | p0[16 -: 3])} + p1) : x9[8 + s0])}});
  assign x12 = {((x1[21] | {2{p2}}) + x0[8]), x5[9 +: 4]};
  assign x13 = x8[19 + s1];
  assign x14 = p1;
  assign x15 = (x0[31 + s0 -: 8] | (!ctrl[0] && ctrl[2] || !ctrl[0] ? p1[6 + s0 -: 3] : (ctrl[1] || !ctrl[0] || !ctrl[2] ? x4[14] : {(ctrl[2] || ctrl[0] || ctrl[0] ? p0 : p3), {x8[15], (x9[9 +: 2] + x6)}})));
  assign y0 = (p0[18 + s0 -: 3] | x0[8 + s0 +: 2]);
  assign y1 = (x3[27 + s1 +: 6] + {(!ctrl[1] && ctrl[1] || !ctrl[2] ? p3[14 -: 2] : x13), (x8[19] ^ x1[12 +: 4])});
  assign y2 = p0;
  assign y3 = (({2{x13[9 +: 1]}} | p1[22 -: 2]) - x2);
endmodule
