design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/openlane/designs/accelerator,accelerator,RUN_2022.10.19_07.51.57,flow failed,9h55m59s0ms,5h17m1s0ms,-6.666666666666667,9.0,-1,19.21,42587.35,-1,0,0,0,0,0,0,3,-1,0,-1,-1,25971855,2040460,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,22691026260.0,0.0,56.91,66.41,51.64,67.98,-1,129611,199850,11505,81606,0,0,0,143195,11486,4,10323,5623,22036,15771,10392,257,26974,24861,21,2188,126588,0,128776,8901840.2304,0.0524,0.0286,0.00124,0.0656,0.0366,1.62e-06,0.0755,0.0432,2.74e-06,24.56,41.0,24.390243902439025,40,AREA 0,5,15,1,153.6,153.18,0.20,0.3,-1,4,3
