Release 14.2 - xst P.28xd (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: papilio_one.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "papilio_one.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "papilio_one"
Output Format                      : NGC
Target Device                      : xc3s250e-4-vq100

---- Source Options
Top Module Name                    : papilio_one_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : NO
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : Yes

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : YES
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : YES
Cross Clock Analysis               : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/zpu_config.vhd" in Library work.
Package <zpu_config> compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpupkg.vhd" in Library work.
Package <zpupkg> compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/zpuino_config.vhd" in Library work.
Package <zpuino_config> compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuinopkg.vhd" in Library work.
Package <zpuinopkg> compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/prom-generic-dp-32.vhd" in Library work.
Entity <prom_generic_dualport> compiled.
Entity <prom_generic_dualport> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/prescaler.vhd" in Library work.
Entity <prescaler> compiled.
Entity <prescaler> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart_mv_filter.vhd" in Library work.
Entity <zpuino_uart_mv_filter> compiled.
Entity <zpuino_uart_mv_filter> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/uart_brgen.vhd" in Library work.
Entity <uart_brgen> compiled.
Entity <uart_brgen> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_intr.vhd" in Library work.
Entity <zpuino_intr> compiled.
Entity <zpuino_intr> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/wishbonepkg.vhd" in Library work.
Package <wishbonepkg> compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/dualport_ram.vhd" in Library work.
Entity <dualport_ram> compiled.
Entity <dualport_ram> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/shifter.vhd" in Library work.
Entity <lshifter> compiled.
Entity <lshifter> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/timer.vhd" in Library work.
Entity <timer> compiled.
Entity <timer> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart_rx.vhd" in Library work.
Entity <zpuino_uart_rx> compiled.
Entity <zpuino_uart_rx> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/tx_unit.vhd" in Library work.
Entity <TxUnit> compiled.
Entity <TxUnit> (Architecture <Behaviour>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/fifo.vhd" in Library work.
Entity <fifo> compiled.
Entity <fifo> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/spi.vhd" in Library work.
Entity <spi> compiled.
Entity <spi> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/spiclkgen.vhd" in Library work.
Entity <spiclkgen> compiled.
Entity <spiclkgen> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpu_core_extreme.vhd" in Library work.
Entity <zpu_core_extreme> compiled.
Entity <zpu_core_extreme> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/stack.vhd" in Library work.
Entity <zpuino_stack> compiled.
Entity <zpuino_stack> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/wb_rom_ram.vhd" in Library work.
Entity <wb_rom_ram> compiled.
Entity <wb_rom_ram> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_debug_core.vhd" in Library work.
Entity <zpuino_debug_core> compiled.
Entity <zpuino_debug_core> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_io.vhd" in Library work.
Entity <zpuino_io> compiled.
Entity <zpuino_io> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/wbmux2.vhd" in Library work.
Entity <wbmux2> compiled.
Entity <wbmux2> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/wbarb2_1.vhd" in Library work.
Entity <wbarb2_1> compiled.
Entity <wbarb2_1> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_serialreset.vhd" in Library work.
Entity <zpuino_serialreset> compiled.
Entity <zpuino_serialreset> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/clkgen.vhd" in Library work.
Entity <clkgen> compiled.
Entity <clkgen> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_top.vhd" in Library work.
Entity <zpuino_top> compiled.
Entity <zpuino_top> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_spi.vhd" in Library work.
Entity <zpuino_spi> compiled.
Entity <zpuino_spi> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart.vhd" in Library work.
Entity <zpuino_uart> compiled.
Entity <zpuino_uart> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_gpio.vhd" in Library work.
Entity <zpuino_gpio> compiled.
Entity <zpuino_gpio> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_timers.vhd" in Library work.
Entity <zpuino_timers> compiled.
Entity <zpuino_timers> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_empty_device.vhd" in Library work.
Entity <zpuino_empty_device> compiled.
Entity <zpuino_empty_device> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_crc16.vhd" in Library work.
Entity <zpuino_crc16> compiled.
Entity <zpuino_crc16> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/contrib/zpuino_YM2149_linmix.vhd" in Library work.
Entity <zpuino_io_YM2149> compiled.
Entity <zpuino_io_YM2149> (Architecture <RTL>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/contrib/simple_sigmadelta.vhd" in Library work.
Entity <simple_sigmadelta> compiled.
Entity <simple_sigmadelta> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/pad.vhd" in Library work.
Package <pad> compiled.
Entity <isync> compiled.
Entity <isync> (Architecture <behave>) compiled.
Entity <iopad> compiled.
Entity <iopad> (Architecture <behave>) compiled.
Entity <ipad> compiled.
Entity <ipad> (Architecture <behave>) compiled.
Entity <opad> compiled.
Entity <opad> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/papilio_one_top.vhd" in Library work.
Entity <papilio_one_top> compiled.
Entity <papilio_one_top> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/jtag_chain.vhd" in Library work.
Entity <jtag_chain> compiled.
Entity <jtag_chain> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_debug_spartan3e.vhd" in Library work.
Entity <zpuino_debug_spartan3e> compiled.
Entity <zpuino_debug_spartan3e> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/mult.vhd" in Library work.
Entity <multiplier> compiled.
Entity <multiplier> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/pulse.vhd" in Library work.
Entity <pulse> compiled.
Entity <pulse> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_adc.vhd" in Library work.
Entity <zpuino_adc> compiled.
Entity <zpuino_adc> (Architecture <behave>) compiled.
Compiling vhdl file "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_sigmadelta.vhd" in Library work.
Entity <zpuino_sigmadelta> compiled.
Entity <zpuino_sigmadelta> (Architecture <behave>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <papilio_one_top> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <zpuino_serialreset> in library <work> (architecture <behave>) with generics.
	SYSTEM_CLOCK_MHZ = 96

Analyzing hierarchy for entity <clkgen> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <zpuino_top> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <zpuino_spi> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <zpuino_uart> in library <work> (architecture <behave>) with generics.
	bits = 11

Analyzing hierarchy for entity <zpuino_gpio> in library <work> (architecture <behave>) with generics.
	gpio_count = 49

Analyzing hierarchy for entity <zpuino_timers> in library <work> (architecture <behave>) with generics.
	A_BUFFERS = true
	A_PRESCALER_ENABLED = true
	A_PWMCOUNT = 1
	A_TSCENABLED = true
	A_WIDTH = 16
	B_BUFFERS = false
	B_PRESCALER_ENABLED = false
	B_PWMCOUNT = 1
	B_TSCENABLED = false
	B_WIDTH = 24

Analyzing hierarchy for entity <zpuino_empty_device> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <zpuino_crc16> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <zpuino_uart> in library <work> (architecture <behave>) with generics.
	bits = 4

Analyzing hierarchy for entity <zpuino_io_YM2149> in library <work> (architecture <RTL>) with generics.
	FREQMHZ = 96

Analyzing hierarchy for entity <simple_sigmadelta> in library <work> (architecture <behave>) with generics.
	BITS = 8

Analyzing hierarchy for entity <iopad> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <ipad> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <opad> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <zpu_core_extreme> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <zpuino_stack> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <wb_rom_ram> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <zpuino_debug_core> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <zpuino_io> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <wbmux2> in library <work> (architecture <behave>) with generics.
	address_high = 27
	address_low = 0
	select_line = 27

Analyzing hierarchy for entity <wbarb2_1> in library <work> (architecture <behave>) with generics.
	ADDRESS_HIGH = 27
	ADDRESS_LOW = 0

Analyzing hierarchy for entity <spi> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <spiclkgen> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <zpuino_uart_rx> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <TxUnit> in library <work> (architecture <Behaviour>).

Analyzing hierarchy for entity <uart_brgen> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <fifo> in library <work> (architecture <behave>) with generics.
	bits = 11

Analyzing hierarchy for entity <timer> in library <work> (architecture <behave>) with generics.
	BUFFERS = true
	PRESCALER_ENABLED = true
	PWMCOUNT = 1
	TSCENABLED = true
	WIDTH = 16

Analyzing hierarchy for entity <timer> in library <work> (architecture <behave>) with generics.
	BUFFERS = false
	PRESCALER_ENABLED = false
	PWMCOUNT = 1
	TSCENABLED = false
	WIDTH = 24

Analyzing hierarchy for entity <fifo> in library <work> (architecture <behave>) with generics.
	bits = 4

Analyzing hierarchy for entity <isync> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <lshifter> in library <work> (architecture <behave>) with generics.
	stages = 3

Analyzing hierarchy for entity <dualport_ram> in library <work> (architecture <behave>) with generics.
	maxbit = 13

Analyzing hierarchy for entity <zpuino_intr> in library <work> (architecture <behave>) with generics.
	INTERRUPT_LINES = 18

Analyzing hierarchy for entity <prescaler> in library <work> (architecture <behave>).

Analyzing hierarchy for entity <zpuino_uart_mv_filter> in library <work> (architecture <behave>) with generics.
	bits = 4
	threshold = 10

Analyzing hierarchy for entity <prom_generic_dualport> in library <work> (architecture <behave>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <papilio_one_top> in library <work> (Architecture <behave>).
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/papilio_one_top.vhd" line 221: Unconnected output port 'm_wb_dat_o' of component 'zpuino_top'.
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/papilio_one_top.vhd" line 221: Unconnected output port 'm_wb_ack_o' of component 'zpuino_top'.
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/papilio_one_top.vhd" line 221: Unconnected output port 'dbg_reset' of component 'zpuino_top'.
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/papilio_one_top.vhd" line 221: Unconnected output port 'jtag_data_chain_out' of component 'zpuino_top'.
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/papilio_one_top.vhd" line 489: Unconnected output port 'enabled' of component 'zpuino_uart'.
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/papilio_one_top.vhd" line 656: Unconnected output port 'O' of component 'opad'.
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/papilio_one_top.vhd" line 657: Unconnected output port 'O' of component 'opad'.
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/papilio_one_top.vhd" line 659: Unconnected output port 'O' of component 'opad'.
WARNING:Xst:819 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/papilio_one_top.vhd" line 663: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <uart2_tx>
Entity <papilio_one_top> analyzed. Unit <papilio_one_top> generated.

Analyzing generic Entity <zpuino_serialreset> in library <work> (Architecture <behave>).
	SYSTEM_CLOCK_MHZ = 96
Entity <zpuino_serialreset> analyzed. Unit <zpuino_serialreset> generated.

Analyzing Entity <clkgen> in library <work> (Architecture <behave>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <clkin_inst> in unit <clkgen>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <clkin_inst> in unit <clkgen>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <clkin_inst> in unit <clkgen>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <clkin_inst> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_inst> in unit <clkgen>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_inst> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  3" for instance <DCM_inst> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_inst> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  31.2500000000000000" for instance <DCM_inst> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_inst> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_inst> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_inst> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_inst> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_inst> in unit <clkgen>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_inst> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_inst> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_inst> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_inst> in unit <clkgen>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <DCM_inst> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_inst> in unit <clkgen>.
Entity <clkgen> analyzed. Unit <clkgen> generated.

Analyzing Entity <zpuino_top> in library <work> (Architecture <behave>).
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_top.vhd" line 308: Unconnected output port 'break' of component 'zpu_core_extreme'.
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_top.vhd" line 425: Unconnected output port 's0_wb_sel_o' of component 'wbmux2'.
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_top.vhd" line 425: Unconnected output port 's0_wb_cti_o' of component 'wbmux2'.
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_top.vhd" line 425: Unconnected output port 's1_wb_sel_o' of component 'wbmux2'.
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_top.vhd" line 425: Unconnected output port 's1_wb_cti_o' of component 'wbmux2'.
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_top.vhd" line 472: Unconnected output port 's0_wb_sel_o' of component 'wbarb2_1'.
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_top.vhd" line 472: Unconnected output port 's0_wb_cti_o' of component 'wbarb2_1'.
Entity <zpuino_top> analyzed. Unit <zpuino_top> generated.

Analyzing Entity <zpu_core_extreme> in library <work> (Architecture <behave>).
INFO:Xst:1749 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpu_core_extreme.vhd" line 1453: report: Invalid IDIM flag 0
INFO:Xst:1749 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpu_core_extreme.vhd" line 1457: report: Invalid IDIM flag 1
INFO:Xst:2679 - Register <exr.wb_stb> in unit <zpu_core_extreme> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <zpu_core_extreme> analyzed. Unit <zpu_core_extreme> generated.

Analyzing generic Entity <lshifter> in library <work> (Architecture <behave>).
	stages = 3
Entity <lshifter> analyzed. Unit <lshifter> generated.

Analyzing Entity <zpuino_stack> in library <work> (Architecture <behave>).
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_A =  000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "INIT_B =  000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "SRVAL_A =  000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "SRVAL_B =  000000000" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <stack> in unit <zpuino_stack>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <stack> in unit <zpuino_stack>.
Entity <zpuino_stack> analyzed. Unit <zpuino_stack> generated.

Analyzing Entity <wb_rom_ram> in library <work> (Architecture <behave>).
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/wb_rom_ram.vhd" line 85: Unconnected output port 'memErr' of component 'dualport_ram'.
Entity <wb_rom_ram> analyzed. Unit <wb_rom_ram> generated.

Analyzing generic Entity <dualport_ram> in library <work> (Architecture <behave>).
	maxbit = 13
Entity <dualport_ram> analyzed. Unit <dualport_ram> generated.

Analyzing Entity <prom_generic_dualport> in library <work> (Architecture <behave>).
Entity <prom_generic_dualport> analyzed. Unit <prom_generic_dualport> generated.

Analyzing Entity <zpuino_debug_core> in library <work> (Architecture <behave>).
INFO:Xst:2679 - Register <dbgr.step> in unit <zpuino_debug_core> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbgr.freeze> in unit <zpuino_debug_core> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbgr.reset> in unit <zpuino_debug_core> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <zpuino_debug_core> analyzed. Unit <zpuino_debug_core> generated.

Analyzing Entity <zpuino_io> in library <work> (Architecture <behave>).
Entity <zpuino_io> analyzed. Unit <zpuino_io> generated.

Analyzing generic Entity <zpuino_intr> in library <work> (Architecture <behave>).
	INTERRUPT_LINES = 18
Entity <zpuino_intr> analyzed. Unit <zpuino_intr> generated.

Analyzing generic Entity <wbmux2> in library <work> (Architecture <behave>).
	address_high = 27
	address_low = 0
	select_line = 27
Entity <wbmux2> analyzed. Unit <wbmux2> generated.

Analyzing generic Entity <wbarb2_1> in library <work> (Architecture <behave>).
	ADDRESS_HIGH = 27
	ADDRESS_LOW = 0
Entity <wbarb2_1> analyzed. Unit <wbarb2_1> generated.

Analyzing Entity <zpuino_spi> in library <work> (Architecture <behave>).
INFO:Xst:1561 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_spi.vhd" line 254: Mux is complete : default of case is discarded
Entity <zpuino_spi> analyzed. Unit <zpuino_spi> generated.

Analyzing Entity <spi> in library <work> (Architecture <behave>).
Entity <spi> analyzed. Unit <spi> generated.

Analyzing Entity <spiclkgen> in library <work> (Architecture <behave>).
Entity <spiclkgen> analyzed. Unit <spiclkgen> generated.

Analyzing Entity <prescaler> in library <work> (Architecture <behave>).
Entity <prescaler> analyzed. Unit <prescaler> generated.

Analyzing generic Entity <zpuino_uart.1> in library <work> (Architecture <behave>).
	bits = 11
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart.vhd" line 215: Unconnected output port 'full' of component 'fifo'.
INFO:Xst:1561 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart.vhd" line 243: Mux is complete : default of case is discarded
Entity <zpuino_uart.1> analyzed. Unit <zpuino_uart.1> generated.

Analyzing Entity <zpuino_uart_rx> in library <work> (Architecture <behave>).
Entity <zpuino_uart_rx> analyzed. Unit <zpuino_uart_rx> generated.

Analyzing generic Entity <zpuino_uart_mv_filter> in library <work> (Architecture <behave>).
	bits = 4
	threshold = 10
Entity <zpuino_uart_mv_filter> analyzed. Unit <zpuino_uart_mv_filter> generated.

Analyzing Entity <TxUnit> in library <work> (Architecture <Behaviour>).
Entity <TxUnit> analyzed. Unit <TxUnit> generated.

Analyzing Entity <uart_brgen> in library <work> (Architecture <behave>).
Entity <uart_brgen> analyzed. Unit <uart_brgen> generated.

Analyzing generic Entity <fifo.1> in library <work> (Architecture <behave>).
	bits = 11
Entity <fifo.1> analyzed. Unit <fifo.1> generated.

Analyzing generic Entity <zpuino_gpio> in library <work> (Architecture <behave>).
	gpio_count = 49
Entity <zpuino_gpio> analyzed. Unit <zpuino_gpio> generated.

Analyzing generic Entity <zpuino_timers> in library <work> (Architecture <behave>).
	A_BUFFERS = true
	A_PRESCALER_ENABLED = true
	A_PWMCOUNT = 1
	A_TSCENABLED = true
	A_WIDTH = 16
	B_BUFFERS = false
	B_PRESCALER_ENABLED = false
	B_PWMCOUNT = 1
	B_TSCENABLED = false
	B_WIDTH = 24
INFO:Xst:1561 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_timers.vhd" line 178: Mux is complete : default of case is discarded
Entity <zpuino_timers> analyzed. Unit <zpuino_timers> generated.

Analyzing generic Entity <timer.1> in library <work> (Architecture <behave>).
	BUFFERS = true
	PRESCALER_ENABLED = true
	PWMCOUNT = 1
	TSCENABLED = true
	WIDTH = 16
WARNING:Xst:819 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/timer.vhd" line 194: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <tmrr.pwmr<0>.cmplow>, <tmrr.pwmr<0>.cmphigh>, <tmrr.pwmr<0>.en>, <tmrr.pwmrb<0>.cmplow>, <tmrr.pwmrb<0>.cmphigh>, <tmrr.pwmrb<0>.en>, <tmr0_prescale_event>
Entity <timer.1> analyzed. Unit <timer.1> generated.

Analyzing generic Entity <timer.2> in library <work> (Architecture <behave>).
	BUFFERS = false
	PRESCALER_ENABLED = false
	PWMCOUNT = 1
	TSCENABLED = false
	WIDTH = 24
WARNING:Xst:819 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/timer.vhd" line 194: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <tmrr.pwmr<0>.cmplow>, <tmrr.pwmr<0>.cmphigh>, <tmrr.pwmr<0>.en>, <tmrr.pwmrb<0>.cmplow>, <tmrr.pwmrb<0>.cmphigh>, <tmrr.pwmrb<0>.en>
INFO:Xst:2679 - Register <tmrr.pwmrb<0>.en> in unit <timer.2> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <timer.2> analyzed. Unit <timer.2> generated.

Analyzing Entity <zpuino_empty_device> in library <work> (Architecture <behave>).
Entity <zpuino_empty_device> analyzed. Unit <zpuino_empty_device> generated.

Analyzing Entity <zpuino_crc16> in library <work> (Architecture <behave>).
Entity <zpuino_crc16> analyzed. Unit <zpuino_crc16> generated.

Analyzing generic Entity <zpuino_uart.2> in library <work> (Architecture <behave>).
	bits = 4
WARNING:Xst:753 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart.vhd" line 215: Unconnected output port 'full' of component 'fifo'.
INFO:Xst:1561 - "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart.vhd" line 243: Mux is complete : default of case is discarded
Entity <zpuino_uart.2> analyzed. Unit <zpuino_uart.2> generated.

Analyzing generic Entity <fifo.2> in library <work> (Architecture <behave>).
	bits = 4
Entity <fifo.2> analyzed. Unit <fifo.2> generated.

Analyzing generic Entity <zpuino_io_YM2149> in library <work> (Architecture <RTL>).
	FREQMHZ = 96
Entity <zpuino_io_YM2149> analyzed. Unit <zpuino_io_YM2149> generated.

Analyzing generic Entity <simple_sigmadelta> in library <work> (Architecture <behave>).
	BITS = 8
Entity <simple_sigmadelta> analyzed. Unit <simple_sigmadelta> generated.

Analyzing Entity <iopad> in library <work> (Architecture <behave>).
Entity <iopad> analyzed. Unit <iopad> generated.

Analyzing Entity <isync> in library <work> (Architecture <behave>).
    Set user-defined property "INIT =  0" for instance <ff1> in unit <isync>.
    Set user-defined property "INIT =  0" for instance <ff2> in unit <isync>.
Entity <isync> analyzed. Unit <isync> generated.

Analyzing Entity <ipad> in library <work> (Architecture <behave>).
Entity <ipad> analyzed. Unit <ipad> generated.

Analyzing Entity <opad> in library <work> (Architecture <behave>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <obufi> in unit <opad>.
    Set user-defined property "DRIVE =  12" for instance <obufi> in unit <opad>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <obufi> in unit <opad>.
    Set user-defined property "SLEW =  SLOW" for instance <obufi> in unit <opad>.
Entity <opad> analyzed. Unit <opad> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <zpuino_serialreset>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_serialreset.vhd".
    Found 32-bit down counter for signal <rstcount>.
    Found 1-bit register for signal <rstcount_zero_q>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <zpuino_serialreset> synthesized.


Synthesizing Unit <zpuino_gpio>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_gpio.vhd".
WARNING:Xst:647 - Input <wb_adr_i<26:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <output_mapper_q<49:127>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <input_mapper_q<49:127>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gpio_tris_q<127:49>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gpio_q<127:49>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <gpio_i_q<127:49>> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000000000000000000000000000000000000000000000000000000000000000000.
    Found 49-bit register for signal <gpio_o>.
    Found 32-bit 3-to-1 multiplexer for signal <wb_dat_o>.
    Found 49-bit register for signal <gpio_q<48:0>>.
    Found 49-bit register for signal <gpio_tris_q<48:0>>.
    Found 896-bit register for signal <input_mapper_q>.
    Found 896-bit register for signal <output_mapper_q>.
    Found 128-bit register for signal <ppspin_q>.
    Found 32-bit 4-to-1 multiplexer for signal <wb_dat_o$mux0001> created at line 149.
    Found 32-bit 4-to-1 multiplexer for signal <wb_dat_o$mux0002> created at line 162.
    Found 32-bit 4-to-1 multiplexer for signal <wb_dat_o$mux0003> created at line 175.
INFO:Xst:738 - HDL ADVISOR - 896 flip-flops were inferred for signal <input_mapper_q>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:738 - HDL ADVISOR - 896 flip-flops were inferred for signal <output_mapper_q>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 2067 D-type flip-flop(s).
	inferred 128 Multiplexer(s).
Unit <zpuino_gpio> synthesized.


Synthesizing Unit <zpuino_empty_device>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_empty_device.vhd".
WARNING:Xst:647 - Input <wb_clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_adr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_we_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <zpuino_empty_device> synthesized.


Synthesizing Unit <zpuino_crc16>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_crc16.vhd".
WARNING:Xst:647 - Input <wb_adr_i<26:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4x16-bit ROM for signal <$rom0000>.
    Found 16-bit 4-to-1 multiplexer for signal <wb_dat_o<15:0>>.
    Found 3-bit register for signal <count_q>.
    Found 3-bit adder for signal <count_q$addsub0000> created at line 96.
    Found 16-bit register for signal <crc_q>.
    Found 1-bit xor2 for signal <crc_q$xor0000> created at line 87.
    Found 1-bit xor2 for signal <crc_q$xor0001> created at line 87.
    Found 1-bit xor2 for signal <crc_q$xor0002> created at line 87.
    Found 1-bit xor2 for signal <crc_q$xor0003> created at line 87.
    Found 1-bit xor2 for signal <crc_q$xor0004> created at line 87.
    Found 1-bit xor2 for signal <crc_q$xor0005> created at line 87.
    Found 1-bit xor2 for signal <crc_q$xor0006> created at line 87.
    Found 1-bit xor2 for signal <crc_q$xor0007> created at line 87.
    Found 1-bit xor2 for signal <crc_q$xor0008> created at line 87.
    Found 1-bit xor2 for signal <crc_q$xor0009> created at line 87.
    Found 1-bit xor2 for signal <crc_q$xor0010> created at line 87.
    Found 1-bit xor2 for signal <crc_q$xor0011> created at line 87.
    Found 1-bit xor2 for signal <crc_q$xor0012> created at line 87.
    Found 1-bit xor2 for signal <crc_q$xor0013> created at line 87.
    Found 1-bit xor2 for signal <crc_q$xor0014> created at line 87.
    Found 1-bit xor2 for signal <crc_q$xor0015> created at line 86.
    Found 16-bit register for signal <crcA_q>.
    Found 16-bit register for signal <crcB_q>.
    Found 8-bit register for signal <data_q>.
    Found 16-bit register for signal <poly_q>.
    Found 1-bit register for signal <ready_q>.
    Summary:
	inferred   1 ROM(s).
	inferred  76 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  16 Multiplexer(s).
Unit <zpuino_crc16> synthesized.


Synthesizing Unit <zpuino_io_YM2149>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/contrib/zpuino_YM2149_linmix.vhd".
WARNING:Xst:647 - Input <wb_adr_i<26:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<31:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <reg<1><7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg<3><7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg<5><7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg<6><7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg<8><7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg<9><7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg<10><7:5>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg<13><7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <reg<14:15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iob_inreg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ioa_inreg> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <audio_final<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TEST_tone2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TEST_tone1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TEST_tone0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <TEST_chan> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32x8-bit ROM for signal <dac_amp$mux0001> created at line 478.
    Found 4-bit 16-to-1 multiplexer for signal <wb_dat_o<3:0>>.
    Found 10-bit register for signal <audio_final>.
    Found 10-bit up accumulator for signal <audio_mix>.
    Found 5-bit 4-to-1 multiplexer for signal <chan_vol>.
    Found 4-bit down counter for signal <cnt_div>.
    Found 8-bit register for signal <dac_amp>.
    Found 1-bit register for signal <divclken>.
    Found 1-bit register for signal <ena_div>.
    Found 1-bit register for signal <ena_div_noise>.
    Found 1-bit register for signal <env_ena>.
    Found 16-bit comparator less for signal <env_ena$cmp_lt0000> created at line 327.
    Found 16-bit up counter for signal <env_gen_cnt>.
    Found 16-bit comparator greatequal for signal <env_gen_cnt$cmp_ge0000> created at line 327.
    Found 16-bit subtractor for signal <env_gen_comp$addsub0000> created at line 321.
    Found 1-bit register for signal <env_hold>.
    Found 1-bit register for signal <env_inc>.
    Found 1-bit register for signal <env_reset>.
    Found 5-bit up accumulator for signal <env_vol>.
    Found 1-bit register for signal <noise_div>.
    Found 1-bit 4-to-1 multiplexer for signal <noise_ena_l>.
    Found 5-bit up counter for signal <noise_gen_cnt>.
    Found 5-bit comparator greatequal for signal <noise_gen_cnt$cmp_ge0000> created at line 265.
    Found 5-bit subtractor for signal <noise_gen_comp$addsub0000> created at line 255.
    Found 8-bit register for signal <O_AUDIO>.
    Found 17-bit register for signal <poly17>.
    Found 5-bit comparator less for signal <poly17$cmp_lt0000> created at line 265.
    Found 1-bit xor3 for signal <poly17$xor0000> created at line 267.
    Found 32-bit down counter for signal <predivcnt>.
    Found 112-bit register for signal <reg<0:13>>.
    Found 1-bit 4-to-1 multiplexer for signal <tone_ena_l>.
    Found 12-bit up counter for signal <tone_gen_cnt>.
    Found 12-bit comparator greatequal for signal <tone_gen_cnt_1$cmp_ge0000> created at line 299.
    Found 12-bit comparator greatequal for signal <tone_gen_cnt_2$cmp_ge0000> created at line 299.
    Found 12-bit comparator greatequal for signal <tone_gen_cnt_3$cmp_ge0000> created at line 299.
    Found 12-bit subtractor for signal <tone_gen_comp_1$addsub0000> created at line 291.
    Found 12-bit subtractor for signal <tone_gen_comp_2$addsub0000> created at line 291.
    Found 12-bit subtractor for signal <tone_gen_comp_3$addsub0000> created at line 291.
    Found 3-bit register for signal <tone_gen_op>.
    Found 12-bit comparator less for signal <tone_gen_op_1$cmp_lt0000> created at line 299.
    Found 12-bit comparator less for signal <tone_gen_op_2$cmp_lt0000> created at line 299.
    Found 12-bit comparator less for signal <tone_gen_op_3$cmp_lt0000> created at line 299.
    Found 1-bit 4-to-1 multiplexer for signal <tone_src>.
    Summary:
	inferred   1 ROM(s).
	inferred   7 Counter(s).
	inferred   2 Accumulator(s).
	inferred 166 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred  10 Comparator(s).
	inferred  12 Multiplexer(s).
	inferred   1 Xor(s).
Unit <zpuino_io_YM2149> synthesized.


Synthesizing Unit <simple_sigmadelta>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/contrib/simple_sigmadelta.vhd".
    Found 1-bit register for signal <data_out>.
    Found 8-bit register for signal <dat_q<7:0>>.
    Found 10-bit adder for signal <delta_adder>.
    Found 10-bit up accumulator for signal <sigma_latch>.
    Summary:
	inferred   1 Accumulator(s).
	inferred   9 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <simple_sigmadelta> synthesized.


Synthesizing Unit <zpuino_debug_core>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_debug_core.vhd".
WARNING:Xst:647 - Input <jtag_ctrl_chain_in<2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_in.opcode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dbg_in.stackb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <step> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <status_injectmode> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <enter_ss> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbgr.reset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 010 is never reached in FSM <dbgr.state>.
INFO:Xst:1799 - State 101 is never reached in FSM <dbgr.state>.
INFO:Xst:1799 - State 001 is never reached in FSM <dbgr.state>.
INFO:Xst:1799 - State 100 is never reached in FSM <dbgr.state>.
INFO:Xst:1799 - State 011 is never reached in FSM <dbgr.state>.
INFO:Xst:1799 - State 110 is never reached in FSM <dbgr.state>.
    Found finite state machine <FSM_0> for signal <dbgr.state>.
    -----------------------------------------------------------------------
    | States             | 1                                              |
    | Transitions        | 1                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <inject_q_in>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <dbg_reset>.
    Found 1-bit register for signal <dbgr.flush>.
    Found 1-bit register for signal <dbgr.inject>.
    Found 1-bit register for signal <dbgr.injectmode>.
    Found 8-bit register for signal <dbgr.opcode>.
    Found 1-bit register for signal <inject_q>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  13 D-type flip-flop(s).
Unit <zpuino_debug_core> synthesized.


Synthesizing Unit <wbmux2>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/wbmux2.vhd".
WARNING:Xst:647 - Input <wb_clk_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_rst_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <wbmux2> synthesized.


Synthesizing Unit <wbarb2_1>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/wbarb2_1.vhd".
    Found 1-bit register for signal <current_master>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <wbarb2_1> synthesized.


Synthesizing Unit <lshifter>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/shifter.vhd".
    Found 1-bit register for signal <done>.
    Found 64-bit register for signal <output>.
    Found 3-bit register for signal <d>.
    Found 192-bit register for signal <rq>.
    Found 32x32-bit multiplier for signal <rq_0$mult0000> created at line 86.
    Summary:
	inferred 260 D-type flip-flop(s).
	inferred   1 Multiplier(s).
Unit <lshifter> synthesized.


Synthesizing Unit <prom_generic_dualport>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/prom-generic-dp-32.vhd".
    Found 4096x8-bit dual-port RAM <Mram_RAM3> for signal <RAM3>.
    Found 4096x8-bit dual-port RAM <Mram_RAM2> for signal <RAM2>.
    Found 4096x8-bit dual-port RAM <Mram_RAM1> for signal <RAM1>.
    Found 4096x8-bit dual-port RAM <Mram_RAM0> for signal <RAM0>.
    Found 8-bit register for signal <memaread0>.
    Found 8-bit register for signal <memaread1>.
    Found 8-bit register for signal <memaread2>.
    Found 8-bit register for signal <memaread3>.
    Found 8-bit register for signal <membread0>.
    Found 8-bit register for signal <membread1>.
    Found 8-bit register for signal <membread2>.
    Found 8-bit register for signal <membread3>.
    Summary:
	inferred   4 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <prom_generic_dualport> synthesized.


Synthesizing Unit <zpuino_intr>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_intr.vhd".
WARNING:Xst:647 - Input <wb_adr_i<26:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<31:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <intr_line<31:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <intr_level_q<10>> equivalent to <intr_level_q<0>> has been removed
    Register <intr_level_q<11>> equivalent to <intr_level_q<0>> has been removed
    Register <intr_level_q<12>> equivalent to <intr_level_q<0>> has been removed
    Register <intr_level_q<13>> equivalent to <intr_level_q<0>> has been removed
    Register <intr_level_q<14>> equivalent to <intr_level_q<0>> has been removed
    Register <intr_level_q<15>> equivalent to <intr_level_q<0>> has been removed
    Register <intr_level_q<1>> equivalent to <intr_level_q<0>> has been removed
    Register <intr_level_q<2>> equivalent to <intr_level_q<0>> has been removed
    Register <intr_level_q<3>> equivalent to <intr_level_q<0>> has been removed
    Register <intr_level_q<4>> equivalent to <intr_level_q<0>> has been removed
    Register <intr_level_q<5>> equivalent to <intr_level_q<0>> has been removed
    Register <intr_level_q<6>> equivalent to <intr_level_q<0>> has been removed
    Register <intr_level_q<7>> equivalent to <intr_level_q<0>> has been removed
    Register <intr_level_q<8>> equivalent to <intr_level_q<0>> has been removed
    Register <intr_level_q<9>> equivalent to <intr_level_q<0>> has been removed
    Found 32-bit 3-to-1 multiplexer for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_inta_o>.
    Found 1-bit register for signal <ien_q>.
    Found 18-bit register for signal <intr_detected_q>.
    Found 1-bit xor2 for signal <intr_detected_q_0$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_0$xor0001> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_1$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_1$xor0001> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_10$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_10$xor0001> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_11$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_11$xor0001> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_12$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_12$xor0001> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_13$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_13$xor0001> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_14$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_14$xor0001> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_15$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_15$xor0001> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_16$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_16$xor0001> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_17$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_17$xor0001> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_2$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_2$xor0001> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_3$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_3$xor0001> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_4$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_4$xor0001> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_5$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_5$xor0001> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_6$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_6$xor0001> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_7$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_7$xor0001> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_8$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_8$xor0001> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_9$xor0000> created at line 102.
    Found 1-bit xor2 for signal <intr_detected_q_9$xor0001> created at line 102.
    Found 18-bit register for signal <intr_in_q>.
    Found 2-bit register for signal <intr_level_q<17:16>>.
    Found 1-bit register for signal <intr_level_q<0>>.
    Found 18-bit register for signal <intr_served_q>.
    Found 1-bit register for signal <iready_q>.
    Found 18-bit register for signal <mask_q>.
    Summary:
	inferred  78 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <zpuino_intr> synthesized.


Synthesizing Unit <spi>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/spi.vhd".
    Found 4x6-bit ROM for signal <count$mux0001> created at line 147.
    Found 1-bit register for signal <mosi>.
    Found 6-bit down counter for signal <count>.
    Found 1-bit register for signal <ignore_sample_q>.
    Found 1-bit 4-to-1 multiplexer for signal <mosi$mux0001> created at line 106.
    Found 32-bit register for signal <read_reg_q>.
    Found 1-bit register for signal <ready_q>.
    Found 32-bit register for signal <write_reg_q>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  67 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <spi> synthesized.


Synthesizing Unit <prescaler>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/prescaler.vhd".
    Found 1-bit register for signal <ck1024_q>.
    Found 1-bit register for signal <ck16_q>.
    Found 1-bit register for signal <ck256_q>.
    Found 1-bit register for signal <ck2_q>.
    Found 1-bit register for signal <ck4_q>.
    Found 1-bit register for signal <ck64_q>.
    Found 1-bit register for signal <ck8_q>.
    Found 10-bit up counter for signal <counter>.
    Found 1-bit 8-to-1 multiplexer for signal <event_i>.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <prescaler> synthesized.


Synthesizing Unit <TxUnit>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/tx_unit.vhd".
    Found 1-bit register for signal <intx_o>.
    Found 4-bit register for signal <bitpos>.
    Found 4-bit adder for signal <bitpos$addsub0000> created at line 111.
    Found 1-bit register for signal <idle>.
    Found 1-bit register for signal <loaded_r>.
    Found 8-bit register for signal <t_r>.
    Found 8-bit register for signal <tbuff_r>.
    Found 1-bit register for signal <txd_r>.
    Summary:
	inferred  24 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <TxUnit> synthesized.


Synthesizing Unit <uart_brgen>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/uart_brgen.vhd".
    Found 1-bit register for signal <clkout>.
    Found 16-bit register for signal <cnt>.
    Found 16-bit subtractor for signal <cnt$addsub0000> created at line 66.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <uart_brgen> synthesized.


Synthesizing Unit <fifo_1>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/fifo.vhd".
    Found 2048x8-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 8-bit register for signal <read>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Found 11-bit comparator equal for signal <empty_v$cmp_eq0000> created at line 80.
    Found 11-bit subtractor for signal <full_v$addsub0000> created at line 86.
    Found 11-bit comparator equal for signal <full_v$cmp_eq0000> created at line 86.
    Found 11-bit up counter for signal <rdaddr>.
    Found 11-bit up counter for signal <wraddr>.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <fifo_1> synthesized.


Synthesizing Unit <zpuino_uart_mv_filter>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart_mv_filter.vhd".
    Found 1-bit register for signal <sout>.
    Found 4-bit up counter for signal <count_q>.
    Found 31-bit comparator greatequal for signal <sout$cmp_ge0000> created at line 81.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <zpuino_uart_mv_filter> synthesized.


Synthesizing Unit <timer_2>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/timer.vhd".
WARNING:Xst:647 - Input <wb_dat_i<31:24>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <tmrr.pwmrb<0>.en> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmrr.pwmrb<0>.cmplow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmrr.pwmrb<0>.cmphigh> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tmrr.presrst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tmr0_prescale_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TSC_q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <pwm_out<0>>.
    Found 32-bit 3-to-1 multiplexer for signal <wb_dat_o>.
    Found 24-bit comparator equal for signal <ovf$cmp_eq0000> created at line 211.
    Found 24-bit comparator greatequal for signal <pwm_out_0$cmp_ge0000> created at line 345.
    Found 24-bit comparator less for signal <pwm_out_0$cmp_lt0000> created at line 345.
    Found 1-bit register for signal <tmrr.ccm>.
    Found 24-bit register for signal <tmrr.cmp>.
    Found 24-bit updown counter for signal <tmrr.cnt>.
    Found 1-bit register for signal <tmrr.dir>.
    Found 1-bit register for signal <tmrr.en>.
    Found 1-bit register for signal <tmrr.ien>.
    Found 1-bit register for signal <tmrr.intr>.
    Found 3-bit register for signal <tmrr.pres>.
    Found 24-bit register for signal <tmrr.pwmr<0>.cmphigh>.
    Found 24-bit register for signal <tmrr.pwmr<0>.cmplow>.
    Found 1-bit register for signal <tmrr.pwmr<0>.en>.
    Found 2-bit register for signal <tmrr.updp>.
    Summary:
	inferred   1 Counter(s).
	inferred  84 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <timer_2> synthesized.


Synthesizing Unit <fifo_2>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/fifo.vhd".
    Found 16x8-bit dual-port RAM <Mram_memory> for signal <memory>.
    Found 8-bit register for signal <read>.
    Found 1-bit register for signal <empty>.
    Found 1-bit register for signal <full>.
    Found 4-bit comparator equal for signal <empty_v$cmp_eq0000> created at line 80.
    Found 4-bit subtractor for signal <full_v$addsub0000> created at line 86.
    Found 4-bit comparator equal for signal <full_v$cmp_eq0000> created at line 86.
    Found 4-bit up counter for signal <rdaddr>.
    Found 4-bit up counter for signal <wraddr>.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <fifo_2> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/clkgen.vhd".
    Found 1-bit register for signal <rst1_q>.
    Found 1-bit register for signal <rst2_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <clkgen> synthesized.


Synthesizing Unit <opad>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/pad.vhd".
Unit <opad> synthesized.


Synthesizing Unit <zpu_core_extreme>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpu_core_extreme.vhd".
WARNING:Xst:1305 - Output <break> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <trace_topOfStackB> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <trace_topOfStack> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <trace_sp> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <trace_pc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <trace_opcode> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prefr.load> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <lshifter_output<63:48>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <exr.idim> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <decr.opWillFreeze> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <begin_inst> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <decr.state> of Case statement line 626 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <decr.state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:1799 - State 01000 is never reached in FSM <exr.state>.
    Found finite state machine <FSM_1> for signal <exr.state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 61                                             |
    | Inputs             | 19                                             |
    | Outputs            | 17                                             |
    | Clock              | wb_clk_i                  (rising_edge)        |
    | Reset              | wb_rst_i                  (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <decr.state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 12                                             |
    | Inputs             | 6                                              |
    | Outputs            | 6                                              |
    | Clock              | wb_clk_i                  (rising_edge)        |
    | Reset              | wb_rst_i                  (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Using one-hot encoding for signal <prefr.tosSource>.
    Using one-hot encoding for signal <prefr.decodedOpcode>.
    Using one-hot encoding for signal <decr.decodedOpcode>.
    Using one-hot encoding for signal <sampledDecodedOpcode>.
    Using one-hot encoding for signal <decr.stackOperation>.
    Found 16x35-bit ROM for signal <sampledDecodedOpcode$mux0024>.
    Found 1-bit register for signal <decr.break>.
    Found 35-bit register for signal <decr.decodedOpcode>.
    Found 14-bit register for signal <decr.fetchpc>.
    Found 1-bit register for signal <decr.idim>.
    Found 1-bit register for signal <decr.im>.
    Found 1-bit register for signal <decr.im_emu>.
    Found 8-bit register for signal <decr.opcode>.
    Found 14-bit register for signal <decr.pc>.
    Found 14-bit register for signal <decr.pcint>.
    Found 5-bit register for signal <decr.spOffset>.
    Found 4-bit register for signal <decr.stackOperation>.
    Found 19-bit register for signal <decr.tosSource>.
    Found 1-bit register for signal <decr.valid>.
    Found 1-bit register for signal <exr.break>.
    Found 1-bit register for signal <exr.inInterrupt>.
    Found 32-bit register for signal <exr.nos_save>.
    Found 32-bit register for signal <exr.tos>.
    Found 32-bit register for signal <exr.tos_save>.
    Found 1-bit register for signal <exr.wb_cyc>.
    Found 1-bit register for signal <exr.wb_we>.
    Found 14-bit adder for signal <jump_address$add0000> created at line 1354.
    Found 14-bit adder for signal <pcnext$add0000> created at line 606.
    Found 1-bit register for signal <prefr.break>.
    Found 35-bit register for signal <prefr.decodedOpcode>.
    Found 14-bit register for signal <prefr.fetchpc>.
    Found 1-bit register for signal <prefr.idim>.
    Found 8-bit register for signal <prefr.opcode>.
    Found 1-bit register for signal <prefr.opWillFreeze>.
    Found 14-bit register for signal <prefr.pc>.
    Found 1-bit register for signal <prefr.recompute_sp>.
    Found 9-bit register for signal <prefr.sp>.
    Found 9-bit register for signal <prefr.spnext>.
    Found 9-bit subtractor for signal <prefr.spnext$addsub0000> created at line 789.
    Found 9-bit adder for signal <prefr.spnext$addsub0001> created at line 793.
    Found 19-bit register for signal <prefr.tosSource>.
    Found 1-bit register for signal <prefr.valid>.
    Found 35-bit 4-to-1 multiplexer for signal <sampledDecodedOpcode$mux0022> created at line 514.
    Found 9-bit adder for signal <stack_a_addr$addsub0000> created at line 1136.
    Found 9-bit adder for signal <stack_b_addr$add0000> created at line 772.
    Found 9-bit adder for signal <stack_b_addr$addsub0000> created at line 803.
    Found 32-bit adder for signal <w1.tos$add0000> created at line 1015.
    Found 32-bit adder for signal <w1.tos$add0001> created at line 1053.
    Found 32-bit comparator equal for signal <w1.tos_0$cmp_eq0000> created at line 1025.
    Found 32-bit comparator less for signal <w1.tos_0$cmp_lt0000> created at line 1031.
    Found 32-bit comparator less for signal <w1.tos_0$cmp_lt0001> created at line 1037.
    Found 1-bit register for signal <wroteback_q>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred 332 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  35 Multiplexer(s).
Unit <zpu_core_extreme> synthesized.


Synthesizing Unit <zpuino_stack>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/stack.vhd".
WARNING:Xst:653 - Signal <dipb> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
WARNING:Xst:653 - Signal <dipa> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
Unit <zpuino_stack> synthesized.


Synthesizing Unit <zpuino_io>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_io.vhd".
WARNING:Xst:646 - Signal <slot_ack_i<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <ivecs<17:16>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <io_address<27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <io_address<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <wb_dat_o>.
    Found 1-bit register for signal <wb_ack_o>.
    Found 32-bit 16-to-1 multiplexer for signal <$varindex0000> created at line 245.
    Found 28-bit register for signal <addr_save_q>.
    Found 1-bit register for signal <io_cyc>.
    Found 1-bit register for signal <io_stb>.
    Found 1-bit register for signal <io_we>.
    Found 1-bit register for signal <wb_in_transaction>.
    Found 32-bit register for signal <write_save_q>.
    Summary:
	inferred  97 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <zpuino_io> synthesized.


Synthesizing Unit <dualport_ram>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/dualport_ram.vhd".
WARNING:Xst:647 - Input <memBWriteMask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <memAWriteMask> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <memBWriteEnable_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <memAWriteEnable_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dualport_ram> synthesized.


Synthesizing Unit <spiclkgen>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/spiclkgen.vhd".
    Found 1-bit register for signal <spiclk>.
    Found 1-bit register for signal <clk_i>.
    Found 1-bit register for signal <clkfall_i>.
    Found 1-bit register for signal <clkrise_i>.
    Found 3-bit register for signal <prescale_q>.
    Found 1-bit register for signal <prescale_reset>.
    Found 1-bit register for signal <running_q>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <spiclkgen> synthesized.


Synthesizing Unit <zpuino_uart_rx>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart_rx.vhd".
WARNING:Xst:646 - Signal <start> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_synctick_q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <debug_baudreset_q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | rx_idle                                        |
    | Power Up State     | rx_idle                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <baudreset>.
    Found 3-bit register for signal <datacount>.
    Found 3-bit subtractor for signal <datacount$addsub0000> created at line 174.
    Found 8-bit register for signal <datao>.
    Found 1-bit register for signal <dataready>.
    Found 8-bit register for signal <rxd>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <zpuino_uart_rx> synthesized.


Synthesizing Unit <timer_1>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/timer.vhd".
WARNING:Xst:647 - Input <wb_dat_i<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <tmr0_prescale_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <pwm_out<0>>.
    Found 32-bit 4-to-1 multiplexer for signal <wb_dat_o>.
    Found 16-bit comparator equal for signal <ovf$cmp_eq0000> created at line 211.
    Found 16-bit comparator greatequal for signal <pwm_out_0$cmp_ge0000> created at line 345.
    Found 16-bit comparator less for signal <pwm_out_0$cmp_lt0000> created at line 345.
    Found 1-bit register for signal <tmrr.ccm>.
    Found 16-bit register for signal <tmrr.cmp>.
    Found 16-bit updown counter for signal <tmrr.cnt>.
    Found 1-bit register for signal <tmrr.dir>.
    Found 1-bit register for signal <tmrr.en>.
    Found 1-bit register for signal <tmrr.ien>.
    Found 1-bit register for signal <tmrr.intr>.
    Found 3-bit register for signal <tmrr.pres>.
    Found 1-bit register for signal <tmrr.presrst>.
    Found 16-bit register for signal <tmrr.pwmr<0>.cmphigh>.
    Found 16-bit register for signal <tmrr.pwmr<0>.cmplow>.
    Found 1-bit register for signal <tmrr.pwmr<0>.en>.
    Found 16-bit register for signal <tmrr.pwmrb<0>.cmphigh>.
    Found 16-bit register for signal <tmrr.pwmrb<0>.cmplow>.
    Found 1-bit register for signal <tmrr.pwmrb<0>.en>.
    Found 2-bit register for signal <tmrr.updp>.
    Found 32-bit up counter for signal <TSC_q>.
    Summary:
	inferred   2 Counter(s).
	inferred  94 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  32 Multiplexer(s).
Unit <timer_1> synthesized.


Synthesizing Unit <isync>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/pad.vhd".
Unit <isync> synthesized.


Synthesizing Unit <zpuino_spi>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_spi.vhd".
WARNING:Xst:647 - Input <wb_adr_i<26:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <wb_ack_o> equivalent to <trans> has been removed
    Found 1-bit register for signal <cpol>.
    Found 3-bit register for signal <spi_clk_pres>.
    Found 1-bit register for signal <spi_en>.
    Found 1-bit register for signal <spi_enable_q>.
    Found 1-bit register for signal <spi_samprise>.
    Found 2-bit register for signal <spi_transfersize_q>.
    Found 1-bit register for signal <spi_txblock_q>.
    Found 1-bit register for signal <trans>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <zpuino_spi> synthesized.


Synthesizing Unit <zpuino_uart_1>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart.vhd".
WARNING:Xst:647 - Input <wb_adr_i<26:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<31:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rx_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <divider_tx> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000001111.
    Found 1-bit register for signal <data_ready_dly_q>.
    Found 16-bit register for signal <divider_rx_q>.
    Found 1-bit register for signal <dready_q>.
    Found 1-bit register for signal <enabled_q>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <zpuino_uart_1> synthesized.


Synthesizing Unit <zpuino_timers>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_timers.vhd".
WARNING:Xst:647 - Input <wb_adr_i<26:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <zpuino_timers> synthesized.


Synthesizing Unit <zpuino_uart_2>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_uart.vhd".
WARNING:Xst:647 - Input <wb_adr_i<26:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wb_dat_i<31:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <rx_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <divider_tx> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000001111.
    Found 1-bit register for signal <data_ready_dly_q>.
    Found 16-bit register for signal <divider_rx_q>.
    Found 1-bit register for signal <dready_q>.
    Found 1-bit register for signal <enabled_q>.
    Summary:
	inferred  19 D-type flip-flop(s).
Unit <zpuino_uart_2> synthesized.


Synthesizing Unit <iopad>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/pad.vhd".
    Found 1-bit tristate buffer for signal <PAD>.
    Summary:
	inferred   1 Tristate(s).
Unit <iopad> synthesized.


Synthesizing Unit <ipad>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/pad.vhd".
WARNING:Xst:1780 - Signal <s> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ipad> synthesized.


Synthesizing Unit <wb_rom_ram>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/wb_rom_ram.vhd".
WARNING:Xst:647 - Input <rom_wb_adr_i<27:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rom_wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ram_wb_adr_i<27:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ram_wb_adr_i<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <rom_wb_ack_o>.
    Found 1-bit register for signal <ramregs.do_wait>.
    Found 1-bit register for signal <rom_do_wait>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <wb_rom_ram> synthesized.


Synthesizing Unit <zpuino_top>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/zpuino_top.vhd".
WARNING:Xst:1780 - Signal <rom_wb_rst_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rom_wb_clk_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rom_wb_adr_i<27:14>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000.
WARNING:Xst:1780 - Signal <ram_wb_rst_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ram_wb_clk_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_valid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_step> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_stackb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_stacka> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_sp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_ready> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_pc> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_opcode_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_opcode> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_injectmode> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_inject> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_idim> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_freeze> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_flush> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dbg_brk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cpu_ram_wb_rst_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cpu_ram_wb_clk_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <zpuino_top> synthesized.


Synthesizing Unit <papilio_one_top>.
    Related source file is "/mnt/scratch/ZPUino-HDL/zpu/hdl/zpuino/boards/papilio_one/s3e250/variants/apollo/papilio_one_top.vhd".
WARNING:Xst:646 - Signal <uart_enabled> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <timers_interrupt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <spi_enabled> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <spi2_enabled> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <slot_write<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <slot_we<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <slot_stb<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <slot_read<4>> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000000000.
WARNING:Xst:646 - Signal <slot_cyc<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <slot_address<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <slot_ack<4>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <sigmadelta_spp_en> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sigmadelta_spp_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jtag_data_chain_out> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <jtag_ctrl_chain_in> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ivecs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gpio_t<48>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <gpio_spp_read<48:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dbg_reset> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <papilio_one_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x8-bit dual-port RAM                                : 1
 2048x8-bit dual-port RAM                              : 1
 4096x8-bit dual-port RAM                              : 4
# ROMs                                                 : 5
 16x35-bit ROM                                         : 1
 32x8-bit ROM                                          : 1
 4x16-bit ROM                                          : 1
 4x6-bit ROM                                           : 2
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 28
 10-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit subtractor                                     : 3
 14-bit adder                                          : 2
 16-bit subtractor                                     : 7
 3-bit adder                                           : 1
 3-bit subtractor                                      : 2
 32-bit adder                                          : 2
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
 9-bit adder                                           : 4
 9-bit subtractor                                      : 1
# Counters                                             : 22
 10-bit up counter                                     : 3
 11-bit up counter                                     : 2
 12-bit up counter                                     : 3
 16-bit up counter                                     : 1
 16-bit updown counter                                 : 1
 24-bit updown counter                                 : 1
 32-bit down counter                                   : 2
 32-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 4
 5-bit up counter                                      : 1
 6-bit down counter                                    : 2
# Accumulators                                         : 3
 10-bit up accumulator                                 : 2
 5-bit up accumulator                                  : 1
# Registers                                            : 669
 1-bit register                                        : 469
 10-bit register                                       : 1
 14-bit register                                       : 5
 16-bit register                                       : 17
 17-bit register                                       : 1
 18-bit register                                       : 3
 19-bit register                                       : 2
 2-bit register                                        : 4
 24-bit register                                       : 3
 28-bit register                                       : 1
 3-bit register                                        : 9
 32-bit register                                       : 9
 35-bit register                                       : 2
 4-bit register                                        : 3
 5-bit register                                        : 1
 64-bit register                                       : 4
 7-bit register                                        : 97
 8-bit register                                        : 36
 9-bit register                                        : 2
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 25
 11-bit comparator equal                               : 2
 12-bit comparator greatequal                          : 3
 12-bit comparator less                                : 3
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 2
 16-bit comparator less                                : 2
 24-bit comparator equal                               : 1
 24-bit comparator greatequal                          : 1
 24-bit comparator less                                : 1
 31-bit comparator greatequal                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 2
 4-bit comparator equal                                : 2
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
# Multiplexers                                         : 131
 1-bit 16-to-1 multiplexer                             : 4
 1-bit 3-to-1 multiplexer                              : 64
 1-bit 4-to-1 multiplexer                              : 53
 1-bit 8-to-1 multiplexer                              : 3
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 3
 35-bit 4-to-1 multiplexer                             : 1
 5-bit 4-to-1 multiplexer                              : 1
# Tristates                                            : 48
 1-bit tristate buffer                                 : 48
# Xors                                                 : 53
 1-bit xor2                                            : 52
 1-bit xor3                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <uart_inst/rx_inst/state/FSM> on signal <state[1:2]> with gray encoding.
Optimizing FSM <slot11/rx_inst/state/FSM> on signal <state[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 rx_idle  | 00
 rx_start | 01
 rx_data  | 11
 rx_end   | 10
----------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <zpuino/core/decr.state/FSM> on signal <decr.state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <zpuino/core/exr.state/FSM> on signal <exr.state[1:14]> with one-hot encoding.
-------------------------
 State | Encoding
-------------------------
 00000 | 00000000000001
 00001 | 00000010000000
 00010 | 01000000000000
 00011 | 10000000000000
 00100 | 00001000000000
 00110 | 00000100000000
 00111 | 00100000000000
 01000 | unreached
 01001 | 00000000000010
 01011 | 00000000001000
 01100 | 00000000000100
 01101 | 00010000000000
 01110 | 00000000010000
 01111 | 00000000100000
 10000 | 00000001000000
-------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <zpuino/dbg/dbgr.state/FSM> on signal <dbgr.state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | unreached
 010   | unreached
 011   | unreached
 100   | unreached
 101   | unreached
 110   | unreached
-------------------
INFO:Xst:2261 - The FF/Latch <dbgr.opcode_0> in Unit <dbg> is equivalent to the following 7 FFs/Latches, which will be removed : <dbgr.opcode_1> <dbgr.opcode_2> <dbgr.opcode_3> <dbgr.opcode_4> <dbgr.opcode_5> <dbgr.opcode_6> <dbgr.opcode_7> 
WARNING:Xst:1710 - FF/Latch <current_master> (without init value) has a constant value of 0 in block <memarb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_17> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_16> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_15> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_14> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_13> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_12> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_11> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_10> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_9> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_8> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_7> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_6> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_5> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_2> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_1> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_0> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_level_q_0> (without init value) has a constant value of 0 in block <intr_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbgr.flush> (without init value) has a constant value of 0 in block <dbg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbgr.opcode_0> (without init value) has a constant value of 0 in block <dbg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbgr.injectmode> (without init value) has a constant value of 0 in block <dbg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbgr.inject> (without init value) has a constant value of 0 in block <dbg>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <decr.im_emu> (without init value) has a constant value of 0 in block <core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <FFd1> (without init value) has a constant value of 0 in block <FSM>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rq_0_48> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_49> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_50> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_51> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_52> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_53> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_54> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_55> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_56> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_57> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_58> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_59> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_60> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_61> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_62> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_0_63> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_48> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_49> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_50> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_51> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_52> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_53> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_54> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_55> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_56> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_57> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_58> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_59> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_60> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_61> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_62> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_1_63> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_48> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_49> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_50> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_51> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_52> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_53> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_54> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_55> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_56> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_57> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_58> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_59> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_60> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_61> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_62> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <rq_2_63> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_48> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_49> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_50> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_51> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_52> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_53> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_54> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_55> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_56> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_57> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_58> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_59> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_60> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_61> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_62> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <output_63> of sequential type is unconnected in block <shl>.
WARNING:Xst:2677 - Node <decr.decodedOpcode_0> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <decr.decodedOpcode_2> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <decr.decodedOpcode_7> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <decr.decodedOpcode_10> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <decr.decodedOpcode_11> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <decr.decodedOpcode_16> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <decr.decodedOpcode_17> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <decr.decodedOpcode_18> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <decr.decodedOpcode_20> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <decr.decodedOpcode_21> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <decr.decodedOpcode_26> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <decr.decodedOpcode_28> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <decr.decodedOpcode_29> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <decr.opcode_7> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <decr.tosSource_18> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <decr.stackOperation_0> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <prefr.tosSource_18> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <prefr.opcode_7> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <prefr.decodedOpcode_0> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <prefr.decodedOpcode_2> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <prefr.decodedOpcode_7> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <prefr.decodedOpcode_10> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <prefr.decodedOpcode_11> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <prefr.decodedOpcode_13> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <prefr.decodedOpcode_16> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <prefr.decodedOpcode_17> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <prefr.decodedOpcode_18> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <prefr.decodedOpcode_20> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <prefr.decodedOpcode_21> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <prefr.decodedOpcode_26> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <prefr.decodedOpcode_28> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <prefr.decodedOpcode_29> of sequential type is unconnected in block <core>.
WARNING:Xst:2677 - Node <addr_save_q_0> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_1> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_11> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_12> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_13> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_14> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_15> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_16> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_17> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_18> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_19> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_20> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_21> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_22> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <addr_save_q_27> of sequential type is unconnected in block <io>.
WARNING:Xst:2677 - Node <input_mapper_q_0_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_1_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_2_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_5_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_3_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_4_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_6_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_7_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_10_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_8_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_9_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_11_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_12_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_15_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_13_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_14_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_18_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_16_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_17_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_21_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_19_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_20_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_22_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_23_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_26_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_24_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_25_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_27_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_28_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_31_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_29_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_30_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_32_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_33_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_36_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_34_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_35_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_37_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_38_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_41_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_39_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_40_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_42_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_43_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_46_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_44_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_45_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <input_mapper_q_47_6> of sequential type is unconnected in block <gpio_inst>.
WARNING:Xst:2677 - Node <reg_1_4> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_1_5> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_1_6> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_1_7> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_13_4> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_13_5> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_13_6> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_13_7> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_3_4> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_3_5> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_3_6> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_3_7> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_5_4> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_5_5> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_5_6> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_5_7> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_6_5> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_6_6> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_6_7> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_8_5> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_8_6> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_8_7> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_9_5> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_9_6> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_9_7> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_10_5> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_10_6> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <reg_10_7> of sequential type is unconnected in block <slot13>.
WARNING:Xst:2677 - Node <audio_final_0> of sequential type is unconnected in block <slot13>.
WARNING:Xst:1290 - Hierarchical block <dbg> is unconnected in block <zpuino>.
   It will be removed from the design.
WARNING:Xst:2404 -  FFs/Latches <dbgr.opcode<7:0>> (without init value) have a constant value of 0 in block <zpuino_debug_core>.

Synthesizing (advanced) Unit <fifo_1>.
INFO:Xst:3226 - The RAM <Mram_memory> will be implemented as a BLOCK RAM, absorbing the following register(s): <read>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_and0000_0>    | high     |
    |     addrA          | connected to signal <wraddr>        |          |
    |     diA            | connected to signal <write>         |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <rdaddr>        |          |
    |     doB            | connected to signal <read>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <fifo_1> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_2>.
INFO:Xst:3231 - The small RAM <Mram_memory> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_and0000_0>    | high     |
    |     addrA          | connected to signal <wraddr>        |          |
    |     diA            | connected to signal <write>         |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <rdaddr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo_2> synthesized (advanced).

Synthesizing (advanced) Unit <zpu_core_extreme>.
	Found pipelined multiplier on signal <shl/rq_0_mult0000>:
		- 3 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <exr_nos_save>.
		Pushing register(s) into the multiplier macro.
Unit <zpu_core_extreme> synthesized (advanced).

Synthesizing (advanced) Unit <zpuino_io_YM2149>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_dac_amp_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <zpuino_io_YM2149> synthesized (advanced).

Synthesizing (advanced) Unit <zpuino_top>.
INFO:Xst:3226 - The RAM <memory/ramrom/ram/Mram_RAM0> will be implemented as a BLOCK RAM, absorbing the following register(s): <memory/ramrom/ram/memaread0> <memory/ramrom/ram/membread0>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <memory/memAEnable> | high     |
    |     weA            | connected to signal <memory/memAWriteEnable> | high     |
    |     addrA          | connected to signal <ram_wb_adr_i>  |          |
    |     diA            | connected to signal <ram_wb_dat_i>  |          |
    |     doA            | connected to signal <ram_wb_dat_o>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <memory/memBEnable> | high     |
    |     addrB          | connected to signal <rom_wb_adr_i>  |          |
    |     doB            | connected to signal <rom_wb_dat_o>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <memory/ramrom/ram/Mram_RAM1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memory/ramrom/ram/memaread1> <memory/ramrom/ram/membread1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <memory/memAEnable> | high     |
    |     weA            | connected to signal <memory/memAWriteEnable> | high     |
    |     addrA          | connected to signal <ram_wb_adr_i>  |          |
    |     diA            | connected to signal <ram_wb_dat_i>  |          |
    |     doA            | connected to signal <ram_wb_dat_o>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <memory/memBEnable> | high     |
    |     addrB          | connected to signal <rom_wb_adr_i>  |          |
    |     doB            | connected to signal <rom_wb_dat_o>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <memory/ramrom/ram/Mram_RAM2> will be implemented as a BLOCK RAM, absorbing the following register(s): <memory/ramrom/ram/memaread2> <memory/ramrom/ram/membread2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <memory/memAEnable> | high     |
    |     weA            | connected to signal <memory/memAWriteEnable> | high     |
    |     addrA          | connected to signal <ram_wb_adr_i>  |          |
    |     diA            | connected to signal <ram_wb_dat_i>  |          |
    |     doA            | connected to signal <ram_wb_dat_o>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <memory/memBEnable> | high     |
    |     addrB          | connected to signal <rom_wb_adr_i>  |          |
    |     doB            | connected to signal <rom_wb_dat_o>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <memory/ramrom/ram/Mram_RAM3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memory/ramrom/ram/memaread3> <memory/ramrom/ram/membread3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <memory/memAEnable> | high     |
    |     weA            | connected to signal <memory/memAWriteEnable> | high     |
    |     addrA          | connected to signal <ram_wb_adr_i>  |          |
    |     diA            | connected to signal <ram_wb_dat_i>  |          |
    |     doA            | connected to signal <ram_wb_dat_o>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <memory/memBEnable> | high     |
    |     addrB          | connected to signal <rom_wb_adr_i>  |          |
    |     doB            | connected to signal <rom_wb_dat_o>  |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <zpuino_top> synthesized (advanced).
WARNING:Xst:2677 - Node <input_mapper_q_1_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_0_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_4_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_2_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_3_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_5_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_6_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_9_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_7_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_8_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_12_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_10_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_11_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_15_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_13_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_14_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_18_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_16_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_17_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_21_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_19_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_20_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_24_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_22_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_23_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_27_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_25_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_26_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_30_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_28_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_29_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_33_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_31_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_32_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_36_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_34_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_35_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_39_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_37_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_38_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_42_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_40_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_41_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_45_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_43_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_44_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_46_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <input_mapper_q_47_6> of sequential type is unconnected in block <zpuino_gpio>.
WARNING:Xst:2677 - Node <reg_1_4> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_1_5> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_1_6> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_1_7> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_13_4> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_13_5> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_13_6> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_13_7> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_3_4> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_3_5> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_3_6> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_3_7> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_5_4> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_5_5> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_5_6> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_5_7> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_6_5> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_6_6> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_6_7> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_8_5> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_8_6> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_8_7> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_9_5> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_9_6> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_9_7> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_10_5> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_10_6> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <reg_10_7> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <audio_final_0> of sequential type is unconnected in block <zpuino_io_YM2149>.
WARNING:Xst:2677 - Node <addr_save_q_0> of sequential type is unconnected in block <zpuino_io>.
WARNING:Xst:2677 - Node <addr_save_q_1> of sequential type is unconnected in block <zpuino_io>.
WARNING:Xst:2677 - Node <addr_save_q_27> of sequential type is unconnected in block <zpuino_io>.
WARNING:Xst:2677 - Node <core/decr.stackOperation_0> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/decr.tosSource_18> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/decr.decodedOpcode_0> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/decr.decodedOpcode_2> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/decr.decodedOpcode_7> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/decr.decodedOpcode_10> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/decr.decodedOpcode_11> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/decr.decodedOpcode_16> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/decr.decodedOpcode_17> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/decr.decodedOpcode_18> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/decr.decodedOpcode_20> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/decr.decodedOpcode_21> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/decr.decodedOpcode_26> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/decr.decodedOpcode_28> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/decr.decodedOpcode_29> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_48> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_49> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_50> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_51> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_52> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_53> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_54> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_55> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_56> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_57> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_58> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_59> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_60> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_61> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_62> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_63> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/prefr.decodedOpcode_0> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/prefr.decodedOpcode_2> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/prefr.decodedOpcode_7> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/prefr.decodedOpcode_10> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/prefr.decodedOpcode_11> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/prefr.decodedOpcode_13> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/prefr.decodedOpcode_16> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/prefr.decodedOpcode_17> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/prefr.decodedOpcode_18> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/prefr.decodedOpcode_20> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/prefr.decodedOpcode_21> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/prefr.decodedOpcode_26> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/prefr.decodedOpcode_28> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/prefr.decodedOpcode_29> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/prefr.tosSource_18> of sequential type is unconnected in block <zpuino_top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x8-bit dual-port distributed RAM                    : 1
 2048x8-bit dual-port block RAM                        : 1
 4096x8-bit dual-port block RAM                        : 4
# ROMs                                                 : 5
 16x35-bit ROM                                         : 1
 32x8-bit ROM                                          : 1
 4x16-bit ROM                                          : 1
 4x6-bit ROM                                           : 2
# Multipliers                                          : 1
 32x32-bit registered multiplier                       : 1
# Adders/Subtractors                                   : 28
 10-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit subtractor                                     : 3
 14-bit adder                                          : 2
 16-bit subtractor                                     : 7
 3-bit adder                                           : 1
 3-bit subtractor                                      : 2
 32-bit adder                                          : 2
 4-bit adder                                           : 2
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
 9-bit adder                                           : 4
 9-bit subtractor                                      : 1
# Counters                                             : 22
 10-bit up counter                                     : 3
 11-bit up counter                                     : 2
 12-bit up counter                                     : 3
 16-bit up counter                                     : 1
 16-bit updown counter                                 : 1
 24-bit updown counter                                 : 1
 32-bit down counter                                   : 2
 32-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 4
 5-bit up counter                                      : 1
 6-bit down counter                                    : 2
# Accumulators                                         : 3
 10-bit up accumulator                                 : 2
 5-bit up accumulator                                  : 1
# Registers                                            : 2401
 Flip-Flops                                            : 2401
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 25
 11-bit comparator equal                               : 2
 12-bit comparator greatequal                          : 3
 12-bit comparator less                                : 3
 16-bit comparator equal                               : 1
 16-bit comparator greatequal                          : 2
 16-bit comparator less                                : 2
 24-bit comparator equal                               : 1
 24-bit comparator greatequal                          : 1
 24-bit comparator less                                : 1
 31-bit comparator greatequal                          : 2
 32-bit comparator equal                               : 1
 32-bit comparator less                                : 2
 4-bit comparator equal                                : 2
 5-bit comparator greatequal                           : 1
 5-bit comparator less                                 : 1
# Multiplexers                                         : 166
 1-bit 16-to-1 multiplexer                             : 4
 1-bit 3-to-1 multiplexer                              : 64
 1-bit 4-to-1 multiplexer                              : 90
 1-bit 8-to-1 multiplexer                              : 3
 32-bit 16-to-1 multiplexer                            : 1
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 2
 35-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 53
 1-bit xor2                                            : 52
 1-bit xor3                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <dbgr.inject> (without init value) has a constant value of 0 in block <zpuino_debug_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbgr.injectmode> (without init value) has a constant value of 0 in block <zpuino_debug_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbgr.flush> (without init value) has a constant value of 0 in block <zpuino_debug_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_reset> (without init value) has a constant value of 0 in block <zpuino_debug_core>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <inject_q> is unconnected in block <zpuino_debug_core>.
WARNING:Xst:1710 - FF/Latch <current_master> (without init value) has a constant value of 0 in block <wbarb2_1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_level_q_0> (without init value) has a constant value of 0 in block <zpuino_intr>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <intr_in_q_16> in Unit <zpuino_intr> is equivalent to the following FF/Latch, which will be removed : <intr_in_q_17> 
WARNING:Xst:1710 - FF/Latch <FSM_FFd1> (without init value) has a constant value of 0 in block <FSM_2-parent>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <intr_in_q_16> (without init value) has a constant value of 0 in block <zpuino_intr>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <core/decr.im_emu> (without init value) has a constant value of 0 in block <zpuino_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <core/decr.opcode_7> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/prefr.opcode_7> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:1710 - FF/Latch <core/decr.decodedOpcode_34> (without init value) has a constant value of 0 in block <zpuino_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <core/prefr.decodedOpcode_34> (without init value) has a constant value of 0 in block <zpuino_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_1> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_0> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_15> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_14> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_13> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_12> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_11> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_10> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_9> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_8> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_7> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_6> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_5> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_4> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_3> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_2> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_1> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_0> of sequential type is unconnected in block <zpuino_top>.
INFO:Xst:1901 - Instance clkgen_inst/DCM_inst in unit papilio_one_top of type DCM has been replaced by DCM_SP
WARNING:Xst:1710 - FF/Latch <core/exr.state_FSM_FFd8> (without init value) has a constant value of 0 in block <zpuino_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <core/shl/output_32> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_33> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_34> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_35> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_36> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_37> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_38> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_39> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_40> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_41> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_42> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_43> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_44> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_45> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_46> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/output_47> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_11> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_17> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_16> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_15> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_14> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_13> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_12> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_11> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_10> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_9> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_8> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_7> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_6> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_5> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_4> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_3> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_02_2> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_31> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_30> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_29> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_28> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_27> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_26> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_25> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_24> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_23> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_22> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_21> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_20> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_19> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_18> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_17> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_submult_12_16> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_15> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_14> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_13> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_12> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_11> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_10> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_9> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_8> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_7> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_6> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_5> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_4> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_3> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_2> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_1> of sequential type is unconnected in block <zpuino_top>.
WARNING:Xst:2677 - Node <core/shl/Mmult_rq_0_mult0000_0> of sequential type is unconnected in block <zpuino_top>.

Optimizing unit <papilio_one_top> ...

Optimizing unit <zpuino_gpio> ...

Optimizing unit <zpuino_crc16> ...

Optimizing unit <zpuino_io_YM2149> ...
WARNING:Xst:1293 - FF/Latch <cnt_div_3> has a constant value of 0 in block <zpuino_io_YM2149>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <cnt_div_3> has a constant value of 0 in block <zpuino_io_YM2149>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <simple_sigmadelta> ...

Optimizing unit <zpuino_intr> ...

Optimizing unit <spi> ...

Optimizing unit <prescaler> ...

Optimizing unit <uart_brgen> ...

Optimizing unit <fifo_1> ...

Optimizing unit <timer_2> ...

Optimizing unit <fifo_2> ...

Optimizing unit <zpuino_io> ...

Optimizing unit <spiclkgen> ...

Optimizing unit <timer_1> ...

Optimizing unit <zpuino_spi> ...

Optimizing unit <zpuino_uart_1> ...

Optimizing unit <zpuino_timers> ...

Optimizing unit <zpuino_uart_2> ...

Optimizing unit <zpuino_top> ...
WARNING:Xst:1710 - FF/Latch <zpuino/io/intr_inst/intr_in_q_15> (without init value) has a constant value of 0 in block <papilio_one_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <zpuino/io/intr_inst/intr_in_q_14> (without init value) has a constant value of 0 in block <papilio_one_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <zpuino/io/intr_inst/intr_in_q_13> (without init value) has a constant value of 0 in block <papilio_one_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <zpuino/io/intr_inst/intr_in_q_12> (without init value) has a constant value of 0 in block <papilio_one_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <zpuino/io/intr_inst/intr_in_q_11> (without init value) has a constant value of 0 in block <papilio_one_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <zpuino/io/intr_inst/intr_in_q_10> (without init value) has a constant value of 0 in block <papilio_one_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <zpuino/io/intr_inst/intr_in_q_9> (without init value) has a constant value of 0 in block <papilio_one_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <zpuino/io/intr_inst/intr_in_q_8> (without init value) has a constant value of 0 in block <papilio_one_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <zpuino/io/intr_inst/intr_in_q_7> (without init value) has a constant value of 0 in block <papilio_one_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <zpuino/io/intr_inst/intr_in_q_6> (without init value) has a constant value of 0 in block <papilio_one_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <zpuino/io/intr_inst/intr_in_q_5> (without init value) has a constant value of 0 in block <papilio_one_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <zpuino/io/intr_inst/intr_in_q_2> (without init value) has a constant value of 0 in block <papilio_one_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <zpuino/io/intr_inst/intr_in_q_1> (without init value) has a constant value of 0 in block <papilio_one_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <zpuino/io/intr_inst/intr_in_q_0> (without init value) has a constant value of 0 in block <papilio_one_top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_48_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_48_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_48_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_48_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_48_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_48_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_48_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_46_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_46_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_46_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_46_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_46_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_46_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_46_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_45_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_45_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_45_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_45_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_45_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_45_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_45_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_47_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_47_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_47_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_47_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_47_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_47_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_47_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_43_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_43_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_43_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_43_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_43_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_43_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_43_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_42_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_42_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_42_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_42_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_42_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_42_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_42_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_44_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_44_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_44_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_44_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_44_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_44_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_44_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_40_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_40_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_40_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_40_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_40_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_40_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_40_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_39_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_39_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_39_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_39_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_39_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_39_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_39_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_41_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_41_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_41_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_41_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_41_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_41_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_41_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_37_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_37_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_37_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_37_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_37_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_37_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_37_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_36_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_36_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_36_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_36_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_36_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_36_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_36_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_38_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_38_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_38_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_38_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_38_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_38_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_38_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_34_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_34_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_34_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_34_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_34_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_34_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_34_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_33_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_33_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_33_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_33_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_33_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_33_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_33_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_35_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_35_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_35_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_35_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_35_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_35_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_35_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_31_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_31_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_31_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_31_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_31_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_31_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_31_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_30_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_30_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_30_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_30_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_30_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_30_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_30_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_32_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_32_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_32_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_32_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_32_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_32_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_32_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_28_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_28_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_28_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_28_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_28_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_28_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_28_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_27_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_27_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_27_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_27_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_27_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_27_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_27_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_29_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_29_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_29_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_29_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_29_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_29_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_29_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_25_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_25_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_25_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_25_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_25_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_25_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_25_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_24_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_24_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_24_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_24_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_24_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_24_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_24_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_26_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_26_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_26_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_26_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_26_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_26_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_26_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_22_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_22_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_22_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_22_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_22_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_22_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_22_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_21_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_21_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_21_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_21_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_21_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_21_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_21_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_23_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_23_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_23_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_23_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_23_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_23_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_23_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_19_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_19_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_19_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_19_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_19_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_19_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_19_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_18_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_18_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_18_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_18_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_18_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_18_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_18_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_20_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_20_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_20_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_20_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_20_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_20_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_20_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_16_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_16_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_16_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_16_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_16_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_16_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_16_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_15_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_15_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_15_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_15_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_15_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_15_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_15_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_17_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_17_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_17_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_17_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_17_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_17_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_17_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_13_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_13_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_13_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_13_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_13_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_13_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_13_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_12_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_12_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_12_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_12_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_12_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_12_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_12_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_14_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_14_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_14_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_14_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_14_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_14_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_14_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_10_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_10_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_10_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_10_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_10_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_10_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_10_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_9_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_9_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_9_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_9_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_9_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_9_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_9_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_11_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_11_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_11_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_11_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_11_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_11_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_11_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_7_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_7_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_7_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_7_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_7_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_7_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_7_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_6_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_6_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_6_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_6_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_6_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_6_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_6_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_8_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_8_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_8_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_8_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_8_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_8_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_8_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_5_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_5_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_5_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_5_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_5_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_5_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_5_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_4_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_4_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_4_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_4_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_4_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_4_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_4_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_2_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_2_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_2_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_2_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_2_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_2_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_2_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_3_6> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_3_5> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_3_4> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_3_3> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_3_2> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_3_1> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <gpio_inst/output_mapper_q_3_0> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <uart_inst/fifo_instance/full> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <uart_inst/enabled_q> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <slot11/fifo_instance/full> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <slot11/enabled_q> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <zpuino/io/addr_save_q_11> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <zpuino/io/addr_save_q_12> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <zpuino/io/addr_save_q_13> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <zpuino/io/addr_save_q_14> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <zpuino/io/addr_save_q_15> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <zpuino/io/addr_save_q_16> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <zpuino/io/addr_save_q_17> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <zpuino/io/addr_save_q_18> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <zpuino/io/addr_save_q_19> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <zpuino/io/addr_save_q_20> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <zpuino/io/addr_save_q_21> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <zpuino/io/addr_save_q_22> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <zpuino/core/exr.break> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <zpuino/core/prefr.idim> of sequential type is unconnected in block <papilio_one_top>.
WARNING:Xst:2677 - Node <zpuino/core/decr.idim> of sequential type is unconnected in block <papilio_one_top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block papilio_one_top, actual ratio is 116.
Optimizing block <papilio_one_top> to meet ratio 100 (+ 5) of 2448 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <papilio_one_top>, final ratio is 113.
Forward register balancing over carry chain slot1/zspiclk/pr/Mcount_counter_cy<0>
Forward register balancing over carry chain slot0/zspiclk/pr/Mcount_counter_cy<0>
Forward register balancing over carry chain uart_inst/fifo_instance/Mcount_rdaddr_cy<0>
Forward register balancing over carry chain uart_inst/fifo_instance/Msub_full_v_addsub0000_cy<0>
Forward register balancing over carry chain timers_inst/timer0_inst/pr.tmr0prescale_inst/Mcount_counter_cy<0>
Forward register balancing over carry chain zpuino/core/jump_address_0_and0000_wg_cy<0>

Pipelining and Register Balancing Report ...

Processing Unit <papilio_one_top> :
	Register(s) slot13/reg_0_0 slot13/reg_0_1 slot13/reg_0_2 slot13/reg_0_3 has(ve) been forward balanced into : slot13/tone_gen_comp_1_cmp_eq000012_FRB.
	Register(s) slot13/reg_0_4 slot13/reg_0_5 slot13/reg_0_6 slot13/reg_0_7 has(ve) been forward balanced into : slot13/tone_gen_comp_1_cmp_eq000025_FRB.
	Register(s) slot13/reg_11_0 slot13/reg_11_1 slot13/reg_11_2 slot13/reg_11_3 has(ve) been forward balanced into : slot13/env_gen_comp_cmp_eq000012_FRB.
	Register(s) slot13/reg_11_4 slot13/reg_11_5 slot13/reg_11_6 slot13/reg_11_7 has(ve) been forward balanced into : slot13/env_gen_comp_cmp_eq000025_FRB.
	Register(s) slot13/reg_12_0 slot13/reg_12_1 slot13/reg_12_2 slot13/reg_12_3 has(ve) been forward balanced into : slot13/env_gen_comp_cmp_eq000049_FRB.
	Register(s) slot13/reg_12_4 slot13/reg_12_5 slot13/reg_12_6 slot13/reg_12_7 has(ve) been forward balanced into : slot13/env_gen_comp_cmp_eq000062_FRB.
	Register(s) slot13/reg_1_0 slot13/reg_1_1 slot13/reg_1_2 slot13/reg_1_3 has(ve) been forward balanced into : slot13/tone_gen_comp_1_cmp_eq000049_FRB.
	Register(s) slot13/reg_2_0 slot13/reg_2_1 slot13/reg_2_2 slot13/reg_2_3 has(ve) been forward balanced into : slot13/tone_gen_comp_2_cmp_eq000012_FRB.
	Register(s) slot13/reg_2_4 slot13/reg_2_5 slot13/reg_2_6 slot13/reg_2_7 has(ve) been forward balanced into : slot13/tone_gen_comp_2_cmp_eq000025_FRB.
	Register(s) slot13/reg_3_0 slot13/reg_3_1 slot13/reg_3_2 slot13/reg_3_3 has(ve) been forward balanced into : slot13/tone_gen_comp_2_cmp_eq000049_FRB.
	Register(s) slot13/reg_4_0 slot13/reg_4_1 slot13/reg_4_2 slot13/reg_4_3 has(ve) been forward balanced into : slot13/tone_gen_comp_3_cmp_eq000012_FRB.
	Register(s) slot13/reg_4_4 slot13/reg_4_5 slot13/reg_4_6 slot13/reg_4_7 has(ve) been forward balanced into : slot13/tone_gen_comp_3_cmp_eq000025_FRB.
	Register(s) slot13/reg_5_0 slot13/reg_5_1 slot13/reg_5_2 slot13/reg_5_3 has(ve) been forward balanced into : slot13/tone_gen_comp_3_cmp_eq000049_FRB.
	Register(s) slot13/reg_8_0 slot13/reg_8_1 slot13/reg_8_2 slot13/reg_8_3 has(ve) been forward balanced into : slot13/chan_amp_mux0002<0>39_FRB.
	Register(s) slot13/reg_9_0 slot13/reg_9_1 slot13/reg_9_2 slot13/reg_9_3 has(ve) been forward balanced into : slot13/chan_amp_mux0002<0>4_FRB.
	Register(s) zpuino/core/exr.state_FSM_FFd1 zpuino/core/exr.state_FSM_FFd12 zpuino/core/exr.state_FSM_FFd7 zpuino/core/exr.state_FSM_FFd2 has(ve) been forward balanced into : zpuino/core/exu_busy4_FRB.
	Register(s) zpuino/core/exr.state_FSM_FFd10 zpuino/core/exr.state_FSM_FFd9 has(ve) been forward balanced into : zpuino/core/exr.state_Out161_FRB.
	Register(s) zpuino/core/exr.tos_save_0 zpuino/core/exr.tos_save_1 zpuino/core/exr.tos_save_2 has(ve) been forward balanced into : zpuino/core/shl/idx_mux0001<11>21_FRB.
	Register(s) zpuino/core/exr.tos_save_0 zpuino/core/exr.tos_save_2 zpuino/core/exr.tos_save_1 has(ve) been forward balanced into : zpuino/core/shl/idx_mux0001<17>11_FRB.
	Register(s) zpuino/core/exr.tos_save_1 zpuino/core/exr.tos_save_2 zpuino/core/exr.tos_save_0 has(ve) been forward balanced into : zpuino/core/shl/idx_mux0001<14>11_FRB.
	Register(s) zpuino/core/exr.tos_save_2 zpuino/core/exr.tos_save_1 zpuino/core/exr.tos_save_0 has(ve) been forward balanced into : zpuino/core/shl/idx_mux0001<16>21_FRB.
	Register(s) slot13/O_AUDIO_0 has(ve) been backward balanced into : slot13/O_AUDIO_0_BRB0 .
	Register(s) slot13/O_AUDIO_1 has(ve) been backward balanced into : slot13/O_AUDIO_1_BRB0 .
	Register(s) slot13/O_AUDIO_2 has(ve) been backward balanced into : slot13/O_AUDIO_2_BRB0 .
	Register(s) slot13/O_AUDIO_3 has(ve) been backward balanced into : slot13/O_AUDIO_3_BRB0 .
	Register(s) slot13/O_AUDIO_4 has(ve) been backward balanced into : slot13/O_AUDIO_4_BRB0 .
	Register(s) slot13/O_AUDIO_5 has(ve) been backward balanced into : slot13/O_AUDIO_5_BRB0 .
	Register(s) slot13/O_AUDIO_6 has(ve) been backward balanced into : slot13/O_AUDIO_6_BRB0 .
	Register(s) slot13/O_AUDIO_7 has(ve) been backward balanced into : slot13/O_AUDIO_7_BRB0 slot13/O_AUDIO_7_BRB1.
	Register(s) slot13/dac_amp_0 has(ve) been backward balanced into : slot13/dac_amp_0_BRB0 slot13/dac_amp_0_BRB1 slot13/dac_amp_0_BRB2.
	Register(s) slot13/dac_amp_2 has(ve) been backward balanced into : slot13/dac_amp_2_BRB0 slot13/dac_amp_2_BRB1 slot13/dac_amp_2_BRB4 slot13/dac_amp_2_BRB5.
	Register(s) slot13/dac_amp_3 has(ve) been backward balanced into : slot13/dac_amp_3_BRB1 slot13/dac_amp_3_BRB2.
	Register(s) slot13/dac_amp_4 has(ve) been backward balanced into : slot13/dac_amp_4_BRB1 slot13/dac_amp_4_BRB2.
	Register(s) slot13/dac_amp_5 has(ve) been backward balanced into : slot13/dac_amp_5_BRB1.
	Register(s) slot13/dac_amp_6 has(ve) been backward balanced into : slot13/dac_amp_6_BRB1.
	Register(s) slot13/dac_amp_7 has(ve) been backward balanced into : slot13/dac_amp_7_BRB1 slot13/dac_amp_7_BRB2 slot13/dac_amp_7_BRB3.
	Register(s) zpuino/core/decr.break has(ve) been backward balanced into : zpuino/core/decr.break_BRB0 zpuino/core/decr.break_BRB1 zpuino/core/decr.break_BRB2 zpuino/core/decr.break_BRB4 zpuino/core/decr.break_BRB5.
	Register(s) zpuino/core/decr.decodedOpcode_12 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_12_BRB0 zpuino/core/decr.decodedOpcode_12_BRB2 .
	Register(s) zpuino/core/decr.decodedOpcode_13 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_13_BRB0 zpuino/core/decr.decodedOpcode_13_BRB1 zpuino/core/decr.decodedOpcode_13_BRB2 zpuino/core/decr.decodedOpcode_13_BRB3.
	Register(s) zpuino/core/decr.decodedOpcode_14 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_14_BRB0 zpuino/core/decr.decodedOpcode_14_BRB2 .
	Register(s) zpuino/core/decr.decodedOpcode_15 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_15_BRB3.
	Register(s) zpuino/core/decr.decodedOpcode_19 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_19_BRB0 zpuino/core/decr.decodedOpcode_19_BRB2 .
	Register(s) zpuino/core/decr.decodedOpcode_22 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_22_BRB0 zpuino/core/decr.decodedOpcode_22_BRB2 .
	Register(s) zpuino/core/decr.decodedOpcode_23 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_23_BRB0 zpuino/core/decr.decodedOpcode_23_BRB2 .
	Register(s) zpuino/core/decr.decodedOpcode_25 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_25_BRB1 .
	Register(s) zpuino/core/decr.decodedOpcode_27 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_27_BRB0 zpuino/core/decr.decodedOpcode_27_BRB2 zpuino/core/decr.decodedOpcode_27_BRB3.
	Register(s) zpuino/core/decr.decodedOpcode_3 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_3_BRB1 .
	Register(s) zpuino/core/decr.decodedOpcode_30 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_30_BRB0 .
	Register(s) zpuino/core/decr.decodedOpcode_31 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_31_BRB1 zpuino/core/decr.decodedOpcode_31_BRB2 .
	Register(s) zpuino/core/decr.decodedOpcode_32 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_32_BRB0 zpuino/core/decr.decodedOpcode_32_BRB1 zpuino/core/decr.decodedOpcode_32_BRB3 .
	Register(s) zpuino/core/decr.decodedOpcode_33 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_33_BRB0 zpuino/core/decr.decodedOpcode_33_BRB1 zpuino/core/decr.decodedOpcode_33_BRB3 zpuino/core/decr.decodedOpcode_33_BRB5 zpuino/core/decr.decodedOpcode_33_BRB6.
	Register(s) zpuino/core/decr.decodedOpcode_4 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_4_BRB0 zpuino/core/decr.decodedOpcode_4_BRB2 .
	Register(s) zpuino/core/decr.decodedOpcode_5 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_5_BRB0 zpuino/core/decr.decodedOpcode_5_BRB2 .
	Register(s) zpuino/core/decr.decodedOpcode_6 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_6_BRB1 .
	Register(s) zpuino/core/decr.decodedOpcode_8 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_8_BRB0 zpuino/core/decr.decodedOpcode_8_BRB2 zpuino/core/decr.decodedOpcode_8_BRB3.
	Register(s) zpuino/core/decr.decodedOpcode_9 has(ve) been backward balanced into : zpuino/core/decr.decodedOpcode_9_BRB3.
	Register(s) zpuino/core/decr.fetchpc_0 has(ve) been backward balanced into : zpuino/core/decr.fetchpc_0_BRB0 zpuino/core/decr.fetchpc_0_BRB1 zpuino/core/decr.fetchpc_0_BRB2 .
	Register(s) zpuino/core/decr.fetchpc_10 has(ve) been backward balanced into : zpuino/core/decr.fetchpc_10_BRB0 zpuino/core/decr.fetchpc_10_BRB1 zpuino/core/decr.fetchpc_10_BRB2 zpuino/core/decr.fetchpc_10_BRB3.
	Register(s) zpuino/core/decr.fetchpc_3 has(ve) been backward balanced into : zpuino/core/decr.fetchpc_3_BRB0 zpuino/core/decr.fetchpc_3_BRB1 zpuino/core/decr.fetchpc_3_BRB2 .
	Register(s) zpuino/core/decr.fetchpc_4 has(ve) been backward balanced into : zpuino/core/decr.fetchpc_4_BRB0 zpuino/core/decr.fetchpc_4_BRB1 zpuino/core/decr.fetchpc_4_BRB2 .
	Register(s) zpuino/core/decr.fetchpc_5 has(ve) been backward balanced into : zpuino/core/decr.fetchpc_5_BRB0 zpuino/core/decr.fetchpc_5_BRB1 zpuino/core/decr.fetchpc_5_BRB3.
	Register(s) zpuino/core/decr.fetchpc_6 has(ve) been backward balanced into : zpuino/core/decr.fetchpc_6_BRB0 zpuino/core/decr.fetchpc_6_BRB1 zpuino/core/decr.fetchpc_6_BRB3.
	Register(s) zpuino/core/decr.fetchpc_7 has(ve) been backward balanced into : zpuino/core/decr.fetchpc_7_BRB0 zpuino/core/decr.fetchpc_7_BRB1 zpuino/core/decr.fetchpc_7_BRB3.
	Register(s) zpuino/core/decr.fetchpc_8 has(ve) been backward balanced into : zpuino/core/decr.fetchpc_8_BRB0 zpuino/core/decr.fetchpc_8_BRB1 zpuino/core/decr.fetchpc_8_BRB3.
	Register(s) zpuino/core/decr.fetchpc_9 has(ve) been backward balanced into : zpuino/core/decr.fetchpc_9_BRB0 zpuino/core/decr.fetchpc_9_BRB1 zpuino/core/decr.fetchpc_9_BRB2 zpuino/core/decr.fetchpc_9_BRB3.
	Register(s) zpuino/core/decr.stackOperation_1 has(ve) been backward balanced into : zpuino/core/decr.stackOperation_1_BRB1 zpuino/core/decr.stackOperation_1_BRB2 zpuino/core/decr.stackOperation_1_BRB3 .
	Register(s) zpuino/core/decr.stackOperation_2 has(ve) been backward balanced into : zpuino/core/decr.stackOperation_2_BRB0 zpuino/core/decr.stackOperation_2_BRB1 zpuino/core/decr.stackOperation_2_BRB3 zpuino/core/decr.stackOperation_2_BRB4.
	Register(s) zpuino/core/decr.stackOperation_3 has(ve) been backward balanced into : zpuino/core/decr.stackOperation_3_BRB0 zpuino/core/decr.stackOperation_3_BRB1 zpuino/core/decr.stackOperation_3_BRB3.
	Register(s) zpuino/core/decr.tosSource_1 has(ve) been backward balanced into : zpuino/core/decr.tosSource_1_BRB0 zpuino/core/decr.tosSource_1_BRB1 zpuino/core/decr.tosSource_1_BRB2 .
	Register(s) zpuino/core/decr.tosSource_10 has(ve) been backward balanced into : zpuino/core/decr.tosSource_10_BRB0 .
	Register(s) zpuino/core/decr.tosSource_11 has(ve) been backward balanced into : zpuino/core/decr.tosSource_11_BRB1 zpuino/core/decr.tosSource_11_BRB3 zpuino/core/decr.tosSource_11_BRB6.
	Register(s) zpuino/core/decr.tosSource_12 has(ve) been backward balanced into : zpuino/core/decr.tosSource_12_BRB1 .
	Register(s) zpuino/core/decr.tosSource_13 has(ve) been backward balanced into : zpuino/core/decr.tosSource_13_BRB3.
	Register(s) zpuino/core/decr.tosSource_14 has(ve) been backward balanced into : zpuino/core/decr.tosSource_14_BRB0 .
	Register(s) zpuino/core/decr.tosSource_15 has(ve) been backward balanced into : zpuino/core/decr.tosSource_15_BRB0 zpuino/core/decr.tosSource_15_BRB1 zpuino/core/decr.tosSource_15_BRB3 zpuino/core/decr.tosSource_15_BRB4 zpuino/core/decr.tosSource_15_BRB5.
	Register(s) zpuino/core/decr.tosSource_16 has(ve) been backward balanced into : zpuino/core/decr.tosSource_16_BRB1 zpuino/core/decr.tosSource_16_BRB2 .
	Register(s) zpuino/core/decr.tosSource_17 has(ve) been backward balanced into : zpuino/core/decr.tosSource_17_BRB0 zpuino/core/decr.tosSource_17_BRB2 .
	Register(s) zpuino/core/decr.tosSource_4 has(ve) been backward balanced into : zpuino/core/decr.tosSource_4_BRB0 zpuino/core/decr.tosSource_4_BRB2 zpuino/core/decr.tosSource_4_BRB3 zpuino/core/decr.tosSource_4_BRB5 zpuino/core/decr.tosSource_4_BRB6.
	Register(s) zpuino/core/decr.tosSource_5 has(ve) been backward balanced into : zpuino/core/decr.tosSource_5_BRB0 .
	Register(s) zpuino/core/decr.tosSource_6 has(ve) been backward balanced into : zpuino/core/decr.tosSource_6_BRB0 .
	Register(s) zpuino/core/decr.tosSource_7 has(ve) been backward balanced into : zpuino/core/decr.tosSource_7_BRB0 .
	Register(s) zpuino/core/decr.tosSource_8 has(ve) been backward balanced into : zpuino/core/decr.tosSource_8_BRB0 .
	Register(s) zpuino/core/decr.tosSource_9 has(ve) been backward balanced into : zpuino/core/decr.tosSource_9_BRB1 zpuino/core/decr.tosSource_9_BRB2 .
	Register(s) zpuino/core/exr.tos_0 has(ve) been backward balanced into : zpuino/core/exr.tos_0_BRB0 zpuino/core/exr.tos_0_BRB1 zpuino/core/exr.tos_0_BRB2 zpuino/core/exr.tos_0_BRB4 zpuino/core/exr.tos_0_BRB5 zpuino/core/exr.tos_0_BRB6.
	Register(s) zpuino/core/exr.tos_1 has(ve) been backward balanced into : zpuino/core/exr.tos_1_BRB0 zpuino/core/exr.tos_1_BRB1.
	Register(s) zpuino/core/exr.tos_10 has(ve) been backward balanced into : zpuino/core/exr.tos_10_BRB0 zpuino/core/exr.tos_10_BRB1 zpuino/core/exr.tos_10_BRB3 zpuino/core/exr.tos_10_BRB4 zpuino/core/exr.tos_10_BRB5 zpuino/core/exr.tos_10_BRB7.
	Register(s) zpuino/core/exr.tos_11 has(ve) been backward balanced into : zpuino/core/exr.tos_11_BRB1 zpuino/core/exr.tos_11_BRB2 zpuino/core/exr.tos_11_BRB3.
	Register(s) zpuino/core/exr.tos_12 has(ve) been backward balanced into : zpuino/core/exr.tos_12_BRB0 zpuino/core/exr.tos_12_BRB2 zpuino/core/exr.tos_12_BRB3 zpuino/core/exr.tos_12_BRB6 zpuino/core/exr.tos_12_BRB7.
	Register(s) zpuino/core/exr.tos_13 has(ve) been backward balanced into : zpuino/core/exr.tos_13_BRB0 zpuino/core/exr.tos_13_BRB2 zpuino/core/exr.tos_13_BRB3 zpuino/core/exr.tos_13_BRB6 zpuino/core/exr.tos_13_BRB7.
	Register(s) zpuino/core/exr.tos_14 has(ve) been backward balanced into : zpuino/core/exr.tos_14_BRB0 zpuino/core/exr.tos_14_BRB2 zpuino/core/exr.tos_14_BRB3 zpuino/core/exr.tos_14_BRB6 zpuino/core/exr.tos_14_BRB7.
	Register(s) zpuino/core/exr.tos_15 has(ve) been backward balanced into : zpuino/core/exr.tos_15_BRB0 zpuino/core/exr.tos_15_BRB2 zpuino/core/exr.tos_15_BRB3 zpuino/core/exr.tos_15_BRB6 zpuino/core/exr.tos_15_BRB7.
	Register(s) zpuino/core/exr.tos_16 has(ve) been backward balanced into : zpuino/core/exr.tos_16_BRB0 zpuino/core/exr.tos_16_BRB2 zpuino/core/exr.tos_16_BRB3 zpuino/core/exr.tos_16_BRB6 zpuino/core/exr.tos_16_BRB7.
	Register(s) zpuino/core/exr.tos_17 has(ve) been backward balanced into : zpuino/core/exr.tos_17_BRB0 zpuino/core/exr.tos_17_BRB2 zpuino/core/exr.tos_17_BRB3 zpuino/core/exr.tos_17_BRB6 zpuino/core/exr.tos_17_BRB7.
	Register(s) zpuino/core/exr.tos_18 has(ve) been backward balanced into : zpuino/core/exr.tos_18_BRB0 zpuino/core/exr.tos_18_BRB2 zpuino/core/exr.tos_18_BRB3 zpuino/core/exr.tos_18_BRB6 zpuino/core/exr.tos_18_BRB7.
	Register(s) zpuino/core/exr.tos_19 has(ve) been backward balanced into : zpuino/core/exr.tos_19_BRB0 zpuino/core/exr.tos_19_BRB2 zpuino/core/exr.tos_19_BRB3 zpuino/core/exr.tos_19_BRB6 zpuino/core/exr.tos_19_BRB7.
	Register(s) zpuino/core/exr.tos_2 has(ve) been backward balanced into : zpuino/core/exr.tos_2_BRB0 zpuino/core/exr.tos_2_BRB1.
	Register(s) zpuino/core/exr.tos_20 has(ve) been backward balanced into : zpuino/core/exr.tos_20_BRB0 zpuino/core/exr.tos_20_BRB2 zpuino/core/exr.tos_20_BRB3 zpuino/core/exr.tos_20_BRB6 zpuino/core/exr.tos_20_BRB7.
	Register(s) zpuino/core/exr.tos_21 has(ve) been backward balanced into : zpuino/core/exr.tos_21_BRB0 zpuino/core/exr.tos_21_BRB2 zpuino/core/exr.tos_21_BRB3 zpuino/core/exr.tos_21_BRB6 zpuino/core/exr.tos_21_BRB7.
	Register(s) zpuino/core/exr.tos_22 has(ve) been backward balanced into : zpuino/core/exr.tos_22_BRB0 zpuino/core/exr.tos_22_BRB2 zpuino/core/exr.tos_22_BRB3 zpuino/core/exr.tos_22_BRB6 zpuino/core/exr.tos_22_BRB7.
	Register(s) zpuino/core/exr.tos_23 has(ve) been backward balanced into : zpuino/core/exr.tos_23_BRB0 zpuino/core/exr.tos_23_BRB2 zpuino/core/exr.tos_23_BRB3 zpuino/core/exr.tos_23_BRB6 zpuino/core/exr.tos_23_BRB7.
	Register(s) zpuino/core/exr.tos_24 has(ve) been backward balanced into : zpuino/core/exr.tos_24_BRB0 zpuino/core/exr.tos_24_BRB2 zpuino/core/exr.tos_24_BRB3 zpuino/core/exr.tos_24_BRB6 zpuino/core/exr.tos_24_BRB7.
	Register(s) zpuino/core/exr.tos_25 has(ve) been backward balanced into : zpuino/core/exr.tos_25_BRB0 zpuino/core/exr.tos_25_BRB2 zpuino/core/exr.tos_25_BRB3 zpuino/core/exr.tos_25_BRB4 zpuino/core/exr.tos_25_BRB5 zpuino/core/exr.tos_25_BRB6 zpuino/core/exr.tos_25_BRB7.
	Register(s) zpuino/core/exr.tos_26 has(ve) been backward balanced into : zpuino/core/exr.tos_26_BRB0 zpuino/core/exr.tos_26_BRB2 zpuino/core/exr.tos_26_BRB3 zpuino/core/exr.tos_26_BRB6 zpuino/core/exr.tos_26_BRB7.
	Register(s) zpuino/core/exr.tos_27 has(ve) been backward balanced into : zpuino/core/exr.tos_27_BRB0 zpuino/core/exr.tos_27_BRB2 zpuino/core/exr.tos_27_BRB3 zpuino/core/exr.tos_27_BRB6 zpuino/core/exr.tos_27_BRB7.
	Register(s) zpuino/core/exr.tos_28 has(ve) been backward balanced into : zpuino/core/exr.tos_28_BRB0 zpuino/core/exr.tos_28_BRB2 zpuino/core/exr.tos_28_BRB3 zpuino/core/exr.tos_28_BRB6 zpuino/core/exr.tos_28_BRB7.
	Register(s) zpuino/core/exr.tos_29 has(ve) been backward balanced into : zpuino/core/exr.tos_29_BRB0 zpuino/core/exr.tos_29_BRB2 zpuino/core/exr.tos_29_BRB3 zpuino/core/exr.tos_29_BRB6 zpuino/core/exr.tos_29_BRB7.
	Register(s) zpuino/core/exr.tos_3 has(ve) been backward balanced into : zpuino/core/exr.tos_3_BRB1 zpuino/core/exr.tos_3_BRB2 zpuino/core/exr.tos_3_BRB3.
	Register(s) zpuino/core/exr.tos_30 has(ve) been backward balanced into : zpuino/core/exr.tos_30_BRB0 zpuino/core/exr.tos_30_BRB2 zpuino/core/exr.tos_30_BRB3 zpuino/core/exr.tos_30_BRB4 zpuino/core/exr.tos_30_BRB7 zpuino/core/exr.tos_30_BRB8.
	Register(s) zpuino/core/exr.tos_31 has(ve) been backward balanced into : zpuino/core/exr.tos_31_BRB1 zpuino/core/exr.tos_31_BRB2 zpuino/core/exr.tos_31_BRB3.
	Register(s) zpuino/core/exr.tos_4 has(ve) been backward balanced into : zpuino/core/exr.tos_4_BRB1 zpuino/core/exr.tos_4_BRB2 zpuino/core/exr.tos_4_BRB3.
	Register(s) zpuino/core/exr.tos_5 has(ve) been backward balanced into : zpuino/core/exr.tos_5_BRB1 zpuino/core/exr.tos_5_BRB2 zpuino/core/exr.tos_5_BRB3.
	Register(s) zpuino/core/exr.tos_6 has(ve) been backward balanced into : zpuino/core/exr.tos_6_BRB0 zpuino/core/exr.tos_6_BRB3 zpuino/core/exr.tos_6_BRB4 zpuino/core/exr.tos_6_BRB5.
	Register(s) zpuino/core/exr.tos_7 has(ve) been backward balanced into : zpuino/core/exr.tos_7_BRB0 zpuino/core/exr.tos_7_BRB3 zpuino/core/exr.tos_7_BRB4 zpuino/core/exr.tos_7_BRB5.
	Register(s) zpuino/core/exr.tos_8 has(ve) been backward balanced into : zpuino/core/exr.tos_8_BRB0 zpuino/core/exr.tos_8_BRB3 zpuino/core/exr.tos_8_BRB4 zpuino/core/exr.tos_8_BRB5.
	Register(s) zpuino/core/exr.tos_9 has(ve) been backward balanced into : zpuino/core/exr.tos_9_BRB0 zpuino/core/exr.tos_9_BRB1 zpuino/core/exr.tos_9_BRB3 zpuino/core/exr.tos_9_BRB5.
	Register(s) zpuino/core/exr.wb_cyc has(ve) been backward balanced into : zpuino/core/exr.wb_cyc_BRB0 zpuino/core/exr.wb_cyc_BRB1.
	Register(s) zpuino/core/prefr.spnext_10 has(ve) been backward balanced into : zpuino/core/prefr.spnext_10_BRB0 zpuino/core/prefr.spnext_10_BRB1 zpuino/core/prefr.spnext_10_BRB2 zpuino/core/prefr.spnext_10_BRB3.
	Register(s) zpuino/core/shl/d_1 has(ve) been backward balanced into : zpuino/core/shl/d_1_BRB0 .
	Register(s) zpuino/core/shl/d_2 has(ve) been backward balanced into : zpuino/core/shl/d_2_BRB0 zpuino/core/shl/d_2_BRB1 zpuino/core/shl/d_2_BRB2.
	Register(s) zpuino/io/wb_dat_o_0 has(ve) been backward balanced into : zpuino/io/wb_dat_o_0_BRB0 zpuino/io/wb_dat_o_0_BRB1 zpuino/io/wb_dat_o_0_BRB2 zpuino/io/wb_dat_o_0_BRB3.
	Register(s) zpuino/io/wb_dat_o_1 has(ve) been backward balanced into : zpuino/io/wb_dat_o_1_BRB2 zpuino/io/wb_dat_o_1_BRB3.
	Register(s) zpuino/io/wb_dat_o_2 has(ve) been backward balanced into : zpuino/io/wb_dat_o_2_BRB2 zpuino/io/wb_dat_o_2_BRB3.
	Register(s) zpuino/io/wb_dat_o_3 has(ve) been backward balanced into : zpuino/io/wb_dat_o_3_BRB2 zpuino/io/wb_dat_o_3_BRB3.
Unit <papilio_one_top> processed.
FlipFlop slot13/cnt_div_0 has been replicated 1 time(s)
FlipFlop slot13/cnt_div_1 has been replicated 1 time(s)
FlipFlop zpuino/core/exr.state_FSM_FFd14 has been replicated 1 time(s)
FlipFlop zpuino/core/exr.state_FSM_FFd5 has been replicated 1 time(s)
FlipFlop zpuino/core/exr.tos_save_27 has been replicated 1 time(s)
FlipFlop zpuino/core/prefr.valid has been replicated 1 time(s)
FlipFlop zpuino/io/wb_ack_o has been replicated 1 time(s)
FlipFlop zpuino/memory/ramregs.do_wait has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <papilio_one_top> :
	Found 2-bit shift register for signal <pin47/sync/ff2>.
	Found 2-bit shift register for signal <pin46/sync/ff2>.
	Found 2-bit shift register for signal <pin45/sync/ff2>.
	Found 2-bit shift register for signal <pin44/sync/ff2>.
	Found 2-bit shift register for signal <pin43/sync/ff2>.
	Found 2-bit shift register for signal <pin42/sync/ff2>.
	Found 2-bit shift register for signal <pin41/sync/ff2>.
	Found 2-bit shift register for signal <pin40/sync/ff2>.
	Found 2-bit shift register for signal <pin39/sync/ff2>.
	Found 2-bit shift register for signal <pin38/sync/ff2>.
	Found 2-bit shift register for signal <pin37/sync/ff2>.
	Found 2-bit shift register for signal <pin36/sync/ff2>.
	Found 2-bit shift register for signal <pin35/sync/ff2>.
	Found 2-bit shift register for signal <pin34/sync/ff2>.
	Found 2-bit shift register for signal <pin33/sync/ff2>.
	Found 2-bit shift register for signal <pin32/sync/ff2>.
	Found 2-bit shift register for signal <pin31/sync/ff2>.
	Found 2-bit shift register for signal <pin30/sync/ff2>.
	Found 2-bit shift register for signal <pin29/sync/ff2>.
	Found 2-bit shift register for signal <pin28/sync/ff2>.
	Found 2-bit shift register for signal <pin27/sync/ff2>.
	Found 2-bit shift register for signal <pin26/sync/ff2>.
	Found 2-bit shift register for signal <pin25/sync/ff2>.
	Found 2-bit shift register for signal <pin24/sync/ff2>.
	Found 2-bit shift register for signal <pin23/sync/ff2>.
	Found 2-bit shift register for signal <pin22/sync/ff2>.
	Found 2-bit shift register for signal <pin21/sync/ff2>.
	Found 2-bit shift register for signal <pin20/sync/ff2>.
	Found 2-bit shift register for signal <pin19/sync/ff2>.
	Found 2-bit shift register for signal <pin18/sync/ff2>.
	Found 2-bit shift register for signal <pin17/sync/ff2>.
	Found 2-bit shift register for signal <pin16/sync/ff2>.
	Found 2-bit shift register for signal <pin15/sync/ff2>.
	Found 2-bit shift register for signal <pin14/sync/ff2>.
	Found 2-bit shift register for signal <pin13/sync/ff2>.
	Found 2-bit shift register for signal <pin12/sync/ff2>.
	Found 2-bit shift register for signal <pin11/sync/ff2>.
	Found 2-bit shift register for signal <pin10/sync/ff2>.
	Found 2-bit shift register for signal <pin09/sync/ff2>.
	Found 2-bit shift register for signal <pin08/sync/ff2>.
	Found 2-bit shift register for signal <pin07/sync/ff2>.
	Found 2-bit shift register for signal <pin06/sync/ff2>.
	Found 2-bit shift register for signal <pin05/sync/ff2>.
	Found 2-bit shift register for signal <pin04/sync/ff2>.
	Found 2-bit shift register for signal <pin03/sync/ff2>.
	Found 2-bit shift register for signal <pin02/sync/ff2>.
	Found 2-bit shift register for signal <pin01/sync/ff2>.
	Found 2-bit shift register for signal <pin00/sync/ff2>.
	Found 2-bit shift register for signal <ibufrx/sync/ff2>.
	Found 2-bit shift register for signal <zpuino/core/shl/output_31>.
	Found 2-bit shift register for signal <zpuino/core/shl/output_30>.
	Found 2-bit shift register for signal <zpuino/core/shl/output_29>.
	Found 2-bit shift register for signal <zpuino/core/shl/output_28>.
	Found 2-bit shift register for signal <zpuino/core/shl/output_27>.
	Found 2-bit shift register for signal <zpuino/core/shl/output_26>.
	Found 2-bit shift register for signal <zpuino/core/shl/output_25>.
	Found 2-bit shift register for signal <zpuino/core/shl/output_24>.
	Found 2-bit shift register for signal <zpuino/core/shl/output_23>.
	Found 2-bit shift register for signal <zpuino/core/shl/output_22>.
	Found 2-bit shift register for signal <zpuino/core/shl/output_21>.
	Found 2-bit shift register for signal <zpuino/core/shl/output_20>.
	Found 2-bit shift register for signal <zpuino/core/shl/output_19>.
	Found 2-bit shift register for signal <zpuino/core/shl/output_18>.
	Found 2-bit shift register for signal <zpuino/core/shl/output_17>.
	Found 3-bit shift register for signal <zpuino/core/shl/output_16>.
	Found 3-bit shift register for signal <zpuino/core/shl/output_15>.
	Found 3-bit shift register for signal <zpuino/core/shl/output_14>.
	Found 3-bit shift register for signal <zpuino/core/shl/output_13>.
	Found 3-bit shift register for signal <zpuino/core/shl/output_12>.
	Found 3-bit shift register for signal <zpuino/core/shl/output_11>.
	Found 3-bit shift register for signal <zpuino/core/shl/output_10>.
	Found 3-bit shift register for signal <zpuino/core/shl/output_9>.
	Found 3-bit shift register for signal <zpuino/core/shl/output_8>.
	Found 3-bit shift register for signal <zpuino/core/shl/output_7>.
	Found 3-bit shift register for signal <zpuino/core/shl/output_6>.
	Found 3-bit shift register for signal <zpuino/core/shl/output_5>.
	Found 3-bit shift register for signal <zpuino/core/shl/output_4>.
	Found 3-bit shift register for signal <zpuino/core/shl/output_3>.
	Found 3-bit shift register for signal <zpuino/core/shl/output_2>.
	Found 3-bit shift register for signal <zpuino/core/shl/output_1>.
	Found 3-bit shift register for signal <zpuino/core/shl/output_0>.
	Found 2-bit shift register for signal <zpuino/core/shl/d_1_BRB0>.
Unit <papilio_one_top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2485
 Flip-Flops                                            : 2485
# Shift Registers                                      : 82
 2-bit shift register                                  : 65
 3-bit shift register                                  : 17

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : papilio_one.ngr
Top Level Output File Name         : papilio_one
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 55

Cell Usage :
# BELS                             : 6130
#      GND                         : 1
#      INV                         : 274
#      LUT1                        : 202
#      LUT2                        : 436
#      LUT2_D                      : 20
#      LUT2_L                      : 7
#      LUT3                        : 904
#      LUT3_D                      : 42
#      LUT3_L                      : 18
#      LUT4                        : 1915
#      LUT4_D                      : 42
#      LUT4_L                      : 215
#      MUXCY                       : 808
#      MUXF5                       : 533
#      MUXF6                       : 103
#      MUXF7                       : 32
#      VCC                         : 1
#      XORCY                       : 577
# FlipFlops/Latches                : 2567
#      FD                          : 157
#      FDE                         : 1473
#      FDP                         : 2
#      FDR                         : 222
#      FDRE                        : 516
#      FDRS                        : 10
#      FDRSE                       : 6
#      FDS                         : 62
#      FDSE                        : 119
# RAMS                             : 18
#      RAM16X1D                    : 8
#      RAMB16_S36_S36              : 1
#      RAMB16_S4_S4                : 8
#      RAMB16_S9_S9                : 1
# Shift Registers                  : 82
#      SRL16                       : 49
#      SRL16E                      : 33
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 55
#      IBUF                        : 2
#      IBUFG                       : 1
#      IOBUF                       : 48
#      OBUF                        : 4
# DCMs                             : 1
#      DCM_SP                      : 1
# MULTs                            : 3
#      MULT18X18SIO                : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250evq100-4 

 Number of Slices:                     2799  out of   2448   114% (*) 
 Number of Slice Flip Flops:           2567  out of   4896    52%  
 Number of 4 input LUTs:               4173  out of   4896    85%  
    Number used as logic:              4075
    Number used as Shift registers:      82
    Number used as RAMs:                 16
 Number of IOs:                          55
 Number of bonded IOBs:                  55  out of     66    83%  
 Number of BRAMs:                        10  out of     12    83%  
 Number of MULT18X18SIOs:                 3  out of     12    25%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      4    25%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
CLK                                | clkgen_inst/DCM_inst:CLKFX| 2670  |
-----------------------------------+---------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------+-------------------------+-------+
Control Signal                                               | Buffer(FF name)         | Load  |
-------------------------------------------------------------+-------------------------+-------+
clkgen_inst/rst1_q_or0000(clkgen_inst/rst1_q_or00001_INV_0:O)| NONE(clkgen_inst/rst1_q)| 2     |
-------------------------------------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 33.267ns (Maximum Frequency: 30.060MHz)
   Minimum input arrival time before clock: 2.059ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 33.267ns (frequency: 30.060MHz)
  Total number of paths / destination ports: 98402 / 6154
-------------------------------------------------------------------------
Delay:               11.089ns (Levels of Logic = 8)
  Source:            slot13/cnt_div_1 (FF)
  Destination:       slot13/dac_amp_1 (FF)
  Source Clock:      CLK rising 3.0X
  Destination Clock: CLK rising 3.0X

  Data Path: slot13/cnt_div_1 to slot13/dac_amp_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             21   0.591   1.303  slot13/cnt_div_1 (slot13/cnt_div_1)
     LUT3:I0->O            1   0.704   0.000  slot13/chan_amp_and000061 (slot13/chan_amp_and000061)
     MUXF5:I1->O           6   0.321   0.704  slot13/chan_amp_and00006_f5 (slot13/chan_amp_and00006)
     LUT3_D:I2->O          4   0.704   0.591  slot13/chan_amp_and000049 (slot13/chan_amp_and0000)
     LUT4:I3->O            1   0.704   0.424  slot13/chan_amp_mux0002<2>22 (slot13/chan_amp_mux0002<2>22)
     LUT4:I3->O           12   0.704   1.040  slot13/chan_amp_mux0002<2>41 (slot13/chan_amp_mux0002<2>)
     LUT4:I1->O            1   0.704   0.424  slot13/Mrom_dac_amp_mux00011127 (slot13/Mrom_dac_amp_mux00011127)
     LUT4:I3->O            1   0.704   0.420  slot13/Mrom_dac_amp_mux00011130 (slot13/Mrom_dac_amp_mux00011130)
     MUXF5:S->O            1   0.739   0.000  slot13/Mrom_dac_amp_mux00011183 (slot13/Mrom_dac_amp_mux00011)
     FDE:D                     0.308          slot13/dac_amp_1
    ----------------------------------------
    Total                     11.089ns (6.183ns logic, 4.906ns route)
                                       (55.8% logic, 44.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Offset:              2.059ns (Levels of Logic = 1)
  Source:            WING_C<13> (PAD)
  Destination:       pin45/sync/Mshreg_ff2 (FF)
  Destination Clock: CLK rising 3.0X

  Data Path: WING_C<13> to pin45/sync/Mshreg_ff2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.218   0.420  WING_C_13_IOBUF (N382)
     SRL16:D                   0.421          pin45/sync/Mshreg_ff2
    ----------------------------------------
    Total                      2.059ns (1.639ns logic, 0.420ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 100 / 52
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            gpio_inst/gpio_o_48 (FF)
  Destination:       SPI_CS (PAD)
  Source Clock:      CLK rising 3.0X

  Data Path: gpio_inst/gpio_o_48 to SPI_CS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              2   0.591   0.447  gpio_inst/gpio_o_48 (gpio_inst/gpio_o_48)
     OBUF:I->O                 3.272          ospics/obufi (SPI_CS)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 2569.00 secs
Total CPU time to Xst completion: 2559.74 secs
 
--> 


Total memory usage is 312976 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  958 (   0 filtered)
Number of infos    :   31 (   0 filtered)

