<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › lantiq › xway › dma.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>dma.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or modify it</span>
<span class="cm"> *   under the terms of the GNU General Public License version 2 as published</span>
<span class="cm"> *   by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *   but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *   GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *   You should have received a copy of the GNU General Public License</span>
<span class="cm"> *   along with this program; if not, write to the Free Software</span>
<span class="cm"> *   Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307, USA.</span>
<span class="cm"> *</span>
<span class="cm"> *   Copyright (C) 2011 John Crispin &lt;blogic@openwrt.org&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>

<span class="cp">#include &lt;lantiq_soc.h&gt;</span>
<span class="cp">#include &lt;xway_dma.h&gt;</span>

<span class="cp">#define LTQ_DMA_CTRL		0x10</span>
<span class="cp">#define LTQ_DMA_CPOLL		0x14</span>
<span class="cp">#define LTQ_DMA_CS		0x18</span>
<span class="cp">#define LTQ_DMA_CCTRL		0x1C</span>
<span class="cp">#define LTQ_DMA_CDBA		0x20</span>
<span class="cp">#define LTQ_DMA_CDLEN		0x24</span>
<span class="cp">#define LTQ_DMA_CIS		0x28</span>
<span class="cp">#define LTQ_DMA_CIE		0x2C</span>
<span class="cp">#define LTQ_DMA_PS		0x40</span>
<span class="cp">#define LTQ_DMA_PCTRL		0x44</span>
<span class="cp">#define LTQ_DMA_IRNEN		0xf4</span>

<span class="cp">#define DMA_DESCPT		BIT(3)		</span><span class="cm">/* descriptor complete irq */</span><span class="cp"></span>
<span class="cp">#define DMA_TX			BIT(8)		</span><span class="cm">/* TX channel direction */</span><span class="cp"></span>
<span class="cp">#define DMA_CHAN_ON		BIT(0)		</span><span class="cm">/* channel on / off bit */</span><span class="cp"></span>
<span class="cp">#define DMA_PDEN		BIT(6)		</span><span class="cm">/* enable packet drop */</span><span class="cp"></span>
<span class="cp">#define DMA_CHAN_RST		BIT(1)		</span><span class="cm">/* channel on / off bit */</span><span class="cp"></span>
<span class="cp">#define DMA_RESET		BIT(0)		</span><span class="cm">/* channel on / off bit */</span><span class="cp"></span>
<span class="cp">#define DMA_IRQ_ACK		0x7e		</span><span class="cm">/* IRQ status register */</span><span class="cp"></span>
<span class="cp">#define DMA_POLL		BIT(31)		</span><span class="cm">/* turn on channel polling */</span><span class="cp"></span>
<span class="cp">#define DMA_CLK_DIV4		BIT(6)		</span><span class="cm">/* polling clock divider */</span><span class="cp"></span>
<span class="cp">#define DMA_2W_BURST		BIT(1)		</span><span class="cm">/* 2 word burst length */</span><span class="cp"></span>
<span class="cp">#define DMA_MAX_CHANNEL		20		</span><span class="cm">/* the soc has 20 channels */</span><span class="cp"></span>
<span class="cp">#define DMA_ETOP_ENDIANESS	(0xf &lt;&lt; 8) </span><span class="cm">/* endianess swap etop channels */</span><span class="cp"></span>
<span class="cp">#define DMA_WEIGHT	(BIT(17) | BIT(16))	</span><span class="cm">/* default channel wheight */</span><span class="cp"></span>

<span class="cp">#define ltq_dma_r32(x)			ltq_r32(ltq_dma_membase + (x))</span>
<span class="cp">#define ltq_dma_w32(x, y)		ltq_w32(x, ltq_dma_membase + (y))</span>
<span class="cp">#define ltq_dma_w32_mask(x, y, z)	ltq_w32_mask(x, y, \</span>
<span class="cp">						ltq_dma_membase + (z))</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ltq_dma_membase</span><span class="p">;</span>

<span class="kt">void</span>
<span class="nf">ltq_dma_enable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">ltq_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">,</span> <span class="n">LTQ_DMA_CS</span><span class="p">);</span>
	<span class="n">ltq_dma_w32_mask</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">,</span> <span class="n">LTQ_DMA_IRNEN</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">ltq_dma_enable_irq</span><span class="p">);</span>

<span class="kt">void</span>
<span class="nf">ltq_dma_disable_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">ltq_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">,</span> <span class="n">LTQ_DMA_CS</span><span class="p">);</span>
	<span class="n">ltq_dma_w32_mask</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LTQ_DMA_IRNEN</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">ltq_dma_disable_irq</span><span class="p">);</span>

<span class="kt">void</span>
<span class="nf">ltq_dma_ack_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">ltq_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">,</span> <span class="n">LTQ_DMA_CS</span><span class="p">);</span>
	<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="n">DMA_IRQ_ACK</span><span class="p">,</span> <span class="n">LTQ_DMA_CIS</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">ltq_dma_ack_irq</span><span class="p">);</span>

<span class="kt">void</span>
<span class="nf">ltq_dma_open</span><span class="p">(</span><span class="k">struct</span> <span class="n">ltq_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flag</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flag</span><span class="p">);</span>
	<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">,</span> <span class="n">LTQ_DMA_CS</span><span class="p">);</span>
	<span class="n">ltq_dma_w32_mask</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">DMA_CHAN_ON</span><span class="p">,</span> <span class="n">LTQ_DMA_CCTRL</span><span class="p">);</span>
	<span class="n">ltq_dma_enable_irq</span><span class="p">(</span><span class="n">ch</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flag</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">ltq_dma_open</span><span class="p">);</span>

<span class="kt">void</span>
<span class="nf">ltq_dma_close</span><span class="p">(</span><span class="k">struct</span> <span class="n">ltq_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flag</span><span class="p">;</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flag</span><span class="p">);</span>
	<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">,</span> <span class="n">LTQ_DMA_CS</span><span class="p">);</span>
	<span class="n">ltq_dma_w32_mask</span><span class="p">(</span><span class="n">DMA_CHAN_ON</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LTQ_DMA_CCTRL</span><span class="p">);</span>
	<span class="n">ltq_dma_disable_irq</span><span class="p">(</span><span class="n">ch</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flag</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">ltq_dma_close</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">ltq_dma_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">ltq_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">ch</span><span class="o">-&gt;</span><span class="n">desc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ch</span><span class="o">-&gt;</span><span class="n">desc_base</span> <span class="o">=</span> <span class="n">dma_alloc_coherent</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span>
				<span class="n">LTQ_DESC_NUM</span> <span class="o">*</span> <span class="n">LTQ_DESC_SIZE</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">phys</span><span class="p">,</span> <span class="n">GFP_ATOMIC</span><span class="p">);</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">desc_base</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LTQ_DESC_NUM</span> <span class="o">*</span> <span class="n">LTQ_DESC_SIZE</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">,</span> <span class="n">LTQ_DMA_CS</span><span class="p">);</span>
	<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">phys</span><span class="p">,</span> <span class="n">LTQ_DMA_CDBA</span><span class="p">);</span>
	<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="n">LTQ_DESC_NUM</span><span class="p">,</span> <span class="n">LTQ_DMA_CDLEN</span><span class="p">);</span>
	<span class="n">ltq_dma_w32_mask</span><span class="p">(</span><span class="n">DMA_CHAN_ON</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LTQ_DMA_CCTRL</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>
	<span class="n">ltq_dma_w32_mask</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">DMA_CHAN_RST</span><span class="p">,</span> <span class="n">LTQ_DMA_CCTRL</span><span class="p">);</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">ltq_dma_r32</span><span class="p">(</span><span class="n">LTQ_DMA_CCTRL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">DMA_CHAN_RST</span><span class="p">)</span>
		<span class="p">;</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span>
<span class="nf">ltq_dma_alloc_tx</span><span class="p">(</span><span class="k">struct</span> <span class="n">ltq_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">ltq_dma_alloc</span><span class="p">(</span><span class="n">ch</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="n">DMA_DESCPT</span><span class="p">,</span> <span class="n">LTQ_DMA_CIE</span><span class="p">);</span>
	<span class="n">ltq_dma_w32_mask</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">,</span> <span class="n">LTQ_DMA_IRNEN</span><span class="p">);</span>
	<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="n">DMA_WEIGHT</span> <span class="o">|</span> <span class="n">DMA_TX</span><span class="p">,</span> <span class="n">LTQ_DMA_CCTRL</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">ltq_dma_alloc_tx</span><span class="p">);</span>

<span class="kt">void</span>
<span class="nf">ltq_dma_alloc_rx</span><span class="p">(</span><span class="k">struct</span> <span class="n">ltq_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">ltq_dma_alloc</span><span class="p">(</span><span class="n">ch</span><span class="p">);</span>

	<span class="n">local_irq_save</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
	<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="n">DMA_DESCPT</span><span class="p">,</span> <span class="n">LTQ_DMA_CIE</span><span class="p">);</span>
	<span class="n">ltq_dma_w32_mask</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">nr</span><span class="p">,</span> <span class="n">LTQ_DMA_IRNEN</span><span class="p">);</span>
	<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="n">DMA_WEIGHT</span><span class="p">,</span> <span class="n">LTQ_DMA_CCTRL</span><span class="p">);</span>
	<span class="n">local_irq_restore</span><span class="p">(</span><span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">ltq_dma_alloc_rx</span><span class="p">);</span>

<span class="kt">void</span>
<span class="nf">ltq_dma_free</span><span class="p">(</span><span class="k">struct</span> <span class="n">ltq_dma_channel</span> <span class="o">*</span><span class="n">ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ch</span><span class="o">-&gt;</span><span class="n">desc_base</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">ltq_dma_close</span><span class="p">(</span><span class="n">ch</span><span class="p">);</span>
	<span class="n">dma_free_coherent</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">LTQ_DESC_NUM</span> <span class="o">*</span> <span class="n">LTQ_DESC_SIZE</span><span class="p">,</span>
		<span class="n">ch</span><span class="o">-&gt;</span><span class="n">desc_base</span><span class="p">,</span> <span class="n">ch</span><span class="o">-&gt;</span><span class="n">phys</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">ltq_dma_free</span><span class="p">);</span>

<span class="kt">void</span>
<span class="nf">ltq_dma_init_port</span><span class="p">(</span><span class="kt">int</span> <span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">LTQ_DMA_PS</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">p</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA_PORT_ETOP</span>:
		<span class="cm">/*</span>
<span class="cm">		 * Tell the DMA engine to swap the endianess of data frames and</span>
<span class="cm">		 * drop packets if the channel arbitration fails.</span>
<span class="cm">		 */</span>
		<span class="n">ltq_dma_w32_mask</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">DMA_ETOP_ENDIANESS</span> <span class="o">|</span> <span class="n">DMA_PDEN</span><span class="p">,</span>
			<span class="n">LTQ_DMA_PCTRL</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">DMA_PORT_DEU</span>:
		<span class="n">ltq_dma_w32</span><span class="p">((</span><span class="n">DMA_2W_BURST</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">DMA_2W_BURST</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>
			<span class="n">LTQ_DMA_PCTRL</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">ltq_dma_init_port</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span>
<span class="nf">ltq_dma_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">res</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">res</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Failed to get dma resource&quot;</span><span class="p">);</span>

	<span class="cm">/* remap dma register range */</span>
	<span class="n">ltq_dma_membase</span> <span class="o">=</span> <span class="n">devm_request_and_ioremap</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">res</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ltq_dma_membase</span><span class="p">)</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Failed to remap dma resource&quot;</span><span class="p">);</span>

	<span class="cm">/* power up and reset the dma engine */</span>
	<span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">clk</span><span class="p">))</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;Failed to get dma clock&quot;</span><span class="p">);</span>

	<span class="n">clk_enable</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">ltq_dma_w32_mask</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">DMA_RESET</span><span class="p">,</span> <span class="n">LTQ_DMA_CTRL</span><span class="p">);</span>

	<span class="cm">/* disable all interrupts */</span>
	<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">LTQ_DMA_IRNEN</span><span class="p">);</span>

	<span class="cm">/* reset/configure each channel */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DMA_MAX_CHANNEL</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="n">i</span><span class="p">,</span> <span class="n">LTQ_DMA_CS</span><span class="p">);</span>
		<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="n">DMA_CHAN_RST</span><span class="p">,</span> <span class="n">LTQ_DMA_CCTRL</span><span class="p">);</span>
		<span class="n">ltq_dma_w32</span><span class="p">(</span><span class="n">DMA_POLL</span> <span class="o">|</span> <span class="n">DMA_CLK_DIV4</span><span class="p">,</span> <span class="n">LTQ_DMA_CPOLL</span><span class="p">);</span>
		<span class="n">ltq_dma_w32_mask</span><span class="p">(</span><span class="n">DMA_CHAN_ON</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">LTQ_DMA_CCTRL</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;init done</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">dma_match</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;lantiq,dma-xway&quot;</span> <span class="p">},</span>
	<span class="p">{},</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">of</span><span class="p">,</span> <span class="n">dma_match</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">dma_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span> <span class="o">=</span> <span class="n">ltq_dma_init</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;dma-xway&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">of_match_table</span> <span class="o">=</span> <span class="n">dma_match</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">__init</span>
<span class="nf">dma_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">postcore_initcall</span><span class="p">(</span><span class="n">dma_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
