$date
	Tue Apr 30 14:33:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Testbench $end
$var wire 32 ! PC [31:0] $end
$var reg 1 " CLK $end
$var reg 32 # INSTRUCTION [31:0] $end
$var reg 1 $ RESET $end
$var integer 32 % i [31:0] $end
$scope module mycpu $end
$var wire 1 " CLK $end
$var wire 32 & INSTRUCTION [31:0] $end
$var wire 1 $ RESET $end
$var wire 3 ' writereg [2:0] $end
$var wire 8 ( writedata [7:0] $end
$var wire 1 ) writeanable $end
$var wire 8 * twoscompout [7:0] $end
$var wire 8 + regout2ORimmediate [7:0] $end
$var wire 8 , regout2 [7:0] $end
$var wire 8 - regout1 [7:0] $end
$var wire 3 . readreg2 [2:0] $end
$var wire 3 / readreg1 [2:0] $end
$var wire 8 0 opcode [7:0] $end
$var wire 1 1 istwoscomp $end
$var wire 1 2 isregout $end
$var wire 8 3 immediate [7:0] $end
$var wire 32 4 PC [31:0] $end
$var wire 8 5 I12 [7:0] $end
$var wire 3 6 ALUop [2:0] $end
$scope module alu $end
$var wire 3 7 select [2:0] $end
$var wire 8 8 result [7:0] $end
$var wire 8 9 data2 [7:0] $end
$var wire 8 : data1 [7:0] $end
$var wire 8 ; Ii4 [7:0] $end
$var wire 8 < Ii3 [7:0] $end
$var wire 8 = Ii2 [7:0] $end
$var wire 8 > Ii1 [7:0] $end
$scope module add $end
$var wire 8 ? result [7:0] $end
$var wire 8 @ data2 [7:0] $end
$var wire 8 A data1 [7:0] $end
$upscope $end
$scope module and1 $end
$var wire 8 B result [7:0] $end
$var wire 8 C data2 [7:0] $end
$var wire 8 D data1 [7:0] $end
$upscope $end
$scope module forward $end
$var wire 8 E result [7:0] $end
$var wire 8 F data2 [7:0] $end
$upscope $end
$scope module mux $end
$var wire 8 G I1 [7:0] $end
$var wire 8 H I2 [7:0] $end
$var wire 8 I I3 [7:0] $end
$var wire 3 J select [2:0] $end
$var wire 8 K I4 [7:0] $end
$var reg 8 L result [7:0] $end
$upscope $end
$scope module or1 $end
$var wire 8 M result [7:0] $end
$var wire 8 N data2 [7:0] $end
$var wire 8 O data1 [7:0] $end
$upscope $end
$upscope $end
$scope module controlUnit1 $end
$var wire 8 P opcode [7:0] $end
$var reg 3 Q ALUop [2:0] $end
$var reg 1 2 isregout $end
$var reg 1 1 istwoscomp $end
$var reg 1 ) writeanable $end
$upscope $end
$scope module dec $end
$var wire 32 R instruction [31:0] $end
$var reg 8 S immediate [7:0] $end
$var reg 8 T opcode [7:0] $end
$var reg 3 U readreg1 [2:0] $end
$var reg 3 V readreg2 [2:0] $end
$var reg 3 W writereg [2:0] $end
$upscope $end
$scope module mux1 $end
$var wire 1 2 select $end
$var wire 8 X input2 [7:0] $end
$var wire 8 Y input1 [7:0] $end
$var reg 8 Z out [7:0] $end
$upscope $end
$scope module mux2 $end
$var wire 8 [ input1 [7:0] $end
$var wire 8 \ input2 [7:0] $end
$var wire 1 2 select $end
$var reg 8 ] out [7:0] $end
$upscope $end
$scope module pc1 $end
$var wire 1 " CLK $end
$var wire 1 $ RESET $end
$var reg 32 ^ pc [31:0] $end
$upscope $end
$scope module regfile $end
$var wire 1 " CLOCK $end
$var wire 8 _ IN [7:0] $end
$var wire 3 ` INADDRESS [2:0] $end
$var wire 8 a OUT1 [7:0] $end
$var wire 3 b OUT1ADDRESS [2:0] $end
$var wire 8 c OUT2 [7:0] $end
$var wire 3 d OUT2ADDRESS [2:0] $end
$var wire 1 $ RESET $end
$var wire 1 ) WRITE $end
$var integer 32 e i [31:0] $end
$upscope $end
$scope module twoscom $end
$var wire 8 f input_nupm [7:0] $end
$var reg 8 g output_nupm [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 h \REGISTER[0] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 i \REGISTER[1] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 j \REGISTER[2] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 k \REGISTER[3] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 l \REGISTER[4] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 m \REGISTER[5] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 n \REGISTER[6] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module Testbench $end
$scope module mycpu $end
$scope module regfile $end
$var reg 8 o \REGISTER[7] [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
x2
x1
bx 0
bx /
bx .
bx -
bx ,
bx +
bx *
x)
bx (
bx '
bx &
b1000 %
1$
bx #
0"
bx !
$end
#4
1"
#5
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 !
b0 4
b0 ^
b1000 e
#6
0$
#7
b101 +
b101 9
b101 @
b101 C
b101 F
b101 N
b101 ]
b0 6
b0 7
b0 J
b0 Q
02
01
1)
b101 3
b101 S
b101 [
b101 .
b101 V
b101 d
b0 /
b0 U
b0 b
b100 '
b100 W
b100 `
b0 0
b0 P
b0 T
b1000000000000000101 #
b1000000000000000101 &
b1000000000000000101 R
#8
b101 (
b101 8
b101 L
b101 _
bx1x1 ;
bx1x1 K
bx1x1 M
b0x0x <
b0x0x B
b0x0x I
b101 >
b101 E
b101 G
0"
#9
b0 5
b0 Z
b0 \
b0 ,
b0 Y
b0 c
b0 f
b0 -
b0 :
b0 A
b0 D
b0 O
b0 a
#10
b0 *
b0 X
b0 g
b101 ;
b101 K
b101 M
b0 <
b0 B
b0 I
#11
b101 =
b101 ?
b101 H
#12
1"
#13
b101 l
b100 !
b100 4
b100 ^
#15
b1001 +
b1001 9
b1001 @
b1001 C
b1001 F
b1001 N
b1001 ]
b1001 3
b1001 S
b1001 [
b1 .
b1 V
b1 d
b10 '
b10 W
b10 `
b100000000000001001 #
b100000000000001001 &
b100000000000001001 R
#16
b1001 (
b1001 8
b1001 L
b1001 _
b1001 ;
b1001 K
b1001 M
b1001 >
b1001 E
b1001 G
0"
#17
b1001 =
b1001 ?
b1001 H
#20
1"
#21
b1001 j
b1000 !
b1000 4
b1000 ^
#23
b0 +
b0 9
b0 @
b0 C
b0 F
b0 N
b0 ]
b1 6
b1 7
b1 J
b1 Q
12
11
b10 3
b10 S
b10 [
b10 .
b10 V
b10 d
b100 /
b100 U
b100 b
b110 '
b110 W
b110 `
b10 0
b10 P
b10 T
b10000001100000010000000010 #
b10000001100000010000000010 &
b10000001100000010000000010 R
#24
b0 ;
b0 K
b0 M
b0 >
b0 E
b0 G
0"
#25
b0 (
b0 8
b0 L
b0 _
b0 =
b0 ?
b0 H
b1001 ,
b1001 Y
b1001 c
b1001 f
b101 -
b101 :
b101 A
b101 D
b101 O
b101 a
#26
b11110111 +
b11110111 9
b11110111 @
b11110111 C
b11110111 F
b11110111 N
b11110111 ]
b11110111 5
b11110111 Z
b11110111 \
b11110111 *
b11110111 X
b11110111 g
b101 ;
b101 K
b101 M
#27
b11110111 ;
b11110111 K
b11110111 M
b101 <
b101 B
b101 I
b11110111 >
b11110111 E
b11110111 G
#28
b11111100 (
b11111100 8
b11111100 L
b11111100 _
b11111100 =
b11111100 ?
b11111100 H
1"
#29
b11111100 n
b1100 !
b1100 4
b1100 ^
#31
01
b110 3
b110 S
b110 [
b110 .
b110 V
b110 d
b0 /
b0 U
b0 b
b0 '
b0 W
b0 `
b1 0
b1 P
b1 T
b1000000000000000000000110 #
b1000000000000000000000110 &
b1000000000000000000000110 R
#32
0"
#33
b11111100 ,
b11111100 Y
b11111100 c
b11111100 f
b0 -
b0 :
b0 A
b0 D
b0 O
b0 a
#34
b100 +
b100 9
b100 @
b100 C
b100 F
b100 N
b100 ]
b100 5
b100 Z
b100 \
b100 *
b100 X
b100 g
b0 <
b0 B
b0 I
#35
b100 ;
b100 K
b100 M
b100 >
b100 E
b100 G
#36
b100 (
b100 8
b100 L
b100 _
b100 =
b100 ?
b100 H
1"
#37
b100 h
b10000 !
b10000 4
b10000 ^
#39
b11111100 5
b11111100 Z
b11111100 \
b1 +
b1 9
b1 @
b1 C
b1 F
b1 N
b1 ]
b0 6
b0 7
b0 J
b0 Q
02
b1 3
b1 S
b1 [
b1 .
b1 V
b1 d
b1 '
b1 W
b1 `
b0 0
b0 P
b0 T
b10000000000000001 #
b10000000000000001 &
b10000000000000001 R
b100 -
b100 :
b100 A
b100 D
b100 O
b100 a
#40
b1 (
b1 8
b1 L
b1 _
b101 ;
b101 K
b101 M
b1 >
b1 E
b1 G
0"
#41
b0 5
b0 Z
b0 \
b0 ,
b0 Y
b0 c
b0 f
b101 =
b101 ?
b101 H
#42
b0 *
b0 X
b0 g
#44
1"
#45
b1 i
b10100 !
b10100 4
b10100 ^
#47
b101 (
b101 8
b101 L
b101 _
b0 +
b0 9
b0 @
b0 C
b0 F
b0 N
b0 ]
b1 6
b1 7
b1 J
b1 Q
12
11
b10 /
b10 U
b10 b
b10 '
b10 W
b10 `
b10 0
b10 P
b10 T
b0 5
b0 Z
b0 \
b10000000100000001000000001 #
b10000000100000001000000001 &
b10000000100000001000000001 R
b1 ,
b1 Y
b1 c
b1 f
#48
b11111111 +
b11111111 9
b11111111 @
b11111111 C
b11111111 F
b11111111 N
b11111111 ]
b11111111 5
b11111111 Z
b11111111 \
b100 ;
b100 K
b100 M
b0 >
b0 E
b0 G
b11111111 *
b11111111 X
b11111111 g
0"
#49
b11111111 ;
b11111111 K
b11111111 M
b100 <
b100 B
b100 I
b11111111 >
b11111111 E
b11111111 G
b1001 -
b1001 :
b1001 A
b1001 D
b1001 O
b1001 a
#50
b1001 <
b1001 B
b1001 I
#51
b1000 (
b1000 8
b1000 L
b1000 _
b1000 =
b1000 ?
b1000 H
#52
1"
#53
b1000 j
b11000 !
b11000 4
b11000 ^
#55
b1000 -
b1000 :
b1000 A
b1000 D
b1000 O
b1000 a
#56
b1000 <
b1000 B
b1000 I
0"
#57
b111 (
b111 8
b111 L
b111 _
b111 =
b111 ?
b111 H
#60
1"
#61
b111 j
b11100 !
b11100 4
b11100 ^
#63
b111 -
b111 :
b111 A
b111 D
b111 O
b111 a
#64
b111 <
b111 B
b111 I
0"
#65
b110 (
b110 8
b110 L
b110 _
b110 =
b110 ?
b110 H
#68
1"
#69
b110 j
b100000 !
b100000 4
b100000 ^
#71
b110 -
b110 :
b110 A
b110 D
b110 O
b110 a
#72
b110 <
b110 B
b110 I
0"
#73
b101 (
b101 8
b101 L
b101 _
b101 =
b101 ?
b101 H
#76
1"
#77
b101 j
b100100 !
b100100 4
b100100 ^
#79
b101 -
b101 :
b101 A
b101 D
b101 O
b101 a
#80
b101 <
b101 B
b101 I
0"
#81
b100 (
b100 8
b100 L
b100 _
b100 =
b100 ?
b100 H
#84
1"
#85
b100 j
b101000 !
b101000 4
b101000 ^
#87
b100 -
b100 :
b100 A
b100 D
b100 O
b100 a
#88
b100 <
b100 B
b100 I
0"
#89
b11 (
b11 8
b11 L
b11 _
b11 =
b11 ?
b11 H
#92
1"
#93
b11 j
b101100 !
b101100 4
b101100 ^
#95
b11 -
b11 :
b11 A
b11 D
b11 O
b11 a
#96
b11 <
b11 B
b11 I
0"
#97
b10 (
b10 8
b10 L
b10 _
b10 =
b10 ?
b10 H
#100
1"
#101
b10 j
b110000 !
b110000 4
b110000 ^
#103
b10 -
b10 :
b10 A
b10 D
b10 O
b10 a
#104
b10 <
b10 B
b10 I
0"
#105
b1 (
b1 8
b1 L
b1 _
b1 =
b1 ?
b1 H
#106
