{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1552333990955 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1552333990955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 11 15:53:10 2019 " "Processing started: Mon Mar 11 15:53:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1552333990955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1552333990955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Arena_16x4_SRAM -c Arena_16x4_SRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Arena_16x4_SRAM -c Arena_16x4_SRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1552333990955 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1552333992111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_seg8decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_seg8decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg8Decoder-Arena_Arch_Seg8Decoder " "Found design unit 1: Arena_Seg8Decoder-Arena_Arch_Seg8Decoder" {  } { { "../Arena_4to7Decoder/Arena_Seg8Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg8Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333992986 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg8Decoder " "Found entity 1: Arena_Seg8Decoder" {  } { { "../Arena_4to7Decoder/Arena_Seg8Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg8Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333992986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333992986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_seg7decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_seg7decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg7Decoder-Arena_Arch_Seg7Decoder " "Found design unit 1: Arena_Seg7Decoder-Arena_Arch_Seg7Decoder" {  } { { "../Arena_4to7Decoder/Arena_Seg7Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg7Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993001 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg7Decoder " "Found entity 1: Arena_Seg7Decoder" {  } { { "../Arena_4to7Decoder/Arena_Seg7Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg7Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_seg6decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_seg6decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg6Decoder-Arena_Arch_Seg6Decoder " "Found design unit 1: Arena_Seg6Decoder-Arena_Arch_Seg6Decoder" {  } { { "../Arena_4to7Decoder/Arena_Seg6Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg6Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993001 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg6Decoder " "Found entity 1: Arena_Seg6Decoder" {  } { { "../Arena_4to7Decoder/Arena_Seg6Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg6Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_seg5decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_seg5decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg5Decoder-Arena_Arch_Seg5Decoder " "Found design unit 1: Arena_Seg5Decoder-Arena_Arch_Seg5Decoder" {  } { { "../Arena_4to7Decoder/Arena_Seg5Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg5Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993017 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg5Decoder " "Found entity 1: Arena_Seg5Decoder" {  } { { "../Arena_4to7Decoder/Arena_Seg5Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg5Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_seg4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_seg4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg4Decoder-Arena_Arch_Seg4Decoder " "Found design unit 1: Arena_Seg4Decoder-Arena_Arch_Seg4Decoder" {  } { { "../Arena_4to7Decoder/Arena_Seg4Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg4Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993017 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg4Decoder " "Found entity 1: Arena_Seg4Decoder" {  } { { "../Arena_4to7Decoder/Arena_Seg4Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg4Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_seg3decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_seg3decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg3Decoder-Arena_Arch_Seg3Decoder " "Found design unit 1: Arena_Seg3Decoder-Arena_Arch_Seg3Decoder" {  } { { "../Arena_4to7Decoder/Arena_Seg3Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg3Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993033 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg3Decoder " "Found entity 1: Arena_Seg3Decoder" {  } { { "../Arena_4to7Decoder/Arena_Seg3Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg3Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_seg2decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_seg2decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg2Decoder-Arena_Arch_Seg2Decoder " "Found design unit 1: Arena_Seg2Decoder-Arena_Arch_Seg2Decoder" {  } { { "../Arena_4to7Decoder/Arena_Seg2Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg2Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993033 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg2Decoder " "Found entity 1: Arena_Seg2Decoder" {  } { { "../Arena_4to7Decoder/Arena_Seg2Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg2Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_seg1decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_seg1decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg1Decoder-Arena_Arch_Seg1Decoder " "Found design unit 1: Arena_Seg1Decoder-Arena_Arch_Seg1Decoder" {  } { { "../Arena_4to7Decoder/Arena_Seg1Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg1Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993033 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg1Decoder " "Found entity 1: Arena_Seg1Decoder" {  } { { "../Arena_4to7Decoder/Arena_Seg1Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Seg1Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_16x32_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_16x32_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16x32_SRAM " "Found entity 1: Arena_16x32_SRAM" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16x4_sram_with_decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16x4_sram_with_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16x4_SRAM_with_Decoder " "Found entity 1: Arena_16x4_SRAM_with_Decoder" {  } { { "Arena_16x4_SRAM_with_Decoder.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM_with_Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to16decoder/arena_4to16decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to16decoder/arena_4to16decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_4to16Decoder-Arena_Arch_4to16Decoder " "Found design unit 1: Arena_4to16Decoder-Arena_Arch_4to16Decoder" {  } { { "../Arena_4to16Decoder/Arena_4to16Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_4to16Decoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_4to16Decoder " "Found entity 1: Arena_4to16Decoder" {  } { { "../Arena_4to16Decoder/Arena_4to16Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_4to16Decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16x4_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16x4_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16x4_SRAM " "Found entity 1: Arena_16x4_SRAM" {  } { { "Arena_16x4_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x4_SRAM/Arena_16x4_SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_sram/arena_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_sram/arena_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_SRAM " "Found entity 1: Arena_SRAM" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_control_srlatch/arena_control_srlatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_control_srlatch/arena_control_srlatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_Control_SRLatch " "Found entity 1: Arena_Control_SRLatch" {  } { { "../Arena_Control_SRLatch/Arena_Control_SRLatch.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_Control_SRLatch/Arena_Control_SRLatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_srlatch/arena_srlatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_srlatch/arena_srlatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_SRLatch " "Found entity 1: Arena_SRLatch" {  } { { "../Arena_SRLatch/Arena_SRLatch.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRLatch/Arena_SRLatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_dlatch/arena_dlatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_dlatch/arena_dlatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_DLatch " "Found entity 1: Arena_DLatch" {  } { { "../Arena_DLatch/Arena_DLatch.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_DLatch/Arena_DLatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_sram/arena_16x1_sram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_sram/arena_16x1_sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16x1_SRAM " "Found entity 1: Arena_16x1_SRAM" {  } { { "../Arena_SRAM/Arena_16x1_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_16x1_SRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to16decoder/arena_3to8decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to16decoder/arena_3to8decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_3to8Decoder " "Found entity 1: Arena_3to8Decoder" {  } { { "../Arena_4to16Decoder/Arena_3to8Decoder.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to16Decoder/Arena_3to8Decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_dec_to_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_4to7decoder/arena_dec_to_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Dec_To_Hex-Arena_Arch_Dec_To_Hex " "Found design unit 1: Arena_Dec_To_Hex-Arena_Arch_Dec_To_Hex" {  } { { "../Arena_4to7Decoder/Arena_Dec_To_Hex.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Dec_To_Hex.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993095 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Dec_To_Hex " "Found entity 1: Arena_Dec_To_Hex" {  } { { "../Arena_4to7Decoder/Arena_Dec_To_Hex.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_4to7Decoder/Arena_Dec_To_Hex.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_32bitdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_32bitdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32BitDivider-Arena_Arch_32BitDivider " "Found design unit 1: Arena_32BitDivider-Arena_Arch_32BitDivider" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993095 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32BitDivider " "Found entity 1: Arena_32BitDivider" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_16x32_sram_withsegmentdisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 2/quartus files/arena_16x32_sram/arena_16x32_sram_withsegmentdisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16x32_SRAM_withSegmentDisplay " "Found entity 1: Arena_16x32_SRAM_withSegmentDisplay" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1552333993095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1552333993095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arena_16x32_SRAM_withSegmentDisplay " "Elaborating entity \"Arena_16x32_SRAM_withSegmentDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1552333993220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg1Decoder Arena_Seg1Decoder:inst2 " "Elaborating entity \"Arena_Seg1Decoder\" for hierarchy \"Arena_Seg1Decoder:inst2\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" "inst2" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" { { 48 -1160 -888 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552333993236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_16x32_SRAM Arena_16x32_SRAM:inst " "Elaborating entity \"Arena_16x32_SRAM\" for hierarchy \"Arena_16x32_SRAM:inst\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" "inst" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" { { -104 -1520 -1240 56 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552333993236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_16x1_SRAM Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst19 " "Elaborating entity \"Arena_16x1_SRAM\" for hierarchy \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst19\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "inst19" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 120 2504 2720 216 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552333993401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_SRAM Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst19\|Arena_SRAM:inst2 " "Elaborating entity \"Arena_SRAM\" for hierarchy \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst19\|Arena_SRAM:inst2\"" {  } { { "../Arena_SRAM/Arena_16x1_SRAM.bdf" "inst2" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_16x1_SRAM.bdf" { { -1664 288 528 -1568 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552333993406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_DLatch Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst19\|Arena_SRAM:inst2\|Arena_DLatch:DLatch1 " "Elaborating entity \"Arena_DLatch\" for hierarchy \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst19\|Arena_SRAM:inst2\|Arena_DLatch:DLatch1\"" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "DLatch1" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 280 512 696 376 "DLatch1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552333993412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_32BitDivider Arena_16x32_SRAM:inst\|Arena_32BitDivider:inst " "Elaborating entity \"Arena_32BitDivider\" for hierarchy \"Arena_16x32_SRAM:inst\|Arena_32BitDivider:inst\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "inst" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { -240 -208 56 -128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552333993600 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet0 Arena_32BitDivider.vhd(17) " "VHDL Process Statement warning at Arena_32BitDivider.vhd(17): inferring latch(es) for signal or variable \"Arena_octet0\", which holds its previous value in one or more paths through the process" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet1 Arena_32BitDivider.vhd(17) " "VHDL Process Statement warning at Arena_32BitDivider.vhd(17): inferring latch(es) for signal or variable \"Arena_octet1\", which holds its previous value in one or more paths through the process" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet2 Arena_32BitDivider.vhd(17) " "VHDL Process Statement warning at Arena_32BitDivider.vhd(17): inferring latch(es) for signal or variable \"Arena_octet2\", which holds its previous value in one or more paths through the process" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet3 Arena_32BitDivider.vhd(17) " "VHDL Process Statement warning at Arena_32BitDivider.vhd(17): inferring latch(es) for signal or variable \"Arena_octet3\", which holds its previous value in one or more paths through the process" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[0\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[0\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[1\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[1\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[2\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[2\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[3\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[3\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[4\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[4\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[5\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[5\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[6\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[6\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[7\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet3\[7\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[0\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[0\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[1\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[1\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[2\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[2\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[3\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[3\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[4\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[4\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[5\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[5\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[6\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[6\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[7\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet2\[7\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[0\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[0\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993602 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[1\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[1\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993605 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[2\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[2\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993605 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[3\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[3\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993605 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[4\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[4\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993605 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[5\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[5\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993605 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[6\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[6\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993605 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[7\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet1\[7\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993605 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[0\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[0\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993605 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[1\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[1\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993605 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[2\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[2\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993605 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[3\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[3\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993605 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[4\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[4\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993605 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[5\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[5\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993605 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[6\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[6\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993605 "|Arena_32BitDivider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[7\] Arena_32BitDivider.vhd(17) " "Inferred latch for \"Arena_octet0\[7\]\" at Arena_32BitDivider.vhd(17)" {  } { { "../Arena_16x32_SRAM/Arena_32BitDivider.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_32BitDivider.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1552333993605 "|Arena_32BitDivider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_4to16Decoder Arena_16x32_SRAM:inst\|Arena_4to16Decoder:inst10 " "Elaborating entity \"Arena_4to16Decoder\" for hierarchy \"Arena_16x32_SRAM:inst\|Arena_4to16Decoder:inst10\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "inst10" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 8 -120 112 88 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552333993610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg2Decoder Arena_Seg2Decoder:inst1 " "Elaborating entity \"Arena_Seg2Decoder\" for hierarchy \"Arena_Seg2Decoder:inst1\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" "inst1" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" { { 48 -512 -240 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552333999025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg3Decoder Arena_Seg3Decoder:inst3 " "Elaborating entity \"Arena_Seg3Decoder\" for hierarchy \"Arena_Seg3Decoder:inst3\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" "inst3" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" { { 40 0 272 216 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552333999040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg4Decoder Arena_Seg4Decoder:inst4 " "Elaborating entity \"Arena_Seg4Decoder\" for hierarchy \"Arena_Seg4Decoder:inst4\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" "inst4" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" { { 48 424 704 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552333999040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg5Decoder Arena_Seg5Decoder:inst5 " "Elaborating entity \"Arena_Seg5Decoder\" for hierarchy \"Arena_Seg5Decoder:inst5\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" "inst5" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" { { 48 880 1152 224 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552333999040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg6Decoder Arena_Seg6Decoder:inst6 " "Elaborating entity \"Arena_Seg6Decoder\" for hierarchy \"Arena_Seg6Decoder:inst6\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" "inst6" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" { { 40 1312 1584 216 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552333999056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg7Decoder Arena_Seg7Decoder:inst7 " "Elaborating entity \"Arena_Seg7Decoder\" for hierarchy \"Arena_Seg7Decoder:inst7\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" "inst7" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" { { 704 -1184 -912 880 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552333999056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg8Decoder Arena_Seg8Decoder:inst8 " "Elaborating entity \"Arena_Seg8Decoder\" for hierarchy \"Arena_Seg8Decoder:inst8\"" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" "inst8" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM_withSegmentDisplay.bdf" { { 672 -608 -336 848 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1552333999056 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst4 Arena_Seg1Decoder:inst2\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst4\" to the node \"Arena_Seg1Decoder:inst2\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 256 384 416 304 "inst4" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst5 Arena_Seg1Decoder:inst2\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst5\" to the node \"Arena_Seg1Decoder:inst2\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 256 664 696 304 "inst5" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst6 Arena_Seg1Decoder:inst2\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst6\" to the node \"Arena_Seg1Decoder:inst2\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 256 944 976 304 "inst6" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst7 Arena_Seg1Decoder:inst2\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst7\" to the node \"Arena_Seg1Decoder:inst2\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 256 1240 1272 304 "inst7" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst43 Arena_Seg2Decoder:inst1\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst43\" to the node \"Arena_Seg2Decoder:inst1\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 256 1520 1552 304 "inst43" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst44 Arena_Seg2Decoder:inst1\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst44\" to the node \"Arena_Seg2Decoder:inst1\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 256 1824 1856 304 "inst44" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst45 Arena_Seg2Decoder:inst1\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst45\" to the node \"Arena_Seg2Decoder:inst1\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 2120 2152 312 "inst45" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst46 Arena_Seg2Decoder:inst1\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst46\" to the node \"Arena_Seg2Decoder:inst1\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 2424 2456 312 "inst46" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst47 Arena_Seg3Decoder:inst3\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst47\" to the node \"Arena_Seg3Decoder:inst3\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 2712 2744 312 "inst47" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst48 Arena_Seg3Decoder:inst3\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst48\" to the node \"Arena_Seg3Decoder:inst3\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 3016 3048 312 "inst48" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst49 Arena_Seg3Decoder:inst3\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst49\" to the node \"Arena_Seg3Decoder:inst3\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 3320 3352 312 "inst49" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst50 Arena_Seg3Decoder:inst3\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst50\" to the node \"Arena_Seg3Decoder:inst3\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 3624 3656 312 "inst50" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst51 Arena_Seg4Decoder:inst4\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst51\" to the node \"Arena_Seg4Decoder:inst4\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 3936 3968 312 "inst51" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst52 Arena_Seg4Decoder:inst4\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst52\" to the node \"Arena_Seg4Decoder:inst4\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 4240 4272 312 "inst52" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst53 Arena_Seg4Decoder:inst4\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst53\" to the node \"Arena_Seg4Decoder:inst4\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 4528 4560 312 "inst53" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst54 Arena_Seg4Decoder:inst4\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst54\" to the node \"Arena_Seg4Decoder:inst4\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 4832 4864 312 "inst54" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst55 Arena_Seg5Decoder:inst5\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst55\" to the node \"Arena_Seg5Decoder:inst5\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 5160 5192 312 "inst55" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst56 Arena_Seg5Decoder:inst5\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst56\" to the node \"Arena_Seg5Decoder:inst5\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 5456 5488 312 "inst56" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst57 Arena_Seg5Decoder:inst5\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst57\" to the node \"Arena_Seg5Decoder:inst5\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 5744 5776 312 "inst57" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst58 Arena_Seg5Decoder:inst5\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst58\" to the node \"Arena_Seg5Decoder:inst5\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 6048 6080 312 "inst58" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst59 Arena_Seg6Decoder:inst6\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst59\" to the node \"Arena_Seg6Decoder:inst6\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 6352 6384 312 "inst59" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst60 Arena_Seg6Decoder:inst6\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst60\" to the node \"Arena_Seg6Decoder:inst6\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 6640 6672 312 "inst60" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst61 Arena_Seg6Decoder:inst6\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst61\" to the node \"Arena_Seg6Decoder:inst6\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 6936 6968 312 "inst61" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst62 Arena_Seg6Decoder:inst6\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst62\" to the node \"Arena_Seg6Decoder:inst6\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 7240 7272 312 "inst62" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst63 Arena_Seg7Decoder:inst7\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst63\" to the node \"Arena_Seg7Decoder:inst7\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 7552 7584 312 "inst63" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst64 Arena_Seg7Decoder:inst7\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst64\" to the node \"Arena_Seg7Decoder:inst7\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 7848 7880 312 "inst64" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst65 Arena_Seg7Decoder:inst7\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst65\" to the node \"Arena_Seg7Decoder:inst7\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 8144 8176 312 "inst65" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst66 Arena_Seg7Decoder:inst7\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst66\" to the node \"Arena_Seg7Decoder:inst7\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 8448 8480 312 "inst66" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst67 Arena_Seg8Decoder:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst67\" to the node \"Arena_Seg8Decoder:inst8\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 8792 8824 312 "inst67" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst68 Arena_Seg8Decoder:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst68\" to the node \"Arena_Seg8Decoder:inst8\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 9096 9128 312 "inst68" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst69 Arena_Seg8Decoder:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst69\" to the node \"Arena_Seg8Decoder:inst8\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 9384 9416 312 "inst69" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|inst70 Arena_Seg8Decoder:inst8\|Mux0 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|inst70\" to the node \"Arena_Seg8Decoder:inst8\|Mux0\" into an OR gate" {  } { { "../Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_16x32_SRAM/Arena_16x32_SRAM.bdf" { { 264 9688 9720 312 "inst70" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002321 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1552334002321 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst11\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst4 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst11\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst4\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst12\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst5 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst12\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst5\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst13\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst6 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst13\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst6\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst14\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst7 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst14\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst7\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst15\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst43 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst15\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst43\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst16\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst44 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst16\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst44\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst17\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst45 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst17\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst45\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst18\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst46 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst18\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst46\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst19\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst47 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst19\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst47\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst20\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst48 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst20\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst48\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst21\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst49 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst21\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst49\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst22\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst50 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst22\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst50\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst23\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst51 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst23\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst51\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst24\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst52 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst24\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst52\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst25\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst53 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst25\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst53\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst26\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst54 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst26\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst54\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst27\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst55 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst27\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst55\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst28\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst56 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst28\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst56\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst29\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst57 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst29\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst57\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst30\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst58 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst30\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst58\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst31\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst59 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst31\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst59\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst32\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst60 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst32\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst60\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst33\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst61 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst33\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst61\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst34\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst62 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst34\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst62\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst35\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst63 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst35\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst63\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst36\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst64 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst36\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst64\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst37\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst65 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst37\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst65\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst38\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst66 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst38\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst66\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst39\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst67 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst39\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst67\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst40\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst68 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst40\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst68\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst41\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst69 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst41\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst69\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst42\|Arena_SRAM:inst2\|inst Arena_16x32_SRAM:inst\|inst70 " "Converted the fan-out from the tri-state buffer \"Arena_16x32_SRAM:inst\|Arena_16x1_SRAM:inst42\|Arena_SRAM:inst2\|inst\" to the node \"Arena_16x32_SRAM:inst\|inst70\" into an OR gate" {  } { { "../Arena_SRAM/Arena_SRAM.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 2/Quartus Files/Arena_SRAM/Arena_SRAM.bdf" { { 296 720 768 328 "inst" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1552334002337 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1552334002337 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1552334007930 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1552334007930 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1571 " "Implemented 1571 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1552334008196 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1552334008196 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1496 " "Implemented 1496 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1552334008196 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1552334008196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1552334008274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 11 15:53:28 2019 " "Processing ended: Mon Mar 11 15:53:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1552334008274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1552334008274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1552334008274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1552334008274 ""}
