|finalproject
CLOCK_50 => CLOCK_50.IN10
KEY[0] => KEY[0].IN3
KEY[1] => _.IN1
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => SW[8].IN1
SW[9] => ~NO_FANOUT~
LEDR[0] <= keyboardSPACE:key11.port6
LEDR[1] <= keyboardENTER:key12.port5
LEDR[2] <= keyboardR:key13.port5
LEDR[3] <= go_stick.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= go_plotlandscape.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= stick_formed.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= keyboardR:key13.port4
LEDR[7] <= enoughlen[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= enoughlen[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= resetkeyboard.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= hex:h0.port4
HEX0[1] <= hex:h0.port5
HEX0[2] <= hex:h0.port6
HEX0[3] <= hex:h0.port7
HEX0[4] <= hex:h0.port8
HEX0[5] <= hex:h0.port9
HEX0[6] <= hex:h0.port10
HEX1[0] <= hex:h1.port4
HEX1[1] <= hex:h1.port5
HEX1[2] <= hex:h1.port6
HEX1[3] <= hex:h1.port7
HEX1[4] <= hex:h1.port8
HEX1[5] <= hex:h1.port9
HEX1[6] <= hex:h1.port10
VGA_CLK <= vga_adapter:VGA.VGA_CLK
VGA_HS <= vga_adapter:VGA.VGA_HS
VGA_VS <= vga_adapter:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter:VGA.VGA_R
VGA_R[1] <= vga_adapter:VGA.VGA_R
VGA_R[2] <= vga_adapter:VGA.VGA_R
VGA_R[3] <= vga_adapter:VGA.VGA_R
VGA_R[4] <= vga_adapter:VGA.VGA_R
VGA_R[5] <= vga_adapter:VGA.VGA_R
VGA_R[6] <= vga_adapter:VGA.VGA_R
VGA_R[7] <= vga_adapter:VGA.VGA_R
VGA_G[0] <= vga_adapter:VGA.VGA_G
VGA_G[1] <= vga_adapter:VGA.VGA_G
VGA_G[2] <= vga_adapter:VGA.VGA_G
VGA_G[3] <= vga_adapter:VGA.VGA_G
VGA_G[4] <= vga_adapter:VGA.VGA_G
VGA_G[5] <= vga_adapter:VGA.VGA_G
VGA_G[6] <= vga_adapter:VGA.VGA_G
VGA_G[7] <= vga_adapter:VGA.VGA_G
VGA_B[0] <= vga_adapter:VGA.VGA_B
VGA_B[1] <= vga_adapter:VGA.VGA_B
VGA_B[2] <= vga_adapter:VGA.VGA_B
VGA_B[3] <= vga_adapter:VGA.VGA_B
VGA_B[4] <= vga_adapter:VGA.VGA_B
VGA_B[5] <= vga_adapter:VGA.VGA_B
VGA_B[6] <= vga_adapter:VGA.VGA_B
VGA_B[7] <= vga_adapter:VGA.VGA_B
PS2_CLK <> PS2_Controller:ps2.PS2_CLK
PS2_DAT <> PS2_Controller:ps2.PS2_DAT


|finalproject|hex:h0
C3 => HEX0.IN0
C3 => HEX0.IN0
C3 => HEX0.IN0
C3 => HEX0.IN0
C2 => HEX0.IN1
C2 => HEX0.IN1
C2 => HEX0.IN1
C2 => HEX0.IN1
C1 => HEX0.IN1
C1 => HEX1.IN1
C1 => HEX1.IN1
C1 => HEX2.IN1
C1 => HEX0.IN1
C1 => HEX0.IN1
C1 => HEX0.IN1
C1 => HEX4.IN1
C0 => HEX0.IN1
C0 => HEX0.IN1
C0 => HEX0.IN1
C0 => HEX1.IN1
C0 => HEX1.IN1
C0 => HEX3.IN1
C0 => HEX4.IN1
C0 => HEX4.IN1
C0 => HEX0.IN1
C0 => HEX1.IN1
C0 => HEX1.IN1
C0 => HEX1.IN1
C0 => HEX2.IN1
C0 => HEX3.IN1
C0 => HEX6.IN1
HEX0 <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX1 <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX2 <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX3 <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX4 <= HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX5 <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX6 <= HEX6.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|hex:h1
C3 => HEX0.IN0
C3 => HEX0.IN0
C3 => HEX0.IN0
C3 => HEX0.IN0
C2 => HEX0.IN1
C2 => HEX0.IN1
C2 => HEX0.IN1
C2 => HEX0.IN1
C1 => HEX0.IN1
C1 => HEX1.IN1
C1 => HEX1.IN1
C1 => HEX2.IN1
C1 => HEX0.IN1
C1 => HEX0.IN1
C1 => HEX0.IN1
C1 => HEX4.IN1
C0 => HEX0.IN1
C0 => HEX0.IN1
C0 => HEX0.IN1
C0 => HEX1.IN1
C0 => HEX1.IN1
C0 => HEX3.IN1
C0 => HEX4.IN1
C0 => HEX4.IN1
C0 => HEX0.IN1
C0 => HEX1.IN1
C0 => HEX1.IN1
C0 => HEX1.IN1
C0 => HEX2.IN1
C0 => HEX3.IN1
C0 => HEX6.IN1
HEX0 <= HEX0.DB_MAX_OUTPUT_PORT_TYPE
HEX1 <= HEX1.DB_MAX_OUTPUT_PORT_TYPE
HEX2 <= HEX2.DB_MAX_OUTPUT_PORT_TYPE
HEX3 <= HEX3.DB_MAX_OUTPUT_PORT_TYPE
HEX4 <= HEX4.DB_MAX_OUTPUT_PORT_TYPE
HEX5 <= HEX5.DB_MAX_OUTPUT_PORT_TYPE
HEX6 <= HEX6.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
colour[3] => colour[3].IN1
colour[4] => colour[4].IN1
colour[5] => colour[5].IN1
colour[6] => colour[6].IN1
colour[7] => colour[7].IN1
colour[8] => colour[8].IN1
colour[9] => colour[9].IN1
colour[10] => colour[10].IN1
colour[11] => colour[11].IN1
colour[12] => colour[12].IN1
colour[13] => colour[13].IN1
colour[14] => colour[14].IN1
colour[15] => colour[15].IN1
colour[16] => colour[16].IN1
colour[17] => colour[17].IN1
colour[18] => colour[18].IN1
colour[19] => colour[19].IN1
colour[20] => colour[20].IN1
colour[21] => colour[21].IN1
colour[22] => colour[22].IN1
colour[23] => colour[23].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|finalproject|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_ulm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ulm1:auto_generated.data_a[0]
data_a[1] => altsyncram_ulm1:auto_generated.data_a[1]
data_a[2] => altsyncram_ulm1:auto_generated.data_a[2]
data_a[3] => altsyncram_ulm1:auto_generated.data_a[3]
data_a[4] => altsyncram_ulm1:auto_generated.data_a[4]
data_a[5] => altsyncram_ulm1:auto_generated.data_a[5]
data_a[6] => altsyncram_ulm1:auto_generated.data_a[6]
data_a[7] => altsyncram_ulm1:auto_generated.data_a[7]
data_a[8] => altsyncram_ulm1:auto_generated.data_a[8]
data_a[9] => altsyncram_ulm1:auto_generated.data_a[9]
data_a[10] => altsyncram_ulm1:auto_generated.data_a[10]
data_a[11] => altsyncram_ulm1:auto_generated.data_a[11]
data_a[12] => altsyncram_ulm1:auto_generated.data_a[12]
data_a[13] => altsyncram_ulm1:auto_generated.data_a[13]
data_a[14] => altsyncram_ulm1:auto_generated.data_a[14]
data_a[15] => altsyncram_ulm1:auto_generated.data_a[15]
data_a[16] => altsyncram_ulm1:auto_generated.data_a[16]
data_a[17] => altsyncram_ulm1:auto_generated.data_a[17]
data_a[18] => altsyncram_ulm1:auto_generated.data_a[18]
data_a[19] => altsyncram_ulm1:auto_generated.data_a[19]
data_a[20] => altsyncram_ulm1:auto_generated.data_a[20]
data_a[21] => altsyncram_ulm1:auto_generated.data_a[21]
data_a[22] => altsyncram_ulm1:auto_generated.data_a[22]
data_a[23] => altsyncram_ulm1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
address_a[0] => altsyncram_ulm1:auto_generated.address_a[0]
address_a[1] => altsyncram_ulm1:auto_generated.address_a[1]
address_a[2] => altsyncram_ulm1:auto_generated.address_a[2]
address_a[3] => altsyncram_ulm1:auto_generated.address_a[3]
address_a[4] => altsyncram_ulm1:auto_generated.address_a[4]
address_a[5] => altsyncram_ulm1:auto_generated.address_a[5]
address_a[6] => altsyncram_ulm1:auto_generated.address_a[6]
address_a[7] => altsyncram_ulm1:auto_generated.address_a[7]
address_a[8] => altsyncram_ulm1:auto_generated.address_a[8]
address_a[9] => altsyncram_ulm1:auto_generated.address_a[9]
address_a[10] => altsyncram_ulm1:auto_generated.address_a[10]
address_a[11] => altsyncram_ulm1:auto_generated.address_a[11]
address_a[12] => altsyncram_ulm1:auto_generated.address_a[12]
address_a[13] => altsyncram_ulm1:auto_generated.address_a[13]
address_a[14] => altsyncram_ulm1:auto_generated.address_a[14]
address_b[0] => altsyncram_ulm1:auto_generated.address_b[0]
address_b[1] => altsyncram_ulm1:auto_generated.address_b[1]
address_b[2] => altsyncram_ulm1:auto_generated.address_b[2]
address_b[3] => altsyncram_ulm1:auto_generated.address_b[3]
address_b[4] => altsyncram_ulm1:auto_generated.address_b[4]
address_b[5] => altsyncram_ulm1:auto_generated.address_b[5]
address_b[6] => altsyncram_ulm1:auto_generated.address_b[6]
address_b[7] => altsyncram_ulm1:auto_generated.address_b[7]
address_b[8] => altsyncram_ulm1:auto_generated.address_b[8]
address_b[9] => altsyncram_ulm1:auto_generated.address_b[9]
address_b[10] => altsyncram_ulm1:auto_generated.address_b[10]
address_b[11] => altsyncram_ulm1:auto_generated.address_b[11]
address_b[12] => altsyncram_ulm1:auto_generated.address_b[12]
address_b[13] => altsyncram_ulm1:auto_generated.address_b[13]
address_b[14] => altsyncram_ulm1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ulm1:auto_generated.clock0
clock1 => altsyncram_ulm1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_b[0] <= altsyncram_ulm1:auto_generated.q_b[0]
q_b[1] <= altsyncram_ulm1:auto_generated.q_b[1]
q_b[2] <= altsyncram_ulm1:auto_generated.q_b[2]
q_b[3] <= altsyncram_ulm1:auto_generated.q_b[3]
q_b[4] <= altsyncram_ulm1:auto_generated.q_b[4]
q_b[5] <= altsyncram_ulm1:auto_generated.q_b[5]
q_b[6] <= altsyncram_ulm1:auto_generated.q_b[6]
q_b[7] <= altsyncram_ulm1:auto_generated.q_b[7]
q_b[8] <= altsyncram_ulm1:auto_generated.q_b[8]
q_b[9] <= altsyncram_ulm1:auto_generated.q_b[9]
q_b[10] <= altsyncram_ulm1:auto_generated.q_b[10]
q_b[11] <= altsyncram_ulm1:auto_generated.q_b[11]
q_b[12] <= altsyncram_ulm1:auto_generated.q_b[12]
q_b[13] <= altsyncram_ulm1:auto_generated.q_b[13]
q_b[14] <= altsyncram_ulm1:auto_generated.q_b[14]
q_b[15] <= altsyncram_ulm1:auto_generated.q_b[15]
q_b[16] <= altsyncram_ulm1:auto_generated.q_b[16]
q_b[17] <= altsyncram_ulm1:auto_generated.q_b[17]
q_b[18] <= altsyncram_ulm1:auto_generated.q_b[18]
q_b[19] <= altsyncram_ulm1:auto_generated.q_b[19]
q_b[20] <= altsyncram_ulm1:auto_generated.q_b[20]
q_b[21] <= altsyncram_ulm1:auto_generated.q_b[21]
q_b[22] <= altsyncram_ulm1:auto_generated.q_b[22]
q_b[23] <= altsyncram_ulm1:auto_generated.q_b[23]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ulm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[5] => ram_block1a65.PORTBADDR5
address_b[5] => ram_block1a66.PORTBADDR5
address_b[5] => ram_block1a67.PORTBADDR5
address_b[5] => ram_block1a68.PORTBADDR5
address_b[5] => ram_block1a69.PORTBADDR5
address_b[5] => ram_block1a70.PORTBADDR5
address_b[5] => ram_block1a71.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[6] => ram_block1a64.PORTBADDR6
address_b[6] => ram_block1a65.PORTBADDR6
address_b[6] => ram_block1a66.PORTBADDR6
address_b[6] => ram_block1a67.PORTBADDR6
address_b[6] => ram_block1a68.PORTBADDR6
address_b[6] => ram_block1a69.PORTBADDR6
address_b[6] => ram_block1a70.PORTBADDR6
address_b[6] => ram_block1a71.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[7] => ram_block1a64.PORTBADDR7
address_b[7] => ram_block1a65.PORTBADDR7
address_b[7] => ram_block1a66.PORTBADDR7
address_b[7] => ram_block1a67.PORTBADDR7
address_b[7] => ram_block1a68.PORTBADDR7
address_b[7] => ram_block1a69.PORTBADDR7
address_b[7] => ram_block1a70.PORTBADDR7
address_b[7] => ram_block1a71.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[8] => ram_block1a64.PORTBADDR8
address_b[8] => ram_block1a65.PORTBADDR8
address_b[8] => ram_block1a66.PORTBADDR8
address_b[8] => ram_block1a67.PORTBADDR8
address_b[8] => ram_block1a68.PORTBADDR8
address_b[8] => ram_block1a69.PORTBADDR8
address_b[8] => ram_block1a70.PORTBADDR8
address_b[8] => ram_block1a71.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[9] => ram_block1a64.PORTBADDR9
address_b[9] => ram_block1a65.PORTBADDR9
address_b[9] => ram_block1a66.PORTBADDR9
address_b[9] => ram_block1a67.PORTBADDR9
address_b[9] => ram_block1a68.PORTBADDR9
address_b[9] => ram_block1a69.PORTBADDR9
address_b[9] => ram_block1a70.PORTBADDR9
address_b[9] => ram_block1a71.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[10] => ram_block1a64.PORTBADDR10
address_b[10] => ram_block1a65.PORTBADDR10
address_b[10] => ram_block1a66.PORTBADDR10
address_b[10] => ram_block1a67.PORTBADDR10
address_b[10] => ram_block1a68.PORTBADDR10
address_b[10] => ram_block1a69.PORTBADDR10
address_b[10] => ram_block1a70.PORTBADDR10
address_b[10] => ram_block1a71.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[11] => ram_block1a64.PORTBADDR11
address_b[11] => ram_block1a65.PORTBADDR11
address_b[11] => ram_block1a66.PORTBADDR11
address_b[11] => ram_block1a67.PORTBADDR11
address_b[11] => ram_block1a68.PORTBADDR11
address_b[11] => ram_block1a69.PORTBADDR11
address_b[11] => ram_block1a70.PORTBADDR11
address_b[11] => ram_block1a71.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a32.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a33.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a34.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a35.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a36.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a37.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a38.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a39.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a40.PORTADATAIN
data_a[16] => ram_block1a64.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a41.PORTADATAIN
data_a[17] => ram_block1a65.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a42.PORTADATAIN
data_a[18] => ram_block1a66.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a43.PORTADATAIN
data_a[19] => ram_block1a67.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a44.PORTADATAIN
data_a[20] => ram_block1a68.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a45.PORTADATAIN
data_a[21] => ram_block1a69.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a46.PORTADATAIN
data_a[22] => ram_block1a70.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a47.PORTADATAIN
data_a[23] => ram_block1a71.PORTADATAIN
q_b[0] <= mux_5hb:mux3.result[0]
q_b[1] <= mux_5hb:mux3.result[1]
q_b[2] <= mux_5hb:mux3.result[2]
q_b[3] <= mux_5hb:mux3.result[3]
q_b[4] <= mux_5hb:mux3.result[4]
q_b[5] <= mux_5hb:mux3.result[5]
q_b[6] <= mux_5hb:mux3.result[6]
q_b[7] <= mux_5hb:mux3.result[7]
q_b[8] <= mux_5hb:mux3.result[8]
q_b[9] <= mux_5hb:mux3.result[9]
q_b[10] <= mux_5hb:mux3.result[10]
q_b[11] <= mux_5hb:mux3.result[11]
q_b[12] <= mux_5hb:mux3.result[12]
q_b[13] <= mux_5hb:mux3.result[13]
q_b[14] <= mux_5hb:mux3.result[14]
q_b[15] <= mux_5hb:mux3.result[15]
q_b[16] <= mux_5hb:mux3.result[16]
q_b[17] <= mux_5hb:mux3.result[17]
q_b[18] <= mux_5hb:mux3.result[18]
q_b[19] <= mux_5hb:mux3.result[19]
q_b[20] <= mux_5hb:mux3.result[20]
q_b[21] <= mux_5hb:mux3.result[21]
q_b[22] <= mux_5hb:mux3.result[22]
q_b[23] <= mux_5hb:mux3.result[23]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ulm1:auto_generated|decode_7la:decode2
data[0] => w_anode630w[1].IN0
data[0] => w_anode643w[1].IN1
data[0] => w_anode651w[1].IN0
data[0] => w_anode659w[1].IN1
data[1] => w_anode630w[2].IN0
data[1] => w_anode643w[2].IN0
data[1] => w_anode651w[2].IN1
data[1] => w_anode659w[2].IN1
enable => w_anode630w[1].IN0
enable => w_anode643w[1].IN0
enable => w_anode651w[1].IN0
enable => w_anode659w[1].IN0
eq[0] <= w_anode630w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode643w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode651w[2].DB_MAX_OUTPUT_PORT_TYPE


|finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ulm1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode668w[1].IN0
data[0] => w_anode682w[1].IN1
data[0] => w_anode691w[1].IN0
data[0] => w_anode700w[1].IN1
data[1] => w_anode668w[2].IN0
data[1] => w_anode682w[2].IN0
data[1] => w_anode691w[2].IN1
data[1] => w_anode700w[2].IN1
eq[0] <= w_anode668w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode682w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode691w[2].DB_MAX_OUTPUT_PORT_TYPE


|finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ulm1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode630w[1].IN0
data[0] => w_anode643w[1].IN1
data[0] => w_anode651w[1].IN0
data[0] => w_anode659w[1].IN1
data[1] => w_anode630w[2].IN0
data[1] => w_anode643w[2].IN0
data[1] => w_anode651w[2].IN1
data[1] => w_anode659w[2].IN1
enable => w_anode630w[1].IN0
enable => w_anode643w[1].IN0
enable => w_anode651w[1].IN0
enable => w_anode659w[1].IN0
eq[0] <= w_anode630w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode643w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode651w[2].DB_MAX_OUTPUT_PORT_TYPE


|finalproject|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_ulm1:auto_generated|mux_5hb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data1_wire[0].IN0
data[25] => data1_wire[1].IN0
data[26] => data1_wire[2].IN0
data[27] => data1_wire[3].IN0
data[28] => data1_wire[4].IN0
data[29] => data1_wire[5].IN0
data[30] => data1_wire[6].IN0
data[31] => data1_wire[7].IN0
data[32] => data1_wire[8].IN0
data[33] => data1_wire[9].IN0
data[34] => data1_wire[10].IN0
data[35] => data1_wire[11].IN0
data[36] => data1_wire[12].IN0
data[37] => data1_wire[13].IN0
data[38] => data1_wire[14].IN0
data[39] => data1_wire[15].IN0
data[40] => data1_wire[16].IN0
data[41] => data1_wire[17].IN0
data[42] => data1_wire[18].IN0
data[43] => data1_wire[19].IN0
data[44] => data1_wire[20].IN0
data[45] => data1_wire[21].IN0
data[46] => data1_wire[22].IN0
data[47] => data1_wire[23].IN0
data[48] => data2_wire[0].IN0
data[49] => data2_wire[1].IN0
data[50] => data2_wire[2].IN0
data[51] => data2_wire[3].IN0
data[52] => data2_wire[4].IN0
data[53] => data2_wire[5].IN0
data[54] => data2_wire[6].IN0
data[55] => data2_wire[7].IN0
data[56] => data2_wire[8].IN0
data[57] => data2_wire[9].IN0
data[58] => data2_wire[10].IN0
data[59] => data2_wire[11].IN0
data[60] => data2_wire[12].IN0
data[61] => data2_wire[13].IN0
data[62] => data2_wire[14].IN0
data[63] => data2_wire[15].IN0
data[64] => data2_wire[16].IN0
data[65] => data2_wire[17].IN0
data[66] => data2_wire[18].IN0
data[67] => data2_wire[19].IN0
data[68] => data2_wire[20].IN0
data[69] => data2_wire[21].IN0
data[70] => data2_wire[22].IN0
data[71] => data2_wire[23].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[23].IN0
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|finalproject|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|finalproject|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|finalproject|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|finalproject|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[1] => VGA_B[3].DATAIN
pixel_colour[2] => VGA_B[4].DATAIN
pixel_colour[3] => VGA_B[5].DATAIN
pixel_colour[4] => VGA_B[6].DATAIN
pixel_colour[5] => VGA_B[7].DATAIN
pixel_colour[6] => VGA_B[8].DATAIN
pixel_colour[7] => VGA_B[9].DATAIN
pixel_colour[8] => VGA_G[2].DATAIN
pixel_colour[9] => VGA_G[3].DATAIN
pixel_colour[10] => VGA_G[4].DATAIN
pixel_colour[11] => VGA_G[5].DATAIN
pixel_colour[12] => VGA_G[6].DATAIN
pixel_colour[13] => VGA_G[7].DATAIN
pixel_colour[14] => VGA_G[8].DATAIN
pixel_colour[15] => VGA_G[9].DATAIN
pixel_colour[16] => VGA_R[2].DATAIN
pixel_colour[17] => VGA_R[3].DATAIN
pixel_colour[18] => VGA_R[4].DATAIN
pixel_colour[19] => VGA_R[5].DATAIN
pixel_colour[20] => VGA_R[6].DATAIN
pixel_colour[21] => VGA_R[7].DATAIN
pixel_colour[22] => VGA_R[8].DATAIN
pixel_colour[23] => VGA_R[9].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= pixel_colour[16].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[17].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[18].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[19].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[20].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[21].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[22].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[23].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= pixel_colour[8].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[9].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[10].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[11].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[12].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[13].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[14].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[15].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|PS2_Controller:ps2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|finalproject|PS2_Controller:ps2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|PS2_Controller:ps2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|keyboardSPACE:key11
clk => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
received_data_en => next_state.IN1
received_data[0] => Equal0.IN2
received_data[0] => Equal1.IN7
received_data[1] => Equal0.IN7
received_data[1] => Equal1.IN6
received_data[2] => Equal0.IN6
received_data[2] => Equal1.IN5
received_data[3] => Equal0.IN1
received_data[3] => Equal1.IN4
received_data[4] => Equal0.IN5
received_data[4] => Equal1.IN3
received_data[5] => Equal0.IN0
received_data[5] => Equal1.IN2
received_data[6] => Equal0.IN4
received_data[6] => Equal1.IN1
received_data[7] => Equal0.IN3
received_data[7] => Equal1.IN0
go_plotfigure => Selector3.IN3
go_plotfigure => Selector2.IN2
space <= space.DB_MAX_OUTPUT_PORT_TYPE
resetkeyboard <= resetkeyboard.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|keyboardENTER:key12
clk => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
received_data_en => next_state.IN1
received_data[0] => Equal0.IN7
received_data[0] => Equal1.IN7
received_data[1] => Equal0.IN3
received_data[1] => Equal1.IN6
received_data[2] => Equal0.IN6
received_data[2] => Equal1.IN5
received_data[3] => Equal0.IN2
received_data[3] => Equal1.IN4
received_data[4] => Equal0.IN1
received_data[4] => Equal1.IN3
received_data[5] => Equal0.IN5
received_data[5] => Equal1.IN2
received_data[6] => Equal0.IN0
received_data[6] => Equal1.IN1
received_data[7] => Equal0.IN4
received_data[7] => Equal1.IN0
enter <= enter.DB_MAX_OUTPUT_PORT_TYPE
resetkeyboard <= resetkeyboard.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|keyboardR:key13
clk => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
received_data_en => next_state.IN1
received_data[0] => Equal0.IN3
received_data[0] => Equal1.IN7
received_data[1] => Equal0.IN7
received_data[1] => Equal1.IN6
received_data[2] => Equal0.IN2
received_data[2] => Equal1.IN5
received_data[3] => Equal0.IN1
received_data[3] => Equal1.IN4
received_data[4] => Equal0.IN6
received_data[4] => Equal1.IN3
received_data[5] => Equal0.IN0
received_data[5] => Equal1.IN2
received_data[6] => Equal0.IN5
received_data[6] => Equal1.IN1
received_data[7] => Equal0.IN4
received_data[7] => Equal1.IN0
R <= R.DB_MAX_OUTPUT_PORT_TYPE
resetkeyboard <= resetkeyboard.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|datapath:pth
clk => clk.IN8
resetn => debuger.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => x.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => y.OUTPUTSELECT
resetn => x5.OUTPUTSELECT
resetn => x5.OUTPUTSELECT
resetn => x5.OUTPUTSELECT
resetn => x5.OUTPUTSELECT
resetn => x5.OUTPUTSELECT
resetn => x5.OUTPUTSELECT
resetn => x5.OUTPUTSELECT
resetn => x5.OUTPUTSELECT
resetn => y5.OUTPUTSELECT
resetn => y5.OUTPUTSELECT
resetn => y5.OUTPUTSELECT
resetn => y5.OUTPUTSELECT
resetn => y5.OUTPUTSELECT
resetn => y5.OUTPUTSELECT
resetn => y5.OUTPUTSELECT
resetn => done.OUTPUTSELECT
resetn => finish.OUTPUTSELECT
resetn => finish_draw.OUTPUTSELECT
resetn => finish_clearplot.OUTPUTSELECT
resetn => finish_rotate.OUTPUTSELECT
resetn => finish_clearrotate.OUTPUTSELECT
resetn => finish_flat.OUTPUTSELECT
resetn => finish_landscape.OUTPUTSELECT
resetn => finish_landandsky.OUTPUTSELECT
resetn => finish_figure.OUTPUTSELECT
resetn => finish_erasefigure.OUTPUTSELECT
resetn => finish_startfigure.OUTPUTSELECT
resetn => finish_setupwelcome.OUTPUTSELECT
resetn => clearx.OUTPUTSELECT
resetn => clearx.OUTPUTSELECT
resetn => clearx.OUTPUTSELECT
resetn => clearx.OUTPUTSELECT
resetn => clearx.OUTPUTSELECT
resetn => clearx.OUTPUTSELECT
resetn => clearx.OUTPUTSELECT
resetn => clearx.OUTPUTSELECT
resetn => cleary.OUTPUTSELECT
resetn => cleary.OUTPUTSELECT
resetn => cleary.OUTPUTSELECT
resetn => cleary.OUTPUTSELECT
resetn => cleary.OUTPUTSELECT
resetn => cleary.OUTPUTSELECT
resetn => cleary.OUTPUTSELECT
resetn => plotx.OUTPUTSELECT
resetn => plotx.OUTPUTSELECT
resetn => plotx.OUTPUTSELECT
resetn => plotx.OUTPUTSELECT
resetn => plotx.OUTPUTSELECT
resetn => ploty.OUTPUTSELECT
resetn => ploty.OUTPUTSELECT
resetn => ploty.OUTPUTSELECT
resetn => ploty.OUTPUTSELECT
resetn => ploty.OUTPUTSELECT
resetn => plot2x.OUTPUTSELECT
resetn => plot2x.OUTPUTSELECT
resetn => plot2x.OUTPUTSELECT
resetn => plot2x.OUTPUTSELECT
resetn => plot2x.OUTPUTSELECT
resetn => plot2y.OUTPUTSELECT
resetn => plot2y.OUTPUTSELECT
resetn => plot2y.OUTPUTSELECT
resetn => plot2y.OUTPUTSELECT
resetn => plot2y.OUTPUTSELECT
resetn => plot3x.OUTPUTSELECT
resetn => plot3x.OUTPUTSELECT
resetn => plot3x.OUTPUTSELECT
resetn => plot3x.OUTPUTSELECT
resetn => plot3x.OUTPUTSELECT
resetn => plot3x.OUTPUTSELECT
resetn => plot3x.OUTPUTSELECT
resetn => plot3x.OUTPUTSELECT
resetn => plot3y.OUTPUTSELECT
resetn => plot3y.OUTPUTSELECT
resetn => plot3y.OUTPUTSELECT
resetn => plot3y.OUTPUTSELECT
resetn => plot3y.OUTPUTSELECT
resetn => plot3y.OUTPUTSELECT
resetn => plot3y.OUTPUTSELECT
resetn => plot4x.OUTPUTSELECT
resetn => plot4x.OUTPUTSELECT
resetn => plot4x.OUTPUTSELECT
resetn => plot4x.OUTPUTSELECT
resetn => plot4x.OUTPUTSELECT
resetn => plot4x.OUTPUTSELECT
resetn => plot4x.OUTPUTSELECT
resetn => plot4x.OUTPUTSELECT
resetn => plot4y.OUTPUTSELECT
resetn => plot4y.OUTPUTSELECT
resetn => plot4y.OUTPUTSELECT
resetn => plot4y.OUTPUTSELECT
resetn => plot4y.OUTPUTSELECT
resetn => plot4y.OUTPUTSELECT
resetn => plot4y.OUTPUTSELECT
resetn => plot5x.OUTPUTSELECT
resetn => plot5x.OUTPUTSELECT
resetn => plot5x.OUTPUTSELECT
resetn => plot5x.OUTPUTSELECT
resetn => plot5x.OUTPUTSELECT
resetn => plot5x.OUTPUTSELECT
resetn => plot5x.OUTPUTSELECT
resetn => plot5x.OUTPUTSELECT
resetn => plot5y.OUTPUTSELECT
resetn => plot5y.OUTPUTSELECT
resetn => plot5y.OUTPUTSELECT
resetn => plot5y.OUTPUTSELECT
resetn => plot5y.OUTPUTSELECT
resetn => plot5y.OUTPUTSELECT
resetn => plot5y.OUTPUTSELECT
resetn => plot6x.OUTPUTSELECT
resetn => plot6x.OUTPUTSELECT
resetn => plot6x.OUTPUTSELECT
resetn => plot6x.OUTPUTSELECT
resetn => plot6x.OUTPUTSELECT
resetn => plot6x.OUTPUTSELECT
resetn => plot6x.OUTPUTSELECT
resetn => plot6x.OUTPUTSELECT
resetn => plot6y.OUTPUTSELECT
resetn => plot6y.OUTPUTSELECT
resetn => plot6y.OUTPUTSELECT
resetn => plot6y.OUTPUTSELECT
resetn => plot6y.OUTPUTSELECT
resetn => plot6y.OUTPUTSELECT
resetn => plot6y.OUTPUTSELECT
resetn => xloc.OUTPUTSELECT
resetn => xloc.OUTPUTSELECT
resetn => xloc.OUTPUTSELECT
resetn => xloc.OUTPUTSELECT
resetn => xloc.OUTPUTSELECT
resetn => xloc.OUTPUTSELECT
resetn => xloc.OUTPUTSELECT
resetn => xloc.OUTPUTSELECT
resetn => yloc.OUTPUTSELECT
resetn => yloc.OUTPUTSELECT
resetn => yloc.OUTPUTSELECT
resetn => yloc.OUTPUTSELECT
resetn => yloc.OUTPUTSELECT
resetn => yloc.OUTPUTSELECT
resetn => yloc.OUTPUTSELECT
resetn => addlength.OUTPUTSELECT
resetn => addlength.OUTPUTSELECT
resetn => addlength.OUTPUTSELECT
resetn => addlength.OUTPUTSELECT
resetn => addlength.OUTPUTSELECT
resetn => addlength.OUTPUTSELECT
resetn => addlength.OUTPUTSELECT
resetn => addlength2.OUTPUTSELECT
resetn => addlength2.OUTPUTSELECT
resetn => addlength2.OUTPUTSELECT
resetn => addlength2.OUTPUTSELECT
resetn => addlength2.OUTPUTSELECT
resetn => addlength2.OUTPUTSELECT
resetn => addlength2.OUTPUTSELECT
resetn => finallength.OUTPUTSELECT
resetn => finallength.OUTPUTSELECT
resetn => finallength.OUTPUTSELECT
resetn => finallength.OUTPUTSELECT
resetn => finallength.OUTPUTSELECT
resetn => finallength.OUTPUTSELECT
resetn => finallength.OUTPUTSELECT
resetn => address_block1_1.OUTPUTSELECT
resetn => address_block1_1.OUTPUTSELECT
resetn => address_block1_1.OUTPUTSELECT
resetn => address_block1_1.OUTPUTSELECT
resetn => address_block1_1.OUTPUTSELECT
resetn => address_block1_1.OUTPUTSELECT
resetn => address_block1_1.OUTPUTSELECT
resetn => address_block1_1.OUTPUTSELECT
resetn => address_block1_1.OUTPUTSELECT
resetn => address_block1_2.OUTPUTSELECT
resetn => address_block1_2.OUTPUTSELECT
resetn => address_block1_2.OUTPUTSELECT
resetn => address_block1_2.OUTPUTSELECT
resetn => address_block1_2.OUTPUTSELECT
resetn => address_block1_2.OUTPUTSELECT
resetn => address_block1_2.OUTPUTSELECT
resetn => address_block1_2.OUTPUTSELECT
resetn => address_block1_2.OUTPUTSELECT
resetn => address_block3_1.OUTPUTSELECT
resetn => address_block3_1.OUTPUTSELECT
resetn => address_block3_1.OUTPUTSELECT
resetn => address_block3_1.OUTPUTSELECT
resetn => address_block3_1.OUTPUTSELECT
resetn => address_block3_1.OUTPUTSELECT
resetn => address_block3_1.OUTPUTSELECT
resetn => address_block3_1.OUTPUTSELECT
resetn => address_block3_1.OUTPUTSELECT
resetn => address_block4_1.OUTPUTSELECT
resetn => address_block4_1.OUTPUTSELECT
resetn => address_block4_1.OUTPUTSELECT
resetn => address_block4_1.OUTPUTSELECT
resetn => address_block4_1.OUTPUTSELECT
resetn => address_block4_1.OUTPUTSELECT
resetn => address_block4_1.OUTPUTSELECT
resetn => address_block4_1.OUTPUTSELECT
resetn => address_block4_1.OUTPUTSELECT
resetn => address_block5_1.OUTPUTSELECT
resetn => address_block5_1.OUTPUTSELECT
resetn => address_block5_1.OUTPUTSELECT
resetn => address_block5_1.OUTPUTSELECT
resetn => address_block5_1.OUTPUTSELECT
resetn => address_block5_1.OUTPUTSELECT
resetn => address_block5_1.OUTPUTSELECT
resetn => address_block5_1.OUTPUTSELECT
resetn => address_block5_1.OUTPUTSELECT
resetn => address_GAMEOVER1_1.OUTPUTSELECT
resetn => address_GAMEOVER1_1.OUTPUTSELECT
resetn => address_GAMEOVER1_1.OUTPUTSELECT
resetn => address_GAMEOVER1_1.OUTPUTSELECT
resetn => address_GAMEOVER1_1.OUTPUTSELECT
resetn => address_GAMEOVER1_1.OUTPUTSELECT
resetn => address_GAMEOVER1_1.OUTPUTSELECT
resetn => address_GAMEOVER1_1.OUTPUTSELECT
resetn => address_GAMEOVER1_1.OUTPUTSELECT
resetn => address_GAMEOVER1_1.OUTPUTSELECT
resetn => address_GAMEOVER1_1.OUTPUTSELECT
resetn => address_GAMEOVER1_1.OUTPUTSELECT
resetn => address_GAMEOVER1_1.OUTPUTSELECT
resetn => address_GAMEOVER1_1.OUTPUTSELECT
resetn => address_GAMEOVER1_1.OUTPUTSELECT
resetn => address_steve_1.OUTPUTSELECT
resetn => address_steve_1.OUTPUTSELECT
resetn => address_steve_1.OUTPUTSELECT
resetn => address_steve_1.OUTPUTSELECT
resetn => address_steve_1.OUTPUTSELECT
resetn => address_steve_1.OUTPUTSELECT
resetn => address_steve_1.OUTPUTSELECT
resetn => address_steve_1.OUTPUTSELECT
resetn => address_steve_1.OUTPUTSELECT
resetn => address_welcome_1.OUTPUTSELECT
resetn => address_welcome_1.OUTPUTSELECT
resetn => address_welcome_1.OUTPUTSELECT
resetn => address_welcome_1.OUTPUTSELECT
resetn => address_welcome_1.OUTPUTSELECT
resetn => address_welcome_1.OUTPUTSELECT
resetn => address_welcome_1.OUTPUTSELECT
resetn => address_welcome_1.OUTPUTSELECT
resetn => address_welcome_1.OUTPUTSELECT
resetn => address_welcome_1.OUTPUTSELECT
resetn => address_welcome_1.OUTPUTSELECT
resetn => address_welcome_1.OUTPUTSELECT
resetn => address_welcome_1.OUTPUTSELECT
resetn => address_welcome_1.OUTPUTSELECT
resetn => address_welcome_1.OUTPUTSELECT
resetn => finishfirst.OUTPUTSELECT
resetn => finish_gameover.OUTPUTSELECT
resetn => colorout[9]~reg0.ENA
resetn => colorout[8]~reg0.ENA
resetn => colorout[7]~reg0.ENA
resetn => colorout[6]~reg0.ENA
resetn => colorout[5]~reg0.ENA
resetn => colorout[4]~reg0.ENA
resetn => colorout[3]~reg0.ENA
resetn => colorout[2]~reg0.ENA
resetn => colorout[1]~reg0.ENA
resetn => colorout[0]~reg0.ENA
resetn => colorout[10]~reg0.ENA
resetn => colorout[11]~reg0.ENA
resetn => colorout[12]~reg0.ENA
resetn => colorout[13]~reg0.ENA
resetn => colorout[14]~reg0.ENA
resetn => colorout[15]~reg0.ENA
resetn => colorout[16]~reg0.ENA
resetn => colorout[17]~reg0.ENA
resetn => colorout[18]~reg0.ENA
resetn => colorout[19]~reg0.ENA
resetn => colorout[20]~reg0.ENA
resetn => colorout[21]~reg0.ENA
resetn => colorout[22]~reg0.ENA
resetn => colorout[23]~reg0.ENA
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => colorout.OUTPUTSELECT
go_plot => xloc.OUTPUTSELECT
go_plot => xloc.OUTPUTSELECT
go_plot => xloc.OUTPUTSELECT
go_plot => xloc.OUTPUTSELECT
go_plot => xloc.OUTPUTSELECT
go_plot => xloc.OUTPUTSELECT
go_plot => xloc.OUTPUTSELECT
go_plot => xloc.OUTPUTSELECT
go_plot => y.OUTPUTSELECT
go_plot => y.OUTPUTSELECT
go_plot => y.OUTPUTSELECT
go_plot => y.OUTPUTSELECT
go_plot => y.OUTPUTSELECT
go_plot => y.OUTPUTSELECT
go_plot => y.OUTPUTSELECT
go_plot => done.OUTPUTSELECT
go_plot => yloc.OUTPUTSELECT
go_plot => yloc.OUTPUTSELECT
go_plot => yloc.OUTPUTSELECT
go_plot => yloc.OUTPUTSELECT
go_plot => yloc.OUTPUTSELECT
go_plot => yloc.OUTPUTSELECT
go_plot => yloc.OUTPUTSELECT
go_plot => finish_draw.OUTPUTSELECT
go_plot => addlength.OUTPUTSELECT
go_plot => addlength.OUTPUTSELECT
go_plot => addlength.OUTPUTSELECT
go_plot => addlength.OUTPUTSELECT
go_plot => addlength.OUTPUTSELECT
go_plot => addlength.OUTPUTSELECT
go_plot => addlength.OUTPUTSELECT
go_plot => addlength2.OUTPUTSELECT
go_plot => addlength2.OUTPUTSELECT
go_plot => addlength2.OUTPUTSELECT
go_plot => addlength2.OUTPUTSELECT
go_plot => addlength2.OUTPUTSELECT
go_plot => addlength2.OUTPUTSELECT
go_plot => addlength2.OUTPUTSELECT
go_plot => finallength.OUTPUTSELECT
go_plot => finallength.OUTPUTSELECT
go_plot => finallength.OUTPUTSELECT
go_plot => finallength.OUTPUTSELECT
go_plot => finallength.OUTPUTSELECT
go_plot => finallength.OUTPUTSELECT
go_plot => finallength.OUTPUTSELECT
go_plot => clearx.OUTPUTSELECT
go_plot => clearx.OUTPUTSELECT
go_plot => clearx.OUTPUTSELECT
go_plot => clearx.OUTPUTSELECT
go_plot => clearx.OUTPUTSELECT
go_plot => clearx.OUTPUTSELECT
go_plot => clearx.OUTPUTSELECT
go_plot => clearx.OUTPUTSELECT
go_plot => cleary.OUTPUTSELECT
go_plot => cleary.OUTPUTSELECT
go_plot => cleary.OUTPUTSELECT
go_plot => cleary.OUTPUTSELECT
go_plot => cleary.OUTPUTSELECT
go_plot => cleary.OUTPUTSELECT
go_plot => cleary.OUTPUTSELECT
go_plot => finish_clearplot.OUTPUTSELECT
go_plot => x.OUTPUTSELECT
go_plot => x.OUTPUTSELECT
go_plot => x.OUTPUTSELECT
go_plot => x.OUTPUTSELECT
go_plot => x.OUTPUTSELECT
go_plot => x.OUTPUTSELECT
go_plot => x.OUTPUTSELECT
go_plot => x.OUTPUTSELECT
go_plot => finish_rotate.OUTPUTSELECT
go_plot => finish_clearrotate.OUTPUTSELECT
go_plot => finish_flat.OUTPUTSELECT
go_plot => finish.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => colorout.OUTPUTSELECT
go_clear => clearx.OUTPUTSELECT
go_clear => clearx.OUTPUTSELECT
go_clear => clearx.OUTPUTSELECT
go_clear => clearx.OUTPUTSELECT
go_clear => clearx.OUTPUTSELECT
go_clear => clearx.OUTPUTSELECT
go_clear => clearx.OUTPUTSELECT
go_clear => clearx.OUTPUTSELECT
go_clear => done.OUTPUTSELECT
go_clear => cleary.OUTPUTSELECT
go_clear => cleary.OUTPUTSELECT
go_clear => cleary.OUTPUTSELECT
go_clear => cleary.OUTPUTSELECT
go_clear => cleary.OUTPUTSELECT
go_clear => cleary.OUTPUTSELECT
go_clear => cleary.OUTPUTSELECT
go_clear => finish.OUTPUTSELECT
go_clear => xloc.OUTPUTSELECT
go_clear => xloc.OUTPUTSELECT
go_clear => xloc.OUTPUTSELECT
go_clear => xloc.OUTPUTSELECT
go_clear => xloc.OUTPUTSELECT
go_clear => xloc.OUTPUTSELECT
go_clear => xloc.OUTPUTSELECT
go_clear => xloc.OUTPUTSELECT
go_clear => yloc.OUTPUTSELECT
go_clear => yloc.OUTPUTSELECT
go_clear => yloc.OUTPUTSELECT
go_clear => yloc.OUTPUTSELECT
go_clear => yloc.OUTPUTSELECT
go_clear => yloc.OUTPUTSELECT
go_clear => yloc.OUTPUTSELECT
go_clear => finish_landandsky.OUTPUTSELECT
go_clear => debuger.OUTPUTSELECT
go_clear => x.OUTPUTSELECT
go_clear => x.OUTPUTSELECT
go_clear => x.OUTPUTSELECT
go_clear => x.OUTPUTSELECT
go_clear => x.OUTPUTSELECT
go_clear => x.OUTPUTSELECT
go_clear => x.OUTPUTSELECT
go_clear => x.OUTPUTSELECT
go_clear => y.OUTPUTSELECT
go_clear => y.OUTPUTSELECT
go_clear => y.OUTPUTSELECT
go_clear => y.OUTPUTSELECT
go_clear => y.OUTPUTSELECT
go_clear => y.OUTPUTSELECT
go_clear => y.OUTPUTSELECT
go_clear => finish_draw.OUTPUTSELECT
go_clear => finish_clearplot.OUTPUTSELECT
go_clear => finish_rotate.OUTPUTSELECT
go_clear => finish_clearrotate.OUTPUTSELECT
go_clear => finish_flat.OUTPUTSELECT
go_clear => finish_landscape.OUTPUTSELECT
go_clear => finish_figure.OUTPUTSELECT
go_clear => finish_erasefigure.OUTPUTSELECT
go_clear => finish_startfigure.OUTPUTSELECT
go_clear => finish_setupwelcome.OUTPUTSELECT
go_clear => plotx.OUTPUTSELECT
go_clear => plotx.OUTPUTSELECT
go_clear => plotx.OUTPUTSELECT
go_clear => plotx.OUTPUTSELECT
go_clear => plotx.OUTPUTSELECT
go_clear => ploty.OUTPUTSELECT
go_clear => ploty.OUTPUTSELECT
go_clear => ploty.OUTPUTSELECT
go_clear => ploty.OUTPUTSELECT
go_clear => ploty.OUTPUTSELECT
go_clear => plot2x.OUTPUTSELECT
go_clear => plot2x.OUTPUTSELECT
go_clear => plot2x.OUTPUTSELECT
go_clear => plot2x.OUTPUTSELECT
go_clear => plot2x.OUTPUTSELECT
go_clear => plot2y.OUTPUTSELECT
go_clear => plot2y.OUTPUTSELECT
go_clear => plot2y.OUTPUTSELECT
go_clear => plot2y.OUTPUTSELECT
go_clear => plot2y.OUTPUTSELECT
go_clear => plot3x.OUTPUTSELECT
go_clear => plot3x.OUTPUTSELECT
go_clear => plot3x.OUTPUTSELECT
go_clear => plot3x.OUTPUTSELECT
go_clear => plot3x.OUTPUTSELECT
go_clear => plot3x.OUTPUTSELECT
go_clear => plot3x.OUTPUTSELECT
go_clear => plot3x.OUTPUTSELECT
go_clear => plot3y.OUTPUTSELECT
go_clear => plot3y.OUTPUTSELECT
go_clear => plot3y.OUTPUTSELECT
go_clear => plot3y.OUTPUTSELECT
go_clear => plot3y.OUTPUTSELECT
go_clear => plot3y.OUTPUTSELECT
go_clear => plot3y.OUTPUTSELECT
go_clear => plot4x.OUTPUTSELECT
go_clear => plot4x.OUTPUTSELECT
go_clear => plot4x.OUTPUTSELECT
go_clear => plot4x.OUTPUTSELECT
go_clear => plot4x.OUTPUTSELECT
go_clear => plot4x.OUTPUTSELECT
go_clear => plot4x.OUTPUTSELECT
go_clear => plot4x.OUTPUTSELECT
go_clear => plot4y.OUTPUTSELECT
go_clear => plot4y.OUTPUTSELECT
go_clear => plot4y.OUTPUTSELECT
go_clear => plot4y.OUTPUTSELECT
go_clear => plot4y.OUTPUTSELECT
go_clear => plot4y.OUTPUTSELECT
go_clear => plot4y.OUTPUTSELECT
go_clear => plot5x.OUTPUTSELECT
go_clear => plot5x.OUTPUTSELECT
go_clear => plot5x.OUTPUTSELECT
go_clear => plot5x.OUTPUTSELECT
go_clear => plot5x.OUTPUTSELECT
go_clear => plot5x.OUTPUTSELECT
go_clear => plot5x.OUTPUTSELECT
go_clear => plot5x.OUTPUTSELECT
go_clear => plot5y.OUTPUTSELECT
go_clear => plot5y.OUTPUTSELECT
go_clear => plot5y.OUTPUTSELECT
go_clear => plot5y.OUTPUTSELECT
go_clear => plot5y.OUTPUTSELECT
go_clear => plot5y.OUTPUTSELECT
go_clear => plot5y.OUTPUTSELECT
go_clear => addlength.OUTPUTSELECT
go_clear => addlength.OUTPUTSELECT
go_clear => addlength.OUTPUTSELECT
go_clear => addlength.OUTPUTSELECT
go_clear => addlength.OUTPUTSELECT
go_clear => addlength.OUTPUTSELECT
go_clear => addlength.OUTPUTSELECT
go_clear => addlength2.OUTPUTSELECT
go_clear => addlength2.OUTPUTSELECT
go_clear => addlength2.OUTPUTSELECT
go_clear => addlength2.OUTPUTSELECT
go_clear => addlength2.OUTPUTSELECT
go_clear => addlength2.OUTPUTSELECT
go_clear => addlength2.OUTPUTSELECT
go_clear => finallength.OUTPUTSELECT
go_clear => finallength.OUTPUTSELECT
go_clear => finallength.OUTPUTSELECT
go_clear => finallength.OUTPUTSELECT
go_clear => finallength.OUTPUTSELECT
go_clear => finallength.OUTPUTSELECT
go_clear => finallength.OUTPUTSELECT
go_clear => address_block1_1.OUTPUTSELECT
go_clear => address_block1_1.OUTPUTSELECT
go_clear => address_block1_1.OUTPUTSELECT
go_clear => address_block1_1.OUTPUTSELECT
go_clear => address_block1_1.OUTPUTSELECT
go_clear => address_block1_1.OUTPUTSELECT
go_clear => address_block1_1.OUTPUTSELECT
go_clear => address_block1_1.OUTPUTSELECT
go_clear => address_block1_1.OUTPUTSELECT
go_clear => address_block1_2.OUTPUTSELECT
go_clear => address_block1_2.OUTPUTSELECT
go_clear => address_block1_2.OUTPUTSELECT
go_clear => address_block1_2.OUTPUTSELECT
go_clear => address_block1_2.OUTPUTSELECT
go_clear => address_block1_2.OUTPUTSELECT
go_clear => address_block1_2.OUTPUTSELECT
go_clear => address_block1_2.OUTPUTSELECT
go_clear => address_block1_2.OUTPUTSELECT
go_clear => address_block3_1.OUTPUTSELECT
go_clear => address_block3_1.OUTPUTSELECT
go_clear => address_block3_1.OUTPUTSELECT
go_clear => address_block3_1.OUTPUTSELECT
go_clear => address_block3_1.OUTPUTSELECT
go_clear => address_block3_1.OUTPUTSELECT
go_clear => address_block3_1.OUTPUTSELECT
go_clear => address_block3_1.OUTPUTSELECT
go_clear => address_block3_1.OUTPUTSELECT
go_clear => address_block4_1.OUTPUTSELECT
go_clear => address_block4_1.OUTPUTSELECT
go_clear => address_block4_1.OUTPUTSELECT
go_clear => address_block4_1.OUTPUTSELECT
go_clear => address_block4_1.OUTPUTSELECT
go_clear => address_block4_1.OUTPUTSELECT
go_clear => address_block4_1.OUTPUTSELECT
go_clear => address_block4_1.OUTPUTSELECT
go_clear => address_block4_1.OUTPUTSELECT
go_clear => address_block5_1.OUTPUTSELECT
go_clear => address_block5_1.OUTPUTSELECT
go_clear => address_block5_1.OUTPUTSELECT
go_clear => address_block5_1.OUTPUTSELECT
go_clear => address_block5_1.OUTPUTSELECT
go_clear => address_block5_1.OUTPUTSELECT
go_clear => address_block5_1.OUTPUTSELECT
go_clear => address_block5_1.OUTPUTSELECT
go_clear => address_block5_1.OUTPUTSELECT
go_clear => address_GAMEOVER1_1.OUTPUTSELECT
go_clear => address_GAMEOVER1_1.OUTPUTSELECT
go_clear => address_GAMEOVER1_1.OUTPUTSELECT
go_clear => address_GAMEOVER1_1.OUTPUTSELECT
go_clear => address_GAMEOVER1_1.OUTPUTSELECT
go_clear => address_GAMEOVER1_1.OUTPUTSELECT
go_clear => address_GAMEOVER1_1.OUTPUTSELECT
go_clear => address_GAMEOVER1_1.OUTPUTSELECT
go_clear => address_GAMEOVER1_1.OUTPUTSELECT
go_clear => address_GAMEOVER1_1.OUTPUTSELECT
go_clear => address_GAMEOVER1_1.OUTPUTSELECT
go_clear => address_GAMEOVER1_1.OUTPUTSELECT
go_clear => address_GAMEOVER1_1.OUTPUTSELECT
go_clear => address_GAMEOVER1_1.OUTPUTSELECT
go_clear => address_GAMEOVER1_1.OUTPUTSELECT
go_clear => address_steve_1.OUTPUTSELECT
go_clear => address_steve_1.OUTPUTSELECT
go_clear => address_steve_1.OUTPUTSELECT
go_clear => address_steve_1.OUTPUTSELECT
go_clear => address_steve_1.OUTPUTSELECT
go_clear => address_steve_1.OUTPUTSELECT
go_clear => address_steve_1.OUTPUTSELECT
go_clear => address_steve_1.OUTPUTSELECT
go_clear => address_steve_1.OUTPUTSELECT
go_clear => address_welcome_1.OUTPUTSELECT
go_clear => address_welcome_1.OUTPUTSELECT
go_clear => address_welcome_1.OUTPUTSELECT
go_clear => address_welcome_1.OUTPUTSELECT
go_clear => address_welcome_1.OUTPUTSELECT
go_clear => address_welcome_1.OUTPUTSELECT
go_clear => address_welcome_1.OUTPUTSELECT
go_clear => address_welcome_1.OUTPUTSELECT
go_clear => address_welcome_1.OUTPUTSELECT
go_clear => address_welcome_1.OUTPUTSELECT
go_clear => address_welcome_1.OUTPUTSELECT
go_clear => address_welcome_1.OUTPUTSELECT
go_clear => address_welcome_1.OUTPUTSELECT
go_clear => address_welcome_1.OUTPUTSELECT
go_clear => address_welcome_1.OUTPUTSELECT
go_clear => finishfirst.OUTPUTSELECT
go_clear => finish_gameover.OUTPUTSELECT
go_start => ~NO_FANOUT~
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => colorout.OUTPUTSELECT
go_rotate => x.OUTPUTSELECT
go_rotate => x.OUTPUTSELECT
go_rotate => x.OUTPUTSELECT
go_rotate => x.OUTPUTSELECT
go_rotate => x.OUTPUTSELECT
go_rotate => x.OUTPUTSELECT
go_rotate => x.OUTPUTSELECT
go_rotate => x.OUTPUTSELECT
go_rotate => y.OUTPUTSELECT
go_rotate => y.OUTPUTSELECT
go_rotate => y.OUTPUTSELECT
go_rotate => y.OUTPUTSELECT
go_rotate => y.OUTPUTSELECT
go_rotate => y.OUTPUTSELECT
go_rotate => y.OUTPUTSELECT
go_rotate => done.OUTPUTSELECT
go_rotate => xloc.OUTPUTSELECT
go_rotate => xloc.OUTPUTSELECT
go_rotate => xloc.OUTPUTSELECT
go_rotate => xloc.OUTPUTSELECT
go_rotate => xloc.OUTPUTSELECT
go_rotate => xloc.OUTPUTSELECT
go_rotate => xloc.OUTPUTSELECT
go_rotate => xloc.OUTPUTSELECT
go_rotate => yloc.OUTPUTSELECT
go_rotate => yloc.OUTPUTSELECT
go_rotate => yloc.OUTPUTSELECT
go_rotate => yloc.OUTPUTSELECT
go_rotate => yloc.OUTPUTSELECT
go_rotate => yloc.OUTPUTSELECT
go_rotate => yloc.OUTPUTSELECT
go_rotate => finish_rotate.OUTPUTSELECT
go_rotate => addlength.OUTPUTSELECT
go_rotate => addlength.OUTPUTSELECT
go_rotate => addlength.OUTPUTSELECT
go_rotate => addlength.OUTPUTSELECT
go_rotate => addlength.OUTPUTSELECT
go_rotate => addlength.OUTPUTSELECT
go_rotate => addlength.OUTPUTSELECT
go_rotate => clearx.OUTPUTSELECT
go_rotate => clearx.OUTPUTSELECT
go_rotate => clearx.OUTPUTSELECT
go_rotate => clearx.OUTPUTSELECT
go_rotate => clearx.OUTPUTSELECT
go_rotate => clearx.OUTPUTSELECT
go_rotate => clearx.OUTPUTSELECT
go_rotate => clearx.OUTPUTSELECT
go_rotate => cleary.OUTPUTSELECT
go_rotate => cleary.OUTPUTSELECT
go_rotate => cleary.OUTPUTSELECT
go_rotate => cleary.OUTPUTSELECT
go_rotate => cleary.OUTPUTSELECT
go_rotate => cleary.OUTPUTSELECT
go_rotate => cleary.OUTPUTSELECT
go_rotate => finish_clearrotate.OUTPUTSELECT
go_rotate => finish_flat.OUTPUTSELECT
go_rotate => addlength2.OUTPUTSELECT
go_rotate => addlength2.OUTPUTSELECT
go_rotate => addlength2.OUTPUTSELECT
go_rotate => addlength2.OUTPUTSELECT
go_rotate => addlength2.OUTPUTSELECT
go_rotate => addlength2.OUTPUTSELECT
go_rotate => addlength2.OUTPUTSELECT
go_rotate => finish.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => colorout.OUTPUTSELECT
go_flat => x.OUTPUTSELECT
go_flat => x.OUTPUTSELECT
go_flat => x.OUTPUTSELECT
go_flat => x.OUTPUTSELECT
go_flat => x.OUTPUTSELECT
go_flat => x.OUTPUTSELECT
go_flat => x.OUTPUTSELECT
go_flat => x.OUTPUTSELECT
go_flat => yloc.OUTPUTSELECT
go_flat => yloc.OUTPUTSELECT
go_flat => yloc.OUTPUTSELECT
go_flat => yloc.OUTPUTSELECT
go_flat => yloc.OUTPUTSELECT
go_flat => yloc.OUTPUTSELECT
go_flat => yloc.OUTPUTSELECT
go_flat => done.OUTPUTSELECT
go_flat => xloc.OUTPUTSELECT
go_flat => xloc.OUTPUTSELECT
go_flat => xloc.OUTPUTSELECT
go_flat => xloc.OUTPUTSELECT
go_flat => xloc.OUTPUTSELECT
go_flat => xloc.OUTPUTSELECT
go_flat => xloc.OUTPUTSELECT
go_flat => xloc.OUTPUTSELECT
go_flat => finish_flat.OUTPUTSELECT
go_flat => addlength2.OUTPUTSELECT
go_flat => addlength2.OUTPUTSELECT
go_flat => addlength2.OUTPUTSELECT
go_flat => addlength2.OUTPUTSELECT
go_flat => addlength2.OUTPUTSELECT
go_flat => addlength2.OUTPUTSELECT
go_flat => addlength2.OUTPUTSELECT
go_flat => finish.OUTPUTSELECT
go_standby => finish.OUTPUTSELECT
go_standby => done.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => colorout.OUTPUTSELECT
go_clearplot => clearx.OUTPUTSELECT
go_clearplot => clearx.OUTPUTSELECT
go_clearplot => clearx.OUTPUTSELECT
go_clearplot => clearx.OUTPUTSELECT
go_clearplot => clearx.OUTPUTSELECT
go_clearplot => clearx.OUTPUTSELECT
go_clearplot => clearx.OUTPUTSELECT
go_clearplot => clearx.OUTPUTSELECT
go_clearplot => done.OUTPUTSELECT
go_clearplot => cleary.OUTPUTSELECT
go_clearplot => cleary.OUTPUTSELECT
go_clearplot => cleary.OUTPUTSELECT
go_clearplot => cleary.OUTPUTSELECT
go_clearplot => cleary.OUTPUTSELECT
go_clearplot => cleary.OUTPUTSELECT
go_clearplot => cleary.OUTPUTSELECT
go_clearplot => finish_clearplot.OUTPUTSELECT
go_clearplot => xloc.OUTPUTSELECT
go_clearplot => xloc.OUTPUTSELECT
go_clearplot => xloc.OUTPUTSELECT
go_clearplot => xloc.OUTPUTSELECT
go_clearplot => xloc.OUTPUTSELECT
go_clearplot => xloc.OUTPUTSELECT
go_clearplot => xloc.OUTPUTSELECT
go_clearplot => xloc.OUTPUTSELECT
go_clearplot => yloc.OUTPUTSELECT
go_clearplot => yloc.OUTPUTSELECT
go_clearplot => yloc.OUTPUTSELECT
go_clearplot => yloc.OUTPUTSELECT
go_clearplot => yloc.OUTPUTSELECT
go_clearplot => yloc.OUTPUTSELECT
go_clearplot => yloc.OUTPUTSELECT
go_clearplot => x.OUTPUTSELECT
go_clearplot => x.OUTPUTSELECT
go_clearplot => x.OUTPUTSELECT
go_clearplot => x.OUTPUTSELECT
go_clearplot => x.OUTPUTSELECT
go_clearplot => x.OUTPUTSELECT
go_clearplot => x.OUTPUTSELECT
go_clearplot => x.OUTPUTSELECT
go_clearplot => y.OUTPUTSELECT
go_clearplot => y.OUTPUTSELECT
go_clearplot => y.OUTPUTSELECT
go_clearplot => y.OUTPUTSELECT
go_clearplot => y.OUTPUTSELECT
go_clearplot => y.OUTPUTSELECT
go_clearplot => y.OUTPUTSELECT
go_clearplot => finish_rotate.OUTPUTSELECT
go_clearplot => addlength.OUTPUTSELECT
go_clearplot => addlength.OUTPUTSELECT
go_clearplot => addlength.OUTPUTSELECT
go_clearplot => addlength.OUTPUTSELECT
go_clearplot => addlength.OUTPUTSELECT
go_clearplot => addlength.OUTPUTSELECT
go_clearplot => addlength.OUTPUTSELECT
go_clearplot => finish_clearrotate.OUTPUTSELECT
go_clearplot => finish_flat.OUTPUTSELECT
go_clearplot => addlength2.OUTPUTSELECT
go_clearplot => addlength2.OUTPUTSELECT
go_clearplot => addlength2.OUTPUTSELECT
go_clearplot => addlength2.OUTPUTSELECT
go_clearplot => addlength2.OUTPUTSELECT
go_clearplot => addlength2.OUTPUTSELECT
go_clearplot => addlength2.OUTPUTSELECT
go_clearplot => finish.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => colorout.OUTPUTSELECT
go_clearrotate => clearx.OUTPUTSELECT
go_clearrotate => clearx.OUTPUTSELECT
go_clearrotate => clearx.OUTPUTSELECT
go_clearrotate => clearx.OUTPUTSELECT
go_clearrotate => clearx.OUTPUTSELECT
go_clearrotate => clearx.OUTPUTSELECT
go_clearrotate => clearx.OUTPUTSELECT
go_clearrotate => clearx.OUTPUTSELECT
go_clearrotate => done.OUTPUTSELECT
go_clearrotate => cleary.OUTPUTSELECT
go_clearrotate => cleary.OUTPUTSELECT
go_clearrotate => cleary.OUTPUTSELECT
go_clearrotate => cleary.OUTPUTSELECT
go_clearrotate => cleary.OUTPUTSELECT
go_clearrotate => cleary.OUTPUTSELECT
go_clearrotate => cleary.OUTPUTSELECT
go_clearrotate => finish_clearrotate.OUTPUTSELECT
go_clearrotate => xloc.OUTPUTSELECT
go_clearrotate => xloc.OUTPUTSELECT
go_clearrotate => xloc.OUTPUTSELECT
go_clearrotate => xloc.OUTPUTSELECT
go_clearrotate => xloc.OUTPUTSELECT
go_clearrotate => xloc.OUTPUTSELECT
go_clearrotate => xloc.OUTPUTSELECT
go_clearrotate => xloc.OUTPUTSELECT
go_clearrotate => yloc.OUTPUTSELECT
go_clearrotate => yloc.OUTPUTSELECT
go_clearrotate => yloc.OUTPUTSELECT
go_clearrotate => yloc.OUTPUTSELECT
go_clearrotate => yloc.OUTPUTSELECT
go_clearrotate => yloc.OUTPUTSELECT
go_clearrotate => yloc.OUTPUTSELECT
go_clearrotate => x.OUTPUTSELECT
go_clearrotate => x.OUTPUTSELECT
go_clearrotate => x.OUTPUTSELECT
go_clearrotate => x.OUTPUTSELECT
go_clearrotate => x.OUTPUTSELECT
go_clearrotate => x.OUTPUTSELECT
go_clearrotate => x.OUTPUTSELECT
go_clearrotate => x.OUTPUTSELECT
go_clearrotate => finish_flat.OUTPUTSELECT
go_clearrotate => addlength2.OUTPUTSELECT
go_clearrotate => addlength2.OUTPUTSELECT
go_clearrotate => addlength2.OUTPUTSELECT
go_clearrotate => addlength2.OUTPUTSELECT
go_clearrotate => addlength2.OUTPUTSELECT
go_clearrotate => addlength2.OUTPUTSELECT
go_clearrotate => addlength2.OUTPUTSELECT
go_clearrotate => finish.OUTPUTSELECT
go_plotlandscape => done.OUTPUTSELECT
go_plotlandscape => x.OUTPUTSELECT
go_plotlandscape => x.OUTPUTSELECT
go_plotlandscape => x.OUTPUTSELECT
go_plotlandscape => x.OUTPUTSELECT
go_plotlandscape => x.OUTPUTSELECT
go_plotlandscape => x.OUTPUTSELECT
go_plotlandscape => x.OUTPUTSELECT
go_plotlandscape => x.OUTPUTSELECT
go_plotlandscape => y.OUTPUTSELECT
go_plotlandscape => y.OUTPUTSELECT
go_plotlandscape => y.OUTPUTSELECT
go_plotlandscape => y.OUTPUTSELECT
go_plotlandscape => y.OUTPUTSELECT
go_plotlandscape => y.OUTPUTSELECT
go_plotlandscape => y.OUTPUTSELECT
go_plotlandscape => plotx.OUTPUTSELECT
go_plotlandscape => plotx.OUTPUTSELECT
go_plotlandscape => plotx.OUTPUTSELECT
go_plotlandscape => plotx.OUTPUTSELECT
go_plotlandscape => plotx.OUTPUTSELECT
go_plotlandscape => ploty.OUTPUTSELECT
go_plotlandscape => ploty.OUTPUTSELECT
go_plotlandscape => ploty.OUTPUTSELECT
go_plotlandscape => ploty.OUTPUTSELECT
go_plotlandscape => ploty.OUTPUTSELECT
go_plotlandscape => finishfirst.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => colorout.OUTPUTSELECT
go_plotlandscape => xloc.OUTPUTSELECT
go_plotlandscape => xloc.OUTPUTSELECT
go_plotlandscape => xloc.OUTPUTSELECT
go_plotlandscape => xloc.OUTPUTSELECT
go_plotlandscape => xloc.OUTPUTSELECT
go_plotlandscape => xloc.OUTPUTSELECT
go_plotlandscape => xloc.OUTPUTSELECT
go_plotlandscape => xloc.OUTPUTSELECT
go_plotlandscape => yloc.OUTPUTSELECT
go_plotlandscape => yloc.OUTPUTSELECT
go_plotlandscape => yloc.OUTPUTSELECT
go_plotlandscape => yloc.OUTPUTSELECT
go_plotlandscape => yloc.OUTPUTSELECT
go_plotlandscape => yloc.OUTPUTSELECT
go_plotlandscape => yloc.OUTPUTSELECT
go_plotlandscape => address_block1_1.OUTPUTSELECT
go_plotlandscape => address_block1_1.OUTPUTSELECT
go_plotlandscape => address_block1_1.OUTPUTSELECT
go_plotlandscape => address_block1_1.OUTPUTSELECT
go_plotlandscape => address_block1_1.OUTPUTSELECT
go_plotlandscape => address_block1_1.OUTPUTSELECT
go_plotlandscape => address_block1_1.OUTPUTSELECT
go_plotlandscape => address_block1_1.OUTPUTSELECT
go_plotlandscape => address_block1_1.OUTPUTSELECT
go_plotlandscape => plot2x.OUTPUTSELECT
go_plotlandscape => plot2x.OUTPUTSELECT
go_plotlandscape => plot2x.OUTPUTSELECT
go_plotlandscape => plot2x.OUTPUTSELECT
go_plotlandscape => plot2x.OUTPUTSELECT
go_plotlandscape => plot2y.OUTPUTSELECT
go_plotlandscape => plot2y.OUTPUTSELECT
go_plotlandscape => plot2y.OUTPUTSELECT
go_plotlandscape => plot2y.OUTPUTSELECT
go_plotlandscape => plot2y.OUTPUTSELECT
go_plotlandscape => finish_landscape.OUTPUTSELECT
go_plotlandscape => address_block1_2.OUTPUTSELECT
go_plotlandscape => address_block1_2.OUTPUTSELECT
go_plotlandscape => address_block1_2.OUTPUTSELECT
go_plotlandscape => address_block1_2.OUTPUTSELECT
go_plotlandscape => address_block1_2.OUTPUTSELECT
go_plotlandscape => address_block1_2.OUTPUTSELECT
go_plotlandscape => address_block1_2.OUTPUTSELECT
go_plotlandscape => address_block1_2.OUTPUTSELECT
go_plotlandscape => address_block1_2.OUTPUTSELECT
go_plotlandscape => address_block4_1.OUTPUTSELECT
go_plotlandscape => address_block4_1.OUTPUTSELECT
go_plotlandscape => address_block4_1.OUTPUTSELECT
go_plotlandscape => address_block4_1.OUTPUTSELECT
go_plotlandscape => address_block4_1.OUTPUTSELECT
go_plotlandscape => address_block4_1.OUTPUTSELECT
go_plotlandscape => address_block4_1.OUTPUTSELECT
go_plotlandscape => address_block4_1.OUTPUTSELECT
go_plotlandscape => address_block4_1.OUTPUTSELECT
go_plotlandscape => address_block3_1.OUTPUTSELECT
go_plotlandscape => address_block3_1.OUTPUTSELECT
go_plotlandscape => address_block3_1.OUTPUTSELECT
go_plotlandscape => address_block3_1.OUTPUTSELECT
go_plotlandscape => address_block3_1.OUTPUTSELECT
go_plotlandscape => address_block3_1.OUTPUTSELECT
go_plotlandscape => address_block3_1.OUTPUTSELECT
go_plotlandscape => address_block3_1.OUTPUTSELECT
go_plotlandscape => address_block3_1.OUTPUTSELECT
go_plotlandscape => address_block5_1.OUTPUTSELECT
go_plotlandscape => address_block5_1.OUTPUTSELECT
go_plotlandscape => address_block5_1.OUTPUTSELECT
go_plotlandscape => address_block5_1.OUTPUTSELECT
go_plotlandscape => address_block5_1.OUTPUTSELECT
go_plotlandscape => address_block5_1.OUTPUTSELECT
go_plotlandscape => address_block5_1.OUTPUTSELECT
go_plotlandscape => address_block5_1.OUTPUTSELECT
go_plotlandscape => address_block5_1.OUTPUTSELECT
go_plotlandscape => clearx.OUTPUTSELECT
go_plotlandscape => clearx.OUTPUTSELECT
go_plotlandscape => clearx.OUTPUTSELECT
go_plotlandscape => clearx.OUTPUTSELECT
go_plotlandscape => clearx.OUTPUTSELECT
go_plotlandscape => clearx.OUTPUTSELECT
go_plotlandscape => clearx.OUTPUTSELECT
go_plotlandscape => clearx.OUTPUTSELECT
go_plotlandscape => cleary.OUTPUTSELECT
go_plotlandscape => cleary.OUTPUTSELECT
go_plotlandscape => cleary.OUTPUTSELECT
go_plotlandscape => cleary.OUTPUTSELECT
go_plotlandscape => cleary.OUTPUTSELECT
go_plotlandscape => cleary.OUTPUTSELECT
go_plotlandscape => cleary.OUTPUTSELECT
go_plotlandscape => finish.OUTPUTSELECT
go_plotlandscape => finish_landandsky.OUTPUTSELECT
go_plotlandscape => debuger.OUTPUTSELECT
go_plotlandscape => finish_draw.OUTPUTSELECT
go_plotlandscape => finish_clearplot.OUTPUTSELECT
go_plotlandscape => finish_rotate.OUTPUTSELECT
go_plotlandscape => finish_clearrotate.OUTPUTSELECT
go_plotlandscape => finish_flat.OUTPUTSELECT
go_plotlandscape => finish_figure.OUTPUTSELECT
go_plotlandscape => finish_erasefigure.OUTPUTSELECT
go_plotlandscape => finish_startfigure.OUTPUTSELECT
go_plotlandscape => finish_setupwelcome.OUTPUTSELECT
go_plotlandscape => plot3x.OUTPUTSELECT
go_plotlandscape => plot3x.OUTPUTSELECT
go_plotlandscape => plot3x.OUTPUTSELECT
go_plotlandscape => plot3x.OUTPUTSELECT
go_plotlandscape => plot3x.OUTPUTSELECT
go_plotlandscape => plot3x.OUTPUTSELECT
go_plotlandscape => plot3x.OUTPUTSELECT
go_plotlandscape => plot3x.OUTPUTSELECT
go_plotlandscape => plot3y.OUTPUTSELECT
go_plotlandscape => plot3y.OUTPUTSELECT
go_plotlandscape => plot3y.OUTPUTSELECT
go_plotlandscape => plot3y.OUTPUTSELECT
go_plotlandscape => plot3y.OUTPUTSELECT
go_plotlandscape => plot3y.OUTPUTSELECT
go_plotlandscape => plot3y.OUTPUTSELECT
go_plotlandscape => plot4x.OUTPUTSELECT
go_plotlandscape => plot4x.OUTPUTSELECT
go_plotlandscape => plot4x.OUTPUTSELECT
go_plotlandscape => plot4x.OUTPUTSELECT
go_plotlandscape => plot4x.OUTPUTSELECT
go_plotlandscape => plot4x.OUTPUTSELECT
go_plotlandscape => plot4x.OUTPUTSELECT
go_plotlandscape => plot4x.OUTPUTSELECT
go_plotlandscape => plot4y.OUTPUTSELECT
go_plotlandscape => plot4y.OUTPUTSELECT
go_plotlandscape => plot4y.OUTPUTSELECT
go_plotlandscape => plot4y.OUTPUTSELECT
go_plotlandscape => plot4y.OUTPUTSELECT
go_plotlandscape => plot4y.OUTPUTSELECT
go_plotlandscape => plot4y.OUTPUTSELECT
go_plotlandscape => plot5x.OUTPUTSELECT
go_plotlandscape => plot5x.OUTPUTSELECT
go_plotlandscape => plot5x.OUTPUTSELECT
go_plotlandscape => plot5x.OUTPUTSELECT
go_plotlandscape => plot5x.OUTPUTSELECT
go_plotlandscape => plot5x.OUTPUTSELECT
go_plotlandscape => plot5x.OUTPUTSELECT
go_plotlandscape => plot5x.OUTPUTSELECT
go_plotlandscape => plot5y.OUTPUTSELECT
go_plotlandscape => plot5y.OUTPUTSELECT
go_plotlandscape => plot5y.OUTPUTSELECT
go_plotlandscape => plot5y.OUTPUTSELECT
go_plotlandscape => plot5y.OUTPUTSELECT
go_plotlandscape => plot5y.OUTPUTSELECT
go_plotlandscape => plot5y.OUTPUTSELECT
go_plotlandscape => addlength.OUTPUTSELECT
go_plotlandscape => addlength.OUTPUTSELECT
go_plotlandscape => addlength.OUTPUTSELECT
go_plotlandscape => addlength.OUTPUTSELECT
go_plotlandscape => addlength.OUTPUTSELECT
go_plotlandscape => addlength.OUTPUTSELECT
go_plotlandscape => addlength.OUTPUTSELECT
go_plotlandscape => addlength2.OUTPUTSELECT
go_plotlandscape => addlength2.OUTPUTSELECT
go_plotlandscape => addlength2.OUTPUTSELECT
go_plotlandscape => addlength2.OUTPUTSELECT
go_plotlandscape => addlength2.OUTPUTSELECT
go_plotlandscape => addlength2.OUTPUTSELECT
go_plotlandscape => addlength2.OUTPUTSELECT
go_plotlandscape => finallength.OUTPUTSELECT
go_plotlandscape => finallength.OUTPUTSELECT
go_plotlandscape => finallength.OUTPUTSELECT
go_plotlandscape => finallength.OUTPUTSELECT
go_plotlandscape => finallength.OUTPUTSELECT
go_plotlandscape => finallength.OUTPUTSELECT
go_plotlandscape => finallength.OUTPUTSELECT
go_plotlandscape => address_GAMEOVER1_1.OUTPUTSELECT
go_plotlandscape => address_GAMEOVER1_1.OUTPUTSELECT
go_plotlandscape => address_GAMEOVER1_1.OUTPUTSELECT
go_plotlandscape => address_GAMEOVER1_1.OUTPUTSELECT
go_plotlandscape => address_GAMEOVER1_1.OUTPUTSELECT
go_plotlandscape => address_GAMEOVER1_1.OUTPUTSELECT
go_plotlandscape => address_GAMEOVER1_1.OUTPUTSELECT
go_plotlandscape => address_GAMEOVER1_1.OUTPUTSELECT
go_plotlandscape => address_GAMEOVER1_1.OUTPUTSELECT
go_plotlandscape => address_GAMEOVER1_1.OUTPUTSELECT
go_plotlandscape => address_GAMEOVER1_1.OUTPUTSELECT
go_plotlandscape => address_GAMEOVER1_1.OUTPUTSELECT
go_plotlandscape => address_GAMEOVER1_1.OUTPUTSELECT
go_plotlandscape => address_GAMEOVER1_1.OUTPUTSELECT
go_plotlandscape => address_GAMEOVER1_1.OUTPUTSELECT
go_plotlandscape => address_steve_1.OUTPUTSELECT
go_plotlandscape => address_steve_1.OUTPUTSELECT
go_plotlandscape => address_steve_1.OUTPUTSELECT
go_plotlandscape => address_steve_1.OUTPUTSELECT
go_plotlandscape => address_steve_1.OUTPUTSELECT
go_plotlandscape => address_steve_1.OUTPUTSELECT
go_plotlandscape => address_steve_1.OUTPUTSELECT
go_plotlandscape => address_steve_1.OUTPUTSELECT
go_plotlandscape => address_steve_1.OUTPUTSELECT
go_plotlandscape => address_welcome_1.OUTPUTSELECT
go_plotlandscape => address_welcome_1.OUTPUTSELECT
go_plotlandscape => address_welcome_1.OUTPUTSELECT
go_plotlandscape => address_welcome_1.OUTPUTSELECT
go_plotlandscape => address_welcome_1.OUTPUTSELECT
go_plotlandscape => address_welcome_1.OUTPUTSELECT
go_plotlandscape => address_welcome_1.OUTPUTSELECT
go_plotlandscape => address_welcome_1.OUTPUTSELECT
go_plotlandscape => address_welcome_1.OUTPUTSELECT
go_plotlandscape => address_welcome_1.OUTPUTSELECT
go_plotlandscape => address_welcome_1.OUTPUTSELECT
go_plotlandscape => address_welcome_1.OUTPUTSELECT
go_plotlandscape => address_welcome_1.OUTPUTSELECT
go_plotlandscape => address_welcome_1.OUTPUTSELECT
go_plotlandscape => address_welcome_1.OUTPUTSELECT
go_plotlandscape => finish_gameover.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => colorout.OUTPUTSELECT
go_clearlandandsky => clearx.OUTPUTSELECT
go_clearlandandsky => clearx.OUTPUTSELECT
go_clearlandandsky => clearx.OUTPUTSELECT
go_clearlandandsky => clearx.OUTPUTSELECT
go_clearlandandsky => clearx.OUTPUTSELECT
go_clearlandandsky => clearx.OUTPUTSELECT
go_clearlandandsky => clearx.OUTPUTSELECT
go_clearlandandsky => clearx.OUTPUTSELECT
go_clearlandandsky => done.OUTPUTSELECT
go_clearlandandsky => cleary.OUTPUTSELECT
go_clearlandandsky => cleary.OUTPUTSELECT
go_clearlandandsky => cleary.OUTPUTSELECT
go_clearlandandsky => cleary.OUTPUTSELECT
go_clearlandandsky => cleary.OUTPUTSELECT
go_clearlandandsky => cleary.OUTPUTSELECT
go_clearlandandsky => cleary.OUTPUTSELECT
go_clearlandandsky => finish_landandsky.OUTPUTSELECT
go_clearlandandsky => xloc.OUTPUTSELECT
go_clearlandandsky => xloc.OUTPUTSELECT
go_clearlandandsky => xloc.OUTPUTSELECT
go_clearlandandsky => xloc.OUTPUTSELECT
go_clearlandandsky => xloc.OUTPUTSELECT
go_clearlandandsky => xloc.OUTPUTSELECT
go_clearlandandsky => xloc.OUTPUTSELECT
go_clearlandandsky => xloc.OUTPUTSELECT
go_clearlandandsky => yloc.OUTPUTSELECT
go_clearlandandsky => yloc.OUTPUTSELECT
go_clearlandandsky => yloc.OUTPUTSELECT
go_clearlandandsky => yloc.OUTPUTSELECT
go_clearlandandsky => yloc.OUTPUTSELECT
go_clearlandandsky => yloc.OUTPUTSELECT
go_clearlandandsky => yloc.OUTPUTSELECT
go_clearlandandsky => debuger.OUTPUTSELECT
go_clearlandandsky => x.OUTPUTSELECT
go_clearlandandsky => x.OUTPUTSELECT
go_clearlandandsky => x.OUTPUTSELECT
go_clearlandandsky => x.OUTPUTSELECT
go_clearlandandsky => x.OUTPUTSELECT
go_clearlandandsky => x.OUTPUTSELECT
go_clearlandandsky => x.OUTPUTSELECT
go_clearlandandsky => x.OUTPUTSELECT
go_clearlandandsky => y.OUTPUTSELECT
go_clearlandandsky => y.OUTPUTSELECT
go_clearlandandsky => y.OUTPUTSELECT
go_clearlandandsky => y.OUTPUTSELECT
go_clearlandandsky => y.OUTPUTSELECT
go_clearlandandsky => y.OUTPUTSELECT
go_clearlandandsky => y.OUTPUTSELECT
go_clearlandandsky => finish.OUTPUTSELECT
go_clearlandandsky => finish_draw.OUTPUTSELECT
go_clearlandandsky => finish_clearplot.OUTPUTSELECT
go_clearlandandsky => finish_rotate.OUTPUTSELECT
go_clearlandandsky => finish_clearrotate.OUTPUTSELECT
go_clearlandandsky => finish_flat.OUTPUTSELECT
go_clearlandandsky => finish_landscape.OUTPUTSELECT
go_clearlandandsky => finish_figure.OUTPUTSELECT
go_clearlandandsky => finish_erasefigure.OUTPUTSELECT
go_clearlandandsky => finish_startfigure.OUTPUTSELECT
go_clearlandandsky => finish_setupwelcome.OUTPUTSELECT
go_clearlandandsky => plotx.OUTPUTSELECT
go_clearlandandsky => plotx.OUTPUTSELECT
go_clearlandandsky => plotx.OUTPUTSELECT
go_clearlandandsky => plotx.OUTPUTSELECT
go_clearlandandsky => plotx.OUTPUTSELECT
go_clearlandandsky => ploty.OUTPUTSELECT
go_clearlandandsky => ploty.OUTPUTSELECT
go_clearlandandsky => ploty.OUTPUTSELECT
go_clearlandandsky => ploty.OUTPUTSELECT
go_clearlandandsky => ploty.OUTPUTSELECT
go_clearlandandsky => plot2x.OUTPUTSELECT
go_clearlandandsky => plot2x.OUTPUTSELECT
go_clearlandandsky => plot2x.OUTPUTSELECT
go_clearlandandsky => plot2x.OUTPUTSELECT
go_clearlandandsky => plot2x.OUTPUTSELECT
go_clearlandandsky => plot2y.OUTPUTSELECT
go_clearlandandsky => plot2y.OUTPUTSELECT
go_clearlandandsky => plot2y.OUTPUTSELECT
go_clearlandandsky => plot2y.OUTPUTSELECT
go_clearlandandsky => plot2y.OUTPUTSELECT
go_clearlandandsky => plot3x.OUTPUTSELECT
go_clearlandandsky => plot3x.OUTPUTSELECT
go_clearlandandsky => plot3x.OUTPUTSELECT
go_clearlandandsky => plot3x.OUTPUTSELECT
go_clearlandandsky => plot3x.OUTPUTSELECT
go_clearlandandsky => plot3x.OUTPUTSELECT
go_clearlandandsky => plot3x.OUTPUTSELECT
go_clearlandandsky => plot3x.OUTPUTSELECT
go_clearlandandsky => plot3y.OUTPUTSELECT
go_clearlandandsky => plot3y.OUTPUTSELECT
go_clearlandandsky => plot3y.OUTPUTSELECT
go_clearlandandsky => plot3y.OUTPUTSELECT
go_clearlandandsky => plot3y.OUTPUTSELECT
go_clearlandandsky => plot3y.OUTPUTSELECT
go_clearlandandsky => plot3y.OUTPUTSELECT
go_clearlandandsky => plot4x.OUTPUTSELECT
go_clearlandandsky => plot4x.OUTPUTSELECT
go_clearlandandsky => plot4x.OUTPUTSELECT
go_clearlandandsky => plot4x.OUTPUTSELECT
go_clearlandandsky => plot4x.OUTPUTSELECT
go_clearlandandsky => plot4x.OUTPUTSELECT
go_clearlandandsky => plot4x.OUTPUTSELECT
go_clearlandandsky => plot4x.OUTPUTSELECT
go_clearlandandsky => plot4y.OUTPUTSELECT
go_clearlandandsky => plot4y.OUTPUTSELECT
go_clearlandandsky => plot4y.OUTPUTSELECT
go_clearlandandsky => plot4y.OUTPUTSELECT
go_clearlandandsky => plot4y.OUTPUTSELECT
go_clearlandandsky => plot4y.OUTPUTSELECT
go_clearlandandsky => plot4y.OUTPUTSELECT
go_clearlandandsky => plot5x.OUTPUTSELECT
go_clearlandandsky => plot5x.OUTPUTSELECT
go_clearlandandsky => plot5x.OUTPUTSELECT
go_clearlandandsky => plot5x.OUTPUTSELECT
go_clearlandandsky => plot5x.OUTPUTSELECT
go_clearlandandsky => plot5x.OUTPUTSELECT
go_clearlandandsky => plot5x.OUTPUTSELECT
go_clearlandandsky => plot5x.OUTPUTSELECT
go_clearlandandsky => plot5y.OUTPUTSELECT
go_clearlandandsky => plot5y.OUTPUTSELECT
go_clearlandandsky => plot5y.OUTPUTSELECT
go_clearlandandsky => plot5y.OUTPUTSELECT
go_clearlandandsky => plot5y.OUTPUTSELECT
go_clearlandandsky => plot5y.OUTPUTSELECT
go_clearlandandsky => plot5y.OUTPUTSELECT
go_clearlandandsky => addlength.OUTPUTSELECT
go_clearlandandsky => addlength.OUTPUTSELECT
go_clearlandandsky => addlength.OUTPUTSELECT
go_clearlandandsky => addlength.OUTPUTSELECT
go_clearlandandsky => addlength.OUTPUTSELECT
go_clearlandandsky => addlength.OUTPUTSELECT
go_clearlandandsky => addlength.OUTPUTSELECT
go_clearlandandsky => addlength2.OUTPUTSELECT
go_clearlandandsky => addlength2.OUTPUTSELECT
go_clearlandandsky => addlength2.OUTPUTSELECT
go_clearlandandsky => addlength2.OUTPUTSELECT
go_clearlandandsky => addlength2.OUTPUTSELECT
go_clearlandandsky => addlength2.OUTPUTSELECT
go_clearlandandsky => addlength2.OUTPUTSELECT
go_clearlandandsky => finallength.OUTPUTSELECT
go_clearlandandsky => finallength.OUTPUTSELECT
go_clearlandandsky => finallength.OUTPUTSELECT
go_clearlandandsky => finallength.OUTPUTSELECT
go_clearlandandsky => finallength.OUTPUTSELECT
go_clearlandandsky => finallength.OUTPUTSELECT
go_clearlandandsky => finallength.OUTPUTSELECT
go_clearlandandsky => address_block1_1.OUTPUTSELECT
go_clearlandandsky => address_block1_1.OUTPUTSELECT
go_clearlandandsky => address_block1_1.OUTPUTSELECT
go_clearlandandsky => address_block1_1.OUTPUTSELECT
go_clearlandandsky => address_block1_1.OUTPUTSELECT
go_clearlandandsky => address_block1_1.OUTPUTSELECT
go_clearlandandsky => address_block1_1.OUTPUTSELECT
go_clearlandandsky => address_block1_1.OUTPUTSELECT
go_clearlandandsky => address_block1_1.OUTPUTSELECT
go_clearlandandsky => address_block1_2.OUTPUTSELECT
go_clearlandandsky => address_block1_2.OUTPUTSELECT
go_clearlandandsky => address_block1_2.OUTPUTSELECT
go_clearlandandsky => address_block1_2.OUTPUTSELECT
go_clearlandandsky => address_block1_2.OUTPUTSELECT
go_clearlandandsky => address_block1_2.OUTPUTSELECT
go_clearlandandsky => address_block1_2.OUTPUTSELECT
go_clearlandandsky => address_block1_2.OUTPUTSELECT
go_clearlandandsky => address_block1_2.OUTPUTSELECT
go_clearlandandsky => address_block3_1.OUTPUTSELECT
go_clearlandandsky => address_block3_1.OUTPUTSELECT
go_clearlandandsky => address_block3_1.OUTPUTSELECT
go_clearlandandsky => address_block3_1.OUTPUTSELECT
go_clearlandandsky => address_block3_1.OUTPUTSELECT
go_clearlandandsky => address_block3_1.OUTPUTSELECT
go_clearlandandsky => address_block3_1.OUTPUTSELECT
go_clearlandandsky => address_block3_1.OUTPUTSELECT
go_clearlandandsky => address_block3_1.OUTPUTSELECT
go_clearlandandsky => address_block4_1.OUTPUTSELECT
go_clearlandandsky => address_block4_1.OUTPUTSELECT
go_clearlandandsky => address_block4_1.OUTPUTSELECT
go_clearlandandsky => address_block4_1.OUTPUTSELECT
go_clearlandandsky => address_block4_1.OUTPUTSELECT
go_clearlandandsky => address_block4_1.OUTPUTSELECT
go_clearlandandsky => address_block4_1.OUTPUTSELECT
go_clearlandandsky => address_block4_1.OUTPUTSELECT
go_clearlandandsky => address_block4_1.OUTPUTSELECT
go_clearlandandsky => address_block5_1.OUTPUTSELECT
go_clearlandandsky => address_block5_1.OUTPUTSELECT
go_clearlandandsky => address_block5_1.OUTPUTSELECT
go_clearlandandsky => address_block5_1.OUTPUTSELECT
go_clearlandandsky => address_block5_1.OUTPUTSELECT
go_clearlandandsky => address_block5_1.OUTPUTSELECT
go_clearlandandsky => address_block5_1.OUTPUTSELECT
go_clearlandandsky => address_block5_1.OUTPUTSELECT
go_clearlandandsky => address_block5_1.OUTPUTSELECT
go_clearlandandsky => address_GAMEOVER1_1.OUTPUTSELECT
go_clearlandandsky => address_GAMEOVER1_1.OUTPUTSELECT
go_clearlandandsky => address_GAMEOVER1_1.OUTPUTSELECT
go_clearlandandsky => address_GAMEOVER1_1.OUTPUTSELECT
go_clearlandandsky => address_GAMEOVER1_1.OUTPUTSELECT
go_clearlandandsky => address_GAMEOVER1_1.OUTPUTSELECT
go_clearlandandsky => address_GAMEOVER1_1.OUTPUTSELECT
go_clearlandandsky => address_GAMEOVER1_1.OUTPUTSELECT
go_clearlandandsky => address_GAMEOVER1_1.OUTPUTSELECT
go_clearlandandsky => address_GAMEOVER1_1.OUTPUTSELECT
go_clearlandandsky => address_GAMEOVER1_1.OUTPUTSELECT
go_clearlandandsky => address_GAMEOVER1_1.OUTPUTSELECT
go_clearlandandsky => address_GAMEOVER1_1.OUTPUTSELECT
go_clearlandandsky => address_GAMEOVER1_1.OUTPUTSELECT
go_clearlandandsky => address_GAMEOVER1_1.OUTPUTSELECT
go_clearlandandsky => address_steve_1.OUTPUTSELECT
go_clearlandandsky => address_steve_1.OUTPUTSELECT
go_clearlandandsky => address_steve_1.OUTPUTSELECT
go_clearlandandsky => address_steve_1.OUTPUTSELECT
go_clearlandandsky => address_steve_1.OUTPUTSELECT
go_clearlandandsky => address_steve_1.OUTPUTSELECT
go_clearlandandsky => address_steve_1.OUTPUTSELECT
go_clearlandandsky => address_steve_1.OUTPUTSELECT
go_clearlandandsky => address_steve_1.OUTPUTSELECT
go_clearlandandsky => address_welcome_1.OUTPUTSELECT
go_clearlandandsky => address_welcome_1.OUTPUTSELECT
go_clearlandandsky => address_welcome_1.OUTPUTSELECT
go_clearlandandsky => address_welcome_1.OUTPUTSELECT
go_clearlandandsky => address_welcome_1.OUTPUTSELECT
go_clearlandandsky => address_welcome_1.OUTPUTSELECT
go_clearlandandsky => address_welcome_1.OUTPUTSELECT
go_clearlandandsky => address_welcome_1.OUTPUTSELECT
go_clearlandandsky => address_welcome_1.OUTPUTSELECT
go_clearlandandsky => address_welcome_1.OUTPUTSELECT
go_clearlandandsky => address_welcome_1.OUTPUTSELECT
go_clearlandandsky => address_welcome_1.OUTPUTSELECT
go_clearlandandsky => address_welcome_1.OUTPUTSELECT
go_clearlandandsky => address_welcome_1.OUTPUTSELECT
go_clearlandandsky => address_welcome_1.OUTPUTSELECT
go_clearlandandsky => finishfirst.OUTPUTSELECT
go_clearlandandsky => finish_gameover.OUTPUTSELECT
go_reset_handshakes => debuger.OUTPUTSELECT
go_reset_handshakes => x.OUTPUTSELECT
go_reset_handshakes => x.OUTPUTSELECT
go_reset_handshakes => x.OUTPUTSELECT
go_reset_handshakes => x.OUTPUTSELECT
go_reset_handshakes => x.OUTPUTSELECT
go_reset_handshakes => x.OUTPUTSELECT
go_reset_handshakes => x.OUTPUTSELECT
go_reset_handshakes => x.OUTPUTSELECT
go_reset_handshakes => y.OUTPUTSELECT
go_reset_handshakes => y.OUTPUTSELECT
go_reset_handshakes => y.OUTPUTSELECT
go_reset_handshakes => y.OUTPUTSELECT
go_reset_handshakes => y.OUTPUTSELECT
go_reset_handshakes => y.OUTPUTSELECT
go_reset_handshakes => y.OUTPUTSELECT
go_reset_handshakes => done.OUTPUTSELECT
go_reset_handshakes => finish.OUTPUTSELECT
go_reset_handshakes => finish_draw.OUTPUTSELECT
go_reset_handshakes => finish_clearplot.OUTPUTSELECT
go_reset_handshakes => finish_rotate.OUTPUTSELECT
go_reset_handshakes => finish_clearrotate.OUTPUTSELECT
go_reset_handshakes => finish_flat.OUTPUTSELECT
go_reset_handshakes => finish_landscape.OUTPUTSELECT
go_reset_handshakes => finish_landandsky.OUTPUTSELECT
go_reset_handshakes => finish_figure.OUTPUTSELECT
go_reset_handshakes => finish_erasefigure.OUTPUTSELECT
go_reset_handshakes => finish_startfigure.OUTPUTSELECT
go_reset_handshakes => finish_setupwelcome.OUTPUTSELECT
go_reset_handshakes => clearx.OUTPUTSELECT
go_reset_handshakes => clearx.OUTPUTSELECT
go_reset_handshakes => clearx.OUTPUTSELECT
go_reset_handshakes => clearx.OUTPUTSELECT
go_reset_handshakes => clearx.OUTPUTSELECT
go_reset_handshakes => clearx.OUTPUTSELECT
go_reset_handshakes => clearx.OUTPUTSELECT
go_reset_handshakes => clearx.OUTPUTSELECT
go_reset_handshakes => cleary.OUTPUTSELECT
go_reset_handshakes => cleary.OUTPUTSELECT
go_reset_handshakes => cleary.OUTPUTSELECT
go_reset_handshakes => cleary.OUTPUTSELECT
go_reset_handshakes => cleary.OUTPUTSELECT
go_reset_handshakes => cleary.OUTPUTSELECT
go_reset_handshakes => cleary.OUTPUTSELECT
go_reset_handshakes => plotx.OUTPUTSELECT
go_reset_handshakes => plotx.OUTPUTSELECT
go_reset_handshakes => plotx.OUTPUTSELECT
go_reset_handshakes => plotx.OUTPUTSELECT
go_reset_handshakes => plotx.OUTPUTSELECT
go_reset_handshakes => ploty.OUTPUTSELECT
go_reset_handshakes => ploty.OUTPUTSELECT
go_reset_handshakes => ploty.OUTPUTSELECT
go_reset_handshakes => ploty.OUTPUTSELECT
go_reset_handshakes => ploty.OUTPUTSELECT
go_reset_handshakes => plot2x.OUTPUTSELECT
go_reset_handshakes => plot2x.OUTPUTSELECT
go_reset_handshakes => plot2x.OUTPUTSELECT
go_reset_handshakes => plot2x.OUTPUTSELECT
go_reset_handshakes => plot2x.OUTPUTSELECT
go_reset_handshakes => plot2y.OUTPUTSELECT
go_reset_handshakes => plot2y.OUTPUTSELECT
go_reset_handshakes => plot2y.OUTPUTSELECT
go_reset_handshakes => plot2y.OUTPUTSELECT
go_reset_handshakes => plot2y.OUTPUTSELECT
go_reset_handshakes => plot3x.OUTPUTSELECT
go_reset_handshakes => plot3x.OUTPUTSELECT
go_reset_handshakes => plot3x.OUTPUTSELECT
go_reset_handshakes => plot3x.OUTPUTSELECT
go_reset_handshakes => plot3x.OUTPUTSELECT
go_reset_handshakes => plot3x.OUTPUTSELECT
go_reset_handshakes => plot3x.OUTPUTSELECT
go_reset_handshakes => plot3x.OUTPUTSELECT
go_reset_handshakes => plot3y.OUTPUTSELECT
go_reset_handshakes => plot3y.OUTPUTSELECT
go_reset_handshakes => plot3y.OUTPUTSELECT
go_reset_handshakes => plot3y.OUTPUTSELECT
go_reset_handshakes => plot3y.OUTPUTSELECT
go_reset_handshakes => plot3y.OUTPUTSELECT
go_reset_handshakes => plot3y.OUTPUTSELECT
go_reset_handshakes => plot4x.OUTPUTSELECT
go_reset_handshakes => plot4x.OUTPUTSELECT
go_reset_handshakes => plot4x.OUTPUTSELECT
go_reset_handshakes => plot4x.OUTPUTSELECT
go_reset_handshakes => plot4x.OUTPUTSELECT
go_reset_handshakes => plot4x.OUTPUTSELECT
go_reset_handshakes => plot4x.OUTPUTSELECT
go_reset_handshakes => plot4x.OUTPUTSELECT
go_reset_handshakes => plot4y.OUTPUTSELECT
go_reset_handshakes => plot4y.OUTPUTSELECT
go_reset_handshakes => plot4y.OUTPUTSELECT
go_reset_handshakes => plot4y.OUTPUTSELECT
go_reset_handshakes => plot4y.OUTPUTSELECT
go_reset_handshakes => plot4y.OUTPUTSELECT
go_reset_handshakes => plot4y.OUTPUTSELECT
go_reset_handshakes => plot5x.OUTPUTSELECT
go_reset_handshakes => plot5x.OUTPUTSELECT
go_reset_handshakes => plot5x.OUTPUTSELECT
go_reset_handshakes => plot5x.OUTPUTSELECT
go_reset_handshakes => plot5x.OUTPUTSELECT
go_reset_handshakes => plot5x.OUTPUTSELECT
go_reset_handshakes => plot5x.OUTPUTSELECT
go_reset_handshakes => plot5x.OUTPUTSELECT
go_reset_handshakes => plot5y.OUTPUTSELECT
go_reset_handshakes => plot5y.OUTPUTSELECT
go_reset_handshakes => plot5y.OUTPUTSELECT
go_reset_handshakes => plot5y.OUTPUTSELECT
go_reset_handshakes => plot5y.OUTPUTSELECT
go_reset_handshakes => plot5y.OUTPUTSELECT
go_reset_handshakes => plot5y.OUTPUTSELECT
go_reset_handshakes => xloc.OUTPUTSELECT
go_reset_handshakes => xloc.OUTPUTSELECT
go_reset_handshakes => xloc.OUTPUTSELECT
go_reset_handshakes => xloc.OUTPUTSELECT
go_reset_handshakes => xloc.OUTPUTSELECT
go_reset_handshakes => xloc.OUTPUTSELECT
go_reset_handshakes => xloc.OUTPUTSELECT
go_reset_handshakes => xloc.OUTPUTSELECT
go_reset_handshakes => yloc.OUTPUTSELECT
go_reset_handshakes => yloc.OUTPUTSELECT
go_reset_handshakes => yloc.OUTPUTSELECT
go_reset_handshakes => yloc.OUTPUTSELECT
go_reset_handshakes => yloc.OUTPUTSELECT
go_reset_handshakes => yloc.OUTPUTSELECT
go_reset_handshakes => yloc.OUTPUTSELECT
go_reset_handshakes => addlength.OUTPUTSELECT
go_reset_handshakes => addlength.OUTPUTSELECT
go_reset_handshakes => addlength.OUTPUTSELECT
go_reset_handshakes => addlength.OUTPUTSELECT
go_reset_handshakes => addlength.OUTPUTSELECT
go_reset_handshakes => addlength.OUTPUTSELECT
go_reset_handshakes => addlength.OUTPUTSELECT
go_reset_handshakes => addlength2.OUTPUTSELECT
go_reset_handshakes => addlength2.OUTPUTSELECT
go_reset_handshakes => addlength2.OUTPUTSELECT
go_reset_handshakes => addlength2.OUTPUTSELECT
go_reset_handshakes => addlength2.OUTPUTSELECT
go_reset_handshakes => addlength2.OUTPUTSELECT
go_reset_handshakes => addlength2.OUTPUTSELECT
go_reset_handshakes => finallength.OUTPUTSELECT
go_reset_handshakes => finallength.OUTPUTSELECT
go_reset_handshakes => finallength.OUTPUTSELECT
go_reset_handshakes => finallength.OUTPUTSELECT
go_reset_handshakes => finallength.OUTPUTSELECT
go_reset_handshakes => finallength.OUTPUTSELECT
go_reset_handshakes => finallength.OUTPUTSELECT
go_reset_handshakes => address_block1_1.OUTPUTSELECT
go_reset_handshakes => address_block1_1.OUTPUTSELECT
go_reset_handshakes => address_block1_1.OUTPUTSELECT
go_reset_handshakes => address_block1_1.OUTPUTSELECT
go_reset_handshakes => address_block1_1.OUTPUTSELECT
go_reset_handshakes => address_block1_1.OUTPUTSELECT
go_reset_handshakes => address_block1_1.OUTPUTSELECT
go_reset_handshakes => address_block1_1.OUTPUTSELECT
go_reset_handshakes => address_block1_1.OUTPUTSELECT
go_reset_handshakes => address_block1_2.OUTPUTSELECT
go_reset_handshakes => address_block1_2.OUTPUTSELECT
go_reset_handshakes => address_block1_2.OUTPUTSELECT
go_reset_handshakes => address_block1_2.OUTPUTSELECT
go_reset_handshakes => address_block1_2.OUTPUTSELECT
go_reset_handshakes => address_block1_2.OUTPUTSELECT
go_reset_handshakes => address_block1_2.OUTPUTSELECT
go_reset_handshakes => address_block1_2.OUTPUTSELECT
go_reset_handshakes => address_block1_2.OUTPUTSELECT
go_reset_handshakes => address_block3_1.OUTPUTSELECT
go_reset_handshakes => address_block3_1.OUTPUTSELECT
go_reset_handshakes => address_block3_1.OUTPUTSELECT
go_reset_handshakes => address_block3_1.OUTPUTSELECT
go_reset_handshakes => address_block3_1.OUTPUTSELECT
go_reset_handshakes => address_block3_1.OUTPUTSELECT
go_reset_handshakes => address_block3_1.OUTPUTSELECT
go_reset_handshakes => address_block3_1.OUTPUTSELECT
go_reset_handshakes => address_block3_1.OUTPUTSELECT
go_reset_handshakes => address_block4_1.OUTPUTSELECT
go_reset_handshakes => address_block4_1.OUTPUTSELECT
go_reset_handshakes => address_block4_1.OUTPUTSELECT
go_reset_handshakes => address_block4_1.OUTPUTSELECT
go_reset_handshakes => address_block4_1.OUTPUTSELECT
go_reset_handshakes => address_block4_1.OUTPUTSELECT
go_reset_handshakes => address_block4_1.OUTPUTSELECT
go_reset_handshakes => address_block4_1.OUTPUTSELECT
go_reset_handshakes => address_block4_1.OUTPUTSELECT
go_reset_handshakes => address_block5_1.OUTPUTSELECT
go_reset_handshakes => address_block5_1.OUTPUTSELECT
go_reset_handshakes => address_block5_1.OUTPUTSELECT
go_reset_handshakes => address_block5_1.OUTPUTSELECT
go_reset_handshakes => address_block5_1.OUTPUTSELECT
go_reset_handshakes => address_block5_1.OUTPUTSELECT
go_reset_handshakes => address_block5_1.OUTPUTSELECT
go_reset_handshakes => address_block5_1.OUTPUTSELECT
go_reset_handshakes => address_block5_1.OUTPUTSELECT
go_reset_handshakes => address_GAMEOVER1_1.OUTPUTSELECT
go_reset_handshakes => address_GAMEOVER1_1.OUTPUTSELECT
go_reset_handshakes => address_GAMEOVER1_1.OUTPUTSELECT
go_reset_handshakes => address_GAMEOVER1_1.OUTPUTSELECT
go_reset_handshakes => address_GAMEOVER1_1.OUTPUTSELECT
go_reset_handshakes => address_GAMEOVER1_1.OUTPUTSELECT
go_reset_handshakes => address_GAMEOVER1_1.OUTPUTSELECT
go_reset_handshakes => address_GAMEOVER1_1.OUTPUTSELECT
go_reset_handshakes => address_GAMEOVER1_1.OUTPUTSELECT
go_reset_handshakes => address_GAMEOVER1_1.OUTPUTSELECT
go_reset_handshakes => address_GAMEOVER1_1.OUTPUTSELECT
go_reset_handshakes => address_GAMEOVER1_1.OUTPUTSELECT
go_reset_handshakes => address_GAMEOVER1_1.OUTPUTSELECT
go_reset_handshakes => address_GAMEOVER1_1.OUTPUTSELECT
go_reset_handshakes => address_GAMEOVER1_1.OUTPUTSELECT
go_reset_handshakes => address_steve_1.OUTPUTSELECT
go_reset_handshakes => address_steve_1.OUTPUTSELECT
go_reset_handshakes => address_steve_1.OUTPUTSELECT
go_reset_handshakes => address_steve_1.OUTPUTSELECT
go_reset_handshakes => address_steve_1.OUTPUTSELECT
go_reset_handshakes => address_steve_1.OUTPUTSELECT
go_reset_handshakes => address_steve_1.OUTPUTSELECT
go_reset_handshakes => address_steve_1.OUTPUTSELECT
go_reset_handshakes => address_steve_1.OUTPUTSELECT
go_reset_handshakes => address_welcome_1.OUTPUTSELECT
go_reset_handshakes => address_welcome_1.OUTPUTSELECT
go_reset_handshakes => address_welcome_1.OUTPUTSELECT
go_reset_handshakes => address_welcome_1.OUTPUTSELECT
go_reset_handshakes => address_welcome_1.OUTPUTSELECT
go_reset_handshakes => address_welcome_1.OUTPUTSELECT
go_reset_handshakes => address_welcome_1.OUTPUTSELECT
go_reset_handshakes => address_welcome_1.OUTPUTSELECT
go_reset_handshakes => address_welcome_1.OUTPUTSELECT
go_reset_handshakes => address_welcome_1.OUTPUTSELECT
go_reset_handshakes => address_welcome_1.OUTPUTSELECT
go_reset_handshakes => address_welcome_1.OUTPUTSELECT
go_reset_handshakes => address_welcome_1.OUTPUTSELECT
go_reset_handshakes => address_welcome_1.OUTPUTSELECT
go_reset_handshakes => address_welcome_1.OUTPUTSELECT
go_reset_handshakes => finishfirst.OUTPUTSELECT
go_reset_handshakes => finish_gameover.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_reset_handshakes => colorout.OUTPUTSELECT
go_gameover => done.OUTPUTSELECT
go_gameover => x.OUTPUTSELECT
go_gameover => x.OUTPUTSELECT
go_gameover => x.OUTPUTSELECT
go_gameover => x.OUTPUTSELECT
go_gameover => x.OUTPUTSELECT
go_gameover => x.OUTPUTSELECT
go_gameover => x.OUTPUTSELECT
go_gameover => x.OUTPUTSELECT
go_gameover => y.OUTPUTSELECT
go_gameover => y.OUTPUTSELECT
go_gameover => y.OUTPUTSELECT
go_gameover => y.OUTPUTSELECT
go_gameover => y.OUTPUTSELECT
go_gameover => y.OUTPUTSELECT
go_gameover => y.OUTPUTSELECT
go_gameover => plot3x.OUTPUTSELECT
go_gameover => plot3x.OUTPUTSELECT
go_gameover => plot3x.OUTPUTSELECT
go_gameover => plot3x.OUTPUTSELECT
go_gameover => plot3x.OUTPUTSELECT
go_gameover => plot3x.OUTPUTSELECT
go_gameover => plot3x.OUTPUTSELECT
go_gameover => plot3x.OUTPUTSELECT
go_gameover => plot3y.OUTPUTSELECT
go_gameover => plot3y.OUTPUTSELECT
go_gameover => plot3y.OUTPUTSELECT
go_gameover => plot3y.OUTPUTSELECT
go_gameover => plot3y.OUTPUTSELECT
go_gameover => plot3y.OUTPUTSELECT
go_gameover => plot3y.OUTPUTSELECT
go_gameover => finish_gameover.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => colorout.OUTPUTSELECT
go_gameover => xloc.OUTPUTSELECT
go_gameover => xloc.OUTPUTSELECT
go_gameover => xloc.OUTPUTSELECT
go_gameover => xloc.OUTPUTSELECT
go_gameover => xloc.OUTPUTSELECT
go_gameover => xloc.OUTPUTSELECT
go_gameover => xloc.OUTPUTSELECT
go_gameover => xloc.OUTPUTSELECT
go_gameover => yloc.OUTPUTSELECT
go_gameover => yloc.OUTPUTSELECT
go_gameover => yloc.OUTPUTSELECT
go_gameover => yloc.OUTPUTSELECT
go_gameover => yloc.OUTPUTSELECT
go_gameover => yloc.OUTPUTSELECT
go_gameover => yloc.OUTPUTSELECT
go_gameover => address_GAMEOVER1_1.OUTPUTSELECT
go_gameover => address_GAMEOVER1_1.OUTPUTSELECT
go_gameover => address_GAMEOVER1_1.OUTPUTSELECT
go_gameover => address_GAMEOVER1_1.OUTPUTSELECT
go_gameover => address_GAMEOVER1_1.OUTPUTSELECT
go_gameover => address_GAMEOVER1_1.OUTPUTSELECT
go_gameover => address_GAMEOVER1_1.OUTPUTSELECT
go_gameover => address_GAMEOVER1_1.OUTPUTSELECT
go_gameover => address_GAMEOVER1_1.OUTPUTSELECT
go_gameover => address_GAMEOVER1_1.OUTPUTSELECT
go_gameover => address_GAMEOVER1_1.OUTPUTSELECT
go_gameover => address_GAMEOVER1_1.OUTPUTSELECT
go_gameover => address_GAMEOVER1_1.OUTPUTSELECT
go_gameover => address_GAMEOVER1_1.OUTPUTSELECT
go_gameover => address_GAMEOVER1_1.OUTPUTSELECT
go_gameover => plot4x.OUTPUTSELECT
go_gameover => plot4x.OUTPUTSELECT
go_gameover => plot4x.OUTPUTSELECT
go_gameover => plot4x.OUTPUTSELECT
go_gameover => plot4x.OUTPUTSELECT
go_gameover => plot4x.OUTPUTSELECT
go_gameover => plot4x.OUTPUTSELECT
go_gameover => plot4x.OUTPUTSELECT
go_gameover => plot4y.OUTPUTSELECT
go_gameover => plot4y.OUTPUTSELECT
go_gameover => plot4y.OUTPUTSELECT
go_gameover => plot4y.OUTPUTSELECT
go_gameover => plot4y.OUTPUTSELECT
go_gameover => plot4y.OUTPUTSELECT
go_gameover => plot4y.OUTPUTSELECT
go_gameover => finish_figure.OUTPUTSELECT
go_gameover => address_steve_1.OUTPUTSELECT
go_gameover => address_steve_1.OUTPUTSELECT
go_gameover => address_steve_1.OUTPUTSELECT
go_gameover => address_steve_1.OUTPUTSELECT
go_gameover => address_steve_1.OUTPUTSELECT
go_gameover => address_steve_1.OUTPUTSELECT
go_gameover => address_steve_1.OUTPUTSELECT
go_gameover => address_steve_1.OUTPUTSELECT
go_gameover => address_steve_1.OUTPUTSELECT
go_gameover => x5.OUTPUTSELECT
go_gameover => x5.OUTPUTSELECT
go_gameover => x5.OUTPUTSELECT
go_gameover => x5.OUTPUTSELECT
go_gameover => x5.OUTPUTSELECT
go_gameover => x5.OUTPUTSELECT
go_gameover => x5.OUTPUTSELECT
go_gameover => x5.OUTPUTSELECT
go_gameover => y5.OUTPUTSELECT
go_gameover => y5.OUTPUTSELECT
go_gameover => y5.OUTPUTSELECT
go_gameover => y5.OUTPUTSELECT
go_gameover => y5.OUTPUTSELECT
go_gameover => y5.OUTPUTSELECT
go_gameover => y5.OUTPUTSELECT
go_gameover => plot5x.OUTPUTSELECT
go_gameover => plot5x.OUTPUTSELECT
go_gameover => plot5x.OUTPUTSELECT
go_gameover => plot5x.OUTPUTSELECT
go_gameover => plot5x.OUTPUTSELECT
go_gameover => plot5x.OUTPUTSELECT
go_gameover => plot5x.OUTPUTSELECT
go_gameover => plot5x.OUTPUTSELECT
go_gameover => plot5y.OUTPUTSELECT
go_gameover => plot5y.OUTPUTSELECT
go_gameover => plot5y.OUTPUTSELECT
go_gameover => plot5y.OUTPUTSELECT
go_gameover => plot5y.OUTPUTSELECT
go_gameover => plot5y.OUTPUTSELECT
go_gameover => plot5y.OUTPUTSELECT
go_gameover => finish_startfigure.OUTPUTSELECT
go_gameover => clearx.OUTPUTSELECT
go_gameover => clearx.OUTPUTSELECT
go_gameover => clearx.OUTPUTSELECT
go_gameover => clearx.OUTPUTSELECT
go_gameover => clearx.OUTPUTSELECT
go_gameover => clearx.OUTPUTSELECT
go_gameover => clearx.OUTPUTSELECT
go_gameover => clearx.OUTPUTSELECT
go_gameover => cleary.OUTPUTSELECT
go_gameover => cleary.OUTPUTSELECT
go_gameover => cleary.OUTPUTSELECT
go_gameover => cleary.OUTPUTSELECT
go_gameover => cleary.OUTPUTSELECT
go_gameover => cleary.OUTPUTSELECT
go_gameover => cleary.OUTPUTSELECT
go_gameover => finish_erasefigure.OUTPUTSELECT
go_gameover => plotx.OUTPUTSELECT
go_gameover => plotx.OUTPUTSELECT
go_gameover => plotx.OUTPUTSELECT
go_gameover => plotx.OUTPUTSELECT
go_gameover => plotx.OUTPUTSELECT
go_gameover => ploty.OUTPUTSELECT
go_gameover => ploty.OUTPUTSELECT
go_gameover => ploty.OUTPUTSELECT
go_gameover => ploty.OUTPUTSELECT
go_gameover => ploty.OUTPUTSELECT
go_gameover => finishfirst.OUTPUTSELECT
go_gameover => address_block1_1.OUTPUTSELECT
go_gameover => address_block1_1.OUTPUTSELECT
go_gameover => address_block1_1.OUTPUTSELECT
go_gameover => address_block1_1.OUTPUTSELECT
go_gameover => address_block1_1.OUTPUTSELECT
go_gameover => address_block1_1.OUTPUTSELECT
go_gameover => address_block1_1.OUTPUTSELECT
go_gameover => address_block1_1.OUTPUTSELECT
go_gameover => address_block1_1.OUTPUTSELECT
go_gameover => plot2x.OUTPUTSELECT
go_gameover => plot2x.OUTPUTSELECT
go_gameover => plot2x.OUTPUTSELECT
go_gameover => plot2x.OUTPUTSELECT
go_gameover => plot2x.OUTPUTSELECT
go_gameover => plot2y.OUTPUTSELECT
go_gameover => plot2y.OUTPUTSELECT
go_gameover => plot2y.OUTPUTSELECT
go_gameover => plot2y.OUTPUTSELECT
go_gameover => plot2y.OUTPUTSELECT
go_gameover => finish_landscape.OUTPUTSELECT
go_gameover => address_block1_2.OUTPUTSELECT
go_gameover => address_block1_2.OUTPUTSELECT
go_gameover => address_block1_2.OUTPUTSELECT
go_gameover => address_block1_2.OUTPUTSELECT
go_gameover => address_block1_2.OUTPUTSELECT
go_gameover => address_block1_2.OUTPUTSELECT
go_gameover => address_block1_2.OUTPUTSELECT
go_gameover => address_block1_2.OUTPUTSELECT
go_gameover => address_block1_2.OUTPUTSELECT
go_gameover => address_block4_1.OUTPUTSELECT
go_gameover => address_block4_1.OUTPUTSELECT
go_gameover => address_block4_1.OUTPUTSELECT
go_gameover => address_block4_1.OUTPUTSELECT
go_gameover => address_block4_1.OUTPUTSELECT
go_gameover => address_block4_1.OUTPUTSELECT
go_gameover => address_block4_1.OUTPUTSELECT
go_gameover => address_block4_1.OUTPUTSELECT
go_gameover => address_block4_1.OUTPUTSELECT
go_gameover => address_block3_1.OUTPUTSELECT
go_gameover => address_block3_1.OUTPUTSELECT
go_gameover => address_block3_1.OUTPUTSELECT
go_gameover => address_block3_1.OUTPUTSELECT
go_gameover => address_block3_1.OUTPUTSELECT
go_gameover => address_block3_1.OUTPUTSELECT
go_gameover => address_block3_1.OUTPUTSELECT
go_gameover => address_block3_1.OUTPUTSELECT
go_gameover => address_block3_1.OUTPUTSELECT
go_gameover => address_block5_1.OUTPUTSELECT
go_gameover => address_block5_1.OUTPUTSELECT
go_gameover => address_block5_1.OUTPUTSELECT
go_gameover => address_block5_1.OUTPUTSELECT
go_gameover => address_block5_1.OUTPUTSELECT
go_gameover => address_block5_1.OUTPUTSELECT
go_gameover => address_block5_1.OUTPUTSELECT
go_gameover => address_block5_1.OUTPUTSELECT
go_gameover => address_block5_1.OUTPUTSELECT
go_gameover => finish.OUTPUTSELECT
go_gameover => finish_landandsky.OUTPUTSELECT
go_gameover => debuger.OUTPUTSELECT
go_gameover => finish_draw.OUTPUTSELECT
go_gameover => finish_clearplot.OUTPUTSELECT
go_gameover => finish_rotate.OUTPUTSELECT
go_gameover => finish_clearrotate.OUTPUTSELECT
go_gameover => finish_flat.OUTPUTSELECT
go_gameover => finish_setupwelcome.OUTPUTSELECT
go_gameover => addlength.OUTPUTSELECT
go_gameover => addlength.OUTPUTSELECT
go_gameover => addlength.OUTPUTSELECT
go_gameover => addlength.OUTPUTSELECT
go_gameover => addlength.OUTPUTSELECT
go_gameover => addlength.OUTPUTSELECT
go_gameover => addlength.OUTPUTSELECT
go_gameover => addlength2.OUTPUTSELECT
go_gameover => addlength2.OUTPUTSELECT
go_gameover => addlength2.OUTPUTSELECT
go_gameover => addlength2.OUTPUTSELECT
go_gameover => addlength2.OUTPUTSELECT
go_gameover => addlength2.OUTPUTSELECT
go_gameover => addlength2.OUTPUTSELECT
go_gameover => finallength.OUTPUTSELECT
go_gameover => finallength.OUTPUTSELECT
go_gameover => finallength.OUTPUTSELECT
go_gameover => finallength.OUTPUTSELECT
go_gameover => finallength.OUTPUTSELECT
go_gameover => finallength.OUTPUTSELECT
go_gameover => finallength.OUTPUTSELECT
go_gameover => address_welcome_1.OUTPUTSELECT
go_gameover => address_welcome_1.OUTPUTSELECT
go_gameover => address_welcome_1.OUTPUTSELECT
go_gameover => address_welcome_1.OUTPUTSELECT
go_gameover => address_welcome_1.OUTPUTSELECT
go_gameover => address_welcome_1.OUTPUTSELECT
go_gameover => address_welcome_1.OUTPUTSELECT
go_gameover => address_welcome_1.OUTPUTSELECT
go_gameover => address_welcome_1.OUTPUTSELECT
go_gameover => address_welcome_1.OUTPUTSELECT
go_gameover => address_welcome_1.OUTPUTSELECT
go_gameover => address_welcome_1.OUTPUTSELECT
go_gameover => address_welcome_1.OUTPUTSELECT
go_gameover => address_welcome_1.OUTPUTSELECT
go_gameover => address_welcome_1.OUTPUTSELECT
go_plotfigure => done.OUTPUTSELECT
go_plotfigure => x.OUTPUTSELECT
go_plotfigure => x.OUTPUTSELECT
go_plotfigure => x.OUTPUTSELECT
go_plotfigure => x.OUTPUTSELECT
go_plotfigure => x.OUTPUTSELECT
go_plotfigure => x.OUTPUTSELECT
go_plotfigure => x.OUTPUTSELECT
go_plotfigure => x.OUTPUTSELECT
go_plotfigure => y.OUTPUTSELECT
go_plotfigure => y.OUTPUTSELECT
go_plotfigure => y.OUTPUTSELECT
go_plotfigure => y.OUTPUTSELECT
go_plotfigure => y.OUTPUTSELECT
go_plotfigure => y.OUTPUTSELECT
go_plotfigure => y.OUTPUTSELECT
go_plotfigure => plot4x.OUTPUTSELECT
go_plotfigure => plot4x.OUTPUTSELECT
go_plotfigure => plot4x.OUTPUTSELECT
go_plotfigure => plot4x.OUTPUTSELECT
go_plotfigure => plot4x.OUTPUTSELECT
go_plotfigure => plot4x.OUTPUTSELECT
go_plotfigure => plot4x.OUTPUTSELECT
go_plotfigure => plot4x.OUTPUTSELECT
go_plotfigure => plot4y.OUTPUTSELECT
go_plotfigure => plot4y.OUTPUTSELECT
go_plotfigure => plot4y.OUTPUTSELECT
go_plotfigure => plot4y.OUTPUTSELECT
go_plotfigure => plot4y.OUTPUTSELECT
go_plotfigure => plot4y.OUTPUTSELECT
go_plotfigure => plot4y.OUTPUTSELECT
go_plotfigure => finish_figure.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => colorout.OUTPUTSELECT
go_plotfigure => xloc.OUTPUTSELECT
go_plotfigure => xloc.OUTPUTSELECT
go_plotfigure => xloc.OUTPUTSELECT
go_plotfigure => xloc.OUTPUTSELECT
go_plotfigure => xloc.OUTPUTSELECT
go_plotfigure => xloc.OUTPUTSELECT
go_plotfigure => xloc.OUTPUTSELECT
go_plotfigure => xloc.OUTPUTSELECT
go_plotfigure => yloc.OUTPUTSELECT
go_plotfigure => yloc.OUTPUTSELECT
go_plotfigure => yloc.OUTPUTSELECT
go_plotfigure => yloc.OUTPUTSELECT
go_plotfigure => yloc.OUTPUTSELECT
go_plotfigure => yloc.OUTPUTSELECT
go_plotfigure => yloc.OUTPUTSELECT
go_plotfigure => address_steve_1.OUTPUTSELECT
go_plotfigure => address_steve_1.OUTPUTSELECT
go_plotfigure => address_steve_1.OUTPUTSELECT
go_plotfigure => address_steve_1.OUTPUTSELECT
go_plotfigure => address_steve_1.OUTPUTSELECT
go_plotfigure => address_steve_1.OUTPUTSELECT
go_plotfigure => address_steve_1.OUTPUTSELECT
go_plotfigure => address_steve_1.OUTPUTSELECT
go_plotfigure => address_steve_1.OUTPUTSELECT
go_plotfigure => x5.OUTPUTSELECT
go_plotfigure => x5.OUTPUTSELECT
go_plotfigure => x5.OUTPUTSELECT
go_plotfigure => x5.OUTPUTSELECT
go_plotfigure => x5.OUTPUTSELECT
go_plotfigure => x5.OUTPUTSELECT
go_plotfigure => x5.OUTPUTSELECT
go_plotfigure => x5.OUTPUTSELECT
go_plotfigure => y5.OUTPUTSELECT
go_plotfigure => y5.OUTPUTSELECT
go_plotfigure => y5.OUTPUTSELECT
go_plotfigure => y5.OUTPUTSELECT
go_plotfigure => y5.OUTPUTSELECT
go_plotfigure => y5.OUTPUTSELECT
go_plotfigure => y5.OUTPUTSELECT
go_plotfigure => plot5x.OUTPUTSELECT
go_plotfigure => plot5x.OUTPUTSELECT
go_plotfigure => plot5x.OUTPUTSELECT
go_plotfigure => plot5x.OUTPUTSELECT
go_plotfigure => plot5x.OUTPUTSELECT
go_plotfigure => plot5x.OUTPUTSELECT
go_plotfigure => plot5x.OUTPUTSELECT
go_plotfigure => plot5x.OUTPUTSELECT
go_plotfigure => plot5y.OUTPUTSELECT
go_plotfigure => plot5y.OUTPUTSELECT
go_plotfigure => plot5y.OUTPUTSELECT
go_plotfigure => plot5y.OUTPUTSELECT
go_plotfigure => plot5y.OUTPUTSELECT
go_plotfigure => plot5y.OUTPUTSELECT
go_plotfigure => plot5y.OUTPUTSELECT
go_plotfigure => finish_startfigure.OUTPUTSELECT
go_plotfigure => clearx.OUTPUTSELECT
go_plotfigure => clearx.OUTPUTSELECT
go_plotfigure => clearx.OUTPUTSELECT
go_plotfigure => clearx.OUTPUTSELECT
go_plotfigure => clearx.OUTPUTSELECT
go_plotfigure => clearx.OUTPUTSELECT
go_plotfigure => clearx.OUTPUTSELECT
go_plotfigure => clearx.OUTPUTSELECT
go_plotfigure => cleary.OUTPUTSELECT
go_plotfigure => cleary.OUTPUTSELECT
go_plotfigure => cleary.OUTPUTSELECT
go_plotfigure => cleary.OUTPUTSELECT
go_plotfigure => cleary.OUTPUTSELECT
go_plotfigure => cleary.OUTPUTSELECT
go_plotfigure => cleary.OUTPUTSELECT
go_plotfigure => finish_erasefigure.OUTPUTSELECT
go_plotfigure => plotx.OUTPUTSELECT
go_plotfigure => plotx.OUTPUTSELECT
go_plotfigure => plotx.OUTPUTSELECT
go_plotfigure => plotx.OUTPUTSELECT
go_plotfigure => plotx.OUTPUTSELECT
go_plotfigure => ploty.OUTPUTSELECT
go_plotfigure => ploty.OUTPUTSELECT
go_plotfigure => ploty.OUTPUTSELECT
go_plotfigure => ploty.OUTPUTSELECT
go_plotfigure => ploty.OUTPUTSELECT
go_plotfigure => finishfirst.OUTPUTSELECT
go_plotfigure => address_block1_1.OUTPUTSELECT
go_plotfigure => address_block1_1.OUTPUTSELECT
go_plotfigure => address_block1_1.OUTPUTSELECT
go_plotfigure => address_block1_1.OUTPUTSELECT
go_plotfigure => address_block1_1.OUTPUTSELECT
go_plotfigure => address_block1_1.OUTPUTSELECT
go_plotfigure => address_block1_1.OUTPUTSELECT
go_plotfigure => address_block1_1.OUTPUTSELECT
go_plotfigure => address_block1_1.OUTPUTSELECT
go_plotfigure => plot2x.OUTPUTSELECT
go_plotfigure => plot2x.OUTPUTSELECT
go_plotfigure => plot2x.OUTPUTSELECT
go_plotfigure => plot2x.OUTPUTSELECT
go_plotfigure => plot2x.OUTPUTSELECT
go_plotfigure => plot2y.OUTPUTSELECT
go_plotfigure => plot2y.OUTPUTSELECT
go_plotfigure => plot2y.OUTPUTSELECT
go_plotfigure => plot2y.OUTPUTSELECT
go_plotfigure => plot2y.OUTPUTSELECT
go_plotfigure => finish_landscape.OUTPUTSELECT
go_plotfigure => address_block1_2.OUTPUTSELECT
go_plotfigure => address_block1_2.OUTPUTSELECT
go_plotfigure => address_block1_2.OUTPUTSELECT
go_plotfigure => address_block1_2.OUTPUTSELECT
go_plotfigure => address_block1_2.OUTPUTSELECT
go_plotfigure => address_block1_2.OUTPUTSELECT
go_plotfigure => address_block1_2.OUTPUTSELECT
go_plotfigure => address_block1_2.OUTPUTSELECT
go_plotfigure => address_block1_2.OUTPUTSELECT
go_plotfigure => address_block4_1.OUTPUTSELECT
go_plotfigure => address_block4_1.OUTPUTSELECT
go_plotfigure => address_block4_1.OUTPUTSELECT
go_plotfigure => address_block4_1.OUTPUTSELECT
go_plotfigure => address_block4_1.OUTPUTSELECT
go_plotfigure => address_block4_1.OUTPUTSELECT
go_plotfigure => address_block4_1.OUTPUTSELECT
go_plotfigure => address_block4_1.OUTPUTSELECT
go_plotfigure => address_block4_1.OUTPUTSELECT
go_plotfigure => address_block3_1.OUTPUTSELECT
go_plotfigure => address_block3_1.OUTPUTSELECT
go_plotfigure => address_block3_1.OUTPUTSELECT
go_plotfigure => address_block3_1.OUTPUTSELECT
go_plotfigure => address_block3_1.OUTPUTSELECT
go_plotfigure => address_block3_1.OUTPUTSELECT
go_plotfigure => address_block3_1.OUTPUTSELECT
go_plotfigure => address_block3_1.OUTPUTSELECT
go_plotfigure => address_block3_1.OUTPUTSELECT
go_plotfigure => address_block5_1.OUTPUTSELECT
go_plotfigure => address_block5_1.OUTPUTSELECT
go_plotfigure => address_block5_1.OUTPUTSELECT
go_plotfigure => address_block5_1.OUTPUTSELECT
go_plotfigure => address_block5_1.OUTPUTSELECT
go_plotfigure => address_block5_1.OUTPUTSELECT
go_plotfigure => address_block5_1.OUTPUTSELECT
go_plotfigure => address_block5_1.OUTPUTSELECT
go_plotfigure => address_block5_1.OUTPUTSELECT
go_plotfigure => finish.OUTPUTSELECT
go_plotfigure => finish_landandsky.OUTPUTSELECT
go_plotfigure => debuger.OUTPUTSELECT
go_plotfigure => finish_draw.OUTPUTSELECT
go_plotfigure => finish_clearplot.OUTPUTSELECT
go_plotfigure => finish_rotate.OUTPUTSELECT
go_plotfigure => finish_clearrotate.OUTPUTSELECT
go_plotfigure => finish_flat.OUTPUTSELECT
go_plotfigure => finish_setupwelcome.OUTPUTSELECT
go_plotfigure => plot3x.OUTPUTSELECT
go_plotfigure => plot3x.OUTPUTSELECT
go_plotfigure => plot3x.OUTPUTSELECT
go_plotfigure => plot3x.OUTPUTSELECT
go_plotfigure => plot3x.OUTPUTSELECT
go_plotfigure => plot3x.OUTPUTSELECT
go_plotfigure => plot3x.OUTPUTSELECT
go_plotfigure => plot3x.OUTPUTSELECT
go_plotfigure => plot3y.OUTPUTSELECT
go_plotfigure => plot3y.OUTPUTSELECT
go_plotfigure => plot3y.OUTPUTSELECT
go_plotfigure => plot3y.OUTPUTSELECT
go_plotfigure => plot3y.OUTPUTSELECT
go_plotfigure => plot3y.OUTPUTSELECT
go_plotfigure => plot3y.OUTPUTSELECT
go_plotfigure => addlength.OUTPUTSELECT
go_plotfigure => addlength.OUTPUTSELECT
go_plotfigure => addlength.OUTPUTSELECT
go_plotfigure => addlength.OUTPUTSELECT
go_plotfigure => addlength.OUTPUTSELECT
go_plotfigure => addlength.OUTPUTSELECT
go_plotfigure => addlength.OUTPUTSELECT
go_plotfigure => addlength2.OUTPUTSELECT
go_plotfigure => addlength2.OUTPUTSELECT
go_plotfigure => addlength2.OUTPUTSELECT
go_plotfigure => addlength2.OUTPUTSELECT
go_plotfigure => addlength2.OUTPUTSELECT
go_plotfigure => addlength2.OUTPUTSELECT
go_plotfigure => addlength2.OUTPUTSELECT
go_plotfigure => finallength.OUTPUTSELECT
go_plotfigure => finallength.OUTPUTSELECT
go_plotfigure => finallength.OUTPUTSELECT
go_plotfigure => finallength.OUTPUTSELECT
go_plotfigure => finallength.OUTPUTSELECT
go_plotfigure => finallength.OUTPUTSELECT
go_plotfigure => finallength.OUTPUTSELECT
go_plotfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotfigure => address_welcome_1.OUTPUTSELECT
go_plotfigure => address_welcome_1.OUTPUTSELECT
go_plotfigure => address_welcome_1.OUTPUTSELECT
go_plotfigure => address_welcome_1.OUTPUTSELECT
go_plotfigure => address_welcome_1.OUTPUTSELECT
go_plotfigure => address_welcome_1.OUTPUTSELECT
go_plotfigure => address_welcome_1.OUTPUTSELECT
go_plotfigure => address_welcome_1.OUTPUTSELECT
go_plotfigure => address_welcome_1.OUTPUTSELECT
go_plotfigure => address_welcome_1.OUTPUTSELECT
go_plotfigure => address_welcome_1.OUTPUTSELECT
go_plotfigure => address_welcome_1.OUTPUTSELECT
go_plotfigure => address_welcome_1.OUTPUTSELECT
go_plotfigure => address_welcome_1.OUTPUTSELECT
go_plotfigure => address_welcome_1.OUTPUTSELECT
go_plotfigure => finish_gameover.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => colorout.OUTPUTSELECT
go_clearfigure => clearx.OUTPUTSELECT
go_clearfigure => clearx.OUTPUTSELECT
go_clearfigure => clearx.OUTPUTSELECT
go_clearfigure => clearx.OUTPUTSELECT
go_clearfigure => clearx.OUTPUTSELECT
go_clearfigure => clearx.OUTPUTSELECT
go_clearfigure => clearx.OUTPUTSELECT
go_clearfigure => clearx.OUTPUTSELECT
go_clearfigure => done.OUTPUTSELECT
go_clearfigure => cleary.OUTPUTSELECT
go_clearfigure => cleary.OUTPUTSELECT
go_clearfigure => cleary.OUTPUTSELECT
go_clearfigure => cleary.OUTPUTSELECT
go_clearfigure => cleary.OUTPUTSELECT
go_clearfigure => cleary.OUTPUTSELECT
go_clearfigure => cleary.OUTPUTSELECT
go_clearfigure => finish_erasefigure.OUTPUTSELECT
go_clearfigure => xloc.OUTPUTSELECT
go_clearfigure => xloc.OUTPUTSELECT
go_clearfigure => xloc.OUTPUTSELECT
go_clearfigure => xloc.OUTPUTSELECT
go_clearfigure => xloc.OUTPUTSELECT
go_clearfigure => xloc.OUTPUTSELECT
go_clearfigure => xloc.OUTPUTSELECT
go_clearfigure => xloc.OUTPUTSELECT
go_clearfigure => yloc.OUTPUTSELECT
go_clearfigure => yloc.OUTPUTSELECT
go_clearfigure => yloc.OUTPUTSELECT
go_clearfigure => yloc.OUTPUTSELECT
go_clearfigure => yloc.OUTPUTSELECT
go_clearfigure => yloc.OUTPUTSELECT
go_clearfigure => yloc.OUTPUTSELECT
go_clearfigure => finish_figure.OUTPUTSELECT
go_clearfigure => address_steve_1.OUTPUTSELECT
go_clearfigure => address_steve_1.OUTPUTSELECT
go_clearfigure => address_steve_1.OUTPUTSELECT
go_clearfigure => address_steve_1.OUTPUTSELECT
go_clearfigure => address_steve_1.OUTPUTSELECT
go_clearfigure => address_steve_1.OUTPUTSELECT
go_clearfigure => address_steve_1.OUTPUTSELECT
go_clearfigure => address_steve_1.OUTPUTSELECT
go_clearfigure => address_steve_1.OUTPUTSELECT
go_clearfigure => plot4x.OUTPUTSELECT
go_clearfigure => plot4x.OUTPUTSELECT
go_clearfigure => plot4x.OUTPUTSELECT
go_clearfigure => plot4x.OUTPUTSELECT
go_clearfigure => plot4x.OUTPUTSELECT
go_clearfigure => plot4x.OUTPUTSELECT
go_clearfigure => plot4x.OUTPUTSELECT
go_clearfigure => plot4x.OUTPUTSELECT
go_clearfigure => plot4y.OUTPUTSELECT
go_clearfigure => plot4y.OUTPUTSELECT
go_clearfigure => plot4y.OUTPUTSELECT
go_clearfigure => plot4y.OUTPUTSELECT
go_clearfigure => plot4y.OUTPUTSELECT
go_clearfigure => plot4y.OUTPUTSELECT
go_clearfigure => plot4y.OUTPUTSELECT
go_clearfigure => x.OUTPUTSELECT
go_clearfigure => x.OUTPUTSELECT
go_clearfigure => x.OUTPUTSELECT
go_clearfigure => x.OUTPUTSELECT
go_clearfigure => x.OUTPUTSELECT
go_clearfigure => x.OUTPUTSELECT
go_clearfigure => x.OUTPUTSELECT
go_clearfigure => x.OUTPUTSELECT
go_clearfigure => y.OUTPUTSELECT
go_clearfigure => y.OUTPUTSELECT
go_clearfigure => y.OUTPUTSELECT
go_clearfigure => y.OUTPUTSELECT
go_clearfigure => y.OUTPUTSELECT
go_clearfigure => y.OUTPUTSELECT
go_clearfigure => y.OUTPUTSELECT
go_clearfigure => plotx.OUTPUTSELECT
go_clearfigure => plotx.OUTPUTSELECT
go_clearfigure => plotx.OUTPUTSELECT
go_clearfigure => plotx.OUTPUTSELECT
go_clearfigure => plotx.OUTPUTSELECT
go_clearfigure => ploty.OUTPUTSELECT
go_clearfigure => ploty.OUTPUTSELECT
go_clearfigure => ploty.OUTPUTSELECT
go_clearfigure => ploty.OUTPUTSELECT
go_clearfigure => ploty.OUTPUTSELECT
go_clearfigure => finishfirst.OUTPUTSELECT
go_clearfigure => address_block1_1.OUTPUTSELECT
go_clearfigure => address_block1_1.OUTPUTSELECT
go_clearfigure => address_block1_1.OUTPUTSELECT
go_clearfigure => address_block1_1.OUTPUTSELECT
go_clearfigure => address_block1_1.OUTPUTSELECT
go_clearfigure => address_block1_1.OUTPUTSELECT
go_clearfigure => address_block1_1.OUTPUTSELECT
go_clearfigure => address_block1_1.OUTPUTSELECT
go_clearfigure => address_block1_1.OUTPUTSELECT
go_clearfigure => plot2x.OUTPUTSELECT
go_clearfigure => plot2x.OUTPUTSELECT
go_clearfigure => plot2x.OUTPUTSELECT
go_clearfigure => plot2x.OUTPUTSELECT
go_clearfigure => plot2x.OUTPUTSELECT
go_clearfigure => plot2y.OUTPUTSELECT
go_clearfigure => plot2y.OUTPUTSELECT
go_clearfigure => plot2y.OUTPUTSELECT
go_clearfigure => plot2y.OUTPUTSELECT
go_clearfigure => plot2y.OUTPUTSELECT
go_clearfigure => finish_landscape.OUTPUTSELECT
go_clearfigure => address_block1_2.OUTPUTSELECT
go_clearfigure => address_block1_2.OUTPUTSELECT
go_clearfigure => address_block1_2.OUTPUTSELECT
go_clearfigure => address_block1_2.OUTPUTSELECT
go_clearfigure => address_block1_2.OUTPUTSELECT
go_clearfigure => address_block1_2.OUTPUTSELECT
go_clearfigure => address_block1_2.OUTPUTSELECT
go_clearfigure => address_block1_2.OUTPUTSELECT
go_clearfigure => address_block1_2.OUTPUTSELECT
go_clearfigure => address_block4_1.OUTPUTSELECT
go_clearfigure => address_block4_1.OUTPUTSELECT
go_clearfigure => address_block4_1.OUTPUTSELECT
go_clearfigure => address_block4_1.OUTPUTSELECT
go_clearfigure => address_block4_1.OUTPUTSELECT
go_clearfigure => address_block4_1.OUTPUTSELECT
go_clearfigure => address_block4_1.OUTPUTSELECT
go_clearfigure => address_block4_1.OUTPUTSELECT
go_clearfigure => address_block4_1.OUTPUTSELECT
go_clearfigure => address_block3_1.OUTPUTSELECT
go_clearfigure => address_block3_1.OUTPUTSELECT
go_clearfigure => address_block3_1.OUTPUTSELECT
go_clearfigure => address_block3_1.OUTPUTSELECT
go_clearfigure => address_block3_1.OUTPUTSELECT
go_clearfigure => address_block3_1.OUTPUTSELECT
go_clearfigure => address_block3_1.OUTPUTSELECT
go_clearfigure => address_block3_1.OUTPUTSELECT
go_clearfigure => address_block3_1.OUTPUTSELECT
go_clearfigure => address_block5_1.OUTPUTSELECT
go_clearfigure => address_block5_1.OUTPUTSELECT
go_clearfigure => address_block5_1.OUTPUTSELECT
go_clearfigure => address_block5_1.OUTPUTSELECT
go_clearfigure => address_block5_1.OUTPUTSELECT
go_clearfigure => address_block5_1.OUTPUTSELECT
go_clearfigure => address_block5_1.OUTPUTSELECT
go_clearfigure => address_block5_1.OUTPUTSELECT
go_clearfigure => address_block5_1.OUTPUTSELECT
go_clearfigure => finish.OUTPUTSELECT
go_clearfigure => finish_landandsky.OUTPUTSELECT
go_clearfigure => debuger.OUTPUTSELECT
go_clearfigure => finish_draw.OUTPUTSELECT
go_clearfigure => finish_clearplot.OUTPUTSELECT
go_clearfigure => finish_rotate.OUTPUTSELECT
go_clearfigure => finish_clearrotate.OUTPUTSELECT
go_clearfigure => finish_flat.OUTPUTSELECT
go_clearfigure => finish_startfigure.OUTPUTSELECT
go_clearfigure => finish_setupwelcome.OUTPUTSELECT
go_clearfigure => plot3x.OUTPUTSELECT
go_clearfigure => plot3x.OUTPUTSELECT
go_clearfigure => plot3x.OUTPUTSELECT
go_clearfigure => plot3x.OUTPUTSELECT
go_clearfigure => plot3x.OUTPUTSELECT
go_clearfigure => plot3x.OUTPUTSELECT
go_clearfigure => plot3x.OUTPUTSELECT
go_clearfigure => plot3x.OUTPUTSELECT
go_clearfigure => plot3y.OUTPUTSELECT
go_clearfigure => plot3y.OUTPUTSELECT
go_clearfigure => plot3y.OUTPUTSELECT
go_clearfigure => plot3y.OUTPUTSELECT
go_clearfigure => plot3y.OUTPUTSELECT
go_clearfigure => plot3y.OUTPUTSELECT
go_clearfigure => plot3y.OUTPUTSELECT
go_clearfigure => plot5x.OUTPUTSELECT
go_clearfigure => plot5x.OUTPUTSELECT
go_clearfigure => plot5x.OUTPUTSELECT
go_clearfigure => plot5x.OUTPUTSELECT
go_clearfigure => plot5x.OUTPUTSELECT
go_clearfigure => plot5x.OUTPUTSELECT
go_clearfigure => plot5x.OUTPUTSELECT
go_clearfigure => plot5x.OUTPUTSELECT
go_clearfigure => plot5y.OUTPUTSELECT
go_clearfigure => plot5y.OUTPUTSELECT
go_clearfigure => plot5y.OUTPUTSELECT
go_clearfigure => plot5y.OUTPUTSELECT
go_clearfigure => plot5y.OUTPUTSELECT
go_clearfigure => plot5y.OUTPUTSELECT
go_clearfigure => plot5y.OUTPUTSELECT
go_clearfigure => addlength.OUTPUTSELECT
go_clearfigure => addlength.OUTPUTSELECT
go_clearfigure => addlength.OUTPUTSELECT
go_clearfigure => addlength.OUTPUTSELECT
go_clearfigure => addlength.OUTPUTSELECT
go_clearfigure => addlength.OUTPUTSELECT
go_clearfigure => addlength.OUTPUTSELECT
go_clearfigure => addlength2.OUTPUTSELECT
go_clearfigure => addlength2.OUTPUTSELECT
go_clearfigure => addlength2.OUTPUTSELECT
go_clearfigure => addlength2.OUTPUTSELECT
go_clearfigure => addlength2.OUTPUTSELECT
go_clearfigure => addlength2.OUTPUTSELECT
go_clearfigure => addlength2.OUTPUTSELECT
go_clearfigure => finallength.OUTPUTSELECT
go_clearfigure => finallength.OUTPUTSELECT
go_clearfigure => finallength.OUTPUTSELECT
go_clearfigure => finallength.OUTPUTSELECT
go_clearfigure => finallength.OUTPUTSELECT
go_clearfigure => finallength.OUTPUTSELECT
go_clearfigure => finallength.OUTPUTSELECT
go_clearfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_clearfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_clearfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_clearfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_clearfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_clearfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_clearfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_clearfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_clearfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_clearfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_clearfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_clearfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_clearfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_clearfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_clearfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_clearfigure => address_welcome_1.OUTPUTSELECT
go_clearfigure => address_welcome_1.OUTPUTSELECT
go_clearfigure => address_welcome_1.OUTPUTSELECT
go_clearfigure => address_welcome_1.OUTPUTSELECT
go_clearfigure => address_welcome_1.OUTPUTSELECT
go_clearfigure => address_welcome_1.OUTPUTSELECT
go_clearfigure => address_welcome_1.OUTPUTSELECT
go_clearfigure => address_welcome_1.OUTPUTSELECT
go_clearfigure => address_welcome_1.OUTPUTSELECT
go_clearfigure => address_welcome_1.OUTPUTSELECT
go_clearfigure => address_welcome_1.OUTPUTSELECT
go_clearfigure => address_welcome_1.OUTPUTSELECT
go_clearfigure => address_welcome_1.OUTPUTSELECT
go_clearfigure => address_welcome_1.OUTPUTSELECT
go_clearfigure => address_welcome_1.OUTPUTSELECT
go_clearfigure => finish_gameover.OUTPUTSELECT
go_resetsteve => finish_figure.OUTPUTSELECT
go_resetsteve => finish_erasefigure.OUTPUTSELECT
go_resetsteve => address_steve_1.OUTPUTSELECT
go_resetsteve => address_steve_1.OUTPUTSELECT
go_resetsteve => address_steve_1.OUTPUTSELECT
go_resetsteve => address_steve_1.OUTPUTSELECT
go_resetsteve => address_steve_1.OUTPUTSELECT
go_resetsteve => address_steve_1.OUTPUTSELECT
go_resetsteve => address_steve_1.OUTPUTSELECT
go_resetsteve => address_steve_1.OUTPUTSELECT
go_resetsteve => address_steve_1.OUTPUTSELECT
go_resetsteve => plot4x.OUTPUTSELECT
go_resetsteve => plot4x.OUTPUTSELECT
go_resetsteve => plot4x.OUTPUTSELECT
go_resetsteve => plot4x.OUTPUTSELECT
go_resetsteve => plot4x.OUTPUTSELECT
go_resetsteve => plot4x.OUTPUTSELECT
go_resetsteve => plot4x.OUTPUTSELECT
go_resetsteve => plot4x.OUTPUTSELECT
go_resetsteve => plot4y.OUTPUTSELECT
go_resetsteve => plot4y.OUTPUTSELECT
go_resetsteve => plot4y.OUTPUTSELECT
go_resetsteve => plot4y.OUTPUTSELECT
go_resetsteve => plot4y.OUTPUTSELECT
go_resetsteve => plot4y.OUTPUTSELECT
go_resetsteve => plot4y.OUTPUTSELECT
go_resetsteve => done.OUTPUTSELECT
go_resetsteve => x.OUTPUTSELECT
go_resetsteve => x.OUTPUTSELECT
go_resetsteve => x.OUTPUTSELECT
go_resetsteve => x.OUTPUTSELECT
go_resetsteve => x.OUTPUTSELECT
go_resetsteve => x.OUTPUTSELECT
go_resetsteve => x.OUTPUTSELECT
go_resetsteve => x.OUTPUTSELECT
go_resetsteve => y.OUTPUTSELECT
go_resetsteve => y.OUTPUTSELECT
go_resetsteve => y.OUTPUTSELECT
go_resetsteve => y.OUTPUTSELECT
go_resetsteve => y.OUTPUTSELECT
go_resetsteve => y.OUTPUTSELECT
go_resetsteve => y.OUTPUTSELECT
go_resetsteve => plotx.OUTPUTSELECT
go_resetsteve => plotx.OUTPUTSELECT
go_resetsteve => plotx.OUTPUTSELECT
go_resetsteve => plotx.OUTPUTSELECT
go_resetsteve => plotx.OUTPUTSELECT
go_resetsteve => ploty.OUTPUTSELECT
go_resetsteve => ploty.OUTPUTSELECT
go_resetsteve => ploty.OUTPUTSELECT
go_resetsteve => ploty.OUTPUTSELECT
go_resetsteve => ploty.OUTPUTSELECT
go_resetsteve => finishfirst.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => colorout.OUTPUTSELECT
go_resetsteve => xloc.OUTPUTSELECT
go_resetsteve => xloc.OUTPUTSELECT
go_resetsteve => xloc.OUTPUTSELECT
go_resetsteve => xloc.OUTPUTSELECT
go_resetsteve => xloc.OUTPUTSELECT
go_resetsteve => xloc.OUTPUTSELECT
go_resetsteve => xloc.OUTPUTSELECT
go_resetsteve => xloc.OUTPUTSELECT
go_resetsteve => yloc.OUTPUTSELECT
go_resetsteve => yloc.OUTPUTSELECT
go_resetsteve => yloc.OUTPUTSELECT
go_resetsteve => yloc.OUTPUTSELECT
go_resetsteve => yloc.OUTPUTSELECT
go_resetsteve => yloc.OUTPUTSELECT
go_resetsteve => yloc.OUTPUTSELECT
go_resetsteve => address_block1_1.OUTPUTSELECT
go_resetsteve => address_block1_1.OUTPUTSELECT
go_resetsteve => address_block1_1.OUTPUTSELECT
go_resetsteve => address_block1_1.OUTPUTSELECT
go_resetsteve => address_block1_1.OUTPUTSELECT
go_resetsteve => address_block1_1.OUTPUTSELECT
go_resetsteve => address_block1_1.OUTPUTSELECT
go_resetsteve => address_block1_1.OUTPUTSELECT
go_resetsteve => address_block1_1.OUTPUTSELECT
go_resetsteve => plot2x.OUTPUTSELECT
go_resetsteve => plot2x.OUTPUTSELECT
go_resetsteve => plot2x.OUTPUTSELECT
go_resetsteve => plot2x.OUTPUTSELECT
go_resetsteve => plot2x.OUTPUTSELECT
go_resetsteve => plot2y.OUTPUTSELECT
go_resetsteve => plot2y.OUTPUTSELECT
go_resetsteve => plot2y.OUTPUTSELECT
go_resetsteve => plot2y.OUTPUTSELECT
go_resetsteve => plot2y.OUTPUTSELECT
go_resetsteve => finish_landscape.OUTPUTSELECT
go_resetsteve => address_block1_2.OUTPUTSELECT
go_resetsteve => address_block1_2.OUTPUTSELECT
go_resetsteve => address_block1_2.OUTPUTSELECT
go_resetsteve => address_block1_2.OUTPUTSELECT
go_resetsteve => address_block1_2.OUTPUTSELECT
go_resetsteve => address_block1_2.OUTPUTSELECT
go_resetsteve => address_block1_2.OUTPUTSELECT
go_resetsteve => address_block1_2.OUTPUTSELECT
go_resetsteve => address_block1_2.OUTPUTSELECT
go_resetsteve => address_block4_1.OUTPUTSELECT
go_resetsteve => address_block4_1.OUTPUTSELECT
go_resetsteve => address_block4_1.OUTPUTSELECT
go_resetsteve => address_block4_1.OUTPUTSELECT
go_resetsteve => address_block4_1.OUTPUTSELECT
go_resetsteve => address_block4_1.OUTPUTSELECT
go_resetsteve => address_block4_1.OUTPUTSELECT
go_resetsteve => address_block4_1.OUTPUTSELECT
go_resetsteve => address_block4_1.OUTPUTSELECT
go_resetsteve => address_block3_1.OUTPUTSELECT
go_resetsteve => address_block3_1.OUTPUTSELECT
go_resetsteve => address_block3_1.OUTPUTSELECT
go_resetsteve => address_block3_1.OUTPUTSELECT
go_resetsteve => address_block3_1.OUTPUTSELECT
go_resetsteve => address_block3_1.OUTPUTSELECT
go_resetsteve => address_block3_1.OUTPUTSELECT
go_resetsteve => address_block3_1.OUTPUTSELECT
go_resetsteve => address_block3_1.OUTPUTSELECT
go_resetsteve => address_block5_1.OUTPUTSELECT
go_resetsteve => address_block5_1.OUTPUTSELECT
go_resetsteve => address_block5_1.OUTPUTSELECT
go_resetsteve => address_block5_1.OUTPUTSELECT
go_resetsteve => address_block5_1.OUTPUTSELECT
go_resetsteve => address_block5_1.OUTPUTSELECT
go_resetsteve => address_block5_1.OUTPUTSELECT
go_resetsteve => address_block5_1.OUTPUTSELECT
go_resetsteve => address_block5_1.OUTPUTSELECT
go_resetsteve => clearx.OUTPUTSELECT
go_resetsteve => clearx.OUTPUTSELECT
go_resetsteve => clearx.OUTPUTSELECT
go_resetsteve => clearx.OUTPUTSELECT
go_resetsteve => clearx.OUTPUTSELECT
go_resetsteve => clearx.OUTPUTSELECT
go_resetsteve => clearx.OUTPUTSELECT
go_resetsteve => clearx.OUTPUTSELECT
go_resetsteve => cleary.OUTPUTSELECT
go_resetsteve => cleary.OUTPUTSELECT
go_resetsteve => cleary.OUTPUTSELECT
go_resetsteve => cleary.OUTPUTSELECT
go_resetsteve => cleary.OUTPUTSELECT
go_resetsteve => cleary.OUTPUTSELECT
go_resetsteve => cleary.OUTPUTSELECT
go_resetsteve => finish.OUTPUTSELECT
go_resetsteve => finish_landandsky.OUTPUTSELECT
go_resetsteve => debuger.OUTPUTSELECT
go_resetsteve => finish_draw.OUTPUTSELECT
go_resetsteve => finish_clearplot.OUTPUTSELECT
go_resetsteve => finish_rotate.OUTPUTSELECT
go_resetsteve => finish_clearrotate.OUTPUTSELECT
go_resetsteve => finish_flat.OUTPUTSELECT
go_resetsteve => finish_startfigure.OUTPUTSELECT
go_resetsteve => finish_setupwelcome.OUTPUTSELECT
go_resetsteve => plot3x.OUTPUTSELECT
go_resetsteve => plot3x.OUTPUTSELECT
go_resetsteve => plot3x.OUTPUTSELECT
go_resetsteve => plot3x.OUTPUTSELECT
go_resetsteve => plot3x.OUTPUTSELECT
go_resetsteve => plot3x.OUTPUTSELECT
go_resetsteve => plot3x.OUTPUTSELECT
go_resetsteve => plot3x.OUTPUTSELECT
go_resetsteve => plot3y.OUTPUTSELECT
go_resetsteve => plot3y.OUTPUTSELECT
go_resetsteve => plot3y.OUTPUTSELECT
go_resetsteve => plot3y.OUTPUTSELECT
go_resetsteve => plot3y.OUTPUTSELECT
go_resetsteve => plot3y.OUTPUTSELECT
go_resetsteve => plot3y.OUTPUTSELECT
go_resetsteve => plot5x.OUTPUTSELECT
go_resetsteve => plot5x.OUTPUTSELECT
go_resetsteve => plot5x.OUTPUTSELECT
go_resetsteve => plot5x.OUTPUTSELECT
go_resetsteve => plot5x.OUTPUTSELECT
go_resetsteve => plot5x.OUTPUTSELECT
go_resetsteve => plot5x.OUTPUTSELECT
go_resetsteve => plot5x.OUTPUTSELECT
go_resetsteve => plot5y.OUTPUTSELECT
go_resetsteve => plot5y.OUTPUTSELECT
go_resetsteve => plot5y.OUTPUTSELECT
go_resetsteve => plot5y.OUTPUTSELECT
go_resetsteve => plot5y.OUTPUTSELECT
go_resetsteve => plot5y.OUTPUTSELECT
go_resetsteve => plot5y.OUTPUTSELECT
go_resetsteve => addlength.OUTPUTSELECT
go_resetsteve => addlength.OUTPUTSELECT
go_resetsteve => addlength.OUTPUTSELECT
go_resetsteve => addlength.OUTPUTSELECT
go_resetsteve => addlength.OUTPUTSELECT
go_resetsteve => addlength.OUTPUTSELECT
go_resetsteve => addlength.OUTPUTSELECT
go_resetsteve => addlength2.OUTPUTSELECT
go_resetsteve => addlength2.OUTPUTSELECT
go_resetsteve => addlength2.OUTPUTSELECT
go_resetsteve => addlength2.OUTPUTSELECT
go_resetsteve => addlength2.OUTPUTSELECT
go_resetsteve => addlength2.OUTPUTSELECT
go_resetsteve => addlength2.OUTPUTSELECT
go_resetsteve => finallength.OUTPUTSELECT
go_resetsteve => finallength.OUTPUTSELECT
go_resetsteve => finallength.OUTPUTSELECT
go_resetsteve => finallength.OUTPUTSELECT
go_resetsteve => finallength.OUTPUTSELECT
go_resetsteve => finallength.OUTPUTSELECT
go_resetsteve => finallength.OUTPUTSELECT
go_resetsteve => address_GAMEOVER1_1.OUTPUTSELECT
go_resetsteve => address_GAMEOVER1_1.OUTPUTSELECT
go_resetsteve => address_GAMEOVER1_1.OUTPUTSELECT
go_resetsteve => address_GAMEOVER1_1.OUTPUTSELECT
go_resetsteve => address_GAMEOVER1_1.OUTPUTSELECT
go_resetsteve => address_GAMEOVER1_1.OUTPUTSELECT
go_resetsteve => address_GAMEOVER1_1.OUTPUTSELECT
go_resetsteve => address_GAMEOVER1_1.OUTPUTSELECT
go_resetsteve => address_GAMEOVER1_1.OUTPUTSELECT
go_resetsteve => address_GAMEOVER1_1.OUTPUTSELECT
go_resetsteve => address_GAMEOVER1_1.OUTPUTSELECT
go_resetsteve => address_GAMEOVER1_1.OUTPUTSELECT
go_resetsteve => address_GAMEOVER1_1.OUTPUTSELECT
go_resetsteve => address_GAMEOVER1_1.OUTPUTSELECT
go_resetsteve => address_GAMEOVER1_1.OUTPUTSELECT
go_resetsteve => address_welcome_1.OUTPUTSELECT
go_resetsteve => address_welcome_1.OUTPUTSELECT
go_resetsteve => address_welcome_1.OUTPUTSELECT
go_resetsteve => address_welcome_1.OUTPUTSELECT
go_resetsteve => address_welcome_1.OUTPUTSELECT
go_resetsteve => address_welcome_1.OUTPUTSELECT
go_resetsteve => address_welcome_1.OUTPUTSELECT
go_resetsteve => address_welcome_1.OUTPUTSELECT
go_resetsteve => address_welcome_1.OUTPUTSELECT
go_resetsteve => address_welcome_1.OUTPUTSELECT
go_resetsteve => address_welcome_1.OUTPUTSELECT
go_resetsteve => address_welcome_1.OUTPUTSELECT
go_resetsteve => address_welcome_1.OUTPUTSELECT
go_resetsteve => address_welcome_1.OUTPUTSELECT
go_resetsteve => address_welcome_1.OUTPUTSELECT
go_resetsteve => finish_gameover.OUTPUTSELECT
go_plotstartfigure => done.OUTPUTSELECT
go_plotstartfigure => x5.OUTPUTSELECT
go_plotstartfigure => x5.OUTPUTSELECT
go_plotstartfigure => x5.OUTPUTSELECT
go_plotstartfigure => x5.OUTPUTSELECT
go_plotstartfigure => x5.OUTPUTSELECT
go_plotstartfigure => x5.OUTPUTSELECT
go_plotstartfigure => x5.OUTPUTSELECT
go_plotstartfigure => x5.OUTPUTSELECT
go_plotstartfigure => y5.OUTPUTSELECT
go_plotstartfigure => y5.OUTPUTSELECT
go_plotstartfigure => y5.OUTPUTSELECT
go_plotstartfigure => y5.OUTPUTSELECT
go_plotstartfigure => y5.OUTPUTSELECT
go_plotstartfigure => y5.OUTPUTSELECT
go_plotstartfigure => y5.OUTPUTSELECT
go_plotstartfigure => plot5x.OUTPUTSELECT
go_plotstartfigure => plot5x.OUTPUTSELECT
go_plotstartfigure => plot5x.OUTPUTSELECT
go_plotstartfigure => plot5x.OUTPUTSELECT
go_plotstartfigure => plot5x.OUTPUTSELECT
go_plotstartfigure => plot5x.OUTPUTSELECT
go_plotstartfigure => plot5x.OUTPUTSELECT
go_plotstartfigure => plot5x.OUTPUTSELECT
go_plotstartfigure => plot5y.OUTPUTSELECT
go_plotstartfigure => plot5y.OUTPUTSELECT
go_plotstartfigure => plot5y.OUTPUTSELECT
go_plotstartfigure => plot5y.OUTPUTSELECT
go_plotstartfigure => plot5y.OUTPUTSELECT
go_plotstartfigure => plot5y.OUTPUTSELECT
go_plotstartfigure => plot5y.OUTPUTSELECT
go_plotstartfigure => finish_startfigure.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => colorout.OUTPUTSELECT
go_plotstartfigure => xloc.OUTPUTSELECT
go_plotstartfigure => xloc.OUTPUTSELECT
go_plotstartfigure => xloc.OUTPUTSELECT
go_plotstartfigure => xloc.OUTPUTSELECT
go_plotstartfigure => xloc.OUTPUTSELECT
go_plotstartfigure => xloc.OUTPUTSELECT
go_plotstartfigure => xloc.OUTPUTSELECT
go_plotstartfigure => xloc.OUTPUTSELECT
go_plotstartfigure => yloc.OUTPUTSELECT
go_plotstartfigure => yloc.OUTPUTSELECT
go_plotstartfigure => yloc.OUTPUTSELECT
go_plotstartfigure => yloc.OUTPUTSELECT
go_plotstartfigure => yloc.OUTPUTSELECT
go_plotstartfigure => yloc.OUTPUTSELECT
go_plotstartfigure => yloc.OUTPUTSELECT
go_plotstartfigure => address_steve_1.OUTPUTSELECT
go_plotstartfigure => address_steve_1.OUTPUTSELECT
go_plotstartfigure => address_steve_1.OUTPUTSELECT
go_plotstartfigure => address_steve_1.OUTPUTSELECT
go_plotstartfigure => address_steve_1.OUTPUTSELECT
go_plotstartfigure => address_steve_1.OUTPUTSELECT
go_plotstartfigure => address_steve_1.OUTPUTSELECT
go_plotstartfigure => address_steve_1.OUTPUTSELECT
go_plotstartfigure => address_steve_1.OUTPUTSELECT
go_plotstartfigure => clearx.OUTPUTSELECT
go_plotstartfigure => clearx.OUTPUTSELECT
go_plotstartfigure => clearx.OUTPUTSELECT
go_plotstartfigure => clearx.OUTPUTSELECT
go_plotstartfigure => clearx.OUTPUTSELECT
go_plotstartfigure => clearx.OUTPUTSELECT
go_plotstartfigure => clearx.OUTPUTSELECT
go_plotstartfigure => clearx.OUTPUTSELECT
go_plotstartfigure => cleary.OUTPUTSELECT
go_plotstartfigure => cleary.OUTPUTSELECT
go_plotstartfigure => cleary.OUTPUTSELECT
go_plotstartfigure => cleary.OUTPUTSELECT
go_plotstartfigure => cleary.OUTPUTSELECT
go_plotstartfigure => cleary.OUTPUTSELECT
go_plotstartfigure => cleary.OUTPUTSELECT
go_plotstartfigure => finish_erasefigure.OUTPUTSELECT
go_plotstartfigure => finish_figure.OUTPUTSELECT
go_plotstartfigure => plot4x.OUTPUTSELECT
go_plotstartfigure => plot4x.OUTPUTSELECT
go_plotstartfigure => plot4x.OUTPUTSELECT
go_plotstartfigure => plot4x.OUTPUTSELECT
go_plotstartfigure => plot4x.OUTPUTSELECT
go_plotstartfigure => plot4x.OUTPUTSELECT
go_plotstartfigure => plot4x.OUTPUTSELECT
go_plotstartfigure => plot4x.OUTPUTSELECT
go_plotstartfigure => plot4y.OUTPUTSELECT
go_plotstartfigure => plot4y.OUTPUTSELECT
go_plotstartfigure => plot4y.OUTPUTSELECT
go_plotstartfigure => plot4y.OUTPUTSELECT
go_plotstartfigure => plot4y.OUTPUTSELECT
go_plotstartfigure => plot4y.OUTPUTSELECT
go_plotstartfigure => plot4y.OUTPUTSELECT
go_plotstartfigure => x.OUTPUTSELECT
go_plotstartfigure => x.OUTPUTSELECT
go_plotstartfigure => x.OUTPUTSELECT
go_plotstartfigure => x.OUTPUTSELECT
go_plotstartfigure => x.OUTPUTSELECT
go_plotstartfigure => x.OUTPUTSELECT
go_plotstartfigure => x.OUTPUTSELECT
go_plotstartfigure => x.OUTPUTSELECT
go_plotstartfigure => y.OUTPUTSELECT
go_plotstartfigure => y.OUTPUTSELECT
go_plotstartfigure => y.OUTPUTSELECT
go_plotstartfigure => y.OUTPUTSELECT
go_plotstartfigure => y.OUTPUTSELECT
go_plotstartfigure => y.OUTPUTSELECT
go_plotstartfigure => y.OUTPUTSELECT
go_plotstartfigure => plotx.OUTPUTSELECT
go_plotstartfigure => plotx.OUTPUTSELECT
go_plotstartfigure => plotx.OUTPUTSELECT
go_plotstartfigure => plotx.OUTPUTSELECT
go_plotstartfigure => plotx.OUTPUTSELECT
go_plotstartfigure => ploty.OUTPUTSELECT
go_plotstartfigure => ploty.OUTPUTSELECT
go_plotstartfigure => ploty.OUTPUTSELECT
go_plotstartfigure => ploty.OUTPUTSELECT
go_plotstartfigure => ploty.OUTPUTSELECT
go_plotstartfigure => finishfirst.OUTPUTSELECT
go_plotstartfigure => address_block1_1.OUTPUTSELECT
go_plotstartfigure => address_block1_1.OUTPUTSELECT
go_plotstartfigure => address_block1_1.OUTPUTSELECT
go_plotstartfigure => address_block1_1.OUTPUTSELECT
go_plotstartfigure => address_block1_1.OUTPUTSELECT
go_plotstartfigure => address_block1_1.OUTPUTSELECT
go_plotstartfigure => address_block1_1.OUTPUTSELECT
go_plotstartfigure => address_block1_1.OUTPUTSELECT
go_plotstartfigure => address_block1_1.OUTPUTSELECT
go_plotstartfigure => plot2x.OUTPUTSELECT
go_plotstartfigure => plot2x.OUTPUTSELECT
go_plotstartfigure => plot2x.OUTPUTSELECT
go_plotstartfigure => plot2x.OUTPUTSELECT
go_plotstartfigure => plot2x.OUTPUTSELECT
go_plotstartfigure => plot2y.OUTPUTSELECT
go_plotstartfigure => plot2y.OUTPUTSELECT
go_plotstartfigure => plot2y.OUTPUTSELECT
go_plotstartfigure => plot2y.OUTPUTSELECT
go_plotstartfigure => plot2y.OUTPUTSELECT
go_plotstartfigure => finish_landscape.OUTPUTSELECT
go_plotstartfigure => address_block1_2.OUTPUTSELECT
go_plotstartfigure => address_block1_2.OUTPUTSELECT
go_plotstartfigure => address_block1_2.OUTPUTSELECT
go_plotstartfigure => address_block1_2.OUTPUTSELECT
go_plotstartfigure => address_block1_2.OUTPUTSELECT
go_plotstartfigure => address_block1_2.OUTPUTSELECT
go_plotstartfigure => address_block1_2.OUTPUTSELECT
go_plotstartfigure => address_block1_2.OUTPUTSELECT
go_plotstartfigure => address_block1_2.OUTPUTSELECT
go_plotstartfigure => address_block4_1.OUTPUTSELECT
go_plotstartfigure => address_block4_1.OUTPUTSELECT
go_plotstartfigure => address_block4_1.OUTPUTSELECT
go_plotstartfigure => address_block4_1.OUTPUTSELECT
go_plotstartfigure => address_block4_1.OUTPUTSELECT
go_plotstartfigure => address_block4_1.OUTPUTSELECT
go_plotstartfigure => address_block4_1.OUTPUTSELECT
go_plotstartfigure => address_block4_1.OUTPUTSELECT
go_plotstartfigure => address_block4_1.OUTPUTSELECT
go_plotstartfigure => address_block3_1.OUTPUTSELECT
go_plotstartfigure => address_block3_1.OUTPUTSELECT
go_plotstartfigure => address_block3_1.OUTPUTSELECT
go_plotstartfigure => address_block3_1.OUTPUTSELECT
go_plotstartfigure => address_block3_1.OUTPUTSELECT
go_plotstartfigure => address_block3_1.OUTPUTSELECT
go_plotstartfigure => address_block3_1.OUTPUTSELECT
go_plotstartfigure => address_block3_1.OUTPUTSELECT
go_plotstartfigure => address_block3_1.OUTPUTSELECT
go_plotstartfigure => address_block5_1.OUTPUTSELECT
go_plotstartfigure => address_block5_1.OUTPUTSELECT
go_plotstartfigure => address_block5_1.OUTPUTSELECT
go_plotstartfigure => address_block5_1.OUTPUTSELECT
go_plotstartfigure => address_block5_1.OUTPUTSELECT
go_plotstartfigure => address_block5_1.OUTPUTSELECT
go_plotstartfigure => address_block5_1.OUTPUTSELECT
go_plotstartfigure => address_block5_1.OUTPUTSELECT
go_plotstartfigure => address_block5_1.OUTPUTSELECT
go_plotstartfigure => finish.OUTPUTSELECT
go_plotstartfigure => finish_landandsky.OUTPUTSELECT
go_plotstartfigure => debuger.OUTPUTSELECT
go_plotstartfigure => finish_draw.OUTPUTSELECT
go_plotstartfigure => finish_clearplot.OUTPUTSELECT
go_plotstartfigure => finish_rotate.OUTPUTSELECT
go_plotstartfigure => finish_clearrotate.OUTPUTSELECT
go_plotstartfigure => finish_flat.OUTPUTSELECT
go_plotstartfigure => finish_setupwelcome.OUTPUTSELECT
go_plotstartfigure => plot3x.OUTPUTSELECT
go_plotstartfigure => plot3x.OUTPUTSELECT
go_plotstartfigure => plot3x.OUTPUTSELECT
go_plotstartfigure => plot3x.OUTPUTSELECT
go_plotstartfigure => plot3x.OUTPUTSELECT
go_plotstartfigure => plot3x.OUTPUTSELECT
go_plotstartfigure => plot3x.OUTPUTSELECT
go_plotstartfigure => plot3x.OUTPUTSELECT
go_plotstartfigure => plot3y.OUTPUTSELECT
go_plotstartfigure => plot3y.OUTPUTSELECT
go_plotstartfigure => plot3y.OUTPUTSELECT
go_plotstartfigure => plot3y.OUTPUTSELECT
go_plotstartfigure => plot3y.OUTPUTSELECT
go_plotstartfigure => plot3y.OUTPUTSELECT
go_plotstartfigure => plot3y.OUTPUTSELECT
go_plotstartfigure => addlength.OUTPUTSELECT
go_plotstartfigure => addlength.OUTPUTSELECT
go_plotstartfigure => addlength.OUTPUTSELECT
go_plotstartfigure => addlength.OUTPUTSELECT
go_plotstartfigure => addlength.OUTPUTSELECT
go_plotstartfigure => addlength.OUTPUTSELECT
go_plotstartfigure => addlength.OUTPUTSELECT
go_plotstartfigure => addlength2.OUTPUTSELECT
go_plotstartfigure => addlength2.OUTPUTSELECT
go_plotstartfigure => addlength2.OUTPUTSELECT
go_plotstartfigure => addlength2.OUTPUTSELECT
go_plotstartfigure => addlength2.OUTPUTSELECT
go_plotstartfigure => addlength2.OUTPUTSELECT
go_plotstartfigure => addlength2.OUTPUTSELECT
go_plotstartfigure => finallength.OUTPUTSELECT
go_plotstartfigure => finallength.OUTPUTSELECT
go_plotstartfigure => finallength.OUTPUTSELECT
go_plotstartfigure => finallength.OUTPUTSELECT
go_plotstartfigure => finallength.OUTPUTSELECT
go_plotstartfigure => finallength.OUTPUTSELECT
go_plotstartfigure => finallength.OUTPUTSELECT
go_plotstartfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotstartfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotstartfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotstartfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotstartfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotstartfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotstartfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotstartfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotstartfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotstartfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotstartfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotstartfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotstartfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotstartfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotstartfigure => address_GAMEOVER1_1.OUTPUTSELECT
go_plotstartfigure => address_welcome_1.OUTPUTSELECT
go_plotstartfigure => address_welcome_1.OUTPUTSELECT
go_plotstartfigure => address_welcome_1.OUTPUTSELECT
go_plotstartfigure => address_welcome_1.OUTPUTSELECT
go_plotstartfigure => address_welcome_1.OUTPUTSELECT
go_plotstartfigure => address_welcome_1.OUTPUTSELECT
go_plotstartfigure => address_welcome_1.OUTPUTSELECT
go_plotstartfigure => address_welcome_1.OUTPUTSELECT
go_plotstartfigure => address_welcome_1.OUTPUTSELECT
go_plotstartfigure => address_welcome_1.OUTPUTSELECT
go_plotstartfigure => address_welcome_1.OUTPUTSELECT
go_plotstartfigure => address_welcome_1.OUTPUTSELECT
go_plotstartfigure => address_welcome_1.OUTPUTSELECT
go_plotstartfigure => address_welcome_1.OUTPUTSELECT
go_plotstartfigure => address_welcome_1.OUTPUTSELECT
go_plotstartfigure => finish_gameover.OUTPUTSELECT
go_setupwelcome => done.OUTPUTSELECT
go_setupwelcome => x.OUTPUTSELECT
go_setupwelcome => x.OUTPUTSELECT
go_setupwelcome => x.OUTPUTSELECT
go_setupwelcome => x.OUTPUTSELECT
go_setupwelcome => x.OUTPUTSELECT
go_setupwelcome => x.OUTPUTSELECT
go_setupwelcome => x.OUTPUTSELECT
go_setupwelcome => x.OUTPUTSELECT
go_setupwelcome => y.OUTPUTSELECT
go_setupwelcome => y.OUTPUTSELECT
go_setupwelcome => y.OUTPUTSELECT
go_setupwelcome => y.OUTPUTSELECT
go_setupwelcome => y.OUTPUTSELECT
go_setupwelcome => y.OUTPUTSELECT
go_setupwelcome => y.OUTPUTSELECT
go_setupwelcome => plot6x.OUTPUTSELECT
go_setupwelcome => plot6x.OUTPUTSELECT
go_setupwelcome => plot6x.OUTPUTSELECT
go_setupwelcome => plot6x.OUTPUTSELECT
go_setupwelcome => plot6x.OUTPUTSELECT
go_setupwelcome => plot6x.OUTPUTSELECT
go_setupwelcome => plot6x.OUTPUTSELECT
go_setupwelcome => plot6x.OUTPUTSELECT
go_setupwelcome => plot6y.OUTPUTSELECT
go_setupwelcome => plot6y.OUTPUTSELECT
go_setupwelcome => plot6y.OUTPUTSELECT
go_setupwelcome => plot6y.OUTPUTSELECT
go_setupwelcome => plot6y.OUTPUTSELECT
go_setupwelcome => plot6y.OUTPUTSELECT
go_setupwelcome => plot6y.OUTPUTSELECT
go_setupwelcome => finish_setupwelcome.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => colorout.OUTPUTSELECT
go_setupwelcome => xloc.OUTPUTSELECT
go_setupwelcome => xloc.OUTPUTSELECT
go_setupwelcome => xloc.OUTPUTSELECT
go_setupwelcome => xloc.OUTPUTSELECT
go_setupwelcome => xloc.OUTPUTSELECT
go_setupwelcome => xloc.OUTPUTSELECT
go_setupwelcome => xloc.OUTPUTSELECT
go_setupwelcome => xloc.OUTPUTSELECT
go_setupwelcome => yloc.OUTPUTSELECT
go_setupwelcome => yloc.OUTPUTSELECT
go_setupwelcome => yloc.OUTPUTSELECT
go_setupwelcome => yloc.OUTPUTSELECT
go_setupwelcome => yloc.OUTPUTSELECT
go_setupwelcome => yloc.OUTPUTSELECT
go_setupwelcome => yloc.OUTPUTSELECT
go_setupwelcome => address_welcome_1.OUTPUTSELECT
go_setupwelcome => address_welcome_1.OUTPUTSELECT
go_setupwelcome => address_welcome_1.OUTPUTSELECT
go_setupwelcome => address_welcome_1.OUTPUTSELECT
go_setupwelcome => address_welcome_1.OUTPUTSELECT
go_setupwelcome => address_welcome_1.OUTPUTSELECT
go_setupwelcome => address_welcome_1.OUTPUTSELECT
go_setupwelcome => address_welcome_1.OUTPUTSELECT
go_setupwelcome => address_welcome_1.OUTPUTSELECT
go_setupwelcome => address_welcome_1.OUTPUTSELECT
go_setupwelcome => address_welcome_1.OUTPUTSELECT
go_setupwelcome => address_welcome_1.OUTPUTSELECT
go_setupwelcome => address_welcome_1.OUTPUTSELECT
go_setupwelcome => address_welcome_1.OUTPUTSELECT
go_setupwelcome => address_welcome_1.OUTPUTSELECT
go_setupwelcome => plot3x.OUTPUTSELECT
go_setupwelcome => plot3x.OUTPUTSELECT
go_setupwelcome => plot3x.OUTPUTSELECT
go_setupwelcome => plot3x.OUTPUTSELECT
go_setupwelcome => plot3x.OUTPUTSELECT
go_setupwelcome => plot3x.OUTPUTSELECT
go_setupwelcome => plot3x.OUTPUTSELECT
go_setupwelcome => plot3x.OUTPUTSELECT
go_setupwelcome => plot3y.OUTPUTSELECT
go_setupwelcome => plot3y.OUTPUTSELECT
go_setupwelcome => plot3y.OUTPUTSELECT
go_setupwelcome => plot3y.OUTPUTSELECT
go_setupwelcome => plot3y.OUTPUTSELECT
go_setupwelcome => plot3y.OUTPUTSELECT
go_setupwelcome => plot3y.OUTPUTSELECT
go_setupwelcome => finish_gameover.OUTPUTSELECT
go_setupwelcome => address_GAMEOVER1_1.OUTPUTSELECT
go_setupwelcome => address_GAMEOVER1_1.OUTPUTSELECT
go_setupwelcome => address_GAMEOVER1_1.OUTPUTSELECT
go_setupwelcome => address_GAMEOVER1_1.OUTPUTSELECT
go_setupwelcome => address_GAMEOVER1_1.OUTPUTSELECT
go_setupwelcome => address_GAMEOVER1_1.OUTPUTSELECT
go_setupwelcome => address_GAMEOVER1_1.OUTPUTSELECT
go_setupwelcome => address_GAMEOVER1_1.OUTPUTSELECT
go_setupwelcome => address_GAMEOVER1_1.OUTPUTSELECT
go_setupwelcome => address_GAMEOVER1_1.OUTPUTSELECT
go_setupwelcome => address_GAMEOVER1_1.OUTPUTSELECT
go_setupwelcome => address_GAMEOVER1_1.OUTPUTSELECT
go_setupwelcome => address_GAMEOVER1_1.OUTPUTSELECT
go_setupwelcome => address_GAMEOVER1_1.OUTPUTSELECT
go_setupwelcome => address_GAMEOVER1_1.OUTPUTSELECT
go_setupwelcome => plot4x.OUTPUTSELECT
go_setupwelcome => plot4x.OUTPUTSELECT
go_setupwelcome => plot4x.OUTPUTSELECT
go_setupwelcome => plot4x.OUTPUTSELECT
go_setupwelcome => plot4x.OUTPUTSELECT
go_setupwelcome => plot4x.OUTPUTSELECT
go_setupwelcome => plot4x.OUTPUTSELECT
go_setupwelcome => plot4x.OUTPUTSELECT
go_setupwelcome => plot4y.OUTPUTSELECT
go_setupwelcome => plot4y.OUTPUTSELECT
go_setupwelcome => plot4y.OUTPUTSELECT
go_setupwelcome => plot4y.OUTPUTSELECT
go_setupwelcome => plot4y.OUTPUTSELECT
go_setupwelcome => plot4y.OUTPUTSELECT
go_setupwelcome => plot4y.OUTPUTSELECT
go_setupwelcome => finish_figure.OUTPUTSELECT
go_setupwelcome => address_steve_1.OUTPUTSELECT
go_setupwelcome => address_steve_1.OUTPUTSELECT
go_setupwelcome => address_steve_1.OUTPUTSELECT
go_setupwelcome => address_steve_1.OUTPUTSELECT
go_setupwelcome => address_steve_1.OUTPUTSELECT
go_setupwelcome => address_steve_1.OUTPUTSELECT
go_setupwelcome => address_steve_1.OUTPUTSELECT
go_setupwelcome => address_steve_1.OUTPUTSELECT
go_setupwelcome => address_steve_1.OUTPUTSELECT
go_setupwelcome => x5.OUTPUTSELECT
go_setupwelcome => x5.OUTPUTSELECT
go_setupwelcome => x5.OUTPUTSELECT
go_setupwelcome => x5.OUTPUTSELECT
go_setupwelcome => x5.OUTPUTSELECT
go_setupwelcome => x5.OUTPUTSELECT
go_setupwelcome => x5.OUTPUTSELECT
go_setupwelcome => x5.OUTPUTSELECT
go_setupwelcome => y5.OUTPUTSELECT
go_setupwelcome => y5.OUTPUTSELECT
go_setupwelcome => y5.OUTPUTSELECT
go_setupwelcome => y5.OUTPUTSELECT
go_setupwelcome => y5.OUTPUTSELECT
go_setupwelcome => y5.OUTPUTSELECT
go_setupwelcome => y5.OUTPUTSELECT
go_setupwelcome => plot5x.OUTPUTSELECT
go_setupwelcome => plot5x.OUTPUTSELECT
go_setupwelcome => plot5x.OUTPUTSELECT
go_setupwelcome => plot5x.OUTPUTSELECT
go_setupwelcome => plot5x.OUTPUTSELECT
go_setupwelcome => plot5x.OUTPUTSELECT
go_setupwelcome => plot5x.OUTPUTSELECT
go_setupwelcome => plot5x.OUTPUTSELECT
go_setupwelcome => plot5y.OUTPUTSELECT
go_setupwelcome => plot5y.OUTPUTSELECT
go_setupwelcome => plot5y.OUTPUTSELECT
go_setupwelcome => plot5y.OUTPUTSELECT
go_setupwelcome => plot5y.OUTPUTSELECT
go_setupwelcome => plot5y.OUTPUTSELECT
go_setupwelcome => plot5y.OUTPUTSELECT
go_setupwelcome => finish_startfigure.OUTPUTSELECT
go_setupwelcome => clearx.OUTPUTSELECT
go_setupwelcome => clearx.OUTPUTSELECT
go_setupwelcome => clearx.OUTPUTSELECT
go_setupwelcome => clearx.OUTPUTSELECT
go_setupwelcome => clearx.OUTPUTSELECT
go_setupwelcome => clearx.OUTPUTSELECT
go_setupwelcome => clearx.OUTPUTSELECT
go_setupwelcome => clearx.OUTPUTSELECT
go_setupwelcome => cleary.OUTPUTSELECT
go_setupwelcome => cleary.OUTPUTSELECT
go_setupwelcome => cleary.OUTPUTSELECT
go_setupwelcome => cleary.OUTPUTSELECT
go_setupwelcome => cleary.OUTPUTSELECT
go_setupwelcome => cleary.OUTPUTSELECT
go_setupwelcome => cleary.OUTPUTSELECT
go_setupwelcome => finish_erasefigure.OUTPUTSELECT
go_setupwelcome => plotx.OUTPUTSELECT
go_setupwelcome => plotx.OUTPUTSELECT
go_setupwelcome => plotx.OUTPUTSELECT
go_setupwelcome => plotx.OUTPUTSELECT
go_setupwelcome => plotx.OUTPUTSELECT
go_setupwelcome => ploty.OUTPUTSELECT
go_setupwelcome => ploty.OUTPUTSELECT
go_setupwelcome => ploty.OUTPUTSELECT
go_setupwelcome => ploty.OUTPUTSELECT
go_setupwelcome => ploty.OUTPUTSELECT
go_setupwelcome => finishfirst.OUTPUTSELECT
go_setupwelcome => address_block1_1.OUTPUTSELECT
go_setupwelcome => address_block1_1.OUTPUTSELECT
go_setupwelcome => address_block1_1.OUTPUTSELECT
go_setupwelcome => address_block1_1.OUTPUTSELECT
go_setupwelcome => address_block1_1.OUTPUTSELECT
go_setupwelcome => address_block1_1.OUTPUTSELECT
go_setupwelcome => address_block1_1.OUTPUTSELECT
go_setupwelcome => address_block1_1.OUTPUTSELECT
go_setupwelcome => address_block1_1.OUTPUTSELECT
go_setupwelcome => plot2x.OUTPUTSELECT
go_setupwelcome => plot2x.OUTPUTSELECT
go_setupwelcome => plot2x.OUTPUTSELECT
go_setupwelcome => plot2x.OUTPUTSELECT
go_setupwelcome => plot2x.OUTPUTSELECT
go_setupwelcome => plot2y.OUTPUTSELECT
go_setupwelcome => plot2y.OUTPUTSELECT
go_setupwelcome => plot2y.OUTPUTSELECT
go_setupwelcome => plot2y.OUTPUTSELECT
go_setupwelcome => plot2y.OUTPUTSELECT
go_setupwelcome => finish_landscape.OUTPUTSELECT
go_setupwelcome => address_block1_2.OUTPUTSELECT
go_setupwelcome => address_block1_2.OUTPUTSELECT
go_setupwelcome => address_block1_2.OUTPUTSELECT
go_setupwelcome => address_block1_2.OUTPUTSELECT
go_setupwelcome => address_block1_2.OUTPUTSELECT
go_setupwelcome => address_block1_2.OUTPUTSELECT
go_setupwelcome => address_block1_2.OUTPUTSELECT
go_setupwelcome => address_block1_2.OUTPUTSELECT
go_setupwelcome => address_block1_2.OUTPUTSELECT
go_setupwelcome => address_block4_1.OUTPUTSELECT
go_setupwelcome => address_block4_1.OUTPUTSELECT
go_setupwelcome => address_block4_1.OUTPUTSELECT
go_setupwelcome => address_block4_1.OUTPUTSELECT
go_setupwelcome => address_block4_1.OUTPUTSELECT
go_setupwelcome => address_block4_1.OUTPUTSELECT
go_setupwelcome => address_block4_1.OUTPUTSELECT
go_setupwelcome => address_block4_1.OUTPUTSELECT
go_setupwelcome => address_block4_1.OUTPUTSELECT
go_setupwelcome => address_block3_1.OUTPUTSELECT
go_setupwelcome => address_block3_1.OUTPUTSELECT
go_setupwelcome => address_block3_1.OUTPUTSELECT
go_setupwelcome => address_block3_1.OUTPUTSELECT
go_setupwelcome => address_block3_1.OUTPUTSELECT
go_setupwelcome => address_block3_1.OUTPUTSELECT
go_setupwelcome => address_block3_1.OUTPUTSELECT
go_setupwelcome => address_block3_1.OUTPUTSELECT
go_setupwelcome => address_block3_1.OUTPUTSELECT
go_setupwelcome => address_block5_1.OUTPUTSELECT
go_setupwelcome => address_block5_1.OUTPUTSELECT
go_setupwelcome => address_block5_1.OUTPUTSELECT
go_setupwelcome => address_block5_1.OUTPUTSELECT
go_setupwelcome => address_block5_1.OUTPUTSELECT
go_setupwelcome => address_block5_1.OUTPUTSELECT
go_setupwelcome => address_block5_1.OUTPUTSELECT
go_setupwelcome => address_block5_1.OUTPUTSELECT
go_setupwelcome => address_block5_1.OUTPUTSELECT
go_setupwelcome => finish.OUTPUTSELECT
go_setupwelcome => finish_landandsky.OUTPUTSELECT
go_setupwelcome => debuger.OUTPUTSELECT
go_setupwelcome => finish_draw.OUTPUTSELECT
go_setupwelcome => finish_clearplot.OUTPUTSELECT
go_setupwelcome => finish_rotate.OUTPUTSELECT
go_setupwelcome => finish_clearrotate.OUTPUTSELECT
go_setupwelcome => finish_flat.OUTPUTSELECT
go_setupwelcome => addlength.OUTPUTSELECT
go_setupwelcome => addlength.OUTPUTSELECT
go_setupwelcome => addlength.OUTPUTSELECT
go_setupwelcome => addlength.OUTPUTSELECT
go_setupwelcome => addlength.OUTPUTSELECT
go_setupwelcome => addlength.OUTPUTSELECT
go_setupwelcome => addlength.OUTPUTSELECT
go_setupwelcome => addlength2.OUTPUTSELECT
go_setupwelcome => addlength2.OUTPUTSELECT
go_setupwelcome => addlength2.OUTPUTSELECT
go_setupwelcome => addlength2.OUTPUTSELECT
go_setupwelcome => addlength2.OUTPUTSELECT
go_setupwelcome => addlength2.OUTPUTSELECT
go_setupwelcome => addlength2.OUTPUTSELECT
go_setupwelcome => finallength.OUTPUTSELECT
go_setupwelcome => finallength.OUTPUTSELECT
go_setupwelcome => finallength.OUTPUTSELECT
go_setupwelcome => finallength.OUTPUTSELECT
go_setupwelcome => finallength.OUTPUTSELECT
go_setupwelcome => finallength.OUTPUTSELECT
go_setupwelcome => finallength.OUTPUTSELECT
xloc_figure[0] => x.DATAB
xloc_figure[1] => x.DATAB
xloc_figure[2] => x.DATAB
xloc_figure[3] => x.DATAB
xloc_figure[4] => x.DATAB
xloc_figure[5] => x.DATAB
xloc_figure[6] => x.DATAB
xloc_figure[7] => x.DATAB
yloc_figure[0] => ~NO_FANOUT~
yloc_figure[1] => ~NO_FANOUT~
yloc_figure[2] => ~NO_FANOUT~
yloc_figure[3] => ~NO_FANOUT~
yloc_figure[4] => ~NO_FANOUT~
yloc_figure[5] => ~NO_FANOUT~
yloc_figure[6] => ~NO_FANOUT~
length[0] => LessThan0.IN14
length[0] => LessThan1.IN14
length[0] => finallength.DATAA
length[0] => Add32.IN7
length[1] => LessThan0.IN13
length[1] => LessThan1.IN13
length[1] => finallength.DATAA
length[1] => Add32.IN6
length[2] => LessThan0.IN12
length[2] => LessThan1.IN12
length[2] => finallength.DATAA
length[2] => Add32.IN5
length[3] => LessThan0.IN11
length[3] => LessThan1.IN11
length[3] => finallength.DATAA
length[3] => Add32.IN4
length[4] => LessThan0.IN10
length[4] => LessThan1.IN10
length[4] => finallength.DATAA
length[4] => Add32.IN3
length[5] => LessThan0.IN9
length[5] => LessThan1.IN9
length[5] => finallength.DATAA
length[5] => Add32.IN2
length[6] => LessThan0.IN8
length[6] => LessThan1.IN8
length[6] => finallength.DATAA
length[6] => Add32.IN1
length_required[0] => x.DATAA
length_required[1] => x.DATAA
length_required[2] => x.DATAA
length_required[3] => x.DATAA
length_required[4] => x.DATAA
length_required[5] => x.DATAA
length_required[6] => x.DATAA
width_of_next[0] => Equal13.IN31
width_of_next[0] => Equal14.IN3
width_of_next[0] => Equal15.IN31
width_of_next[0] => Equal16.IN1
width_of_next[1] => Equal13.IN30
width_of_next[1] => Equal14.IN2
width_of_next[1] => Equal15.IN1
width_of_next[1] => Equal16.IN31
width_of_next[2] => Equal13.IN1
width_of_next[2] => Equal14.IN1
width_of_next[2] => Equal15.IN30
width_of_next[2] => Equal16.IN0
width_of_next[3] => Equal13.IN29
width_of_next[3] => Equal14.IN0
width_of_next[3] => Equal15.IN0
width_of_next[3] => Equal16.IN30
width_of_next[4] => Equal13.IN0
width_of_next[4] => Equal14.IN31
width_of_next[4] => Equal15.IN29
width_of_next[4] => Equal16.IN29
width_of_next[5] => Equal13.IN28
width_of_next[5] => Equal14.IN30
width_of_next[5] => Equal15.IN28
width_of_next[5] => Equal16.IN28
width_of_next[6] => Equal13.IN27
width_of_next[6] => Equal14.IN29
width_of_next[6] => Equal15.IN27
width_of_next[6] => Equal16.IN27
xloc[0] <= xloc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xloc[1] <= xloc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xloc[2] <= xloc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xloc[3] <= xloc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xloc[4] <= xloc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xloc[5] <= xloc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xloc[6] <= xloc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xloc[7] <= xloc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yloc[0] <= yloc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yloc[1] <= yloc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yloc[2] <= yloc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yloc[3] <= yloc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yloc[4] <= yloc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yloc[5] <= yloc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yloc[6] <= yloc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[0] <= colorout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[1] <= colorout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[2] <= colorout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[3] <= colorout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[4] <= colorout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[5] <= colorout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[6] <= colorout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[7] <= colorout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[8] <= colorout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[9] <= colorout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[10] <= colorout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[11] <= colorout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[12] <= colorout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[13] <= colorout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[14] <= colorout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[15] <= colorout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[16] <= colorout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[17] <= colorout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[18] <= colorout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[19] <= colorout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[20] <= colorout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[21] <= colorout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[22] <= colorout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colorout[23] <= colorout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
finish <= finish~reg0.DB_MAX_OUTPUT_PORT_TYPE
finish_draw <= finish_draw~reg0.DB_MAX_OUTPUT_PORT_TYPE
finish_clearplot <= finish_clearplot~reg0.DB_MAX_OUTPUT_PORT_TYPE
finish_rotate <= finish_rotate~reg0.DB_MAX_OUTPUT_PORT_TYPE
finish_clearrotate <= finish_clearrotate~reg0.DB_MAX_OUTPUT_PORT_TYPE
finish_flat <= finish_flat~reg0.DB_MAX_OUTPUT_PORT_TYPE
finish_landscape <= finish_landscape~reg0.DB_MAX_OUTPUT_PORT_TYPE
finish_landandsky <= finish_landandsky~reg0.DB_MAX_OUTPUT_PORT_TYPE
finish_gameover <= finish_gameover~reg0.DB_MAX_OUTPUT_PORT_TYPE
finish_figure <= finish_figure~reg0.DB_MAX_OUTPUT_PORT_TYPE
finish_erasefigure <= finish_erasefigure~reg0.DB_MAX_OUTPUT_PORT_TYPE
finish_startfigure <= finish_startfigure~reg0.DB_MAX_OUTPUT_PORT_TYPE
finish_setupwelcome <= finish_setupwelcome~reg0.DB_MAX_OUTPUT_PORT_TYPE
debuger <= debuger~reg0.DB_MAX_OUTPUT_PORT_TYPE
finallength[0] <= finallength[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
finallength[1] <= finallength[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
finallength[2] <= finallength[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
finallength[3] <= finallength[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
finallength[4] <= finallength[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
finallength[5] <= finallength[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
finallength[6] <= finallength[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|datapath:pth|block2:block2_1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|finalproject|datapath:pth|block2:block2_1|altsyncram:altsyncram_component
wren_a => altsyncram_2ho1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2ho1:auto_generated.data_a[0]
data_a[1] => altsyncram_2ho1:auto_generated.data_a[1]
data_a[2] => altsyncram_2ho1:auto_generated.data_a[2]
data_a[3] => altsyncram_2ho1:auto_generated.data_a[3]
data_a[4] => altsyncram_2ho1:auto_generated.data_a[4]
data_a[5] => altsyncram_2ho1:auto_generated.data_a[5]
data_a[6] => altsyncram_2ho1:auto_generated.data_a[6]
data_a[7] => altsyncram_2ho1:auto_generated.data_a[7]
data_a[8] => altsyncram_2ho1:auto_generated.data_a[8]
data_a[9] => altsyncram_2ho1:auto_generated.data_a[9]
data_a[10] => altsyncram_2ho1:auto_generated.data_a[10]
data_a[11] => altsyncram_2ho1:auto_generated.data_a[11]
data_a[12] => altsyncram_2ho1:auto_generated.data_a[12]
data_a[13] => altsyncram_2ho1:auto_generated.data_a[13]
data_a[14] => altsyncram_2ho1:auto_generated.data_a[14]
data_a[15] => altsyncram_2ho1:auto_generated.data_a[15]
data_a[16] => altsyncram_2ho1:auto_generated.data_a[16]
data_a[17] => altsyncram_2ho1:auto_generated.data_a[17]
data_a[18] => altsyncram_2ho1:auto_generated.data_a[18]
data_a[19] => altsyncram_2ho1:auto_generated.data_a[19]
data_a[20] => altsyncram_2ho1:auto_generated.data_a[20]
data_a[21] => altsyncram_2ho1:auto_generated.data_a[21]
data_a[22] => altsyncram_2ho1:auto_generated.data_a[22]
data_a[23] => altsyncram_2ho1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2ho1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ho1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ho1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ho1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ho1:auto_generated.address_a[4]
address_a[5] => altsyncram_2ho1:auto_generated.address_a[5]
address_a[6] => altsyncram_2ho1:auto_generated.address_a[6]
address_a[7] => altsyncram_2ho1:auto_generated.address_a[7]
address_a[8] => altsyncram_2ho1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ho1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2ho1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2ho1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2ho1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2ho1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2ho1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2ho1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2ho1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2ho1:auto_generated.q_a[7]
q_a[8] <= altsyncram_2ho1:auto_generated.q_a[8]
q_a[9] <= altsyncram_2ho1:auto_generated.q_a[9]
q_a[10] <= altsyncram_2ho1:auto_generated.q_a[10]
q_a[11] <= altsyncram_2ho1:auto_generated.q_a[11]
q_a[12] <= altsyncram_2ho1:auto_generated.q_a[12]
q_a[13] <= altsyncram_2ho1:auto_generated.q_a[13]
q_a[14] <= altsyncram_2ho1:auto_generated.q_a[14]
q_a[15] <= altsyncram_2ho1:auto_generated.q_a[15]
q_a[16] <= altsyncram_2ho1:auto_generated.q_a[16]
q_a[17] <= altsyncram_2ho1:auto_generated.q_a[17]
q_a[18] <= altsyncram_2ho1:auto_generated.q_a[18]
q_a[19] <= altsyncram_2ho1:auto_generated.q_a[19]
q_a[20] <= altsyncram_2ho1:auto_generated.q_a[20]
q_a[21] <= altsyncram_2ho1:auto_generated.q_a[21]
q_a[22] <= altsyncram_2ho1:auto_generated.q_a[22]
q_a[23] <= altsyncram_2ho1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|finalproject|datapath:pth|block2:block2_1|altsyncram:altsyncram_component|altsyncram_2ho1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|finalproject|datapath:pth|block2:block2_2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|finalproject|datapath:pth|block2:block2_2|altsyncram:altsyncram_component
wren_a => altsyncram_2ho1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2ho1:auto_generated.data_a[0]
data_a[1] => altsyncram_2ho1:auto_generated.data_a[1]
data_a[2] => altsyncram_2ho1:auto_generated.data_a[2]
data_a[3] => altsyncram_2ho1:auto_generated.data_a[3]
data_a[4] => altsyncram_2ho1:auto_generated.data_a[4]
data_a[5] => altsyncram_2ho1:auto_generated.data_a[5]
data_a[6] => altsyncram_2ho1:auto_generated.data_a[6]
data_a[7] => altsyncram_2ho1:auto_generated.data_a[7]
data_a[8] => altsyncram_2ho1:auto_generated.data_a[8]
data_a[9] => altsyncram_2ho1:auto_generated.data_a[9]
data_a[10] => altsyncram_2ho1:auto_generated.data_a[10]
data_a[11] => altsyncram_2ho1:auto_generated.data_a[11]
data_a[12] => altsyncram_2ho1:auto_generated.data_a[12]
data_a[13] => altsyncram_2ho1:auto_generated.data_a[13]
data_a[14] => altsyncram_2ho1:auto_generated.data_a[14]
data_a[15] => altsyncram_2ho1:auto_generated.data_a[15]
data_a[16] => altsyncram_2ho1:auto_generated.data_a[16]
data_a[17] => altsyncram_2ho1:auto_generated.data_a[17]
data_a[18] => altsyncram_2ho1:auto_generated.data_a[18]
data_a[19] => altsyncram_2ho1:auto_generated.data_a[19]
data_a[20] => altsyncram_2ho1:auto_generated.data_a[20]
data_a[21] => altsyncram_2ho1:auto_generated.data_a[21]
data_a[22] => altsyncram_2ho1:auto_generated.data_a[22]
data_a[23] => altsyncram_2ho1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2ho1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ho1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ho1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ho1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ho1:auto_generated.address_a[4]
address_a[5] => altsyncram_2ho1:auto_generated.address_a[5]
address_a[6] => altsyncram_2ho1:auto_generated.address_a[6]
address_a[7] => altsyncram_2ho1:auto_generated.address_a[7]
address_a[8] => altsyncram_2ho1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ho1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2ho1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2ho1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2ho1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2ho1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2ho1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2ho1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2ho1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2ho1:auto_generated.q_a[7]
q_a[8] <= altsyncram_2ho1:auto_generated.q_a[8]
q_a[9] <= altsyncram_2ho1:auto_generated.q_a[9]
q_a[10] <= altsyncram_2ho1:auto_generated.q_a[10]
q_a[11] <= altsyncram_2ho1:auto_generated.q_a[11]
q_a[12] <= altsyncram_2ho1:auto_generated.q_a[12]
q_a[13] <= altsyncram_2ho1:auto_generated.q_a[13]
q_a[14] <= altsyncram_2ho1:auto_generated.q_a[14]
q_a[15] <= altsyncram_2ho1:auto_generated.q_a[15]
q_a[16] <= altsyncram_2ho1:auto_generated.q_a[16]
q_a[17] <= altsyncram_2ho1:auto_generated.q_a[17]
q_a[18] <= altsyncram_2ho1:auto_generated.q_a[18]
q_a[19] <= altsyncram_2ho1:auto_generated.q_a[19]
q_a[20] <= altsyncram_2ho1:auto_generated.q_a[20]
q_a[21] <= altsyncram_2ho1:auto_generated.q_a[21]
q_a[22] <= altsyncram_2ho1:auto_generated.q_a[22]
q_a[23] <= altsyncram_2ho1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|finalproject|datapath:pth|block2:block2_2|altsyncram:altsyncram_component|altsyncram_2ho1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|finalproject|datapath:pth|block3:block3_1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|finalproject|datapath:pth|block3:block3_1|altsyncram:altsyncram_component
wren_a => altsyncram_4ho1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_4ho1:auto_generated.data_a[0]
data_a[1] => altsyncram_4ho1:auto_generated.data_a[1]
data_a[2] => altsyncram_4ho1:auto_generated.data_a[2]
data_a[3] => altsyncram_4ho1:auto_generated.data_a[3]
data_a[4] => altsyncram_4ho1:auto_generated.data_a[4]
data_a[5] => altsyncram_4ho1:auto_generated.data_a[5]
data_a[6] => altsyncram_4ho1:auto_generated.data_a[6]
data_a[7] => altsyncram_4ho1:auto_generated.data_a[7]
data_a[8] => altsyncram_4ho1:auto_generated.data_a[8]
data_a[9] => altsyncram_4ho1:auto_generated.data_a[9]
data_a[10] => altsyncram_4ho1:auto_generated.data_a[10]
data_a[11] => altsyncram_4ho1:auto_generated.data_a[11]
data_a[12] => altsyncram_4ho1:auto_generated.data_a[12]
data_a[13] => altsyncram_4ho1:auto_generated.data_a[13]
data_a[14] => altsyncram_4ho1:auto_generated.data_a[14]
data_a[15] => altsyncram_4ho1:auto_generated.data_a[15]
data_a[16] => altsyncram_4ho1:auto_generated.data_a[16]
data_a[17] => altsyncram_4ho1:auto_generated.data_a[17]
data_a[18] => altsyncram_4ho1:auto_generated.data_a[18]
data_a[19] => altsyncram_4ho1:auto_generated.data_a[19]
data_a[20] => altsyncram_4ho1:auto_generated.data_a[20]
data_a[21] => altsyncram_4ho1:auto_generated.data_a[21]
data_a[22] => altsyncram_4ho1:auto_generated.data_a[22]
data_a[23] => altsyncram_4ho1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_4ho1:auto_generated.address_a[0]
address_a[1] => altsyncram_4ho1:auto_generated.address_a[1]
address_a[2] => altsyncram_4ho1:auto_generated.address_a[2]
address_a[3] => altsyncram_4ho1:auto_generated.address_a[3]
address_a[4] => altsyncram_4ho1:auto_generated.address_a[4]
address_a[5] => altsyncram_4ho1:auto_generated.address_a[5]
address_a[6] => altsyncram_4ho1:auto_generated.address_a[6]
address_a[7] => altsyncram_4ho1:auto_generated.address_a[7]
address_a[8] => altsyncram_4ho1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_4ho1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_4ho1:auto_generated.q_a[0]
q_a[1] <= altsyncram_4ho1:auto_generated.q_a[1]
q_a[2] <= altsyncram_4ho1:auto_generated.q_a[2]
q_a[3] <= altsyncram_4ho1:auto_generated.q_a[3]
q_a[4] <= altsyncram_4ho1:auto_generated.q_a[4]
q_a[5] <= altsyncram_4ho1:auto_generated.q_a[5]
q_a[6] <= altsyncram_4ho1:auto_generated.q_a[6]
q_a[7] <= altsyncram_4ho1:auto_generated.q_a[7]
q_a[8] <= altsyncram_4ho1:auto_generated.q_a[8]
q_a[9] <= altsyncram_4ho1:auto_generated.q_a[9]
q_a[10] <= altsyncram_4ho1:auto_generated.q_a[10]
q_a[11] <= altsyncram_4ho1:auto_generated.q_a[11]
q_a[12] <= altsyncram_4ho1:auto_generated.q_a[12]
q_a[13] <= altsyncram_4ho1:auto_generated.q_a[13]
q_a[14] <= altsyncram_4ho1:auto_generated.q_a[14]
q_a[15] <= altsyncram_4ho1:auto_generated.q_a[15]
q_a[16] <= altsyncram_4ho1:auto_generated.q_a[16]
q_a[17] <= altsyncram_4ho1:auto_generated.q_a[17]
q_a[18] <= altsyncram_4ho1:auto_generated.q_a[18]
q_a[19] <= altsyncram_4ho1:auto_generated.q_a[19]
q_a[20] <= altsyncram_4ho1:auto_generated.q_a[20]
q_a[21] <= altsyncram_4ho1:auto_generated.q_a[21]
q_a[22] <= altsyncram_4ho1:auto_generated.q_a[22]
q_a[23] <= altsyncram_4ho1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|finalproject|datapath:pth|block3:block3_1|altsyncram:altsyncram_component|altsyncram_4ho1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|finalproject|datapath:pth|block4_15:block4_1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|finalproject|datapath:pth|block4_15:block4_1|altsyncram:altsyncram_component
wren_a => altsyncram_omo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_omo1:auto_generated.data_a[0]
data_a[1] => altsyncram_omo1:auto_generated.data_a[1]
data_a[2] => altsyncram_omo1:auto_generated.data_a[2]
data_a[3] => altsyncram_omo1:auto_generated.data_a[3]
data_a[4] => altsyncram_omo1:auto_generated.data_a[4]
data_a[5] => altsyncram_omo1:auto_generated.data_a[5]
data_a[6] => altsyncram_omo1:auto_generated.data_a[6]
data_a[7] => altsyncram_omo1:auto_generated.data_a[7]
data_a[8] => altsyncram_omo1:auto_generated.data_a[8]
data_a[9] => altsyncram_omo1:auto_generated.data_a[9]
data_a[10] => altsyncram_omo1:auto_generated.data_a[10]
data_a[11] => altsyncram_omo1:auto_generated.data_a[11]
data_a[12] => altsyncram_omo1:auto_generated.data_a[12]
data_a[13] => altsyncram_omo1:auto_generated.data_a[13]
data_a[14] => altsyncram_omo1:auto_generated.data_a[14]
data_a[15] => altsyncram_omo1:auto_generated.data_a[15]
data_a[16] => altsyncram_omo1:auto_generated.data_a[16]
data_a[17] => altsyncram_omo1:auto_generated.data_a[17]
data_a[18] => altsyncram_omo1:auto_generated.data_a[18]
data_a[19] => altsyncram_omo1:auto_generated.data_a[19]
data_a[20] => altsyncram_omo1:auto_generated.data_a[20]
data_a[21] => altsyncram_omo1:auto_generated.data_a[21]
data_a[22] => altsyncram_omo1:auto_generated.data_a[22]
data_a[23] => altsyncram_omo1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_omo1:auto_generated.address_a[0]
address_a[1] => altsyncram_omo1:auto_generated.address_a[1]
address_a[2] => altsyncram_omo1:auto_generated.address_a[2]
address_a[3] => altsyncram_omo1:auto_generated.address_a[3]
address_a[4] => altsyncram_omo1:auto_generated.address_a[4]
address_a[5] => altsyncram_omo1:auto_generated.address_a[5]
address_a[6] => altsyncram_omo1:auto_generated.address_a[6]
address_a[7] => altsyncram_omo1:auto_generated.address_a[7]
address_a[8] => altsyncram_omo1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_omo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_omo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_omo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_omo1:auto_generated.q_a[2]
q_a[3] <= altsyncram_omo1:auto_generated.q_a[3]
q_a[4] <= altsyncram_omo1:auto_generated.q_a[4]
q_a[5] <= altsyncram_omo1:auto_generated.q_a[5]
q_a[6] <= altsyncram_omo1:auto_generated.q_a[6]
q_a[7] <= altsyncram_omo1:auto_generated.q_a[7]
q_a[8] <= altsyncram_omo1:auto_generated.q_a[8]
q_a[9] <= altsyncram_omo1:auto_generated.q_a[9]
q_a[10] <= altsyncram_omo1:auto_generated.q_a[10]
q_a[11] <= altsyncram_omo1:auto_generated.q_a[11]
q_a[12] <= altsyncram_omo1:auto_generated.q_a[12]
q_a[13] <= altsyncram_omo1:auto_generated.q_a[13]
q_a[14] <= altsyncram_omo1:auto_generated.q_a[14]
q_a[15] <= altsyncram_omo1:auto_generated.q_a[15]
q_a[16] <= altsyncram_omo1:auto_generated.q_a[16]
q_a[17] <= altsyncram_omo1:auto_generated.q_a[17]
q_a[18] <= altsyncram_omo1:auto_generated.q_a[18]
q_a[19] <= altsyncram_omo1:auto_generated.q_a[19]
q_a[20] <= altsyncram_omo1:auto_generated.q_a[20]
q_a[21] <= altsyncram_omo1:auto_generated.q_a[21]
q_a[22] <= altsyncram_omo1:auto_generated.q_a[22]
q_a[23] <= altsyncram_omo1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|finalproject|datapath:pth|block4_15:block4_1|altsyncram:altsyncram_component|altsyncram_omo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|finalproject|datapath:pth|block5_5:block5_1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|finalproject|datapath:pth|block5_5:block5_1|altsyncram:altsyncram_component
wren_a => altsyncram_8ko1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8ko1:auto_generated.data_a[0]
data_a[1] => altsyncram_8ko1:auto_generated.data_a[1]
data_a[2] => altsyncram_8ko1:auto_generated.data_a[2]
data_a[3] => altsyncram_8ko1:auto_generated.data_a[3]
data_a[4] => altsyncram_8ko1:auto_generated.data_a[4]
data_a[5] => altsyncram_8ko1:auto_generated.data_a[5]
data_a[6] => altsyncram_8ko1:auto_generated.data_a[6]
data_a[7] => altsyncram_8ko1:auto_generated.data_a[7]
data_a[8] => altsyncram_8ko1:auto_generated.data_a[8]
data_a[9] => altsyncram_8ko1:auto_generated.data_a[9]
data_a[10] => altsyncram_8ko1:auto_generated.data_a[10]
data_a[11] => altsyncram_8ko1:auto_generated.data_a[11]
data_a[12] => altsyncram_8ko1:auto_generated.data_a[12]
data_a[13] => altsyncram_8ko1:auto_generated.data_a[13]
data_a[14] => altsyncram_8ko1:auto_generated.data_a[14]
data_a[15] => altsyncram_8ko1:auto_generated.data_a[15]
data_a[16] => altsyncram_8ko1:auto_generated.data_a[16]
data_a[17] => altsyncram_8ko1:auto_generated.data_a[17]
data_a[18] => altsyncram_8ko1:auto_generated.data_a[18]
data_a[19] => altsyncram_8ko1:auto_generated.data_a[19]
data_a[20] => altsyncram_8ko1:auto_generated.data_a[20]
data_a[21] => altsyncram_8ko1:auto_generated.data_a[21]
data_a[22] => altsyncram_8ko1:auto_generated.data_a[22]
data_a[23] => altsyncram_8ko1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8ko1:auto_generated.address_a[0]
address_a[1] => altsyncram_8ko1:auto_generated.address_a[1]
address_a[2] => altsyncram_8ko1:auto_generated.address_a[2]
address_a[3] => altsyncram_8ko1:auto_generated.address_a[3]
address_a[4] => altsyncram_8ko1:auto_generated.address_a[4]
address_a[5] => altsyncram_8ko1:auto_generated.address_a[5]
address_a[6] => altsyncram_8ko1:auto_generated.address_a[6]
address_a[7] => altsyncram_8ko1:auto_generated.address_a[7]
address_a[8] => altsyncram_8ko1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8ko1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8ko1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8ko1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8ko1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8ko1:auto_generated.q_a[3]
q_a[4] <= altsyncram_8ko1:auto_generated.q_a[4]
q_a[5] <= altsyncram_8ko1:auto_generated.q_a[5]
q_a[6] <= altsyncram_8ko1:auto_generated.q_a[6]
q_a[7] <= altsyncram_8ko1:auto_generated.q_a[7]
q_a[8] <= altsyncram_8ko1:auto_generated.q_a[8]
q_a[9] <= altsyncram_8ko1:auto_generated.q_a[9]
q_a[10] <= altsyncram_8ko1:auto_generated.q_a[10]
q_a[11] <= altsyncram_8ko1:auto_generated.q_a[11]
q_a[12] <= altsyncram_8ko1:auto_generated.q_a[12]
q_a[13] <= altsyncram_8ko1:auto_generated.q_a[13]
q_a[14] <= altsyncram_8ko1:auto_generated.q_a[14]
q_a[15] <= altsyncram_8ko1:auto_generated.q_a[15]
q_a[16] <= altsyncram_8ko1:auto_generated.q_a[16]
q_a[17] <= altsyncram_8ko1:auto_generated.q_a[17]
q_a[18] <= altsyncram_8ko1:auto_generated.q_a[18]
q_a[19] <= altsyncram_8ko1:auto_generated.q_a[19]
q_a[20] <= altsyncram_8ko1:auto_generated.q_a[20]
q_a[21] <= altsyncram_8ko1:auto_generated.q_a[21]
q_a[22] <= altsyncram_8ko1:auto_generated.q_a[22]
q_a[23] <= altsyncram_8ko1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|finalproject|datapath:pth|block5_5:block5_1|altsyncram:altsyncram_component|altsyncram_8ko1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|finalproject|datapath:pth|GAMEOVER1:GAMEOVER1_1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|finalproject|datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component
wren_a => altsyncram_20p1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_20p1:auto_generated.data_a[0]
data_a[1] => altsyncram_20p1:auto_generated.data_a[1]
data_a[2] => altsyncram_20p1:auto_generated.data_a[2]
data_a[3] => altsyncram_20p1:auto_generated.data_a[3]
data_a[4] => altsyncram_20p1:auto_generated.data_a[4]
data_a[5] => altsyncram_20p1:auto_generated.data_a[5]
data_a[6] => altsyncram_20p1:auto_generated.data_a[6]
data_a[7] => altsyncram_20p1:auto_generated.data_a[7]
data_a[8] => altsyncram_20p1:auto_generated.data_a[8]
data_a[9] => altsyncram_20p1:auto_generated.data_a[9]
data_a[10] => altsyncram_20p1:auto_generated.data_a[10]
data_a[11] => altsyncram_20p1:auto_generated.data_a[11]
data_a[12] => altsyncram_20p1:auto_generated.data_a[12]
data_a[13] => altsyncram_20p1:auto_generated.data_a[13]
data_a[14] => altsyncram_20p1:auto_generated.data_a[14]
data_a[15] => altsyncram_20p1:auto_generated.data_a[15]
data_a[16] => altsyncram_20p1:auto_generated.data_a[16]
data_a[17] => altsyncram_20p1:auto_generated.data_a[17]
data_a[18] => altsyncram_20p1:auto_generated.data_a[18]
data_a[19] => altsyncram_20p1:auto_generated.data_a[19]
data_a[20] => altsyncram_20p1:auto_generated.data_a[20]
data_a[21] => altsyncram_20p1:auto_generated.data_a[21]
data_a[22] => altsyncram_20p1:auto_generated.data_a[22]
data_a[23] => altsyncram_20p1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_20p1:auto_generated.address_a[0]
address_a[1] => altsyncram_20p1:auto_generated.address_a[1]
address_a[2] => altsyncram_20p1:auto_generated.address_a[2]
address_a[3] => altsyncram_20p1:auto_generated.address_a[3]
address_a[4] => altsyncram_20p1:auto_generated.address_a[4]
address_a[5] => altsyncram_20p1:auto_generated.address_a[5]
address_a[6] => altsyncram_20p1:auto_generated.address_a[6]
address_a[7] => altsyncram_20p1:auto_generated.address_a[7]
address_a[8] => altsyncram_20p1:auto_generated.address_a[8]
address_a[9] => altsyncram_20p1:auto_generated.address_a[9]
address_a[10] => altsyncram_20p1:auto_generated.address_a[10]
address_a[11] => altsyncram_20p1:auto_generated.address_a[11]
address_a[12] => altsyncram_20p1:auto_generated.address_a[12]
address_a[13] => altsyncram_20p1:auto_generated.address_a[13]
address_a[14] => altsyncram_20p1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_20p1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_20p1:auto_generated.q_a[0]
q_a[1] <= altsyncram_20p1:auto_generated.q_a[1]
q_a[2] <= altsyncram_20p1:auto_generated.q_a[2]
q_a[3] <= altsyncram_20p1:auto_generated.q_a[3]
q_a[4] <= altsyncram_20p1:auto_generated.q_a[4]
q_a[5] <= altsyncram_20p1:auto_generated.q_a[5]
q_a[6] <= altsyncram_20p1:auto_generated.q_a[6]
q_a[7] <= altsyncram_20p1:auto_generated.q_a[7]
q_a[8] <= altsyncram_20p1:auto_generated.q_a[8]
q_a[9] <= altsyncram_20p1:auto_generated.q_a[9]
q_a[10] <= altsyncram_20p1:auto_generated.q_a[10]
q_a[11] <= altsyncram_20p1:auto_generated.q_a[11]
q_a[12] <= altsyncram_20p1:auto_generated.q_a[12]
q_a[13] <= altsyncram_20p1:auto_generated.q_a[13]
q_a[14] <= altsyncram_20p1:auto_generated.q_a[14]
q_a[15] <= altsyncram_20p1:auto_generated.q_a[15]
q_a[16] <= altsyncram_20p1:auto_generated.q_a[16]
q_a[17] <= altsyncram_20p1:auto_generated.q_a[17]
q_a[18] <= altsyncram_20p1:auto_generated.q_a[18]
q_a[19] <= altsyncram_20p1:auto_generated.q_a[19]
q_a[20] <= altsyncram_20p1:auto_generated.q_a[20]
q_a[21] <= altsyncram_20p1:auto_generated.q_a[21]
q_a[22] <= altsyncram_20p1:auto_generated.q_a[22]
q_a[23] <= altsyncram_20p1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|finalproject|datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component|altsyncram_20p1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a32.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a33.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a34.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a35.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a36.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a37.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a38.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a39.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a40.PORTADATAIN
data_a[16] => ram_block1a64.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a41.PORTADATAIN
data_a[17] => ram_block1a65.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a42.PORTADATAIN
data_a[18] => ram_block1a66.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a43.PORTADATAIN
data_a[19] => ram_block1a67.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a44.PORTADATAIN
data_a[20] => ram_block1a68.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a45.PORTADATAIN
data_a[21] => ram_block1a69.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a46.PORTADATAIN
data_a[22] => ram_block1a70.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a47.PORTADATAIN
data_a[23] => ram_block1a71.PORTADATAIN
q_a[0] <= mux_5hb:mux2.result[0]
q_a[1] <= mux_5hb:mux2.result[1]
q_a[2] <= mux_5hb:mux2.result[2]
q_a[3] <= mux_5hb:mux2.result[3]
q_a[4] <= mux_5hb:mux2.result[4]
q_a[5] <= mux_5hb:mux2.result[5]
q_a[6] <= mux_5hb:mux2.result[6]
q_a[7] <= mux_5hb:mux2.result[7]
q_a[8] <= mux_5hb:mux2.result[8]
q_a[9] <= mux_5hb:mux2.result[9]
q_a[10] <= mux_5hb:mux2.result[10]
q_a[11] <= mux_5hb:mux2.result[11]
q_a[12] <= mux_5hb:mux2.result[12]
q_a[13] <= mux_5hb:mux2.result[13]
q_a[14] <= mux_5hb:mux2.result[14]
q_a[15] <= mux_5hb:mux2.result[15]
q_a[16] <= mux_5hb:mux2.result[16]
q_a[17] <= mux_5hb:mux2.result[17]
q_a[18] <= mux_5hb:mux2.result[18]
q_a[19] <= mux_5hb:mux2.result[19]
q_a[20] <= mux_5hb:mux2.result[20]
q_a[21] <= mux_5hb:mux2.result[21]
q_a[22] <= mux_5hb:mux2.result[22]
q_a[23] <= mux_5hb:mux2.result[23]
wren_a => decode_7la:decode3.enable


|finalproject|datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component|altsyncram_20p1:auto_generated|decode_7la:decode3
data[0] => w_anode630w[1].IN0
data[0] => w_anode643w[1].IN1
data[0] => w_anode651w[1].IN0
data[0] => w_anode659w[1].IN1
data[1] => w_anode630w[2].IN0
data[1] => w_anode643w[2].IN0
data[1] => w_anode651w[2].IN1
data[1] => w_anode659w[2].IN1
enable => w_anode630w[1].IN0
enable => w_anode643w[1].IN0
enable => w_anode651w[1].IN0
enable => w_anode659w[1].IN0
eq[0] <= w_anode630w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode643w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode651w[2].DB_MAX_OUTPUT_PORT_TYPE


|finalproject|datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component|altsyncram_20p1:auto_generated|decode_01a:rden_decode
data[0] => w_anode668w[1].IN0
data[0] => w_anode682w[1].IN1
data[0] => w_anode691w[1].IN0
data[0] => w_anode700w[1].IN1
data[1] => w_anode668w[2].IN0
data[1] => w_anode682w[2].IN0
data[1] => w_anode691w[2].IN1
data[1] => w_anode700w[2].IN1
eq[0] <= w_anode668w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode682w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode691w[2].DB_MAX_OUTPUT_PORT_TYPE


|finalproject|datapath:pth|GAMEOVER1:GAMEOVER1_1|altsyncram:altsyncram_component|altsyncram_20p1:auto_generated|mux_5hb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data1_wire[0].IN0
data[25] => data1_wire[1].IN0
data[26] => data1_wire[2].IN0
data[27] => data1_wire[3].IN0
data[28] => data1_wire[4].IN0
data[29] => data1_wire[5].IN0
data[30] => data1_wire[6].IN0
data[31] => data1_wire[7].IN0
data[32] => data1_wire[8].IN0
data[33] => data1_wire[9].IN0
data[34] => data1_wire[10].IN0
data[35] => data1_wire[11].IN0
data[36] => data1_wire[12].IN0
data[37] => data1_wire[13].IN0
data[38] => data1_wire[14].IN0
data[39] => data1_wire[15].IN0
data[40] => data1_wire[16].IN0
data[41] => data1_wire[17].IN0
data[42] => data1_wire[18].IN0
data[43] => data1_wire[19].IN0
data[44] => data1_wire[20].IN0
data[45] => data1_wire[21].IN0
data[46] => data1_wire[22].IN0
data[47] => data1_wire[23].IN0
data[48] => data2_wire[0].IN0
data[49] => data2_wire[1].IN0
data[50] => data2_wire[2].IN0
data[51] => data2_wire[3].IN0
data[52] => data2_wire[4].IN0
data[53] => data2_wire[5].IN0
data[54] => data2_wire[6].IN0
data[55] => data2_wire[7].IN0
data[56] => data2_wire[8].IN0
data[57] => data2_wire[9].IN0
data[58] => data2_wire[10].IN0
data[59] => data2_wire[11].IN0
data[60] => data2_wire[12].IN0
data[61] => data2_wire[13].IN0
data[62] => data2_wire[14].IN0
data[63] => data2_wire[15].IN0
data[64] => data2_wire[16].IN0
data[65] => data2_wire[17].IN0
data[66] => data2_wire[18].IN0
data[67] => data2_wire[19].IN0
data[68] => data2_wire[20].IN0
data[69] => data2_wire[21].IN0
data[70] => data2_wire[22].IN0
data[71] => data2_wire[23].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[23].IN0
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|finalproject|datapath:pth|steve:steve_1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|finalproject|datapath:pth|steve:steve_1|altsyncram:altsyncram_component
wren_a => altsyncram_kdo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_kdo1:auto_generated.data_a[0]
data_a[1] => altsyncram_kdo1:auto_generated.data_a[1]
data_a[2] => altsyncram_kdo1:auto_generated.data_a[2]
data_a[3] => altsyncram_kdo1:auto_generated.data_a[3]
data_a[4] => altsyncram_kdo1:auto_generated.data_a[4]
data_a[5] => altsyncram_kdo1:auto_generated.data_a[5]
data_a[6] => altsyncram_kdo1:auto_generated.data_a[6]
data_a[7] => altsyncram_kdo1:auto_generated.data_a[7]
data_a[8] => altsyncram_kdo1:auto_generated.data_a[8]
data_a[9] => altsyncram_kdo1:auto_generated.data_a[9]
data_a[10] => altsyncram_kdo1:auto_generated.data_a[10]
data_a[11] => altsyncram_kdo1:auto_generated.data_a[11]
data_a[12] => altsyncram_kdo1:auto_generated.data_a[12]
data_a[13] => altsyncram_kdo1:auto_generated.data_a[13]
data_a[14] => altsyncram_kdo1:auto_generated.data_a[14]
data_a[15] => altsyncram_kdo1:auto_generated.data_a[15]
data_a[16] => altsyncram_kdo1:auto_generated.data_a[16]
data_a[17] => altsyncram_kdo1:auto_generated.data_a[17]
data_a[18] => altsyncram_kdo1:auto_generated.data_a[18]
data_a[19] => altsyncram_kdo1:auto_generated.data_a[19]
data_a[20] => altsyncram_kdo1:auto_generated.data_a[20]
data_a[21] => altsyncram_kdo1:auto_generated.data_a[21]
data_a[22] => altsyncram_kdo1:auto_generated.data_a[22]
data_a[23] => altsyncram_kdo1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_kdo1:auto_generated.address_a[0]
address_a[1] => altsyncram_kdo1:auto_generated.address_a[1]
address_a[2] => altsyncram_kdo1:auto_generated.address_a[2]
address_a[3] => altsyncram_kdo1:auto_generated.address_a[3]
address_a[4] => altsyncram_kdo1:auto_generated.address_a[4]
address_a[5] => altsyncram_kdo1:auto_generated.address_a[5]
address_a[6] => altsyncram_kdo1:auto_generated.address_a[6]
address_a[7] => altsyncram_kdo1:auto_generated.address_a[7]
address_a[8] => altsyncram_kdo1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_kdo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_kdo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_kdo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_kdo1:auto_generated.q_a[2]
q_a[3] <= altsyncram_kdo1:auto_generated.q_a[3]
q_a[4] <= altsyncram_kdo1:auto_generated.q_a[4]
q_a[5] <= altsyncram_kdo1:auto_generated.q_a[5]
q_a[6] <= altsyncram_kdo1:auto_generated.q_a[6]
q_a[7] <= altsyncram_kdo1:auto_generated.q_a[7]
q_a[8] <= altsyncram_kdo1:auto_generated.q_a[8]
q_a[9] <= altsyncram_kdo1:auto_generated.q_a[9]
q_a[10] <= altsyncram_kdo1:auto_generated.q_a[10]
q_a[11] <= altsyncram_kdo1:auto_generated.q_a[11]
q_a[12] <= altsyncram_kdo1:auto_generated.q_a[12]
q_a[13] <= altsyncram_kdo1:auto_generated.q_a[13]
q_a[14] <= altsyncram_kdo1:auto_generated.q_a[14]
q_a[15] <= altsyncram_kdo1:auto_generated.q_a[15]
q_a[16] <= altsyncram_kdo1:auto_generated.q_a[16]
q_a[17] <= altsyncram_kdo1:auto_generated.q_a[17]
q_a[18] <= altsyncram_kdo1:auto_generated.q_a[18]
q_a[19] <= altsyncram_kdo1:auto_generated.q_a[19]
q_a[20] <= altsyncram_kdo1:auto_generated.q_a[20]
q_a[21] <= altsyncram_kdo1:auto_generated.q_a[21]
q_a[22] <= altsyncram_kdo1:auto_generated.q_a[22]
q_a[23] <= altsyncram_kdo1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|finalproject|datapath:pth|steve:steve_1|altsyncram:altsyncram_component|altsyncram_kdo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE


|finalproject|datapath:pth|welcome:welcome_1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a


|finalproject|datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component
wren_a => altsyncram_smo1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_smo1:auto_generated.data_a[0]
data_a[1] => altsyncram_smo1:auto_generated.data_a[1]
data_a[2] => altsyncram_smo1:auto_generated.data_a[2]
data_a[3] => altsyncram_smo1:auto_generated.data_a[3]
data_a[4] => altsyncram_smo1:auto_generated.data_a[4]
data_a[5] => altsyncram_smo1:auto_generated.data_a[5]
data_a[6] => altsyncram_smo1:auto_generated.data_a[6]
data_a[7] => altsyncram_smo1:auto_generated.data_a[7]
data_a[8] => altsyncram_smo1:auto_generated.data_a[8]
data_a[9] => altsyncram_smo1:auto_generated.data_a[9]
data_a[10] => altsyncram_smo1:auto_generated.data_a[10]
data_a[11] => altsyncram_smo1:auto_generated.data_a[11]
data_a[12] => altsyncram_smo1:auto_generated.data_a[12]
data_a[13] => altsyncram_smo1:auto_generated.data_a[13]
data_a[14] => altsyncram_smo1:auto_generated.data_a[14]
data_a[15] => altsyncram_smo1:auto_generated.data_a[15]
data_a[16] => altsyncram_smo1:auto_generated.data_a[16]
data_a[17] => altsyncram_smo1:auto_generated.data_a[17]
data_a[18] => altsyncram_smo1:auto_generated.data_a[18]
data_a[19] => altsyncram_smo1:auto_generated.data_a[19]
data_a[20] => altsyncram_smo1:auto_generated.data_a[20]
data_a[21] => altsyncram_smo1:auto_generated.data_a[21]
data_a[22] => altsyncram_smo1:auto_generated.data_a[22]
data_a[23] => altsyncram_smo1:auto_generated.data_a[23]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_smo1:auto_generated.address_a[0]
address_a[1] => altsyncram_smo1:auto_generated.address_a[1]
address_a[2] => altsyncram_smo1:auto_generated.address_a[2]
address_a[3] => altsyncram_smo1:auto_generated.address_a[3]
address_a[4] => altsyncram_smo1:auto_generated.address_a[4]
address_a[5] => altsyncram_smo1:auto_generated.address_a[5]
address_a[6] => altsyncram_smo1:auto_generated.address_a[6]
address_a[7] => altsyncram_smo1:auto_generated.address_a[7]
address_a[8] => altsyncram_smo1:auto_generated.address_a[8]
address_a[9] => altsyncram_smo1:auto_generated.address_a[9]
address_a[10] => altsyncram_smo1:auto_generated.address_a[10]
address_a[11] => altsyncram_smo1:auto_generated.address_a[11]
address_a[12] => altsyncram_smo1:auto_generated.address_a[12]
address_a[13] => altsyncram_smo1:auto_generated.address_a[13]
address_a[14] => altsyncram_smo1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_smo1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_smo1:auto_generated.q_a[0]
q_a[1] <= altsyncram_smo1:auto_generated.q_a[1]
q_a[2] <= altsyncram_smo1:auto_generated.q_a[2]
q_a[3] <= altsyncram_smo1:auto_generated.q_a[3]
q_a[4] <= altsyncram_smo1:auto_generated.q_a[4]
q_a[5] <= altsyncram_smo1:auto_generated.q_a[5]
q_a[6] <= altsyncram_smo1:auto_generated.q_a[6]
q_a[7] <= altsyncram_smo1:auto_generated.q_a[7]
q_a[8] <= altsyncram_smo1:auto_generated.q_a[8]
q_a[9] <= altsyncram_smo1:auto_generated.q_a[9]
q_a[10] <= altsyncram_smo1:auto_generated.q_a[10]
q_a[11] <= altsyncram_smo1:auto_generated.q_a[11]
q_a[12] <= altsyncram_smo1:auto_generated.q_a[12]
q_a[13] <= altsyncram_smo1:auto_generated.q_a[13]
q_a[14] <= altsyncram_smo1:auto_generated.q_a[14]
q_a[15] <= altsyncram_smo1:auto_generated.q_a[15]
q_a[16] <= altsyncram_smo1:auto_generated.q_a[16]
q_a[17] <= altsyncram_smo1:auto_generated.q_a[17]
q_a[18] <= altsyncram_smo1:auto_generated.q_a[18]
q_a[19] <= altsyncram_smo1:auto_generated.q_a[19]
q_a[20] <= altsyncram_smo1:auto_generated.q_a[20]
q_a[21] <= altsyncram_smo1:auto_generated.q_a[21]
q_a[22] <= altsyncram_smo1:auto_generated.q_a[22]
q_a[23] <= altsyncram_smo1:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|finalproject|datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component|altsyncram_smo1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a32.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a33.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a34.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a35.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a36.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a37.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a38.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a39.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a40.PORTADATAIN
data_a[16] => ram_block1a64.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a41.PORTADATAIN
data_a[17] => ram_block1a65.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a42.PORTADATAIN
data_a[18] => ram_block1a66.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a43.PORTADATAIN
data_a[19] => ram_block1a67.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a44.PORTADATAIN
data_a[20] => ram_block1a68.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a45.PORTADATAIN
data_a[21] => ram_block1a69.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a46.PORTADATAIN
data_a[22] => ram_block1a70.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a47.PORTADATAIN
data_a[23] => ram_block1a71.PORTADATAIN
q_a[0] <= mux_5hb:mux2.result[0]
q_a[1] <= mux_5hb:mux2.result[1]
q_a[2] <= mux_5hb:mux2.result[2]
q_a[3] <= mux_5hb:mux2.result[3]
q_a[4] <= mux_5hb:mux2.result[4]
q_a[5] <= mux_5hb:mux2.result[5]
q_a[6] <= mux_5hb:mux2.result[6]
q_a[7] <= mux_5hb:mux2.result[7]
q_a[8] <= mux_5hb:mux2.result[8]
q_a[9] <= mux_5hb:mux2.result[9]
q_a[10] <= mux_5hb:mux2.result[10]
q_a[11] <= mux_5hb:mux2.result[11]
q_a[12] <= mux_5hb:mux2.result[12]
q_a[13] <= mux_5hb:mux2.result[13]
q_a[14] <= mux_5hb:mux2.result[14]
q_a[15] <= mux_5hb:mux2.result[15]
q_a[16] <= mux_5hb:mux2.result[16]
q_a[17] <= mux_5hb:mux2.result[17]
q_a[18] <= mux_5hb:mux2.result[18]
q_a[19] <= mux_5hb:mux2.result[19]
q_a[20] <= mux_5hb:mux2.result[20]
q_a[21] <= mux_5hb:mux2.result[21]
q_a[22] <= mux_5hb:mux2.result[22]
q_a[23] <= mux_5hb:mux2.result[23]
wren_a => decode_7la:decode3.enable


|finalproject|datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component|altsyncram_smo1:auto_generated|decode_7la:decode3
data[0] => w_anode630w[1].IN0
data[0] => w_anode643w[1].IN1
data[0] => w_anode651w[1].IN0
data[0] => w_anode659w[1].IN1
data[1] => w_anode630w[2].IN0
data[1] => w_anode643w[2].IN0
data[1] => w_anode651w[2].IN1
data[1] => w_anode659w[2].IN1
enable => w_anode630w[1].IN0
enable => w_anode643w[1].IN0
enable => w_anode651w[1].IN0
enable => w_anode659w[1].IN0
eq[0] <= w_anode630w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode643w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode651w[2].DB_MAX_OUTPUT_PORT_TYPE


|finalproject|datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component|altsyncram_smo1:auto_generated|decode_01a:rden_decode
data[0] => w_anode668w[1].IN0
data[0] => w_anode682w[1].IN1
data[0] => w_anode691w[1].IN0
data[0] => w_anode700w[1].IN1
data[1] => w_anode668w[2].IN0
data[1] => w_anode682w[2].IN0
data[1] => w_anode691w[2].IN1
data[1] => w_anode700w[2].IN1
eq[0] <= w_anode668w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode682w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode691w[2].DB_MAX_OUTPUT_PORT_TYPE


|finalproject|datapath:pth|welcome:welcome_1|altsyncram:altsyncram_component|altsyncram_smo1:auto_generated|mux_5hb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data1_wire[0].IN0
data[25] => data1_wire[1].IN0
data[26] => data1_wire[2].IN0
data[27] => data1_wire[3].IN0
data[28] => data1_wire[4].IN0
data[29] => data1_wire[5].IN0
data[30] => data1_wire[6].IN0
data[31] => data1_wire[7].IN0
data[32] => data1_wire[8].IN0
data[33] => data1_wire[9].IN0
data[34] => data1_wire[10].IN0
data[35] => data1_wire[11].IN0
data[36] => data1_wire[12].IN0
data[37] => data1_wire[13].IN0
data[38] => data1_wire[14].IN0
data[39] => data1_wire[15].IN0
data[40] => data1_wire[16].IN0
data[41] => data1_wire[17].IN0
data[42] => data1_wire[18].IN0
data[43] => data1_wire[19].IN0
data[44] => data1_wire[20].IN0
data[45] => data1_wire[21].IN0
data[46] => data1_wire[22].IN0
data[47] => data1_wire[23].IN0
data[48] => data2_wire[0].IN0
data[49] => data2_wire[1].IN0
data[50] => data2_wire[2].IN0
data[51] => data2_wire[3].IN0
data[52] => data2_wire[4].IN0
data[53] => data2_wire[5].IN0
data[54] => data2_wire[6].IN0
data[55] => data2_wire[7].IN0
data[56] => data2_wire[8].IN0
data[57] => data2_wire[9].IN0
data[58] => data2_wire[10].IN0
data[59] => data2_wire[11].IN0
data[60] => data2_wire[12].IN0
data[61] => data2_wire[13].IN0
data[62] => data2_wire[14].IN0
data[63] => data2_wire[15].IN0
data[64] => data2_wire[16].IN0
data[65] => data2_wire[17].IN0
data[66] => data2_wire[18].IN0
data[67] => data2_wire[19].IN0
data[68] => data2_wire[20].IN0
data[69] => data2_wire[21].IN0
data[70] => data2_wire[22].IN0
data[71] => data2_wire[23].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[23].IN0
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|finalproject|stick_cycle:Sc
clk => clk.IN2
resetn => resetn.IN2
clear => current_state.OUTPUTSELECT
clear => current_state.OUTPUTSELECT
clear => current_state.OUTPUTSELECT
clear => current_state.OUTPUTSELECT
clear => current_state.OUTPUTSELECT
clear => current_state.OUTPUTSELECT
clear => current_state.OUTPUTSELECT
clear => current_state.OUTPUTSELECT
clear => current_state.OUTPUTSELECT
clear => current_state.OUTPUTSELECT
pressed => pressed.IN1
key2 => ~NO_FANOUT~
received_data[0] => ~NO_FANOUT~
received_data[1] => ~NO_FANOUT~
received_data[2] => ~NO_FANOUT~
received_data[3] => ~NO_FANOUT~
received_data[4] => ~NO_FANOUT~
received_data[5] => ~NO_FANOUT~
received_data[6] => ~NO_FANOUT~
received_data[7] => ~NO_FANOUT~
received_data_en => ~NO_FANOUT~
finish => Selector18.IN6
finish => Selector0.IN0
finish_draw => always1.IN1
finish_draw => always1.IN1
finish_draw => always1.IN1
finish_draw => Selector12.IN2
finish_draw => Selector14.IN1
finish_clearplot => Selector8.IN5
finish_clearplot => Selector10.IN2
finish_rotate => next_state.IN1
finish_clearrotate => Selector4.IN5
finish_clearrotate => Selector6.IN2
finish_flat => next_state.IN1
length_required[0] => Add0.IN7
length_required[0] => LessThan1.IN7
length_required[0] => LessThan3.IN7
length_required[1] => Add0.IN6
length_required[1] => LessThan1.IN6
length_required[1] => LessThan3.IN6
length_required[2] => Add0.IN5
length_required[2] => Add2.IN10
length_required[3] => Add0.IN4
length_required[3] => Add2.IN9
length_required[4] => Add0.IN3
length_required[4] => Add2.IN8
length_required[5] => Add0.IN2
length_required[5] => Add2.IN7
length_required[6] => Add0.IN1
length_required[6] => Add2.IN6
finallength[0] => LessThan0.IN14
finallength[0] => LessThan1.IN14
finallength[0] => LessThan2.IN14
finallength[0] => LessThan3.IN14
finallength[1] => LessThan0.IN13
finallength[1] => LessThan1.IN13
finallength[1] => LessThan2.IN13
finallength[1] => LessThan3.IN13
finallength[2] => LessThan0.IN12
finallength[2] => LessThan1.IN12
finallength[2] => LessThan2.IN12
finallength[2] => LessThan3.IN12
finallength[3] => LessThan0.IN11
finallength[3] => LessThan1.IN11
finallength[3] => LessThan2.IN11
finallength[3] => LessThan3.IN11
finallength[4] => LessThan0.IN10
finallength[4] => LessThan1.IN10
finallength[4] => LessThan2.IN10
finallength[4] => LessThan3.IN10
finallength[5] => LessThan0.IN9
finallength[5] => LessThan1.IN9
finallength[5] => LessThan2.IN9
finallength[5] => LessThan3.IN9
finallength[6] => LessThan0.IN8
finallength[6] => LessThan1.IN8
finallength[6] => LessThan2.IN8
finallength[6] => LessThan3.IN8
width_of_next[0] => Add0.IN14
width_of_next[1] => Add0.IN13
width_of_next[2] => Add0.IN12
width_of_next[3] => Add0.IN11
width_of_next[4] => Add0.IN10
width_of_next[5] => Add0.IN9
width_of_next[6] => Add0.IN8
go_stick => Selector16.IN5
go_stick => Selector18.IN2
go_plot <= go_plot.DB_MAX_OUTPUT_PORT_TYPE
go_clear <= go_clear.DB_MAX_OUTPUT_PORT_TYPE
go_start <= go_start.DB_MAX_OUTPUT_PORT_TYPE
go_rotate <= go_rotate.DB_MAX_OUTPUT_PORT_TYPE
go_flat <= go_flat.DB_MAX_OUTPUT_PORT_TYPE
go_standby <= go_standby.DB_MAX_OUTPUT_PORT_TYPE
go_clearplot <= go_clearplot.DB_MAX_OUTPUT_PORT_TYPE
go_clearrotate <= go_clearrotate.DB_MAX_OUTPUT_PORT_TYPE
length[0] <= length[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[1] <= length[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[2] <= length[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[3] <= length[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[4] <= length[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[5] <= length[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
length[6] <= length[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
enoughlen[0] <= enoughlen[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
enoughlen[1] <= enoughlen[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
stick_formed <= stick_formed.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|stick_cycle:Sc|BitCounter:buildstick
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
clock => q[16]~reg0.CLK
clock => q[17]~reg0.CLK
clock => q[18]~reg0.CLK
clock => q[19]~reg0.CLK
clock => q[20]~reg0.CLK
clock => q[21]~reg0.CLK
clock => q[22]~reg0.CLK
clock => q[23]~reg0.CLK
clock => q[24]~reg0.CLK
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|stick_cycle:Sc|BitCounter1:animation_delay
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
clock => q[16]~reg0.CLK
clock => q[17]~reg0.CLK
clock => q[18]~reg0.CLK
clock => q[19]~reg0.CLK
clock => q[20]~reg0.CLK
clock => q[21]~reg0.CLK
clock => q[22]~reg0.CLK
clock => q[23]~reg0.CLK
clock => q[24]~reg0.CLK
clock => q[25]~reg0.CLK
clock => q[26]~reg0.CLK
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|game_cycle:gc
clk => clk.IN2
resetn => resetn.IN2
key2 => Selector0.IN1
key2 => Selector2.IN2
game_start => ~NO_FANOUT~
landscape_formed => Selector4.IN4
landscape_formed => Selector20.IN2
stick_formed => Selector6.IN1
stick_formed => Selector18.IN3
figure_formed => Selector14.IN3
figure_formed => Selector8.IN3
enoughlen[0] => Equal0.IN1
enoughlen[0] => Equal1.IN1
enoughlen[0] => Equal2.IN0
enoughlen[0] => Equal3.IN1
enoughlen[1] => Equal0.IN0
enoughlen[1] => Equal1.IN0
enoughlen[1] => Equal2.IN1
enoughlen[1] => Equal3.IN0
finish_landandsky => Selector20.IN4
finish_landandsky => Selector22.IN3
finish_gameover => Selector10.IN4
finish_gameover => Selector12.IN1
finish_startfigure => Selector16.IN1
finish_startfigure => Selector4.IN2
finish_setupwelcome => Selector2.IN4
finish_setupwelcome => Selector26.IN2
restart => Selector26.IN4
restart => Selector10.IN2
go_landscape <= go_landscape.DB_MAX_OUTPUT_PORT_TYPE
go_resetstick <= go_resetstick.DB_MAX_OUTPUT_PORT_TYPE
go_stick <= go_stick.DB_MAX_OUTPUT_PORT_TYPE
go_compare <= go_compare.DB_MAX_OUTPUT_PORT_TYPE
go_gameover <= go_gameover.DB_MAX_OUTPUT_PORT_TYPE
go_clearlandandsky <= go_clearlandandsky.DB_MAX_OUTPUT_PORT_TYPE
go_reset_handshakes <= go_reset_handshakes.DB_MAX_OUTPUT_PORT_TYPE
go_figure_cycle <= go_figure_cycle.DB_MAX_OUTPUT_PORT_TYPE
go_resetmovefigure <= go_resetmovefigure.DB_MAX_OUTPUT_PORT_TYPE
go_plotstartfigure <= go_plotstartfigure.DB_MAX_OUTPUT_PORT_TYPE
go_setupwelcome <= go_setupwelcome.DB_MAX_OUTPUT_PORT_TYPE
length_required[0] <= length_required[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
length_required[1] <= length_required[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
length_required[2] <= length_required[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
length_required[3] <= length_required[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
length_required[4] <= length_required[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
length_required[5] <= length_required[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
length_required[6] <= length_required[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
width_of_next[0] <= width_of_next[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
width_of_next[1] <= width_of_next[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
width_of_next[2] <= width_of_next[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
width_of_next[3] <= width_of_next[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
width_of_next[4] <= width_of_next[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
width_of_next[5] <= <GND>
width_of_next[6] <= <GND>
score[0] <= score[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[1] <= score[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[2] <= score[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[3] <= score[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[4] <= score[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[5] <= score[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
score[6] <= score[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|game_cycle:gc|BitCounterland:l1
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|game_cycle:gc|BitCounterblock:block
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
clear_b => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|landscape_cycle:lc
clk => current_state~1.DATAIN
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
resetn => current_state.OUTPUTSELECT
go_landscape => Selector1.IN2
go_landscape => Selector0.IN2
finish_landscape => next_state.formlandscape.DATAB
finish_landscape => Selector1.IN1
go_plotlandscape <= go_plotlandscape.DB_MAX_OUTPUT_PORT_TYPE
landscape_formed <= landscape_formed.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|figure_cycle:fc
clk => clk.IN1
resetn => resetn.IN1
finish_figure => always1.IN1
finish_figure => next_state.DATAA
finish_figure => next_state.DATAA
finish_erasefigure => Selector0.IN2
finish_erasefigure => Selector2.IN2
length_required => ~NO_FANOUT~
finallength[0] => LessThan0.IN9
finallength[0] => LessThan1.IN9
finallength[1] => Add0.IN12
finallength[1] => LessThan1.IN8
finallength[2] => Add0.IN11
finallength[2] => LessThan1.IN7
finallength[3] => Add0.IN10
finallength[3] => Add2.IN8
finallength[4] => Add0.IN9
finallength[4] => Add2.IN7
finallength[5] => Add0.IN8
finallength[5] => Add2.IN6
finallength[6] => Add0.IN7
finallength[6] => Add2.IN5
go_figure_cycle => Selector0.IN3
go_figure_cycle => Selector3.IN2
debugerrr => ~NO_FANOUT~
go_plotfigure <= go_plotfigure.DB_MAX_OUTPUT_PORT_TYPE
go_clearfigure <= go_clearfigure.DB_MAX_OUTPUT_PORT_TYPE
go_resetsteve <= go_resetsteve.DB_MAX_OUTPUT_PORT_TYPE
xloc_figure[0] <= xloc_figure[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xloc_figure[1] <= xloc_figure[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xloc_figure[2] <= xloc_figure[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xloc_figure[3] <= xloc_figure[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xloc_figure[4] <= xloc_figure[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xloc_figure[5] <= xloc_figure[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xloc_figure[6] <= xloc_figure[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
xloc_figure[7] <= xloc_figure[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yloc_figure[0] <= yloc_figure[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yloc_figure[1] <= yloc_figure[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yloc_figure[2] <= yloc_figure[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yloc_figure[3] <= yloc_figure[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yloc_figure[4] <= yloc_figure[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yloc_figure[5] <= yloc_figure[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yloc_figure[6] <= yloc_figure[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
figure_formed <= figure_formed.DB_MAX_OUTPUT_PORT_TYPE
hz <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|finalproject|figure_cycle:fc|BitCounter_for_figure:bA1
clock => q[0]~reg0.CLK
clock => q[1]~reg0.CLK
clock => q[2]~reg0.CLK
clock => q[3]~reg0.CLK
clock => q[4]~reg0.CLK
clock => q[5]~reg0.CLK
clock => q[6]~reg0.CLK
clock => q[7]~reg0.CLK
clock => q[8]~reg0.CLK
clock => q[9]~reg0.CLK
clock => q[10]~reg0.CLK
clock => q[11]~reg0.CLK
clock => q[12]~reg0.CLK
clock => q[13]~reg0.CLK
clock => q[14]~reg0.CLK
clock => q[15]~reg0.CLK
clock => q[16]~reg0.CLK
clock => q[17]~reg0.CLK
clock => q[18]~reg0.CLK
clock => q[19]~reg0.CLK
clock => q[20]~reg0.CLK
clock => q[21]~reg0.CLK
clock => q[22]~reg0.CLK
clock => q[23]~reg0.CLK
clock => q[24]~reg0.CLK
clock => q[25]~reg0.CLK
clock => q[26]~reg0.CLK
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
resetn => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
enable => q.OUTPUTSELECT
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE


