### Github Profile of LD6K ![](https://komarev.com/ghpvc/?username=ld6k)
- Please consider hiring me (en.cs10@nycu.edu.tw)
- I like hardware design and CPU

## About me
- BS @ NYCU CS / MS @ NTU GIEE
- Research Focus: Design and implementation of caches against side-channel attack
- Interest: Digital Design, Computer Architecture, Ray Tracing Hardware Architecture


## Skill Sets 
- Verilog/SystemVerilog
- Python/C/C++
- UVM/Gem5
  
  
## Public Repos
- [ICLAB 2025 SPRING](https://github.com/ld6k/ICLAB-2025-SPRING)
- [Computer Organization Course Material w/ Porting Lab CPU on FPGA](https://github.com/nycu-caslab/CO2025/tree/main)
  - Contains I2C, UART circuit intergration and DPI-C for verification 
