<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_69da9c01</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_69da9c01'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_69da9c01')">rsnoc_z_H_R_G_T2_U_U_69da9c01</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.23</td>
<td class="s8 cl rt"><a href="mod1128.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1128.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1128.html#Toggle" > 50.76</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1128.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1128.html#inst_tag_155254"  onclick="showContent('inst_tag_155254')">config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric</a></td>
<td class="s6 cl rt"> 66.23</td>
<td class="s8 cl rt"><a href="mod1128.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1128.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1128.html#Toggle" > 50.76</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1128.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_69da9c01'>
<hr>
<a name="inst_tag_155254"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_155254" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.23</td>
<td class="s8 cl rt"><a href="mod1128.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1128.html#Cond" > 56.25</a></td>
<td class="s5 cl rt"><a href="mod1128.html#Toggle" > 50.76</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1128.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.88</td>
<td class="s8 cl rt"> 85.52</td>
<td class="s6 cl rt"> 63.64</td>
<td class="s5 cl rt"> 57.04</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 78.23</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 68.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod92.html#inst_tag_15379" >Periph_Multi_APB_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod805.html#inst_tag_109104" id="tag_urg_inst_109104">Ib</a></td>
<td class="s3 cl rt"> 38.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 38.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod94.html#inst_tag_15382" id="tag_urg_inst_15382">Ica</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod800.html#inst_tag_109080" id="tag_urg_inst_109080">If</a></td>
<td class="s5 cl rt"> 55.52</td>
<td class="s8 cl rt"> 81.54</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s4 cl rt"> 42.61</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 78.43</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1627.html#inst_tag_215047" id="tag_urg_inst_215047">Ifpa</a></td>
<td class="s6 cl rt"> 64.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1582.html#inst_tag_205359" id="tag_urg_inst_205359">Io</a></td>
<td class="s5 cl rt"> 54.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod807.html#inst_tag_109327" id="tag_urg_inst_109327">Ip</a></td>
<td class="s6 cl rt"> 63.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.92</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod749.html#inst_tag_103038" id="tag_urg_inst_103038">Irspp</a></td>
<td class="s5 cl rt"> 55.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.72</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod735.html#inst_tag_102998" id="tag_urg_inst_102998">It</a></td>
<td class="s6 cl rt"> 62.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod762.html#inst_tag_106613" id="tag_urg_inst_106613">ucica9cabd429</a></td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1630.html#inst_tag_215057" id="tag_urg_inst_215057">upc</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod476.html#inst_tag_61500" id="tag_urg_inst_61500">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod151.html#inst_tag_23991" id="tag_urg_inst_23991">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod377_0.html#inst_tag_43686" id="tag_urg_inst_43686">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1006_0.html#inst_tag_124997" id="tag_urg_inst_124997">ursrsg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod946.html#inst_tag_123112" id="tag_urg_inst_123112">uu7a140b090d</a></td>
<td class="s7 cl rt"> 73.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod592.html#inst_tag_92889" id="tag_urg_inst_92889">uuc2e482eb</a></td>
<td class="s7 cl rt"> 74.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 74.09</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_69da9c01'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1128.html" >rsnoc_z_H_R_G_T2_U_U_69da9c01</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>62</td><td>53</td><td>85.48</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>15777</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>15782</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>15788</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>15796</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>15801</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>15818</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>15824</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>15828</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>15853</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>15943</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>16025</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>16036</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>16237</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>16242</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>16350</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
15776                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
15777      1/1          		if ( ! Sys_Clk_RstN )
15778      1/1          			u_3d2e &lt;= #1.0 ( 7'b0 );
15779      1/1          		else if ( u_5717 )
15780      1/1          			u_3d2e &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
15781                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
15782      1/1          		if ( ! Sys_Clk_RstN )
15783      1/1          			u_77fb &lt;= #1.0 ( 3'b0 );
15784      1/1          		else if ( u_5717 )
15785      1/1          			u_77fb &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
15786                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
15787                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
15788      1/1          		case ( uu_cc5c_caseSel )
15789      1/1          			2'b01   : u_cc5c = 4'b0000 ;
15790      1/1          			2'b10   : u_cc5c = 4'b0100 ;
15791      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
15792      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
15793                   		endcase
15794                   	end
15795                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
15796      1/1          		if ( ! Sys_Clk_RstN )
15797      1/1          			u_da22 &lt;= #1.0 ( 4'b0 );
15798      1/1          		else if ( u_5717 )
15799      1/1          			u_da22 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
15800                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
15801      1/1          		if ( ! Sys_Clk_RstN )
15802      1/1          			u_31e2 &lt;= #1.0 ( 8'b0 );
15803      1/1          		else if ( u_5717 )
15804      1/1          			u_31e2 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
15805                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
15806                   		.Clk( Sys_Clk )
15807                   	,	.Clk_ClkS( Sys_Clk_ClkS )
15808                   	,	.Clk_En( Sys_Clk_En )
15809                   	,	.Clk_EnS( Sys_Clk_EnS )
15810                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
15811                   	,	.Clk_RstN( Sys_Clk_RstN )
15812                   	,	.Clk_Tm( Sys_Clk_Tm )
15813                   	,	.O( u_bb4d )
15814                   	,	.Reset( NextRsp1 )
15815                   	,	.Set( CxtEn &amp; CxtId )
15816                   	);
15817                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
15818      1/1          		if ( ! Sys_Clk_RstN )
15819      1/1          			u_f3f5 &lt;= #1.0 ( 2'b0 );
15820      1/1          		else if ( u_5717 )
15821      1/1          			u_f3f5 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
15822                   	rsnoc_z_T_C_S_C_L_R_C_Ica9cabd429_L14 ucica9cabd429( .I_12111076543210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
15823                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
15824      1/1          		if ( ! Sys_Clk_RstN )
15825      1/1          			u_703a &lt;= #1.0 ( 11'b0 );
15826      1/1          		else if ( u_5717 )
15827      1/1          			u_703a &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
15828      1/1          	always @( Cxt_0 or uu_4e00_caseSel ) begin		case ( uu_4e00_caseSel )
15829      1/1          			1'b1    : u_4e00 = Cxt_0 ;
15830      <font color = "red">0/1     ==>  			default : u_4e00 = 36'b0 ;</font>
15831                   		endcase
15832                   	end
15833                   	rsnoc_z_H_R_U_B_B_A274 Ib(
15834                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
15835                   	);
15836                   	rsnoc_z_H_R_N_T_U_P_Pc_4d3cab65 upc(
15837                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
15838                   	);
15839                   	assign uRsp_Status_caseSel =
15840                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
15841                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
15842                   					&amp;	Rsp2_Status == 2'b01
15843                   				&amp;
15844                   				Rsp_Last
15845                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
15846                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
15847                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
15848                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
15849                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
15850                   		}
15851                   		;
15852                   	always @( uRsp_Status_caseSel ) begin
15853      1/1          		case ( uRsp_Status_caseSel )
15854      1/1          			5'b00001 : Rsp_Status = 2'b10 ;
15855      <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
15856      1/1          			5'b00100 : Rsp_Status = 2'b10 ;
15857      <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
15858      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
15859      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
15860                   		endcase
15861                   	end
15862                   	rsnoc_z_H_R_G_T2_P_U_5a8c9775 Ip(
15863                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
15864                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
15865                   	,	.Cxt_Echo( CxtPkt_Echo )
15866                   	,	.Cxt_Head( CxtPkt_Head )
15867                   	,	.Cxt_Len1( CxtPkt_Len1 )
15868                   	,	.Cxt_OpcT( CxtPkt_OpcT )
15869                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
15870                   	,	.CxtUsed( CxtUsed )
15871                   	,	.Rx_ConnId( RxPkt_ConnId )
15872                   	,	.Rx_CxtId( 1'b1 )
15873                   	,	.Rx_Head( RxPkt_Head )
15874                   	,	.Rx_Last( RxPkt_Last )
15875                   	,	.Rx_Opc( RxPkt_Opc )
15876                   	,	.Rx_Pld( RxPkt_Pld )
15877                   	,	.Rx_Rdy( RxPkt_Rdy )
15878                   	,	.Rx_Status( RxPkt_Status )
15879                   	,	.Rx_Vld( RxPkt_Vld )
15880                   	,	.Sys_Clk( Sys_Clk )
15881                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
15882                   	,	.Sys_Clk_En( Sys_Clk_En )
15883                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
15884                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
15885                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
15886                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
15887                   	,	.Sys_Pwr_Idle( )
15888                   	,	.Sys_Pwr_WakeUp( )
15889                   	,	.Tx_Data( TxPkt_Data )
15890                   	,	.Tx_Head( TxPkt_Head )
15891                   	,	.Tx_Rdy( TxPkt_Rdy )
15892                   	,	.Tx_Tail( TxPkt_Tail )
15893                   	,	.Tx_Vld( TxPkt_Vld )
15894                   	,	.TxCxtId( TxPktCxtId )
15895                   	,	.TxLast( TxPktLast )
15896                   	);
15897                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
15898                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
15899                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
15900                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
15901                   		.CxtUsed( CxtUsed )
15902                   	,	.FreeCxt( CtxFreeId )
15903                   	,	.FreeVld( CxtFreeVld )
15904                   	,	.NewCxt( CxtId )
15905                   	,	.NewRdy( CxtRdy )
15906                   	,	.NewVld( CxtEn )
15907                   	,	.Sys_Clk( Sys_Clk )
15908                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
15909                   	,	.Sys_Clk_En( Sys_Clk_En )
15910                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
15911                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
15912                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
15913                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
15914                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
15915                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
15916                   	);
15917                   	assign Req1_AddMdL = Req1_AddNttp [30:8];
15918                   	rsnoc_z_H_R_G_T2_O_U_958cd720 Io(
15919                   		.Cxt_0( Cxt_0 )
15920                   	,	.CxtUsed( CxtUsed )
15921                   	,	.Rdy( OrdRdy )
15922                   	,	.Req_AddLd0( Req1_AddLd0 )
15923                   	,	.Req_AddMdL( Req1_AddMdL )
15924                   	,	.Req_Len1( Req1_Len1 )
15925                   	,	.Req_OpcT( Req1_OpcT )
15926                   	,	.Req_RouteId( Req1_RouteId )
15927                   	,	.Req_Strm( 1'b0 )
15928                   	,	.ReqRdy( TrnRdy )
15929                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
15930                   	,	.Sys_Clk( Sys_Clk )
15931                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
15932                   	,	.Sys_Clk_En( Sys_Clk_En )
15933                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
15934                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
15935                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
15936                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
15937                   	,	.Sys_Pwr_Idle( )
15938                   	,	.Sys_Pwr_WakeUp( )
15939                   	);
15940                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
15941                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
15942                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
15943      1/1          		if ( ! Sys_Clk_RstN )
15944      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
15945      1/1          		else if ( NextTrn )
15946      1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
15947                   	rsnoc_z_H_R_G_T2_T_U_5a8c9775 It(
15948                   		.AddrBase( IdInfo_0_AddrBase )
15949                   	,	.Cmd_Echo( Req1_Echo )
15950                   	,	.Cmd_FlowId( Req1_FlowId )
15951                   	,	.Cmd_KeyId( Req1_KeyId )
15952                   	,	.Cmd_Len1( Req1_Len1 )
15953                   	,	.Cmd_Lock( Req1_Lock )
15954                   	,	.Cmd_OpcT( Req1_OpcT )
15955                   	,	.Cmd_RawAddr( Req1_RawAddr )
15956                   	,	.Cmd_RouteId( Req1_RouteId )
15957                   	,	.Cmd_Status( Req1_Status )
15958                   	,	.Cmd_User( Req1_User )
15959                   	,	.FlowId( IdInfo_0_FlowId )
15960                   	,	.HitId( Translation_0_Id )
15961                   	,	.Pld_Data( Pld_Data )
15962                   	,	.Pld_Last( Pld_Last )
15963                   	,	.Rdy( TrnRdy )
15964                   	,	.Rx_Data( RxErr_Data )
15965                   	,	.Rx_Head( RxErr_Head )
15966                   	,	.Rx_Rdy( RxErr_Rdy )
15967                   	,	.Rx_Tail( RxErr_Tail )
15968                   	,	.Rx_Vld( RxErr_Vld )
15969                   	,	.Sys_Clk( Sys_Clk )
15970                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
15971                   	,	.Sys_Clk_En( Sys_Clk_En )
15972                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
15973                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
15974                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
15975                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
15976                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
15977                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
15978                   	,	.Vld( TrnVld )
15979                   	);
15980                   	assign Req1_Addr = Req1_RawAddr;
15981                   	assign PipeIn_Addr = Req1_Addr;
15982                   	assign u_cb9b_0 = PipeIn_Addr;
15983                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
15984                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
15985                   	assign u_c4ee = Req1_Len1 [6:2];
15986                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
15987                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
15988                   	assign PipeIn_BurstType = Req1_BurstType;
15989                   	assign u_cb9b_1 = PipeIn_BurstType;
15990                   	assign u_cb9b_11 = PipeIn_Opc;
15991                   	assign PipeIn_Urg = Req1_Urg;
15992                   	assign u_cb9b_17 = PipeIn_Urg;
15993                   	assign PipeIn_User = Req1_User;
15994                   	assign u_cb9b_19 = PipeIn_User;
15995                   	assign PipeIn_Data = Pld_Data;
15996                   	assign u_cb9b_2 = PipeIn_Data;
15997                   	assign Req1_Fail = Req1_Status == 2'b11;
15998                   	assign PipeIn_Fail = Req1_Fail;
15999                   	assign u_cb9b_4 = PipeIn_Fail;
16000                   	assign PipeIn_FlowId = Req1_FlowId;
16001                   	assign u_cb9b_5 = PipeIn_FlowId;
16002                   	assign PipeIn_Head = ReqHead;
16003                   	assign u_cb9b_6 = PipeIn_Head;
16004                   	assign PipeIn_Last = Pld_Last;
16005                   	assign u_cb9b_7 = PipeIn_Last;
16006                   	assign PipeIn_Len1 = Req1_Len1;
16007                   	assign u_cb9b_8 = PipeIn_Len1;
16008                   	assign PipeIn_Lock = Req1_Lock;
16009                   	assign u_cb9b_9 = PipeIn_Lock;
16010                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
16011                   	assign PostRdy = GenLcl_Req_Rdy;
16012                   	assign PipeOut_Urg = u_d4d9_17;
16013                   	assign PipeOut_Head = u_d4d9_6;
16014                   	assign PipeOutHead = PipeOut_Head;
16015                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
16016                   	assign uReq1_Opc_caseSel =
16017                   		{		Req1_OpcT == 4'b0110
16018                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
16019                   			,	Req1_OpcT == 4'b0011
16020                   			,	Req1_OpcT == 4'b0010
16021                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
16022                   		}
16023                   		;
16024                   	always @( uReq1_Opc_caseSel ) begin
16025      1/1          		case ( uReq1_Opc_caseSel )
16026      1/1          			5'b00001 : Req1_Opc = 3'b000 ;
16027      1/1          			5'b00010 : Req1_Opc = 3'b010 ;
16028      <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
16029      1/1          			5'b01000 : Req1_Opc = 3'b100 ;
16030      1/1          			5'b10000 : Req1_Opc = 3'b101 ;
16031      <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
16032                   		endcase
16033                   	end
16034                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
16035                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
16036      1/1          		case ( uPipeIn_Opc_caseSel )
16037      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
16038      1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
16039      1/1          			3'b100  : PipeIn_Opc = 3'b100 ;
16040      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
16041      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
16042                   		endcase
16043                   	end
16044                   	rsnoc_z_H_R_U_P_N_e5534060_A32138013117103001101080 Ifpa(
16045                   		.Rx_0( u_cb9b_0 )
16046                   	,	.Rx_1( u_cb9b_1 )
16047                   	,	.Rx_11( u_cb9b_11 )
16048                   	,	.Rx_14( 1'b0 )
16049                   	,	.Rx_15( 1'b0 )
16050                   	,	.Rx_17( u_cb9b_17 )
16051                   	,	.Rx_19( u_cb9b_19 )
16052                   	,	.Rx_2( u_cb9b_2 )
16053                   	,	.Rx_4( u_cb9b_4 )
16054                   	,	.Rx_5( u_cb9b_5 )
16055                   	,	.Rx_6( u_cb9b_6 )
16056                   	,	.Rx_7( u_cb9b_7 )
16057                   	,	.Rx_8( u_cb9b_8 )
16058                   	,	.Rx_9( u_cb9b_9 )
16059                   	,	.RxRdy( ReqRdy )
16060                   	,	.RxVld( ReqVld )
16061                   	,	.Sys_Clk( Sys_Clk )
16062                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
16063                   	,	.Sys_Clk_En( Sys_Clk_En )
16064                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
16065                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
16066                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
16067                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
16068                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
16069                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
16070                   	,	.Tx_0( u_d4d9_0 )
16071                   	,	.Tx_1( u_d4d9_1 )
16072                   	,	.Tx_11( u_d4d9_11 )
16073                   	,	.Tx_14( u_d4d9_14 )
16074                   	,	.Tx_15( u_d4d9_15 )
16075                   	,	.Tx_17( u_d4d9_17 )
16076                   	,	.Tx_19( u_d4d9_19 )
16077                   	,	.Tx_2( u_d4d9_2 )
16078                   	,	.Tx_4( u_d4d9_4 )
16079                   	,	.Tx_5( u_d4d9_5 )
16080                   	,	.Tx_6( u_d4d9_6 )
16081                   	,	.Tx_7( u_d4d9_7 )
16082                   	,	.Tx_8( u_d4d9_8 )
16083                   	,	.Tx_9( u_d4d9_9 )
16084                   	,	.TxRdy( PipeOutRdy )
16085                   	,	.TxVld( PipeOutVld )
16086                   	);
16087                   	assign PipeOut_Addr = u_d4d9_0;
16088                   	assign GenLcl_Req_Addr = PipeOut_Addr;
16089                   	assign PipeOut_Data = u_d4d9_2;
16090                   	assign MyDatum = PipeOut_Data [35:0];
16091                   	assign MyData = { 2'b0 , MyDatum };
16092                   	rsnoc_z_H_R_N_T_U_P_Ps_4d3cab65 ups(
16093                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
16094                   	);
16095                   	assign PipeOut_Fail = u_d4d9_4;
16096                   	assign NullBe = PipeOut_Fail;
16097                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
16098                   	assign GenLcl_Req_Vld = PostVld;
16099                   	assign PipeOut_Last = u_d4d9_7;
16100                   	assign GenLcl_Req_Last = PipeOut_Last;
16101                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
16102                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
16103                   	assign PipeOut_BurstType = u_d4d9_1;
16104                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
16105                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
16106                   	assign PipeOut_FlowId = u_d4d9_5;
16107                   	assign GenLcl_Req_FlowId = PipeOut_FlowId;
16108                   	assign PipeOut_Len1 = u_d4d9_8;
16109                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
16110                   	assign PipeOut_Lock = u_d4d9_9;
16111                   	assign GenLcl_Req_Lock = PipeOut_Lock;
16112                   	assign PipeOut_Opc = u_d4d9_11;
16113                   	assign GenLcl_Req_Opc = PipeOut_Opc;
16114                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
16115                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
16116                   	assign PipeOut_SeqUnique = u_d4d9_15;
16117                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
16118                   	assign PipeOut_User = u_d4d9_19;
16119                   	assign GenLcl_Req_User = PipeOut_User;
16120                   	assign Rsp0_Rdy = Rsp1_Rdy;
16121                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
16122                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
16123                   		.Clk( Sys_Clk )
16124                   	,	.Clk_ClkS( Sys_Clk_ClkS )
16125                   	,	.Clk_En( Sys_Clk_En )
16126                   	,	.Clk_EnS( Sys_Clk_EnS )
16127                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
16128                   	,	.Clk_RstN( Sys_Clk_RstN )
16129                   	,	.Clk_Tm( Sys_Clk_Tm )
16130                   	,	.En( GenLcl_Req_Vld )
16131                   	,	.O( u_43f9 )
16132                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
16133                   	,	.Set( NullBe &amp; PipeOutHead )
16134                   	);
16135                   	rsnoc_z_H_R_G_U_P_U_c2e482eb uuc2e482eb(
16136                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
16137                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
16138                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
16139                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
16140                   	,	.GenLcl_Req_FlowId( GenLcl_Req_FlowId )
16141                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
16142                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
16143                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
16144                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
16145                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
16146                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
16147                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
16148                   	,	.GenLcl_Req_User( GenLcl_Req_User )
16149                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
16150                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
16151                   	,	.GenLcl_Rsp_FlowId( GenLcl_Rsp_FlowId )
16152                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
16153                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
16154                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
16155                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
16156                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
16157                   	,	.GenPrt_Req_Addr( u_Req_Addr )
16158                   	,	.GenPrt_Req_Be( u_Req_Be )
16159                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
16160                   	,	.GenPrt_Req_Data( u_Req_Data )
16161                   	,	.GenPrt_Req_FlowId( u_Req_FlowId )
16162                   	,	.GenPrt_Req_Last( u_Req_Last )
16163                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
16164                   	,	.GenPrt_Req_Lock( u_Req_Lock )
16165                   	,	.GenPrt_Req_Opc( u_Req_Opc )
16166                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
16167                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
16168                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
16169                   	,	.GenPrt_Req_User( u_Req_User )
16170                   	,	.GenPrt_Req_Vld( u_Req_Vld )
16171                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
16172                   	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
16173                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
16174                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
16175                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
16176                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
16177                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
16178                   	);
16179                   	rsnoc_z_H_R_G_U_Q_U_7a140b090d uu7a140b090d(
16180                   		.GenLcl_Req_Addr( u_Req_Addr )
16181                   	,	.GenLcl_Req_Be( u_Req_Be )
16182                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
16183                   	,	.GenLcl_Req_Data( u_Req_Data )
16184                   	,	.GenLcl_Req_FlowId( u_Req_FlowId )
16185                   	,	.GenLcl_Req_Last( u_Req_Last )
16186                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
16187                   	,	.GenLcl_Req_Lock( u_Req_Lock )
16188                   	,	.GenLcl_Req_Opc( u_Req_Opc )
16189                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
16190                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
16191                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
16192                   	,	.GenLcl_Req_User( u_Req_User )
16193                   	,	.GenLcl_Req_Vld( u_Req_Vld )
16194                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
16195                   	,	.GenLcl_Rsp_FlowId( u_Rsp_FlowId )
16196                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
16197                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
16198                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
16199                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
16200                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
16201                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
16202                   	,	.GenPrt_Req_Be( Gen_Req_Be )
16203                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
16204                   	,	.GenPrt_Req_Data( Gen_Req_Data )
16205                   	,	.GenPrt_Req_FlowId( Gen_Req_FlowId )
16206                   	,	.GenPrt_Req_Last( Gen_Req_Last )
16207                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
16208                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
16209                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
16210                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
16211                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
16212                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
16213                   	,	.GenPrt_Req_User( Gen_Req_User )
16214                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
16215                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
16216                   	,	.GenPrt_Rsp_FlowId( Gen_Rsp_FlowId )
16217                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
16218                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
16219                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
16220                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
16221                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
16222                   	,	.Sys_Clk( Sys_Clk )
16223                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
16224                   	,	.Sys_Clk_En( Sys_Clk_En )
16225                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
16226                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
16227                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
16228                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
16229                   	,	.Sys_Pwr_Idle( u_70_Idle )
16230                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
16231                   	);
16232                   	assign IdInfo_0_Id = Translation_0_Id;
16233                   	assign IdInfo_1_Id = Req1_KeyId;
16234                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
16235                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
16236                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
16237      1/1          		if ( ! Sys_Clk_RstN )
16238      1/1          			Load &lt;= #1.0 ( 2'b0 );
16239      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
16240                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
16241                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
16242      1/1          		if ( ! Sys_Clk_RstN )
16243      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
16244      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
16245                   	assign RxInt_Rdy = RxIn_Rdy;
16246                   	assign Rx_Rdy = RxInt_Rdy;
16247                   	assign WakeUp_Rx = Rx_Vld;
16248                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
16249                   	assign u_f14a = RxIn_Data [106:93];
16250                   	assign Translation_0_Aperture = u_f14a [13:5];
16251                   	assign TxBypData = TxIn_Data [37:0];
16252                   	assign TxLcl_Data =
16253                   		{			{	TxIn_Data [107]
16254                   			,	TxIn_Data [106:93]
16255                   			,	TxIn_Data [92:89]
16256                   			,	TxIn_Data [88:87]
16257                   			,	TxIn_Data [86:80]
16258                   			,	TxIn_Data [79:49]
16259                   			,	TxIn_Data [48:41]
16260                   			,	TxIn_Data [40:38]
16261                   			}
16262                   		,
16263                   		TxBypData
16264                   		};
16265                   	assign Tx_Data = { TxLcl_Data [107:38] , TxLcl_Data [37:0] };
16266                   	assign TxLcl_Head = TxIn_Head;
16267                   	assign Tx_Head = TxLcl_Head;
16268                   	assign TxLcl_Tail = TxIn_Tail;
16269                   	assign Tx_Tail = TxLcl_Tail;
16270                   	assign TxLcl_Vld = TxIn_Vld;
16271                   	assign Tx_Vld = TxLcl_Vld;
16272                   	assign WakeUp_Other = 1'b0;
16273                   	assign u_fd35_Data_Datum0_Be = TxIn_Data [8];
16274                   	assign Dbg_Tx_Data_Datum0_Be = u_fd35_Data_Datum0_Be;
16275                   	assign u_fd35_Data_Datum0_Byte = TxIn_Data [7:0];
16276                   	assign Dbg_Tx_Data_Datum0_Byte = u_fd35_Data_Datum0_Byte;
16277                   	assign u_fd35_Data_Datum3_Be = TxIn_Data [35];
16278                   	assign Dbg_Tx_Data_Datum3_Be = u_fd35_Data_Datum3_Be;
16279                   	assign u_fd35_Data_Datum3_Byte = TxIn_Data [34:27];
16280                   	assign Dbg_Tx_Data_Datum3_Byte = u_fd35_Data_Datum3_Byte;
16281                   	assign u_fd35_Data_Datum2_Be = TxIn_Data [26];
16282                   	assign Dbg_Tx_Data_Datum2_Be = u_fd35_Data_Datum2_Be;
16283                   	assign u_fd35_Data_Datum2_Byte = TxIn_Data [25:18];
16284                   	assign Dbg_Tx_Data_Datum2_Byte = u_fd35_Data_Datum2_Byte;
16285                   	assign u_fd35_Hdr_Status = TxIn_Data [88:87];
16286                   	assign Dbg_Tx_Hdr_Status = u_fd35_Hdr_Status;
16287                   	assign u_fd35_Hdr_Addr = TxIn_Data [79:49];
16288                   	assign Dbg_Tx_Hdr_Addr = u_fd35_Hdr_Addr;
16289                   	assign u_fd35_Hdr_Lock = TxIn_Data [107];
16290                   	assign Dbg_Tx_Hdr_Lock = u_fd35_Hdr_Lock;
16291                   	assign u_fd35_Hdr_Echo = TxIn_Data [40:38];
16292                   	assign Dbg_Tx_Hdr_Echo = u_fd35_Hdr_Echo;
16293                   	assign u_fd35_Hdr_Len1 = TxIn_Data [86:80];
16294                   	assign Dbg_Tx_Hdr_Len1 = u_fd35_Hdr_Len1;
16295                   	assign u_fd35_Hdr_User = TxIn_Data [48:41];
16296                   	assign Dbg_Tx_Hdr_User = u_fd35_Hdr_User;
16297                   	assign u_fd35_Hdr_Opc = TxIn_Data [92:89];
16298                   	assign Dbg_Tx_Hdr_Opc = u_fd35_Hdr_Opc;
16299                   	assign u_fd35_Hdr_RouteId = TxIn_Data [106:93];
16300                   	assign Dbg_Tx_Hdr_RouteId = u_fd35_Hdr_RouteId;
16301                   	assign u_a9bf_Data_Last = RxIn_Data [37];
16302                   	assign Dbg_Rx_Data_Last = u_a9bf_Data_Last;
16303                   	assign u_a9bf_Data_Err = RxIn_Data [36];
16304                   	assign Dbg_Rx_Data_Err = u_a9bf_Data_Err;
16305                   	assign u_a9bf_Data_Datum1_Be = RxIn_Data [17];
16306                   	assign Dbg_Rx_Data_Datum1_Be = u_a9bf_Data_Datum1_Be;
16307                   	assign u_a9bf_Data_Datum1_Byte = RxIn_Data [16:9];
16308                   	assign Dbg_Rx_Data_Datum1_Byte = u_a9bf_Data_Datum1_Byte;
16309                   	assign u_a9bf_Data_Datum0_Be = RxIn_Data [8];
16310                   	assign Dbg_Rx_Data_Datum0_Be = u_a9bf_Data_Datum0_Be;
16311                   	assign u_a9bf_Data_Datum0_Byte = RxIn_Data [7:0];
16312                   	assign Dbg_Rx_Data_Datum0_Byte = u_a9bf_Data_Datum0_Byte;
16313                   	assign u_a9bf_Data_Datum3_Be = RxIn_Data [35];
16314                   	assign Dbg_Rx_Data_Datum3_Be = u_a9bf_Data_Datum3_Be;
16315                   	assign u_a9bf_Data_Datum3_Byte = RxIn_Data [34:27];
16316                   	assign Dbg_Rx_Data_Datum3_Byte = u_a9bf_Data_Datum3_Byte;
16317                   	assign u_a9bf_Data_Datum2_Be = RxIn_Data [26];
16318                   	assign Dbg_Rx_Data_Datum2_Be = u_a9bf_Data_Datum2_Be;
16319                   	assign u_a9bf_Data_Datum2_Byte = RxIn_Data [25:18];
16320                   	assign Dbg_Rx_Data_Datum2_Byte = u_a9bf_Data_Datum2_Byte;
16321                   	assign u_a9bf_Hdr_Status = RxIn_Data [88:87];
16322                   	assign Dbg_Rx_Hdr_Status = u_a9bf_Hdr_Status;
16323                   	assign u_a9bf_Hdr_Addr = RxIn_Data [79:49];
16324                   	assign Dbg_Rx_Hdr_Addr = u_a9bf_Hdr_Addr;
16325                   	assign u_a9bf_Hdr_Lock = RxIn_Data [107];
16326                   	assign Dbg_Rx_Hdr_Lock = u_a9bf_Hdr_Lock;
16327                   	assign u_a9bf_Hdr_Echo = RxIn_Data [40:38];
16328                   	assign Dbg_Rx_Hdr_Echo = u_a9bf_Hdr_Echo;
16329                   	assign u_a9bf_Hdr_Len1 = RxIn_Data [86:80];
16330                   	assign Dbg_Rx_Hdr_Len1 = u_a9bf_Hdr_Len1;
16331                   	assign u_a9bf_Hdr_User = RxIn_Data [48:41];
16332                   	assign Dbg_Rx_Hdr_User = u_a9bf_Hdr_User;
16333                   	assign u_a9bf_Hdr_Opc = RxIn_Data [92:89];
16334                   	assign Dbg_Rx_Hdr_Opc = u_a9bf_Hdr_Opc;
16335                   	assign u_a9bf_Hdr_RouteId = RxIn_Data [106:93];
16336                   	assign Dbg_Rx_Hdr_RouteId = u_a9bf_Hdr_RouteId;
16337                   	assign u_fd35_Data_Last = TxIn_Data [37];
16338                   	assign Dbg_Tx_Data_Last = u_fd35_Data_Last;
16339                   	assign u_fd35_Data_Err = TxIn_Data [36];
16340                   	assign Dbg_Tx_Data_Err = u_fd35_Data_Err;
16341                   	assign u_fd35_Data_Datum1_Be = TxIn_Data [17];
16342                   	assign Dbg_Tx_Data_Datum1_Be = u_fd35_Data_Datum1_Be;
16343                   	assign u_fd35_Data_Datum1_Byte = TxIn_Data [16:9];
16344                   	assign Dbg_Tx_Data_Datum1_Byte = u_fd35_Data_Datum1_Byte;
16345                   	assign u_5ddf = CxtUsed;
16346                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
16347                   	// synopsys translate_off
16348                   	// synthesis translate_off
16349                   	always @( posedge Sys_Clk )
16350      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
16351      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
16352      <font color = "grey">unreachable  </font>				dontStop = 0;
16353      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
16354      <font color = "grey">unreachable  </font>				if (!dontStop) begin
16355      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
16356      <font color = "grey">unreachable  </font>					$stop;
16357                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
16358                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1128.html" >rsnoc_z_H_R_G_T2_U_U_69da9c01</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       15780
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       15785
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       15799
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       15804
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       15821
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       15827
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       15987
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16234
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1128.html" >rsnoc_z_H_R_G_T2_U_U_69da9c01</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">58</td>
<td class="rt">24</td>
<td class="rt">41.38 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">1052</td>
<td class="rt">534</td>
<td class="rt">50.76 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">526</td>
<td class="rt">283</td>
<td class="rt">53.80 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">526</td>
<td class="rt">251</td>
<td class="rt">47.72 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">58</td>
<td class="rt">24</td>
<td class="rt">41.38 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">1052</td>
<td class="rt">534</td>
<td class="rt">50.76 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">526</td>
<td class="rt">283</td>
<td class="rt">53.80 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">526</td>
<td class="rt">251</td>
<td class="rt">47.72 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_FlowId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_0_Id[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_FlowId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_Id[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[63:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_Id[3]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1128.html" >rsnoc_z_H_R_G_T2_U_U_69da9c01</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">42</td>
<td class="rt">72.41 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">15987</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16234</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">15777</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">15782</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">15788</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">15796</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">15801</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">15818</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">15824</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">15828</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">15853</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">15943</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">16025</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">16036</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">16237</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">16242</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
15987      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16234      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
15777      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
15778      			u_3d2e <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
15779      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
15780      			u_3d2e <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
15782      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
15783      			u_77fb <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
15784      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
15785      			u_77fb <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
15788      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
15789      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "green">			==></font>
15790      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "green">			==></font>
15791      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
15792      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
15796      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
15797      			u_da22 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
15798      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
15799      			u_da22 <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
15801      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
15802      			u_31e2 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
15803      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
15804      			u_31e2 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
15818      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
15819      			u_f3f5 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
15820      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
15821      			u_f3f5 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
15824      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
15825      			u_703a <= #1.0 ( 11'b0 );
           <font color = "green">			==></font>
15826      		else if ( u_5717 )
           		     <font color = "green">-2-</font>  
15827      			u_703a <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
15828      	always @( Cxt_0 or uu_4e00_caseSel ) begin		case ( uu_4e00_caseSel )
           	                           <font color = "red">-1-</font>               		               
15829      			1'b1    : u_4e00 = Cxt_0 ;
           <font color = "green">			==></font>
15830      			default : u_4e00 = 36'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
15853      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
15854      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
15855      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
15856      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
15857      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
15858      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
15859      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
15943      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
15944      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
15945      		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
15946      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16025      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
16026      			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
16027      			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "green">			==></font>
16028      			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
16029      			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
16030      			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
16031      			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16036      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
16037      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
16038      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
16039      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "green">			==></font>
16040      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
16041      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16237      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
16238      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
16239      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16242      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
16243      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
16244      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_155254">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_69da9c01">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
