-- VHDL Entity The_Reverb_Revolutionary_lib.VISUAL_Subsystem.symbol
--
-- Created:
--          by - emipi270.student-liu.se (muxen2-104.ad.liu.se)
--          at - 17:01:43 10/08/24
--
-- Generated by Siemens HDL Designer(TM) 2024.1 Built on 24 Jan 2024 at 18:06:06
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

ENTITY VISUAL_Subsystem IS
   PORT( 
      fpga_clk     : IN     std_logic;
      fpga_reset_n : IN     std_logic;
      HEX6         : OUT    std_logic_vector (6 DOWNTO 0);
      HEX7         : OUT    std_logic_vector (6 DOWNTO 0);
      sram_address : OUT    std_logic_vector (19 DOWNTO 0);
      sram_ce_n    : OUT    std_logic;
      sram_lb_n    : OUT    std_logic;
      sram_oe_n    : OUT    std_logic;
      sram_ub_n    : OUT    std_logic;
      sram_we_n    : OUT    std_logic;
      vga_b        : OUT    std_logic_vector (7 DOWNTO 0);
      vga_blank_n  : OUT    std_logic;
      vga_clk      : OUT    std_logic;
      vga_g        : OUT    std_logic_vector (7 DOWNTO 0);
      vga_hsync_n  : OUT    std_logic;
      vga_r        : OUT    std_logic_vector (7 DOWNTO 0);
      vga_sync     : OUT    std_logic;
      vga_vsync_n  : OUT    std_logic
   );

-- Declarations

type exemplar_string_array is array (natural range <>, natural range <>) of character;
attribute pin_number : string;
attribute array_pin_number : exemplar_string_array;
attribute pin_number of fpga_clk : signal is "Y2";
attribute pin_number of fpga_reset_n : signal is "M23";
attribute pin_number of vga_clk : signal is "A12";
attribute pin_number of vga_sync : signal is "C10";
attribute pin_number of vga_blank_n : signal is "F11";
attribute array_pin_number of vga_r : signal is ("E12","E11","D10","F12","G10","J12","H8 ","H10");
attribute array_pin_number of vga_g : signal is ("G8 ","G11","F8 ","H12","C8 ","B8 ","F10","C9 ");
attribute array_pin_number of vga_b : signal is ("B10","A10","C11","B11","A11","C12","D11","D12");
attribute pin_number of vga_hsync_n : signal is "G13";
attribute pin_number of vga_vsync_n : signal is "C13";
attribute array_pin_number of sram_data : signal is ("AH3","AF4","AG4","AH4","AF6","AG6","AH6","AF7","AD1","AD2","AE2","AE1","AE3","AE4","AF3","AG3");
attribute array_pin_number of sram_address : signal is ("AB7 ","AD7 ","AE7 ","AC7 ","AB6 ","AE6 ","AB5 ","AC5 ","AF5 ","T7  ","AF2 ","AD3 ","AB4 ","AC3 ","AA4 ","AB11","AC11","AB9 ","AB8 ","T8  ");
attribute pin_number of sram_we_n : signal is "AE8";
attribute pin_number of sram_oe_n : signal is "AD5";
attribute pin_number of sram_ce_n : signal is "AF8";
attribute pin_number of sram_lb_n : signal is "AD4";
attribute pin_number of sram_ub_n : signal is "AC4";
attribute array_pin_number of HEX6 : signal is ("AC17","AA15","AB15","AB17","AA16","AB16","AA17");
attribute array_pin_number of HEX7 : signal is ("AA14","AG18","AF17","AH17","AG17","AE17","AD17");
attribute pin_number of gled0 : signal is "E21";
attribute pin_number of gled1 : signal is "E22";

END VISUAL_Subsystem ;

--
-- VHDL Architecture The_Reverb_Revolutionary_lib.VISUAL_Subsystem.struct
--
-- Created:
--          by - emipi270.student-liu.se (muxen2-104.ad.liu.se)
--          at - 17:01:43 10/08/24
--
-- Generated by Siemens HDL Designer(TM) 2024.1 Built on 24 Jan 2024 at 18:06:06
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

all;

LIBRARY The_Reverb_Revolutionary_lib;

ARCHITECTURE struct OF VISUAL_Subsystem IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL SRAM_Data : std_logic_vector(15 DOWNTO 0);
   SIGNAL c0        : STD_LOGIC;
   SIGNAL dout      : std_logic;
   SIGNAL hblanc    : std_logic;
   SIGNAL hcnt      : unsigned(10 DOWNTO 0);
   SIGNAL locked    : STD_LOGIC;
   SIGNAL vblanc    : std_logic;
   SIGNAL vcnt      : unsigned(9 DOWNTO 0);


   -- Component Declarations
   COMPONENT PLL65M
   PORT (
      areset : IN     STD_LOGIC  := '0';
      inclk0 : IN     STD_LOGIC  := '0';
      c0     : OUT    STD_LOGIC;
      locked : OUT    STD_LOGIC
   );
   END COMPONENT;
   COMPONENT Visual_graphic_gen
   PORT (
      SRAM_Data    : IN     std_logic_vector (15 DOWNTO 0);
      fpga_clk_65M : IN     std_logic ;
      fpga_reset_n : IN     std_logic ;
      hblanc       : OUT    std_logic ;
      hcnt         : OUT    unsigned (10 DOWNTO 0);
      hsyncr       : OUT    std_logic ;
      vblanc       : OUT    std_logic ;
      vcnt         : OUT    unsigned (9 DOWNTO 0);
      vga_b        : OUT    std_logic_vector (7 DOWNTO 0);
      vga_blank_n  : OUT    std_logic ;
      vga_g        : OUT    std_logic_vector (7 DOWNTO 0);
      vga_r        : OUT    std_logic_vector (7 DOWNTO 0);
      vga_sync     : OUT    std_logic ;
      vsyncr       : OUT    std_logic 
   );
   END COMPONENT;
   COMPONENT Visual_groupnr
   PORT (
      HEX6   : OUT    std_logic_vector (6 DOWNTO 0);
      HEX7   : OUT    std_logic_vector (6 DOWNTO 0);
      c0     : IN     STD_LOGIC ;
      locked : IN     STD_LOGIC 
   );
   END COMPONENT;
   COMPONENT Visual_memory_interface
   PORT (
      c0           : IN     STD_LOGIC ;
      hblanc       : IN     std_logic ;
      hcnt         : IN     unsigned (10 DOWNTO 0);
      locked       : IN     STD_LOGIC ;
      vblanc       : IN     std_logic ;
      vcnt         : IN     unsigned (9 DOWNTO 0);
      SRAM_Data    : OUT    std_logic_vector (15 DOWNTO 0);
      sram_address : OUT    std_logic_vector (19 DOWNTO 0);
      sram_ce_n    : OUT    std_logic ;
      sram_lb_n    : OUT    std_logic ;
      sram_oe_n    : OUT    std_logic ;
      sram_ub_n    : OUT    std_logic ;
      sram_we_n    : OUT    std_logic 
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : PLL65M USE ENTITY The_Reverb_Revolutionary_lib.PLL65M;
   FOR ALL : Visual_graphic_gen USE ENTITY The_Reverb_Revolutionary_lib.Visual_graphic_gen;
   FOR ALL : Visual_groupnr USE ENTITY The_Reverb_Revolutionary_lib.Visual_groupnr;
   FOR ALL : Visual_memory_interface USE ENTITY The_Reverb_Revolutionary_lib.Visual_memory_interface;
   -- pragma synthesis_on


BEGIN

   -- ModuleWare code(v1.12) for instance 'U_0' of 'inv'
   dout <= NOT(fpga_reset_n);

   -- ModuleWare code(v1.12) for instance 'U_3' of 'inv'
   vga_clk <= NOT(c0);

   -- Instance port mappings.
   U_1 : PLL65M
      PORT MAP (
         areset => dout,
         inclk0 => fpga_clk,
         c0     => c0,
         locked => locked
      );
   U_2 : Visual_graphic_gen
      PORT MAP (
         SRAM_Data    => SRAM_Data,
         fpga_clk_65M => c0,
         fpga_reset_n => locked,
         hblanc       => hblanc,
         hcnt         => hcnt,
         hsyncr       => vga_hsync_n,
         vblanc       => vblanc,
         vcnt         => vcnt,
         vga_b        => vga_b,
         vga_blank_n  => vga_blank_n,
         vga_g        => vga_g,
         vga_r        => vga_r,
         vga_sync     => vga_sync,
         vsyncr       => vga_vsync_n
      );
   U_4 : Visual_groupnr
      PORT MAP (
         HEX6   => HEX6,
         HEX7   => HEX7,
         c0     => c0,
         locked => locked
      );
   U_9 : Visual_memory_interface
      PORT MAP (
         c0           => c0,
         hblanc       => hblanc,
         hcnt         => hcnt,
         locked       => locked,
         vblanc       => vblanc,
         vcnt         => vcnt,
         SRAM_Data    => SRAM_Data,
         sram_address => sram_address,
         sram_ce_n    => sram_ce_n,
         sram_lb_n    => sram_lb_n,
         sram_oe_n    => sram_oe_n,
         sram_ub_n    => sram_ub_n,
         sram_we_n    => sram_we_n
      );

END struct;
