Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 7630afe7b417419fb7ab581be018296b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot FIFO_tb_behav xil_defaultlib.FIFO_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port retn [E:/Vivado/2018.2/lab_3_FIFO/lab_3_FIFO.srcs/sources_1/new/lab_3_FIFO.v:49]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port retn [E:/Vivado/2018.2/lab_3_FIFO/lab_3_FIFO.srcs/sources_1/new/lab_3_FIFO.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.lab_3_FIFO_divide
Compiling module xil_defaultlib.lab_3_FIFO_divide(N=5120)
Compiling module xil_defaultlib.lab_3_to_bug
Compiling module xil_defaultlib.lab_3_FIFO_RF
Compiling module xil_defaultlib.lab_3_FIFO_display
Compiling module xil_defaultlib.lab_3_FIFO
Compiling module xil_defaultlib.FIFO_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FIFO_tb_behav
