Loading plugins phase: Elapsed time ==> 0s.168ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\WindowsGitHub\psoc-examples\me235\PWM_UART_Multitasking.cydsn\PWM_UART_Multitasking.cyprj -d CY8C5888LTI-LP097 -s D:\WindowsGitHub\psoc-examples\me235\PWM_UART_Multitasking.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.445ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.050ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PWM_UART_Multitasking.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\WindowsGitHub\psoc-examples\me235\PWM_UART_Multitasking.cydsn\PWM_UART_Multitasking.cyprj -dcpsoc3 PWM_UART_Multitasking.v -verilog
======================================================================

======================================================================
Compiling:  PWM_UART_Multitasking.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\WindowsGitHub\psoc-examples\me235\PWM_UART_Multitasking.cydsn\PWM_UART_Multitasking.cyprj -dcpsoc3 PWM_UART_Multitasking.v -verilog
======================================================================

======================================================================
Compiling:  PWM_UART_Multitasking.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\WindowsGitHub\psoc-examples\me235\PWM_UART_Multitasking.cydsn\PWM_UART_Multitasking.cyprj -dcpsoc3 -verilog PWM_UART_Multitasking.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Mar 13 11:10:43 2018


======================================================================
Compiling:  PWM_UART_Multitasking.v
Program  :   vpp
Options  :    -yv2 -q10 PWM_UART_Multitasking.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Mar 13 11:10:43 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PWM_UART_Multitasking.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PWM_UART_Multitasking.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\WindowsGitHub\psoc-examples\me235\PWM_UART_Multitasking.cydsn\PWM_UART_Multitasking.cyprj -dcpsoc3 -verilog PWM_UART_Multitasking.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Mar 13 11:10:44 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\WindowsGitHub\psoc-examples\me235\PWM_UART_Multitasking.cydsn\codegentemp\PWM_UART_Multitasking.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\WindowsGitHub\psoc-examples\me235\PWM_UART_Multitasking.cydsn\codegentemp\PWM_UART_Multitasking.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  PWM_UART_Multitasking.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\WindowsGitHub\psoc-examples\me235\PWM_UART_Multitasking.cydsn\PWM_UART_Multitasking.cyprj -dcpsoc3 -verilog PWM_UART_Multitasking.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Mar 13 11:10:45 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\WindowsGitHub\psoc-examples\me235\PWM_UART_Multitasking.cydsn\codegentemp\PWM_UART_Multitasking.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\WindowsGitHub\psoc-examples\me235\PWM_UART_Multitasking.cydsn\codegentemp\PWM_UART_Multitasking.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_Servo:PWMUDB:km_run\
	\PWM_Servo:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Servo:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Servo:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Servo:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Servo:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Servo:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Servo:PWMUDB:capt_rising\
	\PWM_Servo:PWMUDB:capt_falling\
	\PWM_Servo:PWMUDB:trig_rise\
	\PWM_Servo:PWMUDB:trig_fall\
	\PWM_Servo:PWMUDB:sc_kill\
	\PWM_Servo:PWMUDB:min_kill\
	\PWM_Servo:PWMUDB:km_tc\
	\PWM_Servo:PWMUDB:db_tc\
	\PWM_Servo:PWMUDB:dith_sel\
	\PWM_Servo:PWMUDB:compare2\
	\PWM_Servo:Net_101\
	Net_362
	Net_363
	\PWM_Servo:PWMUDB:MODULE_1:b_31\
	\PWM_Servo:PWMUDB:MODULE_1:b_30\
	\PWM_Servo:PWMUDB:MODULE_1:b_29\
	\PWM_Servo:PWMUDB:MODULE_1:b_28\
	\PWM_Servo:PWMUDB:MODULE_1:b_27\
	\PWM_Servo:PWMUDB:MODULE_1:b_26\
	\PWM_Servo:PWMUDB:MODULE_1:b_25\
	\PWM_Servo:PWMUDB:MODULE_1:b_24\
	\PWM_Servo:PWMUDB:MODULE_1:b_23\
	\PWM_Servo:PWMUDB:MODULE_1:b_22\
	\PWM_Servo:PWMUDB:MODULE_1:b_21\
	\PWM_Servo:PWMUDB:MODULE_1:b_20\
	\PWM_Servo:PWMUDB:MODULE_1:b_19\
	\PWM_Servo:PWMUDB:MODULE_1:b_18\
	\PWM_Servo:PWMUDB:MODULE_1:b_17\
	\PWM_Servo:PWMUDB:MODULE_1:b_16\
	\PWM_Servo:PWMUDB:MODULE_1:b_15\
	\PWM_Servo:PWMUDB:MODULE_1:b_14\
	\PWM_Servo:PWMUDB:MODULE_1:b_13\
	\PWM_Servo:PWMUDB:MODULE_1:b_12\
	\PWM_Servo:PWMUDB:MODULE_1:b_11\
	\PWM_Servo:PWMUDB:MODULE_1:b_10\
	\PWM_Servo:PWMUDB:MODULE_1:b_9\
	\PWM_Servo:PWMUDB:MODULE_1:b_8\
	\PWM_Servo:PWMUDB:MODULE_1:b_7\
	\PWM_Servo:PWMUDB:MODULE_1:b_6\
	\PWM_Servo:PWMUDB:MODULE_1:b_5\
	\PWM_Servo:PWMUDB:MODULE_1:b_4\
	\PWM_Servo:PWMUDB:MODULE_1:b_3\
	\PWM_Servo:PWMUDB:MODULE_1:b_2\
	\PWM_Servo:PWMUDB:MODULE_1:b_1\
	\PWM_Servo:PWMUDB:MODULE_1:b_0\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_364
	Net_361
	\PWM_Servo:Net_113\
	\PWM_Servo:Net_107\
	\PWM_Servo:Net_114\
	\UART_for_USB:BUART:reset_sr\
	Net_390
	\UART_for_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART_for_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_386
	\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART_for_USB:BUART:sRX:MODULE_6:lt\
	\UART_for_USB:BUART:sRX:MODULE_6:eq\
	\UART_for_USB:BUART:sRX:MODULE_6:gt\
	\UART_for_USB:BUART:sRX:MODULE_6:gte\
	\UART_for_USB:BUART:sRX:MODULE_6:lte\

    Synthesized names
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 160 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Servo:PWMUDB:hwCapture\ to zero
Aliasing \PWM_Servo:PWMUDB:trig_out\ to one
Aliasing Net_191 to zero
Aliasing \PWM_Servo:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:ltch_kill_reg\\R\ to \PWM_Servo:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Servo:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:min_kill_reg\\R\ to \PWM_Servo:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Servo:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:final_kill\ to one
Aliasing \PWM_Servo:PWMUDB:dith_count_1\\R\ to \PWM_Servo:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Servo:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:dith_count_0\\R\ to \PWM_Servo:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Servo:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:status_6\ to zero
Aliasing \PWM_Servo:PWMUDB:status_4\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp2\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp1_status_reg\\R\ to \PWM_Servo:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Servo:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:cmp2_status_reg\\R\ to \PWM_Servo:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Servo:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:final_kill_reg\\R\ to \PWM_Servo:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Servo:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_Servo:PWMUDB:cs_addr_0\ to \PWM_Servo:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Servo:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_Servo:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_Servo_Control_net_0 to one
Aliasing \UART_for_USB:BUART:tx_hd_send_break\ to zero
Aliasing \UART_for_USB:BUART:HalfDuplexSend\ to zero
Aliasing \UART_for_USB:BUART:FinalParityType_1\ to zero
Aliasing \UART_for_USB:BUART:FinalParityType_0\ to zero
Aliasing \UART_for_USB:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_for_USB:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_for_USB:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_for_USB:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_for_USB:BUART:tx_status_6\ to zero
Aliasing \UART_for_USB:BUART:tx_status_5\ to zero
Aliasing \UART_for_USB:BUART:tx_status_4\ to zero
Aliasing \UART_for_USB:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_for_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_for_USB:BUART:sRX:s23Poll:MODIN3_1\ to \UART_for_USB:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_for_USB:BUART:sRX:s23Poll:MODIN3_0\ to \UART_for_USB:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to zero
Aliasing \UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to one
Aliasing \UART_for_USB:BUART:sRX:s23Poll:MODIN4_1\ to \UART_for_USB:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART_for_USB:BUART:sRX:s23Poll:MODIN4_0\ to \UART_for_USB:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_for_USB:BUART:rx_status_1\ to zero
Aliasing \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newa_6\ to zero
Aliasing \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newa_5\ to zero
Aliasing \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newa_4\ to zero
Aliasing \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newb_6\ to zero
Aliasing \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newb_5\ to zero
Aliasing \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newb_4\ to zero
Aliasing \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newb_3\ to zero
Aliasing \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newb_2\ to one
Aliasing \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newb_1\ to one
Aliasing \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newb_0\ to zero
Aliasing \UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing \PWM_Servo:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_Servo:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_Servo:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_Servo:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_Servo:PWMUDB:prevCompare1\\D\ to \PWM_Servo:PWMUDB:pwm_temp\
Aliasing \PWM_Servo:PWMUDB:tc_i_reg\\D\ to \PWM_Servo:PWMUDB:status_2\
Aliasing \UART_for_USB:BUART:reset_reg\\D\ to zero
Aliasing \UART_for_USB:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire \PWM_Servo:PWMUDB:ctrl_enable\[16] = \PWM_Servo:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:hwEnable\[27] = \PWM_Servo:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \PWM_Servo:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire Net_191[34] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:runmode_enable\\S\[35] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_enable\[36] = \PWM_Servo:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM_Servo:PWMUDB:ltch_kill_reg\\R\[40] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:ltch_kill_reg\\S\[41] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:min_kill_reg\\R\[42] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:min_kill_reg\\S\[43] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill\[46] = one[4]
Removing Lhs of wire \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_1\[50] = \PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_1\[337]
Removing Lhs of wire \PWM_Servo:PWMUDB:add_vi_vv_MODGEN_1_0\[52] = \PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_0\[338]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_1\\R\[53] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_1\\S\[54] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_0\\R\[55] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:dith_count_0\\S\[56] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \PWM_Servo:PWMUDB:status_5\[60] = \PWM_Servo:PWMUDB:final_kill_reg\[74]
Removing Lhs of wire \PWM_Servo:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \PWM_Servo:PWMUDB:status_3\[62] = \PWM_Servo:PWMUDB:fifo_full\[81]
Removing Rhs of wire \PWM_Servo:PWMUDB:status_1\[64] = \PWM_Servo:PWMUDB:cmp2_status_reg\[73]
Removing Rhs of wire \PWM_Servo:PWMUDB:status_0\[65] = \PWM_Servo:PWMUDB:cmp1_status_reg\[72]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status\[70] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2\[71] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp1_status_reg\\R\[75] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp1_status_reg\\S\[76] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status_reg\\R\[77] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status_reg\\S\[78] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill_reg\\R\[79] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill_reg\\S\[80] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:cs_addr_2\[82] = \PWM_Servo:PWMUDB:tc_i\[38]
Removing Lhs of wire \PWM_Servo:PWMUDB:cs_addr_1\[83] = \PWM_Servo:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \PWM_Servo:PWMUDB:cs_addr_0\[84] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:compare1\[165] = \PWM_Servo:PWMUDB:cmp1_less\[136]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm1_i\[170] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm2_i\[172] = zero[7]
Removing Rhs of wire \PWM_Servo:Net_96\[175] = \PWM_Servo:PWMUDB:pwm_i_reg\[167]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm_temp\[178] = \PWM_Servo:PWMUDB:cmp1\[68]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_23\[219] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_22\[220] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_21\[221] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_20\[222] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_19\[223] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_18\[224] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_17\[225] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_16\[226] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_15\[227] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_14\[228] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_13\[229] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_12\[230] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_11\[231] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_10\[232] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_9\[233] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_8\[234] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_7\[235] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_6\[236] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_5\[237] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_4\[238] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_3\[239] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_2\[240] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_1\[241] = \PWM_Servo:PWMUDB:MODIN1_1\[242]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODIN1_1\[242] = \PWM_Servo:PWMUDB:dith_count_1\[49]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:a_0\[243] = \PWM_Servo:PWMUDB:MODIN1_0\[244]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODIN1_0\[244] = \PWM_Servo:PWMUDB:dith_count_0\[51]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[376] = one[4]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[377] = one[4]
Removing Rhs of wire Net_270[378] = \PWM_Servo:Net_96\[175]
Removing Lhs of wire tmpOE__Pin_Servo_Control_net_0[386] = one[4]
Removing Lhs of wire \UART_for_USB:Net_61\[393] = \UART_for_USB:Net_9\[392]
Removing Lhs of wire \UART_for_USB:BUART:tx_hd_send_break\[397] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:HalfDuplexSend\[398] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:FinalParityType_1\[399] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:FinalParityType_0\[400] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:FinalAddrMode_2\[401] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:FinalAddrMode_1\[402] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:FinalAddrMode_0\[403] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:tx_ctrl_mark\[404] = zero[7]
Removing Rhs of wire Net_391[411] = \UART_for_USB:BUART:rx_interrupt_out\[412]
Removing Rhs of wire \UART_for_USB:BUART:tx_bitclk_enable_pre\[416] = \UART_for_USB:BUART:tx_bitclk_dp\[452]
Removing Lhs of wire \UART_for_USB:BUART:tx_counter_tc\[462] = \UART_for_USB:BUART:tx_counter_dp\[453]
Removing Lhs of wire \UART_for_USB:BUART:tx_status_6\[463] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:tx_status_5\[464] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:tx_status_4\[465] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:tx_status_1\[467] = \UART_for_USB:BUART:tx_fifo_empty\[430]
Removing Lhs of wire \UART_for_USB:BUART:tx_status_3\[469] = \UART_for_USB:BUART:tx_fifo_notfull\[429]
Removing Lhs of wire \UART_for_USB:BUART:rx_count7_bit8_wire\[529] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[537] = \UART_for_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[548]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[539] = \UART_for_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[549]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[540] = \UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[565]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[541] = \UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[579]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[542] = \UART_for_USB:BUART:sRX:s23Poll:MODIN2_1\[543]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODIN2_1\[543] = \UART_for_USB:BUART:pollcount_1\[535]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[544] = \UART_for_USB:BUART:sRX:s23Poll:MODIN2_0\[545]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODIN2_0\[545] = \UART_for_USB:BUART:pollcount_0\[538]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[551] = one[4]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[552] = one[4]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[553] = \UART_for_USB:BUART:pollcount_1\[535]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODIN3_1\[554] = \UART_for_USB:BUART:pollcount_1\[535]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[555] = \UART_for_USB:BUART:pollcount_0\[538]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODIN3_0\[556] = \UART_for_USB:BUART:pollcount_0\[538]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[557] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[558] = one[4]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[559] = \UART_for_USB:BUART:pollcount_1\[535]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[560] = \UART_for_USB:BUART:pollcount_0\[538]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[561] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[562] = one[4]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[567] = \UART_for_USB:BUART:pollcount_1\[535]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODIN4_1\[568] = \UART_for_USB:BUART:pollcount_1\[535]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[569] = \UART_for_USB:BUART:pollcount_0\[538]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODIN4_0\[570] = \UART_for_USB:BUART:pollcount_0\[538]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[571] = one[4]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[572] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[573] = \UART_for_USB:BUART:pollcount_1\[535]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[574] = \UART_for_USB:BUART:pollcount_0\[538]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[575] = one[4]
Removing Lhs of wire \UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[576] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:rx_status_1\[583] = zero[7]
Removing Rhs of wire \UART_for_USB:BUART:rx_status_2\[584] = \UART_for_USB:BUART:rx_parity_error_status\[585]
Removing Rhs of wire \UART_for_USB:BUART:rx_status_3\[586] = \UART_for_USB:BUART:rx_stop_bit_error\[587]
Removing Lhs of wire \UART_for_USB:BUART:sRX:cmp_vv_vv_MODGEN_5\[597] = \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:lta_0\[646]
Removing Lhs of wire \UART_for_USB:BUART:sRX:cmp_vv_vv_MODGEN_6\[601] = \UART_for_USB:BUART:sRX:MODULE_6:g1:a0:xneq\[668]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newa_6\[602] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newa_5\[603] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newa_4\[604] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newa_3\[605] = \UART_for_USB:BUART:sRX:MODIN5_6\[606]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODIN5_6\[606] = \UART_for_USB:BUART:rx_count_6\[524]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newa_2\[607] = \UART_for_USB:BUART:sRX:MODIN5_5\[608]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODIN5_5\[608] = \UART_for_USB:BUART:rx_count_5\[525]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newa_1\[609] = \UART_for_USB:BUART:sRX:MODIN5_4\[610]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODIN5_4\[610] = \UART_for_USB:BUART:rx_count_4\[526]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newa_0\[611] = \UART_for_USB:BUART:sRX:MODIN5_3\[612]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODIN5_3\[612] = \UART_for_USB:BUART:rx_count_3\[527]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newb_6\[613] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newb_5\[614] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newb_4\[615] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newb_3\[616] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newb_2\[617] = one[4]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newb_1\[618] = one[4]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:newb_0\[619] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:dataa_6\[620] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:dataa_5\[621] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:dataa_4\[622] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:dataa_3\[623] = \UART_for_USB:BUART:rx_count_6\[524]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:dataa_2\[624] = \UART_for_USB:BUART:rx_count_5\[525]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:dataa_1\[625] = \UART_for_USB:BUART:rx_count_4\[526]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:dataa_0\[626] = \UART_for_USB:BUART:rx_count_3\[527]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:datab_6\[627] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:datab_5\[628] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:datab_4\[629] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:datab_3\[630] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:datab_2\[631] = one[4]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:datab_1\[632] = one[4]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_5:g2:a0:datab_0\[633] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_6:g1:a0:newa_0\[648] = \UART_for_USB:BUART:rx_postpoll\[483]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_6:g1:a0:newb_0\[649] = \UART_for_USB:BUART:rx_parity_bit\[600]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_6:g1:a0:dataa_0\[650] = \UART_for_USB:BUART:rx_postpoll\[483]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_6:g1:a0:datab_0\[651] = \UART_for_USB:BUART:rx_parity_bit\[600]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[652] = \UART_for_USB:BUART:rx_postpoll\[483]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[653] = \UART_for_USB:BUART:rx_parity_bit\[600]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[655] = one[4]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[656] = \UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[654]
Removing Lhs of wire \UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[657] = \UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[654]
Removing Lhs of wire tmpOE__Rx_1_net_0[679] = one[4]
Removing Lhs of wire tmpOE__Tx_1_net_0[684] = one[4]
Removing Lhs of wire \PWM_Servo:PWMUDB:min_kill_reg\\D\[690] = one[4]
Removing Lhs of wire \PWM_Servo:PWMUDB:prevCapture\\D\[691] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:trig_last\\D\[692] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:ltch_kill_reg\\D\[695] = one[4]
Removing Lhs of wire \PWM_Servo:PWMUDB:prevCompare1\\D\[698] = \PWM_Servo:PWMUDB:cmp1\[68]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp1_status_reg\\D\[699] = \PWM_Servo:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \PWM_Servo:PWMUDB:cmp2_status_reg\\D\[700] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm_i_reg\\D\[702] = \PWM_Servo:PWMUDB:pwm_i\[168]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm1_i_reg\\D\[703] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:pwm2_i_reg\\D\[704] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:tc_i_reg\\D\[705] = \PWM_Servo:PWMUDB:status_2\[63]
Removing Lhs of wire \UART_for_USB:BUART:reset_reg\\D\[706] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:rx_bitclk\\D\[721] = \UART_for_USB:BUART:rx_bitclk_pre\[518]
Removing Lhs of wire \UART_for_USB:BUART:rx_parity_error_pre\\D\[730] = \UART_for_USB:BUART:rx_parity_error_pre\[595]
Removing Lhs of wire \UART_for_USB:BUART:rx_break_status\\D\[731] = zero[7]

------------------------------------------------------
Aliased 0 equations, 182 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:cmp1\' (cost = 0):
\PWM_Servo:PWMUDB:cmp1\ <= (\PWM_Servo:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Servo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Servo:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Servo:PWMUDB:dith_count_1\ and \PWM_Servo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_for_USB:BUART:rx_addressmatch\' (cost = 0):
\UART_for_USB:BUART:rx_addressmatch\ <= (\UART_for_USB:BUART:rx_addressmatch2\
	OR \UART_for_USB:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_for_USB:BUART:rx_bitclk_pre\' (cost = 1):
\UART_for_USB:BUART:rx_bitclk_pre\ <= ((not \UART_for_USB:BUART:rx_count_2\ and not \UART_for_USB:BUART:rx_count_1\ and not \UART_for_USB:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_for_USB:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_for_USB:BUART:rx_bitclk_pre16x\ <= ((not \UART_for_USB:BUART:rx_count_2\ and \UART_for_USB:BUART:rx_count_1\ and \UART_for_USB:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_for_USB:BUART:rx_poll_bit1\' (cost = 1):
\UART_for_USB:BUART:rx_poll_bit1\ <= ((not \UART_for_USB:BUART:rx_count_2\ and not \UART_for_USB:BUART:rx_count_1\ and \UART_for_USB:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_for_USB:BUART:rx_poll_bit2\' (cost = 1):
\UART_for_USB:BUART:rx_poll_bit2\ <= ((not \UART_for_USB:BUART:rx_count_2\ and not \UART_for_USB:BUART:rx_count_1\ and not \UART_for_USB:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_for_USB:BUART:pollingrange\' (cost = 4):
\UART_for_USB:BUART:pollingrange\ <= ((not \UART_for_USB:BUART:rx_count_2\ and not \UART_for_USB:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_for_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_for_USB:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART_for_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART_for_USB:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART_for_USB:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART_for_USB:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART_for_USB:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART_for_USB:BUART:rx_count_6\ and not \UART_for_USB:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART_for_USB:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART_for_USB:BUART:rx_count_6\ and not \UART_for_USB:BUART:rx_count_4\)
	OR (not \UART_for_USB:BUART:rx_count_6\ and not \UART_for_USB:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART_for_USB:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART_for_USB:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART_for_USB:BUART:rx_count_6\ and not \UART_for_USB:BUART:rx_count_4\)
	OR (not \UART_for_USB:BUART:rx_count_6\ and not \UART_for_USB:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Servo:PWMUDB:dith_count_0\ and \PWM_Servo:PWMUDB:dith_count_1\)
	OR (not \PWM_Servo:PWMUDB:dith_count_1\ and \PWM_Servo:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART_for_USB:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART_for_USB:BUART:pollcount_1\ and not \UART_for_USB:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART_for_USB:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART_for_USB:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART_for_USB:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART_for_USB:BUART:pollcount_0\ and \UART_for_USB:BUART:pollcount_1\)
	OR (not \UART_for_USB:BUART:pollcount_1\ and \UART_for_USB:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_for_USB:BUART:rx_postpoll\' (cost = 72):
\UART_for_USB:BUART:rx_postpoll\ <= (\UART_for_USB:BUART:pollcount_1\
	OR (Net_378 and \UART_for_USB:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_for_USB:BUART:pollcount_1\ and not Net_378 and not \UART_for_USB:BUART:rx_parity_bit\)
	OR (not \UART_for_USB:BUART:pollcount_1\ and not \UART_for_USB:BUART:pollcount_0\ and not \UART_for_USB:BUART:rx_parity_bit\)
	OR (\UART_for_USB:BUART:pollcount_1\ and \UART_for_USB:BUART:rx_parity_bit\)
	OR (Net_378 and \UART_for_USB:BUART:pollcount_0\ and \UART_for_USB:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_for_USB:BUART:pollcount_1\ and not Net_378 and not \UART_for_USB:BUART:rx_parity_bit\)
	OR (not \UART_for_USB:BUART:pollcount_1\ and not \UART_for_USB:BUART:pollcount_0\ and not \UART_for_USB:BUART:rx_parity_bit\)
	OR (\UART_for_USB:BUART:pollcount_1\ and \UART_for_USB:BUART:rx_parity_bit\)
	OR (Net_378 and \UART_for_USB:BUART:pollcount_0\ and \UART_for_USB:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 57 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Servo:PWMUDB:final_capture\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_for_USB:BUART:rx_status_0\ to zero
Aliasing \UART_for_USB:BUART:rx_status_6\ to zero
Aliasing \PWM_Servo:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART_for_USB:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_for_USB:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_for_USB:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM_Servo:PWMUDB:final_capture\[86] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[347] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[357] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[367] = zero[7]
Removing Rhs of wire \UART_for_USB:BUART:rx_bitclk_enable\[482] = \UART_for_USB:BUART:rx_bitclk\[530]
Removing Lhs of wire \UART_for_USB:BUART:rx_status_0\[581] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:rx_status_6\[590] = zero[7]
Removing Lhs of wire \PWM_Servo:PWMUDB:runmode_enable\\D\[693] = \PWM_Servo:PWMUDB:control_7\[8]
Removing Lhs of wire \PWM_Servo:PWMUDB:final_kill_reg\\D\[701] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:tx_ctrl_mark_last\\D\[713] = \UART_for_USB:BUART:tx_ctrl_mark_last\[473]
Removing Lhs of wire \UART_for_USB:BUART:rx_markspace_status\\D\[725] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:rx_parity_error_status\\D\[726] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:rx_addr_match_status\\D\[728] = zero[7]
Removing Lhs of wire \UART_for_USB:BUART:rx_markspace_pre\\D\[729] = \UART_for_USB:BUART:rx_markspace_pre\[594]
Removing Lhs of wire \UART_for_USB:BUART:rx_parity_bit\\D\[734] = \UART_for_USB:BUART:rx_parity_bit\[600]

------------------------------------------------------
Aliased 0 equations, 15 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_for_USB:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART_for_USB:BUART:rx_parity_bit\ and Net_378 and \UART_for_USB:BUART:pollcount_0\)
	OR (not \UART_for_USB:BUART:pollcount_1\ and not \UART_for_USB:BUART:pollcount_0\ and \UART_for_USB:BUART:rx_parity_bit\)
	OR (not \UART_for_USB:BUART:pollcount_1\ and not Net_378 and \UART_for_USB:BUART:rx_parity_bit\)
	OR (not \UART_for_USB:BUART:rx_parity_bit\ and \UART_for_USB:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\WindowsGitHub\psoc-examples\me235\PWM_UART_Multitasking.cydsn\PWM_UART_Multitasking.cyprj -dcpsoc3 PWM_UART_Multitasking.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.766ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.2288, Family: PSoC3, Started at: Tuesday, 13 March 2018 11:10:46
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\WindowsGitHub\psoc-examples\me235\PWM_UART_Multitasking.cydsn\PWM_UART_Multitasking.cyprj -d CY8C5888LTI-LP097 PWM_UART_Multitasking.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Servo:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_Servo:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Servo:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \UART_for_USB:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_for_USB:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_for_USB:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_for_USB:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_for_USB:BUART:rx_status_2\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_for_USB_IntClock'. Fanout=1, Signal=\UART_for_USB:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'Clock_PWM'. Fanout=1, Signal=Net_44
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_Servo:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_PWM, EnableOut: Constant 1
    UDB Clk/Enable \UART_for_USB:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_for_USB_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_for_USB_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_for_USB:BUART:tx_parity_bit\, Duplicate of \UART_for_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_for_USB:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_for_USB:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_for_USB:BUART:tx_mark\, Duplicate of \UART_for_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_for_USB:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_for_USB:BUART:tx_mark\ (fanout=0)

    Removing \UART_for_USB:BUART:tx_ctrl_mark_last\, Duplicate of \UART_for_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_for_USB:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_for_USB:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_for_USB:BUART:rx_state_1\, Duplicate of \UART_for_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_for_USB:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_for_USB:BUART:rx_state_1\ (fanout=8)

    Removing \UART_for_USB:BUART:rx_parity_error_pre\, Duplicate of \UART_for_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_for_USB:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_for_USB:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_for_USB:BUART:rx_parity_bit\, Duplicate of \UART_for_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_for_USB:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_for_USB:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_for_USB:BUART:rx_markspace_pre\, Duplicate of \UART_for_USB:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_for_USB:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_for_USB:BUART:rx_markspace_pre\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_Servo_Control(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Servo_Control(0)__PA ,
            input => Net_270 ,
            pad => Pin_Servo_Control(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_378 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_373 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_270, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:runmode_enable\ * 
              \PWM_Servo:PWMUDB:cmp1_less\
        );
        Output = Net_270 (fanout=1)

    MacroCell: Name=Net_373, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_for_USB:BUART:txn\
        );
        Output = Net_373 (fanout=1)

    MacroCell: Name=\PWM_Servo:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Servo:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:control_7\
        );
        Output = \PWM_Servo:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Servo:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Servo:PWMUDB:prevCompare1\ * \PWM_Servo:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Servo:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:runmode_enable\ * \PWM_Servo:PWMUDB:tc_i\
        );
        Output = \PWM_Servo:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UART_for_USB:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_0\ * 
              \UART_for_USB:BUART:tx_bitclk_enable_pre\
            + !\UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_0\ * 
              !\UART_for_USB:BUART:tx_state_2\
        );
        Output = \UART_for_USB:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_for_USB:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_for_USB:BUART:rx_count_2\ * 
              !\UART_for_USB:BUART:rx_count_1\ * !Net_378 * 
              \UART_for_USB:BUART:pollcount_0\
            + !\UART_for_USB:BUART:rx_count_2\ * 
              !\UART_for_USB:BUART:rx_count_1\ * Net_378 * 
              !\UART_for_USB:BUART:pollcount_0\
        );
        Output = \UART_for_USB:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_for_USB:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_for_USB:BUART:rx_count_2\ * 
              !\UART_for_USB:BUART:rx_count_1\ * 
              !\UART_for_USB:BUART:pollcount_1\ * Net_378 * 
              \UART_for_USB:BUART:pollcount_0\
            + !\UART_for_USB:BUART:rx_count_2\ * 
              !\UART_for_USB:BUART:rx_count_1\ * 
              \UART_for_USB:BUART:pollcount_1\ * !Net_378
            + !\UART_for_USB:BUART:rx_count_2\ * 
              !\UART_for_USB:BUART:rx_count_1\ * 
              \UART_for_USB:BUART:pollcount_1\ * 
              !\UART_for_USB:BUART:pollcount_0\
        );
        Output = \UART_for_USB:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_for_USB:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_for_USB:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_for_USB:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_for_USB:BUART:rx_count_2\ * 
              !\UART_for_USB:BUART:rx_count_1\ * 
              !\UART_for_USB:BUART:rx_count_0\
        );
        Output = \UART_for_USB:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_for_USB:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_address_detected\
        );
        Output = \UART_for_USB:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_for_USB:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_378
        );
        Output = \UART_for_USB:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_for_USB:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_bitclk_enable\ * 
              \UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + \UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_count_6\ * 
              !\UART_for_USB:BUART:rx_count_5\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + \UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_count_6\ * 
              !\UART_for_USB:BUART:rx_count_4\ * 
              !\UART_for_USB:BUART:rx_address_detected\
        );
        Output = \UART_for_USB:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_for_USB:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_for_USB:BUART:pollcount_1\
            + Net_378 * \UART_for_USB:BUART:pollcount_0\
        );
        Output = \UART_for_USB:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_for_USB:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_bitclk_enable\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              \UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:pollcount_1\ * !Net_378 * 
              !\UART_for_USB:BUART:rx_address_detected\
            + !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_bitclk_enable\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              \UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:pollcount_1\ * 
              !\UART_for_USB:BUART:pollcount_0\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + \UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_count_6\ * 
              !\UART_for_USB:BUART:rx_count_5\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + \UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_count_6\ * 
              !\UART_for_USB:BUART:rx_count_4\ * 
              !\UART_for_USB:BUART:rx_address_detected\
        );
        Output = \UART_for_USB:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_for_USB:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_bitclk_enable\ * 
              \UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_bitclk_enable\ * 
              \UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + !\UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * !Net_378 * 
              !\UART_for_USB:BUART:rx_address_detected\ * 
              \UART_for_USB:BUART:rx_last\
            + \UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_count_6\ * 
              !\UART_for_USB:BUART:rx_count_5\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + \UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_count_6\ * 
              !\UART_for_USB:BUART:rx_count_4\ * 
              !\UART_for_USB:BUART:rx_address_detected\
        );
        Output = \UART_for_USB:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_for_USB:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_bitclk_enable\ * 
              \UART_for_USB:BUART:rx_state_3\ * 
              \UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + \UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_count_6\ * 
              !\UART_for_USB:BUART:rx_count_5\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + \UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_count_6\ * 
              !\UART_for_USB:BUART:rx_count_4\ * 
              !\UART_for_USB:BUART:rx_address_detected\
        );
        Output = \UART_for_USB:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_for_USB:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_state_3\ * 
              \UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_address_detected\
        );
        Output = \UART_for_USB:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_for_USB:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_bitclk_enable\ * 
              \UART_for_USB:BUART:rx_state_3\ * 
              \UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:pollcount_1\ * !Net_378 * 
              !\UART_for_USB:BUART:rx_address_detected\
            + !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_bitclk_enable\ * 
              \UART_for_USB:BUART:rx_state_3\ * 
              \UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:pollcount_1\ * 
              !\UART_for_USB:BUART:pollcount_0\ * 
              !\UART_for_USB:BUART:rx_address_detected\
        );
        Output = \UART_for_USB:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_for_USB:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_for_USB:BUART:rx_load_fifo\ * 
              \UART_for_USB:BUART:rx_fifofull\
        );
        Output = \UART_for_USB:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_for_USB:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_for_USB:BUART:rx_fifonotempty\ * 
              \UART_for_USB:BUART:rx_state_stop1_reg\
        );
        Output = \UART_for_USB:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_for_USB:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_0\ * 
              \UART_for_USB:BUART:tx_state_2\
            + !\UART_for_USB:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_for_USB:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_for_USB:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_0\ * 
              \UART_for_USB:BUART:tx_bitclk_enable_pre\ * 
              !\UART_for_USB:BUART:tx_fifo_empty\
            + !\UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_0\ * 
              !\UART_for_USB:BUART:tx_fifo_empty\ * 
              !\UART_for_USB:BUART:tx_state_2\
            + \UART_for_USB:BUART:tx_state_1\ * 
              \UART_for_USB:BUART:tx_state_0\ * 
              \UART_for_USB:BUART:tx_bitclk_enable_pre\ * 
              \UART_for_USB:BUART:tx_fifo_empty\ * 
              \UART_for_USB:BUART:tx_state_2\
            + \UART_for_USB:BUART:tx_state_0\ * 
              !\UART_for_USB:BUART:tx_state_2\ * 
              \UART_for_USB:BUART:tx_bitclk\
        );
        Output = \UART_for_USB:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_for_USB:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_for_USB:BUART:tx_state_1\ * 
              \UART_for_USB:BUART:tx_state_0\ * 
              \UART_for_USB:BUART:tx_bitclk_enable_pre\ * 
              \UART_for_USB:BUART:tx_state_2\
            + \UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_2\ * 
              \UART_for_USB:BUART:tx_counter_dp\ * 
              \UART_for_USB:BUART:tx_bitclk\
            + \UART_for_USB:BUART:tx_state_0\ * 
              !\UART_for_USB:BUART:tx_state_2\ * 
              \UART_for_USB:BUART:tx_bitclk\
        );
        Output = \UART_for_USB:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_for_USB:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_0\ * 
              \UART_for_USB:BUART:tx_bitclk_enable_pre\ * 
              \UART_for_USB:BUART:tx_state_2\
            + \UART_for_USB:BUART:tx_state_1\ * 
              \UART_for_USB:BUART:tx_state_0\ * 
              \UART_for_USB:BUART:tx_bitclk_enable_pre\ * 
              \UART_for_USB:BUART:tx_state_2\
            + \UART_for_USB:BUART:tx_state_1\ * 
              \UART_for_USB:BUART:tx_state_0\ * 
              !\UART_for_USB:BUART:tx_state_2\ * 
              \UART_for_USB:BUART:tx_bitclk\
            + \UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_2\ * 
              \UART_for_USB:BUART:tx_counter_dp\ * 
              \UART_for_USB:BUART:tx_bitclk\
        );
        Output = \UART_for_USB:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_for_USB:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_0\ * 
              \UART_for_USB:BUART:tx_bitclk_enable_pre\ * 
              \UART_for_USB:BUART:tx_fifo_empty\ * 
              \UART_for_USB:BUART:tx_state_2\
        );
        Output = \UART_for_USB:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_for_USB:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_for_USB:BUART:tx_fifo_notfull\
        );
        Output = \UART_for_USB:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_for_USB:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_for_USB:BUART:txn\ * \UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_bitclk\
            + \UART_for_USB:BUART:txn\ * \UART_for_USB:BUART:tx_state_2\
            + !\UART_for_USB:BUART:tx_state_1\ * 
              \UART_for_USB:BUART:tx_state_0\ * 
              !\UART_for_USB:BUART:tx_shift_out\ * 
              !\UART_for_USB:BUART:tx_state_2\
            + !\UART_for_USB:BUART:tx_state_1\ * 
              \UART_for_USB:BUART:tx_state_0\ * 
              !\UART_for_USB:BUART:tx_state_2\ * 
              !\UART_for_USB:BUART:tx_bitclk\
            + \UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_0\ * 
              !\UART_for_USB:BUART:tx_shift_out\ * 
              !\UART_for_USB:BUART:tx_state_2\ * 
              !\UART_for_USB:BUART:tx_counter_dp\ * 
              \UART_for_USB:BUART:tx_bitclk\
        );
        Output = \UART_for_USB:BUART:txn\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_Servo:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_44 ,
            cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Servo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Servo:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_44 ,
            cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Servo:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Servo:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_Servo:PWMUDB:status_3\ ,
            chain_in => \PWM_Servo:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART_for_USB:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_for_USB:Net_9\ ,
            cs_addr_2 => \UART_for_USB:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_for_USB:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_for_USB:BUART:rx_bitclk_enable\ ,
            route_si => \UART_for_USB:BUART:rx_postpoll\ ,
            f0_load => \UART_for_USB:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_for_USB:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_for_USB:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_for_USB:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_for_USB:Net_9\ ,
            cs_addr_2 => \UART_for_USB:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_for_USB:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_for_USB:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_for_USB:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_for_USB:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_for_USB:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_for_USB:Net_9\ ,
            cs_addr_0 => \UART_for_USB:BUART:counter_load_not\ ,
            ce0_reg => \UART_for_USB:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_for_USB:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_Servo:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_44 ,
            status_3 => \PWM_Servo:PWMUDB:status_3\ ,
            status_2 => \PWM_Servo:PWMUDB:status_2\ ,
            status_0 => \PWM_Servo:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_for_USB:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_for_USB:Net_9\ ,
            status_5 => \UART_for_USB:BUART:rx_status_5\ ,
            status_4 => \UART_for_USB:BUART:rx_status_4\ ,
            status_3 => \UART_for_USB:BUART:rx_status_3\ ,
            interrupt => Net_391 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_for_USB:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_for_USB:Net_9\ ,
            status_3 => \UART_for_USB:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_for_USB:BUART:tx_status_2\ ,
            status_1 => \UART_for_USB:BUART:tx_fifo_empty\ ,
            status_0 => \UART_for_USB:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_Servo:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_44 ,
            control_7 => \PWM_Servo:PWMUDB:control_7\ ,
            control_6 => \PWM_Servo:PWMUDB:control_6\ ,
            control_5 => \PWM_Servo:PWMUDB:control_5\ ,
            control_4 => \PWM_Servo:PWMUDB:control_4\ ,
            control_3 => \PWM_Servo:PWMUDB:control_3\ ,
            control_2 => \PWM_Servo:PWMUDB:control_2\ ,
            control_1 => \PWM_Servo:PWMUDB:control_1\ ,
            control_0 => \PWM_Servo:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_for_USB:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_for_USB:Net_9\ ,
            load => \UART_for_USB:BUART:rx_counter_load\ ,
            count_6 => \UART_for_USB:BUART:rx_count_6\ ,
            count_5 => \UART_for_USB:BUART:rx_count_5\ ,
            count_4 => \UART_for_USB:BUART:rx_count_4\ ,
            count_3 => \UART_for_USB:BUART:rx_count_3\ ,
            count_2 => \UART_for_USB:BUART:rx_count_2\ ,
            count_1 => \UART_for_USB:BUART:rx_count_1\ ,
            count_0 => \UART_for_USB:BUART:rx_count_0\ ,
            tc => \UART_for_USB:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =Interrupt_UART_Receive
        PORT MAP (
            interrupt => Net_391 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    6 :    8 :  25.00%
Analog clock dividers         :    0 :    4 :    4 :   0.00%
Pins                          :    6 :   42 :   48 :  12.50%
UDB Macrocells                :   29 :  163 :  192 :  15.10%
UDB Unique Pterms             :   49 :  335 :  384 :  12.76%
UDB Total Pterms              :   58 :      :      : 
UDB Datapath Cells            :    5 :   19 :   24 :  20.83%
UDB Status Cells              :    4 :   20 :   24 :  16.67%
            StatusI Registers :    3 
    Routed Count7 Load/Enable :    1 
UDB Control Cells             :    2 :   22 :   24 :   8.33%
            Control Registers :    1 
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    1 :   31 :   32 :   3.13%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.555ms
Tech mapping phase: Elapsed time ==> 0s.652ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(2)][IoId=(0)] : Pin_Servo_Control(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.362ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   13 :   35 :   48 :  27.08%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.62
                   Pterms :            4.31
               Macrocells :            2.23
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.002ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 145, final cost is 145 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :       7.00 :       3.63
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_for_USB:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_for_USB:BUART:rx_count_2\ * 
              !\UART_for_USB:BUART:rx_count_1\ * !Net_378 * 
              \UART_for_USB:BUART:pollcount_0\
            + !\UART_for_USB:BUART:rx_count_2\ * 
              !\UART_for_USB:BUART:rx_count_1\ * Net_378 * 
              !\UART_for_USB:BUART:pollcount_0\
        );
        Output = \UART_for_USB:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_for_USB:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_for_USB:BUART:rx_count_2\ * 
              !\UART_for_USB:BUART:rx_count_1\ * 
              !\UART_for_USB:BUART:rx_count_0\
        );
        Output = \UART_for_USB:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_373, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_for_USB:BUART:txn\
        );
        Output = Net_373 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_for_USB:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_for_USB:BUART:txn\ * \UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_bitclk\
            + \UART_for_USB:BUART:txn\ * \UART_for_USB:BUART:tx_state_2\
            + !\UART_for_USB:BUART:tx_state_1\ * 
              \UART_for_USB:BUART:tx_state_0\ * 
              !\UART_for_USB:BUART:tx_shift_out\ * 
              !\UART_for_USB:BUART:tx_state_2\
            + !\UART_for_USB:BUART:tx_state_1\ * 
              \UART_for_USB:BUART:tx_state_0\ * 
              !\UART_for_USB:BUART:tx_state_2\ * 
              !\UART_for_USB:BUART:tx_bitclk\
            + \UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_0\ * 
              !\UART_for_USB:BUART:tx_shift_out\ * 
              !\UART_for_USB:BUART:tx_state_2\ * 
              !\UART_for_USB:BUART:tx_counter_dp\ * 
              \UART_for_USB:BUART:tx_bitclk\
        );
        Output = \UART_for_USB:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_for_USB:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_0\ * 
              \UART_for_USB:BUART:tx_bitclk_enable_pre\ * 
              \UART_for_USB:BUART:tx_fifo_empty\ * 
              \UART_for_USB:BUART:tx_state_2\
        );
        Output = \UART_for_USB:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_for_USB:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_0\ * 
              \UART_for_USB:BUART:tx_bitclk_enable_pre\ * 
              !\UART_for_USB:BUART:tx_fifo_empty\
            + !\UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_0\ * 
              !\UART_for_USB:BUART:tx_fifo_empty\ * 
              !\UART_for_USB:BUART:tx_state_2\
            + \UART_for_USB:BUART:tx_state_1\ * 
              \UART_for_USB:BUART:tx_state_0\ * 
              \UART_for_USB:BUART:tx_bitclk_enable_pre\ * 
              \UART_for_USB:BUART:tx_fifo_empty\ * 
              \UART_for_USB:BUART:tx_state_2\
            + \UART_for_USB:BUART:tx_state_0\ * 
              !\UART_for_USB:BUART:tx_state_2\ * 
              \UART_for_USB:BUART:tx_bitclk\
        );
        Output = \UART_for_USB:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_for_USB:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_for_USB:BUART:tx_fifo_notfull\
        );
        Output = \UART_for_USB:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_for_USB:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_for_USB:Net_9\ ,
        cs_addr_2 => \UART_for_USB:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_for_USB:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_for_USB:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_for_USB:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_for_USB:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_for_USB:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_for_USB:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_for_USB:Net_9\ ,
        status_3 => \UART_for_USB:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_for_USB:BUART:tx_status_2\ ,
        status_1 => \UART_for_USB:BUART:tx_fifo_empty\ ,
        status_0 => \UART_for_USB:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Servo:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:control_7\
        );
        Output = \PWM_Servo:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_Servo:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:runmode_enable\ * \PWM_Servo:PWMUDB:tc_i\
        );
        Output = \PWM_Servo:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Servo:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Servo:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Servo:PWMUDB:prevCompare1\ * \PWM_Servo:PWMUDB:cmp1_less\
        );
        Output = \PWM_Servo:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_270, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_44) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Servo:PWMUDB:runmode_enable\ * 
              \PWM_Servo:PWMUDB:cmp1_less\
        );
        Output = Net_270 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Servo:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_44 ,
        cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Servo:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Servo:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_Servo:PWMUDB:status_3\ ,
        chain_in => \PWM_Servo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Servo:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_Servo:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_44 ,
        status_3 => \PWM_Servo:PWMUDB:status_3\ ,
        status_2 => \PWM_Servo:PWMUDB:status_2\ ,
        status_0 => \PWM_Servo:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Servo:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_44 ,
        control_7 => \PWM_Servo:PWMUDB:control_7\ ,
        control_6 => \PWM_Servo:PWMUDB:control_6\ ,
        control_5 => \PWM_Servo:PWMUDB:control_5\ ,
        control_4 => \PWM_Servo:PWMUDB:control_4\ ,
        control_3 => \PWM_Servo:PWMUDB:control_3\ ,
        control_2 => \PWM_Servo:PWMUDB:control_2\ ,
        control_1 => \PWM_Servo:PWMUDB:control_1\ ,
        control_0 => \PWM_Servo:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_for_USB:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_bitclk_enable\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              \UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:pollcount_1\ * !Net_378 * 
              !\UART_for_USB:BUART:rx_address_detected\
            + !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_bitclk_enable\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              \UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:pollcount_1\ * 
              !\UART_for_USB:BUART:pollcount_0\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + \UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_count_6\ * 
              !\UART_for_USB:BUART:rx_count_5\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + \UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_count_6\ * 
              !\UART_for_USB:BUART:rx_count_4\ * 
              !\UART_for_USB:BUART:rx_address_detected\
        );
        Output = \UART_for_USB:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_for_USB:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_bitclk_enable\ * 
              \UART_for_USB:BUART:rx_state_3\ * 
              \UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + \UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_count_6\ * 
              !\UART_for_USB:BUART:rx_count_5\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + \UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_count_6\ * 
              !\UART_for_USB:BUART:rx_count_4\ * 
              !\UART_for_USB:BUART:rx_address_detected\
        );
        Output = \UART_for_USB:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_for_USB:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_378
        );
        Output = \UART_for_USB:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_for_USB:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_bitclk_enable\ * 
              \UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_bitclk_enable\ * 
              \UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + !\UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * !Net_378 * 
              !\UART_for_USB:BUART:rx_address_detected\ * 
              \UART_for_USB:BUART:rx_last\
            + \UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_count_6\ * 
              !\UART_for_USB:BUART:rx_count_5\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + \UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_count_6\ * 
              !\UART_for_USB:BUART:rx_count_4\ * 
              !\UART_for_USB:BUART:rx_address_detected\
        );
        Output = \UART_for_USB:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_for_USB:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_for_USB:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_for_USB:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_address_detected\
        );
        Output = \UART_for_USB:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_for_USB:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_for_USB:Net_9\ ,
        load => \UART_for_USB:BUART:rx_counter_load\ ,
        count_6 => \UART_for_USB:BUART:rx_count_6\ ,
        count_5 => \UART_for_USB:BUART:rx_count_5\ ,
        count_4 => \UART_for_USB:BUART:rx_count_4\ ,
        count_3 => \UART_for_USB:BUART:rx_count_3\ ,
        count_2 => \UART_for_USB:BUART:rx_count_2\ ,
        count_1 => \UART_for_USB:BUART:rx_count_1\ ,
        count_0 => \UART_for_USB:BUART:rx_count_0\ ,
        tc => \UART_for_USB:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_for_USB:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_bitclk_enable\ * 
              \UART_for_USB:BUART:rx_state_3\ * 
              \UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:pollcount_1\ * !Net_378 * 
              !\UART_for_USB:BUART:rx_address_detected\
            + !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_bitclk_enable\ * 
              \UART_for_USB:BUART:rx_state_3\ * 
              \UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:pollcount_1\ * 
              !\UART_for_USB:BUART:pollcount_0\ * 
              !\UART_for_USB:BUART:rx_address_detected\
        );
        Output = \UART_for_USB:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_for_USB:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_for_USB:BUART:rx_count_2\ * 
              !\UART_for_USB:BUART:rx_count_1\ * 
              !\UART_for_USB:BUART:pollcount_1\ * Net_378 * 
              \UART_for_USB:BUART:pollcount_0\
            + !\UART_for_USB:BUART:rx_count_2\ * 
              !\UART_for_USB:BUART:rx_count_1\ * 
              \UART_for_USB:BUART:pollcount_1\ * !Net_378
            + !\UART_for_USB:BUART:rx_count_2\ * 
              !\UART_for_USB:BUART:rx_count_1\ * 
              \UART_for_USB:BUART:pollcount_1\ * 
              !\UART_for_USB:BUART:pollcount_0\
        );
        Output = \UART_for_USB:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_for_USB:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_for_USB:BUART:pollcount_1\
            + Net_378 * \UART_for_USB:BUART:pollcount_0\
        );
        Output = \UART_for_USB:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_for_USB:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_bitclk_enable\ * 
              \UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + \UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_count_6\ * 
              !\UART_for_USB:BUART:rx_count_5\ * 
              !\UART_for_USB:BUART:rx_address_detected\
            + \UART_for_USB:BUART:rx_state_0\ * 
              !\UART_for_USB:BUART:rx_state_3\ * 
              !\UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_count_6\ * 
              !\UART_for_USB:BUART:rx_count_4\ * 
              !\UART_for_USB:BUART:rx_address_detected\
        );
        Output = \UART_for_USB:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_for_USB:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_for_USB:BUART:rx_load_fifo\ * 
              \UART_for_USB:BUART:rx_fifofull\
        );
        Output = \UART_for_USB:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_for_USB:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_for_USB:BUART:rx_state_0\ * 
              \UART_for_USB:BUART:rx_state_3\ * 
              \UART_for_USB:BUART:rx_state_2\ * 
              !\UART_for_USB:BUART:rx_address_detected\
        );
        Output = \UART_for_USB:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_for_USB:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_for_USB:BUART:rx_fifonotempty\ * 
              \UART_for_USB:BUART:rx_state_stop1_reg\
        );
        Output = \UART_for_USB:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_for_USB:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_for_USB:Net_9\ ,
        cs_addr_2 => \UART_for_USB:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_for_USB:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_for_USB:BUART:rx_bitclk_enable\ ,
        route_si => \UART_for_USB:BUART:rx_postpoll\ ,
        f0_load => \UART_for_USB:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_for_USB:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_for_USB:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_for_USB:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_for_USB:Net_9\ ,
        status_5 => \UART_for_USB:BUART:rx_status_5\ ,
        status_4 => \UART_for_USB:BUART:rx_status_4\ ,
        status_3 => \UART_for_USB:BUART:rx_status_3\ ,
        interrupt => Net_391 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_for_USB:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_0\ * 
              \UART_for_USB:BUART:tx_bitclk_enable_pre\ * 
              \UART_for_USB:BUART:tx_state_2\
            + \UART_for_USB:BUART:tx_state_1\ * 
              \UART_for_USB:BUART:tx_state_0\ * 
              \UART_for_USB:BUART:tx_bitclk_enable_pre\ * 
              \UART_for_USB:BUART:tx_state_2\
            + \UART_for_USB:BUART:tx_state_1\ * 
              \UART_for_USB:BUART:tx_state_0\ * 
              !\UART_for_USB:BUART:tx_state_2\ * 
              \UART_for_USB:BUART:tx_bitclk\
            + \UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_2\ * 
              \UART_for_USB:BUART:tx_counter_dp\ * 
              \UART_for_USB:BUART:tx_bitclk\
        );
        Output = \UART_for_USB:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_for_USB:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_0\ * 
              \UART_for_USB:BUART:tx_state_2\
            + !\UART_for_USB:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_for_USB:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_for_USB:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_for_USB:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_for_USB:BUART:tx_state_1\ * 
              \UART_for_USB:BUART:tx_state_0\ * 
              \UART_for_USB:BUART:tx_bitclk_enable_pre\ * 
              \UART_for_USB:BUART:tx_state_2\
            + \UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_2\ * 
              \UART_for_USB:BUART:tx_counter_dp\ * 
              \UART_for_USB:BUART:tx_bitclk\
            + \UART_for_USB:BUART:tx_state_0\ * 
              !\UART_for_USB:BUART:tx_state_2\ * 
              \UART_for_USB:BUART:tx_bitclk\
        );
        Output = \UART_for_USB:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_for_USB:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_0\ * 
              \UART_for_USB:BUART:tx_bitclk_enable_pre\
            + !\UART_for_USB:BUART:tx_state_1\ * 
              !\UART_for_USB:BUART:tx_state_0\ * 
              !\UART_for_USB:BUART:tx_state_2\
        );
        Output = \UART_for_USB:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_for_USB:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_for_USB:Net_9\ ,
        cs_addr_0 => \UART_for_USB:BUART:counter_load_not\ ,
        ce0_reg => \UART_for_USB:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_for_USB:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
datapathcell: Name =\PWM_Servo:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_44 ,
        cs_addr_2 => \PWM_Servo:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Servo:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Servo:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Servo:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =Interrupt_UART_Receive
        PORT MAP (
            interrupt => Net_391 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_Servo_Control(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Servo_Control(0)__PA ,
        input => Net_270 ,
        pad => Pin_Servo_Control(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_378 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_373 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
CAN Fixed Block group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \UART_for_USB:Net_9\ ,
            dclk_0 => \UART_for_USB:Net_9_local\ ,
            dclk_glb_1 => Net_44 ,
            dclk_1 => Net_44_local );
        Properties:
        {
        }
Comparator Fixed Block group 0: empty
DFB Fixed Block group 0: empty
DSM Fixed Block group 0: empty
Decimator Fixed Block group 0: empty
EMIF Fixed Block group 0: empty
I2C Fixed Block group 0: empty
LCD Fixed Block group 0: empty
LVD group 0: empty
PM group 0: empty
SC Fixed Block group 0: empty
SPC group 0: empty
Timer Fixed Block group 0: empty
USB Fixed Block group 0: empty
VIDAC Fixed Block group 0: empty
Opamp Fixed Block group 0: empty
CapSense Buffer group 0: empty
Vref group 0: empty
LPF Fixed Block group 0: empty
SAR Fixed Block group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                      | 
Port | Pin | Fixed |      Type |       Drive Mode |                 Name | Connections
-----+-----+-------+-----------+------------------+----------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | Pin_Servo_Control(0) | In(Net_270)
-----+-----+-------+-----------+------------------+----------------------+------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |              Rx_1(0) | FB(Net_378)
     |   7 |     * |      NONE |         CMOS_OUT |              Tx_1(0) | In(Net_373)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 1s.174ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.534ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.264ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PWM_UART_Multitasking_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.335ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.183ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.613ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.667ms
API generation phase: Elapsed time ==> 0s.910ms
Dependency generation phase: Elapsed time ==> 0s.016ms
Cleanup phase: Elapsed time ==> 0s.000ms
